-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
-- Date        : Sun Jan 24 03:13:29 2021
-- Host        : DESKTOP-G04UOTO running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ base_threshold_accel_0_0_sim_netlist.vhdl
-- Design      : base_threshold_accel_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_split1_proc12 is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_split1_proc12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_split1_proc12 is
begin
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_32_32_1_s is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    \icmp_ln886_reg_205_reg[0]_0\ : out STD_LOGIC;
    \maxval_read_reg_172_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    in_mat_data_empty_n : in STD_LOGIC;
    out_mat_data_full_n : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \height_reg_182_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_7_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_7_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_7_2\ : in STD_LOGIC;
    shiftReg_addr : in STD_LOGIC;
    in_mat_data_dout : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \maxval_read_reg_172_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_32_32_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_32_32_1_s is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[2]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_11_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_12_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_13_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_14_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_15_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_16_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_17_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_18_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_19_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_20_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_10_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_8_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_9_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_4_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ap_block_pp0_stage0_11001 : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__1_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_reg_n_0 : STD_LOGIC;
  signal height_reg_182 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal i_V_1_fu_129_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal i_V_1_reg_187 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \i_V_1_reg_187_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_V_1_reg_187_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[0]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[10]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[11]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[12]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[1]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[2]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[3]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[4]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[5]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[6]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[7]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[8]\ : STD_LOGIC;
  signal \i_V_reg_99_reg_n_0_[9]\ : STD_LOGIC;
  signal \icmp_ln62_reg_201[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln62_reg_201_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln62_reg_201_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln886_fu_155_p2 : STD_LOGIC;
  signal icmp_ln886_reg_205 : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln886_reg_205_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln886_reg_205_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln886_reg_205_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal j_V_reg_110 : STD_LOGIC;
  signal j_V_reg_1100 : STD_LOGIC;
  signal \j_V_reg_110[0]_i_4_n_0\ : STD_LOGIC;
  signal j_V_reg_110_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \j_V_reg_110_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \j_V_reg_110_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2_n_0\ : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal thresh_V_reg_167 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal width_reg_177 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__0\ : label is "soft_lutpair1";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_3\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \ap_CS_fsm_reg[2]_i_4\ : label is 11;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter0_i_2 : label is "soft_lutpair0";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_V_1_reg_187_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_1_reg_187_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \i_V_1_reg_187_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \icmp_ln62_reg_201[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \icmp_ln886_reg_205[0]_i_1\ : label is "soft_lutpair0";
  attribute COMPARATOR_THRESHOLD of \icmp_ln886_reg_205_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \j_V_reg_110_reg[8]_i_1\ : label is 11;
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__5\ : label is "soft_lutpair1";
begin
  CO(0) <= \^co\(0);
  Q(2 downto 0) <= \^q\(2 downto 0);
\SRL_SIG[0][7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => icmp_ln886_reg_205,
      I1 => out_mat_data_full_n,
      I2 => icmp_ln62_reg_201_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_block_pp0_stage0_11001,
      O => \icmp_ln886_reg_205_reg[0]_0\
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202020002020"
    )
        port map (
      I0 => out_mat_data_full_n,
      I1 => icmp_ln62_reg_201_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => in_mat_data_empty_n,
      O => shiftReg_ce
    );
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => Threshold_0_0_32_32_1_U0_maxval_read,
      I3 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => Threshold_0_0_32_32_1_U0_maxval_read,
      I1 => \^q\(0),
      I2 => \^q\(2),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[2]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[12]\,
      I1 => height_reg_182(12),
      I2 => height_reg_182(13),
      O => \ap_CS_fsm[2]_i_10_n_0\
    );
\ap_CS_fsm[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[11]\,
      I1 => height_reg_182(11),
      I2 => \i_V_reg_99_reg_n_0_[10]\,
      I3 => height_reg_182(10),
      O => \ap_CS_fsm[2]_i_11_n_0\
    );
\ap_CS_fsm[2]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[9]\,
      I1 => height_reg_182(9),
      I2 => \i_V_reg_99_reg_n_0_[8]\,
      I3 => height_reg_182(8),
      O => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm[2]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(6),
      I1 => \i_V_reg_99_reg_n_0_[6]\,
      I2 => \i_V_reg_99_reg_n_0_[7]\,
      I3 => height_reg_182(7),
      O => \ap_CS_fsm[2]_i_13_n_0\
    );
\ap_CS_fsm[2]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(4),
      I1 => \i_V_reg_99_reg_n_0_[4]\,
      I2 => \i_V_reg_99_reg_n_0_[5]\,
      I3 => height_reg_182(5),
      O => \ap_CS_fsm[2]_i_14_n_0\
    );
\ap_CS_fsm[2]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(2),
      I1 => \i_V_reg_99_reg_n_0_[2]\,
      I2 => \i_V_reg_99_reg_n_0_[3]\,
      I3 => height_reg_182(3),
      O => \ap_CS_fsm[2]_i_15_n_0\
    );
\ap_CS_fsm[2]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(0),
      I1 => \i_V_reg_99_reg_n_0_[0]\,
      I2 => \i_V_reg_99_reg_n_0_[1]\,
      I3 => height_reg_182(1),
      O => \ap_CS_fsm[2]_i_16_n_0\
    );
\ap_CS_fsm[2]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[7]\,
      I1 => height_reg_182(7),
      I2 => \i_V_reg_99_reg_n_0_[6]\,
      I3 => height_reg_182(6),
      O => \ap_CS_fsm[2]_i_17_n_0\
    );
\ap_CS_fsm[2]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[5]\,
      I1 => height_reg_182(5),
      I2 => \i_V_reg_99_reg_n_0_[4]\,
      I3 => height_reg_182(4),
      O => \ap_CS_fsm[2]_i_18_n_0\
    );
\ap_CS_fsm[2]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[3]\,
      I1 => height_reg_182(3),
      I2 => \i_V_reg_99_reg_n_0_[2]\,
      I3 => height_reg_182(2),
      O => \ap_CS_fsm[2]_i_19_n_0\
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__0_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \^q\(1),
      I3 => \^co\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[1]\,
      I1 => height_reg_182(1),
      I2 => \i_V_reg_99_reg_n_0_[0]\,
      I3 => height_reg_182(0),
      O => \ap_CS_fsm[2]_i_20_n_0\
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005540"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_condition_pp0_exit_iter0_state3,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => ap_block_pp0_stage0_11001,
      O => \ap_CS_fsm[2]_i_2__0_n_0\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => height_reg_182(14),
      I1 => height_reg_182(15),
      O => \ap_CS_fsm[2]_i_5_n_0\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[12]\,
      I1 => height_reg_182(12),
      I2 => height_reg_182(13),
      O => \ap_CS_fsm[2]_i_6_n_0\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(10),
      I1 => \i_V_reg_99_reg_n_0_[10]\,
      I2 => \i_V_reg_99_reg_n_0_[11]\,
      I3 => height_reg_182(11),
      O => \ap_CS_fsm[2]_i_7_n_0\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => height_reg_182(8),
      I1 => \i_V_reg_99_reg_n_0_[8]\,
      I2 => \i_V_reg_99_reg_n_0_[9]\,
      I3 => height_reg_182(9),
      O => \ap_CS_fsm[2]_i_8_n_0\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => height_reg_182(15),
      I1 => height_reg_182(14),
      O => \ap_CS_fsm[2]_i_9_n_0\
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000022202020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_11001,
      I2 => ap_enable_reg_pp0_iter2_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_condition_pp0_exit_iter0_state3,
      I5 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => ap_NS_fsm(3)
    );
\ap_CS_fsm[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(1),
      I1 => width_reg_177(1),
      I2 => j_V_reg_110_reg(0),
      I3 => width_reg_177(0),
      I4 => width_reg_177(2),
      I5 => j_V_reg_110_reg(2),
      O => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I3 => out_mat_data_full_n,
      I4 => ap_enable_reg_pp0_iter2_reg_n_0,
      I5 => icmp_ln62_reg_201_pp0_iter1_reg,
      O => ap_block_pp0_stage0_11001
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => width_reg_177(15),
      I1 => j_V_reg_110_reg(15),
      O => \ap_CS_fsm[3]_i_5_n_0\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(13),
      I1 => width_reg_177(13),
      I2 => j_V_reg_110_reg(12),
      I3 => width_reg_177(12),
      I4 => width_reg_177(14),
      I5 => j_V_reg_110_reg(14),
      O => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(10),
      I1 => width_reg_177(10),
      I2 => j_V_reg_110_reg(9),
      I3 => width_reg_177(9),
      I4 => width_reg_177(11),
      I5 => j_V_reg_110_reg(11),
      O => \ap_CS_fsm[3]_i_7_n_0\
    );
\ap_CS_fsm[3]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(7),
      I1 => width_reg_177(7),
      I2 => j_V_reg_110_reg(6),
      I3 => width_reg_177(6),
      I4 => width_reg_177(8),
      I5 => j_V_reg_110_reg(8),
      O => \ap_CS_fsm[3]_i_8_n_0\
    );
\ap_CS_fsm[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => j_V_reg_110_reg(4),
      I1 => width_reg_177(4),
      I2 => j_V_reg_110_reg(3),
      I3 => width_reg_177(3),
      I4 => width_reg_177(5),
      I5 => j_V_reg_110_reg(5),
      O => \ap_CS_fsm[3]_i_9_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(3) => \^co\(0),
      CO(2) => \ap_CS_fsm_reg[2]_i_3_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_3_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_5_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_6_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_7_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_8_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_9_n_0\,
      S(2) => \ap_CS_fsm[2]_i_10_n_0\,
      S(1) => \ap_CS_fsm[2]_i_11_n_0\,
      S(0) => \ap_CS_fsm[2]_i_12_n_0\
    );
\ap_CS_fsm_reg[2]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[2]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[2]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[2]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[2]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => \ap_CS_fsm[2]_i_13_n_0\,
      DI(2) => \ap_CS_fsm[2]_i_14_n_0\,
      DI(1) => \ap_CS_fsm[2]_i_15_n_0\,
      DI(0) => \ap_CS_fsm[2]_i_16_n_0\,
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[2]_i_17_n_0\,
      S(2) => \ap_CS_fsm[2]_i_18_n_0\,
      S(1) => \ap_CS_fsm[2]_i_19_n_0\,
      S(0) => \ap_CS_fsm[2]_i_20_n_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(3 downto 2) => \NLW_ap_CS_fsm_reg[3]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => ap_condition_pp0_exit_iter0_state3,
      CO(0) => \ap_CS_fsm_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \ap_CS_fsm[3]_i_5_n_0\,
      S(0) => \ap_CS_fsm[3]_i_6_n_0\
    );
\ap_CS_fsm_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ap_CS_fsm_reg[3]_i_4_n_0\,
      CO(2) => \ap_CS_fsm_reg[3]_i_4_n_1\,
      CO(1) => \ap_CS_fsm_reg[3]_i_4_n_2\,
      CO(0) => \ap_CS_fsm_reg[3]_i_4_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ap_CS_fsm_reg[3]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \ap_CS_fsm[3]_i_7_n_0\,
      S(2) => \ap_CS_fsm[3]_i_8_n_0\,
      S(1) => \ap_CS_fsm[3]_i_9_n_0\,
      S(0) => \ap_CS_fsm[3]_i_10_n_0\
    );
\ap_enable_reg_pp0_iter0_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000EA00EA00EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \^q\(1),
      I2 => \^co\(0),
      I3 => ap_rst_n,
      I4 => p_4_in,
      I5 => ap_condition_pp0_exit_iter0_state3,
      O => \ap_enable_reg_pp0_iter0_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter0_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_block_pp0_stage0_11001,
      O => p_4_in
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0C000A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_condition_pp0_exit_iter0_state3,
      I4 => ap_block_pp0_stage0_11001,
      O => \ap_enable_reg_pp0_iter1_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00A0C0A0C0A0C0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter2_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_block_pp0_stage0_11001,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => \ap_enable_reg_pp0_iter2_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter2_reg_n_0,
      R => '0'
    );
\height_reg_182_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(0),
      Q => height_reg_182(0),
      R => '0'
    );
\height_reg_182_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(10),
      Q => height_reg_182(10),
      R => '0'
    );
\height_reg_182_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(11),
      Q => height_reg_182(11),
      R => '0'
    );
\height_reg_182_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(12),
      Q => height_reg_182(12),
      R => '0'
    );
\height_reg_182_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(13),
      Q => height_reg_182(13),
      R => '0'
    );
\height_reg_182_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(14),
      Q => height_reg_182(14),
      R => '0'
    );
\height_reg_182_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(15),
      Q => height_reg_182(15),
      R => '0'
    );
\height_reg_182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(1),
      Q => height_reg_182(1),
      R => '0'
    );
\height_reg_182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(2),
      Q => height_reg_182(2),
      R => '0'
    );
\height_reg_182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(3),
      Q => height_reg_182(3),
      R => '0'
    );
\height_reg_182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(4),
      Q => height_reg_182(4),
      R => '0'
    );
\height_reg_182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(5),
      Q => height_reg_182(5),
      R => '0'
    );
\height_reg_182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(6),
      Q => height_reg_182(6),
      R => '0'
    );
\height_reg_182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(7),
      Q => height_reg_182(7),
      R => '0'
    );
\height_reg_182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(8),
      Q => height_reg_182(8),
      R => '0'
    );
\height_reg_182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \height_reg_182_reg[15]_0\(9),
      Q => height_reg_182(9),
      R => '0'
    );
\i_V_1_reg_187[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_V_reg_99_reg_n_0_[0]\,
      O => i_V_1_fu_129_p2(0)
    );
\i_V_1_reg_187_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(0),
      Q => i_V_1_reg_187(0),
      R => '0'
    );
\i_V_1_reg_187_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(10),
      Q => i_V_1_reg_187(10),
      R => '0'
    );
\i_V_1_reg_187_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(11),
      Q => i_V_1_reg_187(11),
      R => '0'
    );
\i_V_1_reg_187_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(12),
      Q => i_V_1_reg_187(12),
      R => '0'
    );
\i_V_1_reg_187_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_1_reg_187_reg[8]_i_1_n_0\,
      CO(3) => \NLW_i_V_1_reg_187_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \i_V_1_reg_187_reg[12]_i_1_n_1\,
      CO(1) => \i_V_1_reg_187_reg[12]_i_1_n_2\,
      CO(0) => \i_V_1_reg_187_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_1_fu_129_p2(12 downto 9),
      S(3) => \i_V_reg_99_reg_n_0_[12]\,
      S(2) => \i_V_reg_99_reg_n_0_[11]\,
      S(1) => \i_V_reg_99_reg_n_0_[10]\,
      S(0) => \i_V_reg_99_reg_n_0_[9]\
    );
\i_V_1_reg_187_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(1),
      Q => i_V_1_reg_187(1),
      R => '0'
    );
\i_V_1_reg_187_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(2),
      Q => i_V_1_reg_187(2),
      R => '0'
    );
\i_V_1_reg_187_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(3),
      Q => i_V_1_reg_187(3),
      R => '0'
    );
\i_V_1_reg_187_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(4),
      Q => i_V_1_reg_187(4),
      R => '0'
    );
\i_V_1_reg_187_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_V_1_reg_187_reg[4]_i_1_n_0\,
      CO(2) => \i_V_1_reg_187_reg[4]_i_1_n_1\,
      CO(1) => \i_V_1_reg_187_reg[4]_i_1_n_2\,
      CO(0) => \i_V_1_reg_187_reg[4]_i_1_n_3\,
      CYINIT => \i_V_reg_99_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_1_fu_129_p2(4 downto 1),
      S(3) => \i_V_reg_99_reg_n_0_[4]\,
      S(2) => \i_V_reg_99_reg_n_0_[3]\,
      S(1) => \i_V_reg_99_reg_n_0_[2]\,
      S(0) => \i_V_reg_99_reg_n_0_[1]\
    );
\i_V_1_reg_187_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(5),
      Q => i_V_1_reg_187(5),
      R => '0'
    );
\i_V_1_reg_187_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(6),
      Q => i_V_1_reg_187(6),
      R => '0'
    );
\i_V_1_reg_187_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(7),
      Q => i_V_1_reg_187(7),
      R => '0'
    );
\i_V_1_reg_187_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(8),
      Q => i_V_1_reg_187(8),
      R => '0'
    );
\i_V_1_reg_187_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_V_1_reg_187_reg[4]_i_1_n_0\,
      CO(3) => \i_V_1_reg_187_reg[8]_i_1_n_0\,
      CO(2) => \i_V_1_reg_187_reg[8]_i_1_n_1\,
      CO(1) => \i_V_1_reg_187_reg[8]_i_1_n_2\,
      CO(0) => \i_V_1_reg_187_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_V_1_fu_129_p2(8 downto 5),
      S(3) => \i_V_reg_99_reg_n_0_[8]\,
      S(2) => \i_V_reg_99_reg_n_0_[7]\,
      S(1) => \i_V_reg_99_reg_n_0_[6]\,
      S(0) => \i_V_reg_99_reg_n_0_[5]\
    );
\i_V_1_reg_187_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => i_V_1_fu_129_p2(9),
      Q => i_V_1_reg_187(9),
      R => '0'
    );
\i_V_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(0),
      Q => \i_V_reg_99_reg_n_0_[0]\,
      R => SR(0)
    );
\i_V_reg_99_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(10),
      Q => \i_V_reg_99_reg_n_0_[10]\,
      R => SR(0)
    );
\i_V_reg_99_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(11),
      Q => \i_V_reg_99_reg_n_0_[11]\,
      R => SR(0)
    );
\i_V_reg_99_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(12),
      Q => \i_V_reg_99_reg_n_0_[12]\,
      R => SR(0)
    );
\i_V_reg_99_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(1),
      Q => \i_V_reg_99_reg_n_0_[1]\,
      R => SR(0)
    );
\i_V_reg_99_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(2),
      Q => \i_V_reg_99_reg_n_0_[2]\,
      R => SR(0)
    );
\i_V_reg_99_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(3),
      Q => \i_V_reg_99_reg_n_0_[3]\,
      R => SR(0)
    );
\i_V_reg_99_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(4),
      Q => \i_V_reg_99_reg_n_0_[4]\,
      R => SR(0)
    );
\i_V_reg_99_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(5),
      Q => \i_V_reg_99_reg_n_0_[5]\,
      R => SR(0)
    );
\i_V_reg_99_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(6),
      Q => \i_V_reg_99_reg_n_0_[6]\,
      R => SR(0)
    );
\i_V_reg_99_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(7),
      Q => \i_V_reg_99_reg_n_0_[7]\,
      R => SR(0)
    );
\i_V_reg_99_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(8),
      Q => \i_V_reg_99_reg_n_0_[8]\,
      R => SR(0)
    );
\i_V_reg_99_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(2),
      D => i_V_1_reg_187(9),
      Q => \i_V_reg_99_reg_n_0_[9]\,
      R => SR(0)
    );
\icmp_ln62_reg_201[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      O => \icmp_ln62_reg_201[0]_i_1_n_0\
    );
\icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => icmp_ln62_reg_201_pp0_iter1_reg,
      O => \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln62_reg_201_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln62_reg_201_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln62_reg_201_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln62_reg_201_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln62_reg_201[0]_i_1_n_0\,
      Q => \icmp_ln62_reg_201_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln886_reg_205[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_ln886_fu_155_p2,
      I1 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_block_pp0_stage0_11001,
      I4 => icmp_ln886_reg_205,
      O => \icmp_ln886_reg_205[0]_i_1_n_0\
    );
\icmp_ln886_reg_205[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(0),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(0),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(0),
      I5 => \icmp_ln886_reg_205[0]_i_19_n_0\,
      O => \icmp_ln886_reg_205[0]_i_10_n_0\
    );
\icmp_ln886_reg_205[0]_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(7),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(7),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(7),
      O => \icmp_ln886_reg_205[0]_i_16_n_0\
    );
\icmp_ln886_reg_205[0]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(5),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(5),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(5),
      O => \icmp_ln886_reg_205[0]_i_17_n_0\
    );
\icmp_ln886_reg_205[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(3),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(3),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(3),
      O => \icmp_ln886_reg_205[0]_i_18_n_0\
    );
\icmp_ln886_reg_205[0]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA659A55"
    )
        port map (
      I0 => thresh_V_reg_167(1),
      I1 => \icmp_ln886_reg_205[0]_i_7_2\,
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_1\(1),
      I4 => \icmp_ln886_reg_205[0]_i_7_0\(1),
      O => \icmp_ln886_reg_205[0]_i_19_n_0\
    );
\icmp_ln886_reg_205[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(6),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(6),
      I3 => thresh_V_reg_167(6),
      I4 => thresh_V_reg_167(7),
      I5 => in_mat_data_dout(3),
      O => \icmp_ln886_reg_205[0]_i_3_n_0\
    );
\icmp_ln886_reg_205[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(4),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(4),
      I3 => thresh_V_reg_167(4),
      I4 => thresh_V_reg_167(5),
      I5 => in_mat_data_dout(2),
      O => \icmp_ln886_reg_205[0]_i_4_n_0\
    );
\icmp_ln886_reg_205[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(2),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(2),
      I3 => thresh_V_reg_167(2),
      I4 => thresh_V_reg_167(3),
      I5 => in_mat_data_dout(1),
      O => \icmp_ln886_reg_205[0]_i_5_n_0\
    );
\icmp_ln886_reg_205[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E4FFFF000000E4"
    )
        port map (
      I0 => shiftReg_addr,
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(0),
      I2 => \icmp_ln886_reg_205[0]_i_7_0\(0),
      I3 => thresh_V_reg_167(0),
      I4 => thresh_V_reg_167(1),
      I5 => in_mat_data_dout(0),
      O => \icmp_ln886_reg_205[0]_i_6_n_0\
    );
\icmp_ln886_reg_205[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(6),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(6),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(6),
      I5 => \icmp_ln886_reg_205[0]_i_16_n_0\,
      O => \icmp_ln886_reg_205[0]_i_7_n_0\
    );
\icmp_ln886_reg_205[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(4),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(4),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(4),
      I5 => \icmp_ln886_reg_205[0]_i_17_n_0\,
      O => \icmp_ln886_reg_205[0]_i_8_n_0\
    );
\icmp_ln886_reg_205[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCAC335300000000"
    )
        port map (
      I0 => \icmp_ln886_reg_205[0]_i_7_0\(2),
      I1 => \icmp_ln886_reg_205[0]_i_7_1\(2),
      I2 => \mOutPtr_reg[0]_0\,
      I3 => \icmp_ln886_reg_205[0]_i_7_2\,
      I4 => thresh_V_reg_167(2),
      I5 => \icmp_ln886_reg_205[0]_i_18_n_0\,
      O => \icmp_ln886_reg_205[0]_i_9_n_0\
    );
\icmp_ln886_reg_205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln886_reg_205[0]_i_1_n_0\,
      Q => icmp_ln886_reg_205,
      R => '0'
    );
\icmp_ln886_reg_205_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln886_fu_155_p2,
      CO(2) => \icmp_ln886_reg_205_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln886_reg_205_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln886_reg_205_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln886_reg_205[0]_i_3_n_0\,
      DI(2) => \icmp_ln886_reg_205[0]_i_4_n_0\,
      DI(1) => \icmp_ln886_reg_205[0]_i_5_n_0\,
      DI(0) => \icmp_ln886_reg_205[0]_i_6_n_0\,
      O(3 downto 0) => \NLW_icmp_ln886_reg_205_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln886_reg_205[0]_i_7_n_0\,
      S(2) => \icmp_ln886_reg_205[0]_i_8_n_0\,
      S(1) => \icmp_ln886_reg_205[0]_i_9_n_0\,
      S(0) => \icmp_ln886_reg_205[0]_i_10_n_0\
    );
\j_V_reg_110[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFF000000000000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => \^co\(0),
      I5 => \^q\(1),
      O => j_V_reg_110
    );
\j_V_reg_110[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state3,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_block_pp0_stage0_11001,
      I3 => ap_CS_fsm_pp0_stage0,
      O => j_V_reg_1100
    );
\j_V_reg_110[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => j_V_reg_110_reg(0),
      O => \j_V_reg_110[0]_i_4_n_0\
    );
\j_V_reg_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_7\,
      Q => j_V_reg_110_reg(0),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \j_V_reg_110_reg[0]_i_3_n_0\,
      CO(2) => \j_V_reg_110_reg[0]_i_3_n_1\,
      CO(1) => \j_V_reg_110_reg[0]_i_3_n_2\,
      CO(0) => \j_V_reg_110_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \j_V_reg_110_reg[0]_i_3_n_4\,
      O(2) => \j_V_reg_110_reg[0]_i_3_n_5\,
      O(1) => \j_V_reg_110_reg[0]_i_3_n_6\,
      O(0) => \j_V_reg_110_reg[0]_i_3_n_7\,
      S(3 downto 1) => j_V_reg_110_reg(3 downto 1),
      S(0) => \j_V_reg_110[0]_i_4_n_0\
    );
\j_V_reg_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_5\,
      Q => j_V_reg_110_reg(10),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_4\,
      Q => j_V_reg_110_reg(11),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_7\,
      Q => j_V_reg_110_reg(12),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_110_reg[8]_i_1_n_0\,
      CO(3) => \NLW_j_V_reg_110_reg[12]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \j_V_reg_110_reg[12]_i_1_n_1\,
      CO(1) => \j_V_reg_110_reg[12]_i_1_n_2\,
      CO(0) => \j_V_reg_110_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_110_reg[12]_i_1_n_4\,
      O(2) => \j_V_reg_110_reg[12]_i_1_n_5\,
      O(1) => \j_V_reg_110_reg[12]_i_1_n_6\,
      O(0) => \j_V_reg_110_reg[12]_i_1_n_7\,
      S(3 downto 0) => j_V_reg_110_reg(15 downto 12)
    );
\j_V_reg_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_6\,
      Q => j_V_reg_110_reg(13),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_5\,
      Q => j_V_reg_110_reg(14),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[12]_i_1_n_4\,
      Q => j_V_reg_110_reg(15),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_6\,
      Q => j_V_reg_110_reg(1),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_5\,
      Q => j_V_reg_110_reg(2),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[0]_i_3_n_4\,
      Q => j_V_reg_110_reg(3),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_7\,
      Q => j_V_reg_110_reg(4),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_110_reg[0]_i_3_n_0\,
      CO(3) => \j_V_reg_110_reg[4]_i_1_n_0\,
      CO(2) => \j_V_reg_110_reg[4]_i_1_n_1\,
      CO(1) => \j_V_reg_110_reg[4]_i_1_n_2\,
      CO(0) => \j_V_reg_110_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_110_reg[4]_i_1_n_4\,
      O(2) => \j_V_reg_110_reg[4]_i_1_n_5\,
      O(1) => \j_V_reg_110_reg[4]_i_1_n_6\,
      O(0) => \j_V_reg_110_reg[4]_i_1_n_7\,
      S(3 downto 0) => j_V_reg_110_reg(7 downto 4)
    );
\j_V_reg_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_6\,
      Q => j_V_reg_110_reg(5),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_5\,
      Q => j_V_reg_110_reg(6),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[4]_i_1_n_4\,
      Q => j_V_reg_110_reg(7),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_7\,
      Q => j_V_reg_110_reg(8),
      R => j_V_reg_110
    );
\j_V_reg_110_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \j_V_reg_110_reg[4]_i_1_n_0\,
      CO(3) => \j_V_reg_110_reg[8]_i_1_n_0\,
      CO(2) => \j_V_reg_110_reg[8]_i_1_n_1\,
      CO(1) => \j_V_reg_110_reg[8]_i_1_n_2\,
      CO(0) => \j_V_reg_110_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \j_V_reg_110_reg[8]_i_1_n_4\,
      O(2) => \j_V_reg_110_reg[8]_i_1_n_5\,
      O(1) => \j_V_reg_110_reg[8]_i_1_n_6\,
      O(0) => \j_V_reg_110_reg[8]_i_1_n_7\,
      S(3 downto 0) => j_V_reg_110_reg(11 downto 8)
    );
\j_V_reg_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => j_V_reg_1100,
      D => \j_V_reg_110_reg[8]_i_1_n_6\,
      Q => j_V_reg_110_reg(9),
      R => j_V_reg_110
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2_n_0\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5655555555555555"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => ap_block_pp0_stage0_11001,
      I2 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => in_mat_data_empty_n,
      O => \mOutPtr[0]_i_2_n_0\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => ap_block_pp0_stage0_11001,
      I1 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter1_reg_n_0,
      I4 => in_mat_data_empty_n,
      I5 => \mOutPtr_reg[0]_1\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFF7F"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I4 => ap_block_pp0_stage0_11001,
      I5 => \mOutPtr_reg[0]_1\,
      O => internal_empty_n_reg_1
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF04FFFFFFFFFF"
    )
        port map (
      I0 => in_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \icmp_ln62_reg_201_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter2_reg_n_0,
      I4 => icmp_ln62_reg_201_pp0_iter1_reg,
      I5 => out_mat_data_full_n,
      O => internal_empty_n_reg
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => Threshold_0_0_32_32_1_U0_ap_start,
      I1 => \^co\(0),
      I2 => \^q\(1),
      O => internal_empty_n_reg_0
    );
\maxval_read_reg_172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(0),
      Q => \maxval_read_reg_172_reg[7]_0\(0),
      R => '0'
    );
\maxval_read_reg_172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(1),
      Q => \maxval_read_reg_172_reg[7]_0\(1),
      R => '0'
    );
\maxval_read_reg_172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(2),
      Q => \maxval_read_reg_172_reg[7]_0\(2),
      R => '0'
    );
\maxval_read_reg_172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(3),
      Q => \maxval_read_reg_172_reg[7]_0\(3),
      R => '0'
    );
\maxval_read_reg_172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(4),
      Q => \maxval_read_reg_172_reg[7]_0\(4),
      R => '0'
    );
\maxval_read_reg_172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(5),
      Q => \maxval_read_reg_172_reg[7]_0\(5),
      R => '0'
    );
\maxval_read_reg_172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(6),
      Q => \maxval_read_reg_172_reg[7]_0\(6),
      R => '0'
    );
\maxval_read_reg_172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \maxval_read_reg_172_reg[7]_1\(7),
      Q => \maxval_read_reg_172_reg[7]_0\(7),
      R => '0'
    );
\thresh_V_reg_167_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(0),
      Q => thresh_V_reg_167(0),
      R => '0'
    );
\thresh_V_reg_167_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(1),
      Q => thresh_V_reg_167(1),
      R => '0'
    );
\thresh_V_reg_167_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(2),
      Q => thresh_V_reg_167(2),
      R => '0'
    );
\thresh_V_reg_167_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(3),
      Q => thresh_V_reg_167(3),
      R => '0'
    );
\thresh_V_reg_167_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(4),
      Q => thresh_V_reg_167(4),
      R => '0'
    );
\thresh_V_reg_167_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(5),
      Q => thresh_V_reg_167(5),
      R => '0'
    );
\thresh_V_reg_167_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(6),
      Q => thresh_V_reg_167(6),
      R => '0'
    );
\thresh_V_reg_167_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(7),
      Q => thresh_V_reg_167(7),
      R => '0'
    );
\width_reg_177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => width_reg_177(0),
      R => '0'
    );
\width_reg_177_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => width_reg_177(10),
      R => '0'
    );
\width_reg_177_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => width_reg_177(11),
      R => '0'
    );
\width_reg_177_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => width_reg_177(12),
      R => '0'
    );
\width_reg_177_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => width_reg_177(13),
      R => '0'
    );
\width_reg_177_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => width_reg_177(14),
      R => '0'
    );
\width_reg_177_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => width_reg_177(15),
      R => '0'
    );
\width_reg_177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => width_reg_177(1),
      R => '0'
    );
\width_reg_177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => width_reg_177(2),
      R => '0'
    );
\width_reg_177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => width_reg_177(3),
      R => '0'
    );
\width_reg_177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => width_reg_177(4),
      R => '0'
    );
\width_reg_177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => width_reg_177(5),
      R => '0'
    );
\width_reg_177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => width_reg_177(6),
      R => '0'
    );
\width_reg_177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => width_reg_177(7),
      R => '0'
    );
\width_reg_177_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => width_reg_177(8),
      R => '0'
    );
\width_reg_177_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => width_reg_177(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc is
  port (
    start_once_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg : out STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : out STD_LOGIC;
    internal_full_n_reg : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    internal_full_n_reg_1 : out STD_LOGIC;
    ap_sync_channel_write_cols_cast_loc_channel0 : out STD_LOGIC;
    ap_sync_channel_write_rows_cast_loc_channel0 : out STD_LOGIC;
    axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \dstMat_cols_read_reg_97_reg[28]\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg : in STD_LOGIC;
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0 : in STD_LOGIC;
    dstMat_1_c_full_n : in STD_LOGIC;
    dstMat_2_c_full_n : in STD_LOGIC;
    cols_loc_c_full_n : in STD_LOGIC;
    ap_sync_reg_channel_write_cols_cast_loc_channel : in STD_LOGIC;
    cols_cast_loc_channel_full_n : in STD_LOGIC;
    \SRL_SIG_reg[0][28]\ : in STD_LOGIC;
    rows_cast_loc_channel_full_n : in STD_LOGIC;
    \ap_return_0_preg_reg[28]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_return_1_preg_reg[28]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc is
  signal ap_done_reg : STD_LOGIC;
  signal ap_return_0_preg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \ap_return_0_preg[28]_i_2_n_0\ : STD_LOGIC;
  signal ap_return_1_preg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__0\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__0\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG[0][24]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][24]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \SRL_SIG[0][25]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \SRL_SIG[0][25]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG[0][26]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG[0][26]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \SRL_SIG[0][27]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \SRL_SIG[0][27]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG[0][28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \SRL_SIG[0][28]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \SRL_SIG[0][28]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \SRL_SIG[0][28]_i_2__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__0\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__0\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__0\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__0\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of ap_done_reg_i_2 : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ap_return_0_preg[28]_i_2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_i_1 : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of start_once_reg_i_1 : label is "soft_lutpair6";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready <= \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\;
  start_once_reg <= \^start_once_reg\;
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^ap_rst_n_0\
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(0),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(0),
      O => D(0)
    );
\SRL_SIG[0][0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(0),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(0),
      O => \dstMat_cols_read_reg_97_reg[28]\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(10),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(10),
      O => D(10)
    );
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(10),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(10),
      O => \dstMat_cols_read_reg_97_reg[28]\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(11),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(11),
      O => D(11)
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(11),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(11),
      O => \dstMat_cols_read_reg_97_reg[28]\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(12),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(12),
      O => D(12)
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(12),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(12),
      O => \dstMat_cols_read_reg_97_reg[28]\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(13),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(13),
      O => D(13)
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(13),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(13),
      O => \dstMat_cols_read_reg_97_reg[28]\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(14),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(14),
      O => D(14)
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(14),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(14),
      O => \dstMat_cols_read_reg_97_reg[28]\(14)
    );
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(15),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(15),
      O => D(15)
    );
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(15),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(15),
      O => \dstMat_cols_read_reg_97_reg[28]\(15)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(16),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(16),
      O => D(16)
    );
\SRL_SIG[0][16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(16),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(16),
      O => \dstMat_cols_read_reg_97_reg[28]\(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(17),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(17),
      O => D(17)
    );
\SRL_SIG[0][17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(17),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(17),
      O => \dstMat_cols_read_reg_97_reg[28]\(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(18),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(18),
      O => D(18)
    );
\SRL_SIG[0][18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(18),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(18),
      O => \dstMat_cols_read_reg_97_reg[28]\(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(19),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(19),
      O => D(19)
    );
\SRL_SIG[0][19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(19),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(19),
      O => \dstMat_cols_read_reg_97_reg[28]\(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(1),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(1),
      O => D(1)
    );
\SRL_SIG[0][1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(1),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(1),
      O => \dstMat_cols_read_reg_97_reg[28]\(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(20),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(20),
      O => D(20)
    );
\SRL_SIG[0][20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(20),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(20),
      O => \dstMat_cols_read_reg_97_reg[28]\(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(21),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(21),
      O => D(21)
    );
\SRL_SIG[0][21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(21),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(21),
      O => \dstMat_cols_read_reg_97_reg[28]\(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(22),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(22),
      O => D(22)
    );
\SRL_SIG[0][22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(22),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(22),
      O => \dstMat_cols_read_reg_97_reg[28]\(22)
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(23),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(23),
      O => D(23)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(23),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(23),
      O => \dstMat_cols_read_reg_97_reg[28]\(23)
    );
\SRL_SIG[0][24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(24),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(24),
      O => D(24)
    );
\SRL_SIG[0][24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(24),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(24),
      O => \dstMat_cols_read_reg_97_reg[28]\(24)
    );
\SRL_SIG[0][25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(25),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(25),
      O => D(25)
    );
\SRL_SIG[0][25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(25),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(25),
      O => \dstMat_cols_read_reg_97_reg[28]\(25)
    );
\SRL_SIG[0][26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(26),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(26),
      O => D(26)
    );
\SRL_SIG[0][26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(26),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(26),
      O => \dstMat_cols_read_reg_97_reg[28]\(26)
    );
\SRL_SIG[0][27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(27),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(27),
      O => D(27)
    );
\SRL_SIG[0][27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(27),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(27),
      O => \dstMat_cols_read_reg_97_reg[28]\(27)
    );
\SRL_SIG[0][28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => ap_sync_reg_channel_write_cols_cast_loc_channel,
      I1 => cols_cast_loc_channel_full_n,
      I2 => ap_done_reg,
      I3 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      O => ap_sync_channel_write_cols_cast_loc_channel0
    );
\SRL_SIG[0][28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => \SRL_SIG_reg[0][28]\,
      I1 => rows_cast_loc_channel_full_n,
      I2 => ap_done_reg,
      I3 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      O => ap_sync_channel_write_rows_cast_loc_channel0
    );
\SRL_SIG[0][28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(28),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(28),
      O => D(28)
    );
\SRL_SIG[0][28]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(28),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(28),
      O => \dstMat_cols_read_reg_97_reg[28]\(28)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(2),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(2),
      O => D(2)
    );
\SRL_SIG[0][2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(2),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(2),
      O => \dstMat_cols_read_reg_97_reg[28]\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(3),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(3),
      O => D(3)
    );
\SRL_SIG[0][3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(3),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(3),
      O => \dstMat_cols_read_reg_97_reg[28]\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(4),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(4),
      O => D(4)
    );
\SRL_SIG[0][4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(4),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(4),
      O => \dstMat_cols_read_reg_97_reg[28]\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(5),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(5),
      O => D(5)
    );
\SRL_SIG[0][5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(5),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(5),
      O => \dstMat_cols_read_reg_97_reg[28]\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(6),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(6),
      O => D(6)
    );
\SRL_SIG[0][6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(6),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(6),
      O => \dstMat_cols_read_reg_97_reg[28]\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(7),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(7),
      O => D(7)
    );
\SRL_SIG[0][7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(7),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(7),
      O => \dstMat_cols_read_reg_97_reg[28]\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(8),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(8),
      O => D(8)
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(8),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(8),
      O => \dstMat_cols_read_reg_97_reg[28]\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_0_preg_reg[28]_0\(9),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_0_preg(9),
      O => D(9)
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \ap_return_1_preg_reg[28]_0\(9),
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_return_1_preg(9),
      O => \dstMat_cols_read_reg_97_reg[28]\(9)
    );
ap_done_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I1 => ap_done_reg,
      O => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_0_preg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => dstMat_2_c_full_n,
      I1 => cols_loc_c_full_n,
      I2 => dstMat_1_c_full_n,
      I3 => ap_done_reg,
      I4 => \ap_return_0_preg[28]_i_2_n_0\,
      O => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\
    );
\ap_return_0_preg[28]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n,
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      O => \ap_return_0_preg[28]_i_2_n_0\
    );
\ap_return_0_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(0),
      Q => ap_return_0_preg(0),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(10),
      Q => ap_return_0_preg(10),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(11),
      Q => ap_return_0_preg(11),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(12),
      Q => ap_return_0_preg(12),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(13),
      Q => ap_return_0_preg(13),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(14),
      Q => ap_return_0_preg(14),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(15),
      Q => ap_return_0_preg(15),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(16),
      Q => ap_return_0_preg(16),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(17),
      Q => ap_return_0_preg(17),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(18),
      Q => ap_return_0_preg(18),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(19),
      Q => ap_return_0_preg(19),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(1),
      Q => ap_return_0_preg(1),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(20),
      Q => ap_return_0_preg(20),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(21),
      Q => ap_return_0_preg(21),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(22),
      Q => ap_return_0_preg(22),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(23),
      Q => ap_return_0_preg(23),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(24),
      Q => ap_return_0_preg(24),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(25),
      Q => ap_return_0_preg(25),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(26),
      Q => ap_return_0_preg(26),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(27),
      Q => ap_return_0_preg(27),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(28),
      Q => ap_return_0_preg(28),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(2),
      Q => ap_return_0_preg(2),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(3),
      Q => ap_return_0_preg(3),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(4),
      Q => ap_return_0_preg(4),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(5),
      Q => ap_return_0_preg(5),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(6),
      Q => ap_return_0_preg(6),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(7),
      Q => ap_return_0_preg(7),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(8),
      Q => ap_return_0_preg(8),
      R => \^ap_rst_n_0\
    );
\ap_return_0_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_0_preg_reg[28]_0\(9),
      Q => ap_return_0_preg(9),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(0),
      Q => ap_return_1_preg(0),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(10),
      Q => ap_return_1_preg(10),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(11),
      Q => ap_return_1_preg(11),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(12),
      Q => ap_return_1_preg(12),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(13),
      Q => ap_return_1_preg(13),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(14),
      Q => ap_return_1_preg(14),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(15),
      Q => ap_return_1_preg(15),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(16),
      Q => ap_return_1_preg(16),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(17),
      Q => ap_return_1_preg(17),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(18),
      Q => ap_return_1_preg(18),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(19),
      Q => ap_return_1_preg(19),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(1),
      Q => ap_return_1_preg(1),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(20),
      Q => ap_return_1_preg(20),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(21),
      Q => ap_return_1_preg(21),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(22),
      Q => ap_return_1_preg(22),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(23),
      Q => ap_return_1_preg(23),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(24),
      Q => ap_return_1_preg(24),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(25),
      Q => ap_return_1_preg(25),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(26),
      Q => ap_return_1_preg(26),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(27),
      Q => ap_return_1_preg(27),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(28),
      Q => ap_return_1_preg(28),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(2),
      Q => ap_return_1_preg(2),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(3),
      Q => ap_return_1_preg(3),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(4),
      Q => ap_return_1_preg(4),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(5),
      Q => ap_return_1_preg(5),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(6),
      Q => ap_return_1_preg(6),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(7),
      Q => ap_return_1_preg(7),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(8),
      Q => ap_return_1_preg(8),
      R => \^ap_rst_n_0\
    );
\ap_return_1_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      D => \ap_return_1_preg_reg[28]_0\(9),
      Q => ap_return_1_preg(9),
      R => \^ap_rst_n_0\
    );
ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
      I1 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I2 => ap_rst_n,
      I3 => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0,
      O => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg
    );
grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFFAAAE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
      I3 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I4 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I1 => dstMat_1_c_full_n,
      O => internal_full_n_reg
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I1 => dstMat_2_c_full_n,
      O => internal_full_n_reg_0
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      I1 => cols_loc_c_full_n,
      O => internal_full_n_reg_1
    );
start_once_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      I1 => start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n,
      I2 => \^start_once_reg\,
      I3 => \^grp_axistrm2xfmat_32_0_32_32_1_1_fu_76_ap_ready\,
      O => start_once_reg_i_1_n_0
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_0,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi is
  port (
    internal_full_n_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    Block_split1_proc12_U0_ap_start : out STD_LOGIC;
    int_ap_start_reg_0 : out STD_LOGIC;
    s_axi_control_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_control_RVALID : out STD_LOGIC;
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    thresh : out STD_LOGIC_VECTOR ( 7 downto 0 );
    maxval : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rows : out STD_LOGIC_VECTOR ( 31 downto 0 );
    cols : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    interrupt : out STD_LOGIC;
    in_mat_rows_c_full_n : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Threshold_0_0_32_32_1_U0_full_n : in STD_LOGIC;
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n : in STD_LOGIC;
    start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n : in STD_LOGIC;
    int_ap_ready_reg_0 : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done : in STD_LOGIC;
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    ap_idle : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi is
  signal \^block_split1_proc12_u0_ap_start\ : STD_LOGIC;
  signal \FSM_onehot_rstate[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^cols\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal int_ap_done_i_1_n_0 : STD_LOGIC;
  signal int_ap_done_i_2_n_0 : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_0 : STD_LOGIC;
  signal int_auto_restart_i_1_n_0 : STD_LOGIC;
  signal int_cols0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_cols[31]_i_1_n_0\ : STD_LOGIC;
  signal int_gie_i_1_n_0 : STD_LOGIC;
  signal int_gie_reg_n_0 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_0\ : STD_LOGIC;
  signal \int_ier_reg_n_0_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_0\ : STD_LOGIC;
  signal \int_isr_reg_n_0_[0]\ : STD_LOGIC;
  signal int_maxval0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_maxval[7]_i_1_n_0\ : STD_LOGIC;
  signal int_rows0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_rows[31]_i_1_n_0\ : STD_LOGIC;
  signal \int_rows[31]_i_3_n_0\ : STD_LOGIC;
  signal int_thresh0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \int_thresh[7]_i_1_n_0\ : STD_LOGIC;
  signal \int_thresh[7]_i_3_n_0\ : STD_LOGIC;
  signal \^maxval\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal rdata : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \rdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[0]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_0\ : STD_LOGIC;
  signal \rdata[1]_i_6_n_0\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_0\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_0\ : STD_LOGIC;
  signal \rdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \rdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \^rows\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^s_axi_control_bvalid\ : STD_LOGIC;
  signal \^s_axi_control_rvalid\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^thresh\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_0_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_0_[5]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair127";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of int_ap_start_i_1 : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of int_ap_start_i_2 : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_cols[0]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_cols[10]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_cols[11]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \int_cols[12]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_cols[13]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \int_cols[14]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_cols[15]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \int_cols[16]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_cols[17]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \int_cols[18]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_cols[19]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \int_cols[1]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \int_cols[20]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_cols[21]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \int_cols[22]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_cols[23]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \int_cols[24]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_cols[25]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \int_cols[26]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_cols[27]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \int_cols[28]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_cols[29]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \int_cols[2]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_cols[30]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_cols[31]_i_2\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \int_cols[3]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \int_cols[4]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_cols[5]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \int_cols[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_cols[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \int_cols[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_cols[9]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \int_isr[0]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \int_maxval[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_maxval[1]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \int_maxval[2]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_maxval[3]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \int_maxval[4]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_maxval[5]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \int_maxval[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_maxval[7]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \int_rows[0]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_rows[10]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_rows[11]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \int_rows[12]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[13]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \int_rows[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_rows[15]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \int_rows[16]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rows[17]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \int_rows[18]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rows[19]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \int_rows[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \int_rows[20]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rows[21]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \int_rows[22]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[23]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \int_rows[24]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rows[25]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \int_rows[26]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rows[27]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \int_rows[28]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_rows[29]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \int_rows[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_rows[30]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_rows[31]_i_2\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \int_rows[31]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \int_rows[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \int_rows[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_rows[5]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \int_rows[6]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_rows[7]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \int_rows[8]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_rows[9]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \int_thresh[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_thresh[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \int_thresh[2]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_thresh[3]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \int_thresh[4]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_thresh[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \int_thresh[6]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_thresh[7]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \int_thresh[7]_i_3\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__5\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \rdata[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rdata[0]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rdata[10]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rdata[11]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rdata[12]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rdata[13]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rdata[14]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rdata[15]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \rdata[16]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rdata[17]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rdata[18]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rdata[19]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rdata[1]_i_3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \rdata[1]_i_4\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \rdata[20]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rdata[21]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rdata[22]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rdata[23]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rdata[24]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rdata[25]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \rdata[26]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rdata[27]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \rdata[28]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rdata[29]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rdata[30]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rdata[31]_i_3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rdata[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \rdata[9]_i_1\ : label is "soft_lutpair168";
begin
  Block_split1_proc12_U0_ap_start <= \^block_split1_proc12_u0_ap_start\;
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  cols(31 downto 0) <= \^cols\(31 downto 0);
  maxval(7 downto 0) <= \^maxval\(7 downto 0);
  rows(31 downto 0) <= \^rows\(31 downto 0);
  s_axi_control_BVALID <= \^s_axi_control_bvalid\;
  s_axi_control_RVALID <= \^s_axi_control_rvalid\;
  shiftReg_ce <= \^shiftreg_ce\;
  thresh(7 downto 0) <= \^thresh\(7 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F747"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[1]_i_1_n_0\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => s_axi_control_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => \^s_axi_control_rvalid\,
      I3 => s_axi_control_RREADY,
      O => \FSM_onehot_rstate[2]_i_1_n_0\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_0\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_0\,
      Q => \^s_axi_control_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"888BFF8B"
    )
        port map (
      I0 => s_axi_control_BREADY,
      I1 => \^s_axi_control_bvalid\,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \^fsm_onehot_wstate_reg[1]_0\,
      I4 => s_axi_control_AWVALID,
      O => \FSM_onehot_wstate[1]_i_2_n_0\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_0\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_control_WVALID,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_BREADY,
      I3 => \^s_axi_control_bvalid\,
      O => \FSM_onehot_wstate[3]_i_1_n_0\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_0\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_0\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_0\,
      Q => \^s_axi_control_bvalid\,
      R => ap_rst_n_inv
    );
int_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFAAAA"
    )
        port map (
      I0 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_control_ARVALID,
      I3 => int_ap_done_i_2_n_0,
      I4 => data0(1),
      O => int_ap_done_i_1_n_0
    );
int_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(1),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(3),
      I5 => s_axi_control_ARADDR(2),
      O => int_ap_done_i_2_n_0
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_0,
      Q => data0(1),
      R => ap_rst_n_inv
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => data0(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A8888888"
    )
        port map (
      I0 => \^block_split1_proc12_u0_ap_start\,
      I1 => start_once_reg,
      I2 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      I3 => start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
      I4 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
      I5 => int_ap_ready_reg_0,
      O => \^shiftreg_ce\
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \^shiftreg_ce\,
      Q => data0(3),
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => data0(7),
      I1 => \^shiftreg_ce\,
      I2 => int_ap_start3_out,
      I3 => \^block_split1_proc12_u0_ap_start\,
      O => int_ap_start_i_1_n_0
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \int_ier[1]_i_2_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_0,
      Q => \^block_split1_proc12_u0_ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => \waddr_reg_n_0_[3]\,
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => s_axi_control_WSTRB(0),
      I5 => data0(7),
      O => int_auto_restart_i_1_n_0
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_0,
      Q => data0(7),
      R => ap_rst_n_inv
    );
\int_cols[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(0),
      O => int_cols0(0)
    );
\int_cols[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(10),
      O => int_cols0(10)
    );
\int_cols[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(11),
      O => int_cols0(11)
    );
\int_cols[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(12),
      O => int_cols0(12)
    );
\int_cols[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(13),
      O => int_cols0(13)
    );
\int_cols[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(14),
      O => int_cols0(14)
    );
\int_cols[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(15),
      O => int_cols0(15)
    );
\int_cols[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(16),
      O => int_cols0(16)
    );
\int_cols[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(17),
      O => int_cols0(17)
    );
\int_cols[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(18),
      O => int_cols0(18)
    );
\int_cols[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(19),
      O => int_cols0(19)
    );
\int_cols[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(1),
      O => int_cols0(1)
    );
\int_cols[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(20),
      O => int_cols0(20)
    );
\int_cols[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(21),
      O => int_cols0(21)
    );
\int_cols[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(22),
      O => int_cols0(22)
    );
\int_cols[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^cols\(23),
      O => int_cols0(23)
    );
\int_cols[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(24),
      O => int_cols0(24)
    );
\int_cols[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(25),
      O => int_cols0(25)
    );
\int_cols[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(26),
      O => int_cols0(26)
    );
\int_cols[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(27),
      O => int_cols0(27)
    );
\int_cols[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(28),
      O => int_cols0(28)
    );
\int_cols[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(29),
      O => int_cols0(29)
    );
\int_cols[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(2),
      O => int_cols0(2)
    );
\int_cols[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(30),
      O => int_cols0(30)
    );
\int_cols[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_rows[31]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[4]\,
      O => \int_cols[31]_i_1_n_0\
    );
\int_cols[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^cols\(31),
      O => int_cols0(31)
    );
\int_cols[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(3),
      O => int_cols0(3)
    );
\int_cols[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(4),
      O => int_cols0(4)
    );
\int_cols[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(5),
      O => int_cols0(5)
    );
\int_cols[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(6),
      O => int_cols0(6)
    );
\int_cols[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^cols\(7),
      O => int_cols0(7)
    );
\int_cols[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(8),
      O => int_cols0(8)
    );
\int_cols[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^cols\(9),
      O => int_cols0(9)
    );
\int_cols_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(0),
      Q => \^cols\(0),
      R => ap_rst_n_inv
    );
\int_cols_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(10),
      Q => \^cols\(10),
      R => ap_rst_n_inv
    );
\int_cols_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(11),
      Q => \^cols\(11),
      R => ap_rst_n_inv
    );
\int_cols_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(12),
      Q => \^cols\(12),
      R => ap_rst_n_inv
    );
\int_cols_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(13),
      Q => \^cols\(13),
      R => ap_rst_n_inv
    );
\int_cols_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(14),
      Q => \^cols\(14),
      R => ap_rst_n_inv
    );
\int_cols_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(15),
      Q => \^cols\(15),
      R => ap_rst_n_inv
    );
\int_cols_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(16),
      Q => \^cols\(16),
      R => ap_rst_n_inv
    );
\int_cols_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(17),
      Q => \^cols\(17),
      R => ap_rst_n_inv
    );
\int_cols_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(18),
      Q => \^cols\(18),
      R => ap_rst_n_inv
    );
\int_cols_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(19),
      Q => \^cols\(19),
      R => ap_rst_n_inv
    );
\int_cols_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(1),
      Q => \^cols\(1),
      R => ap_rst_n_inv
    );
\int_cols_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(20),
      Q => \^cols\(20),
      R => ap_rst_n_inv
    );
\int_cols_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(21),
      Q => \^cols\(21),
      R => ap_rst_n_inv
    );
\int_cols_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(22),
      Q => \^cols\(22),
      R => ap_rst_n_inv
    );
\int_cols_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(23),
      Q => \^cols\(23),
      R => ap_rst_n_inv
    );
\int_cols_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(24),
      Q => \^cols\(24),
      R => ap_rst_n_inv
    );
\int_cols_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(25),
      Q => \^cols\(25),
      R => ap_rst_n_inv
    );
\int_cols_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(26),
      Q => \^cols\(26),
      R => ap_rst_n_inv
    );
\int_cols_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(27),
      Q => \^cols\(27),
      R => ap_rst_n_inv
    );
\int_cols_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(28),
      Q => \^cols\(28),
      R => ap_rst_n_inv
    );
\int_cols_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(29),
      Q => \^cols\(29),
      R => ap_rst_n_inv
    );
\int_cols_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(2),
      Q => \^cols\(2),
      R => ap_rst_n_inv
    );
\int_cols_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(30),
      Q => \^cols\(30),
      R => ap_rst_n_inv
    );
\int_cols_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(31),
      Q => \^cols\(31),
      R => ap_rst_n_inv
    );
\int_cols_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(3),
      Q => \^cols\(3),
      R => ap_rst_n_inv
    );
\int_cols_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(4),
      Q => \^cols\(4),
      R => ap_rst_n_inv
    );
\int_cols_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(5),
      Q => \^cols\(5),
      R => ap_rst_n_inv
    );
\int_cols_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(6),
      Q => \^cols\(6),
      R => ap_rst_n_inv
    );
\int_cols_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(7),
      Q => \^cols\(7),
      R => ap_rst_n_inv
    );
\int_cols_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(8),
      Q => \^cols\(8),
      R => ap_rst_n_inv
    );
\int_cols_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_cols[31]_i_1_n_0\,
      D => int_cols0(9),
      Q => \^cols\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \waddr_reg_n_0_[3]\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \int_ier[1]_i_2_n_0\,
      I5 => int_gie_reg_n_0,
      O => int_gie_i_1_n_0
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_0,
      Q => int_gie_reg_n_0,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => \int_ier_reg_n_0_[0]\,
      O => \int_ier[0]_i_1_n_0\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFF00080000"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_0\,
      I3 => \waddr_reg_n_0_[2]\,
      I4 => \waddr_reg_n_0_[3]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_0\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFEFFFFFF"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[5]\,
      I2 => \waddr_reg_n_0_[0]\,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      I4 => s_axi_control_WVALID,
      I5 => \waddr_reg_n_0_[1]\,
      O => \int_ier[1]_i_2_n_0\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_0\,
      Q => \int_ier_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_0\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => int_isr6_out,
      I2 => \int_ier_reg_n_0_[0]\,
      I3 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I4 => \int_isr_reg_n_0_[0]\,
      O => \int_isr[0]_i_1_n_0\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => s_axi_control_WSTRB(0),
      I1 => \int_ier[1]_i_2_n_0\,
      I2 => \waddr_reg_n_0_[2]\,
      I3 => \waddr_reg_n_0_[3]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => int_isr6_out,
      I2 => p_0_in,
      I3 => \^shiftreg_ce\,
      I4 => p_1_in,
      O => \int_isr[1]_i_1_n_0\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_0\,
      Q => \int_isr_reg_n_0_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_0\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_maxval[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(0),
      O => int_maxval0(0)
    );
\int_maxval[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(1),
      O => int_maxval0(1)
    );
\int_maxval[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(2),
      O => int_maxval0(2)
    );
\int_maxval[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(3),
      O => int_maxval0(3)
    );
\int_maxval[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(4),
      O => int_maxval0(4)
    );
\int_maxval[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(5),
      O => int_maxval0(5)
    );
\int_maxval[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(6),
      O => int_maxval0(6)
    );
\int_maxval[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_0_[3]\,
      I1 => \int_thresh[7]_i_3_n_0\,
      I2 => \waddr_reg_n_0_[4]\,
      I3 => \waddr_reg_n_0_[2]\,
      O => \int_maxval[7]_i_1_n_0\
    );
\int_maxval[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^maxval\(7),
      O => int_maxval0(7)
    );
\int_maxval_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(0),
      Q => \^maxval\(0),
      R => ap_rst_n_inv
    );
\int_maxval_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(1),
      Q => \^maxval\(1),
      R => ap_rst_n_inv
    );
\int_maxval_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(2),
      Q => \^maxval\(2),
      R => ap_rst_n_inv
    );
\int_maxval_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(3),
      Q => \^maxval\(3),
      R => ap_rst_n_inv
    );
\int_maxval_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(4),
      Q => \^maxval\(4),
      R => ap_rst_n_inv
    );
\int_maxval_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(5),
      Q => \^maxval\(5),
      R => ap_rst_n_inv
    );
\int_maxval_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(6),
      Q => \^maxval\(6),
      R => ap_rst_n_inv
    );
\int_maxval_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_maxval[7]_i_1_n_0\,
      D => int_maxval0(7),
      Q => \^maxval\(7),
      R => ap_rst_n_inv
    );
\int_rows[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(0),
      O => int_rows0(0)
    );
\int_rows[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(10),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(10),
      O => int_rows0(10)
    );
\int_rows[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(11),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(11),
      O => int_rows0(11)
    );
\int_rows[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(12),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(12),
      O => int_rows0(12)
    );
\int_rows[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(13),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(13),
      O => int_rows0(13)
    );
\int_rows[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(14),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(14),
      O => int_rows0(14)
    );
\int_rows[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(15),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(15),
      O => int_rows0(15)
    );
\int_rows[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(16),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(16),
      O => int_rows0(16)
    );
\int_rows[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(17),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(17),
      O => int_rows0(17)
    );
\int_rows[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(18),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(18),
      O => int_rows0(18)
    );
\int_rows[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(19),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(19),
      O => int_rows0(19)
    );
\int_rows[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(1),
      O => int_rows0(1)
    );
\int_rows[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(20),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(20),
      O => int_rows0(20)
    );
\int_rows[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(21),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(21),
      O => int_rows0(21)
    );
\int_rows[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(22),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(22),
      O => int_rows0(22)
    );
\int_rows[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(23),
      I1 => s_axi_control_WSTRB(2),
      I2 => \^rows\(23),
      O => int_rows0(23)
    );
\int_rows[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(24),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(24),
      O => int_rows0(24)
    );
\int_rows[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(25),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(25),
      O => int_rows0(25)
    );
\int_rows[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(26),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(26),
      O => int_rows0(26)
    );
\int_rows[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(27),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(27),
      O => int_rows0(27)
    );
\int_rows[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(28),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(28),
      O => int_rows0(28)
    );
\int_rows[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(29),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(29),
      O => int_rows0(29)
    );
\int_rows[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(2),
      O => int_rows0(2)
    );
\int_rows[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(30),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(30),
      O => int_rows0(30)
    );
\int_rows[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => \waddr_reg_n_0_[4]\,
      I1 => \waddr_reg_n_0_[2]\,
      I2 => \waddr_reg_n_0_[5]\,
      I3 => \int_rows[31]_i_3_n_0\,
      I4 => \waddr_reg_n_0_[3]\,
      O => \int_rows[31]_i_1_n_0\
    );
\int_rows[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(31),
      I1 => s_axi_control_WSTRB(3),
      I2 => \^rows\(31),
      O => int_rows0(31)
    );
\int_rows[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[0]\,
      I1 => \^fsm_onehot_wstate_reg[2]_0\,
      I2 => s_axi_control_WVALID,
      I3 => \waddr_reg_n_0_[1]\,
      O => \int_rows[31]_i_3_n_0\
    );
\int_rows[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(3),
      O => int_rows0(3)
    );
\int_rows[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(4),
      O => int_rows0(4)
    );
\int_rows[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(5),
      O => int_rows0(5)
    );
\int_rows[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(6),
      O => int_rows0(6)
    );
\int_rows[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^rows\(7),
      O => int_rows0(7)
    );
\int_rows[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(8),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(8),
      O => int_rows0(8)
    );
\int_rows[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(9),
      I1 => s_axi_control_WSTRB(1),
      I2 => \^rows\(9),
      O => int_rows0(9)
    );
\int_rows_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(0),
      Q => \^rows\(0),
      R => ap_rst_n_inv
    );
\int_rows_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(10),
      Q => \^rows\(10),
      R => ap_rst_n_inv
    );
\int_rows_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(11),
      Q => \^rows\(11),
      R => ap_rst_n_inv
    );
\int_rows_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(12),
      Q => \^rows\(12),
      R => ap_rst_n_inv
    );
\int_rows_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(13),
      Q => \^rows\(13),
      R => ap_rst_n_inv
    );
\int_rows_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(14),
      Q => \^rows\(14),
      R => ap_rst_n_inv
    );
\int_rows_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(15),
      Q => \^rows\(15),
      R => ap_rst_n_inv
    );
\int_rows_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(16),
      Q => \^rows\(16),
      R => ap_rst_n_inv
    );
\int_rows_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(17),
      Q => \^rows\(17),
      R => ap_rst_n_inv
    );
\int_rows_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(18),
      Q => \^rows\(18),
      R => ap_rst_n_inv
    );
\int_rows_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(19),
      Q => \^rows\(19),
      R => ap_rst_n_inv
    );
\int_rows_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(1),
      Q => \^rows\(1),
      R => ap_rst_n_inv
    );
\int_rows_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(20),
      Q => \^rows\(20),
      R => ap_rst_n_inv
    );
\int_rows_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(21),
      Q => \^rows\(21),
      R => ap_rst_n_inv
    );
\int_rows_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(22),
      Q => \^rows\(22),
      R => ap_rst_n_inv
    );
\int_rows_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(23),
      Q => \^rows\(23),
      R => ap_rst_n_inv
    );
\int_rows_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(24),
      Q => \^rows\(24),
      R => ap_rst_n_inv
    );
\int_rows_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(25),
      Q => \^rows\(25),
      R => ap_rst_n_inv
    );
\int_rows_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(26),
      Q => \^rows\(26),
      R => ap_rst_n_inv
    );
\int_rows_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(27),
      Q => \^rows\(27),
      R => ap_rst_n_inv
    );
\int_rows_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(28),
      Q => \^rows\(28),
      R => ap_rst_n_inv
    );
\int_rows_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(29),
      Q => \^rows\(29),
      R => ap_rst_n_inv
    );
\int_rows_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(2),
      Q => \^rows\(2),
      R => ap_rst_n_inv
    );
\int_rows_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(30),
      Q => \^rows\(30),
      R => ap_rst_n_inv
    );
\int_rows_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(31),
      Q => \^rows\(31),
      R => ap_rst_n_inv
    );
\int_rows_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(3),
      Q => \^rows\(3),
      R => ap_rst_n_inv
    );
\int_rows_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(4),
      Q => \^rows\(4),
      R => ap_rst_n_inv
    );
\int_rows_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(5),
      Q => \^rows\(5),
      R => ap_rst_n_inv
    );
\int_rows_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(6),
      Q => \^rows\(6),
      R => ap_rst_n_inv
    );
\int_rows_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(7),
      Q => \^rows\(7),
      R => ap_rst_n_inv
    );
\int_rows_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(8),
      Q => \^rows\(8),
      R => ap_rst_n_inv
    );
\int_rows_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_rows[31]_i_1_n_0\,
      D => int_rows0(9),
      Q => \^rows\(9),
      R => ap_rst_n_inv
    );
\int_thresh[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(0),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(0),
      O => int_thresh0(0)
    );
\int_thresh[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(1),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(1),
      O => int_thresh0(1)
    );
\int_thresh[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(2),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(2),
      O => int_thresh0(2)
    );
\int_thresh[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(3),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(3),
      O => int_thresh0(3)
    );
\int_thresh[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(4),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(4),
      O => int_thresh0(4)
    );
\int_thresh[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(5),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(5),
      O => int_thresh0(5)
    );
\int_thresh[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(6),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(6),
      O => int_thresh0(6)
    );
\int_thresh[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \waddr_reg_n_0_[2]\,
      I1 => \waddr_reg_n_0_[4]\,
      I2 => \int_thresh[7]_i_3_n_0\,
      I3 => \waddr_reg_n_0_[3]\,
      O => \int_thresh[7]_i_1_n_0\
    );
\int_thresh[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_control_WDATA(7),
      I1 => s_axi_control_WSTRB(0),
      I2 => \^thresh\(7),
      O => int_thresh0(7)
    );
\int_thresh[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => \waddr_reg_n_0_[1]\,
      I1 => s_axi_control_WVALID,
      I2 => \^fsm_onehot_wstate_reg[2]_0\,
      I3 => \waddr_reg_n_0_[0]\,
      I4 => \waddr_reg_n_0_[5]\,
      O => \int_thresh[7]_i_3_n_0\
    );
\int_thresh_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(0),
      Q => \^thresh\(0),
      R => ap_rst_n_inv
    );
\int_thresh_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(1),
      Q => \^thresh\(1),
      R => ap_rst_n_inv
    );
\int_thresh_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(2),
      Q => \^thresh\(2),
      R => ap_rst_n_inv
    );
\int_thresh_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(3),
      Q => \^thresh\(3),
      R => ap_rst_n_inv
    );
\int_thresh_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(4),
      Q => \^thresh\(4),
      R => ap_rst_n_inv
    );
\int_thresh_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(5),
      Q => \^thresh\(5),
      R => ap_rst_n_inv
    );
\int_thresh_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(6),
      Q => \^thresh\(6),
      R => ap_rst_n_inv
    );
\int_thresh_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_thresh[7]_i_1_n_0\,
      D => int_thresh0(7),
      Q => \^thresh\(7),
      R => ap_rst_n_inv
    );
\internal_empty_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => in_mat_rows_c_full_n,
      O => internal_full_n_reg
    );
\internal_empty_n_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => in_mat_cols_c_full_n,
      O => internal_full_n_reg_0
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_1_in,
      I1 => \int_isr_reg_n_0_[0]\,
      I2 => int_gie_reg_n_0,
      O => interrupt
    );
\mOutPtr[1]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => \^block_split1_proc12_u0_ap_start\,
      I1 => start_once_reg,
      I2 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      I3 => start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
      I4 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
      O => int_ap_start_reg_0
    );
\rdata[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000E2"
    )
        port map (
      I0 => \rdata_reg[0]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => \rdata[0]_i_3_n_0\,
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(1),
      O => \rdata[0]_i_1_n_0\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11100010"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      I2 => int_gie_reg_n_0,
      I3 => s_axi_control_ARADDR(3),
      I4 => \int_isr_reg_n_0_[0]\,
      O => \rdata[0]_i_3_n_0\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \^block_split1_proc12_u0_ap_start\,
      O => \rdata[0]_i_4_n_0\
    );
\rdata[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^maxval\(0),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^cols\(0),
      I3 => s_axi_control_ARADDR(5),
      I4 => \int_ier_reg_n_0_[0]\,
      O => \rdata[0]_i_5_n_0\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(10),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(10),
      O => \rdata[10]_i_1_n_0\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(11),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(11),
      O => \rdata[11]_i_1_n_0\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(12),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(12),
      O => \rdata[12]_i_1_n_0\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(13),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(13),
      O => \rdata[13]_i_1_n_0\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(14),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(14),
      O => \rdata[14]_i_1_n_0\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(15),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(15),
      O => \rdata[15]_i_1_n_0\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(16),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(16),
      O => \rdata[16]_i_1_n_0\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(17),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(17),
      O => \rdata[17]_i_1_n_0\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(18),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(18),
      O => \rdata[18]_i_1_n_0\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(19),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(19),
      O => \rdata[19]_i_1_n_0\
    );
\rdata[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222E222"
    )
        port map (
      I0 => \rdata_reg[1]_i_2_n_0\,
      I1 => s_axi_control_ARADDR(2),
      I2 => p_1_in,
      I3 => s_axi_control_ARADDR(3),
      I4 => \rdata[1]_i_3_n_0\,
      I5 => \rdata[1]_i_4_n_0\,
      O => \rdata[1]_i_1_n_0\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(5),
      I1 => s_axi_control_ARADDR(4),
      O => \rdata[1]_i_3_n_0\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      O => \rdata[1]_i_4_n_0\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(1),
      O => \rdata[1]_i_5_n_0\
    );
\rdata[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^maxval\(1),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^cols\(1),
      I3 => s_axi_control_ARADDR(5),
      I4 => p_0_in,
      O => \rdata[1]_i_6_n_0\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(20),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(20),
      O => \rdata[20]_i_1_n_0\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(21),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(21),
      O => \rdata[21]_i_1_n_0\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(22),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(22),
      O => \rdata[22]_i_1_n_0\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(23),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(23),
      O => \rdata[23]_i_1_n_0\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(24),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(24),
      O => \rdata[24]_i_1_n_0\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(25),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(25),
      O => \rdata[25]_i_1_n_0\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(26),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(26),
      O => \rdata[26]_i_1_n_0\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(27),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(27),
      O => \rdata[27]_i_1_n_0\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(28),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(28),
      O => \rdata[28]_i_1_n_0\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(29),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(29),
      O => \rdata[29]_i_1_n_0\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[2]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[2]_i_3_n_0\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(2),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(2),
      O => \rdata[2]_i_2_n_0\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(2),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(2),
      O => \rdata[2]_i_3_n_0\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(30),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(30),
      O => \rdata[30]_i_1_n_0\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA8AAAAAAAA"
    )
        port map (
      I0 => ar_hs,
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(1),
      I4 => s_axi_control_ARADDR(2),
      I5 => s_axi_control_ARADDR(5),
      O => \rdata[31]_i_1_n_0\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_control_ARVALID,
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(31),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(31),
      O => \rdata[31]_i_3_n_0\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[3]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[3]_i_3_n_0\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(3),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(3),
      O => \rdata[3]_i_2_n_0\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(3),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(3),
      O => \rdata[3]_i_3_n_0\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[4]_i_2_n_0\,
      O => rdata(4)
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(4),
      I1 => \^cols\(4),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(4),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(4),
      O => \rdata[4]_i_2_n_0\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[5]_i_2_n_0\,
      O => rdata(5)
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(5),
      I1 => \^cols\(5),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(5),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(5),
      O => \rdata[5]_i_2_n_0\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(5),
      I2 => s_axi_control_ARADDR(4),
      I3 => s_axi_control_ARADDR(0),
      I4 => s_axi_control_ARADDR(2),
      I5 => \rdata[6]_i_2_n_0\,
      O => rdata(6)
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^maxval\(6),
      I1 => \^cols\(6),
      I2 => s_axi_control_ARADDR(3),
      I3 => \^thresh\(6),
      I4 => s_axi_control_ARADDR(4),
      I5 => \^rows\(6),
      O => \rdata[6]_i_2_n_0\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010000000100"
    )
        port map (
      I0 => s_axi_control_ARADDR(1),
      I1 => s_axi_control_ARADDR(0),
      I2 => s_axi_control_ARADDR(2),
      I3 => \rdata[7]_i_2_n_0\,
      I4 => s_axi_control_ARADDR(3),
      I5 => \rdata[7]_i_3_n_0\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^thresh\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => \^rows\(7),
      I3 => s_axi_control_ARADDR(5),
      I4 => data0(7),
      O => \rdata[7]_i_2_n_0\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3808"
    )
        port map (
      I0 => \^maxval\(7),
      I1 => s_axi_control_ARADDR(4),
      I2 => s_axi_control_ARADDR(5),
      I3 => \^cols\(7),
      O => \rdata[7]_i_3_n_0\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(8),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(8),
      O => \rdata[8]_i_1_n_0\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^cols\(9),
      I1 => s_axi_control_ARADDR(3),
      I2 => \^rows\(9),
      O => \rdata[9]_i_1_n_0\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[0]_i_1_n_0\,
      Q => s_axi_control_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_4_n_0\,
      I1 => \rdata[0]_i_5_n_0\,
      O => \rdata_reg[0]_i_2_n_0\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_0\,
      Q => s_axi_control_RDATA(10),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_0\,
      Q => s_axi_control_RDATA(11),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_0\,
      Q => s_axi_control_RDATA(12),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_0\,
      Q => s_axi_control_RDATA(13),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_0\,
      Q => s_axi_control_RDATA(14),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_0\,
      Q => s_axi_control_RDATA(15),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_0\,
      Q => s_axi_control_RDATA(16),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_0\,
      Q => s_axi_control_RDATA(17),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_0\,
      Q => s_axi_control_RDATA(18),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_0\,
      Q => s_axi_control_RDATA(19),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[1]_i_1_n_0\,
      Q => s_axi_control_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_5_n_0\,
      I1 => \rdata[1]_i_6_n_0\,
      O => \rdata_reg[1]_i_2_n_0\,
      S => s_axi_control_ARADDR(3)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_0\,
      Q => s_axi_control_RDATA(20),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_0\,
      Q => s_axi_control_RDATA(21),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_0\,
      Q => s_axi_control_RDATA(22),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_0\,
      Q => s_axi_control_RDATA(23),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_0\,
      Q => s_axi_control_RDATA(24),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_0\,
      Q => s_axi_control_RDATA(25),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_0\,
      Q => s_axi_control_RDATA(26),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_0\,
      Q => s_axi_control_RDATA(27),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_0\,
      Q => s_axi_control_RDATA(28),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_0\,
      Q => s_axi_control_RDATA(29),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_control_RDATA(2),
      R => '0'
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_0\,
      Q => s_axi_control_RDATA(30),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_0\,
      Q => s_axi_control_RDATA(31),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_control_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(4),
      Q => s_axi_control_RDATA(4),
      R => '0'
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(5),
      Q => s_axi_control_RDATA(5),
      R => '0'
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(6),
      Q => s_axi_control_RDATA(6),
      R => '0'
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_control_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_0\,
      Q => s_axi_control_RDATA(8),
      R => \rdata[31]_i_1_n_0\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_0\,
      Q => s_axi_control_RDATA(9),
      R => \rdata[31]_i_1_n_0\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_control_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(0),
      Q => \waddr_reg_n_0_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(1),
      Q => \waddr_reg_n_0_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(2),
      Q => \waddr_reg_n_0_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(3),
      Q => \waddr_reg_n_0_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(4),
      Q => \waddr_reg_n_0_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_control_AWADDR(5),
      Q => \waddr_reg_n_0_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg is
  port (
    A : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \SRL_SIG_reg[1][28]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    buff1_reg : in STD_LOGIC;
    buff1_reg_0 : in STD_LOGIC;
    ap_sync_channel_write_rows_cast_loc_channel0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 28 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(0),
      Q => \SRL_SIG_reg[0]_4\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(10),
      Q => \SRL_SIG_reg[0]_4\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(11),
      Q => \SRL_SIG_reg[0]_4\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(12),
      Q => \SRL_SIG_reg[0]_4\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(13),
      Q => \SRL_SIG_reg[0]_4\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(14),
      Q => \SRL_SIG_reg[0]_4\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(15),
      Q => \SRL_SIG_reg[0]_4\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(16),
      Q => \SRL_SIG_reg[0]_4\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(17),
      Q => \SRL_SIG_reg[0]_4\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(18),
      Q => \SRL_SIG_reg[0]_4\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(19),
      Q => \SRL_SIG_reg[0]_4\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(1),
      Q => \SRL_SIG_reg[0]_4\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(20),
      Q => \SRL_SIG_reg[0]_4\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(21),
      Q => \SRL_SIG_reg[0]_4\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(22),
      Q => \SRL_SIG_reg[0]_4\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(23),
      Q => \SRL_SIG_reg[0]_4\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(24),
      Q => \SRL_SIG_reg[0]_4\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(25),
      Q => \SRL_SIG_reg[0]_4\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(26),
      Q => \SRL_SIG_reg[0]_4\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(27),
      Q => \SRL_SIG_reg[0]_4\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(28),
      Q => \SRL_SIG_reg[0]_4\(28),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(2),
      Q => \SRL_SIG_reg[0]_4\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(3),
      Q => \SRL_SIG_reg[0]_4\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(4),
      Q => \SRL_SIG_reg[0]_4\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(5),
      Q => \SRL_SIG_reg[0]_4\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(6),
      Q => \SRL_SIG_reg[0]_4\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(7),
      Q => \SRL_SIG_reg[0]_4\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(8),
      Q => \SRL_SIG_reg[0]_4\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => D(9),
      Q => \SRL_SIG_reg[0]_4\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(0),
      Q => \SRL_SIG_reg[1]_5\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(10),
      Q => \SRL_SIG_reg[1]_5\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(11),
      Q => \SRL_SIG_reg[1]_5\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(12),
      Q => \SRL_SIG_reg[1]_5\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(13),
      Q => \SRL_SIG_reg[1]_5\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(14),
      Q => \SRL_SIG_reg[1]_5\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(15),
      Q => \SRL_SIG_reg[1]_5\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(16),
      Q => \SRL_SIG_reg[1]_5\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(17),
      Q => \SRL_SIG_reg[1]_5\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(18),
      Q => \SRL_SIG_reg[1]_5\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(19),
      Q => \SRL_SIG_reg[1]_5\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(1),
      Q => \SRL_SIG_reg[1]_5\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(20),
      Q => \SRL_SIG_reg[1]_5\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(21),
      Q => \SRL_SIG_reg[1]_5\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(22),
      Q => \SRL_SIG_reg[1]_5\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(23),
      Q => \SRL_SIG_reg[1]_5\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(24),
      Q => \SRL_SIG_reg[1]_5\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(25),
      Q => \SRL_SIG_reg[1]_5\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(26),
      Q => \SRL_SIG_reg[1]_5\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(27),
      Q => \SRL_SIG_reg[1]_5\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(28),
      Q => \SRL_SIG_reg[1]_5\(28),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(2),
      Q => \SRL_SIG_reg[1]_5\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(3),
      Q => \SRL_SIG_reg[1]_5\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(4),
      Q => \SRL_SIG_reg[1]_5\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(5),
      Q => \SRL_SIG_reg[1]_5\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(6),
      Q => \SRL_SIG_reg[1]_5\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(7),
      Q => \SRL_SIG_reg[1]_5\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(8),
      Q => \SRL_SIG_reg[1]_5\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_rows_cast_loc_channel0,
      D => \SRL_SIG_reg[0]_4\(9),
      Q => \SRL_SIG_reg[1]_5\(9),
      R => '0'
    );
\a_reg0[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(17),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(17),
      O => \SRL_SIG_reg[1][28]_0\(0)
    );
\a_reg0[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(18),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(18),
      O => \SRL_SIG_reg[1][28]_0\(1)
    );
\a_reg0[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(19),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(19),
      O => \SRL_SIG_reg[1][28]_0\(2)
    );
\a_reg0[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(20),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(20),
      O => \SRL_SIG_reg[1][28]_0\(3)
    );
\a_reg0[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(21),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(21),
      O => \SRL_SIG_reg[1][28]_0\(4)
    );
\a_reg0[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(22),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(22),
      O => \SRL_SIG_reg[1][28]_0\(5)
    );
\a_reg0[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(23),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(23),
      O => \SRL_SIG_reg[1][28]_0\(6)
    );
\a_reg0[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(24),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(24),
      O => \SRL_SIG_reg[1][28]_0\(7)
    );
\a_reg0[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(25),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(25),
      O => \SRL_SIG_reg[1][28]_0\(8)
    );
\a_reg0[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(26),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(26),
      O => \SRL_SIG_reg[1][28]_0\(9)
    );
\a_reg0[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(27),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(27),
      O => \SRL_SIG_reg[1][28]_0\(10)
    );
\a_reg0[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(28),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(28),
      O => \SRL_SIG_reg[1][28]_0\(11)
    );
buff1_reg_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(16),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(16),
      O => A(16)
    );
buff1_reg_i_20: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(15),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(15),
      O => A(15)
    );
buff1_reg_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(14),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(14),
      O => A(14)
    );
buff1_reg_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(13),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(13),
      O => A(13)
    );
buff1_reg_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(12),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(12),
      O => A(12)
    );
buff1_reg_i_24: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(11),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(11),
      O => A(11)
    );
buff1_reg_i_25: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(10),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(10),
      O => A(10)
    );
buff1_reg_i_26: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(9),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(9),
      O => A(9)
    );
buff1_reg_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(8),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(8),
      O => A(8)
    );
buff1_reg_i_28: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(7),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(7),
      O => A(7)
    );
buff1_reg_i_29: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(6),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(6),
      O => A(6)
    );
buff1_reg_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(5),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(5),
      O => A(5)
    );
buff1_reg_i_31: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(4),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(4),
      O => A(4)
    );
buff1_reg_i_32: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(3),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(3),
      O => A(3)
    );
buff1_reg_i_33: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(2),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(2),
      O => A(2)
    );
buff1_reg_i_34: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(1),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(1),
      O => A(1)
    );
buff1_reg_i_35: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_5\(0),
      I1 => buff1_reg,
      I2 => buff1_reg_0,
      I3 => \SRL_SIG_reg[0]_4\(0),
      O => A(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25 is
  port (
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \b_reg0_reg[0]\ : in STD_LOGIC;
    \b_reg0_reg[0]_0\ : in STD_LOGIC;
    ap_sync_channel_write_cols_cast_loc_channel0 : in STD_LOGIC;
    \SRL_SIG_reg[0][28]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25 : entity is "threshold_accel_fifo_w29_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25 is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg[0][28]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_sync_channel_write_cols_cast_loc_channel0,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
buff1_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][8]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][8]\,
      O => D(8)
    );
buff1_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][7]\,
      O => D(7)
    );
buff1_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][6]\,
      O => D(6)
    );
buff1_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][5]\,
      O => D(5)
    );
buff1_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][4]\,
      O => D(4)
    );
buff1_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][3]\,
      O => D(3)
    );
buff1_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][2]\,
      O => D(2)
    );
buff1_reg_i_17: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][1]\,
      O => D(1)
    );
buff1_reg_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][0]\,
      O => D(0)
    );
buff1_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][16]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][16]\,
      O => D(16)
    );
buff1_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][15]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][15]\,
      O => D(15)
    );
buff1_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][14]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][14]\,
      O => D(14)
    );
buff1_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][13]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][13]\,
      O => D(13)
    );
buff1_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][12]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][12]\,
      O => D(12)
    );
buff1_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][11]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][11]\,
      O => D(11)
    );
buff1_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][10]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][10]\,
      O => D(10)
    );
buff1_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][9]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][9]\,
      O => D(9)
    );
buff2_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][28]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][28]\,
      O => B(11)
    );
buff2_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][19]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][19]\,
      O => B(2)
    );
buff2_reg_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][18]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][18]\,
      O => B(1)
    );
buff2_reg_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][17]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][17]\,
      O => B(0)
    );
buff2_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][27]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][27]\,
      O => B(10)
    );
buff2_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][26]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][26]\,
      O => B(9)
    );
buff2_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][25]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][25]\,
      O => B(8)
    );
buff2_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][24]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][24]\,
      O => B(7)
    );
buff2_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][23]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][23]\,
      O => B(6)
    );
buff2_reg_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][22]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][22]\,
      O => B(5)
    );
buff2_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][21]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][21]\,
      O => B(4)
    );
buff2_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][20]\,
      I1 => \b_reg0_reg[0]\,
      I2 => \b_reg0_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][20]\,
      O => B(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][28]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][28]_0\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\cols_reg_751[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => D(0)
    );
\cols_reg_751[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => D(10)
    );
\cols_reg_751[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => D(11)
    );
\cols_reg_751[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => D(12)
    );
\cols_reg_751[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => D(13)
    );
\cols_reg_751[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => D(14)
    );
\cols_reg_751[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => D(15)
    );
\cols_reg_751[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => D(16)
    );
\cols_reg_751[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => D(17)
    );
\cols_reg_751[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => D(18)
    );
\cols_reg_751[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => D(19)
    );
\cols_reg_751[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => D(1)
    );
\cols_reg_751[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => D(20)
    );
\cols_reg_751[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => D(21)
    );
\cols_reg_751[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => D(22)
    );
\cols_reg_751[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => D(23)
    );
\cols_reg_751[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => D(24)
    );
\cols_reg_751[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => D(25)
    );
\cols_reg_751[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => D(26)
    );
\cols_reg_751[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => D(27)
    );
\cols_reg_751[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => D(28)
    );
\cols_reg_751[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => D(2)
    );
\cols_reg_751[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => D(3)
    );
\cols_reg_751[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => D(4)
    );
\cols_reg_751[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => D(5)
    );
\cols_reg_751[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => D(6)
    );
\cols_reg_751[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => D(7)
    );
\cols_reg_751[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => D(8)
    );
\cols_reg_751[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \cols_reg_861_reg[0]\ : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cols_reg_861_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__0\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_3__0\ : label is "soft_lutpair39";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_2_c_U/U_threshold_accel_fifo_w29_d3_S_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cols_reg_861_reg[0]\,
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_reg_861_reg[28]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \rows_cast_loc_read_reg_216_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/rows_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_cast_loc_read_reg_216_reg[28]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \cols_cast_loc_read_reg_221_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11 : entity is "threshold_accel_fifo_w29_d3_S_x_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/cols_cast_loc_c_U/U_threshold_accel_fifo_w29_d3_S_x_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_cast_loc_read_reg_221_reg[28]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_shiftReg is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][0]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][10]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][11]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][12]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][13]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][14]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][15]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][16]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][17]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][18]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][19]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][1]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][20]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][21]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][22]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][23]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][24]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][25]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][26]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][27]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][28]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][29]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][2]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][30]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][31]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][3]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][4]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][5]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][6]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][7]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][8]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      I2 => \SRL_SIG_reg_n_0_[1][9]\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg is
  port (
    dstMat_rows_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => shiftReg_ce,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(28),
      Q => \SRL_SIG_reg[1]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(29),
      Q => \SRL_SIG_reg[1]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(30),
      Q => \SRL_SIG_reg[1]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(31),
      Q => \SRL_SIG_reg[1]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\dstMat_rows_read_reg_92[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(0)
    );
\dstMat_rows_read_reg_92[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(10)
    );
\dstMat_rows_read_reg_92[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(11)
    );
\dstMat_rows_read_reg_92[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(12)
    );
\dstMat_rows_read_reg_92[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(13)
    );
\dstMat_rows_read_reg_92[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(14)
    );
\dstMat_rows_read_reg_92[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(15)
    );
\dstMat_rows_read_reg_92[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => \SRL_SIG_reg[0]_1\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(16)
    );
\dstMat_rows_read_reg_92[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => \SRL_SIG_reg[0]_1\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(17)
    );
\dstMat_rows_read_reg_92[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => \SRL_SIG_reg[0]_1\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(18)
    );
\dstMat_rows_read_reg_92[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => \SRL_SIG_reg[0]_1\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(19)
    );
\dstMat_rows_read_reg_92[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(1)
    );
\dstMat_rows_read_reg_92[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => \SRL_SIG_reg[0]_1\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(20)
    );
\dstMat_rows_read_reg_92[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => \SRL_SIG_reg[0]_1\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(21)
    );
\dstMat_rows_read_reg_92[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => \SRL_SIG_reg[0]_1\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(22)
    );
\dstMat_rows_read_reg_92[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => \SRL_SIG_reg[0]_1\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(23)
    );
\dstMat_rows_read_reg_92[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => \SRL_SIG_reg[0]_1\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(24)
    );
\dstMat_rows_read_reg_92[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => \SRL_SIG_reg[0]_1\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(25)
    );
\dstMat_rows_read_reg_92[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => \SRL_SIG_reg[0]_1\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(26)
    );
\dstMat_rows_read_reg_92[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => \SRL_SIG_reg[0]_1\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(27)
    );
\dstMat_rows_read_reg_92[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(28),
      I1 => \SRL_SIG_reg[0]_1\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(28)
    );
\dstMat_rows_read_reg_92[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(29),
      I1 => \SRL_SIG_reg[0]_1\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(29)
    );
\dstMat_rows_read_reg_92[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(2)
    );
\dstMat_rows_read_reg_92[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(30),
      I1 => \SRL_SIG_reg[0]_1\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(30)
    );
\dstMat_rows_read_reg_92[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(31),
      I1 => \SRL_SIG_reg[0]_1\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(31)
    );
\dstMat_rows_read_reg_92[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(3)
    );
\dstMat_rows_read_reg_92[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(4)
    );
\dstMat_rows_read_reg_92[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(5)
    );
\dstMat_rows_read_reg_92[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(6)
    );
\dstMat_rows_read_reg_92[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(7)
    );
\dstMat_rows_read_reg_92[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(8)
    );
\dstMat_rows_read_reg_92[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_rows_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14 is
  port (
    \SRL_SIG_reg[1][15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    internal_full_n_reg : out STD_LOGIC;
    \height_reg_182_reg[0]\ : in STD_LOGIC;
    \height_reg_182_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    in_mat_cols_c10_full_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14 : entity is "threshold_accel_fifo_w32_d2_S_x0_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^internal_full_n_reg\ : STD_LOGIC;
begin
  internal_full_n_reg <= \^internal_full_n_reg\;
\SRL_SIG[0][15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_0\,
      I1 => in_mat_cols_c10_full_n,
      I2 => in_mat_rows_c_empty_n,
      I3 => in_mat_cols_c_empty_n,
      I4 => \SRL_SIG_reg[0][15]_1\(0),
      I5 => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      O => \^internal_full_n_reg\
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => D(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^internal_full_n_reg\,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\height_reg_182[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(0)
    );
\height_reg_182[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(10)
    );
\height_reg_182[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(11)
    );
\height_reg_182[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(12)
    );
\height_reg_182[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(13)
    );
\height_reg_182[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(14)
    );
\height_reg_182[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(15)
    );
\height_reg_182[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(1)
    );
\height_reg_182[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(2)
    );
\height_reg_182[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(3)
    );
\height_reg_182[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(4)
    );
\height_reg_182[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(5)
    );
\height_reg_182[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(6)
    );
\height_reg_182[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(7)
    );
\height_reg_182[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(8)
    );
\height_reg_182[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \height_reg_182_reg[0]\,
      I3 => \height_reg_182_reg[0]_0\,
      O => \SRL_SIG_reg[1][15]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16 is
  port (
    dstMat_cols_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_1\ : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16 : entity is "threshold_accel_fifo_w32_d2_S_x0_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16 is
  signal \SRL_SIG_reg[0]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_2\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_ce_0 : STD_LOGIC;
begin
\SRL_SIG[0][31]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => shiftReg_ce,
      O => shiftReg_ce_0
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(0),
      Q => \SRL_SIG_reg[0]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(10),
      Q => \SRL_SIG_reg[0]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(11),
      Q => \SRL_SIG_reg[0]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(12),
      Q => \SRL_SIG_reg[0]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(13),
      Q => \SRL_SIG_reg[0]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(14),
      Q => \SRL_SIG_reg[0]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(15),
      Q => \SRL_SIG_reg[0]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(16),
      Q => \SRL_SIG_reg[0]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(17),
      Q => \SRL_SIG_reg[0]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(18),
      Q => \SRL_SIG_reg[0]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(19),
      Q => \SRL_SIG_reg[0]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(1),
      Q => \SRL_SIG_reg[0]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(20),
      Q => \SRL_SIG_reg[0]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(21),
      Q => \SRL_SIG_reg[0]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(22),
      Q => \SRL_SIG_reg[0]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(23),
      Q => \SRL_SIG_reg[0]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(24),
      Q => \SRL_SIG_reg[0]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(25),
      Q => \SRL_SIG_reg[0]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(26),
      Q => \SRL_SIG_reg[0]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(27),
      Q => \SRL_SIG_reg[0]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(28),
      Q => \SRL_SIG_reg[0]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(29),
      Q => \SRL_SIG_reg[0]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(2),
      Q => \SRL_SIG_reg[0]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(30),
      Q => \SRL_SIG_reg[0]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(31),
      Q => \SRL_SIG_reg[0]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(3),
      Q => \SRL_SIG_reg[0]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(4),
      Q => \SRL_SIG_reg[0]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(5),
      Q => \SRL_SIG_reg[0]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(6),
      Q => \SRL_SIG_reg[0]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(7),
      Q => \SRL_SIG_reg[0]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(8),
      Q => \SRL_SIG_reg[0]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \in\(9),
      Q => \SRL_SIG_reg[0]_1\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(0),
      Q => \SRL_SIG_reg[1]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(10),
      Q => \SRL_SIG_reg[1]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(11),
      Q => \SRL_SIG_reg[1]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(12),
      Q => \SRL_SIG_reg[1]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(13),
      Q => \SRL_SIG_reg[1]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(14),
      Q => \SRL_SIG_reg[1]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(15),
      Q => \SRL_SIG_reg[1]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(16),
      Q => \SRL_SIG_reg[1]_2\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(17),
      Q => \SRL_SIG_reg[1]_2\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(18),
      Q => \SRL_SIG_reg[1]_2\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(19),
      Q => \SRL_SIG_reg[1]_2\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(1),
      Q => \SRL_SIG_reg[1]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(20),
      Q => \SRL_SIG_reg[1]_2\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(21),
      Q => \SRL_SIG_reg[1]_2\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(22),
      Q => \SRL_SIG_reg[1]_2\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(23),
      Q => \SRL_SIG_reg[1]_2\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(24),
      Q => \SRL_SIG_reg[1]_2\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(25),
      Q => \SRL_SIG_reg[1]_2\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(26),
      Q => \SRL_SIG_reg[1]_2\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(27),
      Q => \SRL_SIG_reg[1]_2\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(28),
      Q => \SRL_SIG_reg[1]_2\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(29),
      Q => \SRL_SIG_reg[1]_2\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(2),
      Q => \SRL_SIG_reg[1]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(30),
      Q => \SRL_SIG_reg[1]_2\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(31),
      Q => \SRL_SIG_reg[1]_2\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(3),
      Q => \SRL_SIG_reg[1]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(4),
      Q => \SRL_SIG_reg[1]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(5),
      Q => \SRL_SIG_reg[1]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(6),
      Q => \SRL_SIG_reg[1]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(7),
      Q => \SRL_SIG_reg[1]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(8),
      Q => \SRL_SIG_reg[1]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce_0,
      D => \SRL_SIG_reg[0]_1\(9),
      Q => \SRL_SIG_reg[1]_2\(9),
      R => '0'
    );
\dstMat_cols_read_reg_97[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(0),
      I1 => \SRL_SIG_reg[0]_1\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(0)
    );
\dstMat_cols_read_reg_97[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(10),
      I1 => \SRL_SIG_reg[0]_1\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(10)
    );
\dstMat_cols_read_reg_97[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(11),
      I1 => \SRL_SIG_reg[0]_1\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(11)
    );
\dstMat_cols_read_reg_97[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(12),
      I1 => \SRL_SIG_reg[0]_1\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(12)
    );
\dstMat_cols_read_reg_97[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(13),
      I1 => \SRL_SIG_reg[0]_1\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(13)
    );
\dstMat_cols_read_reg_97[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(14),
      I1 => \SRL_SIG_reg[0]_1\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(14)
    );
\dstMat_cols_read_reg_97[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(15),
      I1 => \SRL_SIG_reg[0]_1\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(15)
    );
\dstMat_cols_read_reg_97[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(16),
      I1 => \SRL_SIG_reg[0]_1\(16),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(16)
    );
\dstMat_cols_read_reg_97[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(17),
      I1 => \SRL_SIG_reg[0]_1\(17),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(17)
    );
\dstMat_cols_read_reg_97[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(18),
      I1 => \SRL_SIG_reg[0]_1\(18),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(18)
    );
\dstMat_cols_read_reg_97[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(19),
      I1 => \SRL_SIG_reg[0]_1\(19),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(19)
    );
\dstMat_cols_read_reg_97[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(1),
      I1 => \SRL_SIG_reg[0]_1\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(1)
    );
\dstMat_cols_read_reg_97[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(20),
      I1 => \SRL_SIG_reg[0]_1\(20),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(20)
    );
\dstMat_cols_read_reg_97[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(21),
      I1 => \SRL_SIG_reg[0]_1\(21),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(21)
    );
\dstMat_cols_read_reg_97[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(22),
      I1 => \SRL_SIG_reg[0]_1\(22),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(22)
    );
\dstMat_cols_read_reg_97[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(23),
      I1 => \SRL_SIG_reg[0]_1\(23),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(23)
    );
\dstMat_cols_read_reg_97[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(24),
      I1 => \SRL_SIG_reg[0]_1\(24),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(24)
    );
\dstMat_cols_read_reg_97[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(25),
      I1 => \SRL_SIG_reg[0]_1\(25),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(25)
    );
\dstMat_cols_read_reg_97[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(26),
      I1 => \SRL_SIG_reg[0]_1\(26),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(26)
    );
\dstMat_cols_read_reg_97[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(27),
      I1 => \SRL_SIG_reg[0]_1\(27),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(27)
    );
\dstMat_cols_read_reg_97[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(28),
      I1 => \SRL_SIG_reg[0]_1\(28),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(28)
    );
\dstMat_cols_read_reg_97[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(29),
      I1 => \SRL_SIG_reg[0]_1\(29),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(29)
    );
\dstMat_cols_read_reg_97[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(2),
      I1 => \SRL_SIG_reg[0]_1\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(2)
    );
\dstMat_cols_read_reg_97[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(30),
      I1 => \SRL_SIG_reg[0]_1\(30),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(30)
    );
\dstMat_cols_read_reg_97[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(31),
      I1 => \SRL_SIG_reg[0]_1\(31),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(31)
    );
\dstMat_cols_read_reg_97[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(3),
      I1 => \SRL_SIG_reg[0]_1\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(3)
    );
\dstMat_cols_read_reg_97[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(4),
      I1 => \SRL_SIG_reg[0]_1\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(4)
    );
\dstMat_cols_read_reg_97[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(5),
      I1 => \SRL_SIG_reg[0]_1\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(5)
    );
\dstMat_cols_read_reg_97[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(6),
      I1 => \SRL_SIG_reg[0]_1\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(6)
    );
\dstMat_cols_read_reg_97[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(7),
      I1 => \SRL_SIG_reg[0]_1\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(7)
    );
\dstMat_cols_read_reg_97[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(8),
      I1 => \SRL_SIG_reg[0]_1\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(8)
    );
\dstMat_cols_read_reg_97[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_2\(9),
      I1 => \SRL_SIG_reg[0]_1\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      I3 => \SRL_SIG_reg[0][0]_1\,
      O => dstMat_cols_dout(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17 is
  port (
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    in_mat_rows_c9_full_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    \width_reg_177_reg[0]\ : in STD_LOGIC;
    \width_reg_177_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17 : entity is "threshold_accel_fifo_w32_d2_S_x0_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
begin
\SRL_SIG[0][15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]_0\,
      I1 => in_mat_rows_c9_full_n,
      I2 => in_mat_rows_c_empty_n,
      I3 => in_mat_cols_c_empty_n,
      I4 => Q(0),
      I5 => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      O => shiftReg_ce
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][15]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\width_reg_177[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(0)
    );
\width_reg_177[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(10)
    );
\width_reg_177[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(11)
    );
\width_reg_177[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(12)
    );
\width_reg_177[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(13)
    );
\width_reg_177[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(14)
    );
\width_reg_177[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(15)
    );
\width_reg_177[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(1)
    );
\width_reg_177[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(2)
    );
\width_reg_177[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(3)
    );
\width_reg_177[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(4)
    );
\width_reg_177[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(5)
    );
\width_reg_177[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(6)
    );
\width_reg_177[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(7)
    );
\width_reg_177[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(8)
    );
\width_reg_177[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \width_reg_177_reg[0]\,
      I3 => \width_reg_177_reg[0]_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg is
  port (
    \SRL_SIG_reg[0][31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \B_V_data_1_payload_A_reg[0]\ : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg is
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
\B_V_data_1_payload_A[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => \SRL_SIG_reg[0][31]_0\(0)
    );
\B_V_data_1_payload_A[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][31]_0\(10)
    );
\B_V_data_1_payload_A[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][31]_0\(11)
    );
\B_V_data_1_payload_A[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \SRL_SIG_reg[0][31]_0\(12)
    );
\B_V_data_1_payload_A[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][31]_0\(13)
    );
\B_V_data_1_payload_A[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][31]_0\(14)
    );
\B_V_data_1_payload_A[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \SRL_SIG_reg[0][31]_0\(15)
    );
\B_V_data_1_payload_A[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][31]_0\(16)
    );
\B_V_data_1_payload_A[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][31]_0\(17)
    );
\B_V_data_1_payload_A[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][31]_0\(18)
    );
\B_V_data_1_payload_A[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][31]_0\(19)
    );
\B_V_data_1_payload_A[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => \SRL_SIG_reg[0][31]_0\(1)
    );
\B_V_data_1_payload_A[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][31]_0\(20)
    );
\B_V_data_1_payload_A[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][31]_0\(21)
    );
\B_V_data_1_payload_A[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \SRL_SIG_reg[0][31]_0\(22)
    );
\B_V_data_1_payload_A[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \SRL_SIG_reg[0][31]_0\(23)
    );
\B_V_data_1_payload_A[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \SRL_SIG_reg[0][31]_0\(24)
    );
\B_V_data_1_payload_A[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \SRL_SIG_reg[0][31]_0\(25)
    );
\B_V_data_1_payload_A[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \SRL_SIG_reg[0][31]_0\(26)
    );
\B_V_data_1_payload_A[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \SRL_SIG_reg[0][31]_0\(27)
    );
\B_V_data_1_payload_A[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \SRL_SIG_reg[0][31]_0\(28)
    );
\B_V_data_1_payload_A[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \SRL_SIG_reg[0][31]_0\(29)
    );
\B_V_data_1_payload_A[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => \SRL_SIG_reg[0][31]_0\(2)
    );
\B_V_data_1_payload_A[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \SRL_SIG_reg[0][31]_0\(30)
    );
\B_V_data_1_payload_A[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => \SRL_SIG_reg[0][31]_0\(31)
    );
\B_V_data_1_payload_A[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => \SRL_SIG_reg[0][31]_0\(3)
    );
\B_V_data_1_payload_A[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => \SRL_SIG_reg[0][31]_0\(4)
    );
\B_V_data_1_payload_A[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][31]_0\(5)
    );
\B_V_data_1_payload_A[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][31]_0\(6)
    );
\B_V_data_1_payload_A[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][31]_0\(7)
    );
\B_V_data_1_payload_A[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][31]_0\(8)
    );
\B_V_data_1_payload_A[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \B_V_data_1_payload_A_reg[0]\,
      I2 => \B_V_data_1_payload_A_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \SRL_SIG_reg[0][31]_0\(9)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => D(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    cols_loc_channel_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][4]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][8]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][16]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][20]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][24]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][28]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \sub13_i_i_reg_792_reg[0]\ : in STD_LOGIC;
    \sub13_i_i_reg_792_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10 : entity is "threshold_accel_fifo_w32_d2_S_x_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][17]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][18]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][19]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][20]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][21]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][22]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][23]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][24]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][25]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][26]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][27]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][28]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][29]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][30]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][31]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \SRL_SIG_reg_n_0_[1][9]\ : STD_LOGIC;
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]_0\,
      I1 => shiftReg_ce,
      I2 => ap_done_reg,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(0),
      Q => \SRL_SIG_reg_n_0_[0][0]\,
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(10),
      Q => \SRL_SIG_reg_n_0_[0][10]\,
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(11),
      Q => \SRL_SIG_reg_n_0_[0][11]\,
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(12),
      Q => \SRL_SIG_reg_n_0_[0][12]\,
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(13),
      Q => \SRL_SIG_reg_n_0_[0][13]\,
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(14),
      Q => \SRL_SIG_reg_n_0_[0][14]\,
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(15),
      Q => \SRL_SIG_reg_n_0_[0][15]\,
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(16),
      Q => \SRL_SIG_reg_n_0_[0][16]\,
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(17),
      Q => \SRL_SIG_reg_n_0_[0][17]\,
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(18),
      Q => \SRL_SIG_reg_n_0_[0][18]\,
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(19),
      Q => \SRL_SIG_reg_n_0_[0][19]\,
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(1),
      Q => \SRL_SIG_reg_n_0_[0][1]\,
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(20),
      Q => \SRL_SIG_reg_n_0_[0][20]\,
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(21),
      Q => \SRL_SIG_reg_n_0_[0][21]\,
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(22),
      Q => \SRL_SIG_reg_n_0_[0][22]\,
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(23),
      Q => \SRL_SIG_reg_n_0_[0][23]\,
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(24),
      Q => \SRL_SIG_reg_n_0_[0][24]\,
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(25),
      Q => \SRL_SIG_reg_n_0_[0][25]\,
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(26),
      Q => \SRL_SIG_reg_n_0_[0][26]\,
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(27),
      Q => \SRL_SIG_reg_n_0_[0][27]\,
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(28),
      Q => \SRL_SIG_reg_n_0_[0][28]\,
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(29),
      Q => \SRL_SIG_reg_n_0_[0][29]\,
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(2),
      Q => \SRL_SIG_reg_n_0_[0][2]\,
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(30),
      Q => \SRL_SIG_reg_n_0_[0][30]\,
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(31),
      Q => \SRL_SIG_reg_n_0_[0][31]\,
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(3),
      Q => \SRL_SIG_reg_n_0_[0][3]\,
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(4),
      Q => \SRL_SIG_reg_n_0_[0][4]\,
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(5),
      Q => \SRL_SIG_reg_n_0_[0][5]\,
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(6),
      Q => \SRL_SIG_reg_n_0_[0][6]\,
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(7),
      Q => \SRL_SIG_reg_n_0_[0][7]\,
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(8),
      Q => \SRL_SIG_reg_n_0_[0][8]\,
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0][31]_1\(9),
      Q => \SRL_SIG_reg_n_0_[0][9]\,
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][0]\,
      Q => \SRL_SIG_reg_n_0_[1][0]\,
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][10]\,
      Q => \SRL_SIG_reg_n_0_[1][10]\,
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][11]\,
      Q => \SRL_SIG_reg_n_0_[1][11]\,
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][12]\,
      Q => \SRL_SIG_reg_n_0_[1][12]\,
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][13]\,
      Q => \SRL_SIG_reg_n_0_[1][13]\,
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][14]\,
      Q => \SRL_SIG_reg_n_0_[1][14]\,
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][15]\,
      Q => \SRL_SIG_reg_n_0_[1][15]\,
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][16]\,
      Q => \SRL_SIG_reg_n_0_[1][16]\,
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][17]\,
      Q => \SRL_SIG_reg_n_0_[1][17]\,
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][18]\,
      Q => \SRL_SIG_reg_n_0_[1][18]\,
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][19]\,
      Q => \SRL_SIG_reg_n_0_[1][19]\,
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][1]\,
      Q => \SRL_SIG_reg_n_0_[1][1]\,
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][20]\,
      Q => \SRL_SIG_reg_n_0_[1][20]\,
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][21]\,
      Q => \SRL_SIG_reg_n_0_[1][21]\,
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][22]\,
      Q => \SRL_SIG_reg_n_0_[1][22]\,
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][23]\,
      Q => \SRL_SIG_reg_n_0_[1][23]\,
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][24]\,
      Q => \SRL_SIG_reg_n_0_[1][24]\,
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][25]\,
      Q => \SRL_SIG_reg_n_0_[1][25]\,
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][26]\,
      Q => \SRL_SIG_reg_n_0_[1][26]\,
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][27]\,
      Q => \SRL_SIG_reg_n_0_[1][27]\,
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][28]\,
      Q => \SRL_SIG_reg_n_0_[1][28]\,
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][29]\,
      Q => \SRL_SIG_reg_n_0_[1][29]\,
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][2]\,
      Q => \SRL_SIG_reg_n_0_[1][2]\,
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][30]\,
      Q => \SRL_SIG_reg_n_0_[1][30]\,
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][31]\,
      Q => \SRL_SIG_reg_n_0_[1][31]\,
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][3]\,
      Q => \SRL_SIG_reg_n_0_[1][3]\,
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][4]\,
      Q => \SRL_SIG_reg_n_0_[1][4]\,
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][5]\,
      Q => \SRL_SIG_reg_n_0_[1][5]\,
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][6]\,
      Q => \SRL_SIG_reg_n_0_[1][6]\,
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][7]\,
      Q => \SRL_SIG_reg_n_0_[1][7]\,
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][8]\,
      Q => \SRL_SIG_reg_n_0_[1][8]\,
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg_n_0_[0][9]\,
      Q => \SRL_SIG_reg_n_0_[1][9]\,
      R => '0'
    );
\buff1_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => cols_loc_channel_dout(7)
    );
\buff1_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => cols_loc_channel_dout(6)
    );
\buff1_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => cols_loc_channel_dout(5)
    );
\buff1_reg_i_13__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => cols_loc_channel_dout(4)
    );
\buff1_reg_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => cols_loc_channel_dout(3)
    );
\buff1_reg_i_15__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => cols_loc_channel_dout(2)
    );
\buff1_reg_i_16__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => cols_loc_channel_dout(1)
    );
\buff1_reg_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][0]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][0]\,
      O => cols_loc_channel_dout(0)
    );
\buff1_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => cols_loc_channel_dout(16)
    );
\buff1_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => cols_loc_channel_dout(15)
    );
\buff1_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => cols_loc_channel_dout(14)
    );
\buff1_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => cols_loc_channel_dout(13)
    );
\buff1_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => cols_loc_channel_dout(12)
    );
\buff1_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => cols_loc_channel_dout(11)
    );
\buff1_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => cols_loc_channel_dout(10)
    );
\buff1_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => cols_loc_channel_dout(9)
    );
\buff1_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => cols_loc_channel_dout(8)
    );
\buff2_reg_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => cols_loc_channel_dout(22)
    );
\buff2_reg_i_11__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => cols_loc_channel_dout(21)
    );
\buff2_reg_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => cols_loc_channel_dout(20)
    );
buff2_reg_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => cols_loc_channel_dout(19)
    );
buff2_reg_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => cols_loc_channel_dout(18)
    );
buff2_reg_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => cols_loc_channel_dout(17)
    );
\buff2_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][31]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][31]\,
      O => cols_loc_channel_dout(31)
    );
\buff2_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => cols_loc_channel_dout(30)
    );
\buff2_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => cols_loc_channel_dout(29)
    );
\buff2_reg_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => cols_loc_channel_dout(28)
    );
\buff2_reg_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => cols_loc_channel_dout(27)
    );
\buff2_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => cols_loc_channel_dout(26)
    );
\buff2_reg_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => cols_loc_channel_dout(25)
    );
\buff2_reg_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => cols_loc_channel_dout(24)
    );
\buff2_reg_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => cols_loc_channel_dout(23)
    );
\sub13_i_i_fu_210_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][8]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][8]\,
      O => \SRL_SIG_reg[0][8]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][7]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][7]\,
      O => \SRL_SIG_reg[0][8]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][6]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][6]\,
      O => \SRL_SIG_reg[0][8]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][5]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][5]\,
      O => \SRL_SIG_reg[0][8]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][8]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][8]\,
      O => \SRL_SIG_reg[1][8]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][7]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][7]\,
      O => \SRL_SIG_reg[1][8]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][6]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][6]\,
      O => \SRL_SIG_reg[1][8]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][5]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][5]\,
      O => \SRL_SIG_reg[1][8]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][12]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][12]\,
      O => \SRL_SIG_reg[0][12]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][11]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][11]\,
      O => \SRL_SIG_reg[0][12]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][10]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][10]\,
      O => \SRL_SIG_reg[0][12]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][9]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][9]\,
      O => \SRL_SIG_reg[0][12]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][12]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][12]\,
      O => \SRL_SIG_reg[1][12]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][11]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][11]\,
      O => \SRL_SIG_reg[1][12]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][10]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][10]\,
      O => \SRL_SIG_reg[1][12]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][9]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][9]\,
      O => \SRL_SIG_reg[1][12]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][16]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][16]\,
      O => \SRL_SIG_reg[0][16]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][15]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][15]\,
      O => \SRL_SIG_reg[0][16]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][14]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][14]\,
      O => \SRL_SIG_reg[0][16]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][13]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][13]\,
      O => \SRL_SIG_reg[0][16]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][16]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][16]\,
      O => \SRL_SIG_reg[1][16]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][15]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][15]\,
      O => \SRL_SIG_reg[1][16]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][14]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][14]\,
      O => \SRL_SIG_reg[1][16]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][13]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][13]\,
      O => \SRL_SIG_reg[1][16]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][20]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][20]\,
      O => \SRL_SIG_reg[0][20]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__3_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][19]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][19]\,
      O => \SRL_SIG_reg[0][20]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__3_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][18]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][18]\,
      O => \SRL_SIG_reg[0][20]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][17]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][17]\,
      O => \SRL_SIG_reg[0][20]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__3_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][20]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][20]\,
      O => \SRL_SIG_reg[1][20]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__3_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][19]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][19]\,
      O => \SRL_SIG_reg[1][20]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__3_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][18]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][18]\,
      O => \SRL_SIG_reg[1][20]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__3_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][17]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][17]\,
      O => \SRL_SIG_reg[1][20]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__4_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][24]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][24]\,
      O => \SRL_SIG_reg[0][24]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__4_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][23]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][23]\,
      O => \SRL_SIG_reg[0][24]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__4_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][22]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][22]\,
      O => \SRL_SIG_reg[0][24]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][21]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][21]\,
      O => \SRL_SIG_reg[0][24]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__4_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][24]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][24]\,
      O => \SRL_SIG_reg[1][24]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__4_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][23]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][23]\,
      O => \SRL_SIG_reg[1][24]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__4_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][22]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][22]\,
      O => \SRL_SIG_reg[1][24]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__4_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][21]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][21]\,
      O => \SRL_SIG_reg[1][24]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__5_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][28]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][28]\,
      O => \SRL_SIG_reg[0][28]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__5_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][27]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][27]\,
      O => \SRL_SIG_reg[0][28]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__5_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][26]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][26]\,
      O => \SRL_SIG_reg[0][28]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__5_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][25]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][25]\,
      O => \SRL_SIG_reg[0][28]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__5_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][28]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][28]\,
      O => \SRL_SIG_reg[1][28]_0\(3)
    );
\sub13_i_i_fu_210_p2_carry__5_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][27]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][27]\,
      O => \SRL_SIG_reg[1][28]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__5_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][26]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][26]\,
      O => \SRL_SIG_reg[1][28]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__5_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][25]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][25]\,
      O => \SRL_SIG_reg[1][28]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__6_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][30]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][30]\,
      O => \SRL_SIG_reg[0][30]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__6_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][29]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][29]\,
      O => \SRL_SIG_reg[0][30]_0\(0)
    );
\sub13_i_i_fu_210_p2_carry__6_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][31]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][31]\,
      O => \SRL_SIG_reg[1][31]_0\(2)
    );
\sub13_i_i_fu_210_p2_carry__6_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][30]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][30]\,
      O => \SRL_SIG_reg[1][31]_0\(1)
    );
\sub13_i_i_fu_210_p2_carry__6_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][29]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][29]\,
      O => \SRL_SIG_reg[1][31]_0\(0)
    );
sub13_i_i_fu_210_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][4]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][4]\,
      O => DI(3)
    );
sub13_i_i_fu_210_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][3]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][3]\,
      O => DI(2)
    );
sub13_i_i_fu_210_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][2]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][2]\,
      O => DI(1)
    );
sub13_i_i_fu_210_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[0][1]\,
      I1 => \sub13_i_i_reg_792_reg[0]_0\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \SRL_SIG_reg_n_0_[1][1]\,
      O => DI(0)
    );
sub13_i_i_fu_210_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][4]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][4]\,
      O => \SRL_SIG_reg[1][4]_0\(3)
    );
sub13_i_i_fu_210_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][3]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][3]\,
      O => \SRL_SIG_reg[1][4]_0\(2)
    );
sub13_i_i_fu_210_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][2]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][2]\,
      O => \SRL_SIG_reg[1][4]_0\(1)
    );
sub13_i_i_fu_210_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][1]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][1]\,
      O => \SRL_SIG_reg[1][4]_0\(0)
    );
\sub13_i_i_reg_792[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04F7"
    )
        port map (
      I0 => \SRL_SIG_reg_n_0_[1][0]\,
      I1 => \sub13_i_i_reg_792_reg[0]\,
      I2 => \sub13_i_i_reg_792_reg[0]_0\,
      I3 => \SRL_SIG_reg_n_0_[0][0]\,
      O => D(0)
    );
\sub_ln378_fu_175_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(7),
      I1 => \SRL_SIG_reg_n_0_[1][7]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][7]\,
      O => \cols_reg_751_reg[7]\(3)
    );
\sub_ln378_fu_175_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(6),
      I1 => \SRL_SIG_reg_n_0_[1][6]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][6]\,
      O => \cols_reg_751_reg[7]\(2)
    );
\sub_ln378_fu_175_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(5),
      I1 => \SRL_SIG_reg_n_0_[1][5]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][5]\,
      O => \cols_reg_751_reg[7]\(1)
    );
\sub_ln378_fu_175_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(4),
      I1 => \SRL_SIG_reg_n_0_[1][4]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][4]\,
      O => \cols_reg_751_reg[7]\(0)
    );
\sub_ln378_fu_175_p2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(11),
      I1 => \SRL_SIG_reg_n_0_[1][11]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][11]\,
      O => \cols_reg_751_reg[11]\(3)
    );
\sub_ln378_fu_175_p2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(10),
      I1 => \SRL_SIG_reg_n_0_[1][10]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][10]\,
      O => \cols_reg_751_reg[11]\(2)
    );
\sub_ln378_fu_175_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(9),
      I1 => \SRL_SIG_reg_n_0_[1][9]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][9]\,
      O => \cols_reg_751_reg[11]\(1)
    );
\sub_ln378_fu_175_p2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(8),
      I1 => \SRL_SIG_reg_n_0_[1][8]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][8]\,
      O => \cols_reg_751_reg[11]\(0)
    );
\sub_ln378_fu_175_p2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(15),
      I1 => \SRL_SIG_reg_n_0_[1][15]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][15]\,
      O => \cols_reg_751_reg[15]\(3)
    );
\sub_ln378_fu_175_p2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(14),
      I1 => \SRL_SIG_reg_n_0_[1][14]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][14]\,
      O => \cols_reg_751_reg[15]\(2)
    );
\sub_ln378_fu_175_p2_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(13),
      I1 => \SRL_SIG_reg_n_0_[1][13]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][13]\,
      O => \cols_reg_751_reg[15]\(1)
    );
\sub_ln378_fu_175_p2_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(12),
      I1 => \SRL_SIG_reg_n_0_[1][12]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][12]\,
      O => \cols_reg_751_reg[15]\(0)
    );
\sub_ln378_fu_175_p2_carry__3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(19),
      I1 => \SRL_SIG_reg_n_0_[1][19]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][19]\,
      O => \cols_reg_751_reg[19]\(3)
    );
\sub_ln378_fu_175_p2_carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(18),
      I1 => \SRL_SIG_reg_n_0_[1][18]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][18]\,
      O => \cols_reg_751_reg[19]\(2)
    );
\sub_ln378_fu_175_p2_carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(17),
      I1 => \SRL_SIG_reg_n_0_[1][17]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][17]\,
      O => \cols_reg_751_reg[19]\(1)
    );
\sub_ln378_fu_175_p2_carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(16),
      I1 => \SRL_SIG_reg_n_0_[1][16]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][16]\,
      O => \cols_reg_751_reg[19]\(0)
    );
\sub_ln378_fu_175_p2_carry__4_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(23),
      I1 => \SRL_SIG_reg_n_0_[1][23]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][23]\,
      O => \cols_reg_751_reg[23]\(3)
    );
\sub_ln378_fu_175_p2_carry__4_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(22),
      I1 => \SRL_SIG_reg_n_0_[1][22]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][22]\,
      O => \cols_reg_751_reg[23]\(2)
    );
\sub_ln378_fu_175_p2_carry__4_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(21),
      I1 => \SRL_SIG_reg_n_0_[1][21]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][21]\,
      O => \cols_reg_751_reg[23]\(1)
    );
\sub_ln378_fu_175_p2_carry__4_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(20),
      I1 => \SRL_SIG_reg_n_0_[1][20]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][20]\,
      O => \cols_reg_751_reg[23]\(0)
    );
\sub_ln378_fu_175_p2_carry__5_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(27),
      I1 => \SRL_SIG_reg_n_0_[1][27]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][27]\,
      O => \cols_reg_751_reg[27]\(3)
    );
\sub_ln378_fu_175_p2_carry__5_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(26),
      I1 => \SRL_SIG_reg_n_0_[1][26]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][26]\,
      O => \cols_reg_751_reg[27]\(2)
    );
\sub_ln378_fu_175_p2_carry__5_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(25),
      I1 => \SRL_SIG_reg_n_0_[1][25]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][25]\,
      O => \cols_reg_751_reg[27]\(1)
    );
\sub_ln378_fu_175_p2_carry__5_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(24),
      I1 => \SRL_SIG_reg_n_0_[1][24]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][24]\,
      O => \cols_reg_751_reg[27]\(0)
    );
\sub_ln378_fu_175_p2_carry__6_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(28),
      I1 => \SRL_SIG_reg_n_0_[1][28]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][28]\,
      O => \cols_reg_751_reg[28]\(0)
    );
sub_ln378_fu_175_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(3),
      I1 => \SRL_SIG_reg_n_0_[1][3]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][3]\,
      O => S(3)
    );
sub_ln378_fu_175_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(2),
      I1 => \SRL_SIG_reg_n_0_[1][2]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][2]\,
      O => S(2)
    );
sub_ln378_fu_175_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(1),
      I1 => \SRL_SIG_reg_n_0_[1][1]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][1]\,
      O => S(1)
    );
sub_ln378_fu_175_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA9A5595"
    )
        port map (
      I0 => Q(0),
      I1 => \SRL_SIG_reg_n_0_[1][0]\,
      I2 => \sub13_i_i_reg_792_reg[0]\,
      I3 => \sub13_i_i_reg_792_reg[0]_0\,
      I4 => \SRL_SIG_reg_n_0_[0][0]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9 is
  port (
    srcMat_1_c_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9 : entity is "threshold_accel_fifo_w32_d2_S_x_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(16),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(17),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(18),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(19),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(20),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(21),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(22),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(23),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(24),
      Q => \SRL_SIG_reg[0]_0\(24),
      R => '0'
    );
\SRL_SIG_reg[0][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(25),
      Q => \SRL_SIG_reg[0]_0\(25),
      R => '0'
    );
\SRL_SIG_reg[0][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(26),
      Q => \SRL_SIG_reg[0]_0\(26),
      R => '0'
    );
\SRL_SIG_reg[0][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(27),
      Q => \SRL_SIG_reg[0]_0\(27),
      R => '0'
    );
\SRL_SIG_reg[0][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(28),
      Q => \SRL_SIG_reg[0]_0\(28),
      R => '0'
    );
\SRL_SIG_reg[0][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(29),
      Q => \SRL_SIG_reg[0]_0\(29),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(30),
      Q => \SRL_SIG_reg[0]_0\(30),
      R => '0'
    );
\SRL_SIG_reg[0][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(31),
      Q => \SRL_SIG_reg[0]_0\(31),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][31]_0\(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(24),
      Q => \SRL_SIG_reg[1]_1\(24),
      R => '0'
    );
\SRL_SIG_reg[1][25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(25),
      Q => \SRL_SIG_reg[1]_1\(25),
      R => '0'
    );
\SRL_SIG_reg[1][26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(26),
      Q => \SRL_SIG_reg[1]_1\(26),
      R => '0'
    );
\SRL_SIG_reg[1][27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(27),
      Q => \SRL_SIG_reg[1]_1\(27),
      R => '0'
    );
\SRL_SIG_reg[1][28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(28),
      Q => \SRL_SIG_reg[1]_1\(28),
      R => '0'
    );
\SRL_SIG_reg[1][29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(29),
      Q => \SRL_SIG_reg[1]_1\(29),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(30),
      Q => \SRL_SIG_reg[1]_1\(30),
      R => '0'
    );
\SRL_SIG_reg[1][31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(31),
      Q => \SRL_SIG_reg[1]_1\(31),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\buff1_reg_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(16),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(16),
      O => srcMat_1_c_dout(16)
    );
\buff1_reg_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(15),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(15),
      O => srcMat_1_c_dout(15)
    );
\buff1_reg_i_20__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(14),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(14),
      O => srcMat_1_c_dout(14)
    );
\buff1_reg_i_21__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(13),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(13),
      O => srcMat_1_c_dout(13)
    );
\buff1_reg_i_22__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(12),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(12),
      O => srcMat_1_c_dout(12)
    );
\buff1_reg_i_23__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(11),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(11),
      O => srcMat_1_c_dout(11)
    );
\buff1_reg_i_24__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(10),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(10),
      O => srcMat_1_c_dout(10)
    );
\buff1_reg_i_25__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(9),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(9),
      O => srcMat_1_c_dout(9)
    );
\buff1_reg_i_26__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(8),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(8),
      O => srcMat_1_c_dout(8)
    );
\buff1_reg_i_27__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(7),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(7),
      O => srcMat_1_c_dout(7)
    );
\buff1_reg_i_28__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(6),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(6),
      O => srcMat_1_c_dout(6)
    );
\buff1_reg_i_29__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(5),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(5),
      O => srcMat_1_c_dout(5)
    );
\buff1_reg_i_30__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(4),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(4),
      O => srcMat_1_c_dout(4)
    );
\buff1_reg_i_31__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(3),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(3),
      O => srcMat_1_c_dout(3)
    );
\buff1_reg_i_32__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(2),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(2),
      O => srcMat_1_c_dout(2)
    );
\buff1_reg_i_33__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(1),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(1),
      O => srcMat_1_c_dout(1)
    );
\buff1_reg_i_34__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(0),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(0),
      O => srcMat_1_c_dout(0)
    );
\rows_reg_746[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(17),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(17),
      O => srcMat_1_c_dout(17)
    );
\rows_reg_746[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(18),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(18),
      O => srcMat_1_c_dout(18)
    );
\rows_reg_746[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(19),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(19),
      O => srcMat_1_c_dout(19)
    );
\rows_reg_746[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(20),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(20),
      O => srcMat_1_c_dout(20)
    );
\rows_reg_746[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(21),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(21),
      O => srcMat_1_c_dout(21)
    );
\rows_reg_746[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(22),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(22),
      O => srcMat_1_c_dout(22)
    );
\rows_reg_746[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(23),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(23),
      O => srcMat_1_c_dout(23)
    );
\rows_reg_746[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(24),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(24),
      O => srcMat_1_c_dout(24)
    );
\rows_reg_746[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(25),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(25),
      O => srcMat_1_c_dout(25)
    );
\rows_reg_746[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(26),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(26),
      O => srcMat_1_c_dout(26)
    );
\rows_reg_746[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(27),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(27),
      O => srcMat_1_c_dout(27)
    );
\rows_reg_746[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(28),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(28),
      O => srcMat_1_c_dout(28)
    );
\rows_reg_746[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(29),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(29),
      O => srcMat_1_c_dout(29)
    );
\rows_reg_746[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(30),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(30),
      O => srcMat_1_c_dout(30)
    );
\rows_reg_746[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \SRL_SIG_reg[0]_0\(31),
      I1 => Q(1),
      I2 => Q(0),
      I3 => \SRL_SIG_reg[1]_1\(31),
      O => srcMat_1_c_dout(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff1_reg : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \rows_reg_856_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/dstMat_1_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => buff1_reg,
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \rows_reg_856_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24 is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    buff1_reg : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \cols_loc_read_reg_845_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24 : entity is "threshold_accel_fifo_w32_d3_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24 is
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal shiftReg_ce : STD_LOGIC;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][10]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][11]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][12]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][13]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][14]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][15]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][16]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][17]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][17]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][18]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][18]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][19]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][19]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][20]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][20]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][21]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][21]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][22]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][22]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][23]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][23]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][24]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][24]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][25]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][25]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][26]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][26]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][27]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][27]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][28]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][28]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][29]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][29]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][30]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][30]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][31]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][31]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][8]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/cols_loc_c_U/U_threshold_accel_fifo_w32_d3_S_ram/SRL_SIG_reg[2][9]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => buff1_reg,
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      O => shiftReg_ce
    );
\SRL_SIG_reg[2][0]_srl3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][10]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[2][11]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[2][12]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[2][13]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[2][14]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[2][15]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[2][16]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[2][17]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[2][18]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[2][19]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][20]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[2][21]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[2][22]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[2][23]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[2][24]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[2][25]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[2][26]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[2][27]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[2][28]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[2][29]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][30]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[2][31]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[2][8]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[2][9]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \cols_loc_read_reg_845_reg[31]\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_rows_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12 is
  port (
    \mOutPtr_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12 : entity is "threshold_accel_fifo_w32_d4_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12 is
  signal \^moutptr_reg[1]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[3][0]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][0]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][10]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][10]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][11]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][11]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][12]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][12]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][13]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][13]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][14]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][14]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][15]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][15]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][16]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][16]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][17]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][17]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][18]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][18]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][19]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][19]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][1]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][1]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][20]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][20]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][21]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][21]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][22]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][22]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][23]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][23]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][24]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][24]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][25]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][25]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][26]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][26]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][27]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][27]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][28]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][28]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][29]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][29]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][2]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][2]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][30]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][30]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][31]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][31]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][3]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][3]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][4]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][4]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][5]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][5]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][6]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][6]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][7]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][7]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][8]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][8]_srl4 ";
  attribute srl_bus_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3] ";
  attribute srl_name of \SRL_SIG_reg[3][9]_srl4\ : label is "inst/\out_mat_cols_c_U/U_threshold_accel_fifo_w32_d4_S_ram/SRL_SIG_reg[3][9]_srl4 ";
begin
  \mOutPtr_reg[1]\(0) <= \^moutptr_reg[1]\(0);
\SRL_SIG_reg[3][0]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => shiftReg_addr(0)
    );
\SRL_SIG_reg[3][0]_srl4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[1]\(0)
    );
\SRL_SIG_reg[3][10]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(10),
      Q => \out\(10)
    );
\SRL_SIG_reg[3][11]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(11),
      Q => \out\(11)
    );
\SRL_SIG_reg[3][12]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(12),
      Q => \out\(12)
    );
\SRL_SIG_reg[3][13]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(13),
      Q => \out\(13)
    );
\SRL_SIG_reg[3][14]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(14),
      Q => \out\(14)
    );
\SRL_SIG_reg[3][15]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(15),
      Q => \out\(15)
    );
\SRL_SIG_reg[3][16]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(16),
      Q => \out\(16)
    );
\SRL_SIG_reg[3][17]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(17),
      Q => \out\(17)
    );
\SRL_SIG_reg[3][18]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(18),
      Q => \out\(18)
    );
\SRL_SIG_reg[3][19]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(19),
      Q => \out\(19)
    );
\SRL_SIG_reg[3][1]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[3][20]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(20),
      Q => \out\(20)
    );
\SRL_SIG_reg[3][21]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(21),
      Q => \out\(21)
    );
\SRL_SIG_reg[3][22]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(22),
      Q => \out\(22)
    );
\SRL_SIG_reg[3][23]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(23),
      Q => \out\(23)
    );
\SRL_SIG_reg[3][24]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(24),
      Q => \out\(24)
    );
\SRL_SIG_reg[3][25]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(25),
      Q => \out\(25)
    );
\SRL_SIG_reg[3][26]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(26),
      Q => \out\(26)
    );
\SRL_SIG_reg[3][27]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(27),
      Q => \out\(27)
    );
\SRL_SIG_reg[3][28]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(28),
      Q => \out\(28)
    );
\SRL_SIG_reg[3][29]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(29),
      Q => \out\(29)
    );
\SRL_SIG_reg[3][2]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[3][30]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(30),
      Q => \out\(30)
    );
\SRL_SIG_reg[3][31]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(31),
      Q => \out\(31)
    );
\SRL_SIG_reg[3][3]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[3][4]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[3][5]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[3][6]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[3][7]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
\SRL_SIG_reg[3][8]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(8),
      Q => \out\(8)
    );
\SRL_SIG_reg[3][9]_srl4\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => shiftReg_addr(0),
      A1 => \^moutptr_reg[1]\(0),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(9),
      Q => \out\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \tmp_V_reg_894_reg[7]\ : in STD_LOGIC;
    \tmp_V_reg_894_reg[0]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0][7]_0\(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => \SRL_SIG_reg[0][0]_0\
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\tmp_V_reg_894[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(0)
    );
\tmp_V_reg_894[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(1)
    );
\tmp_V_reg_894[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(2)
    );
\tmp_V_reg_894[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(3)
    );
\tmp_V_reg_894[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(4)
    );
\tmp_V_reg_894[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(5)
    );
\tmp_V_reg_894[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(6)
    );
\tmp_V_reg_894[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \tmp_V_reg_894_reg[7]\,
      I3 => \tmp_V_reg_894_reg[0]\,
      O => D(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15 is
  port (
    in_mat_data_dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln886_reg_205[0]_i_6\ : in STD_LOGIC;
    \icmp_ln886_reg_205[0]_i_6_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15 : entity is "threshold_accel_fifo_w8_d2_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^srl_sig_reg[0][7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \SRL_SIG_reg[0][7]_0\(7 downto 0) <= \^srl_sig_reg[0][7]_0\(7 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^srl_sig_reg[0][7]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^srl_sig_reg[0][7]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(2),
      Q => \^srl_sig_reg[0][7]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(3),
      Q => \^srl_sig_reg[0][7]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(4),
      Q => \^srl_sig_reg[0][7]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(5),
      Q => \^srl_sig_reg[0][7]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(6),
      Q => \^srl_sig_reg[0][7]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(7),
      Q => \^srl_sig_reg[0][7]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \^srl_sig_reg[0][7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\icmp_ln886_reg_205[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][7]_0\(7),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(3)
    );
\icmp_ln886_reg_205[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][7]_0\(5),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(2)
    );
\icmp_ln886_reg_205[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][7]_0\(3),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(1)
    );
\icmp_ln886_reg_205[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCAC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][7]_0\(1),
      I2 => \icmp_ln886_reg_205[0]_i_6\,
      I3 => \icmp_ln886_reg_205[0]_i_6_0\,
      O => in_mat_data_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__4\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__4\ : label is "soft_lutpair193";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\thresh_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    mOutPtr : in STD_LOGIC_VECTOR ( 2 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13 : entity is "threshold_accel_fifo_w8_d3_S_shiftReg";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13 is
  signal \^moutptr_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][0]_srl3 ";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_1__5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_2__5\ : label is "soft_lutpair186";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\maxval_c_U/U_threshold_accel_fifo_w8_d3_S_ram/SRL_SIG_reg[2][7]_srl3 ";
begin
  \mOutPtr_reg[0]\(0) <= \^moutptr_reg[0]\(0);
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(2),
      O => \^moutptr_reg[0]\(0)
    );
\SRL_SIG_reg[2][0]_srl3_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      O => shiftReg_addr(1)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \^moutptr_reg[0]\(0),
      A1 => shiftReg_addr(1),
      A2 => '0',
      A3 => '0',
      CE => shiftReg_ce,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_array_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \dout_array_reg[0][0]_1\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1 is
  signal \din1_cast_array_reg[0]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dout_array[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \dout_array_reg[0]_1\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \lshr_ln674_reg_1118[0]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[1]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[2]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[3]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[4]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[5]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[6]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[7]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_reg_1118[7]_i_3_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_array[0][0]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout_array[0][1]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \dout_array[0][2]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dout_array[0][3]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \dout_array[0][4]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \dout_array[0][5]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[0]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[1]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[4]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[5]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[6]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \lshr_ln674_reg_1118[7]_i_1\ : label is "soft_lutpair47";
begin
\din1_cast_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array_reg[0][0]_0\(0),
      Q => \din1_cast_array_reg[0]_0\(0),
      R => \dout_array_reg[0][0]_1\
    );
\din1_cast_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array_reg[0][0]_0\(1),
      Q => \din1_cast_array_reg[0]_0\(1),
      R => \dout_array_reg[0][0]_1\
    );
\din1_cast_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array_reg[0][0]_0\(2),
      Q => \din1_cast_array_reg[0]_0\(2),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(16),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][0]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][0]_i_1_n_0\
    );
\dout_array[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(8),
      O => \dout_array[0][0]_i_2_n_0\
    );
\dout_array[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(10),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(26),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(18),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][10]_i_1_n_0\
    );
\dout_array[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(11),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(27),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(19),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][11]_i_1_n_0\
    );
\dout_array[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(12),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(28),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(20),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][12]_i_1_n_0\
    );
\dout_array[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(13),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(29),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(21),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][13]_i_1_n_0\
    );
\dout_array[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(14),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(30),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(22),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][14]_i_1_n_0\
    );
\dout_array[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(17),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][1]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][1]_i_1_n_0\
    );
\dout_array[0][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(9),
      O => \dout_array[0][1]_i_2_n_0\
    );
\dout_array[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(18),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][2]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][2]_i_1_n_0\
    );
\dout_array[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(10),
      O => \dout_array[0][2]_i_2_n_0\
    );
\dout_array[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(19),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][3]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][3]_i_1_n_0\
    );
\dout_array[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(11),
      O => \dout_array[0][3]_i_2_n_0\
    );
\dout_array[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(20),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][4]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][4]_i_1_n_0\
    );
\dout_array[0][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(12),
      O => \dout_array[0][4]_i_2_n_0\
    );
\dout_array[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(21),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][5]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][5]_i_1_n_0\
    );
\dout_array[0][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(13),
      O => \dout_array[0][5]_i_2_n_0\
    );
\dout_array[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(22),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][6]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][6]_i_1_n_0\
    );
\dout_array[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(14),
      O => \dout_array[0][6]_i_2_n_0\
    );
\dout_array[0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array[0][7]_i_2_n_0\,
      I1 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][7]_i_1_n_0\
    );
\dout_array[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(15),
      I2 => \dout_array_reg[0][0]_0\(3),
      I3 => Q(23),
      I4 => \dout_array_reg[0][0]_0\(4),
      I5 => Q(7),
      O => \dout_array[0][7]_i_2_n_0\
    );
\dout_array[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(24),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(16),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][8]_i_1_n_0\
    );
\dout_array[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(9),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(25),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(17),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][9]_i_1_n_0\
    );
\dout_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][0]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(0),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][10]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(10),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][11]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(11),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][12]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(12),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][13]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(13),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][14]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(14),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][1]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(1),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][2]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(2),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][3]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(3),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][4]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(4),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][5]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(5),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][6]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(6),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][7]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(7),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][8]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(8),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \dout_array[0][9]_i_1_n_0\,
      Q => \dout_array_reg[0]_1\(9),
      R => \dout_array_reg[0][0]_1\
    );
\lshr_ln674_reg_1118[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[1]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[0]_i_2_n_0\,
      O => D(0)
    );
\lshr_ln674_reg_1118[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(6),
      I1 => \dout_array_reg[0]_1\(2),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(4),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(0),
      O => \lshr_ln674_reg_1118[0]_i_2_n_0\
    );
\lshr_ln674_reg_1118[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[2]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[1]_i_2_n_0\,
      O => D(1)
    );
\lshr_ln674_reg_1118[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(7),
      I1 => \dout_array_reg[0]_1\(3),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(5),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(1),
      O => \lshr_ln674_reg_1118[1]_i_2_n_0\
    );
\lshr_ln674_reg_1118[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[3]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[2]_i_2_n_0\,
      O => D(2)
    );
\lshr_ln674_reg_1118[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(8),
      I1 => \dout_array_reg[0]_1\(4),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(6),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(2),
      O => \lshr_ln674_reg_1118[2]_i_2_n_0\
    );
\lshr_ln674_reg_1118[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[4]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[3]_i_2_n_0\,
      O => D(3)
    );
\lshr_ln674_reg_1118[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(9),
      I1 => \dout_array_reg[0]_1\(5),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(7),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(3),
      O => \lshr_ln674_reg_1118[3]_i_2_n_0\
    );
\lshr_ln674_reg_1118[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[5]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[4]_i_2_n_0\,
      O => D(4)
    );
\lshr_ln674_reg_1118[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(10),
      I1 => \dout_array_reg[0]_1\(6),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(8),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(4),
      O => \lshr_ln674_reg_1118[4]_i_2_n_0\
    );
\lshr_ln674_reg_1118[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[6]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[5]_i_2_n_0\,
      O => D(5)
    );
\lshr_ln674_reg_1118[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(11),
      I1 => \dout_array_reg[0]_1\(7),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(9),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(5),
      O => \lshr_ln674_reg_1118[5]_i_2_n_0\
    );
\lshr_ln674_reg_1118[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[7]_i_3_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[6]_i_2_n_0\,
      O => D(6)
    );
\lshr_ln674_reg_1118[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(12),
      I1 => \dout_array_reg[0]_1\(8),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(10),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(6),
      O => \lshr_ln674_reg_1118[6]_i_2_n_0\
    );
\lshr_ln674_reg_1118[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_reg_1118[7]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_0\(0),
      I2 => \lshr_ln674_reg_1118[7]_i_3_n_0\,
      O => D(7)
    );
\lshr_ln674_reg_1118[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(14),
      I1 => \dout_array_reg[0]_1\(10),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(12),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(8),
      O => \lshr_ln674_reg_1118[7]_i_2_n_0\
    );
\lshr_ln674_reg_1118[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_1\(13),
      I1 => \dout_array_reg[0]_1\(9),
      I2 => \din1_cast_array_reg[0]_0\(1),
      I3 => \dout_array_reg[0]_1\(11),
      I4 => \din1_cast_array_reg[0]_0\(2),
      I5 => \dout_array_reg[0]_1\(7),
      O => \lshr_ln674_reg_1118[7]_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_array_reg[0][0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \din1_cast_array_reg[0][2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_data_full_n : in STD_LOGIC;
    \din1_cast_array_reg[0][2]_1\ : in STD_LOGIC;
    icmp_ln251_reg_922_pp0_iter6_reg : in STD_LOGIC;
    p_25_in : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    strm_empty_n : in STD_LOGIC;
    \dout_array_reg[0][0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21 : entity is "threshold_accel_lshr_32ns_6ns_32_2_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \din1_cast_array_reg[0]_2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \dout_array[0][0]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][10]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][11]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][12]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][13]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][14]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \dout_array[0][8]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array[0][9]_i_1__0_n_0\ : STD_LOGIC;
  signal \dout_array_reg[0]_3\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \lshr_ln674_4_reg_1128[0]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[1]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[2]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[3]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[4]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[5]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[6]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[7]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_4_reg_1128[7]_i_4_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \dout_array[0][0]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_array[0][1]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \dout_array[0][2]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_array[0][3]_i_2\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \dout_array[0][4]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \dout_array[0][5]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[0]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[2]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[3]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[4]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[5]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[6]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \lshr_ln674_4_reg_1128[7]_i_2\ : label is "soft_lutpair54";
begin
  E(0) <= \^e\(0);
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
\din1_cast_array[0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \din1_cast_array_reg[0][2]_0\(0),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      O => \^e\(0)
    );
\din1_cast_array[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40404040FF404040"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => \din1_cast_array_reg[0][2]_1\,
      I2 => icmp_ln251_reg_922_pp0_iter6_reg,
      I3 => p_25_in,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => strm_empty_n,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\din1_cast_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array_reg[0][0]_0\(0),
      Q => \din1_cast_array_reg[0]_2\(0),
      R => \dout_array_reg[0][0]_1\
    );
\din1_cast_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array_reg[0][0]_0\(1),
      Q => \din1_cast_array_reg[0]_2\(1),
      R => \dout_array_reg[0][0]_1\
    );
\din1_cast_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array_reg[0][0]_0\(2),
      Q => \din1_cast_array_reg[0]_2\(2),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array[0][0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(16),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][0]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][0]_i_1__0_n_0\
    );
\dout_array[0][0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(24),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(8),
      O => \dout_array[0][0]_i_2_n_0\
    );
\dout_array[0][10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(10),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(26),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(18),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][10]_i_1__0_n_0\
    );
\dout_array[0][11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(11),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(27),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(19),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][11]_i_1__0_n_0\
    );
\dout_array[0][12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(12),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(28),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(20),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][12]_i_1__0_n_0\
    );
\dout_array[0][13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(13),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(29),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(21),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][13]_i_1__0_n_0\
    );
\dout_array[0][14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(14),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(30),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(22),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][14]_i_1__0_n_0\
    );
\dout_array[0][1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(17),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][1]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][1]_i_1__0_n_0\
    );
\dout_array[0][1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(25),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(9),
      O => \dout_array[0][1]_i_2_n_0\
    );
\dout_array[0][2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(18),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][2]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][2]_i_1__0_n_0\
    );
\dout_array[0][2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(26),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(10),
      O => \dout_array[0][2]_i_2_n_0\
    );
\dout_array[0][3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(19),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][3]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][3]_i_1__0_n_0\
    );
\dout_array[0][3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(27),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(11),
      O => \dout_array[0][3]_i_2_n_0\
    );
\dout_array[0][4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(4),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(20),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][4]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][4]_i_1__0_n_0\
    );
\dout_array[0][4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(28),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(12),
      O => \dout_array[0][4]_i_2_n_0\
    );
\dout_array[0][5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(5),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(21),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][5]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][5]_i_1__0_n_0\
    );
\dout_array[0][5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(29),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(13),
      O => \dout_array[0][5]_i_2_n_0\
    );
\dout_array[0][6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => Q(6),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(22),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => \dout_array[0][6]_i_2_n_0\,
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][6]_i_1__0_n_0\
    );
\dout_array[0][6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(30),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(14),
      O => \dout_array[0][6]_i_2_n_0\
    );
\dout_array[0][7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \dout_array[0][7]_i_2_n_0\,
      I1 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][7]_i_1__0_n_0\
    );
\dout_array[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => Q(31),
      I1 => Q(15),
      I2 => \dout_array_reg[0][0]_0\(3),
      I3 => Q(23),
      I4 => \dout_array_reg[0][0]_0\(4),
      I5 => Q(7),
      O => \dout_array[0][7]_i_2_n_0\
    );
\dout_array[0][8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(8),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(24),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(16),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][8]_i_1__0_n_0\
    );
\dout_array[0][9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => Q(9),
      I1 => \dout_array_reg[0][0]_0\(4),
      I2 => Q(25),
      I3 => \dout_array_reg[0][0]_0\(3),
      I4 => Q(17),
      I5 => \dout_array_reg[0][0]_0\(5),
      O => \dout_array[0][9]_i_1__0_n_0\
    );
\dout_array_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][0]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(0),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][10]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(10),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][11]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(11),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][12]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(12),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][13]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(13),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][14]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(14),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][1]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(1),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][2]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(2),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][3]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(3),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][4]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(4),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][5]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(5),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][6]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(6),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][7]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(7),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][8]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(8),
      R => \dout_array_reg[0][0]_1\
    );
\dout_array_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \dout_array[0][9]_i_1__0_n_0\,
      Q => \dout_array_reg[0]_3\(9),
      R => \dout_array_reg[0][0]_1\
    );
\lshr_ln674_4_reg_1128[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[1]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[0]_i_2_n_0\,
      O => D(0)
    );
\lshr_ln674_4_reg_1128[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(6),
      I1 => \dout_array_reg[0]_3\(2),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(4),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(0),
      O => \lshr_ln674_4_reg_1128[0]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[2]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[1]_i_2_n_0\,
      O => D(1)
    );
\lshr_ln674_4_reg_1128[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(7),
      I1 => \dout_array_reg[0]_3\(3),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(5),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(1),
      O => \lshr_ln674_4_reg_1128[1]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[3]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[2]_i_2_n_0\,
      O => D(2)
    );
\lshr_ln674_4_reg_1128[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(8),
      I1 => \dout_array_reg[0]_3\(4),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(6),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(2),
      O => \lshr_ln674_4_reg_1128[2]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[4]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[3]_i_2_n_0\,
      O => D(3)
    );
\lshr_ln674_4_reg_1128[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(9),
      I1 => \dout_array_reg[0]_3\(5),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(7),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(3),
      O => \lshr_ln674_4_reg_1128[3]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[5]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[4]_i_2_n_0\,
      O => D(4)
    );
\lshr_ln674_4_reg_1128[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(10),
      I1 => \dout_array_reg[0]_3\(6),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(8),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(4),
      O => \lshr_ln674_4_reg_1128[4]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[6]_i_2_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[5]_i_2_n_0\,
      O => D(5)
    );
\lshr_ln674_4_reg_1128[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(11),
      I1 => \dout_array_reg[0]_3\(7),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(9),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(5),
      O => \lshr_ln674_4_reg_1128[5]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[7]_i_4_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[6]_i_2_n_0\,
      O => D(6)
    );
\lshr_ln674_4_reg_1128[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(12),
      I1 => \dout_array_reg[0]_3\(8),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(10),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(6),
      O => \lshr_ln674_4_reg_1128[6]_i_2_n_0\
    );
\lshr_ln674_4_reg_1128[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \lshr_ln674_4_reg_1128[7]_i_3_n_0\,
      I1 => \din1_cast_array_reg[0]_2\(0),
      I2 => \lshr_ln674_4_reg_1128[7]_i_4_n_0\,
      O => D(7)
    );
\lshr_ln674_4_reg_1128[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(14),
      I1 => \dout_array_reg[0]_3\(10),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(12),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(8),
      O => \lshr_ln674_4_reg_1128[7]_i_3_n_0\
    );
\lshr_ln674_4_reg_1128[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \dout_array_reg[0]_3\(13),
      I1 => \dout_array_reg[0]_3\(9),
      I2 => \din1_cast_array_reg[0]_2\(1),
      I3 => \dout_array_reg[0]_3\(11),
      I4 => \din1_cast_array_reg[0]_2\(2),
      I5 => \dout_array_reg[0]_3\(7),
      O => \lshr_ln674_4_reg_1128[7]_i_4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    buff1_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff2_reg_0 : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \a_reg0_reg[28]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 28 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_28 : STD_LOGIC;
  signal buff1_reg_n_29 : STD_LOGIC;
  signal buff1_reg_n_30 : STD_LOGIC;
  signal buff1_reg_n_31 : STD_LOGIC;
  signal buff1_reg_n_32 : STD_LOGIC;
  signal buff1_reg_n_33 : STD_LOGIC;
  signal buff1_reg_n_34 : STD_LOGIC;
  signal buff1_reg_n_35 : STD_LOGIC;
  signal buff1_reg_n_36 : STD_LOGIC;
  signal buff1_reg_n_37 : STD_LOGIC;
  signal buff1_reg_n_38 : STD_LOGIC;
  signal buff1_reg_n_39 : STD_LOGIC;
  signal buff1_reg_n_40 : STD_LOGIC;
  signal buff1_reg_n_41 : STD_LOGIC;
  signal buff1_reg_n_42 : STD_LOGIC;
  signal buff1_reg_n_43 : STD_LOGIC;
  signal buff1_reg_n_44 : STD_LOGIC;
  signal buff1_reg_n_45 : STD_LOGIC;
  signal buff1_reg_n_46 : STD_LOGIC;
  signal buff1_reg_n_47 : STD_LOGIC;
  signal buff1_reg_n_48 : STD_LOGIC;
  signal buff1_reg_n_49 : STD_LOGIC;
  signal buff1_reg_n_50 : STD_LOGIC;
  signal buff1_reg_n_51 : STD_LOGIC;
  signal buff1_reg_n_52 : STD_LOGIC;
  signal buff1_reg_n_53 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_buff3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/hlsStrm2axiStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U80/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(0),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(1),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(2),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(3),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(4),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(5),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(6),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(7),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(8),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(9),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(10),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[28]_0\(11),
      Q => a_reg0(28),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff2_reg_0(9),
      Q => b_reg0(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => \out\(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff1_reg_n_24,
      ACOUT(28) => buff1_reg_n_25,
      ACOUT(27) => buff1_reg_n_26,
      ACOUT(26) => buff1_reg_n_27,
      ACOUT(25) => buff1_reg_n_28,
      ACOUT(24) => buff1_reg_n_29,
      ACOUT(23) => buff1_reg_n_30,
      ACOUT(22) => buff1_reg_n_31,
      ACOUT(21) => buff1_reg_n_32,
      ACOUT(20) => buff1_reg_n_33,
      ACOUT(19) => buff1_reg_n_34,
      ACOUT(18) => buff1_reg_n_35,
      ACOUT(17) => buff1_reg_n_36,
      ACOUT(16) => buff1_reg_n_37,
      ACOUT(15) => buff1_reg_n_38,
      ACOUT(14) => buff1_reg_n_39,
      ACOUT(13) => buff1_reg_n_40,
      ACOUT(12) => buff1_reg_n_41,
      ACOUT(11) => buff1_reg_n_42,
      ACOUT(10) => buff1_reg_n_43,
      ACOUT(9) => buff1_reg_n_44,
      ACOUT(8) => buff1_reg_n_45,
      ACOUT(7) => buff1_reg_n_46,
      ACOUT(6) => buff1_reg_n_47,
      ACOUT(5) => buff1_reg_n_48,
      ACOUT(4) => buff1_reg_n_49,
      ACOUT(3) => buff1_reg_n_50,
      ACOUT(2) => buff1_reg_n_51,
      ACOUT(1) => buff1_reg_n_52,
      ACOUT(0) => buff1_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => buff1_reg_0(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff1_reg_n_24,
      ACIN(28) => buff1_reg_n_25,
      ACIN(27) => buff1_reg_n_26,
      ACIN(26) => buff1_reg_n_27,
      ACIN(25) => buff1_reg_n_28,
      ACIN(24) => buff1_reg_n_29,
      ACIN(23) => buff1_reg_n_30,
      ACIN(22) => buff1_reg_n_31,
      ACIN(21) => buff1_reg_n_32,
      ACIN(20) => buff1_reg_n_33,
      ACIN(19) => buff1_reg_n_34,
      ACIN(18) => buff1_reg_n_35,
      ACIN(17) => buff1_reg_n_36,
      ACIN(16) => buff1_reg_n_37,
      ACIN(15) => buff1_reg_n_38,
      ACIN(14) => buff1_reg_n_39,
      ACIN(13) => buff1_reg_n_40,
      ACIN(12) => buff1_reg_n_41,
      ACIN(11) => buff1_reg_n_42,
      ACIN(10) => buff1_reg_n_43,
      ACIN(9) => buff1_reg_n_44,
      ACIN(8) => buff1_reg_n_45,
      ACIN(7) => buff1_reg_n_46,
      ACIN(6) => buff1_reg_n_47,
      ACIN(5) => buff1_reg_n_48,
      ACIN(4) => buff1_reg_n_49,
      ACIN(3) => buff1_reg_n_50,
      ACIN(2) => buff1_reg_n_51,
      ACIN(1) => buff1_reg_n_52,
      ACIN(0) => buff1_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => buff2_reg_0(28),
      B(16) => buff2_reg_0(28),
      B(15) => buff2_reg_0(28),
      B(14) => buff2_reg_0(28),
      B(13) => buff2_reg_0(28),
      B(12) => buff2_reg_0(28),
      B(11 downto 0) => buff2_reg_0(28 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(28),
      B(16) => a_reg0(28),
      B(15) => a_reg0(28),
      B(14) => a_reg0(28),
      B(13) => a_reg0(28),
      B(12) => a_reg0(28),
      B(11 downto 0) => a_reg0(28 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_buff3_reg_P_UNCONNECTED(47 downto 12),
      P(11) => buff3_reg_n_94,
      P(10) => buff3_reg_n_95,
      P(9) => buff3_reg_n_96,
      P(8) => buff3_reg_n_97,
      P(7) => buff3_reg_n_98,
      P(6) => buff3_reg_n_99,
      P(5) => buff3_reg_n_100,
      P(4) => buff3_reg_n_101,
      P(3) => buff3_reg_n_102,
      P(2) => buff3_reg_n_103,
      P(1) => buff3_reg_n_104,
      P(0) => buff3_reg_n_105,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_105,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_95,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_94,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_104,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_103,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_102,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_101,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_100,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_99,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_98,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_97,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_96,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \b_reg0_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rows_cast_loc_channel_empty_n : in STD_LOGIC;
    cols_cast_loc_channel_empty_n : in STD_LOGIC;
    \a_reg0_reg[28]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27 : entity is "threshold_accel_mul_29s_29s_29_7_1_Multiplier_0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 28 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal buff1_reg_i_1_n_0 : STD_LOGIC;
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal \^internal_empty_n_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff3_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 12 );
  signal NLW_buff3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/axiStrm2hlsStrm_32_32_32_1_1_8_256_U0/mul_29s_29s_29_7_1_U16/threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U/buff4_reg[9]_srl3 ";
begin
  internal_empty_n_reg(0) <= \^internal_empty_n_reg\(0);
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(0),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(1),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(2),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(3),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(4),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(5),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(6),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(7),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(8),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(9),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(10),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \a_reg0_reg[28]_0\(11),
      Q => a_reg0(28),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => rows_cast_loc_channel_empty_n,
      I1 => cols_cast_loc_channel_empty_n,
      I2 => Q(0),
      I3 => Q(4),
      O => \^internal_empty_n_reg\(0)
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => \b_reg0_reg[16]_0\(9),
      Q => b_reg0(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff1_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \b_reg0_reg[16]_0\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => buff1_reg_i_1_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => buff1_reg_i_1_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff1_reg_i_1_n_0,
      CEP => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \^internal_empty_n_reg\(0),
      O => buff1_reg_i_1_n_0
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => A(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff1_reg_i_1_n_0,
      CEA2 => buff1_reg_i_1_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff1_reg_i_1_n_0,
      CEB2 => buff1_reg_i_1_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff1_reg_i_1_n_0,
      CEP => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(28),
      B(16) => a_reg0(28),
      B(15) => a_reg0(28),
      B(14) => a_reg0(28),
      B(13) => a_reg0(28),
      B(12) => a_reg0(28),
      B(11 downto 0) => a_reg0(28 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => buff1_reg_i_1_n_0,
      CEA2 => buff1_reg_i_1_n_0,
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => buff1_reg_i_1_n_0,
      CEB2 => buff1_reg_i_1_n_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => buff1_reg_i_1_n_0,
      CEP => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 12) => NLW_buff3_reg_P_UNCONNECTED(47 downto 12),
      P(11) => buff3_reg_n_94,
      P(10) => buff3_reg_n_95,
      P(9) => buff3_reg_n_96,
      P(8) => buff3_reg_n_97,
      P(7) => buff3_reg_n_98,
      P(6) => buff3_reg_n_99,
      P(5) => buff3_reg_n_100,
      P(4) => buff3_reg_n_101,
      P(3) => buff3_reg_n_102,
      P(2) => buff3_reg_n_103,
      P(1) => buff3_reg_n_104,
      P(0) => buff3_reg_n_105,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_105,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_95,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_94,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_104,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_103,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_102,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_101,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_100,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_99,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_98,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_97,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => buff1_reg_i_1_n_0,
      D => buff3_reg_n_96,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => buff1_reg_i_1_n_0,
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cols_loc_channel_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    srcMat_1_c_dout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \a_reg0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_28 : STD_LOGIC;
  signal buff1_reg_n_29 : STD_LOGIC;
  signal buff1_reg_n_30 : STD_LOGIC;
  signal buff1_reg_n_31 : STD_LOGIC;
  signal buff1_reg_n_32 : STD_LOGIC;
  signal buff1_reg_n_33 : STD_LOGIC;
  signal buff1_reg_n_34 : STD_LOGIC;
  signal buff1_reg_n_35 : STD_LOGIC;
  signal buff1_reg_n_36 : STD_LOGIC;
  signal buff1_reg_n_37 : STD_LOGIC;
  signal buff1_reg_n_38 : STD_LOGIC;
  signal buff1_reg_n_39 : STD_LOGIC;
  signal buff1_reg_n_40 : STD_LOGIC;
  signal buff1_reg_n_41 : STD_LOGIC;
  signal buff1_reg_n_42 : STD_LOGIC;
  signal buff1_reg_n_43 : STD_LOGIC;
  signal buff1_reg_n_44 : STD_LOGIC;
  signal buff1_reg_n_45 : STD_LOGIC;
  signal buff1_reg_n_46 : STD_LOGIC;
  signal buff1_reg_n_47 : STD_LOGIC;
  signal buff1_reg_n_48 : STD_LOGIC;
  signal buff1_reg_n_49 : STD_LOGIC;
  signal buff1_reg_n_50 : STD_LOGIC;
  signal buff1_reg_n_51 : STD_LOGIC;
  signal buff1_reg_n_52 : STD_LOGIC;
  signal buff1_reg_n_53 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_58 : STD_LOGIC;
  signal buff3_reg_n_59 : STD_LOGIC;
  signal buff3_reg_n_60 : STD_LOGIC;
  signal buff3_reg_n_61 : STD_LOGIC;
  signal buff3_reg_n_62 : STD_LOGIC;
  signal buff3_reg_n_63 : STD_LOGIC;
  signal buff3_reg_n_64 : STD_LOGIC;
  signal buff3_reg_n_65 : STD_LOGIC;
  signal buff3_reg_n_66 : STD_LOGIC;
  signal buff3_reg_n_67 : STD_LOGIC;
  signal buff3_reg_n_68 : STD_LOGIC;
  signal buff3_reg_n_69 : STD_LOGIC;
  signal buff3_reg_n_70 : STD_LOGIC;
  signal buff3_reg_n_71 : STD_LOGIC;
  signal buff3_reg_n_72 : STD_LOGIC;
  signal buff3_reg_n_73 : STD_LOGIC;
  signal buff3_reg_n_74 : STD_LOGIC;
  signal buff3_reg_n_75 : STD_LOGIC;
  signal buff3_reg_n_76 : STD_LOGIC;
  signal buff3_reg_n_77 : STD_LOGIC;
  signal buff3_reg_n_78 : STD_LOGIC;
  signal buff3_reg_n_79 : STD_LOGIC;
  signal buff3_reg_n_80 : STD_LOGIC;
  signal buff3_reg_n_81 : STD_LOGIC;
  signal buff3_reg_n_82 : STD_LOGIC;
  signal buff3_reg_n_83 : STD_LOGIC;
  signal buff3_reg_n_84 : STD_LOGIC;
  signal buff3_reg_n_85 : STD_LOGIC;
  signal buff3_reg_n_86 : STD_LOGIC;
  signal buff3_reg_n_87 : STD_LOGIC;
  signal buff3_reg_n_88 : STD_LOGIC;
  signal buff3_reg_n_89 : STD_LOGIC;
  signal buff3_reg_n_90 : STD_LOGIC;
  signal buff3_reg_n_91 : STD_LOGIC;
  signal buff3_reg_n_92 : STD_LOGIC;
  signal buff3_reg_n_93 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\xfMat2axiStrm_32_0_32_32_1_U0/grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54/xfMat2hlsStrm_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U74/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(0),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(1),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(2),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(3),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(4),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(5),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(6),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(7),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(8),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(9),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(10),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(11),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(12),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(13),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(14),
      Q => a_reg0(31),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_channel_dout(9),
      Q => b_reg0(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => srcMat_1_c_dout(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff1_reg_n_24,
      ACOUT(28) => buff1_reg_n_25,
      ACOUT(27) => buff1_reg_n_26,
      ACOUT(26) => buff1_reg_n_27,
      ACOUT(25) => buff1_reg_n_28,
      ACOUT(24) => buff1_reg_n_29,
      ACOUT(23) => buff1_reg_n_30,
      ACOUT(22) => buff1_reg_n_31,
      ACOUT(21) => buff1_reg_n_32,
      ACOUT(20) => buff1_reg_n_33,
      ACOUT(19) => buff1_reg_n_34,
      ACOUT(18) => buff1_reg_n_35,
      ACOUT(17) => buff1_reg_n_36,
      ACOUT(16) => buff1_reg_n_37,
      ACOUT(15) => buff1_reg_n_38,
      ACOUT(14) => buff1_reg_n_39,
      ACOUT(13) => buff1_reg_n_40,
      ACOUT(12) => buff1_reg_n_41,
      ACOUT(11) => buff1_reg_n_42,
      ACOUT(10) => buff1_reg_n_43,
      ACOUT(9) => buff1_reg_n_44,
      ACOUT(8) => buff1_reg_n_45,
      ACOUT(7) => buff1_reg_n_46,
      ACOUT(6) => buff1_reg_n_47,
      ACOUT(5) => buff1_reg_n_48,
      ACOUT(4) => buff1_reg_n_49,
      ACOUT(3) => buff1_reg_n_50,
      ACOUT(2) => buff1_reg_n_51,
      ACOUT(1) => buff1_reg_n_52,
      ACOUT(0) => buff1_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => cols_loc_channel_dout(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff1_reg_n_24,
      ACIN(28) => buff1_reg_n_25,
      ACIN(27) => buff1_reg_n_26,
      ACIN(26) => buff1_reg_n_27,
      ACIN(25) => buff1_reg_n_28,
      ACIN(24) => buff1_reg_n_29,
      ACIN(23) => buff1_reg_n_30,
      ACIN(22) => buff1_reg_n_31,
      ACIN(21) => buff1_reg_n_32,
      ACIN(20) => buff1_reg_n_33,
      ACIN(19) => buff1_reg_n_34,
      ACIN(18) => buff1_reg_n_35,
      ACIN(17) => buff1_reg_n_36,
      ACIN(16) => buff1_reg_n_37,
      ACIN(15) => buff1_reg_n_38,
      ACIN(14) => buff1_reg_n_39,
      ACIN(13) => buff1_reg_n_40,
      ACIN(12) => buff1_reg_n_41,
      ACIN(11) => buff1_reg_n_42,
      ACIN(10) => buff1_reg_n_43,
      ACIN(9) => buff1_reg_n_44,
      ACIN(8) => buff1_reg_n_45,
      ACIN(7) => buff1_reg_n_46,
      ACIN(6) => buff1_reg_n_47,
      ACIN(5) => buff1_reg_n_48,
      ACIN(4) => buff1_reg_n_49,
      ACIN(3) => buff1_reg_n_50,
      ACIN(2) => buff1_reg_n_51,
      ACIN(1) => buff1_reg_n_52,
      ACIN(0) => buff1_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => cols_loc_channel_dout(31),
      B(16) => cols_loc_channel_dout(31),
      B(15) => cols_loc_channel_dout(31),
      B(14 downto 0) => cols_loc_channel_dout(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff3_reg_n_58,
      P(46) => buff3_reg_n_59,
      P(45) => buff3_reg_n_60,
      P(44) => buff3_reg_n_61,
      P(43) => buff3_reg_n_62,
      P(42) => buff3_reg_n_63,
      P(41) => buff3_reg_n_64,
      P(40) => buff3_reg_n_65,
      P(39) => buff3_reg_n_66,
      P(38) => buff3_reg_n_67,
      P(37) => buff3_reg_n_68,
      P(36) => buff3_reg_n_69,
      P(35) => buff3_reg_n_70,
      P(34) => buff3_reg_n_71,
      P(33) => buff3_reg_n_72,
      P(32) => buff3_reg_n_73,
      P(31) => buff3_reg_n_74,
      P(30) => buff3_reg_n_75,
      P(29) => buff3_reg_n_76,
      P(28) => buff3_reg_n_77,
      P(27) => buff3_reg_n_78,
      P(26) => buff3_reg_n_79,
      P(25) => buff3_reg_n_80,
      P(24) => buff3_reg_n_81,
      P(23) => buff3_reg_n_82,
      P(22) => buff3_reg_n_83,
      P(21) => buff3_reg_n_84,
      P(20) => buff3_reg_n_85,
      P(19) => buff3_reg_n_86,
      P(18) => buff3_reg_n_87,
      P(17) => buff3_reg_n_88,
      P(16) => buff3_reg_n_89,
      P(15) => buff3_reg_n_90,
      P(14) => buff3_reg_n_91,
      P(13) => buff3_reg_n_92,
      P(12) => buff3_reg_n_93,
      P(11) => buff3_reg_n_94,
      P(10) => buff3_reg_n_95,
      P(9) => buff3_reg_n_96,
      P(8) => buff3_reg_n_97,
      P(7) => buff3_reg_n_98,
      P(6) => buff3_reg_n_99,
      P(5) => buff3_reg_n_100,
      P(4) => buff3_reg_n_101,
      P(3) => buff3_reg_n_102,
      P(2) => buff3_reg_n_103,
      P(1) => buff3_reg_n_104,
      P(0) => buff3_reg_n_105,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_105,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_95,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_94,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_93,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_92,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_91,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_104,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_103,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_102,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_101,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_100,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_99,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_98,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_97,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_96,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff1_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    cols_loc_read_reg_845 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \a_reg0_reg[31]_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23 : entity is "threshold_accel_mul_32s_32s_32_7_1_Multiplier_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23 is
  signal a_reg0 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal b_reg0 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal buff1_reg_n_100 : STD_LOGIC;
  signal buff1_reg_n_101 : STD_LOGIC;
  signal buff1_reg_n_102 : STD_LOGIC;
  signal buff1_reg_n_103 : STD_LOGIC;
  signal buff1_reg_n_104 : STD_LOGIC;
  signal buff1_reg_n_105 : STD_LOGIC;
  signal buff1_reg_n_106 : STD_LOGIC;
  signal buff1_reg_n_107 : STD_LOGIC;
  signal buff1_reg_n_108 : STD_LOGIC;
  signal buff1_reg_n_109 : STD_LOGIC;
  signal buff1_reg_n_110 : STD_LOGIC;
  signal buff1_reg_n_111 : STD_LOGIC;
  signal buff1_reg_n_112 : STD_LOGIC;
  signal buff1_reg_n_113 : STD_LOGIC;
  signal buff1_reg_n_114 : STD_LOGIC;
  signal buff1_reg_n_115 : STD_LOGIC;
  signal buff1_reg_n_116 : STD_LOGIC;
  signal buff1_reg_n_117 : STD_LOGIC;
  signal buff1_reg_n_118 : STD_LOGIC;
  signal buff1_reg_n_119 : STD_LOGIC;
  signal buff1_reg_n_120 : STD_LOGIC;
  signal buff1_reg_n_121 : STD_LOGIC;
  signal buff1_reg_n_122 : STD_LOGIC;
  signal buff1_reg_n_123 : STD_LOGIC;
  signal buff1_reg_n_124 : STD_LOGIC;
  signal buff1_reg_n_125 : STD_LOGIC;
  signal buff1_reg_n_126 : STD_LOGIC;
  signal buff1_reg_n_127 : STD_LOGIC;
  signal buff1_reg_n_128 : STD_LOGIC;
  signal buff1_reg_n_129 : STD_LOGIC;
  signal buff1_reg_n_130 : STD_LOGIC;
  signal buff1_reg_n_131 : STD_LOGIC;
  signal buff1_reg_n_132 : STD_LOGIC;
  signal buff1_reg_n_133 : STD_LOGIC;
  signal buff1_reg_n_134 : STD_LOGIC;
  signal buff1_reg_n_135 : STD_LOGIC;
  signal buff1_reg_n_136 : STD_LOGIC;
  signal buff1_reg_n_137 : STD_LOGIC;
  signal buff1_reg_n_138 : STD_LOGIC;
  signal buff1_reg_n_139 : STD_LOGIC;
  signal buff1_reg_n_140 : STD_LOGIC;
  signal buff1_reg_n_141 : STD_LOGIC;
  signal buff1_reg_n_142 : STD_LOGIC;
  signal buff1_reg_n_143 : STD_LOGIC;
  signal buff1_reg_n_144 : STD_LOGIC;
  signal buff1_reg_n_145 : STD_LOGIC;
  signal buff1_reg_n_146 : STD_LOGIC;
  signal buff1_reg_n_147 : STD_LOGIC;
  signal buff1_reg_n_148 : STD_LOGIC;
  signal buff1_reg_n_149 : STD_LOGIC;
  signal buff1_reg_n_150 : STD_LOGIC;
  signal buff1_reg_n_151 : STD_LOGIC;
  signal buff1_reg_n_152 : STD_LOGIC;
  signal buff1_reg_n_153 : STD_LOGIC;
  signal buff1_reg_n_24 : STD_LOGIC;
  signal buff1_reg_n_25 : STD_LOGIC;
  signal buff1_reg_n_26 : STD_LOGIC;
  signal buff1_reg_n_27 : STD_LOGIC;
  signal buff1_reg_n_28 : STD_LOGIC;
  signal buff1_reg_n_29 : STD_LOGIC;
  signal buff1_reg_n_30 : STD_LOGIC;
  signal buff1_reg_n_31 : STD_LOGIC;
  signal buff1_reg_n_32 : STD_LOGIC;
  signal buff1_reg_n_33 : STD_LOGIC;
  signal buff1_reg_n_34 : STD_LOGIC;
  signal buff1_reg_n_35 : STD_LOGIC;
  signal buff1_reg_n_36 : STD_LOGIC;
  signal buff1_reg_n_37 : STD_LOGIC;
  signal buff1_reg_n_38 : STD_LOGIC;
  signal buff1_reg_n_39 : STD_LOGIC;
  signal buff1_reg_n_40 : STD_LOGIC;
  signal buff1_reg_n_41 : STD_LOGIC;
  signal buff1_reg_n_42 : STD_LOGIC;
  signal buff1_reg_n_43 : STD_LOGIC;
  signal buff1_reg_n_44 : STD_LOGIC;
  signal buff1_reg_n_45 : STD_LOGIC;
  signal buff1_reg_n_46 : STD_LOGIC;
  signal buff1_reg_n_47 : STD_LOGIC;
  signal buff1_reg_n_48 : STD_LOGIC;
  signal buff1_reg_n_49 : STD_LOGIC;
  signal buff1_reg_n_50 : STD_LOGIC;
  signal buff1_reg_n_51 : STD_LOGIC;
  signal buff1_reg_n_52 : STD_LOGIC;
  signal buff1_reg_n_53 : STD_LOGIC;
  signal buff1_reg_n_58 : STD_LOGIC;
  signal buff1_reg_n_59 : STD_LOGIC;
  signal buff1_reg_n_60 : STD_LOGIC;
  signal buff1_reg_n_61 : STD_LOGIC;
  signal buff1_reg_n_62 : STD_LOGIC;
  signal buff1_reg_n_63 : STD_LOGIC;
  signal buff1_reg_n_64 : STD_LOGIC;
  signal buff1_reg_n_65 : STD_LOGIC;
  signal buff1_reg_n_66 : STD_LOGIC;
  signal buff1_reg_n_67 : STD_LOGIC;
  signal buff1_reg_n_68 : STD_LOGIC;
  signal buff1_reg_n_69 : STD_LOGIC;
  signal buff1_reg_n_70 : STD_LOGIC;
  signal buff1_reg_n_71 : STD_LOGIC;
  signal buff1_reg_n_72 : STD_LOGIC;
  signal buff1_reg_n_73 : STD_LOGIC;
  signal buff1_reg_n_74 : STD_LOGIC;
  signal buff1_reg_n_75 : STD_LOGIC;
  signal buff1_reg_n_76 : STD_LOGIC;
  signal buff1_reg_n_77 : STD_LOGIC;
  signal buff1_reg_n_78 : STD_LOGIC;
  signal buff1_reg_n_79 : STD_LOGIC;
  signal buff1_reg_n_80 : STD_LOGIC;
  signal buff1_reg_n_81 : STD_LOGIC;
  signal buff1_reg_n_82 : STD_LOGIC;
  signal buff1_reg_n_83 : STD_LOGIC;
  signal buff1_reg_n_84 : STD_LOGIC;
  signal buff1_reg_n_85 : STD_LOGIC;
  signal buff1_reg_n_86 : STD_LOGIC;
  signal buff1_reg_n_87 : STD_LOGIC;
  signal buff1_reg_n_88 : STD_LOGIC;
  signal buff1_reg_n_89 : STD_LOGIC;
  signal buff1_reg_n_90 : STD_LOGIC;
  signal buff1_reg_n_91 : STD_LOGIC;
  signal buff1_reg_n_92 : STD_LOGIC;
  signal buff1_reg_n_93 : STD_LOGIC;
  signal buff1_reg_n_94 : STD_LOGIC;
  signal buff1_reg_n_95 : STD_LOGIC;
  signal buff1_reg_n_96 : STD_LOGIC;
  signal buff1_reg_n_97 : STD_LOGIC;
  signal buff1_reg_n_98 : STD_LOGIC;
  signal buff1_reg_n_99 : STD_LOGIC;
  signal buff2_reg_n_106 : STD_LOGIC;
  signal buff2_reg_n_107 : STD_LOGIC;
  signal buff2_reg_n_108 : STD_LOGIC;
  signal buff2_reg_n_109 : STD_LOGIC;
  signal buff2_reg_n_110 : STD_LOGIC;
  signal buff2_reg_n_111 : STD_LOGIC;
  signal buff2_reg_n_112 : STD_LOGIC;
  signal buff2_reg_n_113 : STD_LOGIC;
  signal buff2_reg_n_114 : STD_LOGIC;
  signal buff2_reg_n_115 : STD_LOGIC;
  signal buff2_reg_n_116 : STD_LOGIC;
  signal buff2_reg_n_117 : STD_LOGIC;
  signal buff2_reg_n_118 : STD_LOGIC;
  signal buff2_reg_n_119 : STD_LOGIC;
  signal buff2_reg_n_120 : STD_LOGIC;
  signal buff2_reg_n_121 : STD_LOGIC;
  signal buff2_reg_n_122 : STD_LOGIC;
  signal buff2_reg_n_123 : STD_LOGIC;
  signal buff2_reg_n_124 : STD_LOGIC;
  signal buff2_reg_n_125 : STD_LOGIC;
  signal buff2_reg_n_126 : STD_LOGIC;
  signal buff2_reg_n_127 : STD_LOGIC;
  signal buff2_reg_n_128 : STD_LOGIC;
  signal buff2_reg_n_129 : STD_LOGIC;
  signal buff2_reg_n_130 : STD_LOGIC;
  signal buff2_reg_n_131 : STD_LOGIC;
  signal buff2_reg_n_132 : STD_LOGIC;
  signal buff2_reg_n_133 : STD_LOGIC;
  signal buff2_reg_n_134 : STD_LOGIC;
  signal buff2_reg_n_135 : STD_LOGIC;
  signal buff2_reg_n_136 : STD_LOGIC;
  signal buff2_reg_n_137 : STD_LOGIC;
  signal buff2_reg_n_138 : STD_LOGIC;
  signal buff2_reg_n_139 : STD_LOGIC;
  signal buff2_reg_n_140 : STD_LOGIC;
  signal buff2_reg_n_141 : STD_LOGIC;
  signal buff2_reg_n_142 : STD_LOGIC;
  signal buff2_reg_n_143 : STD_LOGIC;
  signal buff2_reg_n_144 : STD_LOGIC;
  signal buff2_reg_n_145 : STD_LOGIC;
  signal buff2_reg_n_146 : STD_LOGIC;
  signal buff2_reg_n_147 : STD_LOGIC;
  signal buff2_reg_n_148 : STD_LOGIC;
  signal buff2_reg_n_149 : STD_LOGIC;
  signal buff2_reg_n_150 : STD_LOGIC;
  signal buff2_reg_n_151 : STD_LOGIC;
  signal buff2_reg_n_152 : STD_LOGIC;
  signal buff2_reg_n_153 : STD_LOGIC;
  signal buff3_reg_n_100 : STD_LOGIC;
  signal buff3_reg_n_101 : STD_LOGIC;
  signal buff3_reg_n_102 : STD_LOGIC;
  signal buff3_reg_n_103 : STD_LOGIC;
  signal buff3_reg_n_104 : STD_LOGIC;
  signal buff3_reg_n_105 : STD_LOGIC;
  signal buff3_reg_n_58 : STD_LOGIC;
  signal buff3_reg_n_59 : STD_LOGIC;
  signal buff3_reg_n_60 : STD_LOGIC;
  signal buff3_reg_n_61 : STD_LOGIC;
  signal buff3_reg_n_62 : STD_LOGIC;
  signal buff3_reg_n_63 : STD_LOGIC;
  signal buff3_reg_n_64 : STD_LOGIC;
  signal buff3_reg_n_65 : STD_LOGIC;
  signal buff3_reg_n_66 : STD_LOGIC;
  signal buff3_reg_n_67 : STD_LOGIC;
  signal buff3_reg_n_68 : STD_LOGIC;
  signal buff3_reg_n_69 : STD_LOGIC;
  signal buff3_reg_n_70 : STD_LOGIC;
  signal buff3_reg_n_71 : STD_LOGIC;
  signal buff3_reg_n_72 : STD_LOGIC;
  signal buff3_reg_n_73 : STD_LOGIC;
  signal buff3_reg_n_74 : STD_LOGIC;
  signal buff3_reg_n_75 : STD_LOGIC;
  signal buff3_reg_n_76 : STD_LOGIC;
  signal buff3_reg_n_77 : STD_LOGIC;
  signal buff3_reg_n_78 : STD_LOGIC;
  signal buff3_reg_n_79 : STD_LOGIC;
  signal buff3_reg_n_80 : STD_LOGIC;
  signal buff3_reg_n_81 : STD_LOGIC;
  signal buff3_reg_n_82 : STD_LOGIC;
  signal buff3_reg_n_83 : STD_LOGIC;
  signal buff3_reg_n_84 : STD_LOGIC;
  signal buff3_reg_n_85 : STD_LOGIC;
  signal buff3_reg_n_86 : STD_LOGIC;
  signal buff3_reg_n_87 : STD_LOGIC;
  signal buff3_reg_n_88 : STD_LOGIC;
  signal buff3_reg_n_89 : STD_LOGIC;
  signal buff3_reg_n_90 : STD_LOGIC;
  signal buff3_reg_n_91 : STD_LOGIC;
  signal buff3_reg_n_92 : STD_LOGIC;
  signal buff3_reg_n_93 : STD_LOGIC;
  signal buff3_reg_n_94 : STD_LOGIC;
  signal buff3_reg_n_95 : STD_LOGIC;
  signal buff3_reg_n_96 : STD_LOGIC;
  signal buff3_reg_n_97 : STD_LOGIC;
  signal buff3_reg_n_98 : STD_LOGIC;
  signal buff3_reg_n_99 : STD_LOGIC;
  signal NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff1_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff1_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff2_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff2_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff2_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff2_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_buff3_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_buff3_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_buff3_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_buff3_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute srl_bus_name : string;
  attribute srl_bus_name of \buff4_reg[0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name : string;
  attribute srl_name of \buff4_reg[0]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[0]_srl3 ";
  attribute srl_bus_name of \buff4_reg[10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[10]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[10]_srl3 ";
  attribute srl_bus_name of \buff4_reg[11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[11]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[11]_srl3 ";
  attribute srl_bus_name of \buff4_reg[12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[12]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[12]_srl3 ";
  attribute srl_bus_name of \buff4_reg[13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[13]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[13]_srl3 ";
  attribute srl_bus_name of \buff4_reg[14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[14]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[14]_srl3 ";
  attribute srl_bus_name of \buff4_reg[15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[15]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[15]_srl3 ";
  attribute srl_bus_name of \buff4_reg[16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[16]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[16]_srl3 ";
  attribute srl_bus_name of \buff4_reg[1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[1]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[1]_srl3 ";
  attribute srl_bus_name of \buff4_reg[2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[2]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[2]_srl3 ";
  attribute srl_bus_name of \buff4_reg[3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[3]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[3]_srl3 ";
  attribute srl_bus_name of \buff4_reg[4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[4]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[4]_srl3 ";
  attribute srl_bus_name of \buff4_reg[5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[5]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[5]_srl3 ";
  attribute srl_bus_name of \buff4_reg[6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[6]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[6]_srl3 ";
  attribute srl_bus_name of \buff4_reg[7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[7]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[7]_srl3 ";
  attribute srl_bus_name of \buff4_reg[8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[8]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[8]_srl3 ";
  attribute srl_bus_name of \buff4_reg[9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg ";
  attribute srl_name of \buff4_reg[9]_srl3\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/mul_32s_32s_32_7_1_U25/threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg[9]_srl3 ";
begin
\a_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(0),
      Q => a_reg0(17),
      R => '0'
    );
\a_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(1),
      Q => a_reg0(18),
      R => '0'
    );
\a_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(2),
      Q => a_reg0(19),
      R => '0'
    );
\a_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(3),
      Q => a_reg0(20),
      R => '0'
    );
\a_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(4),
      Q => a_reg0(21),
      R => '0'
    );
\a_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(5),
      Q => a_reg0(22),
      R => '0'
    );
\a_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(6),
      Q => a_reg0(23),
      R => '0'
    );
\a_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(7),
      Q => a_reg0(24),
      R => '0'
    );
\a_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(8),
      Q => a_reg0(25),
      R => '0'
    );
\a_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(9),
      Q => a_reg0(26),
      R => '0'
    );
\a_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(10),
      Q => a_reg0(27),
      R => '0'
    );
\a_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(11),
      Q => a_reg0(28),
      R => '0'
    );
\a_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(12),
      Q => a_reg0(29),
      R => '0'
    );
\a_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(13),
      Q => a_reg0(30),
      R => '0'
    );
\a_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \a_reg0_reg[31]_0\(14),
      Q => a_reg0(31),
      R => '0'
    );
\b_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(0),
      Q => b_reg0(0),
      R => '0'
    );
\b_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(10),
      Q => b_reg0(10),
      R => '0'
    );
\b_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(11),
      Q => b_reg0(11),
      R => '0'
    );
\b_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(12),
      Q => b_reg0(12),
      R => '0'
    );
\b_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(13),
      Q => b_reg0(13),
      R => '0'
    );
\b_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(14),
      Q => b_reg0(14),
      R => '0'
    );
\b_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(15),
      Q => b_reg0(15),
      R => '0'
    );
\b_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(16),
      Q => b_reg0(16),
      R => '0'
    );
\b_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(1),
      Q => b_reg0(1),
      R => '0'
    );
\b_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(2),
      Q => b_reg0(2),
      R => '0'
    );
\b_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(3),
      Q => b_reg0(3),
      R => '0'
    );
\b_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(4),
      Q => b_reg0(4),
      R => '0'
    );
\b_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(5),
      Q => b_reg0(5),
      R => '0'
    );
\b_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(6),
      Q => b_reg0(6),
      R => '0'
    );
\b_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(7),
      Q => b_reg0(7),
      R => '0'
    );
\b_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(8),
      Q => b_reg0(8),
      R => '0'
    );
\b_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => cols_loc_read_reg_845(9),
      Q => b_reg0(9),
      R => '0'
    );
buff1_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => buff1_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29) => buff1_reg_n_24,
      ACOUT(28) => buff1_reg_n_25,
      ACOUT(27) => buff1_reg_n_26,
      ACOUT(26) => buff1_reg_n_27,
      ACOUT(25) => buff1_reg_n_28,
      ACOUT(24) => buff1_reg_n_29,
      ACOUT(23) => buff1_reg_n_30,
      ACOUT(22) => buff1_reg_n_31,
      ACOUT(21) => buff1_reg_n_32,
      ACOUT(20) => buff1_reg_n_33,
      ACOUT(19) => buff1_reg_n_34,
      ACOUT(18) => buff1_reg_n_35,
      ACOUT(17) => buff1_reg_n_36,
      ACOUT(16) => buff1_reg_n_37,
      ACOUT(15) => buff1_reg_n_38,
      ACOUT(14) => buff1_reg_n_39,
      ACOUT(13) => buff1_reg_n_40,
      ACOUT(12) => buff1_reg_n_41,
      ACOUT(11) => buff1_reg_n_42,
      ACOUT(10) => buff1_reg_n_43,
      ACOUT(9) => buff1_reg_n_44,
      ACOUT(8) => buff1_reg_n_45,
      ACOUT(7) => buff1_reg_n_46,
      ACOUT(6) => buff1_reg_n_47,
      ACOUT(5) => buff1_reg_n_48,
      ACOUT(4) => buff1_reg_n_49,
      ACOUT(3) => buff1_reg_n_50,
      ACOUT(2) => buff1_reg_n_51,
      ACOUT(1) => buff1_reg_n_52,
      ACOUT(0) => buff1_reg_n_53,
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => \out\(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff1_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff1_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff1_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => Q(0),
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => Q(0),
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff1_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_buff1_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff1_reg_n_58,
      P(46) => buff1_reg_n_59,
      P(45) => buff1_reg_n_60,
      P(44) => buff1_reg_n_61,
      P(43) => buff1_reg_n_62,
      P(42) => buff1_reg_n_63,
      P(41) => buff1_reg_n_64,
      P(40) => buff1_reg_n_65,
      P(39) => buff1_reg_n_66,
      P(38) => buff1_reg_n_67,
      P(37) => buff1_reg_n_68,
      P(36) => buff1_reg_n_69,
      P(35) => buff1_reg_n_70,
      P(34) => buff1_reg_n_71,
      P(33) => buff1_reg_n_72,
      P(32) => buff1_reg_n_73,
      P(31) => buff1_reg_n_74,
      P(30) => buff1_reg_n_75,
      P(29) => buff1_reg_n_76,
      P(28) => buff1_reg_n_77,
      P(27) => buff1_reg_n_78,
      P(26) => buff1_reg_n_79,
      P(25) => buff1_reg_n_80,
      P(24) => buff1_reg_n_81,
      P(23) => buff1_reg_n_82,
      P(22) => buff1_reg_n_83,
      P(21) => buff1_reg_n_84,
      P(20) => buff1_reg_n_85,
      P(19) => buff1_reg_n_86,
      P(18) => buff1_reg_n_87,
      P(17) => buff1_reg_n_88,
      P(16) => buff1_reg_n_89,
      P(15) => buff1_reg_n_90,
      P(14) => buff1_reg_n_91,
      P(13) => buff1_reg_n_92,
      P(12) => buff1_reg_n_93,
      P(11) => buff1_reg_n_94,
      P(10) => buff1_reg_n_95,
      P(9) => buff1_reg_n_96,
      P(8) => buff1_reg_n_97,
      P(7) => buff1_reg_n_98,
      P(6) => buff1_reg_n_99,
      P(5) => buff1_reg_n_100,
      P(4) => buff1_reg_n_101,
      P(3) => buff1_reg_n_102,
      P(2) => buff1_reg_n_103,
      P(1) => buff1_reg_n_104,
      P(0) => buff1_reg_n_105,
      PATTERNBDETECT => NLW_buff1_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff1_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47) => buff1_reg_n_106,
      PCOUT(46) => buff1_reg_n_107,
      PCOUT(45) => buff1_reg_n_108,
      PCOUT(44) => buff1_reg_n_109,
      PCOUT(43) => buff1_reg_n_110,
      PCOUT(42) => buff1_reg_n_111,
      PCOUT(41) => buff1_reg_n_112,
      PCOUT(40) => buff1_reg_n_113,
      PCOUT(39) => buff1_reg_n_114,
      PCOUT(38) => buff1_reg_n_115,
      PCOUT(37) => buff1_reg_n_116,
      PCOUT(36) => buff1_reg_n_117,
      PCOUT(35) => buff1_reg_n_118,
      PCOUT(34) => buff1_reg_n_119,
      PCOUT(33) => buff1_reg_n_120,
      PCOUT(32) => buff1_reg_n_121,
      PCOUT(31) => buff1_reg_n_122,
      PCOUT(30) => buff1_reg_n_123,
      PCOUT(29) => buff1_reg_n_124,
      PCOUT(28) => buff1_reg_n_125,
      PCOUT(27) => buff1_reg_n_126,
      PCOUT(26) => buff1_reg_n_127,
      PCOUT(25) => buff1_reg_n_128,
      PCOUT(24) => buff1_reg_n_129,
      PCOUT(23) => buff1_reg_n_130,
      PCOUT(22) => buff1_reg_n_131,
      PCOUT(21) => buff1_reg_n_132,
      PCOUT(20) => buff1_reg_n_133,
      PCOUT(19) => buff1_reg_n_134,
      PCOUT(18) => buff1_reg_n_135,
      PCOUT(17) => buff1_reg_n_136,
      PCOUT(16) => buff1_reg_n_137,
      PCOUT(15) => buff1_reg_n_138,
      PCOUT(14) => buff1_reg_n_139,
      PCOUT(13) => buff1_reg_n_140,
      PCOUT(12) => buff1_reg_n_141,
      PCOUT(11) => buff1_reg_n_142,
      PCOUT(10) => buff1_reg_n_143,
      PCOUT(9) => buff1_reg_n_144,
      PCOUT(8) => buff1_reg_n_145,
      PCOUT(7) => buff1_reg_n_146,
      PCOUT(6) => buff1_reg_n_147,
      PCOUT(5) => buff1_reg_n_148,
      PCOUT(4) => buff1_reg_n_149,
      PCOUT(3) => buff1_reg_n_150,
      PCOUT(2) => buff1_reg_n_151,
      PCOUT(1) => buff1_reg_n_152,
      PCOUT(0) => buff1_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff1_reg_UNDERFLOW_UNCONNECTED
    );
buff2_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "CASCADE",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000000000000000000000",
      ACIN(29) => buff1_reg_n_24,
      ACIN(28) => buff1_reg_n_25,
      ACIN(27) => buff1_reg_n_26,
      ACIN(26) => buff1_reg_n_27,
      ACIN(25) => buff1_reg_n_28,
      ACIN(24) => buff1_reg_n_29,
      ACIN(23) => buff1_reg_n_30,
      ACIN(22) => buff1_reg_n_31,
      ACIN(21) => buff1_reg_n_32,
      ACIN(20) => buff1_reg_n_33,
      ACIN(19) => buff1_reg_n_34,
      ACIN(18) => buff1_reg_n_35,
      ACIN(17) => buff1_reg_n_36,
      ACIN(16) => buff1_reg_n_37,
      ACIN(15) => buff1_reg_n_38,
      ACIN(14) => buff1_reg_n_39,
      ACIN(13) => buff1_reg_n_40,
      ACIN(12) => buff1_reg_n_41,
      ACIN(11) => buff1_reg_n_42,
      ACIN(10) => buff1_reg_n_43,
      ACIN(9) => buff1_reg_n_44,
      ACIN(8) => buff1_reg_n_45,
      ACIN(7) => buff1_reg_n_46,
      ACIN(6) => buff1_reg_n_47,
      ACIN(5) => buff1_reg_n_48,
      ACIN(4) => buff1_reg_n_49,
      ACIN(3) => buff1_reg_n_50,
      ACIN(2) => buff1_reg_n_51,
      ACIN(1) => buff1_reg_n_52,
      ACIN(0) => buff1_reg_n_53,
      ACOUT(29 downto 0) => NLW_buff2_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(14),
      B(16) => B(14),
      B(15) => B(14),
      B(14 downto 0) => B(14 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff2_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff2_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff2_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff2_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"1010101",
      OVERFLOW => NLW_buff2_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 0) => NLW_buff2_reg_P_UNCONNECTED(47 downto 0),
      PATTERNBDETECT => NLW_buff2_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff2_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff1_reg_n_106,
      PCIN(46) => buff1_reg_n_107,
      PCIN(45) => buff1_reg_n_108,
      PCIN(44) => buff1_reg_n_109,
      PCIN(43) => buff1_reg_n_110,
      PCIN(42) => buff1_reg_n_111,
      PCIN(41) => buff1_reg_n_112,
      PCIN(40) => buff1_reg_n_113,
      PCIN(39) => buff1_reg_n_114,
      PCIN(38) => buff1_reg_n_115,
      PCIN(37) => buff1_reg_n_116,
      PCIN(36) => buff1_reg_n_117,
      PCIN(35) => buff1_reg_n_118,
      PCIN(34) => buff1_reg_n_119,
      PCIN(33) => buff1_reg_n_120,
      PCIN(32) => buff1_reg_n_121,
      PCIN(31) => buff1_reg_n_122,
      PCIN(30) => buff1_reg_n_123,
      PCIN(29) => buff1_reg_n_124,
      PCIN(28) => buff1_reg_n_125,
      PCIN(27) => buff1_reg_n_126,
      PCIN(26) => buff1_reg_n_127,
      PCIN(25) => buff1_reg_n_128,
      PCIN(24) => buff1_reg_n_129,
      PCIN(23) => buff1_reg_n_130,
      PCIN(22) => buff1_reg_n_131,
      PCIN(21) => buff1_reg_n_132,
      PCIN(20) => buff1_reg_n_133,
      PCIN(19) => buff1_reg_n_134,
      PCIN(18) => buff1_reg_n_135,
      PCIN(17) => buff1_reg_n_136,
      PCIN(16) => buff1_reg_n_137,
      PCIN(15) => buff1_reg_n_138,
      PCIN(14) => buff1_reg_n_139,
      PCIN(13) => buff1_reg_n_140,
      PCIN(12) => buff1_reg_n_141,
      PCIN(11) => buff1_reg_n_142,
      PCIN(10) => buff1_reg_n_143,
      PCIN(9) => buff1_reg_n_144,
      PCIN(8) => buff1_reg_n_145,
      PCIN(7) => buff1_reg_n_146,
      PCIN(6) => buff1_reg_n_147,
      PCIN(5) => buff1_reg_n_148,
      PCIN(4) => buff1_reg_n_149,
      PCIN(3) => buff1_reg_n_150,
      PCIN(2) => buff1_reg_n_151,
      PCIN(1) => buff1_reg_n_152,
      PCIN(0) => buff1_reg_n_153,
      PCOUT(47) => buff2_reg_n_106,
      PCOUT(46) => buff2_reg_n_107,
      PCOUT(45) => buff2_reg_n_108,
      PCOUT(44) => buff2_reg_n_109,
      PCOUT(43) => buff2_reg_n_110,
      PCOUT(42) => buff2_reg_n_111,
      PCOUT(41) => buff2_reg_n_112,
      PCOUT(40) => buff2_reg_n_113,
      PCOUT(39) => buff2_reg_n_114,
      PCOUT(38) => buff2_reg_n_115,
      PCOUT(37) => buff2_reg_n_116,
      PCOUT(36) => buff2_reg_n_117,
      PCOUT(35) => buff2_reg_n_118,
      PCOUT(34) => buff2_reg_n_119,
      PCOUT(33) => buff2_reg_n_120,
      PCOUT(32) => buff2_reg_n_121,
      PCOUT(31) => buff2_reg_n_122,
      PCOUT(30) => buff2_reg_n_123,
      PCOUT(29) => buff2_reg_n_124,
      PCOUT(28) => buff2_reg_n_125,
      PCOUT(27) => buff2_reg_n_126,
      PCOUT(26) => buff2_reg_n_127,
      PCOUT(25) => buff2_reg_n_128,
      PCOUT(24) => buff2_reg_n_129,
      PCOUT(23) => buff2_reg_n_130,
      PCOUT(22) => buff2_reg_n_131,
      PCOUT(21) => buff2_reg_n_132,
      PCOUT(20) => buff2_reg_n_133,
      PCOUT(19) => buff2_reg_n_134,
      PCOUT(18) => buff2_reg_n_135,
      PCOUT(17) => buff2_reg_n_136,
      PCOUT(16) => buff2_reg_n_137,
      PCOUT(15) => buff2_reg_n_138,
      PCOUT(14) => buff2_reg_n_139,
      PCOUT(13) => buff2_reg_n_140,
      PCOUT(12) => buff2_reg_n_141,
      PCOUT(11) => buff2_reg_n_142,
      PCOUT(10) => buff2_reg_n_143,
      PCOUT(9) => buff2_reg_n_144,
      PCOUT(8) => buff2_reg_n_145,
      PCOUT(7) => buff2_reg_n_146,
      PCOUT(6) => buff2_reg_n_147,
      PCOUT(5) => buff2_reg_n_148,
      PCOUT(4) => buff2_reg_n_149,
      PCOUT(3) => buff2_reg_n_150,
      PCOUT(2) => buff2_reg_n_151,
      PCOUT(1) => buff2_reg_n_152,
      PCOUT(0) => buff2_reg_n_153,
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff2_reg_UNDERFLOW_UNCONNECTED
    );
buff3_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 17) => B"0000000000000",
      A(16 downto 0) => b_reg0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_buff3_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => a_reg0(31),
      B(16) => a_reg0(31),
      B(15) => a_reg0(31),
      B(14 downto 0) => a_reg0(31 downto 17),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_buff3_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_buff3_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_buff3_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_buff3_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0010101",
      OVERFLOW => NLW_buff3_reg_OVERFLOW_UNCONNECTED,
      P(47) => buff3_reg_n_58,
      P(46) => buff3_reg_n_59,
      P(45) => buff3_reg_n_60,
      P(44) => buff3_reg_n_61,
      P(43) => buff3_reg_n_62,
      P(42) => buff3_reg_n_63,
      P(41) => buff3_reg_n_64,
      P(40) => buff3_reg_n_65,
      P(39) => buff3_reg_n_66,
      P(38) => buff3_reg_n_67,
      P(37) => buff3_reg_n_68,
      P(36) => buff3_reg_n_69,
      P(35) => buff3_reg_n_70,
      P(34) => buff3_reg_n_71,
      P(33) => buff3_reg_n_72,
      P(32) => buff3_reg_n_73,
      P(31) => buff3_reg_n_74,
      P(30) => buff3_reg_n_75,
      P(29) => buff3_reg_n_76,
      P(28) => buff3_reg_n_77,
      P(27) => buff3_reg_n_78,
      P(26) => buff3_reg_n_79,
      P(25) => buff3_reg_n_80,
      P(24) => buff3_reg_n_81,
      P(23) => buff3_reg_n_82,
      P(22) => buff3_reg_n_83,
      P(21) => buff3_reg_n_84,
      P(20) => buff3_reg_n_85,
      P(19) => buff3_reg_n_86,
      P(18) => buff3_reg_n_87,
      P(17) => buff3_reg_n_88,
      P(16) => buff3_reg_n_89,
      P(15) => buff3_reg_n_90,
      P(14) => buff3_reg_n_91,
      P(13) => buff3_reg_n_92,
      P(12) => buff3_reg_n_93,
      P(11) => buff3_reg_n_94,
      P(10) => buff3_reg_n_95,
      P(9) => buff3_reg_n_96,
      P(8) => buff3_reg_n_97,
      P(7) => buff3_reg_n_98,
      P(6) => buff3_reg_n_99,
      P(5) => buff3_reg_n_100,
      P(4) => buff3_reg_n_101,
      P(3) => buff3_reg_n_102,
      P(2) => buff3_reg_n_103,
      P(1) => buff3_reg_n_104,
      P(0) => buff3_reg_n_105,
      PATTERNBDETECT => NLW_buff3_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_buff3_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47) => buff2_reg_n_106,
      PCIN(46) => buff2_reg_n_107,
      PCIN(45) => buff2_reg_n_108,
      PCIN(44) => buff2_reg_n_109,
      PCIN(43) => buff2_reg_n_110,
      PCIN(42) => buff2_reg_n_111,
      PCIN(41) => buff2_reg_n_112,
      PCIN(40) => buff2_reg_n_113,
      PCIN(39) => buff2_reg_n_114,
      PCIN(38) => buff2_reg_n_115,
      PCIN(37) => buff2_reg_n_116,
      PCIN(36) => buff2_reg_n_117,
      PCIN(35) => buff2_reg_n_118,
      PCIN(34) => buff2_reg_n_119,
      PCIN(33) => buff2_reg_n_120,
      PCIN(32) => buff2_reg_n_121,
      PCIN(31) => buff2_reg_n_122,
      PCIN(30) => buff2_reg_n_123,
      PCIN(29) => buff2_reg_n_124,
      PCIN(28) => buff2_reg_n_125,
      PCIN(27) => buff2_reg_n_126,
      PCIN(26) => buff2_reg_n_127,
      PCIN(25) => buff2_reg_n_128,
      PCIN(24) => buff2_reg_n_129,
      PCIN(23) => buff2_reg_n_130,
      PCIN(22) => buff2_reg_n_131,
      PCIN(21) => buff2_reg_n_132,
      PCIN(20) => buff2_reg_n_133,
      PCIN(19) => buff2_reg_n_134,
      PCIN(18) => buff2_reg_n_135,
      PCIN(17) => buff2_reg_n_136,
      PCIN(16) => buff2_reg_n_137,
      PCIN(15) => buff2_reg_n_138,
      PCIN(14) => buff2_reg_n_139,
      PCIN(13) => buff2_reg_n_140,
      PCIN(12) => buff2_reg_n_141,
      PCIN(11) => buff2_reg_n_142,
      PCIN(10) => buff2_reg_n_143,
      PCIN(9) => buff2_reg_n_144,
      PCIN(8) => buff2_reg_n_145,
      PCIN(7) => buff2_reg_n_146,
      PCIN(6) => buff2_reg_n_147,
      PCIN(5) => buff2_reg_n_148,
      PCIN(4) => buff2_reg_n_149,
      PCIN(3) => buff2_reg_n_150,
      PCIN(2) => buff2_reg_n_151,
      PCIN(1) => buff2_reg_n_152,
      PCIN(0) => buff2_reg_n_153,
      PCOUT(47 downto 0) => NLW_buff3_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_buff3_reg_UNDERFLOW_UNCONNECTED
    );
\buff4_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_105,
      Q => D(17),
      R => '0'
    );
\buff4_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_105,
      Q => D(0)
    );
\buff4_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_95,
      Q => D(27),
      R => '0'
    );
\buff4_reg[10]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_95,
      Q => D(10)
    );
\buff4_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_94,
      Q => D(28),
      R => '0'
    );
\buff4_reg[11]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_94,
      Q => D(11)
    );
\buff4_reg[12]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_93,
      Q => D(29),
      R => '0'
    );
\buff4_reg[12]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_93,
      Q => D(12)
    );
\buff4_reg[13]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_92,
      Q => D(30),
      R => '0'
    );
\buff4_reg[13]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_92,
      Q => D(13)
    );
\buff4_reg[14]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_91,
      Q => D(31),
      R => '0'
    );
\buff4_reg[14]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_91,
      Q => D(14)
    );
\buff4_reg[15]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_90,
      Q => D(15)
    );
\buff4_reg[16]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_89,
      Q => D(16)
    );
\buff4_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_104,
      Q => D(18),
      R => '0'
    );
\buff4_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_104,
      Q => D(1)
    );
\buff4_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_103,
      Q => D(19),
      R => '0'
    );
\buff4_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_103,
      Q => D(2)
    );
\buff4_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_102,
      Q => D(20),
      R => '0'
    );
\buff4_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_102,
      Q => D(3)
    );
\buff4_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_101,
      Q => D(21),
      R => '0'
    );
\buff4_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_101,
      Q => D(4)
    );
\buff4_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_100,
      Q => D(22),
      R => '0'
    );
\buff4_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_100,
      Q => D(5)
    );
\buff4_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_99,
      Q => D(23),
      R => '0'
    );
\buff4_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_99,
      Q => D(6)
    );
\buff4_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_98,
      Q => D(24),
      R => '0'
    );
\buff4_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_98,
      Q => D(7)
    );
\buff4_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_97,
      Q => D(25),
      R => '0'
    );
\buff4_reg[8]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_97,
      Q => D(8)
    );
\buff4_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff3_reg_n_96,
      Q => D(26),
      R => '0'
    );
\buff4_reg[9]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => buff1_reg_n_96,
      Q => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both is
  port (
    img_out_TREADY_int_regslice : out STD_LOGIC;
    \B_V_data_1_state_reg[0]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    B_V_data_1_sel_wr_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    img_out_TREADY : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    \internal_empty_n_i_2__9\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    B_V_data_1_sel_wr01_out : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    \B_V_data_1_payload_A_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal \B_V_data_1_sel_rd_i_1__0_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_sel_wr\ : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[0]_0\ : STD_LOGIC;
  signal \^img_out_tready_int_regslice\ : STD_LOGIC;
  signal \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \B_V_data_1_sel_rd_i_1__0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \B_V_data_1_state[1]_i_1__0\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \img_out_TDATA[0]_INST_0\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \img_out_TDATA[10]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \img_out_TDATA[11]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \img_out_TDATA[12]_INST_0\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \img_out_TDATA[13]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \img_out_TDATA[14]_INST_0\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \img_out_TDATA[15]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \img_out_TDATA[16]_INST_0\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \img_out_TDATA[17]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \img_out_TDATA[18]_INST_0\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \img_out_TDATA[19]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \img_out_TDATA[1]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \img_out_TDATA[20]_INST_0\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \img_out_TDATA[21]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \img_out_TDATA[22]_INST_0\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \img_out_TDATA[23]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \img_out_TDATA[24]_INST_0\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \img_out_TDATA[25]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \img_out_TDATA[26]_INST_0\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \img_out_TDATA[27]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \img_out_TDATA[28]_INST_0\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \img_out_TDATA[29]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \img_out_TDATA[2]_INST_0\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \img_out_TDATA[30]_INST_0\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \img_out_TDATA[3]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \img_out_TDATA[4]_INST_0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \img_out_TDATA[5]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \img_out_TDATA[6]_INST_0\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \img_out_TDATA[7]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \img_out_TDATA[8]_INST_0\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \img_out_TDATA[9]_INST_0\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair284";
begin
  B_V_data_1_sel_wr <= \^b_v_data_1_sel_wr\;
  \B_V_data_1_state_reg[0]_0\ <= \^b_v_data_1_state_reg[0]_0\;
  img_out_TREADY_int_regslice <= \^img_out_tready_int_regslice\;
  xfMat2axiStrm_32_0_32_32_1_U0_ap_done <= \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\;
\B_V_data_1_payload_A[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^img_out_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_A_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_A_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_A_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_A_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_A_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_A_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_A_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_A_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_A_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_A_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_A_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_A_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_A_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_A_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_A_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_A_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_A_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_A_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_A_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_A_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_A_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_A_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_A_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_A_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^b_v_data_1_sel_wr\,
      I1 => \^img_out_tready_int_regslice\,
      I2 => \^b_v_data_1_state_reg[0]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(10),
      Q => \B_V_data_1_payload_B_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(11),
      Q => \B_V_data_1_payload_B_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(12),
      Q => \B_V_data_1_payload_B_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(13),
      Q => \B_V_data_1_payload_B_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(14),
      Q => \B_V_data_1_payload_B_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(15),
      Q => \B_V_data_1_payload_B_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(16),
      Q => \B_V_data_1_payload_B_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(17),
      Q => \B_V_data_1_payload_B_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(18),
      Q => \B_V_data_1_payload_B_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(19),
      Q => \B_V_data_1_payload_B_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(20),
      Q => \B_V_data_1_payload_B_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(21),
      Q => \B_V_data_1_payload_B_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(22),
      Q => \B_V_data_1_payload_B_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(23),
      Q => \B_V_data_1_payload_B_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(24),
      Q => \B_V_data_1_payload_B_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(25),
      Q => \B_V_data_1_payload_B_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(26),
      Q => \B_V_data_1_payload_B_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(27),
      Q => \B_V_data_1_payload_B_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(28),
      Q => \B_V_data_1_payload_B_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(29),
      Q => \B_V_data_1_payload_B_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(30),
      Q => \B_V_data_1_payload_B_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(31),
      Q => \B_V_data_1_payload_B_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(8),
      Q => \B_V_data_1_payload_B_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => \B_V_data_1_payload_A_reg[31]_0\(9),
      Q => \B_V_data_1_payload_B_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_sel_rd_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[0]_0\,
      I1 => img_out_TREADY,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_sel_rd_i_1__0_n_0\
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_sel_rd_i_1__0_n_0\,
      Q => B_V_data_1_sel,
      R => ap_rst_n_inv
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_reg_0,
      Q => \^b_v_data_1_sel_wr\,
      R => ap_rst_n_inv
    );
\B_V_data_1_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA2A00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^img_out_tready_int_regslice\,
      I2 => img_out_TREADY,
      I3 => \^b_v_data_1_state_reg[0]_0\,
      I4 => B_V_data_1_sel_wr01_out,
      O => \B_V_data_1_state[0]_i_1__0_n_0\
    );
\B_V_data_1_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBFB"
    )
        port map (
      I0 => img_out_TREADY,
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => \^img_out_tready_int_regslice\,
      I3 => B_V_data_1_sel_wr01_out,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1__0_n_0\,
      Q => \^b_v_data_1_state_reg[0]_0\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^img_out_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F007F00FF0000"
    )
        port map (
      I0 => out_mat_cols_c_empty_n,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I2 => out_mat_rows_c_empty_n,
      I3 => Q(1),
      I4 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\,
      I5 => Q(0),
      O => D(0)
    );
\img_out_TDATA[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(0)
    );
\img_out_TDATA[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[10]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(10)
    );
\img_out_TDATA[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[11]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(11)
    );
\img_out_TDATA[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[12]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(12)
    );
\img_out_TDATA[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[13]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(13)
    );
\img_out_TDATA[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[14]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(14)
    );
\img_out_TDATA[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[15]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(15)
    );
\img_out_TDATA[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[16]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(16)
    );
\img_out_TDATA[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[17]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(17)
    );
\img_out_TDATA[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[18]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(18)
    );
\img_out_TDATA[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[19]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(19)
    );
\img_out_TDATA[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(1)
    );
\img_out_TDATA[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[20]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(20)
    );
\img_out_TDATA[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[21]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(21)
    );
\img_out_TDATA[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[22]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(22)
    );
\img_out_TDATA[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[23]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(23)
    );
\img_out_TDATA[24]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[24]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(24)
    );
\img_out_TDATA[25]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[25]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(25)
    );
\img_out_TDATA[26]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[26]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(26)
    );
\img_out_TDATA[27]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[27]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(27)
    );
\img_out_TDATA[28]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[28]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(28)
    );
\img_out_TDATA[29]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[29]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(29)
    );
\img_out_TDATA[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(2)
    );
\img_out_TDATA[30]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[30]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(30)
    );
\img_out_TDATA[31]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[31]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(31)
    );
\img_out_TDATA[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(3)
    );
\img_out_TDATA[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(4)
    );
\img_out_TDATA[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(5)
    );
\img_out_TDATA[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(6)
    );
\img_out_TDATA[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(7)
    );
\img_out_TDATA[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[8]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(8)
    );
\img_out_TDATA[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[9]\,
      I2 => B_V_data_1_sel,
      O => img_out_TDATA(9)
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A222"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => img_out_TREADY,
      I3 => \^img_out_tready_int_regslice\,
      O => \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\
    );
internal_empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A2220000"
    )
        port map (
      I0 => Q(2),
      I1 => \^b_v_data_1_state_reg[0]_0\,
      I2 => img_out_TREADY,
      I3 => \^img_out_tready_int_regslice\,
      I4 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I5 => \internal_empty_n_i_2__9\,
      O => \ap_CS_fsm_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18 is
  port (
    \B_V_data_1_state_reg[1]_0\ : out STD_LOGIC;
    img_inp_TVALID_int_regslice : out STD_LOGIC;
    \B_V_data_1_payload_B_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY : in STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18 : entity is "threshold_accel_regslice_both";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18 is
  signal B_V_data_1_load_A : STD_LOGIC;
  signal B_V_data_1_load_B : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_A_reg_n_0_[9]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[0]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[10]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[11]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[12]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[13]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[14]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[15]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[16]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[17]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[18]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[19]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[1]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[20]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[21]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[22]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[23]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[24]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[25]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[26]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[27]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[28]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[29]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[2]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[30]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[31]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[3]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[4]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[5]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[6]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[7]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[8]\ : STD_LOGIC;
  signal \B_V_data_1_payload_B_reg_n_0_[9]\ : STD_LOGIC;
  signal B_V_data_1_sel : STD_LOGIC;
  signal B_V_data_1_sel_rd_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr_i_1_n_0 : STD_LOGIC;
  signal B_V_data_1_state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \B_V_data_1_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \^b_v_data_1_state_reg[1]_0\ : STD_LOGIC;
  signal \^img_inp_tvalid_int_regslice\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \din_assign_reg_245[0]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \din_assign_reg_245[10]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \din_assign_reg_245[11]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \din_assign_reg_245[12]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \din_assign_reg_245[13]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \din_assign_reg_245[14]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \din_assign_reg_245[15]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \din_assign_reg_245[16]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \din_assign_reg_245[17]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \din_assign_reg_245[18]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \din_assign_reg_245[19]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \din_assign_reg_245[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \din_assign_reg_245[20]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \din_assign_reg_245[21]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \din_assign_reg_245[22]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \din_assign_reg_245[23]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \din_assign_reg_245[24]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \din_assign_reg_245[25]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \din_assign_reg_245[26]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \din_assign_reg_245[27]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \din_assign_reg_245[28]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \din_assign_reg_245[29]_i_1\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \din_assign_reg_245[2]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \din_assign_reg_245[30]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \din_assign_reg_245[31]_i_2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \din_assign_reg_245[3]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \din_assign_reg_245[4]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \din_assign_reg_245[5]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \din_assign_reg_245[6]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \din_assign_reg_245[7]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \din_assign_reg_245[8]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \din_assign_reg_245[9]_i_1\ : label is "soft_lutpair110";
begin
  \B_V_data_1_state_reg[1]_0\ <= \^b_v_data_1_state_reg[1]_0\;
  img_inp_TVALID_int_regslice <= \^img_inp_tvalid_int_regslice\;
\B_V_data_1_payload_A[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^img_inp_tvalid_int_regslice\,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_load_A
    );
\B_V_data_1_payload_A_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_A_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_A_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_A_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_A_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_A_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_A_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_A_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_A_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_A_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_A_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_A_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_A_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_A_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_A_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_A_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_A_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(24),
      Q => \B_V_data_1_payload_A_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(25),
      Q => \B_V_data_1_payload_A_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(26),
      Q => \B_V_data_1_payload_A_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(27),
      Q => \B_V_data_1_payload_A_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(28),
      Q => \B_V_data_1_payload_A_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(29),
      Q => \B_V_data_1_payload_A_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_A_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(30),
      Q => \B_V_data_1_payload_A_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(31),
      Q => \B_V_data_1_payload_A_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_A_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_A_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_A_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_A_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_A_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_A_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_A_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_A,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_A_reg_n_0_[9]\,
      R => '0'
    );
\B_V_data_1_payload_B[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => B_V_data_1_sel_wr,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => \^b_v_data_1_state_reg[1]_0\,
      O => B_V_data_1_load_B
    );
\B_V_data_1_payload_B_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(0),
      Q => \B_V_data_1_payload_B_reg_n_0_[0]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(10),
      Q => \B_V_data_1_payload_B_reg_n_0_[10]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(11),
      Q => \B_V_data_1_payload_B_reg_n_0_[11]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(12),
      Q => \B_V_data_1_payload_B_reg_n_0_[12]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(13),
      Q => \B_V_data_1_payload_B_reg_n_0_[13]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(14),
      Q => \B_V_data_1_payload_B_reg_n_0_[14]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(15),
      Q => \B_V_data_1_payload_B_reg_n_0_[15]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(16),
      Q => \B_V_data_1_payload_B_reg_n_0_[16]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(17),
      Q => \B_V_data_1_payload_B_reg_n_0_[17]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(18),
      Q => \B_V_data_1_payload_B_reg_n_0_[18]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(19),
      Q => \B_V_data_1_payload_B_reg_n_0_[19]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(1),
      Q => \B_V_data_1_payload_B_reg_n_0_[1]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(20),
      Q => \B_V_data_1_payload_B_reg_n_0_[20]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(21),
      Q => \B_V_data_1_payload_B_reg_n_0_[21]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(22),
      Q => \B_V_data_1_payload_B_reg_n_0_[22]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(23),
      Q => \B_V_data_1_payload_B_reg_n_0_[23]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(24),
      Q => \B_V_data_1_payload_B_reg_n_0_[24]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(25),
      Q => \B_V_data_1_payload_B_reg_n_0_[25]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(26),
      Q => \B_V_data_1_payload_B_reg_n_0_[26]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(27),
      Q => \B_V_data_1_payload_B_reg_n_0_[27]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(28),
      Q => \B_V_data_1_payload_B_reg_n_0_[28]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(29),
      Q => \B_V_data_1_payload_B_reg_n_0_[29]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(2),
      Q => \B_V_data_1_payload_B_reg_n_0_[2]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(30),
      Q => \B_V_data_1_payload_B_reg_n_0_[30]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(31),
      Q => \B_V_data_1_payload_B_reg_n_0_[31]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(3),
      Q => \B_V_data_1_payload_B_reg_n_0_[3]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(4),
      Q => \B_V_data_1_payload_B_reg_n_0_[4]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(5),
      Q => \B_V_data_1_payload_B_reg_n_0_[5]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(6),
      Q => \B_V_data_1_payload_B_reg_n_0_[6]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(7),
      Q => \B_V_data_1_payload_B_reg_n_0_[7]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(8),
      Q => \B_V_data_1_payload_B_reg_n_0_[8]\,
      R => '0'
    );
\B_V_data_1_payload_B_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => B_V_data_1_load_B,
      D => img_inp_TDATA(9),
      Q => \B_V_data_1_payload_B_reg_n_0_[9]\,
      R => '0'
    );
B_V_data_1_sel_rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => Q(0),
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
      I2 => \^img_inp_tvalid_int_regslice\,
      I3 => B_V_data_1_sel,
      O => B_V_data_1_sel_rd_i_1_n_0
    );
B_V_data_1_sel_rd_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_rd_i_1_n_0,
      Q => B_V_data_1_sel,
      R => SR(0)
    );
B_V_data_1_sel_wr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => img_inp_TVALID,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_i_1_n_0
    );
B_V_data_1_sel_wr_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_sel_wr_i_1_n_0,
      Q => B_V_data_1_sel_wr,
      R => SR(0)
    );
\B_V_data_1_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A820A8A0A8A0A8A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^b_v_data_1_state_reg[1]_0\,
      I2 => \^img_inp_tvalid_int_regslice\,
      I3 => img_inp_TVALID,
      I4 => Q(0),
      I5 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
      O => \B_V_data_1_state[0]_i_1_n_0\
    );
\B_V_data_1_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF3B3B3B"
    )
        port map (
      I0 => \^b_v_data_1_state_reg[1]_0\,
      I1 => \^img_inp_tvalid_int_regslice\,
      I2 => img_inp_TVALID,
      I3 => Q(0),
      I4 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
      O => B_V_data_1_state(1)
    );
\B_V_data_1_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \B_V_data_1_state[0]_i_1_n_0\,
      Q => \^img_inp_tvalid_int_regslice\,
      R => '0'
    );
\B_V_data_1_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => B_V_data_1_state(1),
      Q => \^b_v_data_1_state_reg[1]_0\,
      R => SR(0)
    );
\din_assign_reg_245[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[0]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[0]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(0)
    );
\din_assign_reg_245[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[10]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[10]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(10)
    );
\din_assign_reg_245[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[11]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[11]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(11)
    );
\din_assign_reg_245[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[12]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[12]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(12)
    );
\din_assign_reg_245[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[13]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[13]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(13)
    );
\din_assign_reg_245[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[14]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[14]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(14)
    );
\din_assign_reg_245[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[15]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[15]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(15)
    );
\din_assign_reg_245[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[16]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[16]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(16)
    );
\din_assign_reg_245[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[17]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[17]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(17)
    );
\din_assign_reg_245[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[18]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[18]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(18)
    );
\din_assign_reg_245[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[19]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[19]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(19)
    );
\din_assign_reg_245[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[1]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[1]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(1)
    );
\din_assign_reg_245[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[20]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[20]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(20)
    );
\din_assign_reg_245[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[21]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[21]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(21)
    );
\din_assign_reg_245[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[22]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[22]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(22)
    );
\din_assign_reg_245[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[23]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[23]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(23)
    );
\din_assign_reg_245[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[24]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[24]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(24)
    );
\din_assign_reg_245[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[25]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[25]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(25)
    );
\din_assign_reg_245[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[26]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[26]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(26)
    );
\din_assign_reg_245[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[27]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[27]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(27)
    );
\din_assign_reg_245[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[28]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[28]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(28)
    );
\din_assign_reg_245[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[29]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[29]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(29)
    );
\din_assign_reg_245[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[2]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[2]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(2)
    );
\din_assign_reg_245[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[30]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[30]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(30)
    );
\din_assign_reg_245[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[31]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[31]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(31)
    );
\din_assign_reg_245[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[3]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[3]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(3)
    );
\din_assign_reg_245[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[4]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[4]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(4)
    );
\din_assign_reg_245[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[5]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[5]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(5)
    );
\din_assign_reg_245[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[6]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[6]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(6)
    );
\din_assign_reg_245[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[7]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[7]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(7)
    );
\din_assign_reg_245[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[8]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[8]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(8)
    );
\din_assign_reg_245[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \B_V_data_1_payload_B_reg_n_0_[9]\,
      I1 => \B_V_data_1_payload_A_reg_n_0_[9]\,
      I2 => B_V_data_1_sel,
      O => \B_V_data_1_payload_B_reg[31]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_32_32_1_U0 is
  port (
    start_for_Threshold_0_0_32_32_1_U0_full_n : out STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \mOutPtr_reg[2]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_32_32_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_32_32_1_U0 is
  signal \^threshold_0_0_32_32_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__22_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__22_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__10_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_threshold_0_0_32_32_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__10\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair189";
begin
  Threshold_0_0_32_32_1_U0_ap_start <= \^threshold_0_0_32_32_1_u0_ap_start\;
  start_for_Threshold_0_0_32_32_1_U0_full_n <= \^start_for_threshold_0_0_32_32_1_u0_full_n\;
\internal_empty_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \internal_full_n_i_2__10_n_0\,
      I2 => \mOutPtr_reg[2]_0\,
      I3 => \mOutPtr_reg[2]_1\,
      I4 => \^threshold_0_0_32_32_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__22_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__22_n_0\,
      Q => \^threshold_0_0_32_32_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      I2 => \internal_full_n_i_2__10_n_0\,
      I3 => mOutPtr(0),
      I4 => \mOutPtr_reg[2]_1\,
      I5 => \mOutPtr_reg[2]_0\,
      O => \internal_full_n_i_1__22_n_0\
    );
\internal_full_n_i_2__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      O => \internal_full_n_i_2__10_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__22_n_0\,
      Q => \^start_for_threshold_0_0_32_32_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20DFDF20"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_ap_start\,
      I1 => CO(0),
      I2 => Q(0),
      I3 => \mOutPtr_reg[2]_1\,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"77E7777788188888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_1\,
      I2 => Q(0),
      I3 => CO(0),
      I4 => \^threshold_0_0_32_32_1_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE7F0180"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_1\,
      I3 => \mOutPtr_reg[2]_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0 is
  port (
    start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n : out STD_LOGIC;
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    internal_empty_n_reg_1 : out STD_LOGIC;
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c_empty_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c10_full_n : in STD_LOGIC;
    in_mat_rows_c9_full_n : in STD_LOGIC;
    axiStrm2xfMat_32_0_32_32_1_U0_ap_ready : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n : in STD_LOGIC;
    start_for_Threshold_0_0_32_32_1_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    Block_split1_proc12_U0_ap_start : in STD_LOGIC;
    start_once_reg_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0 is
  signal \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__19_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__19_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^start_for_axistrm2xfmat_32_0_32_32_1_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair190";
begin
  axiStrm2xfMat_32_0_32_32_1_U0_ap_start <= \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\;
  start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n <= \^start_for_axistrm2xfmat_32_0_32_32_1_u0_full_n\;
\internal_empty_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFF0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__19_n_0\
    );
\internal_empty_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      I1 => Q(0),
      I2 => in_mat_cols_c_empty_n,
      I3 => in_mat_rows_c_empty_n,
      I4 => in_mat_cols_c10_full_n,
      I5 => in_mat_rows_c9_full_n,
      O => internal_empty_n_reg_0
    );
\internal_empty_n_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      I1 => Q(0),
      I2 => in_mat_cols_c_empty_n,
      I3 => in_mat_rows_c_empty_n,
      I4 => in_mat_rows_c9_full_n,
      I5 => in_mat_cols_c10_full_n,
      O => internal_empty_n_reg_1
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__19_n_0\,
      Q => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFDDD5DDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_axistrm2xfmat_32_0_32_32_1_u0_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \internal_full_n_i_2__5_n_0\,
      O => \internal_full_n_i_1__19_n_0\
    );
\internal_full_n_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      I1 => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      O => \internal_full_n_i_2__5_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__19_n_0\,
      Q => \^start_for_axistrm2xfmat_32_0_32_32_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      I1 => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      I3 => \^axistrm2xfmat_32_0_32_32_1_u0_ap_start\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF000000FF00"
    )
        port map (
      I0 => \^start_for_axistrm2xfmat_32_0_32_32_1_u0_full_n\,
      I1 => start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
      I2 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      I3 => start_once_reg,
      I4 => Block_split1_proc12_U0_ap_start,
      I5 => start_once_reg_reg,
      O => internal_full_n_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0 is
  port (
    start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n : out STD_LOGIC;
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    \srcMat_cols_read_reg_77_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg_reg : out STD_LOGIC;
    internal_empty_n_reg_2 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    srcMat_2_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start : in STD_LOGIC;
    srcMat_1_c_empty_n : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    start_once_reg : in STD_LOGIC;
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_return_preg : in STD_LOGIC_VECTOR ( 31 downto 0 );
    cols_cast_loc_c_empty_n : in STD_LOGIC;
    rows_cast_loc_c_empty_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_done_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue : in STD_LOGIC;
    rows_cast_loc_c_full_n : in STD_LOGIC;
    srcMat_1_c_full_n : in STD_LOGIC;
    cols_cast_loc_c_full_n : in STD_LOGIC;
    srcMat_2_c_full_n : in STD_LOGIC;
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0 : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0 is
  signal \SRL_SIG_reg[2][0]_srl3_i_4_n_0\ : STD_LOGIC;
  signal \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\ : STD_LOGIC;
  signal \internal_empty_n_i_1__12_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__14_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_3__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__17_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \^shiftreg_ce\ : STD_LOGIC;
  signal \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \SRL_SIG[0][10]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG[0][11]_i_1__1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \SRL_SIG[0][12]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG[0][13]_i_1__1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \SRL_SIG[0][14]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG[0][15]_i_1__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1__1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1__1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1__1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \SRL_SIG[0][24]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][25]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \SRL_SIG[0][26]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG[0][27]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \SRL_SIG[0][28]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG[0][29]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG[0][30]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SRL_SIG[0][31]_i_2\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1__1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1__1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \SRL_SIG[0][8]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \SRL_SIG[0][9]_i_1__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \SRL_SIG_reg[2][0]_srl3_i_4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__14\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \internal_empty_n_i_3__2\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__17\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__0\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__2\ : label is "soft_lutpair204";
begin
  hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start <= \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\;
  shiftReg_ce <= \^shiftreg_ce\;
  start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n <= \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\;
\SRL_SIG[0][0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(0),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(0),
      O => \srcMat_cols_read_reg_77_reg[31]\(0)
    );
\SRL_SIG[0][10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(10),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(10),
      O => \srcMat_cols_read_reg_77_reg[31]\(10)
    );
\SRL_SIG[0][11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(11),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(11),
      O => \srcMat_cols_read_reg_77_reg[31]\(11)
    );
\SRL_SIG[0][12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(12),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(12),
      O => \srcMat_cols_read_reg_77_reg[31]\(12)
    );
\SRL_SIG[0][13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(13),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(13),
      O => \srcMat_cols_read_reg_77_reg[31]\(13)
    );
\SRL_SIG[0][14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(14),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(14),
      O => \srcMat_cols_read_reg_77_reg[31]\(14)
    );
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(15),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(15),
      O => \srcMat_cols_read_reg_77_reg[31]\(15)
    );
\SRL_SIG[0][16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(16),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(16),
      O => \srcMat_cols_read_reg_77_reg[31]\(16)
    );
\SRL_SIG[0][17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(17),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(17),
      O => \srcMat_cols_read_reg_77_reg[31]\(17)
    );
\SRL_SIG[0][18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(18),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(18),
      O => \srcMat_cols_read_reg_77_reg[31]\(18)
    );
\SRL_SIG[0][19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(19),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(19),
      O => \srcMat_cols_read_reg_77_reg[31]\(19)
    );
\SRL_SIG[0][1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(1),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(1),
      O => \srcMat_cols_read_reg_77_reg[31]\(1)
    );
\SRL_SIG[0][20]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(20),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(20),
      O => \srcMat_cols_read_reg_77_reg[31]\(20)
    );
\SRL_SIG[0][21]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(21),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(21),
      O => \srcMat_cols_read_reg_77_reg[31]\(21)
    );
\SRL_SIG[0][22]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(22),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(22),
      O => \srcMat_cols_read_reg_77_reg[31]\(22)
    );
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(23),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(23),
      O => \srcMat_cols_read_reg_77_reg[31]\(23)
    );
\SRL_SIG[0][24]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(24),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(24),
      O => \srcMat_cols_read_reg_77_reg[31]\(24)
    );
\SRL_SIG[0][25]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(25),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(25),
      O => \srcMat_cols_read_reg_77_reg[31]\(25)
    );
\SRL_SIG[0][26]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(26),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(26),
      O => \srcMat_cols_read_reg_77_reg[31]\(26)
    );
\SRL_SIG[0][27]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(27),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(27),
      O => \srcMat_cols_read_reg_77_reg[31]\(27)
    );
\SRL_SIG[0][28]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(28),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(28),
      O => \srcMat_cols_read_reg_77_reg[31]\(28)
    );
\SRL_SIG[0][29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(29),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(29),
      O => \srcMat_cols_read_reg_77_reg[31]\(29)
    );
\SRL_SIG[0][2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(2),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(2),
      O => \srcMat_cols_read_reg_77_reg[31]\(2)
    );
\SRL_SIG[0][30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(30),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(30),
      O => \srcMat_cols_read_reg_77_reg[31]\(30)
    );
\SRL_SIG[0][31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(31),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(31),
      O => \srcMat_cols_read_reg_77_reg[31]\(31)
    );
\SRL_SIG[0][3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(3),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(3),
      O => \srcMat_cols_read_reg_77_reg[31]\(3)
    );
\SRL_SIG[0][4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(4),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(4),
      O => \srcMat_cols_read_reg_77_reg[31]\(4)
    );
\SRL_SIG[0][5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(5),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(5),
      O => \srcMat_cols_read_reg_77_reg[31]\(5)
    );
\SRL_SIG[0][6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(6),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(6),
      O => \srcMat_cols_read_reg_77_reg[31]\(6)
    );
\SRL_SIG[0][7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(7),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(7),
      O => \srcMat_cols_read_reg_77_reg[31]\(7)
    );
\SRL_SIG[0][8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(8),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(8),
      O => \srcMat_cols_read_reg_77_reg[31]\(8)
    );
\SRL_SIG[0][9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][31]\(9),
      I1 => \^shiftreg_ce\,
      I2 => ap_return_preg(9),
      O => \srcMat_cols_read_reg_77_reg[31]\(9)
    );
\SRL_SIG_reg[2][0]_srl3_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      I1 => rows_cast_loc_c_full_n,
      I2 => ap_done_reg_0,
      I3 => srcMat_1_c_full_n,
      I4 => cols_cast_loc_c_full_n,
      I5 => srcMat_2_c_full_n,
      O => \^shiftreg_ce\
    );
\SRL_SIG_reg[2][0]_srl3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      I1 => \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\,
      I2 => start_once_reg,
      O => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\
    );
\ap_done_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => ap_done_reg_0,
      I2 => ap_rst_n,
      I3 => xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
      O => ap_done_reg_reg
    );
grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF33FF02"
    )
        port map (
      I0 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(0),
      I1 => \^shiftreg_ce\,
      I2 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0,
      I3 => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
      I4 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      O => \ap_CS_fsm_reg[1]\
    );
\internal_empty_n_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__14_n_0\,
      I1 => mOutPtr(2),
      I2 => \mOutPtr[2]_i_2__4_n_0\,
      I3 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__12_n_0\
    );
\internal_empty_n_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \internal_empty_n_i_3__2_n_0\,
      I2 => mOutPtr(1),
      O => \internal_empty_n_i_2__14_n_0\
    );
\internal_empty_n_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888888"
    )
        port map (
      I0 => \mOutPtr_reg[2]_0\(1),
      I1 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I2 => start_once_reg,
      I3 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      I4 => \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\,
      O => \internal_empty_n_i_3__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__12_n_0\,
      Q => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\,
      I2 => \internal_full_n_i_2__17_n_0\,
      I3 => \mOutPtr[2]_i_2__4_n_0\,
      I4 => \mOutPtr_reg[2]_0\(1),
      I5 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      O => \internal_full_n_i_1__11_n_0\
    );
\internal_full_n_i_2__17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(2),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__17_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__11_n_0\,
      Q => \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777877788887888"
    )
        port map (
      I0 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I1 => \mOutPtr_reg[2]_0\(1),
      I2 => \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\,
      I3 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      I4 => start_once_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BADFDFDF45202020"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => start_once_reg,
      I2 => \SRL_SIG_reg[2][0]_srl3_i_4_n_0\,
      I3 => \mOutPtr_reg[2]_0\(1),
      I4 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => srcMat_2_c_empty_n,
      I2 => Q(0),
      I3 => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
      I4 => srcMat_1_c_empty_n,
      O => E(0)
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => srcMat_2_c_empty_n,
      I2 => Q(0),
      I3 => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
      I4 => srcMat_1_c_empty_n,
      O => internal_empty_n_reg_0
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => \^shiftreg_ce\,
      I1 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I2 => \mOutPtr_reg[2]_0\(0),
      I3 => cols_cast_loc_c_empty_n,
      I4 => rows_cast_loc_c_empty_n,
      I5 => ap_done_reg,
      O => internal_empty_n_reg_1(0)
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => \mOutPtr[2]_i_2__4_n_0\,
      I3 => \mOutPtr_reg[2]_0\(1),
      I4 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^start_for_hlsstrm2axistrm_32_32_32_1_1_8_256_u0_full_n\,
      I1 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      I2 => start_once_reg,
      O => \mOutPtr[2]_i_2__4_n_0\
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \^hlsstrm2axistrm_32_32_32_1_1_8_256_u0_ap_start\,
      I1 => \mOutPtr_reg[2]_0\(0),
      I2 => cols_cast_loc_c_empty_n,
      I3 => rows_cast_loc_c_empty_n,
      I4 => ap_done_reg,
      I5 => \^shiftreg_ce\,
      O => internal_empty_n_reg_2
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0 is
  port (
    start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n : out STD_LOGIC;
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0 is
  signal \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\ : STD_LOGIC;
  signal internal_empty_n_i_1_n_0 : STD_LOGIC;
  signal \internal_empty_n_i_2__2_n_0\ : STD_LOGIC;
  signal internal_full_n_i_1_n_0 : STD_LOGIC;
  signal \internal_full_n_i_2__12_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr0__13\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3_n_0\ : STD_LOGIC;
  signal \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3\ : label is "soft_lutpair104";
begin
  hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start <= \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\;
  start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n <= \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\;
internal_empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A000E0E0E0E0"
    )
        port map (
      I0 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      I1 => \mOutPtr0__13\,
      I2 => ap_rst_n,
      I3 => mOutPtr(2),
      I4 => \internal_empty_n_i_2__2_n_0\,
      I5 => mOutPtr110_out,
      O => internal_empty_n_i_1_n_0
    );
\internal_empty_n_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__2_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_empty_n_i_1_n_0,
      Q => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      R => '0'
    );
internal_full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFAAAAAAAA"
    )
        port map (
      I0 => \internal_full_n_i_2__12_n_0\,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => mOutPtr(2),
      I4 => \mOutPtr0__13\,
      I5 => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      O => internal_full_n_i_1_n_0
    );
\internal_full_n_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88880888FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg[0]_0\(0),
      I1 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      I3 => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      I4 => start_once_reg,
      I5 => ap_rst_n,
      O => \internal_full_n_i_2__12_n_0\
    );
internal_full_n_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000000"
    )
        port map (
      I0 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => start_once_reg,
      I3 => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      I4 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      O => \mOutPtr0__13\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_i_1_n_0,
      Q => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7877777787888888"
    )
        port map (
      I0 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      I1 => \mOutPtr_reg[0]_0\(0),
      I2 => start_once_reg,
      I3 => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      I4 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9F60"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr110_out,
      I2 => \mOutPtr[2]_i_3_n_0\,
      I3 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7FF1800"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr110_out,
      I3 => \mOutPtr[2]_i_3_n_0\,
      I4 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BF000000"
    )
        port map (
      I0 => start_once_reg,
      I1 => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      I3 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      I4 => \mOutPtr_reg[0]_0\(0),
      O => mOutPtr110_out
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7080808"
    )
        port map (
      I0 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      I1 => \^start_for_hlsstrm2xfmat_32_0_32_32_1_1024_u0_full_n\,
      I2 => start_once_reg,
      I3 => \mOutPtr_reg[0]_0\(0),
      I4 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_ap_start\,
      O => \mOutPtr[2]_i_3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => \mOutPtr_reg[0]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => \mOutPtr_reg[0]_1\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => \mOutPtr_reg[0]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0 is
  port (
    start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n : out STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Block_split1_proc12_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_Threshold_0_0_32_32_1_U0_full_n : in STD_LOGIC;
    start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0 is
  signal int_ap_idle_i_2_n_0 : STD_LOGIC;
  signal \internal_empty_n_i_1__23_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__9_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__23_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__11_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^start_for_xfmat2axistrm_32_0_32_32_1_u0_full_n\ : STD_LOGIC;
  signal \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__9\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__11\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair191";
begin
  start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n <= \^start_for_xfmat2axistrm_32_0_32_32_1_u0_full_n\;
  xfMat2axiStrm_32_0_32_32_1_U0_ap_start <= \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\;
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000057777777"
    )
        port map (
      I0 => Block_split1_proc12_U0_ap_start,
      I1 => start_once_reg,
      I2 => start_for_Threshold_0_0_32_32_1_U0_full_n,
      I3 => \^start_for_xfmat2axistrm_32_0_32_32_1_u0_full_n\,
      I4 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
      I5 => int_ap_idle_i_2_n_0,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBFFFFF"
    )
        port map (
      I0 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      I1 => Q(0),
      I2 => int_ap_idle_reg(0),
      I3 => Threshold_0_0_32_32_1_U0_ap_start,
      I4 => int_ap_idle_reg_0(0),
      I5 => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      O => int_ap_idle_i_2_n_0
    );
\internal_empty_n_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__9_n_0\,
      I1 => mOutPtr(2),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__23_n_0\
    );
\internal_empty_n_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => internal_empty_n_reg_0,
      O => \internal_empty_n_i_2__9_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__23_n_0\,
      Q => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFFD5DDD5DDD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^start_for_xfmat2axistrm_32_0_32_32_1_u0_full_n\,
      I2 => \internal_full_n_i_2__11_n_0\,
      I3 => \mOutPtr_reg[1]_0\,
      I4 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I5 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      O => \internal_full_n_i_1__23_n_0\
    );
\internal_full_n_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => mOutPtr(2),
      O => \internal_full_n_i_2__11_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__23_n_0\,
      Q => \^start_for_xfmat2axistrm_32_0_32_32_1_u0_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[1]_0\,
      I2 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I3 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[1]_0\,
      I3 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I4 => \^xfmat2axistrm_32_0_32_32_1_u0_ap_start\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \ap_return_preg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc is
begin
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(0),
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(10),
      Q => ap_return_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(11),
      Q => ap_return_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(12),
      Q => ap_return_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(13),
      Q => ap_return_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(14),
      Q => ap_return_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(15),
      Q => ap_return_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(16),
      Q => ap_return_preg(16),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(17),
      Q => ap_return_preg(17),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(18),
      Q => ap_return_preg(18),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(19),
      Q => ap_return_preg(19),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(1),
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(20),
      Q => ap_return_preg(20),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(21),
      Q => ap_return_preg(21),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(22),
      Q => ap_return_preg(22),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(23),
      Q => ap_return_preg(23),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(24),
      Q => ap_return_preg(24),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(25),
      Q => ap_return_preg(25),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(26),
      Q => ap_return_preg(26),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(27),
      Q => ap_return_preg(27),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(28),
      Q => ap_return_preg(28),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(29),
      Q => ap_return_preg(29),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(2),
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(30),
      Q => ap_return_preg(30),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(31),
      Q => ap_return_preg(31),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(3),
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(4),
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(5),
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(6),
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(7),
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(8),
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => shiftReg_ce,
      D => \ap_return_preg_reg[31]_0\(9),
      Q => ap_return_preg(9),
      R => ap_rst_n_inv
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_reg_0,
      Q => start_once_reg,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S is
  port (
    cols_cast_loc_channel_full_n : out STD_LOGIC;
    cols_cast_loc_channel_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    B : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    ap_rst_n_1 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_channel_write_cols_cast_loc_channel0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_channel_write_cols_cast_loc_channel : in STD_LOGIC;
    ap_sync_reg_channel_write_rows_cast_loc_channel_reg : in STD_LOGIC;
    rows_cast_loc_channel_full_n : in STD_LOGIC;
    axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S is
  signal \^cols_cast_loc_channel_empty_n\ : STD_LOGIC;
  signal \^cols_cast_loc_channel_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair36";
begin
  cols_cast_loc_channel_empty_n <= \^cols_cast_loc_channel_empty_n\;
  cols_cast_loc_channel_full_n <= \^cols_cast_loc_channel_full_n\;
U_threshold_accel_fifo_w29_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg_25
     port map (
      B(11 downto 0) => B(11 downto 0),
      D(16 downto 0) => D(16 downto 0),
      \SRL_SIG_reg[0][28]_0\(28 downto 0) => \SRL_SIG_reg[0][28]\(28 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_cols_cast_loc_channel0 => ap_sync_channel_write_cols_cast_loc_channel0,
      \b_reg0_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \b_reg0_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
ap_sync_reg_channel_write_cols_cast_loc_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A8A0A0A0A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^cols_cast_loc_channel_full_n\,
      I2 => ap_sync_reg_channel_write_cols_cast_loc_channel,
      I3 => ap_sync_reg_channel_write_rows_cast_loc_channel_reg,
      I4 => rows_cast_loc_channel_full_n,
      I5 => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
      O => ap_rst_n_1
    );
ap_sync_reg_channel_write_rows_cast_loc_channel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020200AA00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^cols_cast_loc_channel_full_n\,
      I2 => ap_sync_reg_channel_write_cols_cast_loc_channel,
      I3 => ap_sync_reg_channel_write_rows_cast_loc_channel_reg,
      I4 => rows_cast_loc_channel_full_n,
      I5 => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
      O => ap_rst_n_0
    );
\internal_empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AA00AAAAAA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => ap_sync_channel_write_cols_cast_loc_channel0,
      I4 => \^cols_cast_loc_channel_empty_n\,
      I5 => Q(0),
      O => \internal_empty_n_i_1__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__3_n_0\,
      Q => \^cols_cast_loc_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF555555FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => ap_sync_channel_write_cols_cast_loc_channel0,
      I4 => \internal_full_n_i_2__4_n_0\,
      I5 => \^cols_cast_loc_channel_full_n\,
      O => \internal_full_n_i_1__3_n_0\
    );
\internal_full_n_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^cols_cast_loc_channel_empty_n\,
      I1 => Q(0),
      O => \internal_full_n_i_2__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__3_n_0\,
      Q => \^cols_cast_loc_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Q(0),
      I1 => \^cols_cast_loc_channel_empty_n\,
      I2 => ap_sync_channel_write_cols_cast_loc_channel0,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_sync_channel_write_cols_cast_loc_channel0,
      I2 => \^cols_cast_loc_channel_empty_n\,
      I3 => Q(0),
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20 is
  port (
    rows_cast_loc_channel_full_n : out STD_LOGIC;
    rows_cast_loc_channel_empty_n : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \SRL_SIG_reg[1][28]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg_reg : in STD_LOGIC;
    ap_sync_reg_channel_write_cols_cast_loc_channel : in STD_LOGIC;
    cols_cast_loc_channel_full_n : in STD_LOGIC;
    axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done : in STD_LOGIC;
    ap_sync_channel_write_rows_cast_loc_channel0 : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20 : entity is "threshold_accel_fifo_w29_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20 is
  signal \internal_empty_n_i_1__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^rows_cast_loc_channel_empty_n\ : STD_LOGIC;
  signal \^rows_cast_loc_channel_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair103";
begin
  rows_cast_loc_channel_empty_n <= \^rows_cast_loc_channel_empty_n\;
  rows_cast_loc_channel_full_n <= \^rows_cast_loc_channel_full_n\;
U_threshold_accel_fifo_w29_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_shiftReg
     port map (
      A(16 downto 0) => A(16 downto 0),
      D(28 downto 0) => D(28 downto 0),
      \SRL_SIG_reg[1][28]_0\(11 downto 0) => \SRL_SIG_reg[1][28]\(11 downto 0),
      ap_clk => ap_clk,
      ap_sync_channel_write_rows_cast_loc_channel0 => ap_sync_channel_write_rows_cast_loc_channel0,
      buff1_reg => \mOutPtr_reg_n_0_[0]\,
      buff1_reg_0 => \mOutPtr_reg_n_0_[1]\
    );
\ap_done_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202AA00000000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_done_reg_reg,
      I2 => \^rows_cast_loc_channel_full_n\,
      I3 => ap_sync_reg_channel_write_cols_cast_loc_channel,
      I4 => cols_cast_loc_channel_full_n,
      I5 => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
      O => ap_rst_n_0
    );
\internal_empty_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAAAAA00AA00"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => ap_sync_channel_write_rows_cast_loc_channel0,
      I4 => Q(0),
      I5 => \^rows_cast_loc_channel_empty_n\,
      O => \internal_empty_n_i_1__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__4_n_0\,
      Q => \^rows_cast_loc_channel_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFF555555FF"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => ap_sync_channel_write_rows_cast_loc_channel0,
      I4 => internal_full_n_reg_0,
      I5 => \^rows_cast_loc_channel_full_n\,
      O => \internal_full_n_i_1__4_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__4_n_0\,
      Q => \^rows_cast_loc_channel_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^rows_cast_loc_channel_empty_n\,
      I1 => Q(0),
      I2 => ap_sync_channel_write_rows_cast_loc_channel0,
      I3 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_sync_channel_write_rows_cast_loc_channel0,
      I2 => Q(0),
      I3 => \^rows_cast_loc_channel_empty_n\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x is
  port (
    srcMat_2_c_full_n : out STD_LOGIC;
    srcMat_2_c_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    cols_cast_loc_c_full_n : in STD_LOGIC;
    srcMat_1_c_full_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    rows_cast_loc_c_full_n : in STD_LOGIC;
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg : in STD_LOGIC;
    start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x is
  signal \internal_empty_n_i_1__7_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^srcmat_2_c_empty_n\ : STD_LOGIC;
  signal \^srcmat_2_c_full_n\ : STD_LOGIC;
  signal start_once_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair203";
begin
  srcMat_2_c_empty_n <= \^srcmat_2_c_empty_n\;
  srcMat_2_c_full_n <= \^srcmat_2_c_full_n\;
U_threshold_accel_fifo_w29_d2_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x_shiftReg
     port map (
      D(28 downto 0) => D(28 downto 0),
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][28]_0\(28 downto 0) => \SRL_SIG_reg[0][28]\(28 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => internal_full_n_reg_0,
      I3 => shiftReg_ce,
      I4 => \^srcmat_2_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__7_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__7_n_0\,
      Q => \^srcmat_2_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^srcmat_2_c_full_n\,
      I3 => shiftReg_ce,
      I4 => internal_full_n_reg_0,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__6_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__6_n_0\,
      Q => \^srcmat_2_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__0_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__0_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BB80"
    )
        port map (
      I0 => start_once_reg_i_2_n_0,
      I1 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      I2 => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
      I3 => start_once_reg,
      O => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg
    );
start_once_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF7FFFFF"
    )
        port map (
      I0 => \^srcmat_2_c_full_n\,
      I1 => cols_cast_loc_c_full_n,
      I2 => srcMat_1_c_full_n,
      I3 => ap_done_reg,
      I4 => rows_cast_loc_c_full_n,
      O => start_once_reg_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S is
  port (
    dstMat_2_c_full_n : out STD_LOGIC;
    dstMat_2_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \cols_reg_861_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \mOutPtr_reg[2]_1\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S is
  signal \^dstmat_2_c_empty_n\ : STD_LOGIC;
  signal \^dstmat_2_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__1_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__0\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__1\ : label is "soft_lutpair40";
begin
  dstMat_2_c_empty_n <= \^dstmat_2_c_empty_n\;
  dstMat_2_c_full_n <= \^dstmat_2_c_full_n\;
U_threshold_accel_fifo_w29_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \cols_reg_861_reg[0]\ => \^dstmat_2_c_full_n\,
      \cols_reg_861_reg[28]\(28 downto 0) => \cols_reg_861_reg[28]\(28 downto 0),
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(28 downto 0) => \out\(28 downto 0)
    );
\internal_empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => \internal_empty_n_i_2__0_n_0\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^dstmat_2_c_empty_n\,
      I5 => \mOutPtr_reg[2]_0\,
      O => \internal_empty_n_i_1__1_n_0\
    );
\internal_empty_n_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__0_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__1_n_0\,
      Q => \^dstmat_2_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F557F557F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__1_n_0\,
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I3 => \^dstmat_2_c_full_n\,
      I4 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I5 => \^dstmat_2_c_empty_n\,
      O => \internal_full_n_i_1__1_n_0\
    );
\internal_full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__1_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__1_n_0\,
      Q => \^dstmat_2_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dstmat_2_c_empty_n\,
      I1 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I2 => \^dstmat_2_c_full_n\,
      I3 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I2 => \^dstmat_2_c_full_n\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^dstmat_2_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^dstmat_2_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => \mOutPtr_reg[2]_1\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => \mOutPtr_reg[2]_1\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => \mOutPtr_reg[2]_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x is
  port (
    cols_cast_loc_c_full_n : out STD_LOGIC;
    cols_cast_loc_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \cols_cast_loc_read_reg_221_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x is
  signal \^cols_cast_loc_c_empty_n\ : STD_LOGIC;
  signal \^cols_cast_loc_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__9_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__3_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__9_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__3\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__7\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_1__0\ : label is "soft_lutpair195";
begin
  cols_cast_loc_c_empty_n <= \^cols_cast_loc_c_empty_n\;
  cols_cast_loc_c_full_n <= \^cols_cast_loc_c_full_n\;
U_threshold_accel_fifo_w29_d3_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg_11
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \cols_cast_loc_read_reg_221_reg[28]\(28 downto 0) => \cols_cast_loc_read_reg_221_reg[28]\(28 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(28 downto 0) => \out\(28 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__3_n_0\,
      I1 => mOutPtr(2),
      I2 => internal_full_n_reg_0,
      I3 => shiftReg_ce,
      I4 => \^cols_cast_loc_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__9_n_0\
    );
\internal_empty_n_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \internal_empty_n_i_2__3_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__9_n_0\,
      Q => \^cols_cast_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(0),
      I1 => mOutPtr(1),
      I2 => \^cols_cast_loc_c_full_n\,
      I3 => ap_rst_n,
      I4 => internal_full_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__9_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__9_n_0\,
      Q => \^cols_cast_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__2_n_0\
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__7_n_0\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => mOutPtr(0),
      O => \mOutPtr[2]_i_1__0_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__2_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__7_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_1__0_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6 is
  port (
    rows_cast_loc_c_full_n : out STD_LOGIC;
    rows_cast_loc_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \rows_cast_loc_read_reg_216_reg[28]\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6 : entity is "threshold_accel_fifo_w29_d3_S_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6 is
  signal \internal_empty_n_i_1__8_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__4_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__8_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \^rows_cast_loc_c_empty_n\ : STD_LOGIC;
  signal \^rows_cast_loc_c_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__8\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__3\ : label is "soft_lutpair200";
begin
  rows_cast_loc_c_empty_n <= \^rows_cast_loc_c_empty_n\;
  rows_cast_loc_c_full_n <= \^rows_cast_loc_c_full_n\;
U_threshold_accel_fifo_w29_d3_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_shiftReg
     port map (
      Q(2 downto 0) => mOutPtr(2 downto 0),
      ap_clk => ap_clk,
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(28 downto 0) => \out\(28 downto 0),
      \rows_cast_loc_read_reg_216_reg[28]\(28 downto 0) => \rows_cast_loc_read_reg_216_reg[28]\(28 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEE0E0000000000"
    )
        port map (
      I0 => \internal_empty_n_i_2__4_n_0\,
      I1 => mOutPtr(2),
      I2 => internal_empty_n_reg_0,
      I3 => shiftReg_ce,
      I4 => \^rows_cast_loc_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__8_n_0\
    );
\internal_empty_n_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \internal_empty_n_i_2__4_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__8_n_0\,
      Q => \^rows_cast_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFD0FFFFFFF0FF"
    )
        port map (
      I0 => shiftReg_addr(0),
      I1 => mOutPtr(1),
      I2 => \^rows_cast_loc_c_full_n\,
      I3 => ap_rst_n,
      I4 => internal_empty_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__8_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__8_n_0\,
      Q => \^rows_cast_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__1_n_0\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => \mOutPtr_reg[2]_0\,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_1__8_n_0\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A69A"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => mOutPtr(0),
      O => \mOutPtr[2]_i_2__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__8_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__3_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S is
  port (
    strm_full_n : out STD_LOGIC;
    strm_empty_n : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \mOutPtr_reg[0]_1\ : out STD_LOGIC;
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    p_25_in : in STD_LOGIC;
    p_26_in : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\ : in STD_LOGIC;
    \mOutPtr_reg[1]_2\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S is
  signal \internal_empty_n_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_1\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  signal \^strm_empty_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[0]_1\ <= \^moutptr_reg[0]_1\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
  strm_empty_n <= \^strm_empty_n\;
U_threshold_accel_fifo_w32_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_shiftReg
     port map (
      D(31 downto 0) => D(31 downto 0),
      E(0) => E(0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\ => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\ => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\
    );
\internal_empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A0AAA0AAA0AAA0A"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^moutptr_reg[0]_0\,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^strm_empty_n\,
      I4 => p_25_in,
      I5 => p_26_in,
      O => \internal_empty_n_i_1__5_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__5_n_0\,
      Q => \^strm_empty_n\,
      R => '0'
    );
\internal_full_n_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^moutptr_reg[0]_1\,
      I1 => \^moutptr_reg[1]_0\,
      O => \^moutptr_reg[0]_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => internal_full_n_reg_0,
      Q => strm_full_n,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80807F"
    )
        port map (
      I0 => \^strm_empty_n\,
      I1 => p_25_in,
      I2 => p_26_in,
      I3 => \mOutPtr_reg[1]_1\,
      I4 => \^moutptr_reg[0]_1\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BDDDDDDD42222222"
    )
        port map (
      I0 => \^moutptr_reg[0]_1\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => p_26_in,
      I3 => p_25_in,
      I4 => \^strm_empty_n\,
      I5 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \^moutptr_reg[0]_1\,
      S => \mOutPtr_reg[1]_2\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \^moutptr_reg[1]_0\,
      S => \mOutPtr_reg[1]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x is
  port (
    xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue : out STD_LOGIC;
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \cols_reg_751_reg[28]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    cols_loc_channel_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \SRL_SIG_reg[1][4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[1][31]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \SRL_SIG_reg[0][30]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x is
  signal \internal_empty_n_i_1__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__10_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal shiftReg_ce_0 : STD_LOGIC;
  signal \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\ : STD_LOGIC;
  signal \^xfmat2hlsstrm_32_0_32_32_1_1024_u0_ap_start\ : STD_LOGIC;
begin
  xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue <= \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\;
  xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start <= \^xfmat2hlsstrm_32_0_32_32_1_1024_u0_ap_start\;
U_threshold_accel_fifo_w32_d2_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_10
     port map (
      D(0) => D(0),
      DI(3 downto 0) => DI(3 downto 0),
      E(0) => shiftReg_ce_0,
      Q(28 downto 0) => Q(28 downto 0),
      S(3 downto 0) => S(3 downto 0),
      \SRL_SIG_reg[0][12]_0\(3 downto 0) => \SRL_SIG_reg[0][12]\(3 downto 0),
      \SRL_SIG_reg[0][16]_0\(3 downto 0) => \SRL_SIG_reg[0][16]\(3 downto 0),
      \SRL_SIG_reg[0][20]_0\(3 downto 0) => \SRL_SIG_reg[0][20]\(3 downto 0),
      \SRL_SIG_reg[0][24]_0\(3 downto 0) => \SRL_SIG_reg[0][24]\(3 downto 0),
      \SRL_SIG_reg[0][28]_0\(3 downto 0) => \SRL_SIG_reg[0][28]\(3 downto 0),
      \SRL_SIG_reg[0][30]_0\(1 downto 0) => \SRL_SIG_reg[0][30]\(1 downto 0),
      \SRL_SIG_reg[0][31]_0\ => \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\,
      \SRL_SIG_reg[0][31]_1\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      \SRL_SIG_reg[0][8]_0\(3 downto 0) => \SRL_SIG_reg[0][8]\(3 downto 0),
      \SRL_SIG_reg[1][12]_0\(3 downto 0) => \SRL_SIG_reg[1][12]\(3 downto 0),
      \SRL_SIG_reg[1][16]_0\(3 downto 0) => \SRL_SIG_reg[1][16]\(3 downto 0),
      \SRL_SIG_reg[1][20]_0\(3 downto 0) => \SRL_SIG_reg[1][20]\(3 downto 0),
      \SRL_SIG_reg[1][24]_0\(3 downto 0) => \SRL_SIG_reg[1][24]\(3 downto 0),
      \SRL_SIG_reg[1][28]_0\(3 downto 0) => \SRL_SIG_reg[1][28]\(3 downto 0),
      \SRL_SIG_reg[1][31]_0\(2 downto 0) => \SRL_SIG_reg[1][31]\(2 downto 0),
      \SRL_SIG_reg[1][4]_0\(3 downto 0) => \SRL_SIG_reg[1][4]\(3 downto 0),
      \SRL_SIG_reg[1][8]_0\(3 downto 0) => \SRL_SIG_reg[1][8]\(3 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      cols_loc_channel_dout(31 downto 0) => cols_loc_channel_dout(31 downto 0),
      \cols_reg_751_reg[11]\(3 downto 0) => \cols_reg_751_reg[11]\(3 downto 0),
      \cols_reg_751_reg[15]\(3 downto 0) => \cols_reg_751_reg[15]\(3 downto 0),
      \cols_reg_751_reg[19]\(3 downto 0) => \cols_reg_751_reg[19]\(3 downto 0),
      \cols_reg_751_reg[23]\(3 downto 0) => \cols_reg_751_reg[23]\(3 downto 0),
      \cols_reg_751_reg[27]\(3 downto 0) => \cols_reg_751_reg[27]\(3 downto 0),
      \cols_reg_751_reg[28]\(0) => \cols_reg_751_reg[28]\(0),
      \cols_reg_751_reg[7]\(3 downto 0) => \cols_reg_751_reg[7]\(3 downto 0),
      shiftReg_ce => shiftReg_ce,
      \sub13_i_i_reg_792_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \sub13_i_i_reg_792_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => shiftReg_ce_0,
      I4 => \^xfmat2hlsstrm_32_0_32_32_1_1024_u0_ap_start\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__10_n_0\,
      Q => \^xfmat2hlsstrm_32_0_32_32_1_1024_u0_ap_start\,
      R => '0'
    );
\internal_full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFA8AAFFFFFFFF"
    )
        port map (
      I0 => \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => shiftReg_ce_0,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__10_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__10_n_0\,
      Q => \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9995666A"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\,
      I2 => shiftReg_ce,
      I3 => ap_done_reg,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEAA57FF0155A800"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => ap_done_reg,
      I2 => shiftReg_ce,
      I3 => \^xfmat2axistrm_32_0_32_32_1_block_split3_proc_u0_ap_continue\,
      I4 => \mOutPtr_reg[1]_0\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0 is
  port (
    in_mat_cols_c10_full_n : out STD_LOGIC;
    in_mat_cols_c10_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    in_mat_rows_c9_full_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0 is
  signal \^in_mat_cols_c10_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c10_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__17_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__13_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__13\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__7\ : label is "soft_lutpair180";
begin
  in_mat_cols_c10_empty_n <= \^in_mat_cols_c10_empty_n\;
  in_mat_cols_c10_full_n <= \^in_mat_cols_c10_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_17
     port map (
      D(15 downto 0) => D(15 downto 0),
      Q(0) => Q(0),
      \SRL_SIG_reg[0][15]_0\(15 downto 0) => \SRL_SIG_reg[0][15]\(15 downto 0),
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_cols_c10_full_n\,
      ap_clk => ap_clk,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_start => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      \width_reg_177_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \width_reg_177_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\
    );
\internal_empty_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^in_mat_cols_c10_empty_n\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__17_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__17_n_0\,
      Q => \^in_mat_cols_c10_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__13_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_cols_c10_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__17_n_0\
    );
\internal_full_n_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^in_mat_cols_c10_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => \^in_mat_cols_c10_full_n\,
      I3 => E(0),
      O => \internal_full_n_i_2__13_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__17_n_0\,
      Q => \^in_mat_cols_c10_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^in_mat_cols_c10_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => \^in_mat_cols_c10_full_n\,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__7_n_0\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => E(0),
      I2 => \^in_mat_cols_c10_full_n\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^in_mat_cols_c10_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__5_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__7_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__5_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0 is
  port (
    in_mat_cols_c_full_n : out STD_LOGIC;
    in_mat_cols_c_empty_n : out STD_LOGIC;
    dstMat_cols_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0 : entity is "threshold_accel_fifo_w32_d2_S_x0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0 is
  signal \^in_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_cols_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__14_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__14_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__15_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__2\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair181";
begin
  in_mat_cols_c_empty_n <= \^in_mat_cols_c_empty_n\;
  in_mat_cols_c_full_n <= \^in_mat_cols_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_16
     port map (
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_cols_c_full_n\,
      ap_clk => ap_clk,
      dstMat_cols_dout(31 downto 0) => dstMat_cols_dout(31 downto 0),
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^in_mat_cols_c_empty_n\,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__14_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__14_n_0\,
      Q => \^in_mat_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__15_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_cols_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__14_n_0\
    );
\internal_full_n_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^in_mat_cols_c_empty_n\,
      I1 => E(0),
      I2 => \^in_mat_cols_c_full_n\,
      I3 => shiftReg_ce,
      O => \internal_full_n_i_2__15_n_0\
    );
\internal_full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => E(0),
      I1 => \^in_mat_cols_c_empty_n\,
      I2 => shiftReg_ce,
      I3 => \^in_mat_cols_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__14_n_0\,
      Q => \^in_mat_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^in_mat_cols_c_empty_n\,
      I1 => E(0),
      I2 => \^in_mat_cols_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__4_n_0\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \^in_mat_cols_c_full_n\,
      I3 => E(0),
      I4 => \^in_mat_cols_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1 is
  port (
    in_mat_rows_c9_full_n : out STD_LOGIC;
    in_mat_rows_c9_empty_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Threshold_0_0_32_32_1_U0_maxval_read : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    mOutPtr110_out : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in_mat_cols_c10_empty_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    maxval_c_empty_n : in STD_LOGIC;
    thresh_c_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    in_mat_cols_c10_full_n : in STD_LOGIC;
    in_mat_rows_c_empty_n : in STD_LOGIC;
    in_mat_cols_c_empty_n : in STD_LOGIC;
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    axiStrm2xfMat_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1 : entity is "threshold_accel_fifo_w32_d2_S_x0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^threshold_0_0_32_32_1_u0_maxval_read\ : STD_LOGIC;
  signal \^in_mat_rows_c9_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c9_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__16_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__14_n_0\ : STD_LOGIC;
  signal mOutPtr110_out_0 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_V_reg_99[12]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \internal_full_n_i_3__4\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair183";
begin
  E(0) <= \^e\(0);
  Threshold_0_0_32_32_1_U0_maxval_read <= \^threshold_0_0_32_32_1_u0_maxval_read\;
  in_mat_rows_c9_empty_n <= \^in_mat_rows_c9_empty_n\;
  in_mat_rows_c9_full_n <= \^in_mat_rows_c9_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg_14
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][15]_0\ => \^in_mat_rows_c9_full_n\,
      \SRL_SIG_reg[0][15]_1\(0) => \SRL_SIG_reg[0][15]\(0),
      \SRL_SIG_reg[1][15]_0\(15 downto 0) => \SRL_SIG_reg[1][15]\(15 downto 0),
      ap_clk => ap_clk,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_start => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      \height_reg_182_reg[0]\ => \mOutPtr_reg_n_0_[0]\,
      \height_reg_182_reg[0]_0\ => \mOutPtr_reg_n_0_[1]\,
      in_mat_cols_c10_full_n => in_mat_cols_c10_full_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      internal_full_n_reg => \^e\(0)
    );
\ap_CS_fsm[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^in_mat_rows_c9_empty_n\,
      I1 => in_mat_cols_c10_empty_n,
      I2 => Q(0),
      I3 => Threshold_0_0_32_32_1_U0_ap_start,
      I4 => maxval_c_empty_n,
      I5 => thresh_c_empty_n,
      O => \^threshold_0_0_32_32_1_u0_maxval_read\
    );
\i_V_reg_99[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I1 => Q(1),
      O => SR(0)
    );
\internal_empty_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^in_mat_rows_c9_empty_n\,
      I3 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__16_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__16_n_0\,
      Q => \^in_mat_rows_c9_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__14_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_rows_c9_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out_0,
      O => \internal_full_n_i_1__16_n_0\
    );
\internal_full_n_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^in_mat_rows_c9_empty_n\,
      I1 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I2 => \^in_mat_rows_c9_full_n\,
      I3 => \^e\(0),
      O => \internal_full_n_i_2__14_n_0\
    );
\internal_full_n_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I1 => \^in_mat_rows_c9_empty_n\,
      I2 => \^e\(0),
      I3 => \^in_mat_rows_c9_full_n\,
      O => mOutPtr110_out_0
    );
\internal_full_n_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I1 => in_mat_cols_c10_empty_n,
      I2 => \^e\(0),
      I3 => in_mat_cols_c10_full_n,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__16_n_0\,
      Q => \^in_mat_rows_c9_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^in_mat_rows_c9_empty_n\,
      I1 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I2 => \^in_mat_rows_c9_full_n\,
      I3 => \^e\(0),
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__6_n_0\
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \^e\(0),
      I2 => \^in_mat_rows_c9_full_n\,
      I3 => \^threshold_0_0_32_32_1_u0_maxval_read\,
      I4 => \^in_mat_rows_c9_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__4_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__4_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2 is
  port (
    in_mat_rows_c_full_n : out STD_LOGIC;
    in_mat_rows_c_empty_n : out STD_LOGIC;
    dstMat_rows_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    internal_full_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    shiftReg_ce : in STD_LOGIC;
    in_mat_cols_c_full_n : in STD_LOGIC;
    maxval_c_full_n : in STD_LOGIC;
    out_mat_rows_c_full_n : in STD_LOGIC;
    thresh_c_full_n : in STD_LOGIC;
    out_mat_cols_c_full_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2 : entity is "threshold_accel_fifo_w32_d2_S_x0";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2 is
  signal \^in_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^in_mat_rows_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__16_n_0\ : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal \mOutPtr[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_3__1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair185";
begin
  in_mat_rows_c_empty_n <= \^in_mat_rows_c_empty_n\;
  in_mat_rows_c_full_n <= \^in_mat_rows_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_x0_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_shiftReg
     port map (
      \SRL_SIG_reg[0][0]_0\ => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][0]_1\ => \mOutPtr_reg_n_0_[1]\,
      \SRL_SIG_reg[1][0]_0\ => \^in_mat_rows_c_full_n\,
      ap_clk => ap_clk,
      dstMat_rows_dout(31 downto 0) => dstMat_rows_dout(31 downto 0),
      \in\(31 downto 0) => \in\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
int_ap_ready_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^in_mat_rows_c_full_n\,
      I1 => in_mat_cols_c_full_n,
      I2 => maxval_c_full_n,
      I3 => out_mat_rows_c_full_n,
      I4 => thresh_c_full_n,
      I5 => out_mat_cols_c_full_n,
      O => internal_full_n_reg_0
    );
\internal_empty_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2A2A222A2"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_empty_n_reg_0,
      I2 => \^in_mat_rows_c_empty_n\,
      I3 => E(0),
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \mOutPtr_reg_n_0_[0]\,
      O => \internal_empty_n_i_1__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__13_n_0\,
      Q => \^in_mat_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \internal_full_n_i_2__16_n_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \mOutPtr_reg_n_0_[0]\,
      I3 => \^in_mat_rows_c_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__13_n_0\
    );
\internal_full_n_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^in_mat_rows_c_empty_n\,
      I1 => E(0),
      I2 => \^in_mat_rows_c_full_n\,
      I3 => shiftReg_ce,
      O => \internal_full_n_i_2__16_n_0\
    );
\internal_full_n_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => E(0),
      I1 => \^in_mat_rows_c_empty_n\,
      I2 => shiftReg_ce,
      I3 => \^in_mat_rows_c_full_n\,
      O => mOutPtr110_out
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__13_n_0\,
      Q => \^in_mat_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^in_mat_rows_c_empty_n\,
      I1 => E(0),
      I2 => \^in_mat_rows_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1__3_n_0\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => shiftReg_ce,
      I2 => \^in_mat_rows_c_full_n\,
      I3 => E(0),
      I4 => \^in_mat_rows_c_empty_n\,
      I5 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1__3_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7 is
  port (
    srcMat_1_c_full_n : out STD_LOGIC;
    srcMat_1_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    srcMat_1_c_dout : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    srcMat_2_c_empty_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[0][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7 : entity is "threshold_accel_fifo_w32_d2_S_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7 is
  signal \internal_empty_n_i_1__6_n_0\ : STD_LOGIC;
  signal \^internal_empty_n_reg_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__7_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^srcmat_1_c_empty_n\ : STD_LOGIC;
  signal \^srcmat_1_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair202";
begin
  internal_empty_n_reg_0 <= \^internal_empty_n_reg_0\;
  srcMat_1_c_empty_n <= \^srcmat_1_c_empty_n\;
  srcMat_1_c_full_n <= \^srcmat_1_c_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg_9
     port map (
      Q(1) => \mOutPtr_reg_n_0_[1]\,
      Q(0) => \mOutPtr_reg_n_0_[0]\,
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      srcMat_1_c_dout(31 downto 0) => srcMat_1_c_dout(31 downto 0)
    );
\ap_CS_fsm[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^srcmat_1_c_empty_n\,
      I1 => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
      I2 => Q(0),
      I3 => srcMat_2_c_empty_n,
      O => \^internal_empty_n_reg_0\
    );
\internal_empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \^internal_empty_n_reg_0\,
      I3 => shiftReg_ce,
      I4 => \^srcmat_1_c_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__6_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__6_n_0\,
      Q => \^srcmat_1_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFE0F0FFFFFFFF"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^srcmat_1_c_full_n\,
      I3 => shiftReg_ce,
      I4 => \^internal_empty_n_reg_0\,
      I5 => ap_rst_n,
      O => \internal_full_n_i_1__7_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__7_n_0\,
      Q => \^srcmat_1_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_2_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8 is
  port (
    strm_full_n : out STD_LOGIC;
    strm_empty_n : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_empty_n_reg_0 : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8 : entity is "threshold_accel_fifo_w32_d2_S_x";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8 is
  signal \internal_empty_n_i_1__11_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__12_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^strm_empty_n\ : STD_LOGIC;
  signal \^strm_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair223";
begin
  strm_empty_n <= \^strm_empty_n\;
  strm_full_n <= \^strm_full_n\;
U_threshold_accel_fifo_w32_d2_S_x_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_shiftReg
     port map (
      \B_V_data_1_payload_A_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \B_V_data_1_payload_A_reg[0]_0\ => \mOutPtr_reg_n_0_[0]\,
      D(31 downto 0) => D(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEF0F0000000000"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[1]\,
      I1 => \mOutPtr_reg_n_0_[0]\,
      I2 => internal_empty_n_reg_0,
      I3 => shiftReg_ce,
      I4 => \^strm_empty_n\,
      I5 => ap_rst_n,
      O => \internal_empty_n_i_1__11_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__11_n_0\,
      Q => \^strm_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD5FFFFDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^strm_full_n\,
      I2 => \mOutPtr_reg_n_0_[1]\,
      I3 => \mOutPtr_reg_n_0_[0]\,
      I4 => internal_empty_n_reg_0,
      I5 => shiftReg_ce,
      O => \internal_full_n_i_1__12_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__12_n_0\,
      Q => \^strm_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => shiftReg_ce,
      I1 => internal_empty_n_reg_0,
      I2 => \mOutPtr_reg_n_0_[0]\,
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DB24"
    )
        port map (
      I0 => \mOutPtr_reg_n_0_[0]\,
      I1 => internal_empty_n_reg_0,
      I2 => shiftReg_ce,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[0]\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S is
  port (
    cols_loc_c_full_n : out STD_LOGIC;
    cols_loc_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \cols_loc_read_reg_845_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S is
  signal \^cols_loc_c_empty_n\ : STD_LOGIC;
  signal \^cols_loc_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__2_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__2_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_empty_n_i_2__1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__2\ : label is "soft_lutpair37";
begin
  cols_loc_c_empty_n <= \^cols_loc_c_empty_n\;
  cols_loc_c_full_n <= \^cols_loc_c_full_n\;
U_threshold_accel_fifo_w32_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg_24
     port map (
      ap_clk => ap_clk,
      buff1_reg => \^cols_loc_c_full_n\,
      \cols_loc_read_reg_845_reg[31]\(31 downto 0) => \cols_loc_read_reg_845_reg[31]\(31 downto 0),
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0)
    );
\internal_empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => \internal_empty_n_i_2__1_n_0\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^cols_loc_c_empty_n\,
      I5 => \mOutPtr_reg[2]_0\,
      O => \internal_empty_n_i_1__2_n_0\
    );
\internal_empty_n_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => \internal_empty_n_i_2__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__2_n_0\,
      Q => \^cols_loc_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F557F557F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__2_n_0\,
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I3 => \^cols_loc_c_full_n\,
      I4 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I5 => \^cols_loc_c_empty_n\,
      O => \internal_full_n_i_1__2_n_0\
    );
\internal_full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__2_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__2_n_0\,
      Q => \^cols_loc_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^cols_loc_c_empty_n\,
      I1 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I2 => \^cols_loc_c_full_n\,
      I3 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I2 => \^cols_loc_c_full_n\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^cols_loc_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^cols_loc_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19 is
  port (
    dstMat_1_c_full_n : out STD_LOGIC;
    dstMat_1_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read : in STD_LOGIC;
    \mOutPtr_reg[2]_0\ : in STD_LOGIC;
    \rows_reg_856_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \mOutPtr_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19 : entity is "threshold_accel_fifo_w32_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19 is
  signal \^dstmat_1_c_empty_n\ : STD_LOGIC;
  signal \^dstmat_1_c_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__0_n_0\ : STD_LOGIC;
  signal internal_empty_n_i_2_n_0 : STD_LOGIC;
  signal \internal_full_n_i_1__0_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__0_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of internal_empty_n_i_2 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__0\ : label is "soft_lutpair38";
begin
  dstMat_1_c_empty_n <= \^dstmat_1_c_empty_n\;
  dstMat_1_c_full_n <= \^dstmat_1_c_full_n\;
U_threshold_accel_fifo_w32_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_shiftReg
     port map (
      ap_clk => ap_clk,
      buff1_reg => \^dstmat_1_c_full_n\,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \out\(31 downto 0) => \out\(31 downto 0),
      \rows_reg_856_reg[31]\(31 downto 0) => \rows_reg_856_reg[31]\(31 downto 0)
    );
\internal_empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8AA0000AAAAAAAA"
    )
        port map (
      I0 => ap_rst_n,
      I1 => mOutPtr(2),
      I2 => internal_empty_n_i_2_n_0,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^dstmat_1_c_empty_n\,
      I5 => \mOutPtr_reg[2]_0\,
      O => \internal_empty_n_i_1__0_n_0\
    );
internal_empty_n_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      O => internal_empty_n_i_2_n_0
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__0_n_0\,
      Q => \^dstmat_1_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7F557F557F55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \internal_full_n_i_2__0_n_0\,
      I2 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I3 => \^dstmat_1_c_full_n\,
      I4 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I5 => \^dstmat_1_c_empty_n\,
      O => \internal_full_n_i_1__0_n_0\
    );
\internal_full_n_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => mOutPtr(2),
      I1 => mOutPtr(1),
      I2 => mOutPtr(0),
      O => \internal_full_n_i_2__0_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__0_n_0\,
      Q => \^dstmat_1_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"87777888"
    )
        port map (
      I0 => \^dstmat_1_c_empty_n\,
      I1 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I2 => \^dstmat_1_c_full_n\,
      I3 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I4 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EA7F7F7F15808080"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      I2 => \^dstmat_1_c_full_n\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^dstmat_1_c_empty_n\,
      I5 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFF7F7F710080808"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \mOutPtr_reg[2]_0\,
      I3 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      I4 => \^dstmat_1_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => \mOutPtr_reg[0]_0\
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => \mOutPtr_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S is
  port (
    out_mat_cols_c_full_n : out STD_LOGIC;
    out_mat_cols_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S is
  signal \internal_empty_n_i_1__25_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__11_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_3__1_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__25_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^out_mat_cols_c_empty_n\ : STD_LOGIC;
  signal \^out_mat_cols_c_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  out_mat_cols_c_empty_n <= \^out_mat_cols_c_empty_n\;
  out_mat_cols_c_full_n <= \^out_mat_cols_c_full_n\;
U_threshold_accel_fifo_w32_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg_12
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__11_n_0\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^out_mat_cols_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__25_n_0\
    );
\internal_empty_n_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => \internal_empty_n_i_3__1_n_0\,
      O => \internal_empty_n_i_2__11_n_0\
    );
\internal_empty_n_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^out_mat_cols_c_empty_n\,
      I1 => Q(0),
      I2 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I3 => out_mat_rows_c_empty_n,
      I4 => shiftReg_ce,
      O => \internal_empty_n_i_3__1_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__25_n_0\,
      Q => \^out_mat_cols_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_mat_cols_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__25_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__25_n_0\,
      Q => \^out_mat_cols_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => out_mat_rows_c_empty_n,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I2 => Q(0),
      I3 => \^out_mat_cols_c_empty_n\,
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^out_mat_cols_c_empty_n\,
      I3 => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^out_mat_cols_c_empty_n\,
      I4 => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4 is
  port (
    out_mat_rows_c_full_n : out STD_LOGIC;
    out_mat_rows_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    internal_empty_n_reg_1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4 : entity is "threshold_accel_fifo_w32_d4_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4 is
  signal \internal_empty_n_i_1__24_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__10_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__24_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__8_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^out_mat_rows_c_empty_n\ : STD_LOGIC;
  signal \^out_mat_rows_c_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \internal_full_n_i_2__8\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \internal_full_n_i_2__9\ : label is "soft_lutpair188";
begin
  out_mat_rows_c_empty_n <= \^out_mat_rows_c_empty_n\;
  out_mat_rows_c_full_n <= \^out_mat_rows_c_full_n\;
U_threshold_accel_fifo_w32_d4_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(31 downto 0) => \in\(31 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[1]\(0) => shiftReg_addr(1),
      \out\(31 downto 0) => \out\(31 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__10_n_0\,
      I1 => mOutPtr(2),
      I2 => shiftReg_ce,
      I3 => \^out_mat_rows_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__24_n_0\
    );
\internal_empty_n_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => internal_empty_n_reg_1,
      O => \internal_empty_n_i_2__10_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__24_n_0\,
      Q => \^out_mat_rows_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^out_mat_rows_c_full_n\,
      I2 => mOutPtr(0),
      I3 => shiftReg_addr(1),
      I4 => shiftReg_ce,
      I5 => \internal_full_n_i_2__8_n_0\,
      O => \internal_full_n_i_1__24_n_0\
    );
\internal_full_n_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^out_mat_rows_c_empty_n\,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I2 => out_mat_cols_c_empty_n,
      I3 => Q(0),
      O => \internal_full_n_i_2__8_n_0\
    );
\internal_full_n_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^out_mat_rows_c_empty_n\,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I2 => Q(0),
      I3 => out_mat_cols_c_empty_n,
      O => internal_empty_n_reg_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__24_n_0\,
      Q => \^out_mat_rows_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF7FFF8000"
    )
        port map (
      I0 => \^out_mat_rows_c_empty_n\,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I2 => out_mat_cols_c_empty_n,
      I3 => Q(0),
      I4 => shiftReg_ce,
      I5 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
      I3 => \^out_mat_rows_c_empty_n\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
      I4 => \^out_mat_rows_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S is
  port (
    \mOutPtr_reg[1]_0\ : out STD_LOGIC;
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    in_mat_data_full_n : out STD_LOGIC;
    in_mat_data_empty_n : out STD_LOGIC;
    in_mat_data_dout : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    shiftReg_addr : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S is
  signal \^in_mat_data_empty_n\ : STD_LOGIC;
  signal \^in_mat_data_full_n\ : STD_LOGIC;
  signal \internal_empty_n_i_1__15_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__15_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \^moutptr_reg[1]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \icmp_ln886_reg_205[0]_i_11\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__3\ : label is "soft_lutpair182";
begin
  in_mat_data_empty_n <= \^in_mat_data_empty_n\;
  in_mat_data_full_n <= \^in_mat_data_full_n\;
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  \mOutPtr_reg[1]_0\ <= \^moutptr_reg[1]_0\;
U_threshold_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg_15
     port map (
      D(7 downto 0) => D(7 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      \icmp_ln886_reg_205[0]_i_6\ => \^moutptr_reg[0]_0\,
      \icmp_ln886_reg_205[0]_i_6_0\ => \^moutptr_reg[1]_0\,
      in_mat_data_dout(3 downto 0) => in_mat_data_dout(3 downto 0)
    );
\icmp_ln886_reg_205[0]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => \^moutptr_reg[1]_0\,
      O => shiftReg_addr
    );
\internal_empty_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^in_mat_data_empty_n\,
      I1 => \mOutPtr_reg[1]_1\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \^moutptr_reg[1]_0\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__15_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__15_n_0\,
      Q => \^in_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_1\,
      I1 => \^moutptr_reg[1]_0\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^in_mat_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__15_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__15_n_0\,
      Q => \^in_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^moutptr_reg[1]_0\,
      O => \mOutPtr[1]_i_1__3_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__3_n_0\,
      Q => \^moutptr_reg[1]_0\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3 is
  port (
    \mOutPtr_reg[0]_0\ : out STD_LOGIC;
    out_mat_data_full_n : out STD_LOGIC;
    out_mat_data_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    mOutPtr110_out : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    \SRL_SIG_reg[0][7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3 : entity is "threshold_accel_fifo_w8_d2_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3 is
  signal \internal_empty_n_i_1__18_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__18_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \^moutptr_reg[0]_0\ : STD_LOGIC;
  signal \mOutPtr_reg_n_0_[1]\ : STD_LOGIC;
  signal \^out_mat_data_empty_n\ : STD_LOGIC;
  signal \^out_mat_data_full_n\ : STD_LOGIC;
begin
  \mOutPtr_reg[0]_0\ <= \^moutptr_reg[0]_0\;
  out_mat_data_empty_n <= \^out_mat_data_empty_n\;
  out_mat_data_full_n <= \^out_mat_data_full_n\;
U_threshold_accel_fifo_w8_d2_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_shiftReg
     port map (
      D(7 downto 0) => D(7 downto 0),
      \SRL_SIG_reg[0][0]_0\ => \SRL_SIG_reg[0][0]\,
      \SRL_SIG_reg[0][7]_0\(7 downto 0) => \SRL_SIG_reg[0][7]\(7 downto 0),
      ap_clk => ap_clk,
      shiftReg_ce => shiftReg_ce,
      \tmp_V_reg_894_reg[0]\ => \mOutPtr_reg_n_0_[1]\,
      \tmp_V_reg_894_reg[7]\ => \^moutptr_reg[0]_0\
    );
\internal_empty_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0E0A0E0A0E000E0"
    )
        port map (
      I0 => \^out_mat_data_empty_n\,
      I1 => \mOutPtr_reg[1]_0\,
      I2 => ap_rst_n,
      I3 => mOutPtr110_out,
      I4 => \mOutPtr_reg_n_0_[1]\,
      I5 => \^moutptr_reg[0]_0\,
      O => \internal_empty_n_i_1__18_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__18_n_0\,
      Q => \^out_mat_data_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD00FFFF"
    )
        port map (
      I0 => \mOutPtr_reg[1]_0\,
      I1 => \mOutPtr_reg_n_0_[1]\,
      I2 => \^moutptr_reg[0]_0\,
      I3 => \^out_mat_data_full_n\,
      I4 => ap_rst_n,
      I5 => mOutPtr110_out,
      O => \internal_full_n_i_1__18_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__18_n_0\,
      Q => \^out_mat_data_full_n\,
      R => '0'
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9B64"
    )
        port map (
      I0 => \^moutptr_reg[0]_0\,
      I1 => mOutPtr110_out,
      I2 => \mOutPtr_reg[1]_0\,
      I3 => \mOutPtr_reg_n_0_[1]\,
      O => \mOutPtr[1]_i_1__6_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr_reg[0]_1\,
      Q => \^moutptr_reg[0]_0\,
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1__6_n_0\,
      Q => \mOutPtr_reg_n_0_[1]\,
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S is
  port (
    maxval_c_full_n : out STD_LOGIC;
    maxval_c_empty_n : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S is
  signal \internal_empty_n_i_1__21_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__13_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__21_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^maxval_c_empty_n\ : STD_LOGIC;
  signal \^maxval_c_full_n\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair187";
begin
  maxval_c_empty_n <= \^maxval_c_empty_n\;
  maxval_c_full_n <= \^maxval_c_full_n\;
U_threshold_accel_fifo_w8_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg_13
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__13_n_0\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => shiftReg_ce,
      I3 => \^maxval_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__21_n_0\
    );
\internal_empty_n_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n_i_2__13_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__21_n_0\,
      Q => \^maxval_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^maxval_c_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => internal_full_n_reg_0,
      O => \internal_full_n_i_1__21_n_0\
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__21_n_0\,
      Q => \^maxval_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => Threshold_0_0_32_32_1_U0_maxval_read,
      I1 => \^maxval_c_empty_n\,
      I2 => shiftReg_ce,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => \^maxval_c_empty_n\,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => \^maxval_c_empty_n\,
      I4 => Threshold_0_0_32_32_1_U0_maxval_read,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5 is
  port (
    thresh_c_full_n : out STD_LOGIC;
    thresh_c_empty_n : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_maxval_read : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    maxval_c_empty_n : in STD_LOGIC;
    Threshold_0_0_32_32_1_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    in_mat_cols_c10_empty_n : in STD_LOGIC;
    in_mat_rows_c9_empty_n : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5 : entity is "threshold_accel_fifo_w8_d3_S";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5 is
  signal \internal_empty_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_empty_n_i_2__12_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_1__20_n_0\ : STD_LOGIC;
  signal \internal_full_n_i_2__6_n_0\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_0\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1_n_0\ : STD_LOGIC;
  signal shiftReg_addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^thresh_c_empty_n\ : STD_LOGIC;
  signal \^thresh_c_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1\ : label is "soft_lutpair194";
begin
  thresh_c_empty_n <= \^thresh_c_empty_n\;
  thresh_c_full_n <= \^thresh_c_full_n\;
U_threshold_accel_fifo_w8_d3_S_ram: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_shiftReg
     port map (
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      mOutPtr(2 downto 0) => mOutPtr(2 downto 0),
      \mOutPtr_reg[0]\(0) => shiftReg_addr(0),
      \out\(7 downto 0) => \out\(7 downto 0),
      shiftReg_ce => shiftReg_ce
    );
\internal_empty_n_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBF00000"
    )
        port map (
      I0 => \internal_empty_n_i_2__12_n_0\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => shiftReg_ce,
      I3 => \^thresh_c_empty_n\,
      I4 => ap_rst_n,
      O => \internal_empty_n_i_1__20_n_0\
    );
\internal_empty_n_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => mOutPtr(2),
      O => \internal_empty_n_i_2__12_n_0\
    );
internal_empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_empty_n_i_1__20_n_0\,
      Q => \^thresh_c_empty_n\,
      R => '0'
    );
\internal_full_n_i_1__20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFFD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^thresh_c_full_n\,
      I2 => mOutPtr(1),
      I3 => shiftReg_addr(0),
      I4 => shiftReg_ce,
      I5 => \internal_full_n_i_2__6_n_0\,
      O => \internal_full_n_i_1__20_n_0\
    );
\internal_full_n_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^thresh_c_empty_n\,
      I1 => maxval_c_empty_n,
      I2 => Threshold_0_0_32_32_1_U0_ap_start,
      I3 => Q(0),
      I4 => in_mat_cols_c10_empty_n,
      I5 => in_mat_rows_c9_empty_n,
      O => \internal_full_n_i_2__6_n_0\
    );
\internal_full_n_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \^thresh_c_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_ap_start,
      I2 => Q(0),
      I3 => in_mat_cols_c10_empty_n,
      I4 => in_mat_rows_c9_empty_n,
      I5 => maxval_c_empty_n,
      O => internal_empty_n_reg_0
    );
internal_full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \internal_full_n_i_1__20_n_0\,
      Q => \^thresh_c_full_n\,
      R => '0'
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^thresh_c_empty_n\,
      I1 => Threshold_0_0_32_32_1_U0_maxval_read,
      I2 => shiftReg_ce,
      I3 => mOutPtr(0),
      O => \mOutPtr[0]_i_1_n_0\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7771888"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => shiftReg_ce,
      I2 => Threshold_0_0_32_32_1_U0_maxval_read,
      I3 => \^thresh_c_empty_n\,
      I4 => mOutPtr(1),
      O => \mOutPtr[1]_i_1_n_0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FE7F7F7F01808080"
    )
        port map (
      I0 => mOutPtr(1),
      I1 => mOutPtr(0),
      I2 => shiftReg_ce,
      I3 => Threshold_0_0_32_32_1_U0_maxval_read,
      I4 => \^thresh_c_empty_n\,
      I5 => mOutPtr(2),
      O => \mOutPtr[2]_i_1_n_0\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[0]_i_1_n_0\,
      Q => mOutPtr(0),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[1]_i_1_n_0\,
      Q => mOutPtr(1),
      S => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \mOutPtr[2]_i_1_n_0\,
      Q => mOutPtr(2),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    buff1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff2_reg : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \a_reg0_reg[28]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1 is
begin
threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0
     port map (
      D(28 downto 0) => D(28 downto 0),
      Q(0) => Q(0),
      \a_reg0_reg[28]_0\(11 downto 0) => \a_reg0_reg[28]\(11 downto 0),
      ap_clk => ap_clk,
      buff1_reg_0(16 downto 0) => buff1_reg(16 downto 0),
      buff2_reg_0(28 downto 0) => buff2_reg(28 downto 0),
      \out\(16 downto 0) => \out\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 28 downto 0 );
    internal_empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \b_reg0_reg[16]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rows_cast_loc_channel_empty_n : in STD_LOGIC;
    cols_cast_loc_channel_empty_n : in STD_LOGIC;
    \a_reg0_reg[28]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26 : entity is "threshold_accel_mul_29s_29s_29_7_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26 is
begin
threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_Multiplier_0_27
     port map (
      A(16 downto 0) => A(16 downto 0),
      B(11 downto 0) => B(11 downto 0),
      D(28 downto 0) => D(28 downto 0),
      Q(4 downto 0) => Q(4 downto 0),
      \a_reg0_reg[28]_0\(11 downto 0) => \a_reg0_reg[28]\(11 downto 0),
      ap_clk => ap_clk,
      \b_reg0_reg[16]_0\(16 downto 0) => \b_reg0_reg[16]\(16 downto 0),
      cols_cast_loc_channel_empty_n => cols_cast_loc_channel_empty_n,
      internal_empty_n_reg(0) => internal_empty_n_reg(0),
      rows_cast_loc_channel_empty_n => rows_cast_loc_channel_empty_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    cols_loc_channel_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    srcMat_1_c_dout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \a_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1 is
begin
threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1
     port map (
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \a_reg0_reg[31]_0\(14 downto 0) => \a_reg0_reg[31]\(14 downto 0),
      ap_clk => ap_clk,
      cols_loc_channel_dout(31 downto 0) => cols_loc_channel_dout(31 downto 0),
      srcMat_1_c_dout(16 downto 0) => srcMat_1_c_dout(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    buff1_reg : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 14 downto 0 );
    cols_loc_read_reg_845 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \a_reg0_reg[31]\ : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22 : entity is "threshold_accel_mul_32s_32s_32_7_1";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22 is
begin
threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_23
     port map (
      B(14 downto 0) => B(14 downto 0),
      D(31 downto 0) => D(31 downto 0),
      Q(0) => Q(0),
      \a_reg0_reg[31]_0\(14 downto 0) => \a_reg0_reg[31]\(14 downto 0),
      ap_clk => ap_clk,
      buff1_reg_0(16 downto 0) => buff1_reg(16 downto 0),
      cols_loc_read_reg_845(16 downto 0) => cols_loc_read_reg_845(16 downto 0),
      \out\(16 downto 0) => \out\(16 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s is
  port (
    \ap_CS_fsm_reg[9]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    sel : out STD_LOGIC;
    \ap_CS_fsm_reg[10]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \din_assign_reg_245_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    A : in STD_LOGIC_VECTOR ( 16 downto 0 );
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    strm_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    rows_cast_loc_channel_empty_n : in STD_LOGIC;
    cols_cast_loc_channel_empty_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \a_reg0_reg[28]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \din_assign_reg_245_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal add_ln328_fu_123_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \ap_CS_fsm[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal ap_CS_fsm_state7 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0_i_1_n_0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal din_assign_reg_2450 : STD_LOGIC;
  signal grp_fu_110_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal i_reg_99 : STD_LOGIC;
  signal \i_reg_99[0]_i_4_n_0\ : STD_LOGIC;
  signal i_reg_99_reg : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \i_reg_99_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_99_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_99_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln330_fu_192_p2 : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln330_fu_192_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln330_fu_192_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln330_reg_241 : STD_LOGIC;
  signal \icmp_ln330_reg_241[0]_i_1_n_0\ : STD_LOGIC;
  signal loop_count_fu_175_p3 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \loop_count_reg_231[12]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[12]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[12]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[12]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[16]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[16]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[16]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[16]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[20]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[20]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[20]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[20]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[24]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[24]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[24]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[24]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[26]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[26]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[27]_i_1_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[4]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[4]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[4]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[4]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[4]_i_7_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[8]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[8]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[8]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231[8]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_231_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[0]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[10]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[11]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[12]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[13]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[14]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[15]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[16]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[17]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[18]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[19]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[1]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[20]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[21]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[22]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[23]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[24]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[25]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[26]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[27]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[2]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[3]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[4]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[5]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[6]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[7]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[8]\ : STD_LOGIC;
  signal \loop_count_reg_231_reg_n_0_[9]\ : STD_LOGIC;
  signal \^sel\ : STD_LOGIC;
  signal shl_ln_fu_116_p3 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sub_ln328_1_fu_166_p2 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal sub_ln328_fu_137_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal tmp_reg_216 : STD_LOGIC;
  signal \tmp_reg_216_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln328_1_reg_221 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \trunc_ln328_1_reg_221[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[0]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[12]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[12]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[12]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[12]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[16]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[16]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[16]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[16]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[20]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[20]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[20]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[20]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[24]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[24]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[24]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[24]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[26]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[4]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[4]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[4]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[4]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[8]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[8]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[8]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221[8]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_1_reg_221_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln328_2_reg_226 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \trunc_ln328_2_reg_226[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln328_2_reg_226_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln330_fu_192_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln330_fu_192_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln330_fu_192_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln330_fu_192_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln330_fu_192_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loop_count_reg_231_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop_count_reg_231_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg_216_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg_216_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln328_1_reg_221_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln328_1_reg_221_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln328_1_reg_221_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln328_2_reg_226_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_99_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln330_fu_192_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln330_fu_192_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln330_fu_192_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln330_fu_192_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \tmp_reg_216_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_1_reg_221_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln328_2_reg_226_reg[8]_i_1\ : label is 35;
begin
  Q(0) <= \^q\(0);
  sel <= \^sel\;
\SRL_SIG[0][31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => icmp_ln330_reg_241,
      I2 => strm_full_n,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_CS_fsm_pp0_stage0,
      O => E(0)
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln330_fu_192_p2,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"40FF404040404040"
    )
        port map (
      I0 => img_inp_TVALID_int_regslice,
      I1 => icmp_ln330_fu_192_p2,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => strm_full_n,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      I5 => icmp_ln330_reg_241,
      O => \ap_block_pp0_stage0_11001__0\
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__0_n_0\,
      I1 => \ap_CS_fsm_reg_n_0_[2]\,
      I2 => \ap_CS_fsm_reg_n_0_[1]\,
      I3 => \ap_CS_fsm_reg_n_0_[0]\,
      I4 => \ap_CS_fsm[1]_i_3_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state7,
      I1 => \ap_CS_fsm_reg_n_0_[5]\,
      I2 => \ap_CS_fsm_reg_n_0_[4]\,
      I3 => \ap_CS_fsm_reg_n_0_[3]\,
      O => \ap_CS_fsm[1]_i_2__0_n_0\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => ap_CS_fsm_state9,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \^q\(0),
      I4 => cols_cast_loc_channel_empty_n,
      I5 => rows_cast_loc_channel_empty_n,
      O => \ap_CS_fsm[1]_i_3_n_0\
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFB00"
    )
        port map (
      I0 => icmp_ln330_fu_192_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_state9,
      O => ap_NS_fsm(9)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_0_[0]\,
      S => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \^q\(0),
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => ap_CS_fsm_state7,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state7,
      Q => ap_CS_fsm_state8,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => \ap_CS_fsm_reg[0]_0\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_pp0_stage0,
      R => \ap_CS_fsm_reg[0]_0\
    );
ap_enable_reg_pp0_iter0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state9,
      I2 => ap_rst_n,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => icmp_ln330_fu_192_p2,
      O => ap_enable_reg_pp0_iter0_i_1_n_0
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter0_i_1_n_0,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0A0C000C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_rst_n,
      I3 => icmp_ln330_fu_192_p2,
      I4 => ap_CS_fsm_state9,
      I5 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_enable_reg_pp0_iter1_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\din_assign_reg_245[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln330_fu_192_p2,
      O => din_assign_reg_2450
    );
\din_assign_reg_245_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(0),
      Q => \din_assign_reg_245_reg[31]_0\(0),
      R => '0'
    );
\din_assign_reg_245_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(10),
      Q => \din_assign_reg_245_reg[31]_0\(10),
      R => '0'
    );
\din_assign_reg_245_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(11),
      Q => \din_assign_reg_245_reg[31]_0\(11),
      R => '0'
    );
\din_assign_reg_245_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(12),
      Q => \din_assign_reg_245_reg[31]_0\(12),
      R => '0'
    );
\din_assign_reg_245_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(13),
      Q => \din_assign_reg_245_reg[31]_0\(13),
      R => '0'
    );
\din_assign_reg_245_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(14),
      Q => \din_assign_reg_245_reg[31]_0\(14),
      R => '0'
    );
\din_assign_reg_245_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(15),
      Q => \din_assign_reg_245_reg[31]_0\(15),
      R => '0'
    );
\din_assign_reg_245_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(16),
      Q => \din_assign_reg_245_reg[31]_0\(16),
      R => '0'
    );
\din_assign_reg_245_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(17),
      Q => \din_assign_reg_245_reg[31]_0\(17),
      R => '0'
    );
\din_assign_reg_245_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(18),
      Q => \din_assign_reg_245_reg[31]_0\(18),
      R => '0'
    );
\din_assign_reg_245_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(19),
      Q => \din_assign_reg_245_reg[31]_0\(19),
      R => '0'
    );
\din_assign_reg_245_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(1),
      Q => \din_assign_reg_245_reg[31]_0\(1),
      R => '0'
    );
\din_assign_reg_245_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(20),
      Q => \din_assign_reg_245_reg[31]_0\(20),
      R => '0'
    );
\din_assign_reg_245_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(21),
      Q => \din_assign_reg_245_reg[31]_0\(21),
      R => '0'
    );
\din_assign_reg_245_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(22),
      Q => \din_assign_reg_245_reg[31]_0\(22),
      R => '0'
    );
\din_assign_reg_245_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(23),
      Q => \din_assign_reg_245_reg[31]_0\(23),
      R => '0'
    );
\din_assign_reg_245_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(24),
      Q => \din_assign_reg_245_reg[31]_0\(24),
      R => '0'
    );
\din_assign_reg_245_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(25),
      Q => \din_assign_reg_245_reg[31]_0\(25),
      R => '0'
    );
\din_assign_reg_245_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(26),
      Q => \din_assign_reg_245_reg[31]_0\(26),
      R => '0'
    );
\din_assign_reg_245_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(27),
      Q => \din_assign_reg_245_reg[31]_0\(27),
      R => '0'
    );
\din_assign_reg_245_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(28),
      Q => \din_assign_reg_245_reg[31]_0\(28),
      R => '0'
    );
\din_assign_reg_245_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(29),
      Q => \din_assign_reg_245_reg[31]_0\(29),
      R => '0'
    );
\din_assign_reg_245_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(2),
      Q => \din_assign_reg_245_reg[31]_0\(2),
      R => '0'
    );
\din_assign_reg_245_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(30),
      Q => \din_assign_reg_245_reg[31]_0\(30),
      R => '0'
    );
\din_assign_reg_245_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(31),
      Q => \din_assign_reg_245_reg[31]_0\(31),
      R => '0'
    );
\din_assign_reg_245_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(3),
      Q => \din_assign_reg_245_reg[31]_0\(3),
      R => '0'
    );
\din_assign_reg_245_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(4),
      Q => \din_assign_reg_245_reg[31]_0\(4),
      R => '0'
    );
\din_assign_reg_245_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(5),
      Q => \din_assign_reg_245_reg[31]_0\(5),
      R => '0'
    );
\din_assign_reg_245_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(6),
      Q => \din_assign_reg_245_reg[31]_0\(6),
      R => '0'
    );
\din_assign_reg_245_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(7),
      Q => \din_assign_reg_245_reg[31]_0\(7),
      R => '0'
    );
\din_assign_reg_245_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(8),
      Q => \din_assign_reg_245_reg[31]_0\(8),
      R => '0'
    );
\din_assign_reg_245_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => din_assign_reg_2450,
      D => \din_assign_reg_245_reg[31]_1\(9),
      Q => \din_assign_reg_245_reg[31]_0\(9),
      R => '0'
    );
\i_reg_99[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7FF0000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln330_fu_192_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => ap_CS_fsm_state9,
      O => i_reg_99
    );
\i_reg_99[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln330_fu_192_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => \^sel\
    );
\i_reg_99[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_99_reg(0),
      O => \i_reg_99[0]_i_4_n_0\
    );
\i_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[0]_i_3_n_7\,
      Q => i_reg_99_reg(0),
      R => i_reg_99
    );
\i_reg_99_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg_99_reg[0]_i_3_n_0\,
      CO(2) => \i_reg_99_reg[0]_i_3_n_1\,
      CO(1) => \i_reg_99_reg[0]_i_3_n_2\,
      CO(0) => \i_reg_99_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg_99_reg[0]_i_3_n_4\,
      O(2) => \i_reg_99_reg[0]_i_3_n_5\,
      O(1) => \i_reg_99_reg[0]_i_3_n_6\,
      O(0) => \i_reg_99_reg[0]_i_3_n_7\,
      S(3 downto 1) => i_reg_99_reg(3 downto 1),
      S(0) => \i_reg_99[0]_i_4_n_0\
    );
\i_reg_99_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[8]_i_1_n_5\,
      Q => i_reg_99_reg(10),
      R => i_reg_99
    );
\i_reg_99_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[8]_i_1_n_4\,
      Q => i_reg_99_reg(11),
      R => i_reg_99
    );
\i_reg_99_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[12]_i_1_n_7\,
      Q => i_reg_99_reg(12),
      R => i_reg_99
    );
\i_reg_99_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_99_reg[8]_i_1_n_0\,
      CO(3) => \i_reg_99_reg[12]_i_1_n_0\,
      CO(2) => \i_reg_99_reg[12]_i_1_n_1\,
      CO(1) => \i_reg_99_reg[12]_i_1_n_2\,
      CO(0) => \i_reg_99_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_99_reg[12]_i_1_n_4\,
      O(2) => \i_reg_99_reg[12]_i_1_n_5\,
      O(1) => \i_reg_99_reg[12]_i_1_n_6\,
      O(0) => \i_reg_99_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_reg_99_reg(15 downto 12)
    );
\i_reg_99_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[12]_i_1_n_6\,
      Q => i_reg_99_reg(13),
      R => i_reg_99
    );
\i_reg_99_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[12]_i_1_n_5\,
      Q => i_reg_99_reg(14),
      R => i_reg_99
    );
\i_reg_99_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[12]_i_1_n_4\,
      Q => i_reg_99_reg(15),
      R => i_reg_99
    );
\i_reg_99_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[16]_i_1_n_7\,
      Q => i_reg_99_reg(16),
      R => i_reg_99
    );
\i_reg_99_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_99_reg[12]_i_1_n_0\,
      CO(3) => \i_reg_99_reg[16]_i_1_n_0\,
      CO(2) => \i_reg_99_reg[16]_i_1_n_1\,
      CO(1) => \i_reg_99_reg[16]_i_1_n_2\,
      CO(0) => \i_reg_99_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_99_reg[16]_i_1_n_4\,
      O(2) => \i_reg_99_reg[16]_i_1_n_5\,
      O(1) => \i_reg_99_reg[16]_i_1_n_6\,
      O(0) => \i_reg_99_reg[16]_i_1_n_7\,
      S(3 downto 0) => i_reg_99_reg(19 downto 16)
    );
\i_reg_99_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[16]_i_1_n_6\,
      Q => i_reg_99_reg(17),
      R => i_reg_99
    );
\i_reg_99_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[16]_i_1_n_5\,
      Q => i_reg_99_reg(18),
      R => i_reg_99
    );
\i_reg_99_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[16]_i_1_n_4\,
      Q => i_reg_99_reg(19),
      R => i_reg_99
    );
\i_reg_99_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[0]_i_3_n_6\,
      Q => i_reg_99_reg(1),
      R => i_reg_99
    );
\i_reg_99_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[20]_i_1_n_7\,
      Q => i_reg_99_reg(20),
      R => i_reg_99
    );
\i_reg_99_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_99_reg[16]_i_1_n_0\,
      CO(3) => \i_reg_99_reg[20]_i_1_n_0\,
      CO(2) => \i_reg_99_reg[20]_i_1_n_1\,
      CO(1) => \i_reg_99_reg[20]_i_1_n_2\,
      CO(0) => \i_reg_99_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_99_reg[20]_i_1_n_4\,
      O(2) => \i_reg_99_reg[20]_i_1_n_5\,
      O(1) => \i_reg_99_reg[20]_i_1_n_6\,
      O(0) => \i_reg_99_reg[20]_i_1_n_7\,
      S(3 downto 0) => i_reg_99_reg(23 downto 20)
    );
\i_reg_99_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[20]_i_1_n_6\,
      Q => i_reg_99_reg(21),
      R => i_reg_99
    );
\i_reg_99_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[20]_i_1_n_5\,
      Q => i_reg_99_reg(22),
      R => i_reg_99
    );
\i_reg_99_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[20]_i_1_n_4\,
      Q => i_reg_99_reg(23),
      R => i_reg_99
    );
\i_reg_99_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[24]_i_1_n_7\,
      Q => i_reg_99_reg(24),
      R => i_reg_99
    );
\i_reg_99_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_99_reg[20]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_reg_99_reg[24]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_reg_99_reg[24]_i_1_n_2\,
      CO(0) => \i_reg_99_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_reg_99_reg[24]_i_1_O_UNCONNECTED\(3),
      O(2) => \i_reg_99_reg[24]_i_1_n_5\,
      O(1) => \i_reg_99_reg[24]_i_1_n_6\,
      O(0) => \i_reg_99_reg[24]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg_99_reg(26 downto 24)
    );
\i_reg_99_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[24]_i_1_n_6\,
      Q => i_reg_99_reg(25),
      R => i_reg_99
    );
\i_reg_99_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[24]_i_1_n_5\,
      Q => i_reg_99_reg(26),
      R => i_reg_99
    );
\i_reg_99_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[0]_i_3_n_5\,
      Q => i_reg_99_reg(2),
      R => i_reg_99
    );
\i_reg_99_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[0]_i_3_n_4\,
      Q => i_reg_99_reg(3),
      R => i_reg_99
    );
\i_reg_99_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[4]_i_1_n_7\,
      Q => i_reg_99_reg(4),
      R => i_reg_99
    );
\i_reg_99_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_99_reg[0]_i_3_n_0\,
      CO(3) => \i_reg_99_reg[4]_i_1_n_0\,
      CO(2) => \i_reg_99_reg[4]_i_1_n_1\,
      CO(1) => \i_reg_99_reg[4]_i_1_n_2\,
      CO(0) => \i_reg_99_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_99_reg[4]_i_1_n_4\,
      O(2) => \i_reg_99_reg[4]_i_1_n_5\,
      O(1) => \i_reg_99_reg[4]_i_1_n_6\,
      O(0) => \i_reg_99_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_reg_99_reg(7 downto 4)
    );
\i_reg_99_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[4]_i_1_n_6\,
      Q => i_reg_99_reg(5),
      R => i_reg_99
    );
\i_reg_99_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[4]_i_1_n_5\,
      Q => i_reg_99_reg(6),
      R => i_reg_99
    );
\i_reg_99_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[4]_i_1_n_4\,
      Q => i_reg_99_reg(7),
      R => i_reg_99
    );
\i_reg_99_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[8]_i_1_n_7\,
      Q => i_reg_99_reg(8),
      R => i_reg_99
    );
\i_reg_99_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_99_reg[4]_i_1_n_0\,
      CO(3) => \i_reg_99_reg[8]_i_1_n_0\,
      CO(2) => \i_reg_99_reg[8]_i_1_n_1\,
      CO(1) => \i_reg_99_reg[8]_i_1_n_2\,
      CO(0) => \i_reg_99_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_99_reg[8]_i_1_n_4\,
      O(2) => \i_reg_99_reg[8]_i_1_n_5\,
      O(1) => \i_reg_99_reg[8]_i_1_n_6\,
      O(0) => \i_reg_99_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_reg_99_reg(11 downto 8)
    );
\i_reg_99_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^sel\,
      D => \i_reg_99_reg[8]_i_1_n_6\,
      Q => i_reg_99_reg(9),
      R => i_reg_99
    );
icmp_ln330_fu_192_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln330_fu_192_p2_carry_n_0,
      CO(2) => icmp_ln330_fu_192_p2_carry_n_1,
      CO(1) => icmp_ln330_fu_192_p2_carry_n_2,
      CO(0) => icmp_ln330_fu_192_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln330_fu_192_p2_carry_i_1_n_0,
      DI(2) => icmp_ln330_fu_192_p2_carry_i_2_n_0,
      DI(1) => icmp_ln330_fu_192_p2_carry_i_3_n_0,
      DI(0) => icmp_ln330_fu_192_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln330_fu_192_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln330_fu_192_p2_carry_i_5_n_0,
      S(2) => icmp_ln330_fu_192_p2_carry_i_6_n_0,
      S(1) => icmp_ln330_fu_192_p2_carry_i_7_n_0,
      S(0) => icmp_ln330_fu_192_p2_carry_i_8_n_0
    );
\icmp_ln330_fu_192_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln330_fu_192_p2_carry_n_0,
      CO(3) => \icmp_ln330_fu_192_p2_carry__0_n_0\,
      CO(2) => \icmp_ln330_fu_192_p2_carry__0_n_1\,
      CO(1) => \icmp_ln330_fu_192_p2_carry__0_n_2\,
      CO(0) => \icmp_ln330_fu_192_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln330_fu_192_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln330_fu_192_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln330_fu_192_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln330_fu_192_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln330_fu_192_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln330_fu_192_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln330_fu_192_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln330_fu_192_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln330_fu_192_p2_carry__0_i_8_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[14]\,
      I1 => i_reg_99_reg(14),
      I2 => i_reg_99_reg(15),
      I3 => \loop_count_reg_231_reg_n_0_[15]\,
      O => \icmp_ln330_fu_192_p2_carry__0_i_1_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[12]\,
      I1 => i_reg_99_reg(12),
      I2 => i_reg_99_reg(13),
      I3 => \loop_count_reg_231_reg_n_0_[13]\,
      O => \icmp_ln330_fu_192_p2_carry__0_i_2_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[10]\,
      I1 => i_reg_99_reg(10),
      I2 => i_reg_99_reg(11),
      I3 => \loop_count_reg_231_reg_n_0_[11]\,
      O => \icmp_ln330_fu_192_p2_carry__0_i_3_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[8]\,
      I1 => i_reg_99_reg(8),
      I2 => i_reg_99_reg(9),
      I3 => \loop_count_reg_231_reg_n_0_[9]\,
      O => \icmp_ln330_fu_192_p2_carry__0_i_4_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(15),
      I1 => \loop_count_reg_231_reg_n_0_[15]\,
      I2 => \loop_count_reg_231_reg_n_0_[14]\,
      I3 => i_reg_99_reg(14),
      O => \icmp_ln330_fu_192_p2_carry__0_i_5_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(13),
      I1 => \loop_count_reg_231_reg_n_0_[13]\,
      I2 => \loop_count_reg_231_reg_n_0_[12]\,
      I3 => i_reg_99_reg(12),
      O => \icmp_ln330_fu_192_p2_carry__0_i_6_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(11),
      I1 => \loop_count_reg_231_reg_n_0_[11]\,
      I2 => \loop_count_reg_231_reg_n_0_[10]\,
      I3 => i_reg_99_reg(10),
      O => \icmp_ln330_fu_192_p2_carry__0_i_7_n_0\
    );
\icmp_ln330_fu_192_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(9),
      I1 => \loop_count_reg_231_reg_n_0_[9]\,
      I2 => \loop_count_reg_231_reg_n_0_[8]\,
      I3 => i_reg_99_reg(8),
      O => \icmp_ln330_fu_192_p2_carry__0_i_8_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln330_fu_192_p2_carry__0_n_0\,
      CO(3) => \icmp_ln330_fu_192_p2_carry__1_n_0\,
      CO(2) => \icmp_ln330_fu_192_p2_carry__1_n_1\,
      CO(1) => \icmp_ln330_fu_192_p2_carry__1_n_2\,
      CO(0) => \icmp_ln330_fu_192_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln330_fu_192_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln330_fu_192_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln330_fu_192_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln330_fu_192_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln330_fu_192_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln330_fu_192_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln330_fu_192_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln330_fu_192_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln330_fu_192_p2_carry__1_i_8_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[22]\,
      I1 => i_reg_99_reg(22),
      I2 => i_reg_99_reg(23),
      I3 => \loop_count_reg_231_reg_n_0_[23]\,
      O => \icmp_ln330_fu_192_p2_carry__1_i_1_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[20]\,
      I1 => i_reg_99_reg(20),
      I2 => i_reg_99_reg(21),
      I3 => \loop_count_reg_231_reg_n_0_[21]\,
      O => \icmp_ln330_fu_192_p2_carry__1_i_2_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[18]\,
      I1 => i_reg_99_reg(18),
      I2 => i_reg_99_reg(19),
      I3 => \loop_count_reg_231_reg_n_0_[19]\,
      O => \icmp_ln330_fu_192_p2_carry__1_i_3_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[16]\,
      I1 => i_reg_99_reg(16),
      I2 => i_reg_99_reg(17),
      I3 => \loop_count_reg_231_reg_n_0_[17]\,
      O => \icmp_ln330_fu_192_p2_carry__1_i_4_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(23),
      I1 => \loop_count_reg_231_reg_n_0_[23]\,
      I2 => \loop_count_reg_231_reg_n_0_[22]\,
      I3 => i_reg_99_reg(22),
      O => \icmp_ln330_fu_192_p2_carry__1_i_5_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(21),
      I1 => \loop_count_reg_231_reg_n_0_[21]\,
      I2 => \loop_count_reg_231_reg_n_0_[20]\,
      I3 => i_reg_99_reg(20),
      O => \icmp_ln330_fu_192_p2_carry__1_i_6_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(19),
      I1 => \loop_count_reg_231_reg_n_0_[19]\,
      I2 => \loop_count_reg_231_reg_n_0_[18]\,
      I3 => i_reg_99_reg(18),
      O => \icmp_ln330_fu_192_p2_carry__1_i_7_n_0\
    );
\icmp_ln330_fu_192_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(17),
      I1 => \loop_count_reg_231_reg_n_0_[17]\,
      I2 => \loop_count_reg_231_reg_n_0_[16]\,
      I3 => i_reg_99_reg(16),
      O => \icmp_ln330_fu_192_p2_carry__1_i_8_n_0\
    );
\icmp_ln330_fu_192_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln330_fu_192_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln330_fu_192_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln330_fu_192_p2,
      CO(0) => \icmp_ln330_fu_192_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln330_fu_192_p2_carry__2_i_1_n_0\,
      DI(0) => \icmp_ln330_fu_192_p2_carry__2_i_2_n_0\,
      O(3 downto 0) => \NLW_icmp_ln330_fu_192_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln330_fu_192_p2_carry__2_i_3_n_0\,
      S(0) => \icmp_ln330_fu_192_p2_carry__2_i_4_n_0\
    );
\icmp_ln330_fu_192_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => i_reg_99_reg(26),
      I1 => \loop_count_reg_231_reg_n_0_[27]\,
      I2 => \loop_count_reg_231_reg_n_0_[26]\,
      O => \icmp_ln330_fu_192_p2_carry__2_i_1_n_0\
    );
\icmp_ln330_fu_192_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[24]\,
      I1 => i_reg_99_reg(24),
      I2 => i_reg_99_reg(25),
      I3 => \loop_count_reg_231_reg_n_0_[25]\,
      O => \icmp_ln330_fu_192_p2_carry__2_i_2_n_0\
    );
\icmp_ln330_fu_192_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[26]\,
      I1 => \loop_count_reg_231_reg_n_0_[27]\,
      I2 => i_reg_99_reg(26),
      O => \icmp_ln330_fu_192_p2_carry__2_i_3_n_0\
    );
\icmp_ln330_fu_192_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(25),
      I1 => \loop_count_reg_231_reg_n_0_[25]\,
      I2 => \loop_count_reg_231_reg_n_0_[24]\,
      I3 => i_reg_99_reg(24),
      O => \icmp_ln330_fu_192_p2_carry__2_i_4_n_0\
    );
icmp_ln330_fu_192_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[6]\,
      I1 => i_reg_99_reg(6),
      I2 => i_reg_99_reg(7),
      I3 => \loop_count_reg_231_reg_n_0_[7]\,
      O => icmp_ln330_fu_192_p2_carry_i_1_n_0
    );
icmp_ln330_fu_192_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[4]\,
      I1 => i_reg_99_reg(4),
      I2 => i_reg_99_reg(5),
      I3 => \loop_count_reg_231_reg_n_0_[5]\,
      O => icmp_ln330_fu_192_p2_carry_i_2_n_0
    );
icmp_ln330_fu_192_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[2]\,
      I1 => i_reg_99_reg(2),
      I2 => i_reg_99_reg(3),
      I3 => \loop_count_reg_231_reg_n_0_[3]\,
      O => icmp_ln330_fu_192_p2_carry_i_3_n_0
    );
icmp_ln330_fu_192_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \loop_count_reg_231_reg_n_0_[0]\,
      I1 => i_reg_99_reg(0),
      I2 => i_reg_99_reg(1),
      I3 => \loop_count_reg_231_reg_n_0_[1]\,
      O => icmp_ln330_fu_192_p2_carry_i_4_n_0
    );
icmp_ln330_fu_192_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(7),
      I1 => \loop_count_reg_231_reg_n_0_[7]\,
      I2 => \loop_count_reg_231_reg_n_0_[6]\,
      I3 => i_reg_99_reg(6),
      O => icmp_ln330_fu_192_p2_carry_i_5_n_0
    );
icmp_ln330_fu_192_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(5),
      I1 => \loop_count_reg_231_reg_n_0_[5]\,
      I2 => \loop_count_reg_231_reg_n_0_[4]\,
      I3 => i_reg_99_reg(4),
      O => icmp_ln330_fu_192_p2_carry_i_6_n_0
    );
icmp_ln330_fu_192_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(3),
      I1 => \loop_count_reg_231_reg_n_0_[3]\,
      I2 => \loop_count_reg_231_reg_n_0_[2]\,
      I3 => i_reg_99_reg(2),
      O => icmp_ln330_fu_192_p2_carry_i_7_n_0
    );
icmp_ln330_fu_192_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_99_reg(1),
      I1 => \loop_count_reg_231_reg_n_0_[1]\,
      I2 => \loop_count_reg_231_reg_n_0_[0]\,
      I3 => i_reg_99_reg(0),
      O => icmp_ln330_fu_192_p2_carry_i_8_n_0
    );
\icmp_ln330_reg_241[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln330_fu_192_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => icmp_ln330_reg_241,
      O => \icmp_ln330_reg_241[0]_i_1_n_0\
    );
\icmp_ln330_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln330_reg_241[0]_i_1_n_0\,
      Q => icmp_ln330_reg_241,
      R => '0'
    );
\internal_full_n_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => rows_cast_loc_channel_empty_n,
      O => \ap_CS_fsm_reg[10]_0\
    );
\loop_count_reg_231[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(0),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(0),
      O => loop_count_fu_175_p3(0)
    );
\loop_count_reg_231[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(10),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(10),
      O => loop_count_fu_175_p3(10)
    );
\loop_count_reg_231[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(11),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(11),
      O => loop_count_fu_175_p3(11)
    );
\loop_count_reg_231[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(12),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(12),
      O => loop_count_fu_175_p3(12)
    );
\loop_count_reg_231[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(12),
      O => \loop_count_reg_231[12]_i_3_n_0\
    );
\loop_count_reg_231[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(11),
      O => \loop_count_reg_231[12]_i_4_n_0\
    );
\loop_count_reg_231[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(10),
      O => \loop_count_reg_231[12]_i_5_n_0\
    );
\loop_count_reg_231[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(9),
      O => \loop_count_reg_231[12]_i_6_n_0\
    );
\loop_count_reg_231[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(13),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(13),
      O => loop_count_fu_175_p3(13)
    );
\loop_count_reg_231[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(14),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(14),
      O => loop_count_fu_175_p3(14)
    );
\loop_count_reg_231[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(15),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(15),
      O => loop_count_fu_175_p3(15)
    );
\loop_count_reg_231[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(16),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(16),
      O => loop_count_fu_175_p3(16)
    );
\loop_count_reg_231[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(16),
      O => \loop_count_reg_231[16]_i_3_n_0\
    );
\loop_count_reg_231[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(15),
      O => \loop_count_reg_231[16]_i_4_n_0\
    );
\loop_count_reg_231[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(14),
      O => \loop_count_reg_231[16]_i_5_n_0\
    );
\loop_count_reg_231[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(13),
      O => \loop_count_reg_231[16]_i_6_n_0\
    );
\loop_count_reg_231[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(17),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(17),
      O => loop_count_fu_175_p3(17)
    );
\loop_count_reg_231[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(18),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(18),
      O => loop_count_fu_175_p3(18)
    );
\loop_count_reg_231[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(19),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(19),
      O => loop_count_fu_175_p3(19)
    );
\loop_count_reg_231[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(1),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(1),
      O => loop_count_fu_175_p3(1)
    );
\loop_count_reg_231[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(20),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(20),
      O => loop_count_fu_175_p3(20)
    );
\loop_count_reg_231[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(20),
      O => \loop_count_reg_231[20]_i_3_n_0\
    );
\loop_count_reg_231[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(19),
      O => \loop_count_reg_231[20]_i_4_n_0\
    );
\loop_count_reg_231[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(18),
      O => \loop_count_reg_231[20]_i_5_n_0\
    );
\loop_count_reg_231[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(17),
      O => \loop_count_reg_231[20]_i_6_n_0\
    );
\loop_count_reg_231[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(21),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(21),
      O => loop_count_fu_175_p3(21)
    );
\loop_count_reg_231[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(22),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(22),
      O => loop_count_fu_175_p3(22)
    );
\loop_count_reg_231[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(23),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(23),
      O => loop_count_fu_175_p3(23)
    );
\loop_count_reg_231[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(24),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(24),
      O => loop_count_fu_175_p3(24)
    );
\loop_count_reg_231[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(24),
      O => \loop_count_reg_231[24]_i_3_n_0\
    );
\loop_count_reg_231[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(23),
      O => \loop_count_reg_231[24]_i_4_n_0\
    );
\loop_count_reg_231[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(22),
      O => \loop_count_reg_231[24]_i_5_n_0\
    );
\loop_count_reg_231[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(21),
      O => \loop_count_reg_231[24]_i_6_n_0\
    );
\loop_count_reg_231[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(25),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(25),
      O => loop_count_fu_175_p3(25)
    );
\loop_count_reg_231[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(26),
      I1 => tmp_reg_216,
      O => loop_count_fu_175_p3(26)
    );
\loop_count_reg_231[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(26),
      O => \loop_count_reg_231[26]_i_3_n_0\
    );
\loop_count_reg_231[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(25),
      O => \loop_count_reg_231[26]_i_4_n_0\
    );
\loop_count_reg_231[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D08"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => tmp_reg_216,
      I2 => \loop_count_reg_231_reg[26]_i_2_n_1\,
      I3 => \loop_count_reg_231_reg_n_0_[27]\,
      O => \loop_count_reg_231[27]_i_1_n_0\
    );
\loop_count_reg_231[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(2),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(2),
      O => loop_count_fu_175_p3(2)
    );
\loop_count_reg_231[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(3),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(3),
      O => loop_count_fu_175_p3(3)
    );
\loop_count_reg_231[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(4),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(4),
      O => loop_count_fu_175_p3(4)
    );
\loop_count_reg_231[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(0),
      O => \loop_count_reg_231[4]_i_3_n_0\
    );
\loop_count_reg_231[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(4),
      O => \loop_count_reg_231[4]_i_4_n_0\
    );
\loop_count_reg_231[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(3),
      O => \loop_count_reg_231[4]_i_5_n_0\
    );
\loop_count_reg_231[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(2),
      O => \loop_count_reg_231[4]_i_6_n_0\
    );
\loop_count_reg_231[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(1),
      O => \loop_count_reg_231[4]_i_7_n_0\
    );
\loop_count_reg_231[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(5),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(5),
      O => loop_count_fu_175_p3(5)
    );
\loop_count_reg_231[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(6),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(6),
      O => loop_count_fu_175_p3(6)
    );
\loop_count_reg_231[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(7),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(7),
      O => loop_count_fu_175_p3(7)
    );
\loop_count_reg_231[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(8),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(8),
      O => loop_count_fu_175_p3(8)
    );
\loop_count_reg_231[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(8),
      O => \loop_count_reg_231[8]_i_3_n_0\
    );
\loop_count_reg_231[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(7),
      O => \loop_count_reg_231[8]_i_4_n_0\
    );
\loop_count_reg_231[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(6),
      O => \loop_count_reg_231[8]_i_5_n_0\
    );
\loop_count_reg_231[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln328_1_reg_221(5),
      O => \loop_count_reg_231[8]_i_6_n_0\
    );
\loop_count_reg_231[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln328_1_fu_166_p2(9),
      I1 => tmp_reg_216,
      I2 => trunc_ln328_2_reg_226(9),
      O => loop_count_fu_175_p3(9)
    );
\loop_count_reg_231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(0),
      Q => \loop_count_reg_231_reg_n_0_[0]\,
      R => '0'
    );
\loop_count_reg_231_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(10),
      Q => \loop_count_reg_231_reg_n_0_[10]\,
      R => '0'
    );
\loop_count_reg_231_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(11),
      Q => \loop_count_reg_231_reg_n_0_[11]\,
      R => '0'
    );
\loop_count_reg_231_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(12),
      Q => \loop_count_reg_231_reg_n_0_[12]\,
      R => '0'
    );
\loop_count_reg_231_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_231_reg[8]_i_2_n_0\,
      CO(3) => \loop_count_reg_231_reg[12]_i_2_n_0\,
      CO(2) => \loop_count_reg_231_reg[12]_i_2_n_1\,
      CO(1) => \loop_count_reg_231_reg[12]_i_2_n_2\,
      CO(0) => \loop_count_reg_231_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln328_1_fu_166_p2(12 downto 9),
      S(3) => \loop_count_reg_231[12]_i_3_n_0\,
      S(2) => \loop_count_reg_231[12]_i_4_n_0\,
      S(1) => \loop_count_reg_231[12]_i_5_n_0\,
      S(0) => \loop_count_reg_231[12]_i_6_n_0\
    );
\loop_count_reg_231_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(13),
      Q => \loop_count_reg_231_reg_n_0_[13]\,
      R => '0'
    );
\loop_count_reg_231_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(14),
      Q => \loop_count_reg_231_reg_n_0_[14]\,
      R => '0'
    );
\loop_count_reg_231_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(15),
      Q => \loop_count_reg_231_reg_n_0_[15]\,
      R => '0'
    );
\loop_count_reg_231_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(16),
      Q => \loop_count_reg_231_reg_n_0_[16]\,
      R => '0'
    );
\loop_count_reg_231_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_231_reg[12]_i_2_n_0\,
      CO(3) => \loop_count_reg_231_reg[16]_i_2_n_0\,
      CO(2) => \loop_count_reg_231_reg[16]_i_2_n_1\,
      CO(1) => \loop_count_reg_231_reg[16]_i_2_n_2\,
      CO(0) => \loop_count_reg_231_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln328_1_fu_166_p2(16 downto 13),
      S(3) => \loop_count_reg_231[16]_i_3_n_0\,
      S(2) => \loop_count_reg_231[16]_i_4_n_0\,
      S(1) => \loop_count_reg_231[16]_i_5_n_0\,
      S(0) => \loop_count_reg_231[16]_i_6_n_0\
    );
\loop_count_reg_231_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(17),
      Q => \loop_count_reg_231_reg_n_0_[17]\,
      R => '0'
    );
\loop_count_reg_231_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(18),
      Q => \loop_count_reg_231_reg_n_0_[18]\,
      R => '0'
    );
\loop_count_reg_231_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(19),
      Q => \loop_count_reg_231_reg_n_0_[19]\,
      R => '0'
    );
\loop_count_reg_231_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(1),
      Q => \loop_count_reg_231_reg_n_0_[1]\,
      R => '0'
    );
\loop_count_reg_231_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(20),
      Q => \loop_count_reg_231_reg_n_0_[20]\,
      R => '0'
    );
\loop_count_reg_231_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_231_reg[16]_i_2_n_0\,
      CO(3) => \loop_count_reg_231_reg[20]_i_2_n_0\,
      CO(2) => \loop_count_reg_231_reg[20]_i_2_n_1\,
      CO(1) => \loop_count_reg_231_reg[20]_i_2_n_2\,
      CO(0) => \loop_count_reg_231_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln328_1_fu_166_p2(20 downto 17),
      S(3) => \loop_count_reg_231[20]_i_3_n_0\,
      S(2) => \loop_count_reg_231[20]_i_4_n_0\,
      S(1) => \loop_count_reg_231[20]_i_5_n_0\,
      S(0) => \loop_count_reg_231[20]_i_6_n_0\
    );
\loop_count_reg_231_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(21),
      Q => \loop_count_reg_231_reg_n_0_[21]\,
      R => '0'
    );
\loop_count_reg_231_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(22),
      Q => \loop_count_reg_231_reg_n_0_[22]\,
      R => '0'
    );
\loop_count_reg_231_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(23),
      Q => \loop_count_reg_231_reg_n_0_[23]\,
      R => '0'
    );
\loop_count_reg_231_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(24),
      Q => \loop_count_reg_231_reg_n_0_[24]\,
      R => '0'
    );
\loop_count_reg_231_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_231_reg[20]_i_2_n_0\,
      CO(3) => \loop_count_reg_231_reg[24]_i_2_n_0\,
      CO(2) => \loop_count_reg_231_reg[24]_i_2_n_1\,
      CO(1) => \loop_count_reg_231_reg[24]_i_2_n_2\,
      CO(0) => \loop_count_reg_231_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln328_1_fu_166_p2(24 downto 21),
      S(3) => \loop_count_reg_231[24]_i_3_n_0\,
      S(2) => \loop_count_reg_231[24]_i_4_n_0\,
      S(1) => \loop_count_reg_231[24]_i_5_n_0\,
      S(0) => \loop_count_reg_231[24]_i_6_n_0\
    );
\loop_count_reg_231_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(25),
      Q => \loop_count_reg_231_reg_n_0_[25]\,
      R => '0'
    );
\loop_count_reg_231_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(26),
      Q => \loop_count_reg_231_reg_n_0_[26]\,
      R => '0'
    );
\loop_count_reg_231_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_231_reg[24]_i_2_n_0\,
      CO(3) => \NLW_loop_count_reg_231_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \loop_count_reg_231_reg[26]_i_2_n_1\,
      CO(1) => \NLW_loop_count_reg_231_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \loop_count_reg_231_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_loop_count_reg_231_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln328_1_fu_166_p2(26 downto 25),
      S(3 downto 2) => B"01",
      S(1) => \loop_count_reg_231[26]_i_3_n_0\,
      S(0) => \loop_count_reg_231[26]_i_4_n_0\
    );
\loop_count_reg_231_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop_count_reg_231[27]_i_1_n_0\,
      Q => \loop_count_reg_231_reg_n_0_[27]\,
      R => '0'
    );
\loop_count_reg_231_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(2),
      Q => \loop_count_reg_231_reg_n_0_[2]\,
      R => '0'
    );
\loop_count_reg_231_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(3),
      Q => \loop_count_reg_231_reg_n_0_[3]\,
      R => '0'
    );
\loop_count_reg_231_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(4),
      Q => \loop_count_reg_231_reg_n_0_[4]\,
      R => '0'
    );
\loop_count_reg_231_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \loop_count_reg_231_reg[4]_i_2_n_0\,
      CO(2) => \loop_count_reg_231_reg[4]_i_2_n_1\,
      CO(1) => \loop_count_reg_231_reg[4]_i_2_n_2\,
      CO(0) => \loop_count_reg_231_reg[4]_i_2_n_3\,
      CYINIT => \loop_count_reg_231[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln328_1_fu_166_p2(4 downto 1),
      S(3) => \loop_count_reg_231[4]_i_4_n_0\,
      S(2) => \loop_count_reg_231[4]_i_5_n_0\,
      S(1) => \loop_count_reg_231[4]_i_6_n_0\,
      S(0) => \loop_count_reg_231[4]_i_7_n_0\
    );
\loop_count_reg_231_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(5),
      Q => \loop_count_reg_231_reg_n_0_[5]\,
      R => '0'
    );
\loop_count_reg_231_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(6),
      Q => \loop_count_reg_231_reg_n_0_[6]\,
      R => '0'
    );
\loop_count_reg_231_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(7),
      Q => \loop_count_reg_231_reg_n_0_[7]\,
      R => '0'
    );
\loop_count_reg_231_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(8),
      Q => \loop_count_reg_231_reg_n_0_[8]\,
      R => '0'
    );
\loop_count_reg_231_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_231_reg[4]_i_2_n_0\,
      CO(3) => \loop_count_reg_231_reg[8]_i_2_n_0\,
      CO(2) => \loop_count_reg_231_reg[8]_i_2_n_1\,
      CO(1) => \loop_count_reg_231_reg[8]_i_2_n_2\,
      CO(0) => \loop_count_reg_231_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln328_1_fu_166_p2(8 downto 5),
      S(3) => \loop_count_reg_231[8]_i_3_n_0\,
      S(2) => \loop_count_reg_231[8]_i_4_n_0\,
      S(1) => \loop_count_reg_231[8]_i_5_n_0\,
      S(0) => \loop_count_reg_231[8]_i_6_n_0\
    );
\loop_count_reg_231_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => loop_count_fu_175_p3(9),
      Q => \loop_count_reg_231_reg_n_0_[9]\,
      R => '0'
    );
\mOutPtr[1]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => strm_full_n,
      I3 => icmp_ln330_reg_241,
      I4 => ap_enable_reg_pp0_iter1_reg_n_0,
      O => \ap_CS_fsm_reg[9]_0\
    );
mul_29s_29s_29_7_1_U16: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1_26
     port map (
      A(16 downto 0) => A(16 downto 0),
      B(11 downto 0) => B(11 downto 0),
      D(28 downto 0) => grp_fu_110_p2(28 downto 0),
      Q(4) => \^q\(0),
      Q(3) => ap_CS_fsm_pp0_stage0,
      Q(2) => ap_CS_fsm_state9,
      Q(1) => ap_CS_fsm_state8,
      Q(0) => \ap_CS_fsm_reg_n_0_[0]\,
      \a_reg0_reg[28]\(11 downto 0) => \a_reg0_reg[28]\(11 downto 0),
      ap_clk => ap_clk,
      \b_reg0_reg[16]\(16 downto 0) => D(16 downto 0),
      cols_cast_loc_channel_empty_n => cols_cast_loc_channel_empty_n,
      internal_empty_n_reg(0) => ap_NS_fsm(0),
      rows_cast_loc_channel_empty_n => rows_cast_loc_channel_empty_n
    );
\mul_ln328_reg_211_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(0),
      Q => shl_ln_fu_116_p3(3),
      R => '0'
    );
\mul_ln328_reg_211_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(10),
      Q => shl_ln_fu_116_p3(13),
      R => '0'
    );
\mul_ln328_reg_211_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(11),
      Q => shl_ln_fu_116_p3(14),
      R => '0'
    );
\mul_ln328_reg_211_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(12),
      Q => shl_ln_fu_116_p3(15),
      R => '0'
    );
\mul_ln328_reg_211_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(13),
      Q => shl_ln_fu_116_p3(16),
      R => '0'
    );
\mul_ln328_reg_211_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(14),
      Q => shl_ln_fu_116_p3(17),
      R => '0'
    );
\mul_ln328_reg_211_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(15),
      Q => shl_ln_fu_116_p3(18),
      R => '0'
    );
\mul_ln328_reg_211_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(16),
      Q => shl_ln_fu_116_p3(19),
      R => '0'
    );
\mul_ln328_reg_211_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(17),
      Q => shl_ln_fu_116_p3(20),
      R => '0'
    );
\mul_ln328_reg_211_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(18),
      Q => shl_ln_fu_116_p3(21),
      R => '0'
    );
\mul_ln328_reg_211_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(19),
      Q => shl_ln_fu_116_p3(22),
      R => '0'
    );
\mul_ln328_reg_211_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(1),
      Q => shl_ln_fu_116_p3(4),
      R => '0'
    );
\mul_ln328_reg_211_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(20),
      Q => shl_ln_fu_116_p3(23),
      R => '0'
    );
\mul_ln328_reg_211_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(21),
      Q => shl_ln_fu_116_p3(24),
      R => '0'
    );
\mul_ln328_reg_211_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(22),
      Q => shl_ln_fu_116_p3(25),
      R => '0'
    );
\mul_ln328_reg_211_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(23),
      Q => shl_ln_fu_116_p3(26),
      R => '0'
    );
\mul_ln328_reg_211_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(24),
      Q => shl_ln_fu_116_p3(27),
      R => '0'
    );
\mul_ln328_reg_211_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(25),
      Q => shl_ln_fu_116_p3(28),
      R => '0'
    );
\mul_ln328_reg_211_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(26),
      Q => shl_ln_fu_116_p3(29),
      R => '0'
    );
\mul_ln328_reg_211_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(27),
      Q => shl_ln_fu_116_p3(30),
      R => '0'
    );
\mul_ln328_reg_211_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(28),
      Q => shl_ln_fu_116_p3(31),
      R => '0'
    );
\mul_ln328_reg_211_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(2),
      Q => shl_ln_fu_116_p3(5),
      R => '0'
    );
\mul_ln328_reg_211_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(3),
      Q => shl_ln_fu_116_p3(6),
      R => '0'
    );
\mul_ln328_reg_211_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(4),
      Q => shl_ln_fu_116_p3(7),
      R => '0'
    );
\mul_ln328_reg_211_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(5),
      Q => shl_ln_fu_116_p3(8),
      R => '0'
    );
\mul_ln328_reg_211_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(6),
      Q => shl_ln_fu_116_p3(9),
      R => '0'
    );
\mul_ln328_reg_211_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(7),
      Q => shl_ln_fu_116_p3(10),
      R => '0'
    );
\mul_ln328_reg_211_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(8),
      Q => shl_ln_fu_116_p3(11),
      R => '0'
    );
\mul_ln328_reg_211_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state7,
      D => grp_fu_110_p2(9),
      Q => shl_ln_fu_116_p3(12),
      R => '0'
    );
\tmp_reg_216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(31),
      Q => tmp_reg_216,
      R => '0'
    );
\tmp_reg_216_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_reg_216_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg_216_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_reg_216_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln328_fu_123_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_116_p3(31 downto 30)
    );
\trunc_ln328_1_reg_221[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(5),
      O => \trunc_ln328_1_reg_221[0]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(3),
      O => \trunc_ln328_1_reg_221[0]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(4),
      O => \trunc_ln328_1_reg_221[0]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(17),
      O => \trunc_ln328_1_reg_221[12]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(16),
      O => \trunc_ln328_1_reg_221[12]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(15),
      O => \trunc_ln328_1_reg_221[12]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(14),
      O => \trunc_ln328_1_reg_221[12]_i_5_n_0\
    );
\trunc_ln328_1_reg_221[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(21),
      O => \trunc_ln328_1_reg_221[16]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(20),
      O => \trunc_ln328_1_reg_221[16]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(19),
      O => \trunc_ln328_1_reg_221[16]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(18),
      O => \trunc_ln328_1_reg_221[16]_i_5_n_0\
    );
\trunc_ln328_1_reg_221[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(25),
      O => \trunc_ln328_1_reg_221[20]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(24),
      O => \trunc_ln328_1_reg_221[20]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(23),
      O => \trunc_ln328_1_reg_221[20]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(22),
      O => \trunc_ln328_1_reg_221[20]_i_5_n_0\
    );
\trunc_ln328_1_reg_221[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(29),
      O => \trunc_ln328_1_reg_221[24]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(28),
      O => \trunc_ln328_1_reg_221[24]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(27),
      O => \trunc_ln328_1_reg_221[24]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(26),
      O => \trunc_ln328_1_reg_221[24]_i_5_n_0\
    );
\trunc_ln328_1_reg_221[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(30),
      O => \trunc_ln328_1_reg_221[26]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(9),
      O => \trunc_ln328_1_reg_221[4]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(8),
      O => \trunc_ln328_1_reg_221[4]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(7),
      O => \trunc_ln328_1_reg_221[4]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(6),
      O => \trunc_ln328_1_reg_221[4]_i_5_n_0\
    );
\trunc_ln328_1_reg_221[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(13),
      O => \trunc_ln328_1_reg_221[8]_i_2_n_0\
    );
\trunc_ln328_1_reg_221[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(12),
      O => \trunc_ln328_1_reg_221[8]_i_3_n_0\
    );
\trunc_ln328_1_reg_221[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(11),
      O => \trunc_ln328_1_reg_221[8]_i_4_n_0\
    );
\trunc_ln328_1_reg_221[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(10),
      O => \trunc_ln328_1_reg_221[8]_i_5_n_0\
    );
\trunc_ln328_1_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(5),
      Q => trunc_ln328_1_reg_221(0),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln328_1_reg_221_reg[0]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[0]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[0]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[0]_i_2_n_0\,
      DI(2) => '0',
      DI(1) => \trunc_ln328_1_reg_221[0]_i_3_n_0\,
      DI(0) => '0',
      O(3) => sub_ln328_fu_137_p2(5),
      O(2 downto 0) => \NLW_trunc_ln328_1_reg_221_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => shl_ln_fu_116_p3(5),
      S(2) => \trunc_ln328_1_reg_221[0]_i_4_n_0\,
      S(1) => shl_ln_fu_116_p3(3),
      S(0) => '0'
    );
\trunc_ln328_1_reg_221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(15),
      Q => trunc_ln328_1_reg_221(10),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(16),
      Q => trunc_ln328_1_reg_221(11),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(17),
      Q => trunc_ln328_1_reg_221(12),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln328_1_reg_221_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[12]_i_2_n_0\,
      DI(2) => \trunc_ln328_1_reg_221[12]_i_3_n_0\,
      DI(1) => \trunc_ln328_1_reg_221[12]_i_4_n_0\,
      DI(0) => \trunc_ln328_1_reg_221[12]_i_5_n_0\,
      O(3 downto 0) => sub_ln328_fu_137_p2(17 downto 14),
      S(3 downto 0) => shl_ln_fu_116_p3(17 downto 14)
    );
\trunc_ln328_1_reg_221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(18),
      Q => trunc_ln328_1_reg_221(13),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(19),
      Q => trunc_ln328_1_reg_221(14),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(20),
      Q => trunc_ln328_1_reg_221(15),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(21),
      Q => trunc_ln328_1_reg_221(16),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln328_1_reg_221_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[16]_i_2_n_0\,
      DI(2) => \trunc_ln328_1_reg_221[16]_i_3_n_0\,
      DI(1) => \trunc_ln328_1_reg_221[16]_i_4_n_0\,
      DI(0) => \trunc_ln328_1_reg_221[16]_i_5_n_0\,
      O(3 downto 0) => sub_ln328_fu_137_p2(21 downto 18),
      S(3 downto 0) => shl_ln_fu_116_p3(21 downto 18)
    );
\trunc_ln328_1_reg_221_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(22),
      Q => trunc_ln328_1_reg_221(17),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(23),
      Q => trunc_ln328_1_reg_221(18),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(24),
      Q => trunc_ln328_1_reg_221(19),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(6),
      Q => trunc_ln328_1_reg_221(1),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(25),
      Q => trunc_ln328_1_reg_221(20),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln328_1_reg_221_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[20]_i_2_n_0\,
      DI(2) => \trunc_ln328_1_reg_221[20]_i_3_n_0\,
      DI(1) => \trunc_ln328_1_reg_221[20]_i_4_n_0\,
      DI(0) => \trunc_ln328_1_reg_221[20]_i_5_n_0\,
      O(3 downto 0) => sub_ln328_fu_137_p2(25 downto 22),
      S(3 downto 0) => shl_ln_fu_116_p3(25 downto 22)
    );
\trunc_ln328_1_reg_221_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(26),
      Q => trunc_ln328_1_reg_221(21),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(27),
      Q => trunc_ln328_1_reg_221(22),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(28),
      Q => trunc_ln328_1_reg_221(23),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(29),
      Q => trunc_ln328_1_reg_221(24),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln328_1_reg_221_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[24]_i_2_n_0\,
      DI(2) => \trunc_ln328_1_reg_221[24]_i_3_n_0\,
      DI(1) => \trunc_ln328_1_reg_221[24]_i_4_n_0\,
      DI(0) => \trunc_ln328_1_reg_221[24]_i_5_n_0\,
      O(3 downto 0) => sub_ln328_fu_137_p2(29 downto 26),
      S(3 downto 0) => shl_ln_fu_116_p3(29 downto 26)
    );
\trunc_ln328_1_reg_221_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(30),
      Q => trunc_ln328_1_reg_221(25),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(31),
      Q => trunc_ln328_1_reg_221(26),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_trunc_ln328_1_reg_221_reg[26]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln328_1_reg_221_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \trunc_ln328_1_reg_221[26]_i_2_n_0\,
      O(3 downto 2) => \NLW_trunc_ln328_1_reg_221_reg[26]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln328_fu_137_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_116_p3(31 downto 30)
    );
\trunc_ln328_1_reg_221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(7),
      Q => trunc_ln328_1_reg_221(2),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(8),
      Q => trunc_ln328_1_reg_221(3),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(9),
      Q => trunc_ln328_1_reg_221(4),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[0]_i_1_n_0\,
      CO(3) => \trunc_ln328_1_reg_221_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[4]_i_2_n_0\,
      DI(2) => \trunc_ln328_1_reg_221[4]_i_3_n_0\,
      DI(1) => \trunc_ln328_1_reg_221[4]_i_4_n_0\,
      DI(0) => \trunc_ln328_1_reg_221[4]_i_5_n_0\,
      O(3 downto 0) => sub_ln328_fu_137_p2(9 downto 6),
      S(3 downto 0) => shl_ln_fu_116_p3(9 downto 6)
    );
\trunc_ln328_1_reg_221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(10),
      Q => trunc_ln328_1_reg_221(5),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(11),
      Q => trunc_ln328_1_reg_221(6),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(12),
      Q => trunc_ln328_1_reg_221(7),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(13),
      Q => trunc_ln328_1_reg_221(8),
      R => '0'
    );
\trunc_ln328_1_reg_221_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_1_reg_221_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln328_1_reg_221_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln328_1_reg_221_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln328_1_reg_221_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln328_1_reg_221_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln328_1_reg_221[8]_i_2_n_0\,
      DI(2) => \trunc_ln328_1_reg_221[8]_i_3_n_0\,
      DI(1) => \trunc_ln328_1_reg_221[8]_i_4_n_0\,
      DI(0) => \trunc_ln328_1_reg_221[8]_i_5_n_0\,
      O(3 downto 0) => sub_ln328_fu_137_p2(13 downto 10),
      S(3 downto 0) => shl_ln_fu_116_p3(13 downto 10)
    );
\trunc_ln328_1_reg_221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => sub_ln328_fu_137_p2(14),
      Q => trunc_ln328_1_reg_221(9),
      R => '0'
    );
\trunc_ln328_2_reg_226[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(4),
      O => \trunc_ln328_2_reg_226[0]_i_2_n_0\
    );
\trunc_ln328_2_reg_226[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_116_p3(3),
      O => \trunc_ln328_2_reg_226[0]_i_3_n_0\
    );
\trunc_ln328_2_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(5),
      Q => trunc_ln328_2_reg_226(0),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln328_2_reg_226_reg[0]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[0]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[0]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => shl_ln_fu_116_p3(4 downto 3),
      DI(0) => '0',
      O(3) => add_ln328_fu_123_p2(5),
      O(2 downto 0) => \NLW_trunc_ln328_2_reg_226_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => shl_ln_fu_116_p3(5),
      S(2) => \trunc_ln328_2_reg_226[0]_i_2_n_0\,
      S(1) => \trunc_ln328_2_reg_226[0]_i_3_n_0\,
      S(0) => '1'
    );
\trunc_ln328_2_reg_226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(15),
      Q => trunc_ln328_2_reg_226(10),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(16),
      Q => trunc_ln328_2_reg_226(11),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(17),
      Q => trunc_ln328_2_reg_226(12),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln328_2_reg_226_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln328_fu_123_p2(17 downto 14),
      S(3 downto 0) => shl_ln_fu_116_p3(17 downto 14)
    );
\trunc_ln328_2_reg_226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(18),
      Q => trunc_ln328_2_reg_226(13),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(19),
      Q => trunc_ln328_2_reg_226(14),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(20),
      Q => trunc_ln328_2_reg_226(15),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(21),
      Q => trunc_ln328_2_reg_226(16),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln328_2_reg_226_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln328_fu_123_p2(21 downto 18),
      S(3 downto 0) => shl_ln_fu_116_p3(21 downto 18)
    );
\trunc_ln328_2_reg_226_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(22),
      Q => trunc_ln328_2_reg_226(17),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(23),
      Q => trunc_ln328_2_reg_226(18),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(24),
      Q => trunc_ln328_2_reg_226(19),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(6),
      Q => trunc_ln328_2_reg_226(1),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(25),
      Q => trunc_ln328_2_reg_226(20),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln328_2_reg_226_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln328_fu_123_p2(25 downto 22),
      S(3 downto 0) => shl_ln_fu_116_p3(25 downto 22)
    );
\trunc_ln328_2_reg_226_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(26),
      Q => trunc_ln328_2_reg_226(21),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(27),
      Q => trunc_ln328_2_reg_226(22),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(28),
      Q => trunc_ln328_2_reg_226(23),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(29),
      Q => trunc_ln328_2_reg_226(24),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln328_2_reg_226_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln328_fu_123_p2(29 downto 26),
      S(3 downto 0) => shl_ln_fu_116_p3(29 downto 26)
    );
\trunc_ln328_2_reg_226_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(30),
      Q => trunc_ln328_2_reg_226(25),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(7),
      Q => trunc_ln328_2_reg_226(2),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(8),
      Q => trunc_ln328_2_reg_226(3),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(9),
      Q => trunc_ln328_2_reg_226(4),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[0]_i_1_n_0\,
      CO(3) => \trunc_ln328_2_reg_226_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln328_fu_123_p2(9 downto 6),
      S(3 downto 0) => shl_ln_fu_116_p3(9 downto 6)
    );
\trunc_ln328_2_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(10),
      Q => trunc_ln328_2_reg_226(5),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(11),
      Q => trunc_ln328_2_reg_226(6),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(12),
      Q => trunc_ln328_2_reg_226(7),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(13),
      Q => trunc_ln328_2_reg_226(8),
      R => '0'
    );
\trunc_ln328_2_reg_226_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln328_2_reg_226_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln328_2_reg_226_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln328_2_reg_226_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln328_2_reg_226_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln328_2_reg_226_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln328_fu_123_p2(13 downto 10),
      S(3 downto 0) => shl_ln_fu_116_p3(13 downto 10)
    );
\trunc_ln328_2_reg_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => add_ln328_fu_123_p2(14),
      Q => trunc_ln328_2_reg_226(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln479_reg_256_reg[0]_0\ : out STD_LOGIC;
    ap_done_reg_reg_0 : out STD_LOGIC;
    B_V_data_1_sel_wr_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done : in STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    shiftReg_ce : in STD_LOGIC;
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done : in STD_LOGIC;
    strm_empty_n : in STD_LOGIC;
    img_out_TREADY_int_regslice : in STD_LOGIC;
    rows_cast_loc_c_empty_n : in STD_LOGIC;
    cols_cast_loc_c_empty_n : in STD_LOGIC;
    hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal add_ln477_fu_142_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal \ap_CS_fsm[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_2__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^ap_done_reg\ : STD_LOGIC;
  signal \ap_done_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \^ap_done_reg_reg_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__3_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__3_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2_n_0 : STD_LOGIC;
  signal cols_cast_loc_read_reg_221 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal grp_fu_131_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal i_reg_120 : STD_LOGIC;
  signal i_reg_1200 : STD_LOGIC;
  signal \i_reg_120[0]_i_4_n_0\ : STD_LOGIC;
  signal i_reg_120_reg : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \i_reg_120_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_120_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_120_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln479_fu_211_p2 : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln479_fu_211_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln479_fu_211_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln479_reg_256 : STD_LOGIC;
  signal \icmp_ln479_reg_256[0]_i_1_n_0\ : STD_LOGIC;
  signal \^icmp_ln479_reg_256_reg[0]_0\ : STD_LOGIC;
  signal loop_count_fu_194_p3 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \loop_count_reg_246[12]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[12]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[12]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[12]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[16]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[16]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[16]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[16]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[20]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[20]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[20]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[20]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[24]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[24]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[24]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[24]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[26]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[26]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[27]_i_1_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[4]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[4]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[4]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[4]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[4]_i_7_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[8]_i_3_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[8]_i_4_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[8]_i_5_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246[8]_i_6_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[26]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[26]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \loop_count_reg_246_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[0]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[10]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[11]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[12]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[13]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[14]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[15]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[16]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[17]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[18]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[19]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[1]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[20]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[21]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[22]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[23]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[24]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[25]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[26]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[27]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[2]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[3]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[4]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[5]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[6]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[7]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[8]\ : STD_LOGIC;
  signal \loop_count_reg_246_reg_n_0_[9]\ : STD_LOGIC;
  signal rows_cast_loc_read_reg_216 : STD_LOGIC_VECTOR ( 28 downto 17 );
  signal shl_ln_fu_135_p3 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sub_ln477_1_fu_185_p2 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal sub_ln477_fu_156_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal tmp_reg_231 : STD_LOGIC;
  signal \tmp_reg_231_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln477_1_reg_236 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \trunc_ln477_1_reg_236[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[0]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[12]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[12]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[12]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[12]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[16]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[16]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[16]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[16]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[20]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[20]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[20]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[20]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[24]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[24]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[24]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[24]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[26]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[4]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[4]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[4]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[4]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[8]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[8]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[8]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236[8]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_1_reg_236_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln477_2_reg_241 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \trunc_ln477_2_reg_241[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln477_2_reg_241_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln479_fu_211_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln479_fu_211_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln479_fu_211_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln479_fu_211_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_icmp_ln479_fu_211_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_loop_count_reg_246_reg[26]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_loop_count_reg_246_reg[26]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_reg_231_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg_231_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln477_1_reg_236_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln477_1_reg_236_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln477_1_reg_236_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln477_2_reg_241_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[10]_i_1__2\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ap_CS_fsm[11]_i_1__1\ : label is "soft_lutpair197";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of \ap_done_reg_i_1__2\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_i_1 : label is "soft_lutpair198";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_120_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln479_fu_211_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln479_fu_211_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln479_fu_211_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln479_fu_211_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \loop_count_reg_246[0]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \loop_count_reg_246[1]_i_1\ : label is "soft_lutpair199";
  attribute ADDER_THRESHOLD of \tmp_reg_231_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_1_reg_236_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln477_2_reg_241_reg[8]_i_1\ : label is 35;
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ap_done_reg <= \^ap_done_reg\;
  ap_done_reg_reg_0 <= \^ap_done_reg_reg_0\;
  \icmp_ln479_reg_256_reg[0]_0\ <= \^icmp_ln479_reg_256_reg[0]_0\;
\B_V_data_1_sel_wr_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^icmp_ln479_reg_256_reg[0]_0\,
      I1 => B_V_data_1_sel_wr,
      O => B_V_data_1_sel_wr_reg
    );
\B_V_data_1_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => icmp_ln479_reg_256,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm_reg[2]_0\(1),
      I3 => strm_empty_n,
      I4 => img_out_TREADY_int_regslice,
      I5 => ap_CS_fsm_pp0_stage0,
      O => \^icmp_ln479_reg_256_reg[0]_0\
    );
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAAFFFFAAAA"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^ap_done_reg\,
      I2 => rows_cast_loc_c_empty_n,
      I3 => cols_cast_loc_c_empty_n,
      I4 => \^q\(0),
      I5 => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEECE"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => ap_CS_fsm_state10,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => icmp_ln479_fu_211_p2,
      I4 => \ap_CS_fsm[11]_i_2__1_n_0\,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0200"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => icmp_ln479_fu_211_p2,
      I2 => \ap_CS_fsm[11]_i_2__1_n_0\,
      I3 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[11]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => icmp_ln479_reg_256,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm_reg[2]_0\(1),
      I3 => strm_empty_n,
      I4 => img_out_TREADY_int_regslice,
      O => \ap_CS_fsm[11]_i_2__1_n_0\
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FF80FF000000"
    )
        port map (
      I0 => out_mat_cols_c_empty_n,
      I1 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I2 => out_mat_rows_c_empty_n,
      I3 => \ap_CS_fsm_reg[2]_0\(1),
      I4 => \ap_CS_fsm[2]_i_2__1_n_0\,
      I5 => \ap_CS_fsm_reg[2]_0\(0),
      O => \ap_CS_fsm_reg[0]_0\(0)
    );
\ap_CS_fsm[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \^ap_done_reg_reg_0\,
      I1 => \ap_CS_fsm[1]_i_3__2_n_0\,
      I2 => \ap_CS_fsm[1]_i_4_n_0\,
      I3 => \ap_CS_fsm_reg_n_0_[6]\,
      I4 => ap_CS_fsm_state8,
      I5 => \ap_CS_fsm_reg_n_0_[3]\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => rows_cast_loc_c_empty_n,
      I2 => cols_cast_loc_c_empty_n,
      I3 => \^q\(0),
      I4 => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
      O => \^ap_done_reg_reg_0\
    );
\ap_CS_fsm[1]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm_reg_n_0_[4]\,
      I2 => \ap_CS_fsm_reg_n_0_[1]\,
      I3 => \ap_CS_fsm_reg_n_0_[2]\,
      O => \ap_CS_fsm[1]_i_3__2_n_0\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm_reg_n_0_[5]\,
      I3 => \^q\(1),
      O => \ap_CS_fsm[1]_i_4_n_0\
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1113"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_2__1_n_0\,
      I1 => \ap_CS_fsm_reg[2]_0\(0),
      I2 => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      I3 => \ap_CS_fsm_reg[2]_0\(1),
      O => \ap_CS_fsm_reg[0]_0\(1)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555755575557FFFF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\(1),
      I1 => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
      I2 => \^q\(1),
      I3 => \^ap_done_reg\,
      I4 => shiftReg_ce,
      I5 => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg,
      O => \ap_CS_fsm[2]_i_2__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \ap_CS_fsm_reg_n_0_[1]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[1]\,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_done_reg_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[2]_i_2__1_n_0\,
      I2 => \^q\(1),
      I3 => \^ap_done_reg\,
      O => \ap_done_reg_i_1__2_n_0\
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_reg_i_1__2_n_0\,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEFEF0000000000"
    )
        port map (
      I0 => icmp_ln479_fu_211_p2,
      I1 => \ap_CS_fsm[11]_i_2__1_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_CS_fsm_state10,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F40404000000000"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => \ap_CS_fsm[11]_i_2__1_n_0\,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => icmp_ln479_fu_211_p2,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter1_i_1__3_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__3_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \ap_CS_fsm[2]_i_2__1_n_0\,
      I2 => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
      I3 => \^q\(1),
      I4 => \^ap_done_reg\,
      O => ap_rst_n_0
    );
ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD00000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[2]_0\(1),
      I1 => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2_n_0,
      I2 => shiftReg_ce,
      I3 => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg,
      I4 => ap_rst_n,
      O => \ap_CS_fsm_reg[1]_0\
    );
ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
      I1 => \^q\(1),
      I2 => \^ap_done_reg\,
      O => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_i_2_n_0
    );
\cols_cast_loc_read_reg_221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(0),
      Q => cols_cast_loc_read_reg_221(0),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(10),
      Q => cols_cast_loc_read_reg_221(10),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(11),
      Q => cols_cast_loc_read_reg_221(11),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(12),
      Q => cols_cast_loc_read_reg_221(12),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(13),
      Q => cols_cast_loc_read_reg_221(13),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(14),
      Q => cols_cast_loc_read_reg_221(14),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(15),
      Q => cols_cast_loc_read_reg_221(15),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(16),
      Q => cols_cast_loc_read_reg_221(16),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(17),
      Q => cols_cast_loc_read_reg_221(17),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(18),
      Q => cols_cast_loc_read_reg_221(18),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(19),
      Q => cols_cast_loc_read_reg_221(19),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(1),
      Q => cols_cast_loc_read_reg_221(1),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(20),
      Q => cols_cast_loc_read_reg_221(20),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(21),
      Q => cols_cast_loc_read_reg_221(21),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(22),
      Q => cols_cast_loc_read_reg_221(22),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(23),
      Q => cols_cast_loc_read_reg_221(23),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(24),
      Q => cols_cast_loc_read_reg_221(24),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(25),
      Q => cols_cast_loc_read_reg_221(25),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(26),
      Q => cols_cast_loc_read_reg_221(26),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(27),
      Q => cols_cast_loc_read_reg_221(27),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(28),
      Q => cols_cast_loc_read_reg_221(28),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(2),
      Q => cols_cast_loc_read_reg_221(2),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(3),
      Q => cols_cast_loc_read_reg_221(3),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(4),
      Q => cols_cast_loc_read_reg_221(4),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(5),
      Q => cols_cast_loc_read_reg_221(5),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(6),
      Q => cols_cast_loc_read_reg_221(6),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(7),
      Q => cols_cast_loc_read_reg_221(7),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(8),
      Q => cols_cast_loc_read_reg_221(8),
      R => '0'
    );
\cols_cast_loc_read_reg_221_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => D(9),
      Q => cols_cast_loc_read_reg_221(9),
      R => '0'
    );
\i_reg_120[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln479_fu_211_p2,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_state10,
      O => i_reg_120
    );
\i_reg_120[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2__1_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln479_fu_211_p2,
      I3 => ap_enable_reg_pp0_iter0,
      O => i_reg_1200
    );
\i_reg_120[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_120_reg(0),
      O => \i_reg_120[0]_i_4_n_0\
    );
\i_reg_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[0]_i_3_n_7\,
      Q => i_reg_120_reg(0),
      R => i_reg_120
    );
\i_reg_120_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg_120_reg[0]_i_3_n_0\,
      CO(2) => \i_reg_120_reg[0]_i_3_n_1\,
      CO(1) => \i_reg_120_reg[0]_i_3_n_2\,
      CO(0) => \i_reg_120_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg_120_reg[0]_i_3_n_4\,
      O(2) => \i_reg_120_reg[0]_i_3_n_5\,
      O(1) => \i_reg_120_reg[0]_i_3_n_6\,
      O(0) => \i_reg_120_reg[0]_i_3_n_7\,
      S(3 downto 1) => i_reg_120_reg(3 downto 1),
      S(0) => \i_reg_120[0]_i_4_n_0\
    );
\i_reg_120_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[8]_i_1_n_5\,
      Q => i_reg_120_reg(10),
      R => i_reg_120
    );
\i_reg_120_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[8]_i_1_n_4\,
      Q => i_reg_120_reg(11),
      R => i_reg_120
    );
\i_reg_120_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[12]_i_1_n_7\,
      Q => i_reg_120_reg(12),
      R => i_reg_120
    );
\i_reg_120_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_120_reg[8]_i_1_n_0\,
      CO(3) => \i_reg_120_reg[12]_i_1_n_0\,
      CO(2) => \i_reg_120_reg[12]_i_1_n_1\,
      CO(1) => \i_reg_120_reg[12]_i_1_n_2\,
      CO(0) => \i_reg_120_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_120_reg[12]_i_1_n_4\,
      O(2) => \i_reg_120_reg[12]_i_1_n_5\,
      O(1) => \i_reg_120_reg[12]_i_1_n_6\,
      O(0) => \i_reg_120_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_reg_120_reg(15 downto 12)
    );
\i_reg_120_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[12]_i_1_n_6\,
      Q => i_reg_120_reg(13),
      R => i_reg_120
    );
\i_reg_120_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[12]_i_1_n_5\,
      Q => i_reg_120_reg(14),
      R => i_reg_120
    );
\i_reg_120_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[12]_i_1_n_4\,
      Q => i_reg_120_reg(15),
      R => i_reg_120
    );
\i_reg_120_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[16]_i_1_n_7\,
      Q => i_reg_120_reg(16),
      R => i_reg_120
    );
\i_reg_120_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_120_reg[12]_i_1_n_0\,
      CO(3) => \i_reg_120_reg[16]_i_1_n_0\,
      CO(2) => \i_reg_120_reg[16]_i_1_n_1\,
      CO(1) => \i_reg_120_reg[16]_i_1_n_2\,
      CO(0) => \i_reg_120_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_120_reg[16]_i_1_n_4\,
      O(2) => \i_reg_120_reg[16]_i_1_n_5\,
      O(1) => \i_reg_120_reg[16]_i_1_n_6\,
      O(0) => \i_reg_120_reg[16]_i_1_n_7\,
      S(3 downto 0) => i_reg_120_reg(19 downto 16)
    );
\i_reg_120_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[16]_i_1_n_6\,
      Q => i_reg_120_reg(17),
      R => i_reg_120
    );
\i_reg_120_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[16]_i_1_n_5\,
      Q => i_reg_120_reg(18),
      R => i_reg_120
    );
\i_reg_120_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[16]_i_1_n_4\,
      Q => i_reg_120_reg(19),
      R => i_reg_120
    );
\i_reg_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[0]_i_3_n_6\,
      Q => i_reg_120_reg(1),
      R => i_reg_120
    );
\i_reg_120_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[20]_i_1_n_7\,
      Q => i_reg_120_reg(20),
      R => i_reg_120
    );
\i_reg_120_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_120_reg[16]_i_1_n_0\,
      CO(3) => \i_reg_120_reg[20]_i_1_n_0\,
      CO(2) => \i_reg_120_reg[20]_i_1_n_1\,
      CO(1) => \i_reg_120_reg[20]_i_1_n_2\,
      CO(0) => \i_reg_120_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_120_reg[20]_i_1_n_4\,
      O(2) => \i_reg_120_reg[20]_i_1_n_5\,
      O(1) => \i_reg_120_reg[20]_i_1_n_6\,
      O(0) => \i_reg_120_reg[20]_i_1_n_7\,
      S(3 downto 0) => i_reg_120_reg(23 downto 20)
    );
\i_reg_120_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[20]_i_1_n_6\,
      Q => i_reg_120_reg(21),
      R => i_reg_120
    );
\i_reg_120_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[20]_i_1_n_5\,
      Q => i_reg_120_reg(22),
      R => i_reg_120
    );
\i_reg_120_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[20]_i_1_n_4\,
      Q => i_reg_120_reg(23),
      R => i_reg_120
    );
\i_reg_120_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[24]_i_1_n_7\,
      Q => i_reg_120_reg(24),
      R => i_reg_120
    );
\i_reg_120_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_120_reg[20]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_reg_120_reg[24]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_reg_120_reg[24]_i_1_n_2\,
      CO(0) => \i_reg_120_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_reg_120_reg[24]_i_1_O_UNCONNECTED\(3),
      O(2) => \i_reg_120_reg[24]_i_1_n_5\,
      O(1) => \i_reg_120_reg[24]_i_1_n_6\,
      O(0) => \i_reg_120_reg[24]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg_120_reg(26 downto 24)
    );
\i_reg_120_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[24]_i_1_n_6\,
      Q => i_reg_120_reg(25),
      R => i_reg_120
    );
\i_reg_120_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[24]_i_1_n_5\,
      Q => i_reg_120_reg(26),
      R => i_reg_120
    );
\i_reg_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[0]_i_3_n_5\,
      Q => i_reg_120_reg(2),
      R => i_reg_120
    );
\i_reg_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[0]_i_3_n_4\,
      Q => i_reg_120_reg(3),
      R => i_reg_120
    );
\i_reg_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[4]_i_1_n_7\,
      Q => i_reg_120_reg(4),
      R => i_reg_120
    );
\i_reg_120_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_120_reg[0]_i_3_n_0\,
      CO(3) => \i_reg_120_reg[4]_i_1_n_0\,
      CO(2) => \i_reg_120_reg[4]_i_1_n_1\,
      CO(1) => \i_reg_120_reg[4]_i_1_n_2\,
      CO(0) => \i_reg_120_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_120_reg[4]_i_1_n_4\,
      O(2) => \i_reg_120_reg[4]_i_1_n_5\,
      O(1) => \i_reg_120_reg[4]_i_1_n_6\,
      O(0) => \i_reg_120_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_reg_120_reg(7 downto 4)
    );
\i_reg_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[4]_i_1_n_6\,
      Q => i_reg_120_reg(5),
      R => i_reg_120
    );
\i_reg_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[4]_i_1_n_5\,
      Q => i_reg_120_reg(6),
      R => i_reg_120
    );
\i_reg_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[4]_i_1_n_4\,
      Q => i_reg_120_reg(7),
      R => i_reg_120
    );
\i_reg_120_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[8]_i_1_n_7\,
      Q => i_reg_120_reg(8),
      R => i_reg_120
    );
\i_reg_120_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_120_reg[4]_i_1_n_0\,
      CO(3) => \i_reg_120_reg[8]_i_1_n_0\,
      CO(2) => \i_reg_120_reg[8]_i_1_n_1\,
      CO(1) => \i_reg_120_reg[8]_i_1_n_2\,
      CO(0) => \i_reg_120_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_120_reg[8]_i_1_n_4\,
      O(2) => \i_reg_120_reg[8]_i_1_n_5\,
      O(1) => \i_reg_120_reg[8]_i_1_n_6\,
      O(0) => \i_reg_120_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_reg_120_reg(11 downto 8)
    );
\i_reg_120_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => i_reg_1200,
      D => \i_reg_120_reg[8]_i_1_n_6\,
      Q => i_reg_120_reg(9),
      R => i_reg_120
    );
icmp_ln479_fu_211_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln479_fu_211_p2_carry_n_0,
      CO(2) => icmp_ln479_fu_211_p2_carry_n_1,
      CO(1) => icmp_ln479_fu_211_p2_carry_n_2,
      CO(0) => icmp_ln479_fu_211_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln479_fu_211_p2_carry_i_1_n_0,
      DI(2) => icmp_ln479_fu_211_p2_carry_i_2_n_0,
      DI(1) => icmp_ln479_fu_211_p2_carry_i_3_n_0,
      DI(0) => icmp_ln479_fu_211_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln479_fu_211_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln479_fu_211_p2_carry_i_5_n_0,
      S(2) => icmp_ln479_fu_211_p2_carry_i_6_n_0,
      S(1) => icmp_ln479_fu_211_p2_carry_i_7_n_0,
      S(0) => icmp_ln479_fu_211_p2_carry_i_8_n_0
    );
\icmp_ln479_fu_211_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln479_fu_211_p2_carry_n_0,
      CO(3) => \icmp_ln479_fu_211_p2_carry__0_n_0\,
      CO(2) => \icmp_ln479_fu_211_p2_carry__0_n_1\,
      CO(1) => \icmp_ln479_fu_211_p2_carry__0_n_2\,
      CO(0) => \icmp_ln479_fu_211_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln479_fu_211_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln479_fu_211_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln479_fu_211_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln479_fu_211_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln479_fu_211_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln479_fu_211_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln479_fu_211_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln479_fu_211_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln479_fu_211_p2_carry__0_i_8_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[15]\,
      I1 => i_reg_120_reg(15),
      I2 => \loop_count_reg_246_reg_n_0_[14]\,
      I3 => i_reg_120_reg(14),
      O => \icmp_ln479_fu_211_p2_carry__0_i_1_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[13]\,
      I1 => i_reg_120_reg(13),
      I2 => \loop_count_reg_246_reg_n_0_[12]\,
      I3 => i_reg_120_reg(12),
      O => \icmp_ln479_fu_211_p2_carry__0_i_2_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[11]\,
      I1 => i_reg_120_reg(11),
      I2 => \loop_count_reg_246_reg_n_0_[10]\,
      I3 => i_reg_120_reg(10),
      O => \icmp_ln479_fu_211_p2_carry__0_i_3_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[9]\,
      I1 => i_reg_120_reg(9),
      I2 => \loop_count_reg_246_reg_n_0_[8]\,
      I3 => i_reg_120_reg(8),
      O => \icmp_ln479_fu_211_p2_carry__0_i_4_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(15),
      I1 => \loop_count_reg_246_reg_n_0_[15]\,
      I2 => i_reg_120_reg(14),
      I3 => \loop_count_reg_246_reg_n_0_[14]\,
      O => \icmp_ln479_fu_211_p2_carry__0_i_5_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(13),
      I1 => \loop_count_reg_246_reg_n_0_[13]\,
      I2 => i_reg_120_reg(12),
      I3 => \loop_count_reg_246_reg_n_0_[12]\,
      O => \icmp_ln479_fu_211_p2_carry__0_i_6_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(11),
      I1 => \loop_count_reg_246_reg_n_0_[11]\,
      I2 => i_reg_120_reg(10),
      I3 => \loop_count_reg_246_reg_n_0_[10]\,
      O => \icmp_ln479_fu_211_p2_carry__0_i_7_n_0\
    );
\icmp_ln479_fu_211_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(9),
      I1 => \loop_count_reg_246_reg_n_0_[9]\,
      I2 => i_reg_120_reg(8),
      I3 => \loop_count_reg_246_reg_n_0_[8]\,
      O => \icmp_ln479_fu_211_p2_carry__0_i_8_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln479_fu_211_p2_carry__0_n_0\,
      CO(3) => \icmp_ln479_fu_211_p2_carry__1_n_0\,
      CO(2) => \icmp_ln479_fu_211_p2_carry__1_n_1\,
      CO(1) => \icmp_ln479_fu_211_p2_carry__1_n_2\,
      CO(0) => \icmp_ln479_fu_211_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln479_fu_211_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln479_fu_211_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln479_fu_211_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln479_fu_211_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln479_fu_211_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln479_fu_211_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln479_fu_211_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln479_fu_211_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln479_fu_211_p2_carry__1_i_8_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[23]\,
      I1 => i_reg_120_reg(23),
      I2 => \loop_count_reg_246_reg_n_0_[22]\,
      I3 => i_reg_120_reg(22),
      O => \icmp_ln479_fu_211_p2_carry__1_i_1_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[21]\,
      I1 => i_reg_120_reg(21),
      I2 => \loop_count_reg_246_reg_n_0_[20]\,
      I3 => i_reg_120_reg(20),
      O => \icmp_ln479_fu_211_p2_carry__1_i_2_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[19]\,
      I1 => i_reg_120_reg(19),
      I2 => \loop_count_reg_246_reg_n_0_[18]\,
      I3 => i_reg_120_reg(18),
      O => \icmp_ln479_fu_211_p2_carry__1_i_3_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[17]\,
      I1 => i_reg_120_reg(17),
      I2 => \loop_count_reg_246_reg_n_0_[16]\,
      I3 => i_reg_120_reg(16),
      O => \icmp_ln479_fu_211_p2_carry__1_i_4_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(23),
      I1 => \loop_count_reg_246_reg_n_0_[23]\,
      I2 => i_reg_120_reg(22),
      I3 => \loop_count_reg_246_reg_n_0_[22]\,
      O => \icmp_ln479_fu_211_p2_carry__1_i_5_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(21),
      I1 => \loop_count_reg_246_reg_n_0_[21]\,
      I2 => i_reg_120_reg(20),
      I3 => \loop_count_reg_246_reg_n_0_[20]\,
      O => \icmp_ln479_fu_211_p2_carry__1_i_6_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(19),
      I1 => \loop_count_reg_246_reg_n_0_[19]\,
      I2 => i_reg_120_reg(18),
      I3 => \loop_count_reg_246_reg_n_0_[18]\,
      O => \icmp_ln479_fu_211_p2_carry__1_i_7_n_0\
    );
\icmp_ln479_fu_211_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(17),
      I1 => \loop_count_reg_246_reg_n_0_[17]\,
      I2 => i_reg_120_reg(16),
      I3 => \loop_count_reg_246_reg_n_0_[16]\,
      O => \icmp_ln479_fu_211_p2_carry__1_i_8_n_0\
    );
\icmp_ln479_fu_211_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln479_fu_211_p2_carry__1_n_0\,
      CO(3 downto 2) => \NLW_icmp_ln479_fu_211_p2_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => icmp_ln479_fu_211_p2,
      CO(0) => \icmp_ln479_fu_211_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \icmp_ln479_fu_211_p2_carry__2_i_1_n_0\,
      DI(0) => \icmp_ln479_fu_211_p2_carry__2_i_2_n_0\,
      O(3 downto 0) => \NLW_icmp_ln479_fu_211_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \icmp_ln479_fu_211_p2_carry__2_i_3_n_0\,
      S(0) => \icmp_ln479_fu_211_p2_carry__2_i_4_n_0\
    );
\icmp_ln479_fu_211_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[27]\,
      I1 => \loop_count_reg_246_reg_n_0_[26]\,
      I2 => i_reg_120_reg(26),
      O => \icmp_ln479_fu_211_p2_carry__2_i_1_n_0\
    );
\icmp_ln479_fu_211_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[25]\,
      I1 => i_reg_120_reg(25),
      I2 => \loop_count_reg_246_reg_n_0_[24]\,
      I3 => i_reg_120_reg(24),
      O => \icmp_ln479_fu_211_p2_carry__2_i_2_n_0\
    );
\icmp_ln479_fu_211_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[27]\,
      I1 => i_reg_120_reg(26),
      I2 => \loop_count_reg_246_reg_n_0_[26]\,
      O => \icmp_ln479_fu_211_p2_carry__2_i_3_n_0\
    );
\icmp_ln479_fu_211_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(25),
      I1 => \loop_count_reg_246_reg_n_0_[25]\,
      I2 => i_reg_120_reg(24),
      I3 => \loop_count_reg_246_reg_n_0_[24]\,
      O => \icmp_ln479_fu_211_p2_carry__2_i_4_n_0\
    );
icmp_ln479_fu_211_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[7]\,
      I1 => i_reg_120_reg(7),
      I2 => \loop_count_reg_246_reg_n_0_[6]\,
      I3 => i_reg_120_reg(6),
      O => icmp_ln479_fu_211_p2_carry_i_1_n_0
    );
icmp_ln479_fu_211_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[5]\,
      I1 => i_reg_120_reg(5),
      I2 => \loop_count_reg_246_reg_n_0_[4]\,
      I3 => i_reg_120_reg(4),
      O => icmp_ln479_fu_211_p2_carry_i_2_n_0
    );
icmp_ln479_fu_211_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[3]\,
      I1 => i_reg_120_reg(3),
      I2 => \loop_count_reg_246_reg_n_0_[2]\,
      I3 => i_reg_120_reg(2),
      O => icmp_ln479_fu_211_p2_carry_i_3_n_0
    );
icmp_ln479_fu_211_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[1]\,
      I1 => i_reg_120_reg(1),
      I2 => \loop_count_reg_246_reg_n_0_[0]\,
      I3 => i_reg_120_reg(0),
      O => icmp_ln479_fu_211_p2_carry_i_4_n_0
    );
icmp_ln479_fu_211_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(7),
      I1 => \loop_count_reg_246_reg_n_0_[7]\,
      I2 => i_reg_120_reg(6),
      I3 => \loop_count_reg_246_reg_n_0_[6]\,
      O => icmp_ln479_fu_211_p2_carry_i_5_n_0
    );
icmp_ln479_fu_211_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(5),
      I1 => \loop_count_reg_246_reg_n_0_[5]\,
      I2 => i_reg_120_reg(4),
      I3 => \loop_count_reg_246_reg_n_0_[4]\,
      O => icmp_ln479_fu_211_p2_carry_i_6_n_0
    );
icmp_ln479_fu_211_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(3),
      I1 => \loop_count_reg_246_reg_n_0_[3]\,
      I2 => i_reg_120_reg(2),
      I3 => \loop_count_reg_246_reg_n_0_[2]\,
      O => icmp_ln479_fu_211_p2_carry_i_7_n_0
    );
icmp_ln479_fu_211_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_120_reg(1),
      I1 => \loop_count_reg_246_reg_n_0_[1]\,
      I2 => i_reg_120_reg(0),
      I3 => \loop_count_reg_246_reg_n_0_[0]\,
      O => icmp_ln479_fu_211_p2_carry_i_8_n_0
    );
\icmp_ln479_reg_256[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln479_fu_211_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \ap_CS_fsm[11]_i_2__1_n_0\,
      I3 => icmp_ln479_reg_256,
      O => \icmp_ln479_reg_256[0]_i_1_n_0\
    );
\icmp_ln479_reg_256_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln479_reg_256[0]_i_1_n_0\,
      Q => icmp_ln479_reg_256,
      R => '0'
    );
\loop_count_reg_246[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(0),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(0),
      O => loop_count_fu_194_p3(0)
    );
\loop_count_reg_246[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(10),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(10),
      O => loop_count_fu_194_p3(10)
    );
\loop_count_reg_246[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(11),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(11),
      O => loop_count_fu_194_p3(11)
    );
\loop_count_reg_246[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(12),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(12),
      O => loop_count_fu_194_p3(12)
    );
\loop_count_reg_246[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(12),
      O => \loop_count_reg_246[12]_i_3_n_0\
    );
\loop_count_reg_246[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(11),
      O => \loop_count_reg_246[12]_i_4_n_0\
    );
\loop_count_reg_246[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(10),
      O => \loop_count_reg_246[12]_i_5_n_0\
    );
\loop_count_reg_246[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(9),
      O => \loop_count_reg_246[12]_i_6_n_0\
    );
\loop_count_reg_246[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(13),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(13),
      O => loop_count_fu_194_p3(13)
    );
\loop_count_reg_246[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(14),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(14),
      O => loop_count_fu_194_p3(14)
    );
\loop_count_reg_246[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(15),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(15),
      O => loop_count_fu_194_p3(15)
    );
\loop_count_reg_246[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(16),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(16),
      O => loop_count_fu_194_p3(16)
    );
\loop_count_reg_246[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(16),
      O => \loop_count_reg_246[16]_i_3_n_0\
    );
\loop_count_reg_246[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(15),
      O => \loop_count_reg_246[16]_i_4_n_0\
    );
\loop_count_reg_246[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(14),
      O => \loop_count_reg_246[16]_i_5_n_0\
    );
\loop_count_reg_246[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(13),
      O => \loop_count_reg_246[16]_i_6_n_0\
    );
\loop_count_reg_246[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(17),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(17),
      O => loop_count_fu_194_p3(17)
    );
\loop_count_reg_246[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(18),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(18),
      O => loop_count_fu_194_p3(18)
    );
\loop_count_reg_246[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(19),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(19),
      O => loop_count_fu_194_p3(19)
    );
\loop_count_reg_246[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(1),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(1),
      O => loop_count_fu_194_p3(1)
    );
\loop_count_reg_246[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(20),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(20),
      O => loop_count_fu_194_p3(20)
    );
\loop_count_reg_246[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(20),
      O => \loop_count_reg_246[20]_i_3_n_0\
    );
\loop_count_reg_246[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(19),
      O => \loop_count_reg_246[20]_i_4_n_0\
    );
\loop_count_reg_246[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(18),
      O => \loop_count_reg_246[20]_i_5_n_0\
    );
\loop_count_reg_246[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(17),
      O => \loop_count_reg_246[20]_i_6_n_0\
    );
\loop_count_reg_246[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(21),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(21),
      O => loop_count_fu_194_p3(21)
    );
\loop_count_reg_246[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(22),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(22),
      O => loop_count_fu_194_p3(22)
    );
\loop_count_reg_246[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(23),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(23),
      O => loop_count_fu_194_p3(23)
    );
\loop_count_reg_246[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(24),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(24),
      O => loop_count_fu_194_p3(24)
    );
\loop_count_reg_246[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(24),
      O => \loop_count_reg_246[24]_i_3_n_0\
    );
\loop_count_reg_246[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(23),
      O => \loop_count_reg_246[24]_i_4_n_0\
    );
\loop_count_reg_246[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(22),
      O => \loop_count_reg_246[24]_i_5_n_0\
    );
\loop_count_reg_246[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(21),
      O => \loop_count_reg_246[24]_i_6_n_0\
    );
\loop_count_reg_246[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(25),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(25),
      O => loop_count_fu_194_p3(25)
    );
\loop_count_reg_246[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => tmp_reg_231,
      I1 => sub_ln477_1_fu_185_p2(26),
      O => loop_count_fu_194_p3(26)
    );
\loop_count_reg_246[26]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(26),
      O => \loop_count_reg_246[26]_i_3_n_0\
    );
\loop_count_reg_246[26]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(25),
      O => \loop_count_reg_246[26]_i_4_n_0\
    );
\loop_count_reg_246[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"30AA"
    )
        port map (
      I0 => \loop_count_reg_246_reg_n_0_[27]\,
      I1 => \loop_count_reg_246_reg[26]_i_2_n_1\,
      I2 => tmp_reg_231,
      I3 => ap_CS_fsm_state10,
      O => \loop_count_reg_246[27]_i_1_n_0\
    );
\loop_count_reg_246[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(2),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(2),
      O => loop_count_fu_194_p3(2)
    );
\loop_count_reg_246[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(3),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(3),
      O => loop_count_fu_194_p3(3)
    );
\loop_count_reg_246[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(4),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(4),
      O => loop_count_fu_194_p3(4)
    );
\loop_count_reg_246[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(0),
      O => \loop_count_reg_246[4]_i_3_n_0\
    );
\loop_count_reg_246[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(4),
      O => \loop_count_reg_246[4]_i_4_n_0\
    );
\loop_count_reg_246[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(3),
      O => \loop_count_reg_246[4]_i_5_n_0\
    );
\loop_count_reg_246[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(2),
      O => \loop_count_reg_246[4]_i_6_n_0\
    );
\loop_count_reg_246[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(1),
      O => \loop_count_reg_246[4]_i_7_n_0\
    );
\loop_count_reg_246[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(5),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(5),
      O => loop_count_fu_194_p3(5)
    );
\loop_count_reg_246[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(6),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(6),
      O => loop_count_fu_194_p3(6)
    );
\loop_count_reg_246[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(7),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(7),
      O => loop_count_fu_194_p3(7)
    );
\loop_count_reg_246[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(8),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(8),
      O => loop_count_fu_194_p3(8)
    );
\loop_count_reg_246[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(8),
      O => \loop_count_reg_246[8]_i_3_n_0\
    );
\loop_count_reg_246[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(7),
      O => \loop_count_reg_246[8]_i_4_n_0\
    );
\loop_count_reg_246[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(6),
      O => \loop_count_reg_246[8]_i_5_n_0\
    );
\loop_count_reg_246[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln477_1_reg_236(5),
      O => \loop_count_reg_246[8]_i_6_n_0\
    );
\loop_count_reg_246[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln477_1_fu_185_p2(9),
      I1 => tmp_reg_231,
      I2 => trunc_ln477_2_reg_241(9),
      O => loop_count_fu_194_p3(9)
    );
\loop_count_reg_246_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(0),
      Q => \loop_count_reg_246_reg_n_0_[0]\,
      R => '0'
    );
\loop_count_reg_246_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(10),
      Q => \loop_count_reg_246_reg_n_0_[10]\,
      R => '0'
    );
\loop_count_reg_246_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(11),
      Q => \loop_count_reg_246_reg_n_0_[11]\,
      R => '0'
    );
\loop_count_reg_246_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(12),
      Q => \loop_count_reg_246_reg_n_0_[12]\,
      R => '0'
    );
\loop_count_reg_246_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_246_reg[8]_i_2_n_0\,
      CO(3) => \loop_count_reg_246_reg[12]_i_2_n_0\,
      CO(2) => \loop_count_reg_246_reg[12]_i_2_n_1\,
      CO(1) => \loop_count_reg_246_reg[12]_i_2_n_2\,
      CO(0) => \loop_count_reg_246_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln477_1_fu_185_p2(12 downto 9),
      S(3) => \loop_count_reg_246[12]_i_3_n_0\,
      S(2) => \loop_count_reg_246[12]_i_4_n_0\,
      S(1) => \loop_count_reg_246[12]_i_5_n_0\,
      S(0) => \loop_count_reg_246[12]_i_6_n_0\
    );
\loop_count_reg_246_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(13),
      Q => \loop_count_reg_246_reg_n_0_[13]\,
      R => '0'
    );
\loop_count_reg_246_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(14),
      Q => \loop_count_reg_246_reg_n_0_[14]\,
      R => '0'
    );
\loop_count_reg_246_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(15),
      Q => \loop_count_reg_246_reg_n_0_[15]\,
      R => '0'
    );
\loop_count_reg_246_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(16),
      Q => \loop_count_reg_246_reg_n_0_[16]\,
      R => '0'
    );
\loop_count_reg_246_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_246_reg[12]_i_2_n_0\,
      CO(3) => \loop_count_reg_246_reg[16]_i_2_n_0\,
      CO(2) => \loop_count_reg_246_reg[16]_i_2_n_1\,
      CO(1) => \loop_count_reg_246_reg[16]_i_2_n_2\,
      CO(0) => \loop_count_reg_246_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln477_1_fu_185_p2(16 downto 13),
      S(3) => \loop_count_reg_246[16]_i_3_n_0\,
      S(2) => \loop_count_reg_246[16]_i_4_n_0\,
      S(1) => \loop_count_reg_246[16]_i_5_n_0\,
      S(0) => \loop_count_reg_246[16]_i_6_n_0\
    );
\loop_count_reg_246_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(17),
      Q => \loop_count_reg_246_reg_n_0_[17]\,
      R => '0'
    );
\loop_count_reg_246_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(18),
      Q => \loop_count_reg_246_reg_n_0_[18]\,
      R => '0'
    );
\loop_count_reg_246_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(19),
      Q => \loop_count_reg_246_reg_n_0_[19]\,
      R => '0'
    );
\loop_count_reg_246_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(1),
      Q => \loop_count_reg_246_reg_n_0_[1]\,
      R => '0'
    );
\loop_count_reg_246_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(20),
      Q => \loop_count_reg_246_reg_n_0_[20]\,
      R => '0'
    );
\loop_count_reg_246_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_246_reg[16]_i_2_n_0\,
      CO(3) => \loop_count_reg_246_reg[20]_i_2_n_0\,
      CO(2) => \loop_count_reg_246_reg[20]_i_2_n_1\,
      CO(1) => \loop_count_reg_246_reg[20]_i_2_n_2\,
      CO(0) => \loop_count_reg_246_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln477_1_fu_185_p2(20 downto 17),
      S(3) => \loop_count_reg_246[20]_i_3_n_0\,
      S(2) => \loop_count_reg_246[20]_i_4_n_0\,
      S(1) => \loop_count_reg_246[20]_i_5_n_0\,
      S(0) => \loop_count_reg_246[20]_i_6_n_0\
    );
\loop_count_reg_246_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(21),
      Q => \loop_count_reg_246_reg_n_0_[21]\,
      R => '0'
    );
\loop_count_reg_246_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(22),
      Q => \loop_count_reg_246_reg_n_0_[22]\,
      R => '0'
    );
\loop_count_reg_246_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(23),
      Q => \loop_count_reg_246_reg_n_0_[23]\,
      R => '0'
    );
\loop_count_reg_246_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(24),
      Q => \loop_count_reg_246_reg_n_0_[24]\,
      R => '0'
    );
\loop_count_reg_246_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_246_reg[20]_i_2_n_0\,
      CO(3) => \loop_count_reg_246_reg[24]_i_2_n_0\,
      CO(2) => \loop_count_reg_246_reg[24]_i_2_n_1\,
      CO(1) => \loop_count_reg_246_reg[24]_i_2_n_2\,
      CO(0) => \loop_count_reg_246_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln477_1_fu_185_p2(24 downto 21),
      S(3) => \loop_count_reg_246[24]_i_3_n_0\,
      S(2) => \loop_count_reg_246[24]_i_4_n_0\,
      S(1) => \loop_count_reg_246[24]_i_5_n_0\,
      S(0) => \loop_count_reg_246[24]_i_6_n_0\
    );
\loop_count_reg_246_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(25),
      Q => \loop_count_reg_246_reg_n_0_[25]\,
      R => '0'
    );
\loop_count_reg_246_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(26),
      Q => \loop_count_reg_246_reg_n_0_[26]\,
      R => '0'
    );
\loop_count_reg_246_reg[26]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_246_reg[24]_i_2_n_0\,
      CO(3) => \NLW_loop_count_reg_246_reg[26]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \loop_count_reg_246_reg[26]_i_2_n_1\,
      CO(1) => \NLW_loop_count_reg_246_reg[26]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \loop_count_reg_246_reg[26]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_loop_count_reg_246_reg[26]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln477_1_fu_185_p2(26 downto 25),
      S(3 downto 2) => B"01",
      S(1) => \loop_count_reg_246[26]_i_3_n_0\,
      S(0) => \loop_count_reg_246[26]_i_4_n_0\
    );
\loop_count_reg_246_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \loop_count_reg_246[27]_i_1_n_0\,
      Q => \loop_count_reg_246_reg_n_0_[27]\,
      R => '0'
    );
\loop_count_reg_246_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(2),
      Q => \loop_count_reg_246_reg_n_0_[2]\,
      R => '0'
    );
\loop_count_reg_246_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(3),
      Q => \loop_count_reg_246_reg_n_0_[3]\,
      R => '0'
    );
\loop_count_reg_246_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(4),
      Q => \loop_count_reg_246_reg_n_0_[4]\,
      R => '0'
    );
\loop_count_reg_246_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \loop_count_reg_246_reg[4]_i_2_n_0\,
      CO(2) => \loop_count_reg_246_reg[4]_i_2_n_1\,
      CO(1) => \loop_count_reg_246_reg[4]_i_2_n_2\,
      CO(0) => \loop_count_reg_246_reg[4]_i_2_n_3\,
      CYINIT => \loop_count_reg_246[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln477_1_fu_185_p2(4 downto 1),
      S(3) => \loop_count_reg_246[4]_i_4_n_0\,
      S(2) => \loop_count_reg_246[4]_i_5_n_0\,
      S(1) => \loop_count_reg_246[4]_i_6_n_0\,
      S(0) => \loop_count_reg_246[4]_i_7_n_0\
    );
\loop_count_reg_246_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(5),
      Q => \loop_count_reg_246_reg_n_0_[5]\,
      R => '0'
    );
\loop_count_reg_246_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(6),
      Q => \loop_count_reg_246_reg_n_0_[6]\,
      R => '0'
    );
\loop_count_reg_246_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(7),
      Q => \loop_count_reg_246_reg_n_0_[7]\,
      R => '0'
    );
\loop_count_reg_246_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(8),
      Q => \loop_count_reg_246_reg_n_0_[8]\,
      R => '0'
    );
\loop_count_reg_246_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \loop_count_reg_246_reg[4]_i_2_n_0\,
      CO(3) => \loop_count_reg_246_reg[8]_i_2_n_0\,
      CO(2) => \loop_count_reg_246_reg[8]_i_2_n_1\,
      CO(1) => \loop_count_reg_246_reg[8]_i_2_n_2\,
      CO(0) => \loop_count_reg_246_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln477_1_fu_185_p2(8 downto 5),
      S(3) => \loop_count_reg_246[8]_i_3_n_0\,
      S(2) => \loop_count_reg_246[8]_i_4_n_0\,
      S(1) => \loop_count_reg_246[8]_i_5_n_0\,
      S(0) => \loop_count_reg_246[8]_i_6_n_0\
    );
\loop_count_reg_246_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => loop_count_fu_194_p3(9),
      Q => \loop_count_reg_246_reg_n_0_[9]\,
      R => '0'
    );
mul_29s_29s_29_7_1_U80: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_29s_29s_29_7_1
     port map (
      D(28 downto 0) => grp_fu_131_p2(28 downto 0),
      Q(0) => \^q\(0),
      \a_reg0_reg[28]\(11 downto 0) => rows_cast_loc_read_reg_216(28 downto 17),
      ap_clk => ap_clk,
      buff1_reg(16 downto 0) => D(16 downto 0),
      buff2_reg(28 downto 0) => cols_cast_loc_read_reg_221(28 downto 0),
      \out\(16 downto 0) => \out\(16 downto 0)
    );
\mul_ln477_reg_226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(0),
      Q => shl_ln_fu_135_p3(3),
      R => '0'
    );
\mul_ln477_reg_226_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(10),
      Q => shl_ln_fu_135_p3(13),
      R => '0'
    );
\mul_ln477_reg_226_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(11),
      Q => shl_ln_fu_135_p3(14),
      R => '0'
    );
\mul_ln477_reg_226_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(12),
      Q => shl_ln_fu_135_p3(15),
      R => '0'
    );
\mul_ln477_reg_226_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(13),
      Q => shl_ln_fu_135_p3(16),
      R => '0'
    );
\mul_ln477_reg_226_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(14),
      Q => shl_ln_fu_135_p3(17),
      R => '0'
    );
\mul_ln477_reg_226_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(15),
      Q => shl_ln_fu_135_p3(18),
      R => '0'
    );
\mul_ln477_reg_226_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(16),
      Q => shl_ln_fu_135_p3(19),
      R => '0'
    );
\mul_ln477_reg_226_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(17),
      Q => shl_ln_fu_135_p3(20),
      R => '0'
    );
\mul_ln477_reg_226_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(18),
      Q => shl_ln_fu_135_p3(21),
      R => '0'
    );
\mul_ln477_reg_226_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(19),
      Q => shl_ln_fu_135_p3(22),
      R => '0'
    );
\mul_ln477_reg_226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(1),
      Q => shl_ln_fu_135_p3(4),
      R => '0'
    );
\mul_ln477_reg_226_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(20),
      Q => shl_ln_fu_135_p3(23),
      R => '0'
    );
\mul_ln477_reg_226_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(21),
      Q => shl_ln_fu_135_p3(24),
      R => '0'
    );
\mul_ln477_reg_226_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(22),
      Q => shl_ln_fu_135_p3(25),
      R => '0'
    );
\mul_ln477_reg_226_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(23),
      Q => shl_ln_fu_135_p3(26),
      R => '0'
    );
\mul_ln477_reg_226_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(24),
      Q => shl_ln_fu_135_p3(27),
      R => '0'
    );
\mul_ln477_reg_226_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(25),
      Q => shl_ln_fu_135_p3(28),
      R => '0'
    );
\mul_ln477_reg_226_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(26),
      Q => shl_ln_fu_135_p3(29),
      R => '0'
    );
\mul_ln477_reg_226_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(27),
      Q => shl_ln_fu_135_p3(30),
      R => '0'
    );
\mul_ln477_reg_226_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(28),
      Q => shl_ln_fu_135_p3(31),
      R => '0'
    );
\mul_ln477_reg_226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(2),
      Q => shl_ln_fu_135_p3(5),
      R => '0'
    );
\mul_ln477_reg_226_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(3),
      Q => shl_ln_fu_135_p3(6),
      R => '0'
    );
\mul_ln477_reg_226_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(4),
      Q => shl_ln_fu_135_p3(7),
      R => '0'
    );
\mul_ln477_reg_226_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(5),
      Q => shl_ln_fu_135_p3(8),
      R => '0'
    );
\mul_ln477_reg_226_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(6),
      Q => shl_ln_fu_135_p3(9),
      R => '0'
    );
\mul_ln477_reg_226_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(7),
      Q => shl_ln_fu_135_p3(10),
      R => '0'
    );
\mul_ln477_reg_226_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(8),
      Q => shl_ln_fu_135_p3(11),
      R => '0'
    );
\mul_ln477_reg_226_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => grp_fu_131_p2(9),
      Q => shl_ln_fu_135_p3(12),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(17),
      Q => rows_cast_loc_read_reg_216(17),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(18),
      Q => rows_cast_loc_read_reg_216(18),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(19),
      Q => rows_cast_loc_read_reg_216(19),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(20),
      Q => rows_cast_loc_read_reg_216(20),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(21),
      Q => rows_cast_loc_read_reg_216(21),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(22),
      Q => rows_cast_loc_read_reg_216(22),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(23),
      Q => rows_cast_loc_read_reg_216(23),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(24),
      Q => rows_cast_loc_read_reg_216(24),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(25),
      Q => rows_cast_loc_read_reg_216(25),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(26),
      Q => rows_cast_loc_read_reg_216(26),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(27),
      Q => rows_cast_loc_read_reg_216(27),
      R => '0'
    );
\rows_cast_loc_read_reg_216_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \out\(28),
      Q => rows_cast_loc_read_reg_216(28),
      R => '0'
    );
\tmp_reg_231_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(31),
      Q => tmp_reg_231,
      R => '0'
    );
\tmp_reg_231_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_reg_231_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg_231_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_reg_231_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln477_fu_142_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_135_p3(31 downto 30)
    );
\trunc_ln477_1_reg_236[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(5),
      O => \trunc_ln477_1_reg_236[0]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(3),
      O => \trunc_ln477_1_reg_236[0]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(4),
      O => \trunc_ln477_1_reg_236[0]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(17),
      O => \trunc_ln477_1_reg_236[12]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(16),
      O => \trunc_ln477_1_reg_236[12]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(15),
      O => \trunc_ln477_1_reg_236[12]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(14),
      O => \trunc_ln477_1_reg_236[12]_i_5_n_0\
    );
\trunc_ln477_1_reg_236[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(21),
      O => \trunc_ln477_1_reg_236[16]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(20),
      O => \trunc_ln477_1_reg_236[16]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(19),
      O => \trunc_ln477_1_reg_236[16]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(18),
      O => \trunc_ln477_1_reg_236[16]_i_5_n_0\
    );
\trunc_ln477_1_reg_236[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(25),
      O => \trunc_ln477_1_reg_236[20]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(24),
      O => \trunc_ln477_1_reg_236[20]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(23),
      O => \trunc_ln477_1_reg_236[20]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(22),
      O => \trunc_ln477_1_reg_236[20]_i_5_n_0\
    );
\trunc_ln477_1_reg_236[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(29),
      O => \trunc_ln477_1_reg_236[24]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(28),
      O => \trunc_ln477_1_reg_236[24]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(27),
      O => \trunc_ln477_1_reg_236[24]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(26),
      O => \trunc_ln477_1_reg_236[24]_i_5_n_0\
    );
\trunc_ln477_1_reg_236[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(30),
      O => \trunc_ln477_1_reg_236[26]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(9),
      O => \trunc_ln477_1_reg_236[4]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(8),
      O => \trunc_ln477_1_reg_236[4]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(7),
      O => \trunc_ln477_1_reg_236[4]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(6),
      O => \trunc_ln477_1_reg_236[4]_i_5_n_0\
    );
\trunc_ln477_1_reg_236[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(13),
      O => \trunc_ln477_1_reg_236[8]_i_2_n_0\
    );
\trunc_ln477_1_reg_236[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(12),
      O => \trunc_ln477_1_reg_236[8]_i_3_n_0\
    );
\trunc_ln477_1_reg_236[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(11),
      O => \trunc_ln477_1_reg_236[8]_i_4_n_0\
    );
\trunc_ln477_1_reg_236[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(10),
      O => \trunc_ln477_1_reg_236[8]_i_5_n_0\
    );
\trunc_ln477_1_reg_236_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(5),
      Q => trunc_ln477_1_reg_236(0),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln477_1_reg_236_reg[0]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[0]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[0]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[0]_i_2_n_0\,
      DI(2) => '0',
      DI(1) => \trunc_ln477_1_reg_236[0]_i_3_n_0\,
      DI(0) => '0',
      O(3) => sub_ln477_fu_156_p2(5),
      O(2 downto 0) => \NLW_trunc_ln477_1_reg_236_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => shl_ln_fu_135_p3(5),
      S(2) => \trunc_ln477_1_reg_236[0]_i_4_n_0\,
      S(1) => shl_ln_fu_135_p3(3),
      S(0) => '0'
    );
\trunc_ln477_1_reg_236_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(15),
      Q => trunc_ln477_1_reg_236(10),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(16),
      Q => trunc_ln477_1_reg_236(11),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(17),
      Q => trunc_ln477_1_reg_236(12),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln477_1_reg_236_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[12]_i_2_n_0\,
      DI(2) => \trunc_ln477_1_reg_236[12]_i_3_n_0\,
      DI(1) => \trunc_ln477_1_reg_236[12]_i_4_n_0\,
      DI(0) => \trunc_ln477_1_reg_236[12]_i_5_n_0\,
      O(3 downto 0) => sub_ln477_fu_156_p2(17 downto 14),
      S(3 downto 0) => shl_ln_fu_135_p3(17 downto 14)
    );
\trunc_ln477_1_reg_236_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(18),
      Q => trunc_ln477_1_reg_236(13),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(19),
      Q => trunc_ln477_1_reg_236(14),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(20),
      Q => trunc_ln477_1_reg_236(15),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(21),
      Q => trunc_ln477_1_reg_236(16),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln477_1_reg_236_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[16]_i_2_n_0\,
      DI(2) => \trunc_ln477_1_reg_236[16]_i_3_n_0\,
      DI(1) => \trunc_ln477_1_reg_236[16]_i_4_n_0\,
      DI(0) => \trunc_ln477_1_reg_236[16]_i_5_n_0\,
      O(3 downto 0) => sub_ln477_fu_156_p2(21 downto 18),
      S(3 downto 0) => shl_ln_fu_135_p3(21 downto 18)
    );
\trunc_ln477_1_reg_236_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(22),
      Q => trunc_ln477_1_reg_236(17),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(23),
      Q => trunc_ln477_1_reg_236(18),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(24),
      Q => trunc_ln477_1_reg_236(19),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(6),
      Q => trunc_ln477_1_reg_236(1),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(25),
      Q => trunc_ln477_1_reg_236(20),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln477_1_reg_236_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[20]_i_2_n_0\,
      DI(2) => \trunc_ln477_1_reg_236[20]_i_3_n_0\,
      DI(1) => \trunc_ln477_1_reg_236[20]_i_4_n_0\,
      DI(0) => \trunc_ln477_1_reg_236[20]_i_5_n_0\,
      O(3 downto 0) => sub_ln477_fu_156_p2(25 downto 22),
      S(3 downto 0) => shl_ln_fu_135_p3(25 downto 22)
    );
\trunc_ln477_1_reg_236_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(26),
      Q => trunc_ln477_1_reg_236(21),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(27),
      Q => trunc_ln477_1_reg_236(22),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(28),
      Q => trunc_ln477_1_reg_236(23),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(29),
      Q => trunc_ln477_1_reg_236(24),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln477_1_reg_236_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[24]_i_2_n_0\,
      DI(2) => \trunc_ln477_1_reg_236[24]_i_3_n_0\,
      DI(1) => \trunc_ln477_1_reg_236[24]_i_4_n_0\,
      DI(0) => \trunc_ln477_1_reg_236[24]_i_5_n_0\,
      O(3 downto 0) => sub_ln477_fu_156_p2(29 downto 26),
      S(3 downto 0) => shl_ln_fu_135_p3(29 downto 26)
    );
\trunc_ln477_1_reg_236_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(30),
      Q => trunc_ln477_1_reg_236(25),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(31),
      Q => trunc_ln477_1_reg_236(26),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_trunc_ln477_1_reg_236_reg[26]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln477_1_reg_236_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \trunc_ln477_1_reg_236[26]_i_2_n_0\,
      O(3 downto 2) => \NLW_trunc_ln477_1_reg_236_reg[26]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln477_fu_156_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_135_p3(31 downto 30)
    );
\trunc_ln477_1_reg_236_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(7),
      Q => trunc_ln477_1_reg_236(2),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(8),
      Q => trunc_ln477_1_reg_236(3),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(9),
      Q => trunc_ln477_1_reg_236(4),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[0]_i_1_n_0\,
      CO(3) => \trunc_ln477_1_reg_236_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[4]_i_2_n_0\,
      DI(2) => \trunc_ln477_1_reg_236[4]_i_3_n_0\,
      DI(1) => \trunc_ln477_1_reg_236[4]_i_4_n_0\,
      DI(0) => \trunc_ln477_1_reg_236[4]_i_5_n_0\,
      O(3 downto 0) => sub_ln477_fu_156_p2(9 downto 6),
      S(3 downto 0) => shl_ln_fu_135_p3(9 downto 6)
    );
\trunc_ln477_1_reg_236_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(10),
      Q => trunc_ln477_1_reg_236(5),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(11),
      Q => trunc_ln477_1_reg_236(6),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(12),
      Q => trunc_ln477_1_reg_236(7),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(13),
      Q => trunc_ln477_1_reg_236(8),
      R => '0'
    );
\trunc_ln477_1_reg_236_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_1_reg_236_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln477_1_reg_236_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln477_1_reg_236_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln477_1_reg_236_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln477_1_reg_236_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln477_1_reg_236[8]_i_2_n_0\,
      DI(2) => \trunc_ln477_1_reg_236[8]_i_3_n_0\,
      DI(1) => \trunc_ln477_1_reg_236[8]_i_4_n_0\,
      DI(0) => \trunc_ln477_1_reg_236[8]_i_5_n_0\,
      O(3 downto 0) => sub_ln477_fu_156_p2(13 downto 10),
      S(3 downto 0) => shl_ln_fu_135_p3(13 downto 10)
    );
\trunc_ln477_1_reg_236_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln477_fu_156_p2(14),
      Q => trunc_ln477_1_reg_236(9),
      R => '0'
    );
\trunc_ln477_2_reg_241[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(4),
      O => \trunc_ln477_2_reg_241[0]_i_2_n_0\
    );
\trunc_ln477_2_reg_241[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_135_p3(3),
      O => \trunc_ln477_2_reg_241[0]_i_3_n_0\
    );
\trunc_ln477_2_reg_241_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(5),
      Q => trunc_ln477_2_reg_241(0),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln477_2_reg_241_reg[0]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[0]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[0]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => shl_ln_fu_135_p3(4 downto 3),
      DI(0) => '0',
      O(3) => add_ln477_fu_142_p2(5),
      O(2 downto 0) => \NLW_trunc_ln477_2_reg_241_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => shl_ln_fu_135_p3(5),
      S(2) => \trunc_ln477_2_reg_241[0]_i_2_n_0\,
      S(1) => \trunc_ln477_2_reg_241[0]_i_3_n_0\,
      S(0) => '1'
    );
\trunc_ln477_2_reg_241_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(15),
      Q => trunc_ln477_2_reg_241(10),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(16),
      Q => trunc_ln477_2_reg_241(11),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(17),
      Q => trunc_ln477_2_reg_241(12),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln477_2_reg_241_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln477_fu_142_p2(17 downto 14),
      S(3 downto 0) => shl_ln_fu_135_p3(17 downto 14)
    );
\trunc_ln477_2_reg_241_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(18),
      Q => trunc_ln477_2_reg_241(13),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(19),
      Q => trunc_ln477_2_reg_241(14),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(20),
      Q => trunc_ln477_2_reg_241(15),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(21),
      Q => trunc_ln477_2_reg_241(16),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln477_2_reg_241_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln477_fu_142_p2(21 downto 18),
      S(3 downto 0) => shl_ln_fu_135_p3(21 downto 18)
    );
\trunc_ln477_2_reg_241_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(22),
      Q => trunc_ln477_2_reg_241(17),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(23),
      Q => trunc_ln477_2_reg_241(18),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(24),
      Q => trunc_ln477_2_reg_241(19),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(6),
      Q => trunc_ln477_2_reg_241(1),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(25),
      Q => trunc_ln477_2_reg_241(20),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln477_2_reg_241_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln477_fu_142_p2(25 downto 22),
      S(3 downto 0) => shl_ln_fu_135_p3(25 downto 22)
    );
\trunc_ln477_2_reg_241_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(26),
      Q => trunc_ln477_2_reg_241(21),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(27),
      Q => trunc_ln477_2_reg_241(22),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(28),
      Q => trunc_ln477_2_reg_241(23),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(29),
      Q => trunc_ln477_2_reg_241(24),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln477_2_reg_241_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln477_fu_142_p2(29 downto 26),
      S(3 downto 0) => shl_ln_fu_135_p3(29 downto 26)
    );
\trunc_ln477_2_reg_241_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(30),
      Q => trunc_ln477_2_reg_241(25),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(7),
      Q => trunc_ln477_2_reg_241(2),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(8),
      Q => trunc_ln477_2_reg_241(3),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(9),
      Q => trunc_ln477_2_reg_241(4),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[0]_i_1_n_0\,
      CO(3) => \trunc_ln477_2_reg_241_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln477_fu_142_p2(9 downto 6),
      S(3 downto 0) => shl_ln_fu_135_p3(9 downto 6)
    );
\trunc_ln477_2_reg_241_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(10),
      Q => trunc_ln477_2_reg_241(5),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(11),
      Q => trunc_ln477_2_reg_241(6),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(12),
      Q => trunc_ln477_2_reg_241(7),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(13),
      Q => trunc_ln477_2_reg_241(8),
      R => '0'
    );
\trunc_ln477_2_reg_241_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln477_2_reg_241_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln477_2_reg_241_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln477_2_reg_241_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln477_2_reg_241_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln477_2_reg_241_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln477_fu_142_p2(13 downto 10),
      S(3 downto 0) => shl_ln_fu_135_p3(13 downto 10)
    );
\trunc_ln477_2_reg_241_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln477_fu_142_p2(14),
      Q => trunc_ln477_2_reg_241(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0\ : out STD_LOGIC;
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_0 : out STD_LOGIC;
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read : out STD_LOGIC;
    p_26_in : out STD_LOGIC;
    \icmp_ln280_reg_994_reg[0]_0\ : out STD_LOGIC;
    \mOutPtr_reg[1]\ : out STD_LOGIC;
    p_25_in : out STD_LOGIC;
    \p_Result_7_reg_1148_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \rows_reg_856_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \dout_array_reg[0][0]\ : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0 : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : in STD_LOGIC;
    internal_full_n_reg : in STD_LOGIC;
    internal_full_n_reg_0 : in STD_LOGIC;
    strm_full_n : in STD_LOGIC;
    cols_loc_c_empty_n : in STD_LOGIC;
    hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start : in STD_LOGIC;
    dstMat_2_c_empty_n : in STD_LOGIC;
    dstMat_1_c_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1\ : in STD_LOGIC;
    strm_empty_n : in STD_LOGIC;
    \cols_reg_861_reg[28]_0\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s is
  signal PTR_WIDTH_min_last_N_fu_300_p2 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \PTR_WIDTH_min_last_N_reg_902[11]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[11]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[11]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[11]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[15]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[15]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[15]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[15]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[19]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[19]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[19]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[19]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[23]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[23]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[23]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[23]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[27]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[27]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[27]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[27]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[31]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[31]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[31]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[31]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[3]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[7]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[7]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[7]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902[7]_i_5_n_0\ : STD_LOGIC;
  signal PTR_WIDTH_min_last_N_reg_902_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal PTR_WIDTH_plus_Ksize_fu_367_p3 : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal PTR_WIDTH_plus_last_N_fu_306_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \PTR_WIDTH_plus_last_N_reg_907[5]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907[5]_i_3_n_0\ : STD_LOGIC;
  signal PTR_WIDTH_plus_last_N_reg_907_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal add_ln233_fu_224_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal add_ln286_1_reg_1008 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \add_ln286_1_reg_1008[11]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[27]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[31]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_2_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_3_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_4_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln286_1_reg_1008_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_i_4_n_0 : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_i_5_n_0 : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_n_2 : STD_LOGIC;
  signal add_ln286_fu_452_p2_carry_n_3 : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_4\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_4\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_4\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \add_ln289_fu_385_p2_carry__6_n_7\ : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_i_5_n_0 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_i_6_n_0 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_i_7_n_0 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_i_8_n_0 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_0 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_1 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_2 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_3 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_4 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_5 : STD_LOGIC;
  signal add_ln289_fu_385_p2_carry_n_6 : STD_LOGIC;
  signal add_ln289_reg_942 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln289_reg_9420 : STD_LOGIC;
  signal \add_ln289_reg_942[3]_i_1_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__0_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \^ap_cs_fsm_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__0_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7_reg_n_0 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_r_V_reg_171 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9]\ : STD_LOGIC;
  signal \ap_sig_allocacmp_ddr_read_cnt_load__95\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ap_sig_allocacmp_p_Val2_load1__0\ : STD_LOGIC;
  signal clk_cnt_reg_1600 : STD_LOGIC;
  signal \clk_cnt_reg_160[0]_i_1_n_0\ : STD_LOGIC;
  signal clk_cnt_reg_160_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_loc_read_reg_845 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_reg_861 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal ddr_read_cnt_1_reg_9980 : STD_LOGIC;
  signal ddr_read_cnt_1_reg_998_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ddr_read_cnt_fu_110 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ddr_read_cnt_fu_1100 : STD_LOGIC;
  signal empty_reg_851 : STD_LOGIC_VECTOR ( 28 downto 1 );
  signal grp_fu_628_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_fu_675_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i___62_carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i___62_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___62_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___62_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i___62_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i___62_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \i___62_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \i___62_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___62_carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal i_reg_149 : STD_LOGIC;
  signal \i_reg_149[0]_i_4_n_0\ : STD_LOGIC;
  signal i_reg_149_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \i_reg_149_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[0]_i_3_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \i_reg_149_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal icmp_ln251_fu_327_p2 : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln251_fu_327_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln251_fu_327_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln251_reg_922 : STD_LOGIC;
  signal \icmp_ln251_reg_922[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln251_reg_922_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln251_reg_922_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln251_reg_922_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln251_reg_922_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln251_reg_922_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln251_reg_922_pp0_iter6_reg : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln260_fu_332_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln260_fu_332_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln260_reg_926 : STD_LOGIC;
  signal \icmp_ln260_reg_926[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln260_reg_926[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln260_reg_926_reg[0]_rep_n_0\ : STD_LOGIC;
  signal icmp_ln276_fu_373_p2 : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln276_fu_373_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln276_fu_373_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln276_reg_938 : STD_LOGIC;
  signal \icmp_ln276_reg_938[0]_i_1_n_0\ : STD_LOGIC;
  signal icmp_ln276_reg_938_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln276_reg_938_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln276_reg_938_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln276_reg_938_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln276_reg_938_pp0_iter6_reg : STD_LOGIC;
  signal icmp_ln277_reg_9710 : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln277_reg_971[0]_i_9_n_0\ : STD_LOGIC;
  signal icmp_ln277_reg_971_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln277_reg_971_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln277_reg_971_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln277_reg_971_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln280_fu_432_p2 : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln280_fu_432_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_10_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_13_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln280_fu_432_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln280_reg_994 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2 : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_537_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln414_fu_537_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln414_reg_1069 : STD_LOGIC;
  signal icmp_ln414_reg_1069_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln414_reg_1069_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln414_reg_1069_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln674_1_fu_482_p2 : STD_LOGIC;
  signal icmp_ln674_1_reg_1037 : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_10_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_11_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_13_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_14_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_15_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_16_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_17_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_18_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_19_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_20_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_22_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_23_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_24_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_25_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_26_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_27_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_28_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_29_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_30_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_31_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_32_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_33_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_34_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_35_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_36_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_37_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_12_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_12_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_12_n_3\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_21_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_21_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_21_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_21_n_3\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_3_n_1\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_3_n_2\ : STD_LOGIC;
  signal \icmp_ln674_1_reg_1037_reg[0]_i_3_n_3\ : STD_LOGIC;
  signal icmp_ln674_reg_1044 : STD_LOGIC;
  signal icmp_ln674_reg_10440 : STD_LOGIC;
  signal \icmp_ln674_reg_1044[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_1044[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_1044[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_1044[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_1044[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_reg_1044[0]_i_7_n_0\ : STD_LOGIC;
  signal in_size_bits_fu_219_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal internal_full_n_i_2_n_0 : STD_LOGIC;
  signal internal_full_n_i_4_n_0 : STD_LOGIC;
  signal \last_N_size_reg_897[5]_i_2_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[10]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[11]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[12]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[13]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[14]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[15]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[16]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[17]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[18]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[19]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[20]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[21]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[22]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[23]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[24]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[25]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[26]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[27]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[28]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[29]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[30]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[31]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[3]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[4]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[5]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[6]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[7]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[8]\ : STD_LOGIC;
  signal \last_N_size_reg_897_reg_n_0_[9]\ : STD_LOGIC;
  signal \loop_count_reg_871_reg_n_0_[29]\ : STD_LOGIC;
  signal \loop_count_reg_871_reg_n_0_[30]\ : STD_LOGIC;
  signal \loop_count_reg_871_reg_n_0_[31]\ : STD_LOGIC;
  signal lshr_ln674_4_reg_1128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln674_4_reg_11280 : STD_LOGIC;
  signal lshr_ln674_reg_1118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal lshr_ln674_reg_11180 : STD_LOGIC;
  signal out_V_2_fu_750_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal out_V_2_reg_1143 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_V_2_reg_11430 : STD_LOGIC;
  signal \out_V_2_reg_1143[0]_i_1_n_0\ : STD_LOGIC;
  signal \out_V_2_reg_1143[3]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_2_reg_1143[7]_i_3_n_0\ : STD_LOGIC;
  signal out_V_reg_1133 : STD_LOGIC;
  signal out_V_reg_11330 : STD_LOGIC;
  signal \out_V_reg_1133[1]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133[2]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133[3]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133[4]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133[5]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133[6]_i_2_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133[7]_i_3_n_0\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[0]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[1]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[2]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[3]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[4]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[5]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[6]\ : STD_LOGIC;
  signal \out_V_reg_1133_reg_n_0_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal p_13_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \^p_25_in\ : STD_LOGIC;
  signal \^p_26_in\ : STD_LOGIC;
  signal p_Result_5_fu_712_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_7_fu_816_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_7_reg_1148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_Result_7_reg_11480 : STD_LOGIC;
  signal \p_Result_7_reg_1148[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[0]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[1]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[2]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[3]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[5]_i_3_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_7_reg_1148[7]_i_3_n_0\ : STD_LOGIC;
  signal p_Val2_s_fu_114 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Val2_s_fu_1140 : STD_LOGIC;
  signal rows_reg_856 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal sel0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln414_fu_725_p3 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal select_ln674_3_fu_513_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_3_reg_1049 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_4_reg_1054 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln674_4_reg_1054[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_4_reg_1054[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_4_reg_1054[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_4_reg_1054[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_4_reg_1054[4]_i_1_n_0\ : STD_LOGIC;
  signal select_ln674_6_fu_583_p3 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_6_reg_1082 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln674_6_reg_10820 : STD_LOGIC;
  signal select_ln674_7_reg_1087 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \select_ln674_7_reg_1087[0]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_7_reg_1087[1]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_7_reg_1087[2]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_7_reg_1087[3]_i_1_n_0\ : STD_LOGIC;
  signal \select_ln674_7_reg_1087[4]_i_1_n_0\ : STD_LOGIC;
  signal select_ln674_fu_612_p3 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal sext_ln233_fu_283_p1 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal sext_ln233_reg_892 : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal \sext_ln233_reg_892[12]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[12]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[12]_i_5_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[12]_i_6_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[16]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[16]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[16]_i_5_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[16]_i_6_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[20]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[20]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[20]_i_5_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[20]_i_6_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[24]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[24]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[24]_i_5_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[24]_i_6_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[26]_i_1_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[27]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[27]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[4]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[4]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[4]_i_5_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[4]_i_6_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[4]_i_7_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[8]_i_3_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[8]_i_4_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[8]_i_5_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892[8]_i_6_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[20]_i_2_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[20]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[24]_i_2_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[24]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[27]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[27]_i_2_n_3\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \sext_ln233_reg_892_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal shl_ln414_fu_661_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shl_ln414_reg_1107 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shl_ln414_reg_11070 : STD_LOGIC;
  signal \shl_ln414_reg_1107[0]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[1]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[1]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[1]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[1]_i_7_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[2]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[3]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[4]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[5]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[6]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_10_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_11_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_12_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_14_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_7_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1107[7]_i_9_n_0\ : STD_LOGIC;
  signal shl_ln414_reg_1107_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shl_ln414_reg_1107_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal shl_ln_fu_287_p3 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sub13_i_i_fu_312_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sub13_i_i_fu_312_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__6_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_312_p2_carry__6_n_3\ : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_n_0 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_n_1 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_n_2 : STD_LOGIC;
  signal sub13_i_i_fu_312_p2_carry_n_3 : STD_LOGIC;
  signal sub13_i_i_reg_912 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sub13_i_i_reg_912[0]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln233_1_fu_267_p2 : STD_LOGIC_VECTOR ( 26 downto 1 );
  signal sub_ln233_fu_238_p2 : STD_LOGIC_VECTOR ( 31 downto 5 );
  signal sub_ln238_fu_215_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \sub_ln238_fu_215_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub_ln238_fu_215_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln238_fu_215_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln289_reg_947 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln289_reg_9470 : STD_LOGIC;
  signal sub_ln414_5_reg_1077 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sub_ln414_5_reg_1077[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_5_reg_1077[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_5_reg_1077[2]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln414_6_reg_1138 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sub_ln414_6_reg_1138[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_6_reg_1138[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_6_reg_1138[2]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln414_reg_1123 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sub_ln414_reg_1123[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_reg_1123[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_reg_1123[3]_i_2_n_0\ : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sub_ln674_10_fu_596_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_10_fu_596_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln674_10_fu_596_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln674_10_fu_596_p2_carry__0_n_3\ : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_1_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_2_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_3_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_4_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_5_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_6_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_7_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_i_8_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln674_10_fu_596_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln674_10_reg_1092 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_10_reg_1092_pp0_iter4_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_10_reg_1092_pp0_iter5_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_11_reg_1064 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sub_ln674_11_reg_1064[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_11_reg_1064[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_11_reg_1064[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_11_reg_1064[4]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln674_6_reg_1097 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln674_6_reg_10970 : STD_LOGIC;
  signal \sub_ln674_6_reg_1097[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_6_reg_1097[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_6_reg_1097[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_6_reg_1097[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_6_reg_1097[5]_i_3_n_0\ : STD_LOGIC;
  signal sub_ln674_6_reg_1097_pp0_iter4_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_15_fu_648_p1 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal tmp_6_reg_981 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \tmp_6_reg_981[11]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[11]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[11]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[11]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[15]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[15]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[15]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[15]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[19]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[19]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[19]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[19]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[23]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[23]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[23]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[23]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[26]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[26]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[26]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[3]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[3]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[3]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[3]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[3]_i_6_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[7]_i_2_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[7]_i_3_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[7]_i_4_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981[7]_i_5_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[19]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[26]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[26]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[26]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[26]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[3]_i_1_n_7\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_4\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \tmp_6_reg_981_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal tmp_reg_877 : STD_LOGIC;
  signal \tmp_reg_877_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln233_1_reg_882 : STD_LOGIC_VECTOR ( 26 downto 0 );
  signal \trunc_ln233_1_reg_882[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[0]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[12]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[12]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[12]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[12]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[16]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[16]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[16]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[16]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[20]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[20]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[20]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[20]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[24]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[24]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[24]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[24]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[26]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[4]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[4]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[4]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[4]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[8]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[8]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[8]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882[8]_i_5_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[26]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_1_reg_882_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln233_2_reg_887 : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \trunc_ln233_2_reg_887[0]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887[0]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln233_2_reg_887_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal trunc_ln414_4_fu_472_p1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2_n_0\ : STD_LOGIC;
  signal trunc_ln414_4_reg_1026_pp0_iter4_reg_reg : STD_LOGIC;
  signal trunc_ln414_4_reg_1026_pp0_iter5_reg_reg : STD_LOGIC;
  signal trunc_ln414_reg_1018_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln414_reg_1018_pp0_iter3_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln414_reg_1018_pp0_iter4_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln414_reg_1018_pp0_iter5_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal trunc_ln674_2_reg_952 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_2_reg_952_pp0_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_3_reg_960_pp0_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_4_fu_464_p1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal trunc_ln674_4_reg_1013 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \trunc_ln674_4_reg_1013[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln674_4_reg_1013[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln674_4_reg_1013[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln674_4_reg_1013[3]_inv_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln674_reg_986 : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \trunc_ln674_reg_986[4]_i_2_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_986[4]_i_3_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_986[4]_i_4_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_986[4]_i_5_n_0\ : STD_LOGIC;
  signal trunc_ln674_reg_986_pp0_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 1 );
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \trunc_ln674_reg_986_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal valid_bits_1_fu_399_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \valid_bits_1_fu_399_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__0_n_3\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__1_n_3\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__2_n_3\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__3_n_3\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__4_n_3\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__5_n_3\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_n_1\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_n_2\ : STD_LOGIC;
  signal \valid_bits_1_fu_399_p2_carry__6_n_3\ : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_i_1_n_0 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_i_2_n_0 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_i_3_n_0 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_i_4_n_0 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_n_0 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_n_1 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_n_2 : STD_LOGIC;
  signal valid_bits_1_fu_399_p2_carry_n_3 : STD_LOGIC;
  signal valid_bits_1_reg_966 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal valid_bits_2_fu_476_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \valid_bits_2_fu_476_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_n_1\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_n_2\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__0_n_3\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_n_1\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_n_2\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__1_n_3\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_n_1\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_n_2\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__2_n_3\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_n_1\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_n_2\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__3_n_3\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_n_1\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_n_2\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__4_n_3\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_n_0\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_n_1\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_n_2\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__5_n_3\ : STD_LOGIC;
  signal \valid_bits_2_fu_476_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_i_1_n_0 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_i_2_n_0 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_i_3_n_0 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_i_4_n_0 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_n_0 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_n_1 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_n_2 : STD_LOGIC;
  signal valid_bits_2_fu_476_p2_carry_n_3 : STD_LOGIC;
  signal valid_bits_2_reg_1032 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal valid_bits_fu_106 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \valid_bits_fu_106[0]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[10]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[11]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[12]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[13]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[14]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[15]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[16]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[17]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[18]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[19]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[1]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[20]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[21]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[22]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[23]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[24]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[25]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[26]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[27]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[28]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[29]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[2]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[30]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[31]_i_2_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[31]_i_3_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[3]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[4]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[5]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[6]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[7]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[8]_i_1_n_0\ : STD_LOGIC;
  signal \valid_bits_fu_106[9]_i_1_n_0\ : STD_LOGIC;
  signal valid_bits_load_reg_1003 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal zext_ln414_7_fu_657_p1 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln286_1_reg_1008_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln286_fu_452_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln286_fu_452_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_add_ln289_fu_385_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln289_fu_385_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln289_fu_385_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_/i_/i___62_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_/i_/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln251_fu_327_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln251_fu_327_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln251_fu_327_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln251_fu_327_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln260_fu_332_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln260_fu_332_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln260_fu_332_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln260_fu_332_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln276_fu_373_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln276_fu_373_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln276_fu_373_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln276_fu_373_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln276_fu_373_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln280_fu_432_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln280_fu_432_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln280_fu_432_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln280_fu_432_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln414_fu_537_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_537_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_537_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_537_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln414_fu_537_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_1037_reg[0]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_1037_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_1037_reg[0]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_1_reg_1037_reg[0]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_N_size_reg_897_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_last_N_size_reg_897_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_N_size_reg_897_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sext_ln233_reg_892_reg[27]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sext_ln233_reg_892_reg[27]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_i_i_fu_312_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_i_i_fu_312_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln238_fu_215_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln238_fu_215_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln674_10_fu_596_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln674_10_fu_596_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_6_reg_981_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_tmp_6_reg_981_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_tmp_reg_877_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_tmp_reg_877_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln233_1_reg_882_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_trunc_ln233_1_reg_882_reg[26]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_trunc_ln233_1_reg_882_reg[26]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_trunc_ln233_2_reg_887_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_valid_bits_1_fu_399_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_valid_bits_2_fu_476_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_valid_bits_2_fu_476_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_valid_bits_2_fu_476_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1__3\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \add_ln286_1_reg_1008[3]_i_1\ : label is "soft_lutpair75";
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln286_1_reg_1008_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln286_fu_452_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of add_ln289_fu_385_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln289_fu_385_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1\ : label is "soft_lutpair68";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_done_reg_i_1 : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_4\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_5\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_i_1 : label is "soft_lutpair56";
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___62_carry__6\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__6\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[0]_i_3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[16]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[20]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[24]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[28]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_reg_149_reg[8]_i_1\ : label is 11;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln251_fu_327_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln251_fu_327_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln251_fu_327_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln251_fu_327_p2_carry__2\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln251_reg_922[0]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair67";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \icmp_ln260_reg_926_reg[0]\ : label is "icmp_ln260_reg_926_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln260_reg_926_reg[0]_rep\ : label is "icmp_ln260_reg_926_reg[0]";
  attribute COMPARATOR_THRESHOLD of icmp_ln276_fu_373_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln276_fu_373_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln276_fu_373_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln276_fu_373_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln280_fu_432_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln280_fu_432_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln280_fu_432_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln280_fu_432_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln414_fu_537_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_537_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_537_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_537_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_1037_reg[0]_i_12\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_1037_reg[0]_i_2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_1037_reg[0]_i_21\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_1_reg_1037_reg[0]_i_3\ : label is 11;
  attribute SOFT_HLUTNM of internal_full_n_i_2 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of internal_full_n_i_4 : label is "soft_lutpair57";
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_897_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_4\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \out_V_2_reg_1143[3]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_V_2_reg_1143[4]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \out_V_reg_1133[2]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \out_V_reg_1133[6]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1148[0]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1148[1]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1148[3]_i_3\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1148[4]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1148[5]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \p_Result_7_reg_1148[6]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_1054[1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_1054[2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_1054[3]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \select_ln674_4_reg_1054[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[10]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[11]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[12]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[13]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[14]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[15]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[16]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[17]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[18]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[19]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[20]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[21]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[22]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[23]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[24]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[25]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[26]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[27]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[28]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[29]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[30]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[31]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[3]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[4]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[5]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[6]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[7]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[8]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \select_ln674_6_reg_1082[9]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \select_ln674_7_reg_1087[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \select_ln674_7_reg_1087[2]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \select_ln674_7_reg_1087[3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \select_ln674_7_reg_1087[4]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sext_ln233_reg_892[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \sext_ln233_reg_892[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[0]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[1]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[1]_i_3\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[1]_i_4\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[1]_i_6\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[1]_i_7\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[7]_i_11\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[7]_i_12\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[7]_i_14\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[7]_i_4\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[7]_i_5\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1107[7]_i_8\ : label is "soft_lutpair58";
  attribute ADDER_THRESHOLD of sub13_i_i_fu_312_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_312_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln238_fu_215_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln238_fu_215_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln414_6_reg_1138[0]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sub_ln414_6_reg_1138[1]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sub_ln414_6_reg_1138[2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sub_ln414_6_reg_1138[3]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sub_ln414_reg_1123[2]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \sub_ln414_reg_1123[3]_i_2\ : label is "soft_lutpair72";
  attribute ADDER_THRESHOLD of sub_ln674_10_fu_596_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln674_10_fu_596_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln674_6_reg_1097[1]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \sub_ln674_6_reg_1097[2]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sub_ln674_6_reg_1097[3]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \sub_ln674_6_reg_1097[5]_i_3\ : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[3]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_6_reg_981_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_reg_877_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[26]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_1_reg_882_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[0]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \trunc_ln233_2_reg_887_reg[8]_i_1\ : label is 35;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/trunc_ln414_4_reg_1026_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2\ : label is "inst/\axiStrm2xfMat_32_0_32_32_1_U0/grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76/hlsStrm2xfMat_32_0_32_32_1_1024_U0/trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2 ";
  attribute SOFT_HLUTNM of \trunc_ln674_4_reg_1013[3]_inv_i_1\ : label is "soft_lutpair75";
  attribute inverted : string;
  attribute inverted of \trunc_ln674_4_reg_1013_reg[3]_inv\ : label is "yes";
  attribute ADDER_THRESHOLD of \trunc_ln674_reg_986_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of valid_bits_1_fu_399_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_1_fu_399_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of valid_bits_2_fu_476_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \valid_bits_2_fu_476_p2_carry__6\ : label is 35;
begin
  \ap_CS_fsm_reg[11]_0\(0) <= \^ap_cs_fsm_reg[11]_0\(0);
  \ap_CS_fsm_reg[2]_0\ <= \^ap_cs_fsm_reg[2]_0\;
  hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read <= \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\;
  p_25_in <= \^p_25_in\;
  p_26_in <= \^p_26_in\;
\PTR_WIDTH_min_last_N_reg_902[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(11),
      O => \PTR_WIDTH_min_last_N_reg_902[11]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(10),
      O => \PTR_WIDTH_min_last_N_reg_902[11]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(9),
      O => \PTR_WIDTH_min_last_N_reg_902[11]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(8),
      O => \PTR_WIDTH_min_last_N_reg_902[11]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(15),
      O => \PTR_WIDTH_min_last_N_reg_902[15]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(14),
      O => \PTR_WIDTH_min_last_N_reg_902[15]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(13),
      O => \PTR_WIDTH_min_last_N_reg_902[15]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(12),
      O => \PTR_WIDTH_min_last_N_reg_902[15]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(19),
      O => \PTR_WIDTH_min_last_N_reg_902[19]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(18),
      O => \PTR_WIDTH_min_last_N_reg_902[19]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(17),
      O => \PTR_WIDTH_min_last_N_reg_902[19]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(16),
      O => \PTR_WIDTH_min_last_N_reg_902[19]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(23),
      O => \PTR_WIDTH_min_last_N_reg_902[23]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(22),
      O => \PTR_WIDTH_min_last_N_reg_902[23]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(21),
      O => \PTR_WIDTH_min_last_N_reg_902[23]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(20),
      O => \PTR_WIDTH_min_last_N_reg_902[23]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(27),
      O => \PTR_WIDTH_min_last_N_reg_902[27]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(26),
      O => \PTR_WIDTH_min_last_N_reg_902[27]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(25),
      O => \PTR_WIDTH_min_last_N_reg_902[27]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(24),
      O => \PTR_WIDTH_min_last_N_reg_902[27]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(31),
      O => \PTR_WIDTH_min_last_N_reg_902[31]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(30),
      O => \PTR_WIDTH_min_last_N_reg_902[31]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(29),
      O => \PTR_WIDTH_min_last_N_reg_902[31]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(28),
      O => \PTR_WIDTH_min_last_N_reg_902[31]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(3),
      O => \PTR_WIDTH_min_last_N_reg_902[3]_i_1_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(5),
      O => \PTR_WIDTH_min_last_N_reg_902[7]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(7),
      O => \PTR_WIDTH_min_last_N_reg_902[7]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(6),
      O => \PTR_WIDTH_min_last_N_reg_902[7]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(4),
      O => \PTR_WIDTH_min_last_N_reg_902[7]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(10),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(7),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(11),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(8),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(11 downto 8),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[11]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[11]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_902[11]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_902[11]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(12),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(9),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(13),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(10),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(14),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(11),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(15),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(12),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_902_reg[11]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(15 downto 12),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[15]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[15]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_902[15]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_902[15]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(16),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(13),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(17),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(14),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(18),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(15),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(19),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(16),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_902_reg[15]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(19 downto 16),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[19]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[19]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_902[19]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_902[19]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(20),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(17),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(21),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(18),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(22),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(19),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(23),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(20),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_902_reg[19]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(23 downto 20),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[23]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[23]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_902[23]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_902[23]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(24),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(21),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(25),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(22),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(26),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(23),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(27),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(24),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_902_reg[23]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(27 downto 24),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[27]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[27]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_902[27]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_902[27]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(28),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(25),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(29),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(26),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(30),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(27),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(31),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(28),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_902_reg[27]_i_1_n_0\,
      CO(3) => \NLW_PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(31 downto 28),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[31]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[31]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_902[31]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_902[31]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \PTR_WIDTH_min_last_N_reg_902[3]_i_1_n_0\,
      Q => PTR_WIDTH_min_last_N_reg_902_reg(0),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(4),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(1),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(5),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(2),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(6),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(3),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(7),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(4),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_902_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PTR_WIDTH_min_last_N_reg_902[7]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_300_p2(7 downto 4),
      S(3) => \PTR_WIDTH_min_last_N_reg_902[7]_i_3_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_902[7]_i_4_n_0\,
      S(1) => shl_ln_fu_287_p3(5),
      S(0) => \PTR_WIDTH_min_last_N_reg_902[7]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_902_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(8),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(5),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_902_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_300_p2(9),
      Q => PTR_WIDTH_min_last_N_reg_902_reg(6),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(5),
      O => \PTR_WIDTH_plus_last_N_reg_907[5]_i_2_n_0\
    );
\PTR_WIDTH_plus_last_N_reg_907[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(3),
      O => \PTR_WIDTH_plus_last_N_reg_907[5]_i_3_n_0\
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(10),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(7),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(11),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(8),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(12),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(9),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(13),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(10),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(13 downto 10),
      S(3 downto 0) => shl_ln_fu_287_p3(13 downto 10)
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(14),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(11),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(15),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(12),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(16),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(13),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(17),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(14),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[13]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(17 downto 14),
      S(3 downto 0) => shl_ln_fu_287_p3(17 downto 14)
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(18),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(15),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(19),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(16),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(20),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(17),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(21),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(18),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[17]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(21 downto 18),
      S(3 downto 0) => shl_ln_fu_287_p3(21 downto 18)
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(22),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(19),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(23),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(20),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(24),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(21),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(25),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(22),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[21]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(25 downto 22),
      S(3 downto 0) => shl_ln_fu_287_p3(25 downto 22)
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(26),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(23),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(27),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(24),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(28),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(25),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(29),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(26),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[25]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(29 downto 26),
      S(3 downto 0) => shl_ln_fu_287_p3(29 downto 26)
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(30),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(27),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(31),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(28),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_PTR_WIDTH_plus_last_N_reg_907_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_287_p3(31 downto 30)
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(3),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(0),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(4),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(1),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(5),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(2),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => shl_ln_fu_287_p3(5),
      DI(2) => '0',
      DI(1) => shl_ln_fu_287_p3(3),
      DI(0) => '0',
      O(3 downto 1) => PTR_WIDTH_plus_last_N_fu_306_p2(5 downto 3),
      O(0) => \NLW_PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \PTR_WIDTH_plus_last_N_reg_907[5]_i_2_n_0\,
      S(2) => shl_ln_fu_287_p3(4),
      S(1) => \PTR_WIDTH_plus_last_N_reg_907[5]_i_3_n_0\,
      S(0) => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(6),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(3),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(7),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(4),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(8),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(5),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_306_p2(9),
      Q => PTR_WIDTH_plus_last_N_reg_907_reg(6),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_907_reg[5]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_907_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_306_p2(9 downto 6),
      S(3 downto 0) => shl_ln_fu_287_p3(9 downto 6)
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(0),
      I1 => out_V_2_reg_1143(0),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(0)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(1),
      I1 => out_V_2_reg_1143(1),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(2),
      I1 => out_V_2_reg_1143(2),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(3),
      I1 => out_V_2_reg_1143(3),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(4),
      I1 => out_V_2_reg_1143(4),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(5),
      I1 => out_V_2_reg_1143(5),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(6),
      I1 => out_V_2_reg_1143(6),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(6)
    );
\SRL_SIG[0][7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => in_mat_data_full_n,
      I1 => Q(2),
      I2 => ap_enable_reg_pp0_iter7_reg_n_0,
      I3 => icmp_ln251_reg_922_pp0_iter6_reg,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
\SRL_SIG[0][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => p_Result_7_reg_1148(7),
      I1 => out_V_2_reg_1143(7),
      I2 => icmp_ln276_reg_938_pp0_iter6_reg,
      O => \p_Result_7_reg_1148_reg[7]_0\(7)
    );
\add_ln286_1_reg_1008[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[11]\,
      O => \add_ln286_1_reg_1008[11]_i_2_n_0\
    );
\add_ln286_1_reg_1008[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[10]\,
      O => \add_ln286_1_reg_1008[11]_i_3_n_0\
    );
\add_ln286_1_reg_1008[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[9]\,
      O => \add_ln286_1_reg_1008[11]_i_4_n_0\
    );
\add_ln286_1_reg_1008[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[8]\,
      O => \add_ln286_1_reg_1008[11]_i_5_n_0\
    );
\add_ln286_1_reg_1008[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[11]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[11]_i_6_n_0\
    );
\add_ln286_1_reg_1008[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[10]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[11]_i_7_n_0\
    );
\add_ln286_1_reg_1008[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[9]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[11]_i_8_n_0\
    );
\add_ln286_1_reg_1008[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[8]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[11]_i_9_n_0\
    );
\add_ln286_1_reg_1008[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[15]\,
      O => \add_ln286_1_reg_1008[15]_i_2_n_0\
    );
\add_ln286_1_reg_1008[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[14]\,
      O => \add_ln286_1_reg_1008[15]_i_3_n_0\
    );
\add_ln286_1_reg_1008[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[13]\,
      O => \add_ln286_1_reg_1008[15]_i_4_n_0\
    );
\add_ln286_1_reg_1008[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[12]\,
      O => \add_ln286_1_reg_1008[15]_i_5_n_0\
    );
\add_ln286_1_reg_1008[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[15]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[15]_i_6_n_0\
    );
\add_ln286_1_reg_1008[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[14]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[15]_i_7_n_0\
    );
\add_ln286_1_reg_1008[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[13]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[15]_i_8_n_0\
    );
\add_ln286_1_reg_1008[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[12]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[15]_i_9_n_0\
    );
\add_ln286_1_reg_1008[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[19]\,
      O => \add_ln286_1_reg_1008[19]_i_2_n_0\
    );
\add_ln286_1_reg_1008[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[18]\,
      O => \add_ln286_1_reg_1008[19]_i_3_n_0\
    );
\add_ln286_1_reg_1008[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[17]\,
      O => \add_ln286_1_reg_1008[19]_i_4_n_0\
    );
\add_ln286_1_reg_1008[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[16]\,
      O => \add_ln286_1_reg_1008[19]_i_5_n_0\
    );
\add_ln286_1_reg_1008[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[19]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[19]_i_6_n_0\
    );
\add_ln286_1_reg_1008[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[18]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[19]_i_7_n_0\
    );
\add_ln286_1_reg_1008[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[17]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[19]_i_8_n_0\
    );
\add_ln286_1_reg_1008[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[16]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[19]_i_9_n_0\
    );
\add_ln286_1_reg_1008[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[23]\,
      O => \add_ln286_1_reg_1008[23]_i_2_n_0\
    );
\add_ln286_1_reg_1008[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[22]\,
      O => \add_ln286_1_reg_1008[23]_i_3_n_0\
    );
\add_ln286_1_reg_1008[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[21]\,
      O => \add_ln286_1_reg_1008[23]_i_4_n_0\
    );
\add_ln286_1_reg_1008[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[20]\,
      O => \add_ln286_1_reg_1008[23]_i_5_n_0\
    );
\add_ln286_1_reg_1008[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[23]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[23]_i_6_n_0\
    );
\add_ln286_1_reg_1008[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[22]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[23]_i_7_n_0\
    );
\add_ln286_1_reg_1008[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[21]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[23]_i_8_n_0\
    );
\add_ln286_1_reg_1008[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[20]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[23]_i_9_n_0\
    );
\add_ln286_1_reg_1008[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[27]\,
      O => \add_ln286_1_reg_1008[27]_i_2_n_0\
    );
\add_ln286_1_reg_1008[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[26]\,
      O => \add_ln286_1_reg_1008[27]_i_3_n_0\
    );
\add_ln286_1_reg_1008[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[25]\,
      O => \add_ln286_1_reg_1008[27]_i_4_n_0\
    );
\add_ln286_1_reg_1008[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[24]\,
      O => \add_ln286_1_reg_1008[27]_i_5_n_0\
    );
\add_ln286_1_reg_1008[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[27]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[27]_i_6_n_0\
    );
\add_ln286_1_reg_1008[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[26]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[27]_i_7_n_0\
    );
\add_ln286_1_reg_1008[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[25]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[27]_i_8_n_0\
    );
\add_ln286_1_reg_1008[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[24]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[27]_i_9_n_0\
    );
\add_ln286_1_reg_1008[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[30]\,
      O => \add_ln286_1_reg_1008[31]_i_2_n_0\
    );
\add_ln286_1_reg_1008[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[29]\,
      O => \add_ln286_1_reg_1008[31]_i_3_n_0\
    );
\add_ln286_1_reg_1008[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[28]\,
      O => \add_ln286_1_reg_1008[31]_i_4_n_0\
    );
\add_ln286_1_reg_1008[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[31]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[31]_i_5_n_0\
    );
\add_ln286_1_reg_1008[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[30]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[31]_i_6_n_0\
    );
\add_ln286_1_reg_1008[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[29]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[31]_i_7_n_0\
    );
\add_ln286_1_reg_1008[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[28]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[31]_i_8_n_0\
    );
\add_ln286_1_reg_1008[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[3]\,
      O => \add_ln286_1_reg_1008[3]_i_1_n_0\
    );
\add_ln286_1_reg_1008[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[4]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[7]_i_10_n_0\
    );
\add_ln286_1_reg_1008[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[3]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[7]_i_2_n_0\
    );
\add_ln286_1_reg_1008[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[7]\,
      O => \add_ln286_1_reg_1008[7]_i_3_n_0\
    );
\add_ln286_1_reg_1008[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[6]\,
      O => \add_ln286_1_reg_1008[7]_i_4_n_0\
    );
\add_ln286_1_reg_1008[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[5]\,
      O => \add_ln286_1_reg_1008[7]_i_5_n_0\
    );
\add_ln286_1_reg_1008[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[4]\,
      O => \add_ln286_1_reg_1008[7]_i_6_n_0\
    );
\add_ln286_1_reg_1008[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[7]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[7]_i_7_n_0\
    );
\add_ln286_1_reg_1008[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[6]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[7]_i_8_n_0\
    );
\add_ln286_1_reg_1008[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[5]\,
      I1 => icmp_ln260_reg_926,
      O => \add_ln286_1_reg_1008[7]_i_9_n_0\
    );
\add_ln286_1_reg_1008_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(10),
      Q => add_ln286_1_reg_1008(10),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(11),
      Q => add_ln286_1_reg_1008(11),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln286_1_reg_1008_reg[7]_i_1_n_0\,
      CO(3) => \add_ln286_1_reg_1008_reg[11]_i_1_n_0\,
      CO(2) => \add_ln286_1_reg_1008_reg[11]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[11]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln286_1_reg_1008[11]_i_2_n_0\,
      DI(2) => \add_ln286_1_reg_1008[11]_i_3_n_0\,
      DI(1) => \add_ln286_1_reg_1008[11]_i_4_n_0\,
      DI(0) => \add_ln286_1_reg_1008[11]_i_5_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(11 downto 8),
      S(3) => \add_ln286_1_reg_1008[11]_i_6_n_0\,
      S(2) => \add_ln286_1_reg_1008[11]_i_7_n_0\,
      S(1) => \add_ln286_1_reg_1008[11]_i_8_n_0\,
      S(0) => \add_ln286_1_reg_1008[11]_i_9_n_0\
    );
\add_ln286_1_reg_1008_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(12),
      Q => add_ln286_1_reg_1008(12),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(13),
      Q => add_ln286_1_reg_1008(13),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(14),
      Q => add_ln286_1_reg_1008(14),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(15),
      Q => add_ln286_1_reg_1008(15),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln286_1_reg_1008_reg[11]_i_1_n_0\,
      CO(3) => \add_ln286_1_reg_1008_reg[15]_i_1_n_0\,
      CO(2) => \add_ln286_1_reg_1008_reg[15]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[15]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln286_1_reg_1008[15]_i_2_n_0\,
      DI(2) => \add_ln286_1_reg_1008[15]_i_3_n_0\,
      DI(1) => \add_ln286_1_reg_1008[15]_i_4_n_0\,
      DI(0) => \add_ln286_1_reg_1008[15]_i_5_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(15 downto 12),
      S(3) => \add_ln286_1_reg_1008[15]_i_6_n_0\,
      S(2) => \add_ln286_1_reg_1008[15]_i_7_n_0\,
      S(1) => \add_ln286_1_reg_1008[15]_i_8_n_0\,
      S(0) => \add_ln286_1_reg_1008[15]_i_9_n_0\
    );
\add_ln286_1_reg_1008_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(16),
      Q => add_ln286_1_reg_1008(16),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(17),
      Q => add_ln286_1_reg_1008(17),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(18),
      Q => add_ln286_1_reg_1008(18),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(19),
      Q => add_ln286_1_reg_1008(19),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln286_1_reg_1008_reg[15]_i_1_n_0\,
      CO(3) => \add_ln286_1_reg_1008_reg[19]_i_1_n_0\,
      CO(2) => \add_ln286_1_reg_1008_reg[19]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[19]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln286_1_reg_1008[19]_i_2_n_0\,
      DI(2) => \add_ln286_1_reg_1008[19]_i_3_n_0\,
      DI(1) => \add_ln286_1_reg_1008[19]_i_4_n_0\,
      DI(0) => \add_ln286_1_reg_1008[19]_i_5_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(19 downto 16),
      S(3) => \add_ln286_1_reg_1008[19]_i_6_n_0\,
      S(2) => \add_ln286_1_reg_1008[19]_i_7_n_0\,
      S(1) => \add_ln286_1_reg_1008[19]_i_8_n_0\,
      S(0) => \add_ln286_1_reg_1008[19]_i_9_n_0\
    );
\add_ln286_1_reg_1008_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(20),
      Q => add_ln286_1_reg_1008(20),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(21),
      Q => add_ln286_1_reg_1008(21),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(22),
      Q => add_ln286_1_reg_1008(22),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(23),
      Q => add_ln286_1_reg_1008(23),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln286_1_reg_1008_reg[19]_i_1_n_0\,
      CO(3) => \add_ln286_1_reg_1008_reg[23]_i_1_n_0\,
      CO(2) => \add_ln286_1_reg_1008_reg[23]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[23]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln286_1_reg_1008[23]_i_2_n_0\,
      DI(2) => \add_ln286_1_reg_1008[23]_i_3_n_0\,
      DI(1) => \add_ln286_1_reg_1008[23]_i_4_n_0\,
      DI(0) => \add_ln286_1_reg_1008[23]_i_5_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(23 downto 20),
      S(3) => \add_ln286_1_reg_1008[23]_i_6_n_0\,
      S(2) => \add_ln286_1_reg_1008[23]_i_7_n_0\,
      S(1) => \add_ln286_1_reg_1008[23]_i_8_n_0\,
      S(0) => \add_ln286_1_reg_1008[23]_i_9_n_0\
    );
\add_ln286_1_reg_1008_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(24),
      Q => add_ln286_1_reg_1008(24),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(25),
      Q => add_ln286_1_reg_1008(25),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(26),
      Q => add_ln286_1_reg_1008(26),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(27),
      Q => add_ln286_1_reg_1008(27),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln286_1_reg_1008_reg[23]_i_1_n_0\,
      CO(3) => \add_ln286_1_reg_1008_reg[27]_i_1_n_0\,
      CO(2) => \add_ln286_1_reg_1008_reg[27]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[27]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \add_ln286_1_reg_1008[27]_i_2_n_0\,
      DI(2) => \add_ln286_1_reg_1008[27]_i_3_n_0\,
      DI(1) => \add_ln286_1_reg_1008[27]_i_4_n_0\,
      DI(0) => \add_ln286_1_reg_1008[27]_i_5_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(27 downto 24),
      S(3) => \add_ln286_1_reg_1008[27]_i_6_n_0\,
      S(2) => \add_ln286_1_reg_1008[27]_i_7_n_0\,
      S(1) => \add_ln286_1_reg_1008[27]_i_8_n_0\,
      S(0) => \add_ln286_1_reg_1008[27]_i_9_n_0\
    );
\add_ln286_1_reg_1008_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(28),
      Q => add_ln286_1_reg_1008(28),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(29),
      Q => add_ln286_1_reg_1008(29),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(30),
      Q => add_ln286_1_reg_1008(30),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(31),
      Q => add_ln286_1_reg_1008(31),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln286_1_reg_1008_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln286_1_reg_1008_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln286_1_reg_1008_reg[31]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[31]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \add_ln286_1_reg_1008[31]_i_2_n_0\,
      DI(1) => \add_ln286_1_reg_1008[31]_i_3_n_0\,
      DI(0) => \add_ln286_1_reg_1008[31]_i_4_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(31 downto 28),
      S(3) => \add_ln286_1_reg_1008[31]_i_5_n_0\,
      S(2) => \add_ln286_1_reg_1008[31]_i_6_n_0\,
      S(1) => \add_ln286_1_reg_1008[31]_i_7_n_0\,
      S(0) => \add_ln286_1_reg_1008[31]_i_8_n_0\
    );
\add_ln286_1_reg_1008_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \add_ln286_1_reg_1008[3]_i_1_n_0\,
      Q => add_ln286_1_reg_1008(3),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(4),
      Q => add_ln286_1_reg_1008(4),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(5),
      Q => add_ln286_1_reg_1008(5),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(6),
      Q => add_ln286_1_reg_1008(6),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(7),
      Q => add_ln286_1_reg_1008(7),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln286_1_reg_1008_reg[7]_i_1_n_0\,
      CO(2) => \add_ln286_1_reg_1008_reg[7]_i_1_n_1\,
      CO(1) => \add_ln286_1_reg_1008_reg[7]_i_1_n_2\,
      CO(0) => \add_ln286_1_reg_1008_reg[7]_i_1_n_3\,
      CYINIT => \add_ln286_1_reg_1008[7]_i_2_n_0\,
      DI(3) => \add_ln286_1_reg_1008[7]_i_3_n_0\,
      DI(2) => \add_ln286_1_reg_1008[7]_i_4_n_0\,
      DI(1) => \add_ln286_1_reg_1008[7]_i_5_n_0\,
      DI(0) => \add_ln286_1_reg_1008[7]_i_6_n_0\,
      O(3 downto 0) => trunc_ln414_4_fu_472_p1(7 downto 4),
      S(3) => \add_ln286_1_reg_1008[7]_i_7_n_0\,
      S(2) => \add_ln286_1_reg_1008[7]_i_8_n_0\,
      S(1) => \add_ln286_1_reg_1008[7]_i_9_n_0\,
      S(0) => \add_ln286_1_reg_1008[7]_i_10_n_0\
    );
\add_ln286_1_reg_1008_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(8),
      Q => add_ln286_1_reg_1008(8),
      R => '0'
    );
\add_ln286_1_reg_1008_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln414_4_fu_472_p1(9),
      Q => add_ln286_1_reg_1008(9),
      R => '0'
    );
add_ln286_fu_452_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_add_ln286_fu_452_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln286_fu_452_p2_carry_n_2,
      CO(0) => add_ln286_fu_452_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln286_fu_452_p2_carry_i_1_n_0,
      DI(0) => add_ln286_fu_452_p2_carry_i_2_n_0,
      O(3) => NLW_add_ln286_fu_452_p2_carry_O_UNCONNECTED(3),
      O(2 downto 1) => trunc_ln674_4_fu_464_p1(5 downto 4),
      O(0) => NLW_add_ln286_fu_452_p2_carry_O_UNCONNECTED(0),
      S(3) => '0',
      S(2) => add_ln286_fu_452_p2_carry_i_3_n_0,
      S(1) => add_ln286_fu_452_p2_carry_i_4_n_0,
      S(0) => add_ln286_fu_452_p2_carry_i_5_n_0
    );
add_ln286_fu_452_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[4]\,
      O => add_ln286_fu_452_p2_carry_i_1_n_0
    );
add_ln286_fu_452_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[3]\,
      I1 => icmp_ln260_reg_926,
      O => add_ln286_fu_452_p2_carry_i_2_n_0
    );
add_ln286_fu_452_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(5),
      I1 => \last_N_size_reg_897_reg_n_0_[5]\,
      I2 => icmp_ln260_reg_926,
      O => add_ln286_fu_452_p2_carry_i_3_n_0
    );
add_ln286_fu_452_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \last_N_size_reg_897_reg_n_0_[4]\,
      I1 => icmp_ln260_reg_926,
      I2 => sel0(4),
      O => add_ln286_fu_452_p2_carry_i_4_n_0
    );
add_ln286_fu_452_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[3]\,
      I2 => sel0(3),
      O => add_ln286_fu_452_p2_carry_i_5_n_0
    );
add_ln289_fu_385_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln289_fu_385_p2_carry_n_0,
      CO(2) => add_ln289_fu_385_p2_carry_n_1,
      CO(1) => add_ln289_fu_385_p2_carry_n_2,
      CO(0) => add_ln289_fu_385_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(6 downto 3),
      O(3) => add_ln289_fu_385_p2_carry_n_4,
      O(2) => add_ln289_fu_385_p2_carry_n_5,
      O(1) => add_ln289_fu_385_p2_carry_n_6,
      O(0) => NLW_add_ln289_fu_385_p2_carry_O_UNCONNECTED(0),
      S(3) => add_ln289_fu_385_p2_carry_i_5_n_0,
      S(2) => add_ln289_fu_385_p2_carry_i_6_n_0,
      S(1) => add_ln289_fu_385_p2_carry_i_7_n_0,
      S(0) => add_ln289_fu_385_p2_carry_i_8_n_0
    );
\add_ln289_fu_385_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln289_fu_385_p2_carry_n_0,
      CO(3) => \add_ln289_fu_385_p2_carry__0_n_0\,
      CO(2) => \add_ln289_fu_385_p2_carry__0_n_1\,
      CO(1) => \add_ln289_fu_385_p2_carry__0_n_2\,
      CO(0) => \add_ln289_fu_385_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(10 downto 7),
      O(3) => \add_ln289_fu_385_p2_carry__0_n_4\,
      O(2) => \add_ln289_fu_385_p2_carry__0_n_5\,
      O(1) => \add_ln289_fu_385_p2_carry__0_n_6\,
      O(0) => \add_ln289_fu_385_p2_carry__0_n_7\,
      S(3) => \add_ln289_fu_385_p2_carry__0_i_5_n_0\,
      S(2) => \add_ln289_fu_385_p2_carry__0_i_6_n_0\,
      S(1) => \add_ln289_fu_385_p2_carry__0_i_7_n_0\,
      S(0) => \add_ln289_fu_385_p2_carry__0_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(7),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(10)
    );
\add_ln289_fu_385_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(6),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(9)
    );
\add_ln289_fu_385_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(5),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(8)
    );
\add_ln289_fu_385_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(4),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(7)
    );
\add_ln289_fu_385_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(7),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(10),
      O => \add_ln289_fu_385_p2_carry__0_i_5_n_0\
    );
\add_ln289_fu_385_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(6),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(9),
      O => \add_ln289_fu_385_p2_carry__0_i_6_n_0\
    );
\add_ln289_fu_385_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(5),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(8),
      O => \add_ln289_fu_385_p2_carry__0_i_7_n_0\
    );
\add_ln289_fu_385_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(4),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(7),
      O => \add_ln289_fu_385_p2_carry__0_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln289_fu_385_p2_carry__0_n_0\,
      CO(3) => \add_ln289_fu_385_p2_carry__1_n_0\,
      CO(2) => \add_ln289_fu_385_p2_carry__1_n_1\,
      CO(1) => \add_ln289_fu_385_p2_carry__1_n_2\,
      CO(0) => \add_ln289_fu_385_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(14 downto 11),
      O(3) => \add_ln289_fu_385_p2_carry__1_n_4\,
      O(2) => \add_ln289_fu_385_p2_carry__1_n_5\,
      O(1) => \add_ln289_fu_385_p2_carry__1_n_6\,
      O(0) => \add_ln289_fu_385_p2_carry__1_n_7\,
      S(3) => \add_ln289_fu_385_p2_carry__1_i_5_n_0\,
      S(2) => \add_ln289_fu_385_p2_carry__1_i_6_n_0\,
      S(1) => \add_ln289_fu_385_p2_carry__1_i_7_n_0\,
      S(0) => \add_ln289_fu_385_p2_carry__1_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(11),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(14)
    );
\add_ln289_fu_385_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(10),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(13)
    );
\add_ln289_fu_385_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(9),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(12)
    );
\add_ln289_fu_385_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(8),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(11)
    );
\add_ln289_fu_385_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(11),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(14),
      O => \add_ln289_fu_385_p2_carry__1_i_5_n_0\
    );
\add_ln289_fu_385_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(10),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(13),
      O => \add_ln289_fu_385_p2_carry__1_i_6_n_0\
    );
\add_ln289_fu_385_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(9),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(12),
      O => \add_ln289_fu_385_p2_carry__1_i_7_n_0\
    );
\add_ln289_fu_385_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(8),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(11),
      O => \add_ln289_fu_385_p2_carry__1_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln289_fu_385_p2_carry__1_n_0\,
      CO(3) => \add_ln289_fu_385_p2_carry__2_n_0\,
      CO(2) => \add_ln289_fu_385_p2_carry__2_n_1\,
      CO(1) => \add_ln289_fu_385_p2_carry__2_n_2\,
      CO(0) => \add_ln289_fu_385_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(18 downto 15),
      O(3) => \add_ln289_fu_385_p2_carry__2_n_4\,
      O(2) => \add_ln289_fu_385_p2_carry__2_n_5\,
      O(1) => \add_ln289_fu_385_p2_carry__2_n_6\,
      O(0) => \add_ln289_fu_385_p2_carry__2_n_7\,
      S(3) => \add_ln289_fu_385_p2_carry__2_i_5_n_0\,
      S(2) => \add_ln289_fu_385_p2_carry__2_i_6_n_0\,
      S(1) => \add_ln289_fu_385_p2_carry__2_i_7_n_0\,
      S(0) => \add_ln289_fu_385_p2_carry__2_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(15),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(18)
    );
\add_ln289_fu_385_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(14),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(17)
    );
\add_ln289_fu_385_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(13),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(16)
    );
\add_ln289_fu_385_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(12),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(15)
    );
\add_ln289_fu_385_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(15),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(18),
      O => \add_ln289_fu_385_p2_carry__2_i_5_n_0\
    );
\add_ln289_fu_385_p2_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(14),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(17),
      O => \add_ln289_fu_385_p2_carry__2_i_6_n_0\
    );
\add_ln289_fu_385_p2_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(13),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(16),
      O => \add_ln289_fu_385_p2_carry__2_i_7_n_0\
    );
\add_ln289_fu_385_p2_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(12),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(15),
      O => \add_ln289_fu_385_p2_carry__2_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln289_fu_385_p2_carry__2_n_0\,
      CO(3) => \add_ln289_fu_385_p2_carry__3_n_0\,
      CO(2) => \add_ln289_fu_385_p2_carry__3_n_1\,
      CO(1) => \add_ln289_fu_385_p2_carry__3_n_2\,
      CO(0) => \add_ln289_fu_385_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(22 downto 19),
      O(3) => \add_ln289_fu_385_p2_carry__3_n_4\,
      O(2) => \add_ln289_fu_385_p2_carry__3_n_5\,
      O(1) => \add_ln289_fu_385_p2_carry__3_n_6\,
      O(0) => \add_ln289_fu_385_p2_carry__3_n_7\,
      S(3) => \add_ln289_fu_385_p2_carry__3_i_5_n_0\,
      S(2) => \add_ln289_fu_385_p2_carry__3_i_6_n_0\,
      S(1) => \add_ln289_fu_385_p2_carry__3_i_7_n_0\,
      S(0) => \add_ln289_fu_385_p2_carry__3_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(19),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(22)
    );
\add_ln289_fu_385_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(18),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(21)
    );
\add_ln289_fu_385_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(17),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(20)
    );
\add_ln289_fu_385_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(16),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(19)
    );
\add_ln289_fu_385_p2_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(19),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(22),
      O => \add_ln289_fu_385_p2_carry__3_i_5_n_0\
    );
\add_ln289_fu_385_p2_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(18),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(21),
      O => \add_ln289_fu_385_p2_carry__3_i_6_n_0\
    );
\add_ln289_fu_385_p2_carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(17),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(20),
      O => \add_ln289_fu_385_p2_carry__3_i_7_n_0\
    );
\add_ln289_fu_385_p2_carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(16),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(19),
      O => \add_ln289_fu_385_p2_carry__3_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln289_fu_385_p2_carry__3_n_0\,
      CO(3) => \add_ln289_fu_385_p2_carry__4_n_0\,
      CO(2) => \add_ln289_fu_385_p2_carry__4_n_1\,
      CO(1) => \add_ln289_fu_385_p2_carry__4_n_2\,
      CO(0) => \add_ln289_fu_385_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(26 downto 23),
      O(3) => \add_ln289_fu_385_p2_carry__4_n_4\,
      O(2) => \add_ln289_fu_385_p2_carry__4_n_5\,
      O(1) => \add_ln289_fu_385_p2_carry__4_n_6\,
      O(0) => \add_ln289_fu_385_p2_carry__4_n_7\,
      S(3) => \add_ln289_fu_385_p2_carry__4_i_5_n_0\,
      S(2) => \add_ln289_fu_385_p2_carry__4_i_6_n_0\,
      S(1) => \add_ln289_fu_385_p2_carry__4_i_7_n_0\,
      S(0) => \add_ln289_fu_385_p2_carry__4_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(23),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(26)
    );
\add_ln289_fu_385_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(22),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(25)
    );
\add_ln289_fu_385_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(21),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(24)
    );
\add_ln289_fu_385_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(20),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(23)
    );
\add_ln289_fu_385_p2_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(23),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(26),
      O => \add_ln289_fu_385_p2_carry__4_i_5_n_0\
    );
\add_ln289_fu_385_p2_carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(22),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(25),
      O => \add_ln289_fu_385_p2_carry__4_i_6_n_0\
    );
\add_ln289_fu_385_p2_carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(21),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(24),
      O => \add_ln289_fu_385_p2_carry__4_i_7_n_0\
    );
\add_ln289_fu_385_p2_carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(20),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(23),
      O => \add_ln289_fu_385_p2_carry__4_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln289_fu_385_p2_carry__4_n_0\,
      CO(3) => \add_ln289_fu_385_p2_carry__5_n_0\,
      CO(2) => \add_ln289_fu_385_p2_carry__5_n_1\,
      CO(1) => \add_ln289_fu_385_p2_carry__5_n_2\,
      CO(0) => \add_ln289_fu_385_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_367_p3(30 downto 27),
      O(3) => \add_ln289_fu_385_p2_carry__5_n_4\,
      O(2) => \add_ln289_fu_385_p2_carry__5_n_5\,
      O(1) => \add_ln289_fu_385_p2_carry__5_n_6\,
      O(0) => \add_ln289_fu_385_p2_carry__5_n_7\,
      S(3) => \add_ln289_fu_385_p2_carry__5_i_5_n_0\,
      S(2) => \add_ln289_fu_385_p2_carry__5_i_6_n_0\,
      S(1) => \add_ln289_fu_385_p2_carry__5_i_7_n_0\,
      S(0) => \add_ln289_fu_385_p2_carry__5_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(27),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(30)
    );
\add_ln289_fu_385_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(26),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(29)
    );
\add_ln289_fu_385_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(25),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(28)
    );
\add_ln289_fu_385_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(24),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(27)
    );
\add_ln289_fu_385_p2_carry__5_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(27),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(30),
      O => \add_ln289_fu_385_p2_carry__5_i_5_n_0\
    );
\add_ln289_fu_385_p2_carry__5_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(26),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(29),
      O => \add_ln289_fu_385_p2_carry__5_i_6_n_0\
    );
\add_ln289_fu_385_p2_carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(25),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(28),
      O => \add_ln289_fu_385_p2_carry__5_i_7_n_0\
    );
\add_ln289_fu_385_p2_carry__5_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(24),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(27),
      O => \add_ln289_fu_385_p2_carry__5_i_8_n_0\
    );
\add_ln289_fu_385_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln289_fu_385_p2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_add_ln289_fu_385_p2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln289_fu_385_p2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_ln289_fu_385_p2_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \add_ln289_fu_385_p2_carry__6_i_1_n_0\
    );
\add_ln289_fu_385_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(28),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(31),
      O => \add_ln289_fu_385_p2_carry__6_i_1_n_0\
    );
add_ln289_fu_385_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(3),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(6)
    );
add_ln289_fu_385_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(2),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(5)
    );
add_ln289_fu_385_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(1),
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(4)
    );
add_ln289_fu_385_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(0),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => PTR_WIDTH_plus_Ksize_fu_367_p3(3)
    );
add_ln289_fu_385_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(3),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(6),
      O => add_ln289_fu_385_p2_carry_i_5_n_0
    );
add_ln289_fu_385_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(2),
      I2 => sel0(5),
      O => add_ln289_fu_385_p2_carry_i_6_n_0
    );
add_ln289_fu_385_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_907_reg(1),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(4),
      O => add_ln289_fu_385_p2_carry_i_7_n_0
    );
add_ln289_fu_385_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(0),
      I2 => sel0(3),
      O => add_ln289_fu_385_p2_carry_i_8_n_0
    );
\add_ln289_reg_942[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_907_reg(0),
      I2 => sel0(3),
      O => \add_ln289_reg_942[3]_i_1_n_0\
    );
\add_ln289_reg_942_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_4_reg_1013[0]_i_1_n_0\,
      Q => add_ln289_reg_942(0),
      R => '0'
    );
\add_ln289_reg_942_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__0_n_4\,
      Q => add_ln289_reg_942(10),
      R => '0'
    );
\add_ln289_reg_942_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__1_n_7\,
      Q => add_ln289_reg_942(11),
      R => '0'
    );
\add_ln289_reg_942_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__1_n_6\,
      Q => add_ln289_reg_942(12),
      R => '0'
    );
\add_ln289_reg_942_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__1_n_5\,
      Q => add_ln289_reg_942(13),
      R => '0'
    );
\add_ln289_reg_942_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__1_n_4\,
      Q => add_ln289_reg_942(14),
      R => '0'
    );
\add_ln289_reg_942_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__2_n_7\,
      Q => add_ln289_reg_942(15),
      R => '0'
    );
\add_ln289_reg_942_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__2_n_6\,
      Q => add_ln289_reg_942(16),
      R => '0'
    );
\add_ln289_reg_942_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__2_n_5\,
      Q => add_ln289_reg_942(17),
      R => '0'
    );
\add_ln289_reg_942_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__2_n_4\,
      Q => add_ln289_reg_942(18),
      R => '0'
    );
\add_ln289_reg_942_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__3_n_7\,
      Q => add_ln289_reg_942(19),
      R => '0'
    );
\add_ln289_reg_942_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_4_reg_1013[1]_i_1_n_0\,
      Q => add_ln289_reg_942(1),
      R => '0'
    );
\add_ln289_reg_942_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__3_n_6\,
      Q => add_ln289_reg_942(20),
      R => '0'
    );
\add_ln289_reg_942_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__3_n_5\,
      Q => add_ln289_reg_942(21),
      R => '0'
    );
\add_ln289_reg_942_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__3_n_4\,
      Q => add_ln289_reg_942(22),
      R => '0'
    );
\add_ln289_reg_942_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__4_n_7\,
      Q => add_ln289_reg_942(23),
      R => '0'
    );
\add_ln289_reg_942_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__4_n_6\,
      Q => add_ln289_reg_942(24),
      R => '0'
    );
\add_ln289_reg_942_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__4_n_5\,
      Q => add_ln289_reg_942(25),
      R => '0'
    );
\add_ln289_reg_942_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__4_n_4\,
      Q => add_ln289_reg_942(26),
      R => '0'
    );
\add_ln289_reg_942_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__5_n_7\,
      Q => add_ln289_reg_942(27),
      R => '0'
    );
\add_ln289_reg_942_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__5_n_6\,
      Q => add_ln289_reg_942(28),
      R => '0'
    );
\add_ln289_reg_942_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__5_n_5\,
      Q => add_ln289_reg_942(29),
      R => '0'
    );
\add_ln289_reg_942_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_4_reg_1013[2]_i_1_n_0\,
      Q => add_ln289_reg_942(2),
      R => '0'
    );
\add_ln289_reg_942_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__5_n_4\,
      Q => add_ln289_reg_942(30),
      R => '0'
    );
\add_ln289_reg_942_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__6_n_7\,
      Q => add_ln289_reg_942(31),
      R => '0'
    );
\add_ln289_reg_942_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_reg_942[3]_i_1_n_0\,
      Q => add_ln289_reg_942(3),
      R => '0'
    );
\add_ln289_reg_942_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => add_ln289_fu_385_p2_carry_n_6,
      Q => add_ln289_reg_942(4),
      R => '0'
    );
\add_ln289_reg_942_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => add_ln289_fu_385_p2_carry_n_5,
      Q => add_ln289_reg_942(5),
      R => '0'
    );
\add_ln289_reg_942_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => add_ln289_fu_385_p2_carry_n_4,
      Q => add_ln289_reg_942(6),
      R => '0'
    );
\add_ln289_reg_942_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__0_n_7\,
      Q => add_ln289_reg_942(7),
      R => '0'
    );
\add_ln289_reg_942_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__0_n_6\,
      Q => add_ln289_reg_942(8),
      R => '0'
    );
\add_ln289_reg_942_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \add_ln289_fu_385_p2_carry__0_n_5\,
      Q => add_ln289_reg_942(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0704"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => \^ap_cs_fsm_reg[2]_0\,
      O => D(0)
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\,
      I1 => ap_CS_fsm_state1,
      I2 => \^ap_cs_fsm_reg[11]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_state10,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm[11]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000400FF0004"
    )
        port map (
      I0 => icmp_ln251_fu_327_p2,
      I1 => ap_enable_reg_pp0_iter0,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => ap_enable_reg_pp0_iter7_reg_n_0,
      I5 => ap_enable_reg_pp0_iter6,
      O => \ap_CS_fsm[11]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_0_[3]\,
      I1 => \ap_CS_fsm_reg_n_0_[2]\,
      I2 => ap_CS_fsm_state2,
      I3 => \ap_CS_fsm[1]_i_2_n_0\,
      I4 => \ap_CS_fsm[1]_i_3__0_n_0\,
      I5 => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[11]_0\(0),
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => ap_CS_fsm_state10,
      I3 => ap_CS_fsm_state9,
      O => \ap_CS_fsm[1]_i_2_n_0\
    );
\ap_CS_fsm[1]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => ap_CS_fsm_state8,
      I1 => \ap_CS_fsm_reg_n_0_[6]\,
      I2 => \ap_CS_fsm_reg_n_0_[5]\,
      I3 => \ap_CS_fsm_reg_n_0_[4]\,
      O => \ap_CS_fsm[1]_i_3__0_n_0\
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \^ap_cs_fsm_reg[2]_0\,
      I1 => Q(1),
      I2 => Q(0),
      O => D(1)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA8AAA8AAA80000"
    )
        port map (
      I0 => Q(2),
      I1 => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[11]_0\(0),
      I4 => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0,
      I5 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      O => \^ap_cs_fsm_reg[2]_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => ap_CS_fsm_state1,
      S => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp0_stage0,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => \^ap_cs_fsm_reg[11]_0\(0),
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => \dout_array_reg[0][0]\
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => \dout_array_reg[0][0]\
    );
ap_done_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => ap_done_reg,
      I3 => \^ap_cs_fsm_reg[2]_0\,
      O => ap_done_reg_i_1_n_0
    );
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_i_1_n_0,
      Q => ap_done_reg,
      R => '0'
    );
\ap_enable_reg_pp0_iter0_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E0E0E0E0E000E0E0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_CS_fsm_state10,
      I2 => ap_rst_n,
      I3 => icmp_ln251_fu_327_p2,
      I4 => ap_CS_fsm_pp0_stage0,
      I5 => \ap_block_pp0_stage0_11001__0\,
      O => \ap_enable_reg_pp0_iter0_i_1__0_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__0_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C0A0C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_rst_n,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => icmp_ln251_fu_327_p2,
      O => ap_enable_reg_pp0_iter1_i_1_n_0
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_0,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      O => ap_block_pp0_stage0_subdone
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_n_0,
      Q => ap_enable_reg_pp0_iter2,
      R => \dout_array_reg[0][0]\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => \dout_array_reg[0][0]\
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => \dout_array_reg[0][0]\
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => \dout_array_reg[0][0]\
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => \dout_array_reg[0][0]\
    );
ap_enable_reg_pp0_iter7_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C0A0A0"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_enable_reg_pp0_iter7_reg_n_0,
      I2 => ap_rst_n,
      I3 => ap_CS_fsm_state10,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => ap_enable_reg_pp0_iter7_i_1_n_0
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter7_i_1_n_0,
      Q => ap_enable_reg_pp0_iter7_reg_n_0,
      R => '0'
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => icmp_ln280_reg_994,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => \^p_26_in\,
      O => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => \^p_26_in\
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80008080"
    )
        port map (
      I0 => icmp_ln280_reg_994,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      I4 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1\,
      O => \icmp_ln280_reg_994_reg[0]_0\
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171[31]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1\,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      O => \mOutPtr_reg[1]\
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(0),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(10),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(11),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(12),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(13),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(14),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(15),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(16),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(17),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(18),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(19),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(1),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(20),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(21),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(22),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(23),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(24),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(25),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(26),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(27),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(28),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(29),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(2),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(30),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(31),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(3),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(4),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(5),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(6),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(7),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(8),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
\ap_phi_reg_pp0_iter3_r_V_reg_171_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^p_26_in\,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(9),
      Q => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9]\,
      R => ap_phi_reg_pp0_iter3_r_V_reg_171
    );
ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FE00"
    )
        port map (
      I0 => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
      I1 => \^ap_cs_fsm_reg[11]_0\(0),
      I2 => ap_done_reg,
      I3 => ap_rst_n,
      I4 => \^ap_cs_fsm_reg[2]_0\,
      O => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg
    );
\clk_cnt_reg_160[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln251_fu_327_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => p_1_in,
      I5 => ap_CS_fsm_state10,
      O => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry_n_7\,
      Q => clk_cnt_reg_160_reg(0),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__1_n_5\,
      Q => clk_cnt_reg_160_reg(10),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__1_n_4\,
      Q => clk_cnt_reg_160_reg(11),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__2_n_7\,
      Q => clk_cnt_reg_160_reg(12),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__2_n_6\,
      Q => clk_cnt_reg_160_reg(13),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__2_n_5\,
      Q => clk_cnt_reg_160_reg(14),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__2_n_4\,
      Q => clk_cnt_reg_160_reg(15),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__3_n_7\,
      Q => clk_cnt_reg_160_reg(16),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__3_n_6\,
      Q => clk_cnt_reg_160_reg(17),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__3_n_5\,
      Q => clk_cnt_reg_160_reg(18),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__3_n_4\,
      Q => clk_cnt_reg_160_reg(19),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry_n_6\,
      Q => clk_cnt_reg_160_reg(1),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__4_n_7\,
      Q => clk_cnt_reg_160_reg(20),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__4_n_6\,
      Q => clk_cnt_reg_160_reg(21),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__4_n_5\,
      Q => clk_cnt_reg_160_reg(22),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__4_n_4\,
      Q => clk_cnt_reg_160_reg(23),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__5_n_7\,
      Q => clk_cnt_reg_160_reg(24),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__5_n_6\,
      Q => clk_cnt_reg_160_reg(25),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__5_n_5\,
      Q => clk_cnt_reg_160_reg(26),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__5_n_4\,
      Q => clk_cnt_reg_160_reg(27),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__6_n_7\,
      Q => clk_cnt_reg_160_reg(28),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__6_n_6\,
      Q => clk_cnt_reg_160_reg(29),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry_n_5\,
      Q => clk_cnt_reg_160_reg(2),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__6_n_5\,
      Q => clk_cnt_reg_160_reg(30),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__6_n_4\,
      Q => clk_cnt_reg_160_reg(31),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry_n_4\,
      Q => clk_cnt_reg_160_reg(3),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__0_n_7\,
      Q => clk_cnt_reg_160_reg(4),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__0_n_6\,
      Q => clk_cnt_reg_160_reg(5),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__0_n_5\,
      Q => clk_cnt_reg_160_reg(6),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__0_n_4\,
      Q => clk_cnt_reg_160_reg(7),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__1_n_7\,
      Q => clk_cnt_reg_160_reg(8),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\clk_cnt_reg_160_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_/i_/i__carry__1_n_6\,
      Q => clk_cnt_reg_160_reg(9),
      R => \clk_cnt_reg_160[0]_i_1_n_0\
    );
\cols_loc_read_reg_845_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(0),
      Q => cols_loc_read_reg_845(0),
      R => '0'
    );
\cols_loc_read_reg_845_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(29),
      Q => cols_loc_read_reg_845(29),
      R => '0'
    );
\cols_loc_read_reg_845_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(30),
      Q => cols_loc_read_reg_845(30),
      R => '0'
    );
\cols_loc_read_reg_845_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(31),
      Q => cols_loc_read_reg_845(31),
      R => '0'
    );
\cols_reg_861_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(0),
      Q => cols_reg_861(0),
      R => '0'
    );
\cols_reg_861_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(10),
      Q => cols_reg_861(10),
      R => '0'
    );
\cols_reg_861_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(11),
      Q => cols_reg_861(11),
      R => '0'
    );
\cols_reg_861_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(12),
      Q => cols_reg_861(12),
      R => '0'
    );
\cols_reg_861_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(13),
      Q => cols_reg_861(13),
      R => '0'
    );
\cols_reg_861_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(14),
      Q => cols_reg_861(14),
      R => '0'
    );
\cols_reg_861_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(15),
      Q => cols_reg_861(15),
      R => '0'
    );
\cols_reg_861_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(16),
      Q => cols_reg_861(16),
      R => '0'
    );
\cols_reg_861_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(17),
      Q => cols_reg_861(17),
      R => '0'
    );
\cols_reg_861_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(18),
      Q => cols_reg_861(18),
      R => '0'
    );
\cols_reg_861_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(19),
      Q => cols_reg_861(19),
      R => '0'
    );
\cols_reg_861_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(1),
      Q => cols_reg_861(1),
      R => '0'
    );
\cols_reg_861_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(20),
      Q => cols_reg_861(20),
      R => '0'
    );
\cols_reg_861_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(21),
      Q => cols_reg_861(21),
      R => '0'
    );
\cols_reg_861_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(22),
      Q => cols_reg_861(22),
      R => '0'
    );
\cols_reg_861_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(23),
      Q => cols_reg_861(23),
      R => '0'
    );
\cols_reg_861_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(24),
      Q => cols_reg_861(24),
      R => '0'
    );
\cols_reg_861_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(25),
      Q => cols_reg_861(25),
      R => '0'
    );
\cols_reg_861_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(26),
      Q => cols_reg_861(26),
      R => '0'
    );
\cols_reg_861_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(27),
      Q => cols_reg_861(27),
      R => '0'
    );
\cols_reg_861_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(28),
      Q => cols_reg_861(28),
      R => '0'
    );
\cols_reg_861_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(2),
      Q => cols_reg_861(2),
      R => '0'
    );
\cols_reg_861_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(3),
      Q => cols_reg_861(3),
      R => '0'
    );
\cols_reg_861_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(4),
      Q => cols_reg_861(4),
      R => '0'
    );
\cols_reg_861_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(5),
      Q => cols_reg_861(5),
      R => '0'
    );
\cols_reg_861_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(6),
      Q => cols_reg_861(6),
      R => '0'
    );
\cols_reg_861_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(7),
      Q => cols_reg_861(7),
      R => '0'
    );
\cols_reg_861_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(8),
      Q => cols_reg_861(8),
      R => '0'
    );
\cols_reg_861_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \cols_reg_861_reg[28]_0\(9),
      Q => cols_reg_861(9),
      R => '0'
    );
\ddr_read_cnt_1_reg_998[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => icmp_ln280_fu_432_p2,
      I1 => icmp_ln276_fu_373_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => icmp_ln251_reg_922,
      O => ddr_read_cnt_1_reg_9980
    );
\ddr_read_cnt_1_reg_998_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(0),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__1_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(10),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__1_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(11),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__2_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(12),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__2_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(13),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__2_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(14),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__2_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(15),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__3_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(16),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__3_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(17),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__3_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(18),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__3_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(19),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(1),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__4_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(20),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__4_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(21),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__4_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(22),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__4_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(23),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__5_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(24),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__5_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(25),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__5_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(26),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__5_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(27),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__6_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(28),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__6_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(29),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(2),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__6_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(30),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__6_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(31),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(3),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__0_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(4),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__0_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(5),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__0_n_5\,
      Q => ddr_read_cnt_1_reg_998_reg(6),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__0_n_4\,
      Q => ddr_read_cnt_1_reg_998_reg(7),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__1_n_7\,
      Q => ddr_read_cnt_1_reg_998_reg(8),
      R => '0'
    );
\ddr_read_cnt_1_reg_998_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_1_reg_9980,
      D => \i_/i_/i___62_carry__1_n_6\,
      Q => ddr_read_cnt_1_reg_998_reg(9),
      R => '0'
    );
\ddr_read_cnt_fu_110[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => icmp_ln276_reg_938,
      I3 => icmp_ln280_reg_994,
      I4 => ap_enable_reg_pp0_iter2,
      O => ddr_read_cnt_fu_1100
    );
\ddr_read_cnt_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(0),
      Q => ddr_read_cnt_fu_110(0),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(10),
      Q => ddr_read_cnt_fu_110(10),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(11),
      Q => ddr_read_cnt_fu_110(11),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(12),
      Q => ddr_read_cnt_fu_110(12),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(13),
      Q => ddr_read_cnt_fu_110(13),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(14),
      Q => ddr_read_cnt_fu_110(14),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(15),
      Q => ddr_read_cnt_fu_110(15),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(16),
      Q => ddr_read_cnt_fu_110(16),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(17),
      Q => ddr_read_cnt_fu_110(17),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(18),
      Q => ddr_read_cnt_fu_110(18),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(19),
      Q => ddr_read_cnt_fu_110(19),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(1),
      Q => ddr_read_cnt_fu_110(1),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(20),
      Q => ddr_read_cnt_fu_110(20),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(21),
      Q => ddr_read_cnt_fu_110(21),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(22),
      Q => ddr_read_cnt_fu_110(22),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(23),
      Q => ddr_read_cnt_fu_110(23),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(24),
      Q => ddr_read_cnt_fu_110(24),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(25),
      Q => ddr_read_cnt_fu_110(25),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(26),
      Q => ddr_read_cnt_fu_110(26),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(27),
      Q => ddr_read_cnt_fu_110(27),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(28),
      Q => ddr_read_cnt_fu_110(28),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(29),
      Q => ddr_read_cnt_fu_110(29),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(2),
      Q => ddr_read_cnt_fu_110(2),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(30),
      Q => ddr_read_cnt_fu_110(30),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(31),
      Q => ddr_read_cnt_fu_110(31),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(3),
      Q => ddr_read_cnt_fu_110(3),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(4),
      Q => ddr_read_cnt_fu_110(4),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(5),
      Q => ddr_read_cnt_fu_110(5),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(6),
      Q => ddr_read_cnt_fu_110(6),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(7),
      Q => ddr_read_cnt_fu_110(7),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(8),
      Q => ddr_read_cnt_fu_110(8),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\ddr_read_cnt_fu_110_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_read_cnt_fu_1100,
      D => ddr_read_cnt_1_reg_998_reg(9),
      Q => ddr_read_cnt_fu_110(9),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\empty_reg_851_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(10),
      Q => empty_reg_851(10),
      R => '0'
    );
\empty_reg_851_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(11),
      Q => empty_reg_851(11),
      R => '0'
    );
\empty_reg_851_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(12),
      Q => empty_reg_851(12),
      R => '0'
    );
\empty_reg_851_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(13),
      Q => empty_reg_851(13),
      R => '0'
    );
\empty_reg_851_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(14),
      Q => empty_reg_851(14),
      R => '0'
    );
\empty_reg_851_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(15),
      Q => empty_reg_851(15),
      R => '0'
    );
\empty_reg_851_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(16),
      Q => empty_reg_851(16),
      R => '0'
    );
\empty_reg_851_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(17),
      Q => empty_reg_851(17),
      R => '0'
    );
\empty_reg_851_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(18),
      Q => empty_reg_851(18),
      R => '0'
    );
\empty_reg_851_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(19),
      Q => empty_reg_851(19),
      R => '0'
    );
\empty_reg_851_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(1),
      Q => empty_reg_851(1),
      R => '0'
    );
\empty_reg_851_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(20),
      Q => empty_reg_851(20),
      R => '0'
    );
\empty_reg_851_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(21),
      Q => empty_reg_851(21),
      R => '0'
    );
\empty_reg_851_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(22),
      Q => empty_reg_851(22),
      R => '0'
    );
\empty_reg_851_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(23),
      Q => empty_reg_851(23),
      R => '0'
    );
\empty_reg_851_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(24),
      Q => empty_reg_851(24),
      R => '0'
    );
\empty_reg_851_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(25),
      Q => empty_reg_851(25),
      R => '0'
    );
\empty_reg_851_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(26),
      Q => empty_reg_851(26),
      R => '0'
    );
\empty_reg_851_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(27),
      Q => empty_reg_851(27),
      R => '0'
    );
\empty_reg_851_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(28),
      Q => empty_reg_851(28),
      R => '0'
    );
\empty_reg_851_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(2),
      Q => empty_reg_851(2),
      R => '0'
    );
\empty_reg_851_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(3),
      Q => empty_reg_851(3),
      R => '0'
    );
\empty_reg_851_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(4),
      Q => empty_reg_851(4),
      R => '0'
    );
\empty_reg_851_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(5),
      Q => empty_reg_851(5),
      R => '0'
    );
\empty_reg_851_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(6),
      Q => empty_reg_851(6),
      R => '0'
    );
\empty_reg_851_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(7),
      Q => empty_reg_851(7),
      R => '0'
    );
\empty_reg_851_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(8),
      Q => empty_reg_851(8),
      R => '0'
    );
\empty_reg_851_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \out\(9),
      Q => empty_reg_851(9),
      R => '0'
    );
\i_/i_/i___62_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i___62_carry_n_0\,
      CO(2) => \i_/i_/i___62_carry_n_1\,
      CO(1) => \i_/i_/i___62_carry_n_2\,
      CO(0) => \i_/i_/i___62_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_/i_/i___62_carry_n_4\,
      O(2) => \i_/i_/i___62_carry_n_5\,
      O(1) => \i_/i_/i___62_carry_n_6\,
      O(0) => \i_/i_/i___62_carry_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(3),
      S(2) => \i___62_carry_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(1),
      S(0) => \i___62_carry_i_4_n_0\
    );
\i_/i_/i___62_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry_n_0\,
      CO(3) => \i_/i_/i___62_carry__0_n_0\,
      CO(2) => \i_/i_/i___62_carry__0_n_1\,
      CO(1) => \i_/i_/i___62_carry__0_n_2\,
      CO(0) => \i_/i_/i___62_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__0_n_4\,
      O(2) => \i_/i_/i___62_carry__0_n_5\,
      O(1) => \i_/i_/i___62_carry__0_n_6\,
      O(0) => \i_/i_/i___62_carry__0_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(7),
      S(2) => \i___62_carry__0_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(5),
      S(0) => \i___62_carry__0_i_4_n_0\
    );
\i_/i_/i___62_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry__0_n_0\,
      CO(3) => \i_/i_/i___62_carry__1_n_0\,
      CO(2) => \i_/i_/i___62_carry__1_n_1\,
      CO(1) => \i_/i_/i___62_carry__1_n_2\,
      CO(0) => \i_/i_/i___62_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__1_n_4\,
      O(2) => \i_/i_/i___62_carry__1_n_5\,
      O(1) => \i_/i_/i___62_carry__1_n_6\,
      O(0) => \i_/i_/i___62_carry__1_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(11),
      S(2) => \i___62_carry__1_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(9),
      S(0) => \i___62_carry__1_i_4_n_0\
    );
\i_/i_/i___62_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry__1_n_0\,
      CO(3) => \i_/i_/i___62_carry__2_n_0\,
      CO(2) => \i_/i_/i___62_carry__2_n_1\,
      CO(1) => \i_/i_/i___62_carry__2_n_2\,
      CO(0) => \i_/i_/i___62_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__2_n_4\,
      O(2) => \i_/i_/i___62_carry__2_n_5\,
      O(1) => \i_/i_/i___62_carry__2_n_6\,
      O(0) => \i_/i_/i___62_carry__2_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(15),
      S(2) => \i___62_carry__2_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(13),
      S(0) => \i___62_carry__2_i_4_n_0\
    );
\i_/i_/i___62_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry__2_n_0\,
      CO(3) => \i_/i_/i___62_carry__3_n_0\,
      CO(2) => \i_/i_/i___62_carry__3_n_1\,
      CO(1) => \i_/i_/i___62_carry__3_n_2\,
      CO(0) => \i_/i_/i___62_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__3_n_4\,
      O(2) => \i_/i_/i___62_carry__3_n_5\,
      O(1) => \i_/i_/i___62_carry__3_n_6\,
      O(0) => \i_/i_/i___62_carry__3_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(19),
      S(2) => \i___62_carry__3_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(17),
      S(0) => \i___62_carry__3_i_4_n_0\
    );
\i_/i_/i___62_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry__3_n_0\,
      CO(3) => \i_/i_/i___62_carry__4_n_0\,
      CO(2) => \i_/i_/i___62_carry__4_n_1\,
      CO(1) => \i_/i_/i___62_carry__4_n_2\,
      CO(0) => \i_/i_/i___62_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__4_n_4\,
      O(2) => \i_/i_/i___62_carry__4_n_5\,
      O(1) => \i_/i_/i___62_carry__4_n_6\,
      O(0) => \i_/i_/i___62_carry__4_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(23),
      S(2) => \i___62_carry__4_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(21),
      S(0) => \i___62_carry__4_i_4_n_0\
    );
\i_/i_/i___62_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry__4_n_0\,
      CO(3) => \i_/i_/i___62_carry__5_n_0\,
      CO(2) => \i_/i_/i___62_carry__5_n_1\,
      CO(1) => \i_/i_/i___62_carry__5_n_2\,
      CO(0) => \i_/i_/i___62_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__5_n_4\,
      O(2) => \i_/i_/i___62_carry__5_n_5\,
      O(1) => \i_/i_/i___62_carry__5_n_6\,
      O(0) => \i_/i_/i___62_carry__5_n_7\,
      S(3) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(27),
      S(2) => \i___62_carry__5_i_2_n_0\,
      S(1) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(25),
      S(0) => \i___62_carry__5_i_4_n_0\
    );
\i_/i_/i___62_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___62_carry__5_n_0\,
      CO(3) => \NLW_i_/i_/i___62_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i___62_carry__6_n_1\,
      CO(1) => \i_/i_/i___62_carry__6_n_2\,
      CO(0) => \i_/i_/i___62_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___62_carry__6_n_4\,
      O(2) => \i_/i_/i___62_carry__6_n_5\,
      O(1) => \i_/i_/i___62_carry__6_n_6\,
      O(0) => \i_/i_/i___62_carry__6_n_7\,
      S(3 downto 0) => \ap_sig_allocacmp_ddr_read_cnt_load__95\(31 downto 28)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3 downto 1) => clk_cnt_reg_160_reg(3 downto 1),
      S(0) => \i__carry_i_1_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(7 downto 4)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(11 downto 8)
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \i_/i_/i__carry__2_n_0\,
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(15 downto 12)
    );
\i_/i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__2_n_0\,
      CO(3) => \i_/i_/i__carry__3_n_0\,
      CO(2) => \i_/i_/i__carry__3_n_1\,
      CO(1) => \i_/i_/i__carry__3_n_2\,
      CO(0) => \i_/i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__3_n_4\,
      O(2) => \i_/i_/i__carry__3_n_5\,
      O(1) => \i_/i_/i__carry__3_n_6\,
      O(0) => \i_/i_/i__carry__3_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(19 downto 16)
    );
\i_/i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__3_n_0\,
      CO(3) => \i_/i_/i__carry__4_n_0\,
      CO(2) => \i_/i_/i__carry__4_n_1\,
      CO(1) => \i_/i_/i__carry__4_n_2\,
      CO(0) => \i_/i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__4_n_4\,
      O(2) => \i_/i_/i__carry__4_n_5\,
      O(1) => \i_/i_/i__carry__4_n_6\,
      O(0) => \i_/i_/i__carry__4_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(23 downto 20)
    );
\i_/i_/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__4_n_0\,
      CO(3) => \i_/i_/i__carry__5_n_0\,
      CO(2) => \i_/i_/i__carry__5_n_1\,
      CO(1) => \i_/i_/i__carry__5_n_2\,
      CO(0) => \i_/i_/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__5_n_4\,
      O(2) => \i_/i_/i__carry__5_n_5\,
      O(1) => \i_/i_/i__carry__5_n_6\,
      O(0) => \i_/i_/i__carry__5_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(27 downto 24)
    );
\i_/i_/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__5_n_0\,
      CO(3) => \NLW_i_/i_/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i__carry__6_n_1\,
      CO(1) => \i_/i_/i__carry__6_n_2\,
      CO(0) => \i_/i_/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__6_n_4\,
      O(2) => \i_/i_/i__carry__6_n_5\,
      O(1) => \i_/i_/i__carry__6_n_6\,
      O(0) => \i_/i_/i__carry__6_n_7\,
      S(3 downto 0) => clk_cnt_reg_160_reg(31 downto 28)
    );
\i___62_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(7),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(7),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(7)
    );
\i___62_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(6),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(6),
      O => \i___62_carry__0_i_2_n_0\
    );
\i___62_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(5),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(5),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(5)
    );
\i___62_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(4),
      O => \i___62_carry__0_i_4_n_0\
    );
\i___62_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(11),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(11),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(11)
    );
\i___62_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(10),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(10),
      O => \i___62_carry__1_i_2_n_0\
    );
\i___62_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(9),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(9),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(9)
    );
\i___62_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(8),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(8),
      O => \i___62_carry__1_i_4_n_0\
    );
\i___62_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(15),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(15),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(15)
    );
\i___62_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(14),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(14),
      O => \i___62_carry__2_i_2_n_0\
    );
\i___62_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(13),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(13),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(13)
    );
\i___62_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(12),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(12),
      O => \i___62_carry__2_i_4_n_0\
    );
\i___62_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(19),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(19),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(19)
    );
\i___62_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(18),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(18),
      O => \i___62_carry__3_i_2_n_0\
    );
\i___62_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(17),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(17),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(17)
    );
\i___62_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(16),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(16),
      O => \i___62_carry__3_i_4_n_0\
    );
\i___62_carry__4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(23),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(23),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(23)
    );
\i___62_carry__4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(22),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(22),
      O => \i___62_carry__4_i_2_n_0\
    );
\i___62_carry__4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(21),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(21),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(21)
    );
\i___62_carry__4_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(20),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(20),
      O => \i___62_carry__4_i_4_n_0\
    );
\i___62_carry__5_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(27),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(27),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(27)
    );
\i___62_carry__5_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(26),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(26),
      O => \i___62_carry__5_i_2_n_0\
    );
\i___62_carry__5_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(25),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(25),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(25)
    );
\i___62_carry__5_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(24),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(24),
      O => \i___62_carry__5_i_4_n_0\
    );
\i___62_carry__6_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(31),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(31),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(31)
    );
\i___62_carry__6_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(30),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(30),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(30)
    );
\i___62_carry__6_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(29),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(29),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(29)
    );
\i___62_carry__6_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(28),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(28),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(28)
    );
\i___62_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(3),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(3),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(3)
    );
\i___62_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(2),
      O => \i___62_carry_i_2_n_0\
    );
\i___62_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(1),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(1),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(1)
    );
\i___62_carry_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555D5555555"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(0),
      O => \i___62_carry_i_4_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(0),
      O => \i__carry_i_1_n_0\
    );
\i_reg_149[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF0000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln251_fu_327_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_CS_fsm_state10,
      O => i_reg_149
    );
\i_reg_149[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln251_fu_327_p2,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_enable_reg_pp0_iter0,
      O => clk_cnt_reg_1600
    );
\i_reg_149[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_149_reg(0),
      O => \i_reg_149[0]_i_4_n_0\
    );
\i_reg_149_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[0]_i_3_n_7\,
      Q => i_reg_149_reg(0),
      R => i_reg_149
    );
\i_reg_149_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_reg_149_reg[0]_i_3_n_0\,
      CO(2) => \i_reg_149_reg[0]_i_3_n_1\,
      CO(1) => \i_reg_149_reg[0]_i_3_n_2\,
      CO(0) => \i_reg_149_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_reg_149_reg[0]_i_3_n_4\,
      O(2) => \i_reg_149_reg[0]_i_3_n_5\,
      O(1) => \i_reg_149_reg[0]_i_3_n_6\,
      O(0) => \i_reg_149_reg[0]_i_3_n_7\,
      S(3 downto 1) => i_reg_149_reg(3 downto 1),
      S(0) => \i_reg_149[0]_i_4_n_0\
    );
\i_reg_149_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[8]_i_1_n_5\,
      Q => i_reg_149_reg(10),
      R => i_reg_149
    );
\i_reg_149_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[8]_i_1_n_4\,
      Q => i_reg_149_reg(11),
      R => i_reg_149
    );
\i_reg_149_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[12]_i_1_n_7\,
      Q => i_reg_149_reg(12),
      R => i_reg_149
    );
\i_reg_149_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[8]_i_1_n_0\,
      CO(3) => \i_reg_149_reg[12]_i_1_n_0\,
      CO(2) => \i_reg_149_reg[12]_i_1_n_1\,
      CO(1) => \i_reg_149_reg[12]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_149_reg[12]_i_1_n_4\,
      O(2) => \i_reg_149_reg[12]_i_1_n_5\,
      O(1) => \i_reg_149_reg[12]_i_1_n_6\,
      O(0) => \i_reg_149_reg[12]_i_1_n_7\,
      S(3 downto 0) => i_reg_149_reg(15 downto 12)
    );
\i_reg_149_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[12]_i_1_n_6\,
      Q => i_reg_149_reg(13),
      R => i_reg_149
    );
\i_reg_149_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[12]_i_1_n_5\,
      Q => i_reg_149_reg(14),
      R => i_reg_149
    );
\i_reg_149_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[12]_i_1_n_4\,
      Q => i_reg_149_reg(15),
      R => i_reg_149
    );
\i_reg_149_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[16]_i_1_n_7\,
      Q => i_reg_149_reg(16),
      R => i_reg_149
    );
\i_reg_149_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[12]_i_1_n_0\,
      CO(3) => \i_reg_149_reg[16]_i_1_n_0\,
      CO(2) => \i_reg_149_reg[16]_i_1_n_1\,
      CO(1) => \i_reg_149_reg[16]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_149_reg[16]_i_1_n_4\,
      O(2) => \i_reg_149_reg[16]_i_1_n_5\,
      O(1) => \i_reg_149_reg[16]_i_1_n_6\,
      O(0) => \i_reg_149_reg[16]_i_1_n_7\,
      S(3 downto 0) => i_reg_149_reg(19 downto 16)
    );
\i_reg_149_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[16]_i_1_n_6\,
      Q => i_reg_149_reg(17),
      R => i_reg_149
    );
\i_reg_149_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[16]_i_1_n_5\,
      Q => i_reg_149_reg(18),
      R => i_reg_149
    );
\i_reg_149_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[16]_i_1_n_4\,
      Q => i_reg_149_reg(19),
      R => i_reg_149
    );
\i_reg_149_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[0]_i_3_n_6\,
      Q => i_reg_149_reg(1),
      R => i_reg_149
    );
\i_reg_149_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[20]_i_1_n_7\,
      Q => i_reg_149_reg(20),
      R => i_reg_149
    );
\i_reg_149_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[16]_i_1_n_0\,
      CO(3) => \i_reg_149_reg[20]_i_1_n_0\,
      CO(2) => \i_reg_149_reg[20]_i_1_n_1\,
      CO(1) => \i_reg_149_reg[20]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_149_reg[20]_i_1_n_4\,
      O(2) => \i_reg_149_reg[20]_i_1_n_5\,
      O(1) => \i_reg_149_reg[20]_i_1_n_6\,
      O(0) => \i_reg_149_reg[20]_i_1_n_7\,
      S(3 downto 0) => i_reg_149_reg(23 downto 20)
    );
\i_reg_149_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[20]_i_1_n_6\,
      Q => i_reg_149_reg(21),
      R => i_reg_149
    );
\i_reg_149_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[20]_i_1_n_5\,
      Q => i_reg_149_reg(22),
      R => i_reg_149
    );
\i_reg_149_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[20]_i_1_n_4\,
      Q => i_reg_149_reg(23),
      R => i_reg_149
    );
\i_reg_149_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[24]_i_1_n_7\,
      Q => i_reg_149_reg(24),
      R => i_reg_149
    );
\i_reg_149_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[20]_i_1_n_0\,
      CO(3) => \i_reg_149_reg[24]_i_1_n_0\,
      CO(2) => \i_reg_149_reg[24]_i_1_n_1\,
      CO(1) => \i_reg_149_reg[24]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_149_reg[24]_i_1_n_4\,
      O(2) => \i_reg_149_reg[24]_i_1_n_5\,
      O(1) => \i_reg_149_reg[24]_i_1_n_6\,
      O(0) => \i_reg_149_reg[24]_i_1_n_7\,
      S(3 downto 0) => i_reg_149_reg(27 downto 24)
    );
\i_reg_149_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[24]_i_1_n_6\,
      Q => i_reg_149_reg(25),
      R => i_reg_149
    );
\i_reg_149_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[24]_i_1_n_5\,
      Q => i_reg_149_reg(26),
      R => i_reg_149
    );
\i_reg_149_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[24]_i_1_n_4\,
      Q => i_reg_149_reg(27),
      R => i_reg_149
    );
\i_reg_149_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[28]_i_1_n_7\,
      Q => i_reg_149_reg(28),
      R => i_reg_149
    );
\i_reg_149_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[24]_i_1_n_0\,
      CO(3 downto 2) => \NLW_i_reg_149_reg[28]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_reg_149_reg[28]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_reg_149_reg[28]_i_1_O_UNCONNECTED\(3),
      O(2) => \i_reg_149_reg[28]_i_1_n_5\,
      O(1) => \i_reg_149_reg[28]_i_1_n_6\,
      O(0) => \i_reg_149_reg[28]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg_149_reg(30 downto 28)
    );
\i_reg_149_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[28]_i_1_n_6\,
      Q => i_reg_149_reg(29),
      R => i_reg_149
    );
\i_reg_149_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[0]_i_3_n_5\,
      Q => i_reg_149_reg(2),
      R => i_reg_149
    );
\i_reg_149_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[28]_i_1_n_5\,
      Q => i_reg_149_reg(30),
      R => i_reg_149
    );
\i_reg_149_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[0]_i_3_n_4\,
      Q => i_reg_149_reg(3),
      R => i_reg_149
    );
\i_reg_149_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[4]_i_1_n_7\,
      Q => i_reg_149_reg(4),
      R => i_reg_149
    );
\i_reg_149_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[0]_i_3_n_0\,
      CO(3) => \i_reg_149_reg[4]_i_1_n_0\,
      CO(2) => \i_reg_149_reg[4]_i_1_n_1\,
      CO(1) => \i_reg_149_reg[4]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_149_reg[4]_i_1_n_4\,
      O(2) => \i_reg_149_reg[4]_i_1_n_5\,
      O(1) => \i_reg_149_reg[4]_i_1_n_6\,
      O(0) => \i_reg_149_reg[4]_i_1_n_7\,
      S(3 downto 0) => i_reg_149_reg(7 downto 4)
    );
\i_reg_149_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[4]_i_1_n_6\,
      Q => i_reg_149_reg(5),
      R => i_reg_149
    );
\i_reg_149_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[4]_i_1_n_5\,
      Q => i_reg_149_reg(6),
      R => i_reg_149
    );
\i_reg_149_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[4]_i_1_n_4\,
      Q => i_reg_149_reg(7),
      R => i_reg_149
    );
\i_reg_149_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[8]_i_1_n_7\,
      Q => i_reg_149_reg(8),
      R => i_reg_149
    );
\i_reg_149_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_reg_149_reg[4]_i_1_n_0\,
      CO(3) => \i_reg_149_reg[8]_i_1_n_0\,
      CO(2) => \i_reg_149_reg[8]_i_1_n_1\,
      CO(1) => \i_reg_149_reg[8]_i_1_n_2\,
      CO(0) => \i_reg_149_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_reg_149_reg[8]_i_1_n_4\,
      O(2) => \i_reg_149_reg[8]_i_1_n_5\,
      O(1) => \i_reg_149_reg[8]_i_1_n_6\,
      O(0) => \i_reg_149_reg[8]_i_1_n_7\,
      S(3 downto 0) => i_reg_149_reg(11 downto 8)
    );
\i_reg_149_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1600,
      D => \i_reg_149_reg[8]_i_1_n_6\,
      Q => i_reg_149_reg(9),
      R => i_reg_149
    );
icmp_ln251_fu_327_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln251_fu_327_p2_carry_n_0,
      CO(2) => icmp_ln251_fu_327_p2_carry_n_1,
      CO(1) => icmp_ln251_fu_327_p2_carry_n_2,
      CO(0) => icmp_ln251_fu_327_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln251_fu_327_p2_carry_i_1_n_0,
      DI(2) => icmp_ln251_fu_327_p2_carry_i_2_n_0,
      DI(1) => icmp_ln251_fu_327_p2_carry_i_3_n_0,
      DI(0) => icmp_ln251_fu_327_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln251_fu_327_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln251_fu_327_p2_carry_i_5_n_0,
      S(2) => icmp_ln251_fu_327_p2_carry_i_6_n_0,
      S(1) => icmp_ln251_fu_327_p2_carry_i_7_n_0,
      S(0) => icmp_ln251_fu_327_p2_carry_i_8_n_0
    );
\icmp_ln251_fu_327_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln251_fu_327_p2_carry_n_0,
      CO(3) => \icmp_ln251_fu_327_p2_carry__0_n_0\,
      CO(2) => \icmp_ln251_fu_327_p2_carry__0_n_1\,
      CO(1) => \icmp_ln251_fu_327_p2_carry__0_n_2\,
      CO(0) => \icmp_ln251_fu_327_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln251_fu_327_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln251_fu_327_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln251_fu_327_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln251_fu_327_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln251_fu_327_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln251_fu_327_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln251_fu_327_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln251_fu_327_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln251_fu_327_p2_carry__0_i_8_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(17),
      I1 => i_reg_149_reg(14),
      I2 => i_reg_149_reg(15),
      I3 => in_size_bits_fu_219_p2(18),
      O => \icmp_ln251_fu_327_p2_carry__0_i_1_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(15),
      I1 => i_reg_149_reg(12),
      I2 => i_reg_149_reg(13),
      I3 => in_size_bits_fu_219_p2(16),
      O => \icmp_ln251_fu_327_p2_carry__0_i_2_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(13),
      I1 => i_reg_149_reg(10),
      I2 => i_reg_149_reg(11),
      I3 => in_size_bits_fu_219_p2(14),
      O => \icmp_ln251_fu_327_p2_carry__0_i_3_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(11),
      I1 => i_reg_149_reg(8),
      I2 => i_reg_149_reg(9),
      I3 => in_size_bits_fu_219_p2(12),
      O => \icmp_ln251_fu_327_p2_carry__0_i_4_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(15),
      I1 => in_size_bits_fu_219_p2(18),
      I2 => in_size_bits_fu_219_p2(17),
      I3 => i_reg_149_reg(14),
      O => \icmp_ln251_fu_327_p2_carry__0_i_5_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(13),
      I1 => in_size_bits_fu_219_p2(16),
      I2 => in_size_bits_fu_219_p2(15),
      I3 => i_reg_149_reg(12),
      O => \icmp_ln251_fu_327_p2_carry__0_i_6_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(11),
      I1 => in_size_bits_fu_219_p2(14),
      I2 => in_size_bits_fu_219_p2(13),
      I3 => i_reg_149_reg(10),
      O => \icmp_ln251_fu_327_p2_carry__0_i_7_n_0\
    );
\icmp_ln251_fu_327_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(9),
      I1 => in_size_bits_fu_219_p2(12),
      I2 => in_size_bits_fu_219_p2(11),
      I3 => i_reg_149_reg(8),
      O => \icmp_ln251_fu_327_p2_carry__0_i_8_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln251_fu_327_p2_carry__0_n_0\,
      CO(3) => \icmp_ln251_fu_327_p2_carry__1_n_0\,
      CO(2) => \icmp_ln251_fu_327_p2_carry__1_n_1\,
      CO(1) => \icmp_ln251_fu_327_p2_carry__1_n_2\,
      CO(0) => \icmp_ln251_fu_327_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln251_fu_327_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln251_fu_327_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln251_fu_327_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln251_fu_327_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln251_fu_327_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln251_fu_327_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln251_fu_327_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln251_fu_327_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln251_fu_327_p2_carry__1_i_8_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(25),
      I1 => i_reg_149_reg(22),
      I2 => i_reg_149_reg(23),
      I3 => in_size_bits_fu_219_p2(26),
      O => \icmp_ln251_fu_327_p2_carry__1_i_1_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(23),
      I1 => i_reg_149_reg(20),
      I2 => i_reg_149_reg(21),
      I3 => in_size_bits_fu_219_p2(24),
      O => \icmp_ln251_fu_327_p2_carry__1_i_2_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(21),
      I1 => i_reg_149_reg(18),
      I2 => i_reg_149_reg(19),
      I3 => in_size_bits_fu_219_p2(22),
      O => \icmp_ln251_fu_327_p2_carry__1_i_3_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(19),
      I1 => i_reg_149_reg(16),
      I2 => i_reg_149_reg(17),
      I3 => in_size_bits_fu_219_p2(20),
      O => \icmp_ln251_fu_327_p2_carry__1_i_4_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(23),
      I1 => in_size_bits_fu_219_p2(26),
      I2 => in_size_bits_fu_219_p2(25),
      I3 => i_reg_149_reg(22),
      O => \icmp_ln251_fu_327_p2_carry__1_i_5_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(21),
      I1 => in_size_bits_fu_219_p2(24),
      I2 => in_size_bits_fu_219_p2(23),
      I3 => i_reg_149_reg(20),
      O => \icmp_ln251_fu_327_p2_carry__1_i_6_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(19),
      I1 => in_size_bits_fu_219_p2(22),
      I2 => in_size_bits_fu_219_p2(21),
      I3 => i_reg_149_reg(18),
      O => \icmp_ln251_fu_327_p2_carry__1_i_7_n_0\
    );
\icmp_ln251_fu_327_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(17),
      I1 => in_size_bits_fu_219_p2(20),
      I2 => in_size_bits_fu_219_p2(19),
      I3 => i_reg_149_reg(16),
      O => \icmp_ln251_fu_327_p2_carry__1_i_8_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln251_fu_327_p2_carry__1_n_0\,
      CO(3) => icmp_ln251_fu_327_p2,
      CO(2) => \icmp_ln251_fu_327_p2_carry__2_n_1\,
      CO(1) => \icmp_ln251_fu_327_p2_carry__2_n_2\,
      CO(0) => \icmp_ln251_fu_327_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln251_fu_327_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln251_fu_327_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln251_fu_327_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln251_fu_327_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln251_fu_327_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln251_fu_327_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln251_fu_327_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln251_fu_327_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln251_fu_327_p2_carry__2_i_8_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => i_reg_149_reg(30),
      I1 => \loop_count_reg_871_reg_n_0_[31]\,
      I2 => \loop_count_reg_871_reg_n_0_[30]\,
      O => \icmp_ln251_fu_327_p2_carry__2_i_1_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(31),
      I1 => i_reg_149_reg(28),
      I2 => i_reg_149_reg(29),
      I3 => \loop_count_reg_871_reg_n_0_[29]\,
      O => \icmp_ln251_fu_327_p2_carry__2_i_2_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(29),
      I1 => i_reg_149_reg(26),
      I2 => i_reg_149_reg(27),
      I3 => in_size_bits_fu_219_p2(30),
      O => \icmp_ln251_fu_327_p2_carry__2_i_3_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(27),
      I1 => i_reg_149_reg(24),
      I2 => i_reg_149_reg(25),
      I3 => in_size_bits_fu_219_p2(28),
      O => \icmp_ln251_fu_327_p2_carry__2_i_4_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"21"
    )
        port map (
      I0 => \loop_count_reg_871_reg_n_0_[30]\,
      I1 => \loop_count_reg_871_reg_n_0_[31]\,
      I2 => i_reg_149_reg(30),
      O => \icmp_ln251_fu_327_p2_carry__2_i_5_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(29),
      I1 => \loop_count_reg_871_reg_n_0_[29]\,
      I2 => in_size_bits_fu_219_p2(31),
      I3 => i_reg_149_reg(28),
      O => \icmp_ln251_fu_327_p2_carry__2_i_6_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(27),
      I1 => in_size_bits_fu_219_p2(30),
      I2 => in_size_bits_fu_219_p2(29),
      I3 => i_reg_149_reg(26),
      O => \icmp_ln251_fu_327_p2_carry__2_i_7_n_0\
    );
\icmp_ln251_fu_327_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(25),
      I1 => in_size_bits_fu_219_p2(28),
      I2 => in_size_bits_fu_219_p2(27),
      I3 => i_reg_149_reg(24),
      O => \icmp_ln251_fu_327_p2_carry__2_i_8_n_0\
    );
icmp_ln251_fu_327_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(9),
      I1 => i_reg_149_reg(6),
      I2 => i_reg_149_reg(7),
      I3 => in_size_bits_fu_219_p2(10),
      O => icmp_ln251_fu_327_p2_carry_i_1_n_0
    );
icmp_ln251_fu_327_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(7),
      I1 => i_reg_149_reg(4),
      I2 => i_reg_149_reg(5),
      I3 => in_size_bits_fu_219_p2(8),
      O => icmp_ln251_fu_327_p2_carry_i_2_n_0
    );
icmp_ln251_fu_327_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(5),
      I1 => i_reg_149_reg(2),
      I2 => i_reg_149_reg(3),
      I3 => in_size_bits_fu_219_p2(6),
      O => icmp_ln251_fu_327_p2_carry_i_3_n_0
    );
icmp_ln251_fu_327_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(3),
      I1 => i_reg_149_reg(0),
      I2 => i_reg_149_reg(1),
      I3 => in_size_bits_fu_219_p2(4),
      O => icmp_ln251_fu_327_p2_carry_i_4_n_0
    );
icmp_ln251_fu_327_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(7),
      I1 => in_size_bits_fu_219_p2(10),
      I2 => in_size_bits_fu_219_p2(9),
      I3 => i_reg_149_reg(6),
      O => icmp_ln251_fu_327_p2_carry_i_5_n_0
    );
icmp_ln251_fu_327_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(5),
      I1 => in_size_bits_fu_219_p2(8),
      I2 => in_size_bits_fu_219_p2(7),
      I3 => i_reg_149_reg(4),
      O => icmp_ln251_fu_327_p2_carry_i_6_n_0
    );
icmp_ln251_fu_327_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(3),
      I1 => in_size_bits_fu_219_p2(6),
      I2 => in_size_bits_fu_219_p2(5),
      I3 => i_reg_149_reg(2),
      O => icmp_ln251_fu_327_p2_carry_i_7_n_0
    );
icmp_ln251_fu_327_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => i_reg_149_reg(1),
      I1 => in_size_bits_fu_219_p2(4),
      I2 => in_size_bits_fu_219_p2(3),
      I3 => i_reg_149_reg(0),
      O => icmp_ln251_fu_327_p2_carry_i_8_n_0
    );
\icmp_ln251_reg_922[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln251_fu_327_p2,
      I3 => icmp_ln251_reg_922,
      O => \icmp_ln251_reg_922[0]_i_1_n_0\
    );
\icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FD20"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln251_reg_922,
      I3 => icmp_ln251_reg_922_pp0_iter1_reg,
      O => \icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln251_reg_922_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln251_reg_922_pp0_iter1_reg[0]_i_1_n_0\,
      Q => icmp_ln251_reg_922_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln251_reg_922_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln251_reg_922_pp0_iter1_reg,
      Q => icmp_ln251_reg_922_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln251_reg_922_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln251_reg_922_pp0_iter2_reg,
      Q => icmp_ln251_reg_922_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln251_reg_922_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln251_reg_922_pp0_iter3_reg,
      Q => icmp_ln251_reg_922_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln251_reg_922_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln251_reg_922_pp0_iter4_reg,
      Q => icmp_ln251_reg_922_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln251_reg_922_pp0_iter5_reg,
      Q => icmp_ln251_reg_922_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln251_reg_922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln251_reg_922[0]_i_1_n_0\,
      Q => icmp_ln251_reg_922,
      R => '0'
    );
icmp_ln260_fu_332_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln260_fu_332_p2_carry_n_0,
      CO(2) => icmp_ln260_fu_332_p2_carry_n_1,
      CO(1) => icmp_ln260_fu_332_p2_carry_n_2,
      CO(0) => icmp_ln260_fu_332_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln260_fu_332_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln260_fu_332_p2_carry_i_1_n_0,
      S(2) => icmp_ln260_fu_332_p2_carry_i_2_n_0,
      S(1) => icmp_ln260_fu_332_p2_carry_i_3_n_0,
      S(0) => icmp_ln260_fu_332_p2_carry_i_4_n_0
    );
\icmp_ln260_fu_332_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln260_fu_332_p2_carry_n_0,
      CO(3) => \icmp_ln260_fu_332_p2_carry__0_n_0\,
      CO(2) => \icmp_ln260_fu_332_p2_carry__0_n_1\,
      CO(1) => \icmp_ln260_fu_332_p2_carry__0_n_2\,
      CO(0) => \icmp_ln260_fu_332_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln260_fu_332_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln260_fu_332_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln260_fu_332_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln260_fu_332_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln260_fu_332_p2_carry__0_i_4_n_0\
    );
\icmp_ln260_fu_332_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(21),
      I1 => sub13_i_i_reg_912(21),
      I2 => sub13_i_i_reg_912(22),
      I3 => clk_cnt_reg_160_reg(22),
      I4 => sub13_i_i_reg_912(23),
      I5 => clk_cnt_reg_160_reg(23),
      O => \icmp_ln260_fu_332_p2_carry__0_i_1_n_0\
    );
\icmp_ln260_fu_332_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(18),
      I1 => sub13_i_i_reg_912(18),
      I2 => sub13_i_i_reg_912(19),
      I3 => clk_cnt_reg_160_reg(19),
      I4 => sub13_i_i_reg_912(20),
      I5 => clk_cnt_reg_160_reg(20),
      O => \icmp_ln260_fu_332_p2_carry__0_i_2_n_0\
    );
\icmp_ln260_fu_332_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(15),
      I1 => sub13_i_i_reg_912(15),
      I2 => sub13_i_i_reg_912(16),
      I3 => clk_cnt_reg_160_reg(16),
      I4 => sub13_i_i_reg_912(17),
      I5 => clk_cnt_reg_160_reg(17),
      O => \icmp_ln260_fu_332_p2_carry__0_i_3_n_0\
    );
\icmp_ln260_fu_332_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(12),
      I1 => sub13_i_i_reg_912(12),
      I2 => sub13_i_i_reg_912(13),
      I3 => clk_cnt_reg_160_reg(13),
      I4 => sub13_i_i_reg_912(14),
      I5 => clk_cnt_reg_160_reg(14),
      O => \icmp_ln260_fu_332_p2_carry__0_i_4_n_0\
    );
\icmp_ln260_fu_332_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln260_fu_332_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln260_fu_332_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => p_1_in,
      CO(1) => \icmp_ln260_fu_332_p2_carry__1_n_2\,
      CO(0) => \icmp_ln260_fu_332_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln260_fu_332_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln260_fu_332_p2_carry__1_i_1_n_0\,
      S(1) => \icmp_ln260_fu_332_p2_carry__1_i_2_n_0\,
      S(0) => \icmp_ln260_fu_332_p2_carry__1_i_3_n_0\
    );
\icmp_ln260_fu_332_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(30),
      I1 => sub13_i_i_reg_912(30),
      I2 => sub13_i_i_reg_912(31),
      I3 => clk_cnt_reg_160_reg(31),
      O => \icmp_ln260_fu_332_p2_carry__1_i_1_n_0\
    );
\icmp_ln260_fu_332_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(27),
      I1 => sub13_i_i_reg_912(27),
      I2 => sub13_i_i_reg_912(28),
      I3 => clk_cnt_reg_160_reg(28),
      I4 => sub13_i_i_reg_912(29),
      I5 => clk_cnt_reg_160_reg(29),
      O => \icmp_ln260_fu_332_p2_carry__1_i_2_n_0\
    );
\icmp_ln260_fu_332_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(24),
      I1 => sub13_i_i_reg_912(24),
      I2 => sub13_i_i_reg_912(25),
      I3 => clk_cnt_reg_160_reg(25),
      I4 => sub13_i_i_reg_912(26),
      I5 => clk_cnt_reg_160_reg(26),
      O => \icmp_ln260_fu_332_p2_carry__1_i_3_n_0\
    );
icmp_ln260_fu_332_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(9),
      I1 => sub13_i_i_reg_912(9),
      I2 => sub13_i_i_reg_912(10),
      I3 => clk_cnt_reg_160_reg(10),
      I4 => sub13_i_i_reg_912(11),
      I5 => clk_cnt_reg_160_reg(11),
      O => icmp_ln260_fu_332_p2_carry_i_1_n_0
    );
icmp_ln260_fu_332_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(6),
      I1 => sub13_i_i_reg_912(6),
      I2 => sub13_i_i_reg_912(7),
      I3 => clk_cnt_reg_160_reg(7),
      I4 => sub13_i_i_reg_912(8),
      I5 => clk_cnt_reg_160_reg(8),
      O => icmp_ln260_fu_332_p2_carry_i_2_n_0
    );
icmp_ln260_fu_332_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(3),
      I1 => sub13_i_i_reg_912(3),
      I2 => sub13_i_i_reg_912(4),
      I3 => clk_cnt_reg_160_reg(4),
      I4 => sub13_i_i_reg_912(5),
      I5 => clk_cnt_reg_160_reg(5),
      O => icmp_ln260_fu_332_p2_carry_i_3_n_0
    );
icmp_ln260_fu_332_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_160_reg(0),
      I1 => sub13_i_i_reg_912(0),
      I2 => sub13_i_i_reg_912(1),
      I3 => clk_cnt_reg_160_reg(1),
      I4 => sub13_i_i_reg_912(2),
      I5 => clk_cnt_reg_160_reg(2),
      O => icmp_ln260_fu_332_p2_carry_i_4_n_0
    );
\icmp_ln260_reg_926[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln251_fu_327_p2,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => icmp_ln260_reg_926,
      O => \icmp_ln260_reg_926[0]_i_1_n_0\
    );
\icmp_ln260_reg_926[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => p_1_in,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln251_fu_327_p2,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => icmp_ln260_reg_926,
      O => \icmp_ln260_reg_926[0]_rep_i_1_n_0\
    );
\icmp_ln260_reg_926_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln260_reg_926[0]_i_1_n_0\,
      Q => icmp_ln260_reg_926,
      R => '0'
    );
\icmp_ln260_reg_926_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln260_reg_926[0]_rep_i_1_n_0\,
      Q => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      R => '0'
    );
icmp_ln276_fu_373_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln276_fu_373_p2_carry_n_0,
      CO(2) => icmp_ln276_fu_373_p2_carry_n_1,
      CO(1) => icmp_ln276_fu_373_p2_carry_n_2,
      CO(0) => icmp_ln276_fu_373_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln276_fu_373_p2_carry_i_1_n_0,
      DI(2) => icmp_ln276_fu_373_p2_carry_i_2_n_0,
      DI(1) => icmp_ln276_fu_373_p2_carry_i_3_n_0,
      DI(0) => icmp_ln276_fu_373_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln276_fu_373_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln276_fu_373_p2_carry_i_5_n_0,
      S(2) => icmp_ln276_fu_373_p2_carry_i_6_n_0,
      S(1) => icmp_ln276_fu_373_p2_carry_i_7_n_0,
      S(0) => icmp_ln276_fu_373_p2_carry_i_8_n_0
    );
\icmp_ln276_fu_373_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln276_fu_373_p2_carry_n_0,
      CO(3) => \icmp_ln276_fu_373_p2_carry__0_n_0\,
      CO(2) => \icmp_ln276_fu_373_p2_carry__0_n_1\,
      CO(1) => \icmp_ln276_fu_373_p2_carry__0_n_2\,
      CO(0) => \icmp_ln276_fu_373_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln276_fu_373_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln276_fu_373_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln276_fu_373_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln276_fu_373_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln276_fu_373_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln276_fu_373_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln276_fu_373_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln276_fu_373_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln276_fu_373_p2_carry__0_i_8_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(16),
      I1 => \last_N_size_reg_897_reg_n_0_[16]\,
      I2 => sel0(17),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[17]\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_1_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(14),
      I1 => \last_N_size_reg_897_reg_n_0_[14]\,
      I2 => sel0(15),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[15]\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_2_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(12),
      I1 => \last_N_size_reg_897_reg_n_0_[12]\,
      I2 => sel0(13),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[13]\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_3_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(10),
      I1 => \last_N_size_reg_897_reg_n_0_[10]\,
      I2 => sel0(11),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[11]\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_4_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(16),
      I1 => \last_N_size_reg_897_reg_n_0_[17]\,
      I2 => sel0(17),
      I3 => \last_N_size_reg_897_reg_n_0_[16]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_5_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(14),
      I1 => \last_N_size_reg_897_reg_n_0_[15]\,
      I2 => sel0(15),
      I3 => \last_N_size_reg_897_reg_n_0_[14]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_6_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(12),
      I1 => \last_N_size_reg_897_reg_n_0_[13]\,
      I2 => sel0(13),
      I3 => \last_N_size_reg_897_reg_n_0_[12]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_7_n_0\
    );
\icmp_ln276_fu_373_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(10),
      I1 => \last_N_size_reg_897_reg_n_0_[11]\,
      I2 => sel0(11),
      I3 => \last_N_size_reg_897_reg_n_0_[10]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__0_i_8_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln276_fu_373_p2_carry__0_n_0\,
      CO(3) => \icmp_ln276_fu_373_p2_carry__1_n_0\,
      CO(2) => \icmp_ln276_fu_373_p2_carry__1_n_1\,
      CO(1) => \icmp_ln276_fu_373_p2_carry__1_n_2\,
      CO(0) => \icmp_ln276_fu_373_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln276_fu_373_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln276_fu_373_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln276_fu_373_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln276_fu_373_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln276_fu_373_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln276_fu_373_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln276_fu_373_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln276_fu_373_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln276_fu_373_p2_carry__1_i_8_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(24),
      I1 => \last_N_size_reg_897_reg_n_0_[24]\,
      I2 => sel0(25),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[25]\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_1_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(22),
      I1 => \last_N_size_reg_897_reg_n_0_[22]\,
      I2 => sel0(23),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[23]\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_2_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(20),
      I1 => \last_N_size_reg_897_reg_n_0_[20]\,
      I2 => sel0(21),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[21]\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_3_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(18),
      I1 => \last_N_size_reg_897_reg_n_0_[18]\,
      I2 => sel0(19),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[19]\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_4_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(24),
      I1 => \last_N_size_reg_897_reg_n_0_[25]\,
      I2 => sel0(25),
      I3 => \last_N_size_reg_897_reg_n_0_[24]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_5_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(22),
      I1 => \last_N_size_reg_897_reg_n_0_[23]\,
      I2 => sel0(23),
      I3 => \last_N_size_reg_897_reg_n_0_[22]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_6_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(20),
      I1 => \last_N_size_reg_897_reg_n_0_[21]\,
      I2 => sel0(21),
      I3 => \last_N_size_reg_897_reg_n_0_[20]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_7_n_0\
    );
\icmp_ln276_fu_373_p2_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(18),
      I1 => \last_N_size_reg_897_reg_n_0_[19]\,
      I2 => sel0(19),
      I3 => \last_N_size_reg_897_reg_n_0_[18]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__1_i_8_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln276_fu_373_p2_carry__1_n_0\,
      CO(3) => \NLW_icmp_ln276_fu_373_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln276_fu_373_p2,
      CO(1) => \icmp_ln276_fu_373_p2_carry__2_n_2\,
      CO(0) => \icmp_ln276_fu_373_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln276_fu_373_p2_carry__2_i_1_n_0\,
      DI(1) => \icmp_ln276_fu_373_p2_carry__2_i_2_n_0\,
      DI(0) => \icmp_ln276_fu_373_p2_carry__2_i_3_n_0\,
      O(3 downto 0) => \NLW_icmp_ln276_fu_373_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln276_fu_373_p2_carry__2_i_4_n_0\,
      S(1) => \icmp_ln276_fu_373_p2_carry__2_i_5_n_0\,
      S(0) => \icmp_ln276_fu_373_p2_carry__2_i_6_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF0040"
    )
        port map (
      I0 => sel0(30),
      I1 => \last_N_size_reg_897_reg_n_0_[30]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I3 => \last_N_size_reg_897_reg_n_0_[31]\,
      I4 => sel0(31),
      O => \icmp_ln276_fu_373_p2_carry__2_i_1_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(28),
      I1 => \last_N_size_reg_897_reg_n_0_[28]\,
      I2 => sel0(29),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[29]\,
      O => \icmp_ln276_fu_373_p2_carry__2_i_2_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(26),
      I1 => \last_N_size_reg_897_reg_n_0_[26]\,
      I2 => sel0(27),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[27]\,
      O => \icmp_ln276_fu_373_p2_carry__2_i_3_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(30),
      I1 => \last_N_size_reg_897_reg_n_0_[31]\,
      I2 => sel0(31),
      I3 => \last_N_size_reg_897_reg_n_0_[30]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__2_i_4_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(28),
      I1 => \last_N_size_reg_897_reg_n_0_[29]\,
      I2 => sel0(29),
      I3 => \last_N_size_reg_897_reg_n_0_[28]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__2_i_5_n_0\
    );
\icmp_ln276_fu_373_p2_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(26),
      I1 => \last_N_size_reg_897_reg_n_0_[27]\,
      I2 => sel0(27),
      I3 => \last_N_size_reg_897_reg_n_0_[26]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \icmp_ln276_fu_373_p2_carry__2_i_6_n_0\
    );
icmp_ln276_fu_373_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(8),
      I1 => \last_N_size_reg_897_reg_n_0_[8]\,
      I2 => sel0(9),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[9]\,
      O => icmp_ln276_fu_373_p2_carry_i_1_n_0
    );
icmp_ln276_fu_373_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(6),
      I1 => \last_N_size_reg_897_reg_n_0_[6]\,
      I2 => sel0(7),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[7]\,
      O => icmp_ln276_fu_373_p2_carry_i_2_n_0
    );
icmp_ln276_fu_373_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F000400"
    )
        port map (
      I0 => sel0(4),
      I1 => \last_N_size_reg_897_reg_n_0_[4]\,
      I2 => sel0(5),
      I3 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I4 => \last_N_size_reg_897_reg_n_0_[5]\,
      O => icmp_ln276_fu_373_p2_carry_i_3_n_0
    );
icmp_ln276_fu_373_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_897_reg_n_0_[3]\,
      I2 => sel0(3),
      O => icmp_ln276_fu_373_p2_carry_i_4_n_0
    );
icmp_ln276_fu_373_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(8),
      I1 => \last_N_size_reg_897_reg_n_0_[9]\,
      I2 => sel0(9),
      I3 => \last_N_size_reg_897_reg_n_0_[8]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => icmp_ln276_fu_373_p2_carry_i_5_n_0
    );
icmp_ln276_fu_373_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(6),
      I1 => \last_N_size_reg_897_reg_n_0_[7]\,
      I2 => sel0(7),
      I3 => \last_N_size_reg_897_reg_n_0_[6]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => icmp_ln276_fu_373_p2_carry_i_6_n_0
    );
icmp_ln276_fu_373_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82410505"
    )
        port map (
      I0 => sel0(4),
      I1 => \last_N_size_reg_897_reg_n_0_[5]\,
      I2 => sel0(5),
      I3 => \last_N_size_reg_897_reg_n_0_[4]\,
      I4 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => icmp_ln276_fu_373_p2_carry_i_7_n_0
    );
icmp_ln276_fu_373_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4414"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I3 => \last_N_size_reg_897_reg_n_0_[3]\,
      O => icmp_ln276_fu_373_p2_carry_i_8_n_0
    );
\icmp_ln276_reg_938[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => icmp_ln276_fu_373_p2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => icmp_ln251_reg_922,
      I3 => ap_CS_fsm_pp0_stage0,
      I4 => icmp_ln276_reg_938,
      O => \icmp_ln276_reg_938[0]_i_1_n_0\
    );
\icmp_ln276_reg_938_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln276_reg_938,
      Q => icmp_ln276_reg_938_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln276_reg_938_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln276_reg_938_pp0_iter2_reg,
      Q => icmp_ln276_reg_938_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln276_reg_938_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln276_reg_938_pp0_iter3_reg,
      Q => icmp_ln276_reg_938_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln276_reg_938_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln276_reg_938_pp0_iter4_reg,
      Q => icmp_ln276_reg_938_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln276_reg_938_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln276_reg_938_pp0_iter5_reg,
      Q => icmp_ln276_reg_938_pp0_iter6_reg,
      R => '0'
    );
\icmp_ln276_reg_938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln276_reg_938[0]_i_1_n_0\,
      Q => icmp_ln276_reg_938,
      R => '0'
    );
\icmp_ln277_reg_971[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80008000"
    )
        port map (
      I0 => \icmp_ln277_reg_971[0]_i_2_n_0\,
      I1 => \icmp_ln277_reg_971[0]_i_3_n_0\,
      I2 => \icmp_ln277_reg_971[0]_i_4_n_0\,
      I3 => \icmp_ln277_reg_971[0]_i_5_n_0\,
      I4 => icmp_ln277_reg_9710,
      I5 => \icmp_ln277_reg_971_reg_n_0_[0]\,
      O => \icmp_ln277_reg_971[0]_i_1_n_0\
    );
\icmp_ln277_reg_971[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(8),
      I1 => sel0(7),
      I2 => sel0(5),
      I3 => sel0(4),
      O => \icmp_ln277_reg_971[0]_i_10_n_0\
    );
\icmp_ln277_reg_971[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045004500000045"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(4),
      I2 => sel0(3),
      I3 => sel0(8),
      I4 => sel0(6),
      I5 => sel0(7),
      O => \icmp_ln277_reg_971[0]_i_11_n_0\
    );
\icmp_ln277_reg_971[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => sel0(30),
      I1 => sel0(31),
      I2 => icmp_ln277_reg_9710,
      I3 => \icmp_ln277_reg_971[0]_i_6_n_0\,
      I4 => \icmp_ln277_reg_971[0]_i_7_n_0\,
      I5 => \icmp_ln277_reg_971[0]_i_8_n_0\,
      O => \icmp_ln277_reg_971[0]_i_2_n_0\
    );
\icmp_ln277_reg_971[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045004500000045"
    )
        port map (
      I0 => sel0(17),
      I1 => sel0(16),
      I2 => sel0(15),
      I3 => sel0(20),
      I4 => sel0(18),
      I5 => sel0(19),
      O => \icmp_ln277_reg_971[0]_i_3_n_0\
    );
\icmp_ln277_reg_971[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045004500000045"
    )
        port map (
      I0 => sel0(11),
      I1 => sel0(10),
      I2 => sel0(9),
      I3 => sel0(14),
      I4 => sel0(12),
      I5 => sel0(13),
      O => \icmp_ln277_reg_971[0]_i_4_n_0\
    );
\icmp_ln277_reg_971[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800000000"
    )
        port map (
      I0 => \icmp_ln277_reg_971[0]_i_9_n_0\,
      I1 => \icmp_ln277_reg_971[0]_i_10_n_0\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => \icmp_ln277_reg_971[0]_i_11_n_0\,
      O => \icmp_ln277_reg_971[0]_i_5_n_0\
    );
\icmp_ln277_reg_971[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sel0(29),
      I1 => sel0(28),
      I2 => sel0(26),
      I3 => sel0(25),
      O => \icmp_ln277_reg_971[0]_i_6_n_0\
    );
\icmp_ln277_reg_971[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(21),
      I1 => sel0(22),
      I2 => sel0(23),
      I3 => sel0(19),
      I4 => sel0(20),
      O => \icmp_ln277_reg_971[0]_i_7_n_0\
    );
\icmp_ln277_reg_971[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0045004500000045"
    )
        port map (
      I0 => sel0(26),
      I1 => sel0(25),
      I2 => sel0(24),
      I3 => sel0(29),
      I4 => sel0(27),
      I5 => sel0(28),
      O => \icmp_ln277_reg_971[0]_i_8_n_0\
    );
\icmp_ln277_reg_971[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sel0(13),
      I1 => sel0(14),
      I2 => sel0(10),
      I3 => sel0(11),
      I4 => sel0(17),
      I5 => sel0(16),
      O => \icmp_ln277_reg_971[0]_i_9_n_0\
    );
\icmp_ln277_reg_971_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln277_reg_971_reg_n_0_[0]\,
      Q => icmp_ln277_reg_971_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln277_reg_971_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln277_reg_971_pp0_iter2_reg,
      Q => icmp_ln277_reg_971_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln277_reg_971_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln277_reg_971_pp0_iter3_reg,
      Q => icmp_ln277_reg_971_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln277_reg_971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln277_reg_971[0]_i_1_n_0\,
      Q => \icmp_ln277_reg_971_reg_n_0_[0]\,
      R => '0'
    );
icmp_ln280_fu_432_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln280_fu_432_p2_carry_n_0,
      CO(2) => icmp_ln280_fu_432_p2_carry_n_1,
      CO(1) => icmp_ln280_fu_432_p2_carry_n_2,
      CO(0) => icmp_ln280_fu_432_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln280_fu_432_p2_carry_i_1_n_0,
      DI(2) => icmp_ln280_fu_432_p2_carry_i_2_n_0,
      DI(1) => icmp_ln280_fu_432_p2_carry_i_3_n_0,
      DI(0) => icmp_ln280_fu_432_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln280_fu_432_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln280_fu_432_p2_carry_i_5_n_0,
      S(2) => icmp_ln280_fu_432_p2_carry_i_6_n_0,
      S(1) => icmp_ln280_fu_432_p2_carry_i_7_n_0,
      S(0) => icmp_ln280_fu_432_p2_carry_i_8_n_0
    );
\icmp_ln280_fu_432_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln280_fu_432_p2_carry_n_0,
      CO(3) => \icmp_ln280_fu_432_p2_carry__0_n_0\,
      CO(2) => \icmp_ln280_fu_432_p2_carry__0_n_1\,
      CO(1) => \icmp_ln280_fu_432_p2_carry__0_n_2\,
      CO(0) => \icmp_ln280_fu_432_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln280_fu_432_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln280_fu_432_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln280_fu_432_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln280_fu_432_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln280_fu_432_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln280_fu_432_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln280_fu_432_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln280_fu_432_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln280_fu_432_p2_carry__0_i_8_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(14),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(14),
      I2 => ddr_read_cnt_fu_110(15),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(15),
      I5 => sext_ln233_reg_892(15),
      O => \icmp_ln280_fu_432_p2_carry__0_i_1_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(12),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(12),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(12)
    );
\icmp_ln280_fu_432_p2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(10),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(10),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(10)
    );
\icmp_ln280_fu_432_p2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(8),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(8),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(8)
    );
\icmp_ln280_fu_432_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(12),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(12),
      I2 => ddr_read_cnt_fu_110(13),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(13),
      I5 => sext_ln233_reg_892(13),
      O => \icmp_ln280_fu_432_p2_carry__0_i_2_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(10),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(10),
      I2 => ddr_read_cnt_fu_110(11),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(11),
      I5 => sext_ln233_reg_892(11),
      O => \icmp_ln280_fu_432_p2_carry__0_i_3_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(8),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(8),
      I2 => ddr_read_cnt_fu_110(9),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(9),
      I5 => sext_ln233_reg_892(9),
      O => \icmp_ln280_fu_432_p2_carry__0_i_4_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(15),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(15),
      I3 => sext_ln233_reg_892(15),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(14),
      I5 => sext_ln233_reg_892(14),
      O => \icmp_ln280_fu_432_p2_carry__0_i_5_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(13),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(13),
      I3 => sext_ln233_reg_892(13),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(12),
      I5 => sext_ln233_reg_892(12),
      O => \icmp_ln280_fu_432_p2_carry__0_i_6_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(11),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(11),
      I3 => sext_ln233_reg_892(11),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(10),
      I5 => sext_ln233_reg_892(10),
      O => \icmp_ln280_fu_432_p2_carry__0_i_7_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(9),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(9),
      I3 => sext_ln233_reg_892(9),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(8),
      I5 => sext_ln233_reg_892(8),
      O => \icmp_ln280_fu_432_p2_carry__0_i_8_n_0\
    );
\icmp_ln280_fu_432_p2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(14),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(14),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(14)
    );
\icmp_ln280_fu_432_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln280_fu_432_p2_carry__0_n_0\,
      CO(3) => \icmp_ln280_fu_432_p2_carry__1_n_0\,
      CO(2) => \icmp_ln280_fu_432_p2_carry__1_n_1\,
      CO(1) => \icmp_ln280_fu_432_p2_carry__1_n_2\,
      CO(0) => \icmp_ln280_fu_432_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln280_fu_432_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln280_fu_432_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln280_fu_432_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln280_fu_432_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln280_fu_432_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln280_fu_432_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln280_fu_432_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln280_fu_432_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln280_fu_432_p2_carry__1_i_8_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(22),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(22),
      I2 => ddr_read_cnt_fu_110(23),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(23),
      I5 => sext_ln233_reg_892(23),
      O => \icmp_ln280_fu_432_p2_carry__1_i_1_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(20),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(20),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(20)
    );
\icmp_ln280_fu_432_p2_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(18),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(18),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(18)
    );
\icmp_ln280_fu_432_p2_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(16),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(16),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(16)
    );
\icmp_ln280_fu_432_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(20),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(20),
      I2 => ddr_read_cnt_fu_110(21),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(21),
      I5 => sext_ln233_reg_892(21),
      O => \icmp_ln280_fu_432_p2_carry__1_i_2_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(18),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(18),
      I2 => ddr_read_cnt_fu_110(19),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(19),
      I5 => sext_ln233_reg_892(19),
      O => \icmp_ln280_fu_432_p2_carry__1_i_3_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(16),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(16),
      I2 => ddr_read_cnt_fu_110(17),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(17),
      I5 => sext_ln233_reg_892(17),
      O => \icmp_ln280_fu_432_p2_carry__1_i_4_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(23),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(23),
      I3 => sext_ln233_reg_892(23),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(22),
      I5 => sext_ln233_reg_892(22),
      O => \icmp_ln280_fu_432_p2_carry__1_i_5_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(21),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(21),
      I3 => sext_ln233_reg_892(21),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(20),
      I5 => sext_ln233_reg_892(20),
      O => \icmp_ln280_fu_432_p2_carry__1_i_6_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(19),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(19),
      I3 => sext_ln233_reg_892(19),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(18),
      I5 => sext_ln233_reg_892(18),
      O => \icmp_ln280_fu_432_p2_carry__1_i_7_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(17),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(17),
      I3 => sext_ln233_reg_892(17),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(16),
      I5 => sext_ln233_reg_892(16),
      O => \icmp_ln280_fu_432_p2_carry__1_i_8_n_0\
    );
\icmp_ln280_fu_432_p2_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(22),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(22),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(22)
    );
\icmp_ln280_fu_432_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln280_fu_432_p2_carry__1_n_0\,
      CO(3) => icmp_ln280_fu_432_p2,
      CO(2) => \icmp_ln280_fu_432_p2_carry__2_n_1\,
      CO(1) => \icmp_ln280_fu_432_p2_carry__2_n_2\,
      CO(0) => \icmp_ln280_fu_432_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln280_fu_432_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln280_fu_432_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln280_fu_432_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln280_fu_432_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln280_fu_432_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln280_fu_432_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln280_fu_432_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln280_fu_432_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln280_fu_432_p2_carry__2_i_8_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F005F5F3F000000"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(30),
      I1 => ddr_read_cnt_fu_110(30),
      I2 => sext_ln233_reg_892(27),
      I3 => ddr_read_cnt_fu_110(31),
      I4 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I5 => ddr_read_cnt_1_reg_998_reg(31),
      O => \icmp_ln280_fu_432_p2_carry__2_i_1_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(24),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(24),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(24)
    );
\icmp_ln280_fu_432_p2_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F553FFF00000000"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(28),
      I1 => ddr_read_cnt_fu_110(28),
      I2 => ddr_read_cnt_fu_110(29),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(29),
      I5 => sext_ln233_reg_892(27),
      O => \icmp_ln280_fu_432_p2_carry__2_i_2_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(26),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(26),
      I2 => ddr_read_cnt_fu_110(27),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(27),
      I5 => sext_ln233_reg_892(27),
      O => \icmp_ln280_fu_432_p2_carry__2_i_3_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(24),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(24),
      I2 => ddr_read_cnt_fu_110(25),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(25),
      I5 => sext_ln233_reg_892(25),
      O => \icmp_ln280_fu_432_p2_carry__2_i_4_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A808A10108580151"
    )
        port map (
      I0 => sext_ln233_reg_892(27),
      I1 => ddr_read_cnt_1_reg_998_reg(31),
      I2 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I3 => ddr_read_cnt_fu_110(31),
      I4 => ddr_read_cnt_1_reg_998_reg(30),
      I5 => ddr_read_cnt_fu_110(30),
      O => \icmp_ln280_fu_432_p2_carry__2_i_5_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200C011220C001D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(29),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(29),
      I3 => sext_ln233_reg_892(27),
      I4 => ddr_read_cnt_1_reg_998_reg(28),
      I5 => ddr_read_cnt_fu_110(28),
      O => \icmp_ln280_fu_432_p2_carry__2_i_6_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(27),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(27),
      I3 => sext_ln233_reg_892(27),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(26),
      I5 => sext_ln233_reg_892(26),
      O => \icmp_ln280_fu_432_p2_carry__2_i_7_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(25),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(25),
      I3 => sext_ln233_reg_892(25),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(24),
      I5 => sext_ln233_reg_892(24),
      O => \icmp_ln280_fu_432_p2_carry__2_i_8_n_0\
    );
\icmp_ln280_fu_432_p2_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(26),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(26),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(26)
    );
icmp_ln280_fu_432_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(6),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(6),
      I2 => ddr_read_cnt_fu_110(7),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(7),
      I5 => sext_ln233_reg_892(7),
      O => icmp_ln280_fu_432_p2_carry_i_1_n_0
    );
icmp_ln280_fu_432_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln280_reg_994,
      I2 => icmp_ln276_reg_938,
      I3 => icmp_ln251_reg_922_pp0_iter1_reg,
      O => icmp_ln280_fu_432_p2_carry_i_10_n_0
    );
icmp_ln280_fu_432_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(4),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(4),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(4)
    );
icmp_ln280_fu_432_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(2),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(2),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(2)
    );
icmp_ln280_fu_432_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555D5555555"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(0),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(0),
      O => icmp_ln280_fu_432_p2_carry_i_13_n_0
    );
icmp_ln280_fu_432_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(4),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(4),
      I2 => ddr_read_cnt_fu_110(5),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(5),
      I5 => sext_ln233_reg_892(5),
      O => icmp_ln280_fu_432_p2_carry_i_2_n_0
    );
icmp_ln280_fu_432_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F222FFF02000222"
    )
        port map (
      I0 => sext_ln233_reg_892(2),
      I1 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(2),
      I2 => ddr_read_cnt_fu_110(3),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(3),
      I5 => sext_ln233_reg_892(3),
      O => icmp_ln280_fu_432_p2_carry_i_3_n_0
    );
icmp_ln280_fu_432_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F888FFF08000888"
    )
        port map (
      I0 => icmp_ln280_fu_432_p2_carry_i_13_n_0,
      I1 => sext_ln233_reg_892(0),
      I2 => ddr_read_cnt_fu_110(1),
      I3 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I4 => ddr_read_cnt_1_reg_998_reg(1),
      I5 => sext_ln233_reg_892(1),
      O => icmp_ln280_fu_432_p2_carry_i_4_n_0
    );
icmp_ln280_fu_432_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(7),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(7),
      I3 => sext_ln233_reg_892(7),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(6),
      I5 => sext_ln233_reg_892(6),
      O => icmp_ln280_fu_432_p2_carry_i_5_n_0
    );
icmp_ln280_fu_432_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(5),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(5),
      I3 => sext_ln233_reg_892(5),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(4),
      I5 => sext_ln233_reg_892(4),
      O => icmp_ln280_fu_432_p2_carry_i_6_n_0
    );
icmp_ln280_fu_432_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E21D00000000E21D"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(3),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(3),
      I3 => sext_ln233_reg_892(3),
      I4 => \ap_sig_allocacmp_ddr_read_cnt_load__95\(2),
      I5 => sext_ln233_reg_892(2),
      O => icmp_ln280_fu_432_p2_carry_i_7_n_0
    );
icmp_ln280_fu_432_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E21DE21D0000"
    )
        port map (
      I0 => ddr_read_cnt_1_reg_998_reg(1),
      I1 => icmp_ln280_fu_432_p2_carry_i_10_n_0,
      I2 => ddr_read_cnt_fu_110(1),
      I3 => sext_ln233_reg_892(1),
      I4 => sext_ln233_reg_892(0),
      I5 => icmp_ln280_fu_432_p2_carry_i_13_n_0,
      O => icmp_ln280_fu_432_p2_carry_i_8_n_0
    );
icmp_ln280_fu_432_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => ddr_read_cnt_fu_110(6),
      I1 => ap_enable_reg_pp0_iter2,
      I2 => icmp_ln280_reg_994,
      I3 => icmp_ln276_reg_938,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => ddr_read_cnt_1_reg_998_reg(6),
      O => \ap_sig_allocacmp_ddr_read_cnt_load__95\(6)
    );
\icmp_ln280_reg_994_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => icmp_ln280_fu_432_p2,
      Q => icmp_ln280_reg_994,
      R => '0'
    );
icmp_ln414_fu_537_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln414_fu_537_p2_carry_n_0,
      CO(2) => icmp_ln414_fu_537_p2_carry_n_1,
      CO(1) => icmp_ln414_fu_537_p2_carry_n_2,
      CO(0) => icmp_ln414_fu_537_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln414_fu_537_p2_carry_i_1_n_0,
      DI(2) => icmp_ln414_fu_537_p2_carry_i_2_n_0,
      DI(1) => icmp_ln414_fu_537_p2_carry_i_3_n_0,
      DI(0) => icmp_ln414_fu_537_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln414_fu_537_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln414_fu_537_p2_carry_i_5_n_0,
      S(2) => icmp_ln414_fu_537_p2_carry_i_6_n_0,
      S(1) => icmp_ln414_fu_537_p2_carry_i_7_n_0,
      S(0) => icmp_ln414_fu_537_p2_carry_i_8_n_0
    );
\icmp_ln414_fu_537_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln414_fu_537_p2_carry_n_0,
      CO(3) => \icmp_ln414_fu_537_p2_carry__0_n_0\,
      CO(2) => \icmp_ln414_fu_537_p2_carry__0_n_1\,
      CO(1) => \icmp_ln414_fu_537_p2_carry__0_n_2\,
      CO(0) => \icmp_ln414_fu_537_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_537_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_537_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_537_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_537_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_537_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_537_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln414_fu_537_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln414_fu_537_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln414_fu_537_p2_carry__0_i_8_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(16),
      I1 => add_ln286_1_reg_1008(16),
      I2 => add_ln286_1_reg_1008(17),
      I3 => valid_bits_load_reg_1003(17),
      O => \icmp_ln414_fu_537_p2_carry__0_i_1_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(14),
      I1 => add_ln286_1_reg_1008(14),
      I2 => add_ln286_1_reg_1008(15),
      I3 => valid_bits_load_reg_1003(15),
      O => \icmp_ln414_fu_537_p2_carry__0_i_2_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(12),
      I1 => add_ln286_1_reg_1008(12),
      I2 => add_ln286_1_reg_1008(13),
      I3 => valid_bits_load_reg_1003(13),
      O => \icmp_ln414_fu_537_p2_carry__0_i_3_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(10),
      I1 => add_ln286_1_reg_1008(10),
      I2 => add_ln286_1_reg_1008(11),
      I3 => valid_bits_load_reg_1003(11),
      O => \icmp_ln414_fu_537_p2_carry__0_i_4_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(17),
      I1 => valid_bits_load_reg_1003(17),
      I2 => valid_bits_load_reg_1003(16),
      I3 => add_ln286_1_reg_1008(16),
      O => \icmp_ln414_fu_537_p2_carry__0_i_5_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(15),
      I1 => valid_bits_load_reg_1003(15),
      I2 => valid_bits_load_reg_1003(14),
      I3 => add_ln286_1_reg_1008(14),
      O => \icmp_ln414_fu_537_p2_carry__0_i_6_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(13),
      I1 => valid_bits_load_reg_1003(13),
      I2 => valid_bits_load_reg_1003(12),
      I3 => add_ln286_1_reg_1008(12),
      O => \icmp_ln414_fu_537_p2_carry__0_i_7_n_0\
    );
\icmp_ln414_fu_537_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(11),
      I1 => valid_bits_load_reg_1003(11),
      I2 => valid_bits_load_reg_1003(10),
      I3 => add_ln286_1_reg_1008(10),
      O => \icmp_ln414_fu_537_p2_carry__0_i_8_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln414_fu_537_p2_carry__0_n_0\,
      CO(3) => \icmp_ln414_fu_537_p2_carry__1_n_0\,
      CO(2) => \icmp_ln414_fu_537_p2_carry__1_n_1\,
      CO(1) => \icmp_ln414_fu_537_p2_carry__1_n_2\,
      CO(0) => \icmp_ln414_fu_537_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_537_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_537_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_537_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_537_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_537_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_537_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln414_fu_537_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln414_fu_537_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln414_fu_537_p2_carry__1_i_8_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(24),
      I1 => add_ln286_1_reg_1008(24),
      I2 => add_ln286_1_reg_1008(25),
      I3 => valid_bits_load_reg_1003(25),
      O => \icmp_ln414_fu_537_p2_carry__1_i_1_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(22),
      I1 => add_ln286_1_reg_1008(22),
      I2 => add_ln286_1_reg_1008(23),
      I3 => valid_bits_load_reg_1003(23),
      O => \icmp_ln414_fu_537_p2_carry__1_i_2_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(20),
      I1 => add_ln286_1_reg_1008(20),
      I2 => add_ln286_1_reg_1008(21),
      I3 => valid_bits_load_reg_1003(21),
      O => \icmp_ln414_fu_537_p2_carry__1_i_3_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(18),
      I1 => add_ln286_1_reg_1008(18),
      I2 => add_ln286_1_reg_1008(19),
      I3 => valid_bits_load_reg_1003(19),
      O => \icmp_ln414_fu_537_p2_carry__1_i_4_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(25),
      I1 => valid_bits_load_reg_1003(25),
      I2 => valid_bits_load_reg_1003(24),
      I3 => add_ln286_1_reg_1008(24),
      O => \icmp_ln414_fu_537_p2_carry__1_i_5_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(23),
      I1 => valid_bits_load_reg_1003(23),
      I2 => valid_bits_load_reg_1003(22),
      I3 => add_ln286_1_reg_1008(22),
      O => \icmp_ln414_fu_537_p2_carry__1_i_6_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(21),
      I1 => valid_bits_load_reg_1003(21),
      I2 => valid_bits_load_reg_1003(20),
      I3 => add_ln286_1_reg_1008(20),
      O => \icmp_ln414_fu_537_p2_carry__1_i_7_n_0\
    );
\icmp_ln414_fu_537_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(19),
      I1 => valid_bits_load_reg_1003(19),
      I2 => valid_bits_load_reg_1003(18),
      I3 => add_ln286_1_reg_1008(18),
      O => \icmp_ln414_fu_537_p2_carry__1_i_8_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln414_fu_537_p2_carry__1_n_0\,
      CO(3) => \NLW_icmp_ln414_fu_537_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln414_fu_537_p2,
      CO(1) => \icmp_ln414_fu_537_p2_carry__2_n_2\,
      CO(0) => \icmp_ln414_fu_537_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln414_fu_537_p2_carry__2_i_1_n_0\,
      DI(1) => \icmp_ln414_fu_537_p2_carry__2_i_2_n_0\,
      DI(0) => \icmp_ln414_fu_537_p2_carry__2_i_3_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_537_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln414_fu_537_p2_carry__2_i_4_n_0\,
      S(1) => \icmp_ln414_fu_537_p2_carry__2_i_5_n_0\,
      S(0) => \icmp_ln414_fu_537_p2_carry__2_i_6_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(30),
      I1 => add_ln286_1_reg_1008(30),
      I2 => add_ln286_1_reg_1008(31),
      I3 => valid_bits_load_reg_1003(31),
      O => \icmp_ln414_fu_537_p2_carry__2_i_1_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(28),
      I1 => add_ln286_1_reg_1008(28),
      I2 => add_ln286_1_reg_1008(29),
      I3 => valid_bits_load_reg_1003(29),
      O => \icmp_ln414_fu_537_p2_carry__2_i_2_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(26),
      I1 => add_ln286_1_reg_1008(26),
      I2 => add_ln286_1_reg_1008(27),
      I3 => valid_bits_load_reg_1003(27),
      O => \icmp_ln414_fu_537_p2_carry__2_i_3_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(31),
      I1 => valid_bits_load_reg_1003(31),
      I2 => valid_bits_load_reg_1003(30),
      I3 => add_ln286_1_reg_1008(30),
      O => \icmp_ln414_fu_537_p2_carry__2_i_4_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(29),
      I1 => valid_bits_load_reg_1003(29),
      I2 => valid_bits_load_reg_1003(28),
      I3 => add_ln286_1_reg_1008(28),
      O => \icmp_ln414_fu_537_p2_carry__2_i_5_n_0\
    );
\icmp_ln414_fu_537_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(27),
      I1 => valid_bits_load_reg_1003(27),
      I2 => valid_bits_load_reg_1003(26),
      I3 => add_ln286_1_reg_1008(26),
      O => \icmp_ln414_fu_537_p2_carry__2_i_6_n_0\
    );
icmp_ln414_fu_537_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(8),
      I1 => add_ln286_1_reg_1008(8),
      I2 => add_ln286_1_reg_1008(9),
      I3 => valid_bits_load_reg_1003(9),
      O => icmp_ln414_fu_537_p2_carry_i_1_n_0
    );
icmp_ln414_fu_537_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(6),
      I1 => add_ln286_1_reg_1008(6),
      I2 => add_ln286_1_reg_1008(7),
      I3 => valid_bits_load_reg_1003(7),
      O => icmp_ln414_fu_537_p2_carry_i_2_n_0
    );
icmp_ln414_fu_537_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => valid_bits_load_reg_1003(4),
      I1 => add_ln286_1_reg_1008(4),
      I2 => add_ln286_1_reg_1008(5),
      I3 => valid_bits_load_reg_1003(5),
      O => icmp_ln414_fu_537_p2_carry_i_3_n_0
    );
icmp_ln414_fu_537_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => valid_bits_load_reg_1003(3),
      I1 => add_ln286_1_reg_1008(3),
      O => icmp_ln414_fu_537_p2_carry_i_4_n_0
    );
icmp_ln414_fu_537_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(9),
      I1 => valid_bits_load_reg_1003(9),
      I2 => valid_bits_load_reg_1003(8),
      I3 => add_ln286_1_reg_1008(8),
      O => icmp_ln414_fu_537_p2_carry_i_5_n_0
    );
icmp_ln414_fu_537_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(7),
      I1 => valid_bits_load_reg_1003(7),
      I2 => valid_bits_load_reg_1003(6),
      I3 => add_ln286_1_reg_1008(6),
      O => icmp_ln414_fu_537_p2_carry_i_6_n_0
    );
icmp_ln414_fu_537_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln286_1_reg_1008(5),
      I1 => valid_bits_load_reg_1003(5),
      I2 => valid_bits_load_reg_1003(4),
      I3 => add_ln286_1_reg_1008(4),
      O => icmp_ln414_fu_537_p2_carry_i_7_n_0
    );
icmp_ln414_fu_537_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"84"
    )
        port map (
      I0 => valid_bits_load_reg_1003(3),
      I1 => valid_bits_2_reg_1032(2),
      I2 => add_ln286_1_reg_1008(3),
      O => icmp_ln414_fu_537_p2_carry_i_8_n_0
    );
\icmp_ln414_reg_1069[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln251_reg_922_pp0_iter1_reg,
      I1 => icmp_ln276_reg_938,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => p_13_in
    );
\icmp_ln414_reg_1069_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_1069,
      Q => icmp_ln414_reg_1069_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln414_reg_1069_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_1069_pp0_iter3_reg,
      Q => icmp_ln414_reg_1069_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln414_reg_1069_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_1069_pp0_iter4_reg,
      Q => icmp_ln414_reg_1069_pp0_iter5_reg,
      R => '0'
    );
\icmp_ln414_reg_1069_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => icmp_ln414_fu_537_p2,
      Q => icmp_ln414_reg_1069,
      R => '0'
    );
\icmp_ln674_1_reg_1037[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => icmp_ln674_1_fu_482_p2,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => icmp_ln674_1_reg_1037,
      O => \icmp_ln674_1_reg_1037[0]_i_1_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(26),
      I1 => add_ln289_reg_942(26),
      I2 => sub_ln289_reg_947(27),
      I3 => add_ln289_reg_942(27),
      O => \icmp_ln674_1_reg_1037[0]_i_10_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(24),
      I1 => add_ln289_reg_942(24),
      I2 => sub_ln289_reg_947(25),
      I3 => add_ln289_reg_942(25),
      O => \icmp_ln674_1_reg_1037[0]_i_11_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(22),
      I1 => add_ln289_reg_942(22),
      I2 => add_ln289_reg_942(23),
      I3 => sub_ln289_reg_947(23),
      O => \icmp_ln674_1_reg_1037[0]_i_13_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(20),
      I1 => add_ln289_reg_942(20),
      I2 => add_ln289_reg_942(21),
      I3 => sub_ln289_reg_947(21),
      O => \icmp_ln674_1_reg_1037[0]_i_14_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(18),
      I1 => add_ln289_reg_942(18),
      I2 => add_ln289_reg_942(19),
      I3 => sub_ln289_reg_947(19),
      O => \icmp_ln674_1_reg_1037[0]_i_15_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(16),
      I1 => add_ln289_reg_942(16),
      I2 => add_ln289_reg_942(17),
      I3 => sub_ln289_reg_947(17),
      O => \icmp_ln674_1_reg_1037[0]_i_16_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(22),
      I1 => add_ln289_reg_942(22),
      I2 => sub_ln289_reg_947(23),
      I3 => add_ln289_reg_942(23),
      O => \icmp_ln674_1_reg_1037[0]_i_17_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(20),
      I1 => add_ln289_reg_942(20),
      I2 => sub_ln289_reg_947(21),
      I3 => add_ln289_reg_942(21),
      O => \icmp_ln674_1_reg_1037[0]_i_18_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(18),
      I1 => add_ln289_reg_942(18),
      I2 => sub_ln289_reg_947(19),
      I3 => add_ln289_reg_942(19),
      O => \icmp_ln674_1_reg_1037[0]_i_19_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(16),
      I1 => add_ln289_reg_942(16),
      I2 => sub_ln289_reg_947(17),
      I3 => add_ln289_reg_942(17),
      O => \icmp_ln674_1_reg_1037[0]_i_20_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(14),
      I1 => add_ln289_reg_942(14),
      I2 => add_ln289_reg_942(15),
      I3 => sub_ln289_reg_947(15),
      O => \icmp_ln674_1_reg_1037[0]_i_22_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(12),
      I1 => add_ln289_reg_942(12),
      I2 => add_ln289_reg_942(13),
      I3 => sub_ln289_reg_947(13),
      O => \icmp_ln674_1_reg_1037[0]_i_23_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(10),
      I1 => add_ln289_reg_942(10),
      I2 => add_ln289_reg_942(11),
      I3 => sub_ln289_reg_947(11),
      O => \icmp_ln674_1_reg_1037[0]_i_24_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_25\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(8),
      I1 => add_ln289_reg_942(8),
      I2 => add_ln289_reg_942(9),
      I3 => sub_ln289_reg_947(9),
      O => \icmp_ln674_1_reg_1037[0]_i_25_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_26\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(14),
      I1 => add_ln289_reg_942(14),
      I2 => sub_ln289_reg_947(15),
      I3 => add_ln289_reg_942(15),
      O => \icmp_ln674_1_reg_1037[0]_i_26_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_27\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(12),
      I1 => add_ln289_reg_942(12),
      I2 => sub_ln289_reg_947(13),
      I3 => add_ln289_reg_942(13),
      O => \icmp_ln674_1_reg_1037[0]_i_27_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(10),
      I1 => add_ln289_reg_942(10),
      I2 => sub_ln289_reg_947(11),
      I3 => add_ln289_reg_942(11),
      O => \icmp_ln674_1_reg_1037[0]_i_28_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_29\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(8),
      I1 => add_ln289_reg_942(8),
      I2 => sub_ln289_reg_947(9),
      I3 => add_ln289_reg_942(9),
      O => \icmp_ln674_1_reg_1037[0]_i_29_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_30\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(6),
      I1 => add_ln289_reg_942(6),
      I2 => add_ln289_reg_942(7),
      I3 => sub_ln289_reg_947(7),
      O => \icmp_ln674_1_reg_1037[0]_i_30_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(4),
      I1 => add_ln289_reg_942(4),
      I2 => add_ln289_reg_942(5),
      I3 => sub_ln289_reg_947(5),
      O => \icmp_ln674_1_reg_1037[0]_i_31_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(2),
      I1 => add_ln289_reg_942(2),
      I2 => add_ln289_reg_942(3),
      I3 => sub_ln289_reg_947(3),
      O => \icmp_ln674_1_reg_1037[0]_i_32_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(0),
      I1 => add_ln289_reg_942(0),
      I2 => add_ln289_reg_942(1),
      I3 => sub_ln289_reg_947(1),
      O => \icmp_ln674_1_reg_1037[0]_i_33_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(6),
      I1 => add_ln289_reg_942(6),
      I2 => sub_ln289_reg_947(7),
      I3 => add_ln289_reg_942(7),
      O => \icmp_ln674_1_reg_1037[0]_i_34_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(4),
      I1 => add_ln289_reg_942(4),
      I2 => sub_ln289_reg_947(5),
      I3 => add_ln289_reg_942(5),
      O => \icmp_ln674_1_reg_1037[0]_i_35_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(2),
      I1 => add_ln289_reg_942(2),
      I2 => sub_ln289_reg_947(3),
      I3 => add_ln289_reg_942(3),
      O => \icmp_ln674_1_reg_1037[0]_i_36_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(0),
      I1 => add_ln289_reg_942(0),
      I2 => sub_ln289_reg_947(1),
      I3 => add_ln289_reg_942(1),
      O => \icmp_ln674_1_reg_1037[0]_i_37_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(30),
      I1 => add_ln289_reg_942(30),
      I2 => add_ln289_reg_942(31),
      I3 => sub_ln289_reg_947(31),
      O => \icmp_ln674_1_reg_1037[0]_i_4_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(28),
      I1 => add_ln289_reg_942(28),
      I2 => add_ln289_reg_942(29),
      I3 => sub_ln289_reg_947(29),
      O => \icmp_ln674_1_reg_1037[0]_i_5_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(26),
      I1 => add_ln289_reg_942(26),
      I2 => add_ln289_reg_942(27),
      I3 => sub_ln289_reg_947(27),
      O => \icmp_ln674_1_reg_1037[0]_i_6_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => sub_ln289_reg_947(24),
      I1 => add_ln289_reg_942(24),
      I2 => add_ln289_reg_942(25),
      I3 => sub_ln289_reg_947(25),
      O => \icmp_ln674_1_reg_1037[0]_i_7_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(30),
      I1 => add_ln289_reg_942(30),
      I2 => sub_ln289_reg_947(31),
      I3 => add_ln289_reg_942(31),
      O => \icmp_ln674_1_reg_1037[0]_i_8_n_0\
    );
\icmp_ln674_1_reg_1037[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub_ln289_reg_947(28),
      I1 => add_ln289_reg_942(28),
      I2 => sub_ln289_reg_947(29),
      I3 => add_ln289_reg_942(29),
      O => \icmp_ln674_1_reg_1037[0]_i_9_n_0\
    );
\icmp_ln674_1_reg_1037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln674_1_reg_1037[0]_i_1_n_0\,
      Q => icmp_ln674_1_reg_1037,
      R => '0'
    );
\icmp_ln674_1_reg_1037_reg[0]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_1_reg_1037_reg[0]_i_21_n_0\,
      CO(3) => \icmp_ln674_1_reg_1037_reg[0]_i_12_n_0\,
      CO(2) => \icmp_ln674_1_reg_1037_reg[0]_i_12_n_1\,
      CO(1) => \icmp_ln674_1_reg_1037_reg[0]_i_12_n_2\,
      CO(0) => \icmp_ln674_1_reg_1037_reg[0]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_1037[0]_i_22_n_0\,
      DI(2) => \icmp_ln674_1_reg_1037[0]_i_23_n_0\,
      DI(1) => \icmp_ln674_1_reg_1037[0]_i_24_n_0\,
      DI(0) => \icmp_ln674_1_reg_1037[0]_i_25_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_1037_reg[0]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_1037[0]_i_26_n_0\,
      S(2) => \icmp_ln674_1_reg_1037[0]_i_27_n_0\,
      S(1) => \icmp_ln674_1_reg_1037[0]_i_28_n_0\,
      S(0) => \icmp_ln674_1_reg_1037[0]_i_29_n_0\
    );
\icmp_ln674_1_reg_1037_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_1_reg_1037_reg[0]_i_3_n_0\,
      CO(3) => icmp_ln674_1_fu_482_p2,
      CO(2) => \icmp_ln674_1_reg_1037_reg[0]_i_2_n_1\,
      CO(1) => \icmp_ln674_1_reg_1037_reg[0]_i_2_n_2\,
      CO(0) => \icmp_ln674_1_reg_1037_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_1037[0]_i_4_n_0\,
      DI(2) => \icmp_ln674_1_reg_1037[0]_i_5_n_0\,
      DI(1) => \icmp_ln674_1_reg_1037[0]_i_6_n_0\,
      DI(0) => \icmp_ln674_1_reg_1037[0]_i_7_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_1037_reg[0]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_1037[0]_i_8_n_0\,
      S(2) => \icmp_ln674_1_reg_1037[0]_i_9_n_0\,
      S(1) => \icmp_ln674_1_reg_1037[0]_i_10_n_0\,
      S(0) => \icmp_ln674_1_reg_1037[0]_i_11_n_0\
    );
\icmp_ln674_1_reg_1037_reg[0]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \icmp_ln674_1_reg_1037_reg[0]_i_21_n_0\,
      CO(2) => \icmp_ln674_1_reg_1037_reg[0]_i_21_n_1\,
      CO(1) => \icmp_ln674_1_reg_1037_reg[0]_i_21_n_2\,
      CO(0) => \icmp_ln674_1_reg_1037_reg[0]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_1037[0]_i_30_n_0\,
      DI(2) => \icmp_ln674_1_reg_1037[0]_i_31_n_0\,
      DI(1) => \icmp_ln674_1_reg_1037[0]_i_32_n_0\,
      DI(0) => \icmp_ln674_1_reg_1037[0]_i_33_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_1037_reg[0]_i_21_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_1037[0]_i_34_n_0\,
      S(2) => \icmp_ln674_1_reg_1037[0]_i_35_n_0\,
      S(1) => \icmp_ln674_1_reg_1037[0]_i_36_n_0\,
      S(0) => \icmp_ln674_1_reg_1037[0]_i_37_n_0\
    );
\icmp_ln674_1_reg_1037_reg[0]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_1_reg_1037_reg[0]_i_12_n_0\,
      CO(3) => \icmp_ln674_1_reg_1037_reg[0]_i_3_n_0\,
      CO(2) => \icmp_ln674_1_reg_1037_reg[0]_i_3_n_1\,
      CO(1) => \icmp_ln674_1_reg_1037_reg[0]_i_3_n_2\,
      CO(0) => \icmp_ln674_1_reg_1037_reg[0]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_1_reg_1037[0]_i_13_n_0\,
      DI(2) => \icmp_ln674_1_reg_1037[0]_i_14_n_0\,
      DI(1) => \icmp_ln674_1_reg_1037[0]_i_15_n_0\,
      DI(0) => \icmp_ln674_1_reg_1037[0]_i_16_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_1_reg_1037_reg[0]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_1_reg_1037[0]_i_17_n_0\,
      S(2) => \icmp_ln674_1_reg_1037[0]_i_18_n_0\,
      S(1) => \icmp_ln674_1_reg_1037[0]_i_19_n_0\,
      S(0) => \icmp_ln674_1_reg_1037[0]_i_20_n_0\
    );
\icmp_ln674_reg_1044[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => \icmp_ln277_reg_971_reg_n_0_[0]\,
      O => icmp_ln674_reg_10440
    );
\icmp_ln674_reg_1044[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_3_n_0\,
      I1 => \icmp_ln674_reg_1044[0]_i_4_n_0\,
      I2 => \icmp_ln674_reg_1044[0]_i_5_n_0\,
      I3 => tmp_6_reg_981(23),
      I4 => tmp_6_reg_981(21),
      O => \icmp_ln674_reg_1044[0]_i_2_n_0\
    );
\icmp_ln674_reg_1044[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_6_reg_981(20),
      I1 => tmp_6_reg_981(16),
      I2 => tmp_6_reg_981(17),
      I3 => tmp_6_reg_981(26),
      I4 => tmp_6_reg_981(24),
      O => \icmp_ln674_reg_1044[0]_i_3_n_0\
    );
\icmp_ln674_reg_1044[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_6_n_0\,
      I1 => tmp_6_reg_981(10),
      I2 => tmp_6_reg_981(11),
      I3 => tmp_6_reg_981(8),
      I4 => tmp_6_reg_981(9),
      O => \icmp_ln674_reg_1044[0]_i_4_n_0\
    );
\icmp_ln674_reg_1044[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => tmp_6_reg_981(6),
      I1 => tmp_6_reg_981(7),
      I2 => tmp_6_reg_981(4),
      I3 => tmp_6_reg_981(5),
      I4 => \icmp_ln674_reg_1044[0]_i_7_n_0\,
      O => \icmp_ln674_reg_1044[0]_i_5_n_0\
    );
\icmp_ln674_reg_1044[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_6_reg_981(0),
      I1 => tmp_6_reg_981(1),
      I2 => tmp_6_reg_981(2),
      I3 => tmp_6_reg_981(3),
      I4 => tmp_6_reg_981(13),
      I5 => tmp_6_reg_981(12),
      O => \icmp_ln674_reg_1044[0]_i_6_n_0\
    );
\icmp_ln674_reg_1044[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => tmp_6_reg_981(25),
      I1 => tmp_6_reg_981(22),
      I2 => tmp_6_reg_981(18),
      I3 => tmp_6_reg_981(19),
      I4 => tmp_6_reg_981(14),
      I5 => tmp_6_reg_981(15),
      O => \icmp_ln674_reg_1044[0]_i_7_n_0\
    );
\icmp_ln674_reg_1044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      Q => icmp_ln674_reg_1044,
      R => '0'
    );
\internal_full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5FFFFFDD55DD55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => internal_full_n_i_2_n_0,
      I2 => internal_full_n_reg,
      I3 => internal_full_n_reg_0,
      I4 => internal_full_n_i_4_n_0,
      I5 => strm_full_n,
      O => ap_rst_n_0
    );
internal_full_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => strm_empty_n,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => icmp_ln276_reg_938,
      I3 => icmp_ln280_reg_994,
      I4 => \^p_26_in\,
      O => internal_full_n_i_2_n_0
    );
internal_full_n_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^p_26_in\,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => icmp_ln276_reg_938,
      I3 => icmp_ln280_reg_994,
      I4 => strm_empty_n,
      O => internal_full_n_i_4_n_0
    );
\last_N_size_reg_897[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_287_p3(3),
      O => \last_N_size_reg_897[5]_i_2_n_0\
    );
\last_N_size_reg_897_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(7),
      Q => \last_N_size_reg_897_reg_n_0_[10]\,
      R => '0'
    );
\last_N_size_reg_897_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(8),
      Q => \last_N_size_reg_897_reg_n_0_[11]\,
      R => '0'
    );
\last_N_size_reg_897_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(9),
      Q => \last_N_size_reg_897_reg_n_0_[12]\,
      R => '0'
    );
\last_N_size_reg_897_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(10),
      Q => \last_N_size_reg_897_reg_n_0_[13]\,
      R => '0'
    );
\last_N_size_reg_897_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[9]_i_1_n_0\,
      CO(3) => \last_N_size_reg_897_reg[13]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[13]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[13]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(10 downto 7),
      S(3 downto 0) => shl_ln_fu_287_p3(13 downto 10)
    );
\last_N_size_reg_897_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(11),
      Q => \last_N_size_reg_897_reg_n_0_[14]\,
      R => '0'
    );
\last_N_size_reg_897_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(12),
      Q => \last_N_size_reg_897_reg_n_0_[15]\,
      R => '0'
    );
\last_N_size_reg_897_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(13),
      Q => \last_N_size_reg_897_reg_n_0_[16]\,
      R => '0'
    );
\last_N_size_reg_897_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(14),
      Q => \last_N_size_reg_897_reg_n_0_[17]\,
      R => '0'
    );
\last_N_size_reg_897_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[13]_i_1_n_0\,
      CO(3) => \last_N_size_reg_897_reg[17]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[17]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[17]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(14 downto 11),
      S(3 downto 0) => shl_ln_fu_287_p3(17 downto 14)
    );
\last_N_size_reg_897_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(15),
      Q => \last_N_size_reg_897_reg_n_0_[18]\,
      R => '0'
    );
\last_N_size_reg_897_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(16),
      Q => \last_N_size_reg_897_reg_n_0_[19]\,
      R => '0'
    );
\last_N_size_reg_897_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(17),
      Q => \last_N_size_reg_897_reg_n_0_[20]\,
      R => '0'
    );
\last_N_size_reg_897_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(18),
      Q => \last_N_size_reg_897_reg_n_0_[21]\,
      R => '0'
    );
\last_N_size_reg_897_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[17]_i_1_n_0\,
      CO(3) => \last_N_size_reg_897_reg[21]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[21]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[21]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(18 downto 15),
      S(3 downto 0) => shl_ln_fu_287_p3(21 downto 18)
    );
\last_N_size_reg_897_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(19),
      Q => \last_N_size_reg_897_reg_n_0_[22]\,
      R => '0'
    );
\last_N_size_reg_897_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(20),
      Q => \last_N_size_reg_897_reg_n_0_[23]\,
      R => '0'
    );
\last_N_size_reg_897_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(21),
      Q => \last_N_size_reg_897_reg_n_0_[24]\,
      R => '0'
    );
\last_N_size_reg_897_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(22),
      Q => \last_N_size_reg_897_reg_n_0_[25]\,
      R => '0'
    );
\last_N_size_reg_897_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[21]_i_1_n_0\,
      CO(3) => \last_N_size_reg_897_reg[25]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[25]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[25]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(22 downto 19),
      S(3 downto 0) => shl_ln_fu_287_p3(25 downto 22)
    );
\last_N_size_reg_897_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(23),
      Q => \last_N_size_reg_897_reg_n_0_[26]\,
      R => '0'
    );
\last_N_size_reg_897_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(24),
      Q => \last_N_size_reg_897_reg_n_0_[27]\,
      R => '0'
    );
\last_N_size_reg_897_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(25),
      Q => \last_N_size_reg_897_reg_n_0_[28]\,
      R => '0'
    );
\last_N_size_reg_897_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(26),
      Q => \last_N_size_reg_897_reg_n_0_[29]\,
      R => '0'
    );
\last_N_size_reg_897_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[25]_i_1_n_0\,
      CO(3) => \last_N_size_reg_897_reg[29]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[29]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[29]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(26 downto 23),
      S(3 downto 0) => shl_ln_fu_287_p3(29 downto 26)
    );
\last_N_size_reg_897_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(27),
      Q => \last_N_size_reg_897_reg_n_0_[30]\,
      R => '0'
    );
\last_N_size_reg_897_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(28),
      Q => \last_N_size_reg_897_reg_n_0_[31]\,
      R => '0'
    );
\last_N_size_reg_897_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_last_N_size_reg_897_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \last_N_size_reg_897_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_last_N_size_reg_897_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_287_p3(31 downto 30)
    );
\last_N_size_reg_897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(0),
      Q => \last_N_size_reg_897_reg_n_0_[3]\,
      R => '0'
    );
\last_N_size_reg_897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(1),
      Q => \last_N_size_reg_897_reg_n_0_[4]\,
      R => '0'
    );
\last_N_size_reg_897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(2),
      Q => \last_N_size_reg_897_reg_n_0_[5]\,
      R => '0'
    );
\last_N_size_reg_897_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \last_N_size_reg_897_reg[5]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[5]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[5]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => shl_ln_fu_287_p3(3),
      DI(0) => '0',
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_last_N_size_reg_897_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => shl_ln_fu_287_p3(5 downto 4),
      S(1) => \last_N_size_reg_897[5]_i_2_n_0\,
      S(0) => '0'
    );
\last_N_size_reg_897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(3),
      Q => \last_N_size_reg_897_reg_n_0_[6]\,
      R => '0'
    );
\last_N_size_reg_897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(4),
      Q => \last_N_size_reg_897_reg_n_0_[7]\,
      R => '0'
    );
\last_N_size_reg_897_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(5),
      Q => \last_N_size_reg_897_reg_n_0_[8]\,
      R => '0'
    );
\last_N_size_reg_897_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(6),
      Q => \last_N_size_reg_897_reg_n_0_[9]\,
      R => '0'
    );
\last_N_size_reg_897_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_897_reg[5]_i_1_n_0\,
      CO(3) => \last_N_size_reg_897_reg[9]_i_1_n_0\,
      CO(2) => \last_N_size_reg_897_reg[9]_i_1_n_1\,
      CO(1) => \last_N_size_reg_897_reg[9]_i_1_n_2\,
      CO(0) => \last_N_size_reg_897_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(6 downto 3),
      S(3 downto 0) => shl_ln_fu_287_p3(9 downto 6)
    );
\loop_count_reg_871_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(0),
      Q => in_size_bits_fu_219_p2(3),
      R => '0'
    );
\loop_count_reg_871_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(10),
      Q => in_size_bits_fu_219_p2(13),
      R => '0'
    );
\loop_count_reg_871_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(11),
      Q => in_size_bits_fu_219_p2(14),
      R => '0'
    );
\loop_count_reg_871_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(12),
      Q => in_size_bits_fu_219_p2(15),
      R => '0'
    );
\loop_count_reg_871_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(13),
      Q => in_size_bits_fu_219_p2(16),
      R => '0'
    );
\loop_count_reg_871_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(14),
      Q => in_size_bits_fu_219_p2(17),
      R => '0'
    );
\loop_count_reg_871_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(15),
      Q => in_size_bits_fu_219_p2(18),
      R => '0'
    );
\loop_count_reg_871_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(16),
      Q => in_size_bits_fu_219_p2(19),
      R => '0'
    );
\loop_count_reg_871_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(17),
      Q => in_size_bits_fu_219_p2(20),
      R => '0'
    );
\loop_count_reg_871_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(18),
      Q => in_size_bits_fu_219_p2(21),
      R => '0'
    );
\loop_count_reg_871_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(19),
      Q => in_size_bits_fu_219_p2(22),
      R => '0'
    );
\loop_count_reg_871_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(1),
      Q => in_size_bits_fu_219_p2(4),
      R => '0'
    );
\loop_count_reg_871_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(20),
      Q => in_size_bits_fu_219_p2(23),
      R => '0'
    );
\loop_count_reg_871_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(21),
      Q => in_size_bits_fu_219_p2(24),
      R => '0'
    );
\loop_count_reg_871_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(22),
      Q => in_size_bits_fu_219_p2(25),
      R => '0'
    );
\loop_count_reg_871_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(23),
      Q => in_size_bits_fu_219_p2(26),
      R => '0'
    );
\loop_count_reg_871_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(24),
      Q => in_size_bits_fu_219_p2(27),
      R => '0'
    );
\loop_count_reg_871_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(25),
      Q => in_size_bits_fu_219_p2(28),
      R => '0'
    );
\loop_count_reg_871_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(26),
      Q => in_size_bits_fu_219_p2(29),
      R => '0'
    );
\loop_count_reg_871_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(27),
      Q => in_size_bits_fu_219_p2(30),
      R => '0'
    );
\loop_count_reg_871_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(28),
      Q => in_size_bits_fu_219_p2(31),
      R => '0'
    );
\loop_count_reg_871_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(29),
      Q => \loop_count_reg_871_reg_n_0_[29]\,
      R => '0'
    );
\loop_count_reg_871_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(2),
      Q => in_size_bits_fu_219_p2(5),
      R => '0'
    );
\loop_count_reg_871_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(30),
      Q => \loop_count_reg_871_reg_n_0_[30]\,
      R => '0'
    );
\loop_count_reg_871_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(31),
      Q => \loop_count_reg_871_reg_n_0_[31]\,
      R => '0'
    );
\loop_count_reg_871_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(3),
      Q => in_size_bits_fu_219_p2(6),
      R => '0'
    );
\loop_count_reg_871_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(4),
      Q => in_size_bits_fu_219_p2(7),
      R => '0'
    );
\loop_count_reg_871_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(5),
      Q => in_size_bits_fu_219_p2(8),
      R => '0'
    );
\loop_count_reg_871_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(6),
      Q => in_size_bits_fu_219_p2(9),
      R => '0'
    );
\loop_count_reg_871_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(7),
      Q => in_size_bits_fu_219_p2(10),
      R => '0'
    );
\loop_count_reg_871_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(8),
      Q => in_size_bits_fu_219_p2(11),
      R => '0'
    );
\loop_count_reg_871_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(9),
      Q => in_size_bits_fu_219_p2(12),
      R => '0'
    );
lshr_32ns_6ns_32_2_1_U26: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1
     port map (
      D(7 downto 0) => grp_fu_628_p2(7 downto 0),
      E(0) => p_16_in,
      Q(31 downto 0) => select_ln674_3_reg_1049(31 downto 0),
      ap_clk => ap_clk,
      \dout_array_reg[0][0]_0\(5 downto 0) => select_ln674_4_reg_1054(5 downto 0),
      \dout_array_reg[0][0]_1\ => \dout_array_reg[0][0]\
    );
lshr_32ns_6ns_32_2_1_U27: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_lshr_32ns_6ns_32_2_1_21
     port map (
      D(7 downto 0) => grp_fu_675_p2(7 downto 0),
      E(0) => p_16_in,
      Q(31 downto 0) => select_ln674_6_reg_1082(31 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \din1_cast_array_reg[0][2]_0\(0) => ap_CS_fsm_pp0_stage0,
      \din1_cast_array_reg[0][2]_1\ => ap_enable_reg_pp0_iter7_reg_n_0,
      \dout_array_reg[0][0]_0\(5 downto 0) => select_ln674_7_reg_1087(5 downto 0),
      \dout_array_reg[0][0]_1\ => \dout_array_reg[0][0]\,
      icmp_ln251_reg_922_pp0_iter6_reg => icmp_ln251_reg_922_pp0_iter6_reg,
      in_mat_data_full_n => in_mat_data_full_n,
      p_25_in => \^p_25_in\,
      strm_empty_n => strm_empty_n
    );
\lshr_ln674_4_reg_1128[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln276_reg_938_pp0_iter4_reg,
      I1 => icmp_ln251_reg_922_pp0_iter4_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => lshr_ln674_4_reg_11280
    );
\lshr_ln674_4_reg_1128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(0),
      Q => lshr_ln674_4_reg_1128(0),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(1),
      Q => lshr_ln674_4_reg_1128(1),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(2),
      Q => lshr_ln674_4_reg_1128(2),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(3),
      Q => lshr_ln674_4_reg_1128(3),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(4),
      Q => lshr_ln674_4_reg_1128(4),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(5),
      Q => lshr_ln674_4_reg_1128(5),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(6),
      Q => lshr_ln674_4_reg_1128(6),
      R => '0'
    );
\lshr_ln674_4_reg_1128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_4_reg_11280,
      D => grp_fu_675_p2(7),
      Q => lshr_ln674_4_reg_1128(7),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(0),
      Q => lshr_ln674_reg_1118(0),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(1),
      Q => lshr_ln674_reg_1118(1),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(2),
      Q => lshr_ln674_reg_1118(2),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(3),
      Q => lshr_ln674_reg_1118(3),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(4),
      Q => lshr_ln674_reg_1118(4),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(5),
      Q => lshr_ln674_reg_1118(5),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(6),
      Q => lshr_ln674_reg_1118(6),
      R => '0'
    );
\lshr_ln674_reg_1118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => grp_fu_628_p2(7),
      Q => lshr_ln674_reg_1118(7),
      R => '0'
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln251_reg_922_pp0_iter1_reg,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln280_reg_994,
      O => \^p_25_in\
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln251_reg_922_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter7_reg_n_0,
      I3 => Q(2),
      I4 => in_mat_data_full_n,
      O => \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0\
    );
mul_32s_32s_32_7_1_U25: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1_22
     port map (
      B(14 downto 12) => cols_loc_read_reg_845(31 downto 29),
      B(11 downto 0) => empty_reg_851(28 downto 17),
      D(31 downto 0) => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(31 downto 0),
      Q(0) => ap_CS_fsm_state1,
      \a_reg0_reg[31]\(14 downto 0) => rows_reg_856(31 downto 17),
      ap_clk => ap_clk,
      buff1_reg(16 downto 0) => \rows_reg_856_reg[31]_0\(16 downto 0),
      cols_loc_read_reg_845(16 downto 1) => empty_reg_851(16 downto 1),
      cols_loc_read_reg_845(0) => cols_loc_read_reg_845(0),
      \out\(16 downto 0) => \out\(16 downto 0)
    );
\out_V_2_reg_1143[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => lshr_ln674_4_reg_1128(0),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      O => \out_V_2_reg_1143[0]_i_1_n_0\
    );
\out_V_2_reg_1143[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000700"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(0),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      I3 => lshr_ln674_4_reg_1128(1),
      I4 => \out_V_2_reg_1143[3]_i_2_n_0\,
      O => out_V_2_fu_750_p1(1)
    );
\out_V_2_reg_1143[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000004CCCCCCC"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      I1 => lshr_ln674_4_reg_1128(2),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      I3 => sub_ln674_10_reg_1092_pp0_iter5_reg(3),
      I4 => sub_ln674_10_reg_1092_pp0_iter5_reg(4),
      I5 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      O => out_V_2_fu_750_p1(2)
    );
\out_V_2_reg_1143[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000100"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(0),
      I3 => lshr_ln674_4_reg_1128(3),
      I4 => \out_V_2_reg_1143[3]_i_2_n_0\,
      O => out_V_2_fu_750_p1(3)
    );
\out_V_2_reg_1143[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(3),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(4),
      I3 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      O => \out_V_2_reg_1143[3]_i_2_n_0\
    );
\out_V_2_reg_1143[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"15550000"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(4),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(3),
      I3 => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      I4 => lshr_ln674_4_reg_1128(4),
      O => out_V_2_fu_750_p1(4)
    );
\out_V_2_reg_1143[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4040404040444444"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      I1 => lshr_ln674_4_reg_1128(5),
      I2 => \out_V_2_reg_1143[7]_i_3_n_0\,
      I3 => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      I4 => sub_ln674_10_reg_1092_pp0_iter5_reg(0),
      I5 => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      O => out_V_2_fu_750_p1(5)
    );
\out_V_2_reg_1143[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFF0000"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(3),
      I3 => sub_ln674_10_reg_1092_pp0_iter5_reg(4),
      I4 => lshr_ln674_4_reg_1128(6),
      I5 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      O => out_V_2_fu_750_p1(6)
    );
\out_V_2_reg_1143[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln276_reg_938_pp0_iter5_reg,
      I1 => icmp_ln251_reg_922_pp0_iter5_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => out_V_2_reg_11430
    );
\out_V_2_reg_1143[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF010000"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      I2 => sub_ln674_10_reg_1092_pp0_iter5_reg(0),
      I3 => \out_V_2_reg_1143[7]_i_3_n_0\,
      I4 => lshr_ln674_4_reg_1128(7),
      I5 => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      O => out_V_2_fu_750_p1(7)
    );
\out_V_2_reg_1143[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sub_ln674_10_reg_1092_pp0_iter5_reg(3),
      I1 => sub_ln674_10_reg_1092_pp0_iter5_reg(4),
      O => \out_V_2_reg_1143[7]_i_3_n_0\
    );
\out_V_2_reg_1143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => \out_V_2_reg_1143[0]_i_1_n_0\,
      Q => out_V_2_reg_1143(0),
      R => '0'
    );
\out_V_2_reg_1143_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(1),
      Q => out_V_2_reg_1143(1),
      R => '0'
    );
\out_V_2_reg_1143_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(2),
      Q => out_V_2_reg_1143(2),
      R => '0'
    );
\out_V_2_reg_1143_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(3),
      Q => out_V_2_reg_1143(3),
      R => '0'
    );
\out_V_2_reg_1143_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(4),
      Q => out_V_2_reg_1143(4),
      R => '0'
    );
\out_V_2_reg_1143_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(5),
      Q => out_V_2_reg_1143(5),
      R => '0'
    );
\out_V_2_reg_1143_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(6),
      Q => out_V_2_reg_1143(6),
      R => '0'
    );
\out_V_2_reg_1143_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_2_reg_11430,
      D => out_V_2_fu_750_p1(7),
      Q => out_V_2_reg_1143(7),
      R => '0'
    );
\out_V_reg_1133[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => lshr_ln674_reg_1118(0),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      I2 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(0)
    );
\out_V_reg_1133[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008888888"
    )
        port map (
      I0 => lshr_ln674_reg_1118(1),
      I1 => \out_V_reg_1133[1]_i_2_n_0\,
      I2 => sub_ln414_reg_1123(0),
      I3 => sub_ln414_reg_1123(2),
      I4 => sub_ln414_reg_1123(1),
      I5 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(1)
    );
\out_V_reg_1133[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007FFFFFFF"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(0),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I3 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I4 => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      I5 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      O => \out_V_reg_1133[1]_i_2_n_0\
    );
\out_V_reg_1133[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080808"
    )
        port map (
      I0 => lshr_ln674_reg_1118(2),
      I1 => \out_V_reg_1133[2]_i_2_n_0\,
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      I3 => sub_ln414_reg_1123(1),
      I4 => sub_ln414_reg_1123(2),
      I5 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(2)
    );
\out_V_reg_1133[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I3 => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      O => \out_V_reg_1133[2]_i_2_n_0\
    );
\out_V_reg_1133[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000880888"
    )
        port map (
      I0 => lshr_ln674_reg_1118(3),
      I1 => \out_V_reg_1133[3]_i_2_n_0\,
      I2 => sub_ln414_reg_1123(1),
      I3 => sub_ln414_reg_1123(2),
      I4 => sub_ln414_reg_1123(0),
      I5 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(3)
    );
\out_V_reg_1133[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003FFF7FFF"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I3 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      I4 => sub_ln674_6_reg_1097_pp0_iter4_reg(0),
      I5 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      O => \out_V_reg_1133[3]_i_2_n_0\
    );
\out_V_reg_1133[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => lshr_ln674_reg_1118(4),
      I1 => \out_V_reg_1133[4]_i_2_n_0\,
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      I3 => sub_ln414_reg_1123(3),
      I4 => sub_ln414_reg_1123(2),
      O => p_Result_5_fu_712_p2(4)
    );
\out_V_reg_1133[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      O => \out_V_reg_1133[4]_i_2_n_0\
    );
\out_V_reg_1133[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080808"
    )
        port map (
      I0 => lshr_ln674_reg_1118(5),
      I1 => \out_V_reg_1133[5]_i_2_n_0\,
      I2 => sub_ln414_reg_1123(2),
      I3 => sub_ln414_reg_1123(0),
      I4 => sub_ln414_reg_1123(1),
      I5 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(5)
    );
\out_V_reg_1133[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F7F7F7F"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I3 => sub_ln674_6_reg_1097_pp0_iter4_reg(0),
      I4 => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      I5 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      O => \out_V_reg_1133[5]_i_2_n_0\
    );
\out_V_reg_1133[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => lshr_ln674_reg_1118(6),
      I1 => \out_V_reg_1133[6]_i_2_n_0\,
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      I3 => sub_ln414_reg_1123(1),
      I4 => sub_ln414_reg_1123(2),
      I5 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(6)
    );
\out_V_reg_1133[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I3 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      O => \out_V_reg_1133[6]_i_2_n_0\
    );
\out_V_reg_1133[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938_pp0_iter4_reg,
      I2 => icmp_ln251_reg_922_pp0_iter4_reg,
      I3 => icmp_ln277_reg_971_pp0_iter4_reg,
      O => out_V_reg_1133
    );
\out_V_reg_1133[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => lshr_ln674_reg_1118(7),
      I1 => \out_V_reg_1133[7]_i_3_n_0\,
      I2 => sub_ln414_reg_1123(0),
      I3 => sub_ln414_reg_1123(2),
      I4 => sub_ln414_reg_1123(1),
      I5 => sub_ln414_reg_1123(3),
      O => p_Result_5_fu_712_p2(7)
    );
\out_V_reg_1133[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F3F3F7F"
    )
        port map (
      I0 => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      I1 => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      I2 => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      I3 => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      I4 => sub_ln674_6_reg_1097_pp0_iter4_reg(0),
      I5 => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      O => \out_V_reg_1133[7]_i_3_n_0\
    );
\out_V_reg_1133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(0),
      Q => \out_V_reg_1133_reg_n_0_[0]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(1),
      Q => \out_V_reg_1133_reg_n_0_[1]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(2),
      Q => \out_V_reg_1133_reg_n_0_[2]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(3),
      Q => \out_V_reg_1133_reg_n_0_[3]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(4),
      Q => \out_V_reg_1133_reg_n_0_[4]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(5),
      Q => \out_V_reg_1133_reg_n_0_[5]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(6),
      Q => \out_V_reg_1133_reg_n_0_[6]\,
      R => out_V_reg_1133
    );
\out_V_reg_1133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => p_Result_5_fu_712_p2(7),
      Q => \out_V_reg_1133_reg_n_0_[7]\,
      R => out_V_reg_1133
    );
\p_Result_7_reg_1148[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[0]\,
      I1 => \p_Result_7_reg_1148[0]_i_2_n_0\,
      I2 => shl_ln414_reg_1107_pp0_iter5_reg(7),
      I3 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I4 => shl_ln414_reg_1107_pp0_iter5_reg(0),
      O => p_Result_7_fu_816_p2(0)
    );
\p_Result_7_reg_1148[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      I1 => trunc_ln414_reg_1018_pp0_iter5_reg(1),
      I2 => \p_Result_7_reg_1148[0]_i_3_n_0\,
      I3 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I4 => trunc_ln414_reg_1018_pp0_iter5_reg(0),
      I5 => sub_ln414_6_reg_1138(3),
      O => \p_Result_7_reg_1148[0]_i_2_n_0\
    );
\p_Result_7_reg_1148[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln414_4_reg_1026_pp0_iter5_reg_reg,
      I1 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I2 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      O => \p_Result_7_reg_1148[0]_i_3_n_0\
    );
\p_Result_7_reg_1148[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[1]\,
      I1 => \p_Result_7_reg_1148[1]_i_2_n_0\,
      I2 => \p_Result_7_reg_1148[1]_i_3_n_0\,
      I3 => shl_ln414_reg_1107_pp0_iter5_reg(6),
      I4 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I5 => shl_ln414_reg_1107_pp0_iter5_reg(1),
      O => p_Result_7_fu_816_p2(1)
    );
\p_Result_7_reg_1148[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      I1 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I2 => trunc_ln414_reg_1018_pp0_iter5_reg(1),
      I3 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      O => \p_Result_7_reg_1148[1]_i_2_n_0\
    );
\p_Result_7_reg_1148[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => sub_ln414_6_reg_1138(3),
      I1 => sub_ln414_6_reg_1138(2),
      I2 => sub_ln414_6_reg_1138(1),
      I3 => sub_ln414_6_reg_1138(0),
      O => \p_Result_7_reg_1148[1]_i_3_n_0\
    );
\p_Result_7_reg_1148[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[2]\,
      I1 => \p_Result_7_reg_1148[2]_i_2_n_0\,
      I2 => \p_Result_7_reg_1148[2]_i_3_n_0\,
      I3 => shl_ln414_reg_1107_pp0_iter5_reg(5),
      I4 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I5 => shl_ln414_reg_1107_pp0_iter5_reg(2),
      O => p_Result_7_fu_816_p2(2)
    );
\p_Result_7_reg_1148[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      I1 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I2 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      I3 => sub_ln414_6_reg_1138(2),
      I4 => sub_ln414_6_reg_1138(1),
      O => \p_Result_7_reg_1148[2]_i_2_n_0\
    );
\p_Result_7_reg_1148[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => sub_ln414_6_reg_1138(3),
      I1 => trunc_ln414_reg_1018_pp0_iter5_reg(1),
      I2 => trunc_ln414_reg_1018_pp0_iter5_reg(0),
      O => \p_Result_7_reg_1148[2]_i_3_n_0\
    );
\p_Result_7_reg_1148[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[3]\,
      I1 => \p_Result_7_reg_1148[3]_i_2_n_0\,
      I2 => shl_ln414_reg_1107_pp0_iter5_reg(4),
      I3 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I4 => shl_ln414_reg_1107_pp0_iter5_reg(3),
      O => p_Result_7_fu_816_p2(3)
    );
\p_Result_7_reg_1148[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFCFEFCF"
    )
        port map (
      I0 => sub_ln414_6_reg_1138(1),
      I1 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      I2 => \p_Result_7_reg_1148[3]_i_3_n_0\,
      I3 => sub_ln414_6_reg_1138(2),
      I4 => sub_ln414_6_reg_1138(0),
      I5 => sub_ln414_6_reg_1138(3),
      O => \p_Result_7_reg_1148[3]_i_2_n_0\
    );
\p_Result_7_reg_1148[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I1 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      O => \p_Result_7_reg_1148[3]_i_3_n_0\
    );
\p_Result_7_reg_1148[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[4]\,
      I1 => \p_Result_7_reg_1148[5]_i_2_n_0\,
      I2 => \p_Result_7_reg_1148[4]_i_2_n_0\,
      I3 => shl_ln414_reg_1107_pp0_iter5_reg(3),
      I4 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I5 => shl_ln414_reg_1107_pp0_iter5_reg(4),
      O => p_Result_7_fu_816_p2(4)
    );
\p_Result_7_reg_1148[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACACA"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      I1 => trunc_ln414_4_reg_1026_pp0_iter5_reg_reg,
      I2 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I3 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      I4 => trunc_ln414_reg_1018_pp0_iter5_reg(0),
      O => \p_Result_7_reg_1148[4]_i_2_n_0\
    );
\p_Result_7_reg_1148[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[5]\,
      I1 => \p_Result_7_reg_1148[5]_i_2_n_0\,
      I2 => \p_Result_7_reg_1148[5]_i_3_n_0\,
      I3 => shl_ln414_reg_1107_pp0_iter5_reg(2),
      I4 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I5 => shl_ln414_reg_1107_pp0_iter5_reg(5),
      O => p_Result_7_fu_816_p2(5)
    );
\p_Result_7_reg_1148[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFEFE"
    )
        port map (
      I0 => sub_ln414_6_reg_1138(3),
      I1 => sub_ln414_6_reg_1138(2),
      I2 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I3 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      I4 => trunc_ln414_reg_1018_pp0_iter5_reg(1),
      O => \p_Result_7_reg_1148[5]_i_2_n_0\
    );
\p_Result_7_reg_1148[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      I1 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I2 => trunc_ln414_4_reg_1026_pp0_iter5_reg_reg,
      I3 => sub_ln414_6_reg_1138(0),
      I4 => sub_ln414_6_reg_1138(1),
      O => \p_Result_7_reg_1148[5]_i_3_n_0\
    );
\p_Result_7_reg_1148[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[6]\,
      I1 => \p_Result_7_reg_1148[7]_i_3_n_0\,
      I2 => \p_Result_7_reg_1148[6]_i_2_n_0\,
      I3 => shl_ln414_reg_1107_pp0_iter5_reg(1),
      I4 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I5 => shl_ln414_reg_1107_pp0_iter5_reg(6),
      O => p_Result_7_fu_816_p2(6)
    );
\p_Result_7_reg_1148[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ECCC"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(0),
      I1 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I2 => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      I3 => trunc_ln414_reg_1018_pp0_iter5_reg(1),
      O => \p_Result_7_reg_1148[6]_i_2_n_0\
    );
\p_Result_7_reg_1148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln251_reg_922_pp0_iter5_reg,
      I1 => icmp_ln276_reg_938_pp0_iter5_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => p_Result_7_reg_11480
    );
\p_Result_7_reg_1148[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABA8ABABABA8A8A8"
    )
        port map (
      I0 => \out_V_reg_1133_reg_n_0_[7]\,
      I1 => sub_ln414_6_reg_1138(0),
      I2 => \p_Result_7_reg_1148[7]_i_3_n_0\,
      I3 => shl_ln414_reg_1107_pp0_iter5_reg(0),
      I4 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I5 => shl_ln414_reg_1107_pp0_iter5_reg(7),
      O => p_Result_7_fu_816_p2(7)
    );
\p_Result_7_reg_1148[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      I1 => icmp_ln414_reg_1069_pp0_iter5_reg,
      I2 => trunc_ln414_4_reg_1026_pp0_iter5_reg_reg,
      I3 => sub_ln414_6_reg_1138(2),
      I4 => sub_ln414_6_reg_1138(3),
      I5 => sub_ln414_6_reg_1138(1),
      O => \p_Result_7_reg_1148[7]_i_3_n_0\
    );
\p_Result_7_reg_1148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(0),
      Q => p_Result_7_reg_1148(0),
      R => '0'
    );
\p_Result_7_reg_1148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(1),
      Q => p_Result_7_reg_1148(1),
      R => '0'
    );
\p_Result_7_reg_1148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(2),
      Q => p_Result_7_reg_1148(2),
      R => '0'
    );
\p_Result_7_reg_1148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(3),
      Q => p_Result_7_reg_1148(3),
      R => '0'
    );
\p_Result_7_reg_1148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(4),
      Q => p_Result_7_reg_1148(4),
      R => '0'
    );
\p_Result_7_reg_1148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(5),
      Q => p_Result_7_reg_1148(5),
      R => '0'
    );
\p_Result_7_reg_1148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(6),
      Q => p_Result_7_reg_1148(6),
      R => '0'
    );
\p_Result_7_reg_1148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_7_reg_11480,
      D => p_Result_7_fu_816_p2(7),
      Q => p_Result_7_reg_1148(7),
      R => '0'
    );
\p_Val2_s_fu_114[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => icmp_ln276_reg_938_pp0_iter2_reg,
      I2 => icmp_ln251_reg_922_pp0_iter2_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => p_Val2_s_fu_1140
    );
\p_Val2_s_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      Q => p_Val2_s_fu_114(0),
      R => '0'
    );
\p_Val2_s_fu_114_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10]\,
      Q => p_Val2_s_fu_114(10),
      R => '0'
    );
\p_Val2_s_fu_114_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11]\,
      Q => p_Val2_s_fu_114(11),
      R => '0'
    );
\p_Val2_s_fu_114_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12]\,
      Q => p_Val2_s_fu_114(12),
      R => '0'
    );
\p_Val2_s_fu_114_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13]\,
      Q => p_Val2_s_fu_114(13),
      R => '0'
    );
\p_Val2_s_fu_114_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14]\,
      Q => p_Val2_s_fu_114(14),
      R => '0'
    );
\p_Val2_s_fu_114_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15]\,
      Q => p_Val2_s_fu_114(15),
      R => '0'
    );
\p_Val2_s_fu_114_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16]\,
      Q => p_Val2_s_fu_114(16),
      R => '0'
    );
\p_Val2_s_fu_114_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17]\,
      Q => p_Val2_s_fu_114(17),
      R => '0'
    );
\p_Val2_s_fu_114_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18]\,
      Q => p_Val2_s_fu_114(18),
      R => '0'
    );
\p_Val2_s_fu_114_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19]\,
      Q => p_Val2_s_fu_114(19),
      R => '0'
    );
\p_Val2_s_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1]\,
      Q => p_Val2_s_fu_114(1),
      R => '0'
    );
\p_Val2_s_fu_114_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20]\,
      Q => p_Val2_s_fu_114(20),
      R => '0'
    );
\p_Val2_s_fu_114_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21]\,
      Q => p_Val2_s_fu_114(21),
      R => '0'
    );
\p_Val2_s_fu_114_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22]\,
      Q => p_Val2_s_fu_114(22),
      R => '0'
    );
\p_Val2_s_fu_114_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23]\,
      Q => p_Val2_s_fu_114(23),
      R => '0'
    );
\p_Val2_s_fu_114_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24]\,
      Q => p_Val2_s_fu_114(24),
      R => '0'
    );
\p_Val2_s_fu_114_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25]\,
      Q => p_Val2_s_fu_114(25),
      R => '0'
    );
\p_Val2_s_fu_114_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26]\,
      Q => p_Val2_s_fu_114(26),
      R => '0'
    );
\p_Val2_s_fu_114_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27]\,
      Q => p_Val2_s_fu_114(27),
      R => '0'
    );
\p_Val2_s_fu_114_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28]\,
      Q => p_Val2_s_fu_114(28),
      R => '0'
    );
\p_Val2_s_fu_114_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29]\,
      Q => p_Val2_s_fu_114(29),
      R => '0'
    );
\p_Val2_s_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2]\,
      Q => p_Val2_s_fu_114(2),
      R => '0'
    );
\p_Val2_s_fu_114_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30]\,
      Q => p_Val2_s_fu_114(30),
      R => '0'
    );
\p_Val2_s_fu_114_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31]\,
      Q => p_Val2_s_fu_114(31),
      R => '0'
    );
\p_Val2_s_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3]\,
      Q => p_Val2_s_fu_114(3),
      R => '0'
    );
\p_Val2_s_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4]\,
      Q => p_Val2_s_fu_114(4),
      R => '0'
    );
\p_Val2_s_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5]\,
      Q => p_Val2_s_fu_114(5),
      R => '0'
    );
\p_Val2_s_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6]\,
      Q => p_Val2_s_fu_114(6),
      R => '0'
    );
\p_Val2_s_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7]\,
      Q => p_Val2_s_fu_114(7),
      R => '0'
    );
\p_Val2_s_fu_114_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8]\,
      Q => p_Val2_s_fu_114(8),
      R => '0'
    );
\p_Val2_s_fu_114_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_1140,
      D => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9]\,
      Q => p_Val2_s_fu_114(9),
      R => '0'
    );
\rows_reg_856_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(17),
      Q => rows_reg_856(17),
      R => '0'
    );
\rows_reg_856_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(18),
      Q => rows_reg_856(18),
      R => '0'
    );
\rows_reg_856_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(19),
      Q => rows_reg_856(19),
      R => '0'
    );
\rows_reg_856_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(20),
      Q => rows_reg_856(20),
      R => '0'
    );
\rows_reg_856_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(21),
      Q => rows_reg_856(21),
      R => '0'
    );
\rows_reg_856_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(22),
      Q => rows_reg_856(22),
      R => '0'
    );
\rows_reg_856_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(23),
      Q => rows_reg_856(23),
      R => '0'
    );
\rows_reg_856_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(24),
      Q => rows_reg_856(24),
      R => '0'
    );
\rows_reg_856_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(25),
      Q => rows_reg_856(25),
      R => '0'
    );
\rows_reg_856_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(26),
      Q => rows_reg_856(26),
      R => '0'
    );
\rows_reg_856_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(27),
      Q => rows_reg_856(27),
      R => '0'
    );
\rows_reg_856_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(28),
      Q => rows_reg_856(28),
      R => '0'
    );
\rows_reg_856_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(29),
      Q => rows_reg_856(29),
      R => '0'
    );
\rows_reg_856_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(30),
      Q => rows_reg_856(30),
      R => '0'
    );
\rows_reg_856_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state1,
      D => \rows_reg_856_reg[31]_0\(31),
      Q => rows_reg_856(31),
      R => '0'
    );
\select_ln674_3_reg_1049[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31]\,
      I1 => p_Val2_s_fu_114(31),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(0),
      O => select_ln674_3_fu_513_p3(0)
    );
\select_ln674_3_reg_1049[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21]\,
      I1 => p_Val2_s_fu_114(21),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(10),
      O => select_ln674_3_fu_513_p3(10)
    );
\select_ln674_3_reg_1049[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20]\,
      I1 => p_Val2_s_fu_114(20),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(11),
      O => select_ln674_3_fu_513_p3(11)
    );
\select_ln674_3_reg_1049[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19]\,
      I1 => p_Val2_s_fu_114(19),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(12),
      O => select_ln674_3_fu_513_p3(12)
    );
\select_ln674_3_reg_1049[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18]\,
      I1 => p_Val2_s_fu_114(18),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(13),
      O => select_ln674_3_fu_513_p3(13)
    );
\select_ln674_3_reg_1049[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17]\,
      I1 => p_Val2_s_fu_114(17),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(14),
      O => select_ln674_3_fu_513_p3(14)
    );
\select_ln674_3_reg_1049[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16]\,
      I1 => p_Val2_s_fu_114(16),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(15),
      O => select_ln674_3_fu_513_p3(15)
    );
\select_ln674_3_reg_1049[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[15]\,
      I1 => p_Val2_s_fu_114(15),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[16]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(16),
      O => select_ln674_3_fu_513_p3(16)
    );
\select_ln674_3_reg_1049[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[14]\,
      I1 => p_Val2_s_fu_114(14),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[17]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(17),
      O => select_ln674_3_fu_513_p3(17)
    );
\select_ln674_3_reg_1049[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[13]\,
      I1 => p_Val2_s_fu_114(13),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[18]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(18),
      O => select_ln674_3_fu_513_p3(18)
    );
\select_ln674_3_reg_1049[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[12]\,
      I1 => p_Val2_s_fu_114(12),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[19]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(19),
      O => select_ln674_3_fu_513_p3(19)
    );
\select_ln674_3_reg_1049[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30]\,
      I1 => p_Val2_s_fu_114(30),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(1),
      O => select_ln674_3_fu_513_p3(1)
    );
\select_ln674_3_reg_1049[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[11]\,
      I1 => p_Val2_s_fu_114(11),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[20]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(20),
      O => select_ln674_3_fu_513_p3(20)
    );
\select_ln674_3_reg_1049[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[10]\,
      I1 => p_Val2_s_fu_114(10),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[21]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(21),
      O => select_ln674_3_fu_513_p3(21)
    );
\select_ln674_3_reg_1049[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9]\,
      I1 => p_Val2_s_fu_114(9),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(22),
      O => select_ln674_3_fu_513_p3(22)
    );
\select_ln674_3_reg_1049[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8]\,
      I1 => p_Val2_s_fu_114(8),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(23),
      O => select_ln674_3_fu_513_p3(23)
    );
\select_ln674_3_reg_1049[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7]\,
      I1 => p_Val2_s_fu_114(7),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(24),
      O => select_ln674_3_fu_513_p3(24)
    );
\select_ln674_3_reg_1049[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6]\,
      I1 => p_Val2_s_fu_114(6),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(25),
      O => select_ln674_3_fu_513_p3(25)
    );
\select_ln674_3_reg_1049[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5]\,
      I1 => p_Val2_s_fu_114(5),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(26),
      O => select_ln674_3_fu_513_p3(26)
    );
\select_ln674_3_reg_1049[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4]\,
      I1 => p_Val2_s_fu_114(4),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(27),
      O => select_ln674_3_fu_513_p3(27)
    );
\select_ln674_3_reg_1049[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3]\,
      I1 => p_Val2_s_fu_114(3),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(28),
      O => select_ln674_3_fu_513_p3(28)
    );
\select_ln674_3_reg_1049[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2]\,
      I1 => p_Val2_s_fu_114(2),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(29),
      O => select_ln674_3_fu_513_p3(29)
    );
\select_ln674_3_reg_1049[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[29]\,
      I1 => p_Val2_s_fu_114(29),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(2),
      O => select_ln674_3_fu_513_p3(2)
    );
\select_ln674_3_reg_1049[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1]\,
      I1 => p_Val2_s_fu_114(1),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[30]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(30),
      O => select_ln674_3_fu_513_p3(30)
    );
\select_ln674_3_reg_1049[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      I1 => p_Val2_s_fu_114(0),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[31]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(31),
      O => select_ln674_3_fu_513_p3(31)
    );
\select_ln674_3_reg_1049[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => icmp_ln251_reg_922_pp0_iter2_reg,
      I2 => icmp_ln276_reg_938_pp0_iter2_reg,
      O => \ap_sig_allocacmp_p_Val2_load1__0\
    );
\select_ln674_3_reg_1049[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[28]\,
      I1 => p_Val2_s_fu_114(28),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(3),
      O => select_ln674_3_fu_513_p3(3)
    );
\select_ln674_3_reg_1049[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[27]\,
      I1 => p_Val2_s_fu_114(27),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(4),
      O => select_ln674_3_fu_513_p3(4)
    );
\select_ln674_3_reg_1049[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[26]\,
      I1 => p_Val2_s_fu_114(26),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(5),
      O => select_ln674_3_fu_513_p3(5)
    );
\select_ln674_3_reg_1049[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[25]\,
      I1 => p_Val2_s_fu_114(25),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(6),
      O => select_ln674_3_fu_513_p3(6)
    );
\select_ln674_3_reg_1049[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[24]\,
      I1 => p_Val2_s_fu_114(24),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(7),
      O => select_ln674_3_fu_513_p3(7)
    );
\select_ln674_3_reg_1049[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[23]\,
      I1 => p_Val2_s_fu_114(23),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[8]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(8),
      O => select_ln674_3_fu_513_p3(8)
    );
\select_ln674_3_reg_1049[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[22]\,
      I1 => p_Val2_s_fu_114(22),
      I2 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[9]\,
      I4 => \ap_sig_allocacmp_p_Val2_load1__0\,
      I5 => p_Val2_s_fu_114(9),
      O => select_ln674_3_fu_513_p3(9)
    );
\select_ln674_3_reg_1049_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(0),
      Q => select_ln674_3_reg_1049(0),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(10),
      Q => select_ln674_3_reg_1049(10),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(11),
      Q => select_ln674_3_reg_1049(11),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(12),
      Q => select_ln674_3_reg_1049(12),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(13),
      Q => select_ln674_3_reg_1049(13),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(14),
      Q => select_ln674_3_reg_1049(14),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(15),
      Q => select_ln674_3_reg_1049(15),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(16),
      Q => select_ln674_3_reg_1049(16),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(17),
      Q => select_ln674_3_reg_1049(17),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(18),
      Q => select_ln674_3_reg_1049(18),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(19),
      Q => select_ln674_3_reg_1049(19),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(1),
      Q => select_ln674_3_reg_1049(1),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(20),
      Q => select_ln674_3_reg_1049(20),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(21),
      Q => select_ln674_3_reg_1049(21),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(22),
      Q => select_ln674_3_reg_1049(22),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(23),
      Q => select_ln674_3_reg_1049(23),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(24),
      Q => select_ln674_3_reg_1049(24),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(25),
      Q => select_ln674_3_reg_1049(25),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(26),
      Q => select_ln674_3_reg_1049(26),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(27),
      Q => select_ln674_3_reg_1049(27),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(28),
      Q => select_ln674_3_reg_1049(28),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(29),
      Q => select_ln674_3_reg_1049(29),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(2),
      Q => select_ln674_3_reg_1049(2),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(30),
      Q => select_ln674_3_reg_1049(30),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(31),
      Q => select_ln674_3_reg_1049(31),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(3),
      Q => select_ln674_3_reg_1049(3),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(4),
      Q => select_ln674_3_reg_1049(4),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(5),
      Q => select_ln674_3_reg_1049(5),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(6),
      Q => select_ln674_3_reg_1049(6),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(7),
      Q => select_ln674_3_reg_1049(7),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(8),
      Q => select_ln674_3_reg_1049(8),
      R => '0'
    );
\select_ln674_3_reg_1049_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => select_ln674_3_fu_513_p3(9),
      Q => select_ln674_3_reg_1049(9),
      R => '0'
    );
\select_ln674_4_reg_1054[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I1 => valid_bits_2_reg_1032(0),
      O => \select_ln674_4_reg_1054[0]_i_1_n_0\
    );
\select_ln674_4_reg_1054[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I1 => trunc_ln674_reg_986(1),
      O => \select_ln674_4_reg_1054[1]_i_1_n_0\
    );
\select_ln674_4_reg_1054[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I1 => trunc_ln674_reg_986(2),
      O => \select_ln674_4_reg_1054[2]_i_1_n_0\
    );
\select_ln674_4_reg_1054[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I1 => trunc_ln674_reg_986(3),
      O => \select_ln674_4_reg_1054[3]_i_1_n_0\
    );
\select_ln674_4_reg_1054[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \icmp_ln674_reg_1044[0]_i_2_n_0\,
      I1 => trunc_ln674_reg_986(4),
      O => \select_ln674_4_reg_1054[4]_i_1_n_0\
    );
\select_ln674_4_reg_1054_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => \select_ln674_4_reg_1054[0]_i_1_n_0\,
      Q => select_ln674_4_reg_1054(0),
      R => '0'
    );
\select_ln674_4_reg_1054_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => \select_ln674_4_reg_1054[1]_i_1_n_0\,
      Q => select_ln674_4_reg_1054(1),
      R => '0'
    );
\select_ln674_4_reg_1054_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => \select_ln674_4_reg_1054[2]_i_1_n_0\,
      Q => select_ln674_4_reg_1054(2),
      R => '0'
    );
\select_ln674_4_reg_1054_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => \select_ln674_4_reg_1054[3]_i_1_n_0\,
      Q => select_ln674_4_reg_1054(3),
      R => '0'
    );
\select_ln674_4_reg_1054_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => \select_ln674_4_reg_1054[4]_i_1_n_0\,
      Q => select_ln674_4_reg_1054(4),
      R => '0'
    );
\select_ln674_4_reg_1054_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_10440,
      D => tmp_6_reg_981(0),
      Q => select_ln674_4_reg_1054(5),
      R => '0'
    );
\select_ln674_6_reg_1082[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(31),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(0),
      O => select_ln674_6_fu_583_p3(0)
    );
\select_ln674_6_reg_1082[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(21),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(10),
      O => select_ln674_6_fu_583_p3(10)
    );
\select_ln674_6_reg_1082[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(20),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(11),
      O => select_ln674_6_fu_583_p3(11)
    );
\select_ln674_6_reg_1082[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(19),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(12),
      O => select_ln674_6_fu_583_p3(12)
    );
\select_ln674_6_reg_1082[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(18),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(13),
      O => select_ln674_6_fu_583_p3(13)
    );
\select_ln674_6_reg_1082[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(17),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(14),
      O => select_ln674_6_fu_583_p3(14)
    );
\select_ln674_6_reg_1082[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(16),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(15),
      O => select_ln674_6_fu_583_p3(15)
    );
\select_ln674_6_reg_1082[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(15),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(16),
      O => select_ln674_6_fu_583_p3(16)
    );
\select_ln674_6_reg_1082[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(14),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(17),
      O => select_ln674_6_fu_583_p3(17)
    );
\select_ln674_6_reg_1082[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(13),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(18),
      O => select_ln674_6_fu_583_p3(18)
    );
\select_ln674_6_reg_1082[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(12),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(19),
      O => select_ln674_6_fu_583_p3(19)
    );
\select_ln674_6_reg_1082[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(30),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(1),
      O => select_ln674_6_fu_583_p3(1)
    );
\select_ln674_6_reg_1082[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(11),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(20),
      O => select_ln674_6_fu_583_p3(20)
    );
\select_ln674_6_reg_1082[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(10),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(21),
      O => select_ln674_6_fu_583_p3(21)
    );
\select_ln674_6_reg_1082[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(9),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(22),
      O => select_ln674_6_fu_583_p3(22)
    );
\select_ln674_6_reg_1082[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(8),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(23),
      O => select_ln674_6_fu_583_p3(23)
    );
\select_ln674_6_reg_1082[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(7),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(24),
      O => select_ln674_6_fu_583_p3(24)
    );
\select_ln674_6_reg_1082[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(6),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(25),
      O => select_ln674_6_fu_583_p3(25)
    );
\select_ln674_6_reg_1082[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(5),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(26),
      O => select_ln674_6_fu_583_p3(26)
    );
\select_ln674_6_reg_1082[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(4),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(27),
      O => select_ln674_6_fu_583_p3(27)
    );
\select_ln674_6_reg_1082[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(3),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(28),
      O => select_ln674_6_fu_583_p3(28)
    );
\select_ln674_6_reg_1082[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(2),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(29),
      O => select_ln674_6_fu_583_p3(29)
    );
\select_ln674_6_reg_1082[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(29),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(2),
      O => select_ln674_6_fu_583_p3(2)
    );
\select_ln674_6_reg_1082[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(1),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(30),
      O => select_ln674_6_fu_583_p3(30)
    );
\select_ln674_6_reg_1082[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(0),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(31),
      O => select_ln674_6_fu_583_p3(31)
    );
\select_ln674_6_reg_1082[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(28),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(3),
      O => select_ln674_6_fu_583_p3(3)
    );
\select_ln674_6_reg_1082[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(27),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(4),
      O => select_ln674_6_fu_583_p3(4)
    );
\select_ln674_6_reg_1082[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(26),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(5),
      O => select_ln674_6_fu_583_p3(5)
    );
\select_ln674_6_reg_1082[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(25),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(6),
      O => select_ln674_6_fu_583_p3(6)
    );
\select_ln674_6_reg_1082[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(24),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(7),
      O => select_ln674_6_fu_583_p3(7)
    );
\select_ln674_6_reg_1082[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(23),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(8),
      O => select_ln674_6_fu_583_p3(8)
    );
\select_ln674_6_reg_1082[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_Val2_s_fu_114(22),
      I1 => icmp_ln674_1_reg_1037,
      I2 => p_Val2_s_fu_114(9),
      O => select_ln674_6_fu_583_p3(9)
    );
\select_ln674_6_reg_1082_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(0),
      Q => select_ln674_6_reg_1082(0),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(10),
      Q => select_ln674_6_reg_1082(10),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(11),
      Q => select_ln674_6_reg_1082(11),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(12),
      Q => select_ln674_6_reg_1082(12),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(13),
      Q => select_ln674_6_reg_1082(13),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(14),
      Q => select_ln674_6_reg_1082(14),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(15),
      Q => select_ln674_6_reg_1082(15),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(16),
      Q => select_ln674_6_reg_1082(16),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(17),
      Q => select_ln674_6_reg_1082(17),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(18),
      Q => select_ln674_6_reg_1082(18),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(19),
      Q => select_ln674_6_reg_1082(19),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(1),
      Q => select_ln674_6_reg_1082(1),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(20),
      Q => select_ln674_6_reg_1082(20),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(21),
      Q => select_ln674_6_reg_1082(21),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(22),
      Q => select_ln674_6_reg_1082(22),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(23),
      Q => select_ln674_6_reg_1082(23),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(24),
      Q => select_ln674_6_reg_1082(24),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(25),
      Q => select_ln674_6_reg_1082(25),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(26),
      Q => select_ln674_6_reg_1082(26),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(27),
      Q => select_ln674_6_reg_1082(27),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(28),
      Q => select_ln674_6_reg_1082(28),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(29),
      Q => select_ln674_6_reg_1082(29),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(2),
      Q => select_ln674_6_reg_1082(2),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(30),
      Q => select_ln674_6_reg_1082(30),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(31),
      Q => select_ln674_6_reg_1082(31),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(3),
      Q => select_ln674_6_reg_1082(3),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(4),
      Q => select_ln674_6_reg_1082(4),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(5),
      Q => select_ln674_6_reg_1082(5),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(6),
      Q => select_ln674_6_reg_1082(6),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(7),
      Q => select_ln674_6_reg_1082(7),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(8),
      Q => select_ln674_6_reg_1082(8),
      R => '0'
    );
\select_ln674_6_reg_1082_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => select_ln674_6_fu_583_p3(9),
      Q => select_ln674_6_reg_1082(9),
      R => '0'
    );
\select_ln674_7_reg_1087[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_1037,
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(0),
      O => \select_ln674_7_reg_1087[0]_i_1_n_0\
    );
\select_ln674_7_reg_1087[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_1037,
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(1),
      O => \select_ln674_7_reg_1087[1]_i_1_n_0\
    );
\select_ln674_7_reg_1087[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_1037,
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(2),
      O => \select_ln674_7_reg_1087[2]_i_1_n_0\
    );
\select_ln674_7_reg_1087[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_1037,
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(3),
      O => \select_ln674_7_reg_1087[3]_i_1_n_0\
    );
\select_ln674_7_reg_1087[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => icmp_ln674_1_reg_1037,
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(4),
      O => \select_ln674_7_reg_1087[4]_i_1_n_0\
    );
\select_ln674_7_reg_1087_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => \select_ln674_7_reg_1087[0]_i_1_n_0\,
      Q => select_ln674_7_reg_1087(0),
      R => '0'
    );
\select_ln674_7_reg_1087_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => \select_ln674_7_reg_1087[1]_i_1_n_0\,
      Q => select_ln674_7_reg_1087(1),
      R => '0'
    );
\select_ln674_7_reg_1087_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => \select_ln674_7_reg_1087[2]_i_1_n_0\,
      Q => select_ln674_7_reg_1087(2),
      R => '0'
    );
\select_ln674_7_reg_1087_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => \select_ln674_7_reg_1087[3]_i_1_n_0\,
      Q => select_ln674_7_reg_1087(3),
      R => '0'
    );
\select_ln674_7_reg_1087_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => \select_ln674_7_reg_1087[4]_i_1_n_0\,
      Q => select_ln674_7_reg_1087(4),
      R => '0'
    );
\select_ln674_7_reg_1087_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => trunc_ln674_2_reg_952_pp0_iter2_reg(5),
      Q => select_ln674_7_reg_1087(5),
      R => '0'
    );
\sext_ln233_reg_892[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(0),
      I1 => trunc_ln233_2_reg_887(0),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(0)
    );
\sext_ln233_reg_892[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(10),
      I1 => trunc_ln233_2_reg_887(10),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(10)
    );
\sext_ln233_reg_892[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(11),
      I1 => trunc_ln233_2_reg_887(11),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(11)
    );
\sext_ln233_reg_892[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(12),
      I1 => trunc_ln233_2_reg_887(12),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(12)
    );
\sext_ln233_reg_892[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(12),
      O => \sext_ln233_reg_892[12]_i_3_n_0\
    );
\sext_ln233_reg_892[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(11),
      O => \sext_ln233_reg_892[12]_i_4_n_0\
    );
\sext_ln233_reg_892[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(10),
      O => \sext_ln233_reg_892[12]_i_5_n_0\
    );
\sext_ln233_reg_892[12]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(9),
      O => \sext_ln233_reg_892[12]_i_6_n_0\
    );
\sext_ln233_reg_892[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(13),
      I1 => trunc_ln233_2_reg_887(13),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(13)
    );
\sext_ln233_reg_892[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(14),
      I1 => trunc_ln233_2_reg_887(14),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(14)
    );
\sext_ln233_reg_892[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(15),
      I1 => trunc_ln233_2_reg_887(15),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(15)
    );
\sext_ln233_reg_892[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(16),
      I1 => trunc_ln233_2_reg_887(16),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(16)
    );
\sext_ln233_reg_892[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(16),
      O => \sext_ln233_reg_892[16]_i_3_n_0\
    );
\sext_ln233_reg_892[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(15),
      O => \sext_ln233_reg_892[16]_i_4_n_0\
    );
\sext_ln233_reg_892[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(14),
      O => \sext_ln233_reg_892[16]_i_5_n_0\
    );
\sext_ln233_reg_892[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(13),
      O => \sext_ln233_reg_892[16]_i_6_n_0\
    );
\sext_ln233_reg_892[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(17),
      I1 => trunc_ln233_2_reg_887(17),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(17)
    );
\sext_ln233_reg_892[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(18),
      I1 => trunc_ln233_2_reg_887(18),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(18)
    );
\sext_ln233_reg_892[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(19),
      I1 => trunc_ln233_2_reg_887(19),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(19)
    );
\sext_ln233_reg_892[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(1),
      I1 => trunc_ln233_2_reg_887(1),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(1)
    );
\sext_ln233_reg_892[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(20),
      I1 => trunc_ln233_2_reg_887(20),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(20)
    );
\sext_ln233_reg_892[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(20),
      O => \sext_ln233_reg_892[20]_i_3_n_0\
    );
\sext_ln233_reg_892[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(19),
      O => \sext_ln233_reg_892[20]_i_4_n_0\
    );
\sext_ln233_reg_892[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(18),
      O => \sext_ln233_reg_892[20]_i_5_n_0\
    );
\sext_ln233_reg_892[20]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(17),
      O => \sext_ln233_reg_892[20]_i_6_n_0\
    );
\sext_ln233_reg_892[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(21),
      I1 => trunc_ln233_2_reg_887(21),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(21)
    );
\sext_ln233_reg_892[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(22),
      I1 => trunc_ln233_2_reg_887(22),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(22)
    );
\sext_ln233_reg_892[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(23),
      I1 => trunc_ln233_2_reg_887(23),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(23)
    );
\sext_ln233_reg_892[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(24),
      I1 => trunc_ln233_2_reg_887(24),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(24)
    );
\sext_ln233_reg_892[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(24),
      O => \sext_ln233_reg_892[24]_i_3_n_0\
    );
\sext_ln233_reg_892[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(23),
      O => \sext_ln233_reg_892[24]_i_4_n_0\
    );
\sext_ln233_reg_892[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(22),
      O => \sext_ln233_reg_892[24]_i_5_n_0\
    );
\sext_ln233_reg_892[24]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(21),
      O => \sext_ln233_reg_892[24]_i_6_n_0\
    );
\sext_ln233_reg_892[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(25),
      I1 => trunc_ln233_2_reg_887(25),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(25)
    );
\sext_ln233_reg_892[26]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(26),
      I1 => tmp_reg_877,
      O => \sext_ln233_reg_892[26]_i_1_n_0\
    );
\sext_ln233_reg_892[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_reg_877,
      I1 => \sext_ln233_reg_892_reg[27]_i_2_n_1\,
      O => sext_ln233_fu_283_p1(27)
    );
\sext_ln233_reg_892[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(26),
      O => \sext_ln233_reg_892[27]_i_3_n_0\
    );
\sext_ln233_reg_892[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(25),
      O => \sext_ln233_reg_892[27]_i_4_n_0\
    );
\sext_ln233_reg_892[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(2),
      I1 => trunc_ln233_2_reg_887(2),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(2)
    );
\sext_ln233_reg_892[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(3),
      I1 => trunc_ln233_2_reg_887(3),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(3)
    );
\sext_ln233_reg_892[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(4),
      I1 => trunc_ln233_2_reg_887(4),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(4)
    );
\sext_ln233_reg_892[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(0),
      O => \sext_ln233_reg_892[4]_i_3_n_0\
    );
\sext_ln233_reg_892[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(4),
      O => \sext_ln233_reg_892[4]_i_4_n_0\
    );
\sext_ln233_reg_892[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(3),
      O => \sext_ln233_reg_892[4]_i_5_n_0\
    );
\sext_ln233_reg_892[4]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(2),
      O => \sext_ln233_reg_892[4]_i_6_n_0\
    );
\sext_ln233_reg_892[4]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(1),
      O => \sext_ln233_reg_892[4]_i_7_n_0\
    );
\sext_ln233_reg_892[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(5),
      I1 => trunc_ln233_2_reg_887(5),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(5)
    );
\sext_ln233_reg_892[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(6),
      I1 => trunc_ln233_2_reg_887(6),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(6)
    );
\sext_ln233_reg_892[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(7),
      I1 => trunc_ln233_2_reg_887(7),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(7)
    );
\sext_ln233_reg_892[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(8),
      I1 => trunc_ln233_2_reg_887(8),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(8)
    );
\sext_ln233_reg_892[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(8),
      O => \sext_ln233_reg_892[8]_i_3_n_0\
    );
\sext_ln233_reg_892[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(7),
      O => \sext_ln233_reg_892[8]_i_4_n_0\
    );
\sext_ln233_reg_892[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(6),
      O => \sext_ln233_reg_892[8]_i_5_n_0\
    );
\sext_ln233_reg_892[8]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln233_1_reg_882(5),
      O => \sext_ln233_reg_892[8]_i_6_n_0\
    );
\sext_ln233_reg_892[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln233_1_fu_267_p2(9),
      I1 => trunc_ln233_2_reg_887(9),
      I2 => tmp_reg_877,
      O => sext_ln233_fu_283_p1(9)
    );
\sext_ln233_reg_892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(0),
      Q => sext_ln233_reg_892(0),
      R => '0'
    );
\sext_ln233_reg_892_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(10),
      Q => sext_ln233_reg_892(10),
      R => '0'
    );
\sext_ln233_reg_892_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(11),
      Q => sext_ln233_reg_892(11),
      R => '0'
    );
\sext_ln233_reg_892_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(12),
      Q => sext_ln233_reg_892(12),
      R => '0'
    );
\sext_ln233_reg_892_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln233_reg_892_reg[8]_i_2_n_0\,
      CO(3) => \sext_ln233_reg_892_reg[12]_i_2_n_0\,
      CO(2) => \sext_ln233_reg_892_reg[12]_i_2_n_1\,
      CO(1) => \sext_ln233_reg_892_reg[12]_i_2_n_2\,
      CO(0) => \sext_ln233_reg_892_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln233_1_fu_267_p2(12 downto 9),
      S(3) => \sext_ln233_reg_892[12]_i_3_n_0\,
      S(2) => \sext_ln233_reg_892[12]_i_4_n_0\,
      S(1) => \sext_ln233_reg_892[12]_i_5_n_0\,
      S(0) => \sext_ln233_reg_892[12]_i_6_n_0\
    );
\sext_ln233_reg_892_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(13),
      Q => sext_ln233_reg_892(13),
      R => '0'
    );
\sext_ln233_reg_892_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(14),
      Q => sext_ln233_reg_892(14),
      R => '0'
    );
\sext_ln233_reg_892_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(15),
      Q => sext_ln233_reg_892(15),
      R => '0'
    );
\sext_ln233_reg_892_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(16),
      Q => sext_ln233_reg_892(16),
      R => '0'
    );
\sext_ln233_reg_892_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln233_reg_892_reg[12]_i_2_n_0\,
      CO(3) => \sext_ln233_reg_892_reg[16]_i_2_n_0\,
      CO(2) => \sext_ln233_reg_892_reg[16]_i_2_n_1\,
      CO(1) => \sext_ln233_reg_892_reg[16]_i_2_n_2\,
      CO(0) => \sext_ln233_reg_892_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln233_1_fu_267_p2(16 downto 13),
      S(3) => \sext_ln233_reg_892[16]_i_3_n_0\,
      S(2) => \sext_ln233_reg_892[16]_i_4_n_0\,
      S(1) => \sext_ln233_reg_892[16]_i_5_n_0\,
      S(0) => \sext_ln233_reg_892[16]_i_6_n_0\
    );
\sext_ln233_reg_892_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(17),
      Q => sext_ln233_reg_892(17),
      R => '0'
    );
\sext_ln233_reg_892_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(18),
      Q => sext_ln233_reg_892(18),
      R => '0'
    );
\sext_ln233_reg_892_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(19),
      Q => sext_ln233_reg_892(19),
      R => '0'
    );
\sext_ln233_reg_892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(1),
      Q => sext_ln233_reg_892(1),
      R => '0'
    );
\sext_ln233_reg_892_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(20),
      Q => sext_ln233_reg_892(20),
      R => '0'
    );
\sext_ln233_reg_892_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln233_reg_892_reg[16]_i_2_n_0\,
      CO(3) => \sext_ln233_reg_892_reg[20]_i_2_n_0\,
      CO(2) => \sext_ln233_reg_892_reg[20]_i_2_n_1\,
      CO(1) => \sext_ln233_reg_892_reg[20]_i_2_n_2\,
      CO(0) => \sext_ln233_reg_892_reg[20]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln233_1_fu_267_p2(20 downto 17),
      S(3) => \sext_ln233_reg_892[20]_i_3_n_0\,
      S(2) => \sext_ln233_reg_892[20]_i_4_n_0\,
      S(1) => \sext_ln233_reg_892[20]_i_5_n_0\,
      S(0) => \sext_ln233_reg_892[20]_i_6_n_0\
    );
\sext_ln233_reg_892_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(21),
      Q => sext_ln233_reg_892(21),
      R => '0'
    );
\sext_ln233_reg_892_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(22),
      Q => sext_ln233_reg_892(22),
      R => '0'
    );
\sext_ln233_reg_892_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(23),
      Q => sext_ln233_reg_892(23),
      R => '0'
    );
\sext_ln233_reg_892_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(24),
      Q => sext_ln233_reg_892(24),
      R => '0'
    );
\sext_ln233_reg_892_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln233_reg_892_reg[20]_i_2_n_0\,
      CO(3) => \sext_ln233_reg_892_reg[24]_i_2_n_0\,
      CO(2) => \sext_ln233_reg_892_reg[24]_i_2_n_1\,
      CO(1) => \sext_ln233_reg_892_reg[24]_i_2_n_2\,
      CO(0) => \sext_ln233_reg_892_reg[24]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln233_1_fu_267_p2(24 downto 21),
      S(3) => \sext_ln233_reg_892[24]_i_3_n_0\,
      S(2) => \sext_ln233_reg_892[24]_i_4_n_0\,
      S(1) => \sext_ln233_reg_892[24]_i_5_n_0\,
      S(0) => \sext_ln233_reg_892[24]_i_6_n_0\
    );
\sext_ln233_reg_892_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(25),
      Q => sext_ln233_reg_892(25),
      R => '0'
    );
\sext_ln233_reg_892_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \sext_ln233_reg_892[26]_i_1_n_0\,
      Q => sext_ln233_reg_892(26),
      R => '0'
    );
\sext_ln233_reg_892_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(27),
      Q => sext_ln233_reg_892(27),
      R => '0'
    );
\sext_ln233_reg_892_reg[27]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln233_reg_892_reg[24]_i_2_n_0\,
      CO(3) => \NLW_sext_ln233_reg_892_reg[27]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \sext_ln233_reg_892_reg[27]_i_2_n_1\,
      CO(1) => \NLW_sext_ln233_reg_892_reg[27]_i_2_CO_UNCONNECTED\(1),
      CO(0) => \sext_ln233_reg_892_reg[27]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_sext_ln233_reg_892_reg[27]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln233_1_fu_267_p2(26 downto 25),
      S(3 downto 2) => B"01",
      S(1) => \sext_ln233_reg_892[27]_i_3_n_0\,
      S(0) => \sext_ln233_reg_892[27]_i_4_n_0\
    );
\sext_ln233_reg_892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(2),
      Q => sext_ln233_reg_892(2),
      R => '0'
    );
\sext_ln233_reg_892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(3),
      Q => sext_ln233_reg_892(3),
      R => '0'
    );
\sext_ln233_reg_892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(4),
      Q => sext_ln233_reg_892(4),
      R => '0'
    );
\sext_ln233_reg_892_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sext_ln233_reg_892_reg[4]_i_2_n_0\,
      CO(2) => \sext_ln233_reg_892_reg[4]_i_2_n_1\,
      CO(1) => \sext_ln233_reg_892_reg[4]_i_2_n_2\,
      CO(0) => \sext_ln233_reg_892_reg[4]_i_2_n_3\,
      CYINIT => \sext_ln233_reg_892[4]_i_3_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln233_1_fu_267_p2(4 downto 1),
      S(3) => \sext_ln233_reg_892[4]_i_4_n_0\,
      S(2) => \sext_ln233_reg_892[4]_i_5_n_0\,
      S(1) => \sext_ln233_reg_892[4]_i_6_n_0\,
      S(0) => \sext_ln233_reg_892[4]_i_7_n_0\
    );
\sext_ln233_reg_892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(5),
      Q => sext_ln233_reg_892(5),
      R => '0'
    );
\sext_ln233_reg_892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(6),
      Q => sext_ln233_reg_892(6),
      R => '0'
    );
\sext_ln233_reg_892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(7),
      Q => sext_ln233_reg_892(7),
      R => '0'
    );
\sext_ln233_reg_892_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(8),
      Q => sext_ln233_reg_892(8),
      R => '0'
    );
\sext_ln233_reg_892_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sext_ln233_reg_892_reg[4]_i_2_n_0\,
      CO(3) => \sext_ln233_reg_892_reg[8]_i_2_n_0\,
      CO(2) => \sext_ln233_reg_892_reg[8]_i_2_n_1\,
      CO(1) => \sext_ln233_reg_892_reg[8]_i_2_n_2\,
      CO(0) => \sext_ln233_reg_892_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln233_1_fu_267_p2(8 downto 5),
      S(3) => \sext_ln233_reg_892[8]_i_3_n_0\,
      S(2) => \sext_ln233_reg_892[8]_i_4_n_0\,
      S(1) => \sext_ln233_reg_892[8]_i_5_n_0\,
      S(0) => \sext_ln233_reg_892[8]_i_6_n_0\
    );
\sext_ln233_reg_892_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sext_ln233_fu_283_p1(9),
      Q => sext_ln233_reg_892(9),
      R => '0'
    );
\shl_ln414_reg_1107[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700000000000000"
    )
        port map (
      I0 => sub_ln414_5_reg_1077(1),
      I1 => icmp_ln414_reg_1069,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(1),
      I3 => \shl_ln414_reg_1107[1]_i_6_n_0\,
      I4 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      I5 => \shl_ln414_reg_1107[0]_i_2_n_0\,
      O => shl_ln414_fu_661_p2(0)
    );
\shl_ln414_reg_1107[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      I1 => icmp_ln414_reg_1069,
      I2 => sub_ln414_5_reg_1077(2),
      I3 => sub_ln674_11_reg_1064(5),
      O => \shl_ln414_reg_1107[0]_i_2_n_0\
    );
\shl_ln414_reg_1107[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080F080808080808"
    )
        port map (
      I0 => \shl_ln414_reg_1107[1]_i_2_n_0\,
      I1 => \shl_ln414_reg_1107[1]_i_3_n_0\,
      I2 => zext_ln414_7_fu_657_p1(1),
      I3 => zext_ln414_7_fu_657_p1(2),
      I4 => tmp_15_fu_648_p1(1),
      I5 => \shl_ln414_reg_1107[1]_i_6_n_0\,
      O => shl_ln414_fu_661_p2(1)
    );
\shl_ln414_reg_1107[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10150000"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(5),
      I1 => sub_ln414_5_reg_1077(2),
      I2 => icmp_ln414_reg_1069,
      I3 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      I4 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      O => \shl_ln414_reg_1107[1]_i_2_n_0\
    );
\shl_ln414_reg_1107[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33500050"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I1 => sub_ln414_5_reg_1077(3),
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(0),
      O => \shl_ln414_reg_1107[1]_i_3_n_0\
    );
\shl_ln414_reg_1107[1]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln414_5_reg_1077(2),
      I1 => icmp_ln414_reg_1069,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      O => zext_ln414_7_fu_657_p1(2)
    );
\shl_ln414_reg_1107[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44044444"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(5),
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[1]\,
      I2 => sub_ln674_11_reg_1064(0),
      I3 => \shl_ln414_reg_1107[1]_i_7_n_0\,
      I4 => sub_ln674_11_reg_1064(1),
      O => tmp_15_fu_648_p1(1)
    );
\shl_ln414_reg_1107[1]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053305"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I1 => sub_ln414_5_reg_1077(3),
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(0),
      O => \shl_ln414_reg_1107[1]_i_6_n_0\
    );
\shl_ln414_reg_1107[1]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(3),
      I1 => sub_ln674_11_reg_1064(4),
      I2 => sub_ln674_11_reg_1064(2),
      O => \shl_ln414_reg_1107[1]_i_7_n_0\
    );
\shl_ln414_reg_1107[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C000AAA0A"
    )
        port map (
      I0 => \shl_ln414_reg_1107[3]_i_2_n_0\,
      I1 => \shl_ln414_reg_1107[2]_i_2_n_0\,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(3),
      I5 => zext_ln414_7_fu_657_p1(0),
      O => shl_ln414_fu_661_p2(2)
    );
\shl_ln414_reg_1107[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044034700000000"
    )
        port map (
      I0 => sub_ln414_5_reg_1077(1),
      I1 => icmp_ln414_reg_1069,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(1),
      I3 => sub_ln414_5_reg_1077(2),
      I4 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      I5 => tmp_15_fu_648_p1(1),
      O => \shl_ln414_reg_1107[2]_i_2_n_0\
    );
\shl_ln414_reg_1107[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C000AAA0A"
    )
        port map (
      I0 => \shl_ln414_reg_1107[4]_i_2_n_0\,
      I1 => \shl_ln414_reg_1107[3]_i_2_n_0\,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(3),
      I5 => zext_ln414_7_fu_657_p1(0),
      O => shl_ln414_fu_661_p2(3)
    );
\shl_ln414_reg_1107[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000044F0"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(5),
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      I2 => tmp_15_fu_648_p1(2),
      I3 => zext_ln414_7_fu_657_p1(1),
      I4 => zext_ln414_7_fu_657_p1(2),
      O => \shl_ln414_reg_1107[3]_i_2_n_0\
    );
\shl_ln414_reg_1107[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C000AAA0A"
    )
        port map (
      I0 => \shl_ln414_reg_1107[5]_i_2_n_0\,
      I1 => \shl_ln414_reg_1107[4]_i_2_n_0\,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(3),
      I5 => zext_ln414_7_fu_657_p1(0),
      O => shl_ln414_fu_661_p2(4)
    );
\shl_ln414_reg_1107[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000CACACA00CA"
    )
        port map (
      I0 => tmp_15_fu_648_p1(3),
      I1 => tmp_15_fu_648_p1(1),
      I2 => zext_ln414_7_fu_657_p1(1),
      I3 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      I4 => icmp_ln414_reg_1069,
      I5 => sub_ln414_5_reg_1077(2),
      O => \shl_ln414_reg_1107[4]_i_2_n_0\
    );
\shl_ln414_reg_1107[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C000AAA0A"
    )
        port map (
      I0 => \shl_ln414_reg_1107[6]_i_2_n_0\,
      I1 => \shl_ln414_reg_1107[5]_i_2_n_0\,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(3),
      I5 => zext_ln414_7_fu_657_p1(0),
      O => shl_ln414_fu_661_p2(5)
    );
\shl_ln414_reg_1107[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0ACACACA0ACA"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_10_n_0\,
      I1 => tmp_15_fu_648_p1(2),
      I2 => zext_ln414_7_fu_657_p1(1),
      I3 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      I4 => icmp_ln414_reg_1069,
      I5 => sub_ln414_5_reg_1077(2),
      O => \shl_ln414_reg_1107[5]_i_2_n_0\
    );
\shl_ln414_reg_1107[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0444444444444444"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(5),
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[2]\,
      I2 => sub_ln674_11_reg_1064(1),
      I3 => sub_ln674_11_reg_1064(3),
      I4 => sub_ln674_11_reg_1064(4),
      I5 => sub_ln674_11_reg_1064(2),
      O => tmp_15_fu_648_p1(2)
    );
\shl_ln414_reg_1107[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000CCC0C000AAA0A"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_4_n_0\,
      I1 => \shl_ln414_reg_1107[6]_i_2_n_0\,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      I3 => icmp_ln414_reg_1069,
      I4 => sub_ln414_5_reg_1077(3),
      I5 => zext_ln414_7_fu_657_p1(0),
      O => shl_ln414_fu_661_p2(6)
    );
\shl_ln414_reg_1107[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0ACACACA0ACA"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_6_n_0\,
      I1 => tmp_15_fu_648_p1(3),
      I2 => zext_ln414_7_fu_657_p1(1),
      I3 => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      I4 => icmp_ln414_reg_1069,
      I5 => sub_ln414_5_reg_1077(2),
      O => \shl_ln414_reg_1107[6]_i_2_n_0\
    );
\shl_ln414_reg_1107[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln251_reg_922_pp0_iter2_reg,
      I1 => icmp_ln276_reg_938_pp0_iter2_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => shl_ln414_reg_11070
    );
\shl_ln414_reg_1107[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000F808"
    )
        port map (
      I0 => \shl_ln414_reg_1107[1]_i_7_n_0\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[4]\,
      I2 => zext_ln414_7_fu_657_p1(2),
      I3 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[0]\,
      I4 => sub_ln674_11_reg_1064(5),
      O => \shl_ln414_reg_1107[7]_i_10_n_0\
    );
\shl_ln414_reg_1107[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF7FFF"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(1),
      I1 => sub_ln674_11_reg_1064(0),
      I2 => sub_ln674_11_reg_1064(3),
      I3 => sub_ln674_11_reg_1064(4),
      I4 => sub_ln674_11_reg_1064(2),
      O => \shl_ln414_reg_1107[7]_i_11_n_0\
    );
\shl_ln414_reg_1107[7]_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF1FFF"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(0),
      I1 => sub_ln674_11_reg_1064(1),
      I2 => sub_ln674_11_reg_1064(3),
      I3 => sub_ln674_11_reg_1064(4),
      I4 => sub_ln674_11_reg_1064(2),
      O => \shl_ln414_reg_1107[7]_i_12_n_0\
    );
\shl_ln414_reg_1107[7]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"44004404"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(5),
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[3]\,
      I2 => sub_ln674_11_reg_1064(1),
      I3 => \shl_ln414_reg_1107[1]_i_7_n_0\,
      I4 => sub_ln674_11_reg_1064(0),
      O => tmp_15_fu_648_p1(3)
    );
\shl_ln414_reg_1107[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => sub_ln674_11_reg_1064(1),
      I1 => sub_ln674_11_reg_1064(3),
      I2 => sub_ln674_11_reg_1064(4),
      I3 => sub_ln674_11_reg_1064(2),
      O => \shl_ln414_reg_1107[7]_i_14_n_0\
    );
\shl_ln414_reg_1107[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A808A808A8A8080"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_3_n_0\,
      I1 => \shl_ln414_reg_1107[7]_i_4_n_0\,
      I2 => zext_ln414_7_fu_657_p1(0),
      I3 => \shl_ln414_reg_1107[7]_i_6_n_0\,
      I4 => \shl_ln414_reg_1107[7]_i_7_n_0\,
      I5 => zext_ln414_7_fu_657_p1(1),
      O => shl_ln414_fu_661_p2(7)
    );
\shl_ln414_reg_1107[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln414_5_reg_1077(3),
      I1 => icmp_ln414_reg_1069,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      O => \shl_ln414_reg_1107[7]_i_3_n_0\
    );
\shl_ln414_reg_1107[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEAAAAA"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_9_n_0\,
      I1 => sub_ln414_5_reg_1077(1),
      I2 => icmp_ln414_reg_1069,
      I3 => trunc_ln414_reg_1018_pp0_iter2_reg(1),
      I4 => \shl_ln414_reg_1107[7]_i_10_n_0\,
      O => \shl_ln414_reg_1107[7]_i_4_n_0\
    );
\shl_ln414_reg_1107[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln414_5_reg_1077(0),
      I1 => icmp_ln414_reg_1069,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      O => zext_ln414_7_fu_657_p1(0)
    );
\shl_ln414_reg_1107[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200020"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_11_n_0\,
      I1 => sub_ln674_11_reg_1064(5),
      I2 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[5]\,
      I3 => zext_ln414_7_fu_657_p1(2),
      I4 => tmp_15_fu_648_p1(1),
      O => \shl_ln414_reg_1107[7]_i_6_n_0\
    );
\shl_ln414_reg_1107[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF200020"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_12_n_0\,
      I1 => sub_ln674_11_reg_1064(5),
      I2 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[7]\,
      I3 => zext_ln414_7_fu_657_p1(2),
      I4 => tmp_15_fu_648_p1(3),
      O => \shl_ln414_reg_1107[7]_i_7_n_0\
    );
\shl_ln414_reg_1107[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln414_5_reg_1077(1),
      I1 => icmp_ln414_reg_1069,
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(1),
      O => zext_ln414_7_fu_657_p1(1)
    );
\shl_ln414_reg_1107[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF000808"
    )
        port map (
      I0 => \shl_ln414_reg_1107[7]_i_14_n_0\,
      I1 => \ap_phi_reg_pp0_iter3_r_V_reg_171_reg_n_0_[6]\,
      I2 => sub_ln674_11_reg_1064(5),
      I3 => tmp_15_fu_648_p1(2),
      I4 => zext_ln414_7_fu_657_p1(2),
      I5 => zext_ln414_7_fu_657_p1(1),
      O => \shl_ln414_reg_1107[7]_i_9_n_0\
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(0),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(0),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(1),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(1),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(2),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(2),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(3),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(3),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(4),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(4),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(5),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(5),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(6),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(6),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107(7),
      Q => shl_ln414_reg_1107_pp0_iter4_reg(7),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(0),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(0),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(1),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(1),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(2),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(2),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(3),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(3),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(4),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(4),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(5),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(5),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(6),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(6),
      R => '0'
    );
\shl_ln414_reg_1107_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => shl_ln414_reg_1107_pp0_iter4_reg(7),
      Q => shl_ln414_reg_1107_pp0_iter5_reg(7),
      R => '0'
    );
\shl_ln414_reg_1107_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(0),
      Q => shl_ln414_reg_1107(0),
      R => '0'
    );
\shl_ln414_reg_1107_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(1),
      Q => shl_ln414_reg_1107(1),
      R => '0'
    );
\shl_ln414_reg_1107_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(2),
      Q => shl_ln414_reg_1107(2),
      R => '0'
    );
\shl_ln414_reg_1107_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(3),
      Q => shl_ln414_reg_1107(3),
      R => '0'
    );
\shl_ln414_reg_1107_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(4),
      Q => shl_ln414_reg_1107(4),
      R => '0'
    );
\shl_ln414_reg_1107_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(5),
      Q => shl_ln414_reg_1107(5),
      R => '0'
    );
\shl_ln414_reg_1107_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(6),
      Q => shl_ln414_reg_1107(6),
      R => '0'
    );
\shl_ln414_reg_1107_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => shl_ln414_reg_11070,
      D => shl_ln414_fu_661_p2(7),
      Q => shl_ln414_reg_1107(7),
      R => '0'
    );
sub13_i_i_fu_312_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub13_i_i_fu_312_p2_carry_n_0,
      CO(2) => sub13_i_i_fu_312_p2_carry_n_1,
      CO(1) => sub13_i_i_fu_312_p2_carry_n_2,
      CO(0) => sub13_i_i_fu_312_p2_carry_n_3,
      CYINIT => cols_loc_read_reg_845(0),
      DI(3 downto 0) => empty_reg_851(4 downto 1),
      O(3 downto 0) => sub13_i_i_fu_312_p2(4 downto 1),
      S(3) => sub13_i_i_fu_312_p2_carry_i_1_n_0,
      S(2) => sub13_i_i_fu_312_p2_carry_i_2_n_0,
      S(1) => sub13_i_i_fu_312_p2_carry_i_3_n_0,
      S(0) => sub13_i_i_fu_312_p2_carry_i_4_n_0
    );
\sub13_i_i_fu_312_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub13_i_i_fu_312_p2_carry_n_0,
      CO(3) => \sub13_i_i_fu_312_p2_carry__0_n_0\,
      CO(2) => \sub13_i_i_fu_312_p2_carry__0_n_1\,
      CO(1) => \sub13_i_i_fu_312_p2_carry__0_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => empty_reg_851(8 downto 5),
      O(3 downto 0) => sub13_i_i_fu_312_p2(8 downto 5),
      S(3) => \sub13_i_i_fu_312_p2_carry__0_i_1_n_0\,
      S(2) => \sub13_i_i_fu_312_p2_carry__0_i_2_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__0_i_3_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__0_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(8),
      O => \sub13_i_i_fu_312_p2_carry__0_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(7),
      O => \sub13_i_i_fu_312_p2_carry__0_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(6),
      O => \sub13_i_i_fu_312_p2_carry__0_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(5),
      O => \sub13_i_i_fu_312_p2_carry__0_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_312_p2_carry__0_n_0\,
      CO(3) => \sub13_i_i_fu_312_p2_carry__1_n_0\,
      CO(2) => \sub13_i_i_fu_312_p2_carry__1_n_1\,
      CO(1) => \sub13_i_i_fu_312_p2_carry__1_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => empty_reg_851(12 downto 9),
      O(3 downto 0) => sub13_i_i_fu_312_p2(12 downto 9),
      S(3) => \sub13_i_i_fu_312_p2_carry__1_i_1_n_0\,
      S(2) => \sub13_i_i_fu_312_p2_carry__1_i_2_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__1_i_3_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__1_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(12),
      O => \sub13_i_i_fu_312_p2_carry__1_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(11),
      O => \sub13_i_i_fu_312_p2_carry__1_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(10),
      O => \sub13_i_i_fu_312_p2_carry__1_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(9),
      O => \sub13_i_i_fu_312_p2_carry__1_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_312_p2_carry__1_n_0\,
      CO(3) => \sub13_i_i_fu_312_p2_carry__2_n_0\,
      CO(2) => \sub13_i_i_fu_312_p2_carry__2_n_1\,
      CO(1) => \sub13_i_i_fu_312_p2_carry__2_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => empty_reg_851(16 downto 13),
      O(3 downto 0) => sub13_i_i_fu_312_p2(16 downto 13),
      S(3) => \sub13_i_i_fu_312_p2_carry__2_i_1_n_0\,
      S(2) => \sub13_i_i_fu_312_p2_carry__2_i_2_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__2_i_3_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__2_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(16),
      O => \sub13_i_i_fu_312_p2_carry__2_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(15),
      O => \sub13_i_i_fu_312_p2_carry__2_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(14),
      O => \sub13_i_i_fu_312_p2_carry__2_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(13),
      O => \sub13_i_i_fu_312_p2_carry__2_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_312_p2_carry__2_n_0\,
      CO(3) => \sub13_i_i_fu_312_p2_carry__3_n_0\,
      CO(2) => \sub13_i_i_fu_312_p2_carry__3_n_1\,
      CO(1) => \sub13_i_i_fu_312_p2_carry__3_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => empty_reg_851(20 downto 17),
      O(3 downto 0) => sub13_i_i_fu_312_p2(20 downto 17),
      S(3) => \sub13_i_i_fu_312_p2_carry__3_i_1_n_0\,
      S(2) => \sub13_i_i_fu_312_p2_carry__3_i_2_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__3_i_3_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__3_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(20),
      O => \sub13_i_i_fu_312_p2_carry__3_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(19),
      O => \sub13_i_i_fu_312_p2_carry__3_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(18),
      O => \sub13_i_i_fu_312_p2_carry__3_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(17),
      O => \sub13_i_i_fu_312_p2_carry__3_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_312_p2_carry__3_n_0\,
      CO(3) => \sub13_i_i_fu_312_p2_carry__4_n_0\,
      CO(2) => \sub13_i_i_fu_312_p2_carry__4_n_1\,
      CO(1) => \sub13_i_i_fu_312_p2_carry__4_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => empty_reg_851(24 downto 21),
      O(3 downto 0) => sub13_i_i_fu_312_p2(24 downto 21),
      S(3) => \sub13_i_i_fu_312_p2_carry__4_i_1_n_0\,
      S(2) => \sub13_i_i_fu_312_p2_carry__4_i_2_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__4_i_3_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__4_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(24),
      O => \sub13_i_i_fu_312_p2_carry__4_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(23),
      O => \sub13_i_i_fu_312_p2_carry__4_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(22),
      O => \sub13_i_i_fu_312_p2_carry__4_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(21),
      O => \sub13_i_i_fu_312_p2_carry__4_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_312_p2_carry__4_n_0\,
      CO(3) => \sub13_i_i_fu_312_p2_carry__5_n_0\,
      CO(2) => \sub13_i_i_fu_312_p2_carry__5_n_1\,
      CO(1) => \sub13_i_i_fu_312_p2_carry__5_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => empty_reg_851(28 downto 25),
      O(3 downto 0) => sub13_i_i_fu_312_p2(28 downto 25),
      S(3) => \sub13_i_i_fu_312_p2_carry__5_i_1_n_0\,
      S(2) => \sub13_i_i_fu_312_p2_carry__5_i_2_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__5_i_3_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__5_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(28),
      O => \sub13_i_i_fu_312_p2_carry__5_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(27),
      O => \sub13_i_i_fu_312_p2_carry__5_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(26),
      O => \sub13_i_i_fu_312_p2_carry__5_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(25),
      O => \sub13_i_i_fu_312_p2_carry__5_i_4_n_0\
    );
\sub13_i_i_fu_312_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_312_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_sub13_i_i_fu_312_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub13_i_i_fu_312_p2_carry__6_n_2\,
      CO(0) => \sub13_i_i_fu_312_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => cols_loc_read_reg_845(30 downto 29),
      O(3) => \NLW_sub13_i_i_fu_312_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sub13_i_i_fu_312_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub13_i_i_fu_312_p2_carry__6_i_1_n_0\,
      S(1) => \sub13_i_i_fu_312_p2_carry__6_i_2_n_0\,
      S(0) => \sub13_i_i_fu_312_p2_carry__6_i_3_n_0\
    );
\sub13_i_i_fu_312_p2_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_loc_read_reg_845(31),
      O => \sub13_i_i_fu_312_p2_carry__6_i_1_n_0\
    );
\sub13_i_i_fu_312_p2_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_loc_read_reg_845(30),
      O => \sub13_i_i_fu_312_p2_carry__6_i_2_n_0\
    );
\sub13_i_i_fu_312_p2_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_loc_read_reg_845(29),
      O => \sub13_i_i_fu_312_p2_carry__6_i_3_n_0\
    );
sub13_i_i_fu_312_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(4),
      O => sub13_i_i_fu_312_p2_carry_i_1_n_0
    );
sub13_i_i_fu_312_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(3),
      O => sub13_i_i_fu_312_p2_carry_i_2_n_0
    );
sub13_i_i_fu_312_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(2),
      O => sub13_i_i_fu_312_p2_carry_i_3_n_0
    );
sub13_i_i_fu_312_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => empty_reg_851(1),
      O => sub13_i_i_fu_312_p2_carry_i_4_n_0
    );
\sub13_i_i_reg_912[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cols_loc_read_reg_845(0),
      O => \sub13_i_i_reg_912[0]_i_1_n_0\
    );
\sub13_i_i_reg_912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \sub13_i_i_reg_912[0]_i_1_n_0\,
      Q => sub13_i_i_reg_912(0),
      R => '0'
    );
\sub13_i_i_reg_912_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(10),
      Q => sub13_i_i_reg_912(10),
      R => '0'
    );
\sub13_i_i_reg_912_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(11),
      Q => sub13_i_i_reg_912(11),
      R => '0'
    );
\sub13_i_i_reg_912_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(12),
      Q => sub13_i_i_reg_912(12),
      R => '0'
    );
\sub13_i_i_reg_912_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(13),
      Q => sub13_i_i_reg_912(13),
      R => '0'
    );
\sub13_i_i_reg_912_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(14),
      Q => sub13_i_i_reg_912(14),
      R => '0'
    );
\sub13_i_i_reg_912_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(15),
      Q => sub13_i_i_reg_912(15),
      R => '0'
    );
\sub13_i_i_reg_912_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(16),
      Q => sub13_i_i_reg_912(16),
      R => '0'
    );
\sub13_i_i_reg_912_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(17),
      Q => sub13_i_i_reg_912(17),
      R => '0'
    );
\sub13_i_i_reg_912_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(18),
      Q => sub13_i_i_reg_912(18),
      R => '0'
    );
\sub13_i_i_reg_912_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(19),
      Q => sub13_i_i_reg_912(19),
      R => '0'
    );
\sub13_i_i_reg_912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(1),
      Q => sub13_i_i_reg_912(1),
      R => '0'
    );
\sub13_i_i_reg_912_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(20),
      Q => sub13_i_i_reg_912(20),
      R => '0'
    );
\sub13_i_i_reg_912_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(21),
      Q => sub13_i_i_reg_912(21),
      R => '0'
    );
\sub13_i_i_reg_912_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(22),
      Q => sub13_i_i_reg_912(22),
      R => '0'
    );
\sub13_i_i_reg_912_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(23),
      Q => sub13_i_i_reg_912(23),
      R => '0'
    );
\sub13_i_i_reg_912_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(24),
      Q => sub13_i_i_reg_912(24),
      R => '0'
    );
\sub13_i_i_reg_912_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(25),
      Q => sub13_i_i_reg_912(25),
      R => '0'
    );
\sub13_i_i_reg_912_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(26),
      Q => sub13_i_i_reg_912(26),
      R => '0'
    );
\sub13_i_i_reg_912_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(27),
      Q => sub13_i_i_reg_912(27),
      R => '0'
    );
\sub13_i_i_reg_912_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(28),
      Q => sub13_i_i_reg_912(28),
      R => '0'
    );
\sub13_i_i_reg_912_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(29),
      Q => sub13_i_i_reg_912(29),
      R => '0'
    );
\sub13_i_i_reg_912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(2),
      Q => sub13_i_i_reg_912(2),
      R => '0'
    );
\sub13_i_i_reg_912_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(30),
      Q => sub13_i_i_reg_912(30),
      R => '0'
    );
\sub13_i_i_reg_912_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(31),
      Q => sub13_i_i_reg_912(31),
      R => '0'
    );
\sub13_i_i_reg_912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(3),
      Q => sub13_i_i_reg_912(3),
      R => '0'
    );
\sub13_i_i_reg_912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(4),
      Q => sub13_i_i_reg_912(4),
      R => '0'
    );
\sub13_i_i_reg_912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(5),
      Q => sub13_i_i_reg_912(5),
      R => '0'
    );
\sub13_i_i_reg_912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(6),
      Q => sub13_i_i_reg_912(6),
      R => '0'
    );
\sub13_i_i_reg_912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(7),
      Q => sub13_i_i_reg_912(7),
      R => '0'
    );
\sub13_i_i_reg_912_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(8),
      Q => sub13_i_i_reg_912(8),
      R => '0'
    );
\sub13_i_i_reg_912_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_312_p2(9),
      Q => sub13_i_i_reg_912(9),
      R => '0'
    );
sub_ln238_fu_215_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln238_fu_215_p2_carry_n_0,
      CO(2) => sub_ln238_fu_215_p2_carry_n_1,
      CO(1) => sub_ln238_fu_215_p2_carry_n_2,
      CO(0) => sub_ln238_fu_215_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => cols_reg_861(3 downto 0),
      O(3 downto 0) => sub_ln238_fu_215_p2(3 downto 0),
      S(3) => sub_ln238_fu_215_p2_carry_i_1_n_0,
      S(2) => sub_ln238_fu_215_p2_carry_i_2_n_0,
      S(1) => sub_ln238_fu_215_p2_carry_i_3_n_0,
      S(0) => sub_ln238_fu_215_p2_carry_i_4_n_0
    );
\sub_ln238_fu_215_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln238_fu_215_p2_carry_n_0,
      CO(3) => \sub_ln238_fu_215_p2_carry__0_n_0\,
      CO(2) => \sub_ln238_fu_215_p2_carry__0_n_1\,
      CO(1) => \sub_ln238_fu_215_p2_carry__0_n_2\,
      CO(0) => \sub_ln238_fu_215_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_861(7 downto 4),
      O(3 downto 0) => sub_ln238_fu_215_p2(7 downto 4),
      S(3) => \sub_ln238_fu_215_p2_carry__0_i_1_n_0\,
      S(2) => \sub_ln238_fu_215_p2_carry__0_i_2_n_0\,
      S(1) => \sub_ln238_fu_215_p2_carry__0_i_3_n_0\,
      S(0) => \sub_ln238_fu_215_p2_carry__0_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(7),
      I1 => empty_reg_851(7),
      O => \sub_ln238_fu_215_p2_carry__0_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(6),
      I1 => empty_reg_851(6),
      O => \sub_ln238_fu_215_p2_carry__0_i_2_n_0\
    );
\sub_ln238_fu_215_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(5),
      I1 => empty_reg_851(5),
      O => \sub_ln238_fu_215_p2_carry__0_i_3_n_0\
    );
\sub_ln238_fu_215_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(4),
      I1 => empty_reg_851(4),
      O => \sub_ln238_fu_215_p2_carry__0_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln238_fu_215_p2_carry__0_n_0\,
      CO(3) => \sub_ln238_fu_215_p2_carry__1_n_0\,
      CO(2) => \sub_ln238_fu_215_p2_carry__1_n_1\,
      CO(1) => \sub_ln238_fu_215_p2_carry__1_n_2\,
      CO(0) => \sub_ln238_fu_215_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_861(11 downto 8),
      O(3 downto 0) => sub_ln238_fu_215_p2(11 downto 8),
      S(3) => \sub_ln238_fu_215_p2_carry__1_i_1_n_0\,
      S(2) => \sub_ln238_fu_215_p2_carry__1_i_2_n_0\,
      S(1) => \sub_ln238_fu_215_p2_carry__1_i_3_n_0\,
      S(0) => \sub_ln238_fu_215_p2_carry__1_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(11),
      I1 => empty_reg_851(11),
      O => \sub_ln238_fu_215_p2_carry__1_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(10),
      I1 => empty_reg_851(10),
      O => \sub_ln238_fu_215_p2_carry__1_i_2_n_0\
    );
\sub_ln238_fu_215_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(9),
      I1 => empty_reg_851(9),
      O => \sub_ln238_fu_215_p2_carry__1_i_3_n_0\
    );
\sub_ln238_fu_215_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(8),
      I1 => empty_reg_851(8),
      O => \sub_ln238_fu_215_p2_carry__1_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln238_fu_215_p2_carry__1_n_0\,
      CO(3) => \sub_ln238_fu_215_p2_carry__2_n_0\,
      CO(2) => \sub_ln238_fu_215_p2_carry__2_n_1\,
      CO(1) => \sub_ln238_fu_215_p2_carry__2_n_2\,
      CO(0) => \sub_ln238_fu_215_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_861(15 downto 12),
      O(3 downto 0) => sub_ln238_fu_215_p2(15 downto 12),
      S(3) => \sub_ln238_fu_215_p2_carry__2_i_1_n_0\,
      S(2) => \sub_ln238_fu_215_p2_carry__2_i_2_n_0\,
      S(1) => \sub_ln238_fu_215_p2_carry__2_i_3_n_0\,
      S(0) => \sub_ln238_fu_215_p2_carry__2_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(15),
      I1 => empty_reg_851(15),
      O => \sub_ln238_fu_215_p2_carry__2_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(14),
      I1 => empty_reg_851(14),
      O => \sub_ln238_fu_215_p2_carry__2_i_2_n_0\
    );
\sub_ln238_fu_215_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(13),
      I1 => empty_reg_851(13),
      O => \sub_ln238_fu_215_p2_carry__2_i_3_n_0\
    );
\sub_ln238_fu_215_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(12),
      I1 => empty_reg_851(12),
      O => \sub_ln238_fu_215_p2_carry__2_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln238_fu_215_p2_carry__2_n_0\,
      CO(3) => \sub_ln238_fu_215_p2_carry__3_n_0\,
      CO(2) => \sub_ln238_fu_215_p2_carry__3_n_1\,
      CO(1) => \sub_ln238_fu_215_p2_carry__3_n_2\,
      CO(0) => \sub_ln238_fu_215_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_861(19 downto 16),
      O(3 downto 0) => sub_ln238_fu_215_p2(19 downto 16),
      S(3) => \sub_ln238_fu_215_p2_carry__3_i_1_n_0\,
      S(2) => \sub_ln238_fu_215_p2_carry__3_i_2_n_0\,
      S(1) => \sub_ln238_fu_215_p2_carry__3_i_3_n_0\,
      S(0) => \sub_ln238_fu_215_p2_carry__3_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(19),
      I1 => empty_reg_851(19),
      O => \sub_ln238_fu_215_p2_carry__3_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(18),
      I1 => empty_reg_851(18),
      O => \sub_ln238_fu_215_p2_carry__3_i_2_n_0\
    );
\sub_ln238_fu_215_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(17),
      I1 => empty_reg_851(17),
      O => \sub_ln238_fu_215_p2_carry__3_i_3_n_0\
    );
\sub_ln238_fu_215_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(16),
      I1 => empty_reg_851(16),
      O => \sub_ln238_fu_215_p2_carry__3_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln238_fu_215_p2_carry__3_n_0\,
      CO(3) => \sub_ln238_fu_215_p2_carry__4_n_0\,
      CO(2) => \sub_ln238_fu_215_p2_carry__4_n_1\,
      CO(1) => \sub_ln238_fu_215_p2_carry__4_n_2\,
      CO(0) => \sub_ln238_fu_215_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_861(23 downto 20),
      O(3 downto 0) => sub_ln238_fu_215_p2(23 downto 20),
      S(3) => \sub_ln238_fu_215_p2_carry__4_i_1_n_0\,
      S(2) => \sub_ln238_fu_215_p2_carry__4_i_2_n_0\,
      S(1) => \sub_ln238_fu_215_p2_carry__4_i_3_n_0\,
      S(0) => \sub_ln238_fu_215_p2_carry__4_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(23),
      I1 => empty_reg_851(23),
      O => \sub_ln238_fu_215_p2_carry__4_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(22),
      I1 => empty_reg_851(22),
      O => \sub_ln238_fu_215_p2_carry__4_i_2_n_0\
    );
\sub_ln238_fu_215_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(21),
      I1 => empty_reg_851(21),
      O => \sub_ln238_fu_215_p2_carry__4_i_3_n_0\
    );
\sub_ln238_fu_215_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(20),
      I1 => empty_reg_851(20),
      O => \sub_ln238_fu_215_p2_carry__4_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln238_fu_215_p2_carry__4_n_0\,
      CO(3) => \sub_ln238_fu_215_p2_carry__5_n_0\,
      CO(2) => \sub_ln238_fu_215_p2_carry__5_n_1\,
      CO(1) => \sub_ln238_fu_215_p2_carry__5_n_2\,
      CO(0) => \sub_ln238_fu_215_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => cols_reg_861(27 downto 24),
      O(3 downto 0) => sub_ln238_fu_215_p2(27 downto 24),
      S(3) => \sub_ln238_fu_215_p2_carry__5_i_1_n_0\,
      S(2) => \sub_ln238_fu_215_p2_carry__5_i_2_n_0\,
      S(1) => \sub_ln238_fu_215_p2_carry__5_i_3_n_0\,
      S(0) => \sub_ln238_fu_215_p2_carry__5_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(27),
      I1 => empty_reg_851(27),
      O => \sub_ln238_fu_215_p2_carry__5_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(26),
      I1 => empty_reg_851(26),
      O => \sub_ln238_fu_215_p2_carry__5_i_2_n_0\
    );
\sub_ln238_fu_215_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(25),
      I1 => empty_reg_851(25),
      O => \sub_ln238_fu_215_p2_carry__5_i_3_n_0\
    );
\sub_ln238_fu_215_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(24),
      I1 => empty_reg_851(24),
      O => \sub_ln238_fu_215_p2_carry__5_i_4_n_0\
    );
\sub_ln238_fu_215_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln238_fu_215_p2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_sub_ln238_fu_215_p2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln238_fu_215_p2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln238_fu_215_p2(28),
      S(3 downto 1) => B"000",
      S(0) => \sub_ln238_fu_215_p2_carry__6_i_1_n_0\
    );
\sub_ln238_fu_215_p2_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(28),
      I1 => empty_reg_851(28),
      O => \sub_ln238_fu_215_p2_carry__6_i_1_n_0\
    );
sub_ln238_fu_215_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(3),
      I1 => empty_reg_851(3),
      O => sub_ln238_fu_215_p2_carry_i_1_n_0
    );
sub_ln238_fu_215_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(2),
      I1 => empty_reg_851(2),
      O => sub_ln238_fu_215_p2_carry_i_2_n_0
    );
sub_ln238_fu_215_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(1),
      I1 => empty_reg_851(1),
      O => sub_ln238_fu_215_p2_carry_i_3_n_0
    );
sub_ln238_fu_215_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => cols_reg_861(0),
      I1 => cols_loc_read_reg_845(0),
      O => sub_ln238_fu_215_p2_carry_i_4_n_0
    );
\sub_ln238_reg_866_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(0),
      Q => shl_ln_fu_287_p3(3),
      R => '0'
    );
\sub_ln238_reg_866_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(10),
      Q => shl_ln_fu_287_p3(13),
      R => '0'
    );
\sub_ln238_reg_866_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(11),
      Q => shl_ln_fu_287_p3(14),
      R => '0'
    );
\sub_ln238_reg_866_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(12),
      Q => shl_ln_fu_287_p3(15),
      R => '0'
    );
\sub_ln238_reg_866_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(13),
      Q => shl_ln_fu_287_p3(16),
      R => '0'
    );
\sub_ln238_reg_866_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(14),
      Q => shl_ln_fu_287_p3(17),
      R => '0'
    );
\sub_ln238_reg_866_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(15),
      Q => shl_ln_fu_287_p3(18),
      R => '0'
    );
\sub_ln238_reg_866_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(16),
      Q => shl_ln_fu_287_p3(19),
      R => '0'
    );
\sub_ln238_reg_866_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(17),
      Q => shl_ln_fu_287_p3(20),
      R => '0'
    );
\sub_ln238_reg_866_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(18),
      Q => shl_ln_fu_287_p3(21),
      R => '0'
    );
\sub_ln238_reg_866_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(19),
      Q => shl_ln_fu_287_p3(22),
      R => '0'
    );
\sub_ln238_reg_866_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(1),
      Q => shl_ln_fu_287_p3(4),
      R => '0'
    );
\sub_ln238_reg_866_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(20),
      Q => shl_ln_fu_287_p3(23),
      R => '0'
    );
\sub_ln238_reg_866_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(21),
      Q => shl_ln_fu_287_p3(24),
      R => '0'
    );
\sub_ln238_reg_866_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(22),
      Q => shl_ln_fu_287_p3(25),
      R => '0'
    );
\sub_ln238_reg_866_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(23),
      Q => shl_ln_fu_287_p3(26),
      R => '0'
    );
\sub_ln238_reg_866_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(24),
      Q => shl_ln_fu_287_p3(27),
      R => '0'
    );
\sub_ln238_reg_866_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(25),
      Q => shl_ln_fu_287_p3(28),
      R => '0'
    );
\sub_ln238_reg_866_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(26),
      Q => shl_ln_fu_287_p3(29),
      R => '0'
    );
\sub_ln238_reg_866_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(27),
      Q => shl_ln_fu_287_p3(30),
      R => '0'
    );
\sub_ln238_reg_866_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(28),
      Q => shl_ln_fu_287_p3(31),
      R => '0'
    );
\sub_ln238_reg_866_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(2),
      Q => shl_ln_fu_287_p3(5),
      R => '0'
    );
\sub_ln238_reg_866_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(3),
      Q => shl_ln_fu_287_p3(6),
      R => '0'
    );
\sub_ln238_reg_866_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(4),
      Q => shl_ln_fu_287_p3(7),
      R => '0'
    );
\sub_ln238_reg_866_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(5),
      Q => shl_ln_fu_287_p3(8),
      R => '0'
    );
\sub_ln238_reg_866_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(6),
      Q => shl_ln_fu_287_p3(9),
      R => '0'
    );
\sub_ln238_reg_866_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(7),
      Q => shl_ln_fu_287_p3(10),
      R => '0'
    );
\sub_ln238_reg_866_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(8),
      Q => shl_ln_fu_287_p3(11),
      R => '0'
    );
\sub_ln238_reg_866_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln238_fu_215_p2(9),
      Q => shl_ln_fu_287_p3(12),
      R => '0'
    );
\sub_ln289_reg_947[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(0),
      I1 => valid_bits_fu_106(0),
      I2 => valid_bits_2_reg_1032(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(0)
    );
\sub_ln289_reg_947[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln276_fu_373_p2,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => icmp_ln251_reg_922,
      O => sub_ln289_reg_9470
    );
\sub_ln289_reg_947_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => sel0(0),
      Q => sub_ln289_reg_947(0),
      R => '0'
    );
\sub_ln289_reg_947_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[7]_i_1_n_6\,
      Q => sub_ln289_reg_947(10),
      R => '0'
    );
\sub_ln289_reg_947_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[7]_i_1_n_5\,
      Q => sub_ln289_reg_947(11),
      R => '0'
    );
\sub_ln289_reg_947_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[7]_i_1_n_4\,
      Q => sub_ln289_reg_947(12),
      R => '0'
    );
\sub_ln289_reg_947_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[11]_i_1_n_7\,
      Q => sub_ln289_reg_947(13),
      R => '0'
    );
\sub_ln289_reg_947_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[11]_i_1_n_6\,
      Q => sub_ln289_reg_947(14),
      R => '0'
    );
\sub_ln289_reg_947_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[11]_i_1_n_5\,
      Q => sub_ln289_reg_947(15),
      R => '0'
    );
\sub_ln289_reg_947_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[11]_i_1_n_4\,
      Q => sub_ln289_reg_947(16),
      R => '0'
    );
\sub_ln289_reg_947_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[15]_i_1_n_7\,
      Q => sub_ln289_reg_947(17),
      R => '0'
    );
\sub_ln289_reg_947_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[15]_i_1_n_6\,
      Q => sub_ln289_reg_947(18),
      R => '0'
    );
\sub_ln289_reg_947_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[15]_i_1_n_5\,
      Q => sub_ln289_reg_947(19),
      R => '0'
    );
\sub_ln289_reg_947_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_7\,
      Q => sub_ln289_reg_947(1),
      R => '0'
    );
\sub_ln289_reg_947_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[15]_i_1_n_4\,
      Q => sub_ln289_reg_947(20),
      R => '0'
    );
\sub_ln289_reg_947_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[19]_i_1_n_7\,
      Q => sub_ln289_reg_947(21),
      R => '0'
    );
\sub_ln289_reg_947_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[19]_i_1_n_6\,
      Q => sub_ln289_reg_947(22),
      R => '0'
    );
\sub_ln289_reg_947_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[19]_i_1_n_5\,
      Q => sub_ln289_reg_947(23),
      R => '0'
    );
\sub_ln289_reg_947_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[19]_i_1_n_4\,
      Q => sub_ln289_reg_947(24),
      R => '0'
    );
\sub_ln289_reg_947_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[23]_i_1_n_7\,
      Q => sub_ln289_reg_947(25),
      R => '0'
    );
\sub_ln289_reg_947_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[23]_i_1_n_6\,
      Q => sub_ln289_reg_947(26),
      R => '0'
    );
\sub_ln289_reg_947_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[23]_i_1_n_5\,
      Q => sub_ln289_reg_947(27),
      R => '0'
    );
\sub_ln289_reg_947_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[23]_i_1_n_4\,
      Q => sub_ln289_reg_947(28),
      R => '0'
    );
\sub_ln289_reg_947_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[26]_i_1_n_7\,
      Q => sub_ln289_reg_947(29),
      R => '0'
    );
\sub_ln289_reg_947_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_6\,
      Q => sub_ln289_reg_947(2),
      R => '0'
    );
\sub_ln289_reg_947_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[26]_i_1_n_6\,
      Q => sub_ln289_reg_947(30),
      R => '0'
    );
\sub_ln289_reg_947_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[26]_i_1_n_5\,
      Q => sub_ln289_reg_947(31),
      R => '0'
    );
\sub_ln289_reg_947_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_5\,
      Q => sub_ln289_reg_947(3),
      R => '0'
    );
\sub_ln289_reg_947_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_4\,
      Q => sub_ln289_reg_947(4),
      R => '0'
    );
\sub_ln289_reg_947_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[3]_i_1_n_7\,
      Q => sub_ln289_reg_947(5),
      R => '0'
    );
\sub_ln289_reg_947_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[3]_i_1_n_6\,
      Q => sub_ln289_reg_947(6),
      R => '0'
    );
\sub_ln289_reg_947_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[3]_i_1_n_5\,
      Q => sub_ln289_reg_947(7),
      R => '0'
    );
\sub_ln289_reg_947_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[3]_i_1_n_4\,
      Q => sub_ln289_reg_947(8),
      R => '0'
    );
\sub_ln289_reg_947_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln289_reg_9470,
      D => \tmp_6_reg_981_reg[7]_i_1_n_7\,
      Q => sub_ln289_reg_947(9),
      R => '0'
    );
\sub_ln414_5_reg_1077[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => valid_bits_2_reg_1032(0),
      O => \sub_ln414_5_reg_1077[0]_i_1_n_0\
    );
\sub_ln414_5_reg_1077[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => valid_bits_2_reg_1032(1),
      O => \sub_ln414_5_reg_1077[1]_i_1_n_0\
    );
\sub_ln414_5_reg_1077[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => valid_bits_2_reg_1032(2),
      O => \sub_ln414_5_reg_1077[2]_i_1_n_0\
    );
\sub_ln414_5_reg_1077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln414_5_reg_1077[0]_i_1_n_0\,
      Q => sub_ln414_5_reg_1077(0),
      R => '0'
    );
\sub_ln414_5_reg_1077_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln414_5_reg_1077[1]_i_1_n_0\,
      Q => sub_ln414_5_reg_1077(1),
      R => '0'
    );
\sub_ln414_5_reg_1077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln414_5_reg_1077[2]_i_1_n_0\,
      Q => sub_ln414_5_reg_1077(2),
      R => '0'
    );
\sub_ln414_5_reg_1077_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => valid_bits_load_reg_1003(3),
      Q => sub_ln414_5_reg_1077(3),
      R => '0'
    );
\sub_ln414_6_reg_1138[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln414_reg_1069_pp0_iter4_reg,
      I1 => trunc_ln414_reg_1018_pp0_iter4_reg(0),
      O => \sub_ln414_6_reg_1138[0]_i_1_n_0\
    );
\sub_ln414_6_reg_1138[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln414_reg_1069_pp0_iter4_reg,
      I1 => trunc_ln414_reg_1018_pp0_iter4_reg(1),
      O => \sub_ln414_6_reg_1138[1]_i_1_n_0\
    );
\sub_ln414_6_reg_1138[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln414_reg_1069_pp0_iter4_reg,
      I1 => trunc_ln414_reg_1018_pp0_iter4_reg(2),
      O => \sub_ln414_6_reg_1138[2]_i_1_n_0\
    );
\sub_ln414_6_reg_1138[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln251_reg_922_pp0_iter4_reg,
      I1 => icmp_ln276_reg_938_pp0_iter4_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => out_V_reg_11330
    );
\sub_ln414_6_reg_1138[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter4_reg(3),
      I1 => icmp_ln414_reg_1069_pp0_iter4_reg,
      I2 => trunc_ln414_4_reg_1026_pp0_iter4_reg_reg,
      O => select_ln414_fu_725_p3(3)
    );
\sub_ln414_6_reg_1138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => \sub_ln414_6_reg_1138[0]_i_1_n_0\,
      Q => sub_ln414_6_reg_1138(0),
      R => '0'
    );
\sub_ln414_6_reg_1138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => \sub_ln414_6_reg_1138[1]_i_1_n_0\,
      Q => sub_ln414_6_reg_1138(1),
      R => '0'
    );
\sub_ln414_6_reg_1138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => \sub_ln414_6_reg_1138[2]_i_1_n_0\,
      Q => sub_ln414_6_reg_1138(2),
      R => '0'
    );
\sub_ln414_6_reg_1138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => out_V_reg_11330,
      D => select_ln414_fu_725_p3(3),
      Q => sub_ln414_6_reg_1138(3),
      R => '0'
    );
\sub_ln414_reg_1123[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter3_reg(0),
      I1 => trunc_ln414_reg_1018_pp0_iter3_reg(1),
      O => \sub_ln414_reg_1123[1]_i_1_n_0\
    );
\sub_ln414_reg_1123[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter3_reg(0),
      I1 => trunc_ln414_reg_1018_pp0_iter3_reg(1),
      I2 => trunc_ln414_reg_1018_pp0_iter3_reg(2),
      O => \sub_ln414_reg_1123[2]_i_1_n_0\
    );
\sub_ln414_reg_1123[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => icmp_ln277_reg_971_pp0_iter3_reg,
      I1 => icmp_ln251_reg_922_pp0_iter3_reg,
      I2 => icmp_ln276_reg_938_pp0_iter3_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => lshr_ln674_reg_11180
    );
\sub_ln414_reg_1123[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => trunc_ln414_reg_1018_pp0_iter3_reg(2),
      I1 => trunc_ln414_reg_1018_pp0_iter3_reg(1),
      I2 => trunc_ln414_reg_1018_pp0_iter3_reg(0),
      I3 => trunc_ln414_reg_1018_pp0_iter3_reg(3),
      O => \sub_ln414_reg_1123[3]_i_2_n_0\
    );
\sub_ln414_reg_1123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => trunc_ln414_reg_1018_pp0_iter3_reg(0),
      Q => sub_ln414_reg_1123(0),
      R => '0'
    );
\sub_ln414_reg_1123_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => \sub_ln414_reg_1123[1]_i_1_n_0\,
      Q => sub_ln414_reg_1123(1),
      R => '0'
    );
\sub_ln414_reg_1123_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => \sub_ln414_reg_1123[2]_i_1_n_0\,
      Q => sub_ln414_reg_1123(2),
      R => '0'
    );
\sub_ln414_reg_1123_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln674_reg_11180,
      D => \sub_ln414_reg_1123[3]_i_2_n_0\,
      Q => sub_ln414_reg_1123(3),
      R => '0'
    );
sub_ln674_10_fu_596_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln674_10_fu_596_p2_carry_n_0,
      CO(2) => sub_ln674_10_fu_596_p2_carry_n_1,
      CO(1) => sub_ln674_10_fu_596_p2_carry_n_2,
      CO(0) => sub_ln674_10_fu_596_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => sub_ln674_10_fu_596_p2_carry_i_1_n_0,
      DI(2) => sub_ln674_10_fu_596_p2_carry_i_2_n_0,
      DI(1) => sub_ln674_10_fu_596_p2_carry_i_3_n_0,
      DI(0) => sub_ln674_10_fu_596_p2_carry_i_4_n_0,
      O(3 downto 0) => sub_ln674_10_fu_596_p2(3 downto 0),
      S(3) => sub_ln674_10_fu_596_p2_carry_i_5_n_0,
      S(2) => sub_ln674_10_fu_596_p2_carry_i_6_n_0,
      S(1) => sub_ln674_10_fu_596_p2_carry_i_7_n_0,
      S(0) => sub_ln674_10_fu_596_p2_carry_i_8_n_0
    );
\sub_ln674_10_fu_596_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln674_10_fu_596_p2_carry_n_0,
      CO(3 downto 1) => \NLW_sub_ln674_10_fu_596_p2_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \sub_ln674_10_fu_596_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sub_ln674_10_fu_596_p2_carry__0_i_1_n_0\,
      O(3 downto 2) => \NLW_sub_ln674_10_fu_596_p2_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln674_10_fu_596_p2(5 downto 4),
      S(3 downto 2) => B"00",
      S(1) => \sub_ln674_10_fu_596_p2_carry__0_i_2_n_0\,
      S(0) => \sub_ln674_10_fu_596_p2_carry__0_i_3_n_0\
    );
\sub_ln674_10_fu_596_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(4),
      I1 => icmp_ln674_1_reg_1037,
      I2 => trunc_ln674_2_reg_952_pp0_iter2_reg(4),
      O => \sub_ln674_10_fu_596_p2_carry__0_i_1_n_0\
    );
\sub_ln674_10_fu_596_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => trunc_ln674_2_reg_952_pp0_iter2_reg(5),
      I1 => trunc_ln674_3_reg_960_pp0_iter2_reg(5),
      O => \sub_ln674_10_fu_596_p2_carry__0_i_2_n_0\
    );
\sub_ln674_10_fu_596_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(4),
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(4),
      O => \sub_ln674_10_fu_596_p2_carry__0_i_3_n_0\
    );
sub_ln674_10_fu_596_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(3),
      I1 => icmp_ln674_1_reg_1037,
      I2 => trunc_ln674_2_reg_952_pp0_iter2_reg(3),
      O => sub_ln674_10_fu_596_p2_carry_i_1_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(2),
      I1 => icmp_ln674_1_reg_1037,
      I2 => trunc_ln674_2_reg_952_pp0_iter2_reg(2),
      O => sub_ln674_10_fu_596_p2_carry_i_2_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(1),
      I1 => icmp_ln674_1_reg_1037,
      I2 => trunc_ln674_2_reg_952_pp0_iter2_reg(1),
      O => sub_ln674_10_fu_596_p2_carry_i_3_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(0),
      I1 => icmp_ln674_1_reg_1037,
      I2 => trunc_ln674_2_reg_952_pp0_iter2_reg(0),
      O => sub_ln674_10_fu_596_p2_carry_i_4_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(3),
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(3),
      O => sub_ln674_10_fu_596_p2_carry_i_5_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(2),
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(2),
      O => sub_ln674_10_fu_596_p2_carry_i_6_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(1),
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(1),
      O => sub_ln674_10_fu_596_p2_carry_i_7_n_0
    );
sub_ln674_10_fu_596_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln674_3_reg_960_pp0_iter2_reg(0),
      I1 => trunc_ln674_2_reg_952_pp0_iter2_reg(0),
      O => sub_ln674_10_fu_596_p2_carry_i_8_n_0
    );
\sub_ln674_10_reg_1092[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln276_reg_938_pp0_iter2_reg,
      I1 => icmp_ln251_reg_922_pp0_iter2_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => select_ln674_6_reg_10820
    );
\sub_ln674_10_reg_1092_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092(0),
      Q => sub_ln674_10_reg_1092_pp0_iter4_reg(0),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092(1),
      Q => sub_ln674_10_reg_1092_pp0_iter4_reg(1),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092(2),
      Q => sub_ln674_10_reg_1092_pp0_iter4_reg(2),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092(3),
      Q => sub_ln674_10_reg_1092_pp0_iter4_reg(3),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092(4),
      Q => sub_ln674_10_reg_1092_pp0_iter4_reg(4),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092(5),
      Q => sub_ln674_10_reg_1092_pp0_iter4_reg(5),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092_pp0_iter4_reg(0),
      Q => sub_ln674_10_reg_1092_pp0_iter5_reg(0),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092_pp0_iter4_reg(1),
      Q => sub_ln674_10_reg_1092_pp0_iter5_reg(1),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092_pp0_iter4_reg(2),
      Q => sub_ln674_10_reg_1092_pp0_iter5_reg(2),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092_pp0_iter4_reg(3),
      Q => sub_ln674_10_reg_1092_pp0_iter5_reg(3),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092_pp0_iter4_reg(4),
      Q => sub_ln674_10_reg_1092_pp0_iter5_reg(4),
      R => '0'
    );
\sub_ln674_10_reg_1092_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_10_reg_1092_pp0_iter4_reg(5),
      Q => sub_ln674_10_reg_1092_pp0_iter5_reg(5),
      R => '0'
    );
\sub_ln674_10_reg_1092_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => sub_ln674_10_fu_596_p2(0),
      Q => sub_ln674_10_reg_1092(0),
      R => '0'
    );
\sub_ln674_10_reg_1092_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => sub_ln674_10_fu_596_p2(1),
      Q => sub_ln674_10_reg_1092(1),
      R => '0'
    );
\sub_ln674_10_reg_1092_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => sub_ln674_10_fu_596_p2(2),
      Q => sub_ln674_10_reg_1092(2),
      R => '0'
    );
\sub_ln674_10_reg_1092_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => sub_ln674_10_fu_596_p2(3),
      Q => sub_ln674_10_reg_1092(3),
      R => '0'
    );
\sub_ln674_10_reg_1092_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => sub_ln674_10_fu_596_p2(4),
      Q => sub_ln674_10_reg_1092(4),
      R => '0'
    );
\sub_ln674_10_reg_1092_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => select_ln674_6_reg_10820,
      D => sub_ln674_10_fu_596_p2(5),
      Q => sub_ln674_10_reg_1092(5),
      R => '0'
    );
\sub_ln674_11_reg_1064[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln674_4_reg_1013(0),
      O => \sub_ln674_11_reg_1064[0]_i_1_n_0\
    );
\sub_ln674_11_reg_1064[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln674_4_reg_1013(1),
      O => \sub_ln674_11_reg_1064[1]_i_1_n_0\
    );
\sub_ln674_11_reg_1064[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln674_4_reg_1013(2),
      O => \sub_ln674_11_reg_1064[2]_i_1_n_0\
    );
\sub_ln674_11_reg_1064[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln674_4_reg_1013(4),
      O => \sub_ln674_11_reg_1064[4]_i_1_n_0\
    );
\sub_ln674_11_reg_1064_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln674_11_reg_1064[0]_i_1_n_0\,
      Q => sub_ln674_11_reg_1064(0),
      R => '0'
    );
\sub_ln674_11_reg_1064_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln674_11_reg_1064[1]_i_1_n_0\,
      Q => sub_ln674_11_reg_1064(1),
      R => '0'
    );
\sub_ln674_11_reg_1064_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln674_11_reg_1064[2]_i_1_n_0\,
      Q => sub_ln674_11_reg_1064(2),
      R => '0'
    );
\sub_ln674_11_reg_1064_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => trunc_ln674_4_reg_1013(3),
      Q => sub_ln674_11_reg_1064(3),
      R => '0'
    );
\sub_ln674_11_reg_1064_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => \sub_ln674_11_reg_1064[4]_i_1_n_0\,
      Q => sub_ln674_11_reg_1064(4),
      R => '0'
    );
\sub_ln674_11_reg_1064_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_13_in,
      D => trunc_ln674_4_reg_1013(5),
      Q => sub_ln674_11_reg_1064(5),
      R => '0'
    );
\sub_ln674_6_reg_1097[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => icmp_ln674_reg_1044,
      I1 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      I2 => trunc_ln674_reg_986_pp0_iter2_reg(1),
      O => \sub_ln674_6_reg_1097[1]_i_1_n_0\
    );
\sub_ln674_6_reg_1097[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D52A"
    )
        port map (
      I0 => icmp_ln674_reg_1044,
      I1 => trunc_ln674_reg_986_pp0_iter2_reg(1),
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      I3 => trunc_ln674_reg_986_pp0_iter2_reg(2),
      O => \sub_ln674_6_reg_1097[2]_i_1_n_0\
    );
\sub_ln674_6_reg_1097[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5552AAA"
    )
        port map (
      I0 => icmp_ln674_reg_1044,
      I1 => trunc_ln674_reg_986_pp0_iter2_reg(2),
      I2 => trunc_ln674_reg_986_pp0_iter2_reg(1),
      I3 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      I4 => trunc_ln674_reg_986_pp0_iter2_reg(3),
      O => \sub_ln674_6_reg_1097[3]_i_1_n_0\
    );
\sub_ln674_6_reg_1097[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D55555552AAAAAAA"
    )
        port map (
      I0 => icmp_ln674_reg_1044,
      I1 => trunc_ln674_reg_986_pp0_iter2_reg(3),
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      I3 => trunc_ln674_reg_986_pp0_iter2_reg(1),
      I4 => trunc_ln674_reg_986_pp0_iter2_reg(2),
      I5 => trunc_ln674_reg_986_pp0_iter2_reg(4),
      O => \sub_ln674_6_reg_1097[4]_i_1_n_0\
    );
\sub_ln674_6_reg_1097[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => icmp_ln277_reg_971_pp0_iter2_reg,
      I1 => icmp_ln276_reg_938_pp0_iter2_reg,
      I2 => icmp_ln251_reg_922_pp0_iter2_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => sub_ln674_6_reg_10970
    );
\sub_ln674_6_reg_1097[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D5552AAA"
    )
        port map (
      I0 => icmp_ln674_reg_1044,
      I1 => trunc_ln674_reg_986_pp0_iter2_reg(4),
      I2 => trunc_ln674_reg_986_pp0_iter2_reg(3),
      I3 => \sub_ln674_6_reg_1097[5]_i_3_n_0\,
      I4 => trunc_ln674_reg_986_pp0_iter2_reg(5),
      O => select_ln674_fu_612_p3(5)
    );
\sub_ln674_6_reg_1097[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => trunc_ln674_reg_986_pp0_iter2_reg(2),
      I1 => trunc_ln674_reg_986_pp0_iter2_reg(1),
      I2 => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      O => \sub_ln674_6_reg_1097[5]_i_3_n_0\
    );
\sub_ln674_6_reg_1097_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_6_reg_1097(0),
      Q => sub_ln674_6_reg_1097_pp0_iter4_reg(0),
      R => '0'
    );
\sub_ln674_6_reg_1097_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_6_reg_1097(1),
      Q => sub_ln674_6_reg_1097_pp0_iter4_reg(1),
      R => '0'
    );
\sub_ln674_6_reg_1097_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_6_reg_1097(2),
      Q => sub_ln674_6_reg_1097_pp0_iter4_reg(2),
      R => '0'
    );
\sub_ln674_6_reg_1097_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_6_reg_1097(3),
      Q => sub_ln674_6_reg_1097_pp0_iter4_reg(3),
      R => '0'
    );
\sub_ln674_6_reg_1097_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_6_reg_1097(4),
      Q => sub_ln674_6_reg_1097_pp0_iter4_reg(4),
      R => '0'
    );
\sub_ln674_6_reg_1097_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln674_6_reg_1097(5),
      Q => sub_ln674_6_reg_1097_pp0_iter4_reg(5),
      R => '0'
    );
\sub_ln674_6_reg_1097_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_6_reg_10970,
      D => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      Q => sub_ln674_6_reg_1097(0),
      R => '0'
    );
\sub_ln674_6_reg_1097_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_6_reg_10970,
      D => \sub_ln674_6_reg_1097[1]_i_1_n_0\,
      Q => sub_ln674_6_reg_1097(1),
      R => '0'
    );
\sub_ln674_6_reg_1097_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_6_reg_10970,
      D => \sub_ln674_6_reg_1097[2]_i_1_n_0\,
      Q => sub_ln674_6_reg_1097(2),
      R => '0'
    );
\sub_ln674_6_reg_1097_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_6_reg_10970,
      D => \sub_ln674_6_reg_1097[3]_i_1_n_0\,
      Q => sub_ln674_6_reg_1097(3),
      R => '0'
    );
\sub_ln674_6_reg_1097_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_6_reg_10970,
      D => \sub_ln674_6_reg_1097[4]_i_1_n_0\,
      Q => sub_ln674_6_reg_1097(4),
      R => '0'
    );
\sub_ln674_6_reg_1097_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln674_6_reg_10970,
      D => select_ln674_fu_612_p3(5),
      Q => sub_ln674_6_reg_1097(5),
      R => '0'
    );
\tmp_6_reg_981[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(16),
      I4 => valid_bits_fu_106(16),
      I5 => valid_bits_1_reg_966(16),
      O => \tmp_6_reg_981[11]_i_2_n_0\
    );
\tmp_6_reg_981[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(15),
      I4 => valid_bits_fu_106(15),
      I5 => valid_bits_1_reg_966(15),
      O => \tmp_6_reg_981[11]_i_3_n_0\
    );
\tmp_6_reg_981[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(14),
      I4 => valid_bits_fu_106(14),
      I5 => valid_bits_1_reg_966(14),
      O => \tmp_6_reg_981[11]_i_4_n_0\
    );
\tmp_6_reg_981[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(13),
      I4 => valid_bits_fu_106(13),
      I5 => valid_bits_1_reg_966(13),
      O => \tmp_6_reg_981[11]_i_5_n_0\
    );
\tmp_6_reg_981[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(20),
      I4 => valid_bits_fu_106(20),
      I5 => valid_bits_1_reg_966(20),
      O => \tmp_6_reg_981[15]_i_2_n_0\
    );
\tmp_6_reg_981[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(19),
      I4 => valid_bits_fu_106(19),
      I5 => valid_bits_1_reg_966(19),
      O => \tmp_6_reg_981[15]_i_3_n_0\
    );
\tmp_6_reg_981[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(18),
      I4 => valid_bits_fu_106(18),
      I5 => valid_bits_1_reg_966(18),
      O => \tmp_6_reg_981[15]_i_4_n_0\
    );
\tmp_6_reg_981[15]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(17),
      I4 => valid_bits_fu_106(17),
      I5 => valid_bits_1_reg_966(17),
      O => \tmp_6_reg_981[15]_i_5_n_0\
    );
\tmp_6_reg_981[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(24),
      I4 => valid_bits_fu_106(24),
      I5 => valid_bits_1_reg_966(24),
      O => \tmp_6_reg_981[19]_i_2_n_0\
    );
\tmp_6_reg_981[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(23),
      I4 => valid_bits_fu_106(23),
      I5 => valid_bits_1_reg_966(23),
      O => \tmp_6_reg_981[19]_i_3_n_0\
    );
\tmp_6_reg_981[19]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(22),
      I4 => valid_bits_fu_106(22),
      I5 => valid_bits_1_reg_966(22),
      O => \tmp_6_reg_981[19]_i_4_n_0\
    );
\tmp_6_reg_981[19]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(21),
      I4 => valid_bits_fu_106(21),
      I5 => valid_bits_1_reg_966(21),
      O => \tmp_6_reg_981[19]_i_5_n_0\
    );
\tmp_6_reg_981[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(28),
      I4 => valid_bits_fu_106(28),
      I5 => valid_bits_1_reg_966(28),
      O => \tmp_6_reg_981[23]_i_2_n_0\
    );
\tmp_6_reg_981[23]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(27),
      I4 => valid_bits_fu_106(27),
      I5 => valid_bits_1_reg_966(27),
      O => \tmp_6_reg_981[23]_i_3_n_0\
    );
\tmp_6_reg_981[23]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(26),
      I4 => valid_bits_fu_106(26),
      I5 => valid_bits_1_reg_966(26),
      O => \tmp_6_reg_981[23]_i_4_n_0\
    );
\tmp_6_reg_981[23]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(25),
      I4 => valid_bits_fu_106(25),
      I5 => valid_bits_1_reg_966(25),
      O => \tmp_6_reg_981[23]_i_5_n_0\
    );
\tmp_6_reg_981[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(31),
      I4 => valid_bits_fu_106(31),
      I5 => valid_bits_1_reg_966(31),
      O => \tmp_6_reg_981[26]_i_2_n_0\
    );
\tmp_6_reg_981[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(30),
      I4 => valid_bits_fu_106(30),
      I5 => valid_bits_1_reg_966(30),
      O => \tmp_6_reg_981[26]_i_3_n_0\
    );
\tmp_6_reg_981[26]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(29),
      I4 => valid_bits_fu_106(29),
      I5 => valid_bits_1_reg_966(29),
      O => \tmp_6_reg_981[26]_i_4_n_0\
    );
\tmp_6_reg_981[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(5),
      I4 => valid_bits_fu_106(5),
      I5 => valid_bits_1_reg_966(5),
      O => \tmp_6_reg_981[3]_i_2_n_0\
    );
\tmp_6_reg_981[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(8),
      I4 => valid_bits_fu_106(8),
      I5 => valid_bits_1_reg_966(8),
      O => \tmp_6_reg_981[3]_i_3_n_0\
    );
\tmp_6_reg_981[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(7),
      I4 => valid_bits_fu_106(7),
      I5 => valid_bits_1_reg_966(7),
      O => \tmp_6_reg_981[3]_i_4_n_0\
    );
\tmp_6_reg_981[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(6),
      I4 => valid_bits_fu_106(6),
      I5 => valid_bits_1_reg_966(6),
      O => \tmp_6_reg_981[3]_i_5_n_0\
    );
\tmp_6_reg_981[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(5),
      I1 => valid_bits_fu_106(5),
      I2 => valid_bits_2_reg_1032(5),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => \tmp_6_reg_981[3]_i_6_n_0\
    );
\tmp_6_reg_981[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(12),
      I4 => valid_bits_fu_106(12),
      I5 => valid_bits_1_reg_966(12),
      O => \tmp_6_reg_981[7]_i_2_n_0\
    );
\tmp_6_reg_981[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(11),
      I4 => valid_bits_fu_106(11),
      I5 => valid_bits_1_reg_966(11),
      O => \tmp_6_reg_981[7]_i_3_n_0\
    );
\tmp_6_reg_981[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(10),
      I4 => valid_bits_fu_106(10),
      I5 => valid_bits_1_reg_966(10),
      O => \tmp_6_reg_981[7]_i_4_n_0\
    );
\tmp_6_reg_981[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(9),
      I4 => valid_bits_fu_106(9),
      I5 => valid_bits_1_reg_966(9),
      O => \tmp_6_reg_981[7]_i_5_n_0\
    );
\tmp_6_reg_981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[3]_i_1_n_7\,
      Q => tmp_6_reg_981(0),
      R => '0'
    );
\tmp_6_reg_981_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[11]_i_1_n_5\,
      Q => tmp_6_reg_981(10),
      R => '0'
    );
\tmp_6_reg_981_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[11]_i_1_n_4\,
      Q => tmp_6_reg_981(11),
      R => '0'
    );
\tmp_6_reg_981_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_981_reg[7]_i_1_n_0\,
      CO(3) => \tmp_6_reg_981_reg[11]_i_1_n_0\,
      CO(2) => \tmp_6_reg_981_reg[11]_i_1_n_1\,
      CO(1) => \tmp_6_reg_981_reg[11]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_6_reg_981_reg[11]_i_1_n_4\,
      O(2) => \tmp_6_reg_981_reg[11]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[11]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[11]_i_1_n_7\,
      S(3) => \tmp_6_reg_981[11]_i_2_n_0\,
      S(2) => \tmp_6_reg_981[11]_i_3_n_0\,
      S(1) => \tmp_6_reg_981[11]_i_4_n_0\,
      S(0) => \tmp_6_reg_981[11]_i_5_n_0\
    );
\tmp_6_reg_981_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[15]_i_1_n_7\,
      Q => tmp_6_reg_981(12),
      R => '0'
    );
\tmp_6_reg_981_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[15]_i_1_n_6\,
      Q => tmp_6_reg_981(13),
      R => '0'
    );
\tmp_6_reg_981_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[15]_i_1_n_5\,
      Q => tmp_6_reg_981(14),
      R => '0'
    );
\tmp_6_reg_981_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[15]_i_1_n_4\,
      Q => tmp_6_reg_981(15),
      R => '0'
    );
\tmp_6_reg_981_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_981_reg[11]_i_1_n_0\,
      CO(3) => \tmp_6_reg_981_reg[15]_i_1_n_0\,
      CO(2) => \tmp_6_reg_981_reg[15]_i_1_n_1\,
      CO(1) => \tmp_6_reg_981_reg[15]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_6_reg_981_reg[15]_i_1_n_4\,
      O(2) => \tmp_6_reg_981_reg[15]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[15]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[15]_i_1_n_7\,
      S(3) => \tmp_6_reg_981[15]_i_2_n_0\,
      S(2) => \tmp_6_reg_981[15]_i_3_n_0\,
      S(1) => \tmp_6_reg_981[15]_i_4_n_0\,
      S(0) => \tmp_6_reg_981[15]_i_5_n_0\
    );
\tmp_6_reg_981_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[19]_i_1_n_7\,
      Q => tmp_6_reg_981(16),
      R => '0'
    );
\tmp_6_reg_981_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[19]_i_1_n_6\,
      Q => tmp_6_reg_981(17),
      R => '0'
    );
\tmp_6_reg_981_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[19]_i_1_n_5\,
      Q => tmp_6_reg_981(18),
      R => '0'
    );
\tmp_6_reg_981_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[19]_i_1_n_4\,
      Q => tmp_6_reg_981(19),
      R => '0'
    );
\tmp_6_reg_981_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_981_reg[15]_i_1_n_0\,
      CO(3) => \tmp_6_reg_981_reg[19]_i_1_n_0\,
      CO(2) => \tmp_6_reg_981_reg[19]_i_1_n_1\,
      CO(1) => \tmp_6_reg_981_reg[19]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_6_reg_981_reg[19]_i_1_n_4\,
      O(2) => \tmp_6_reg_981_reg[19]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[19]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[19]_i_1_n_7\,
      S(3) => \tmp_6_reg_981[19]_i_2_n_0\,
      S(2) => \tmp_6_reg_981[19]_i_3_n_0\,
      S(1) => \tmp_6_reg_981[19]_i_4_n_0\,
      S(0) => \tmp_6_reg_981[19]_i_5_n_0\
    );
\tmp_6_reg_981_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[3]_i_1_n_6\,
      Q => tmp_6_reg_981(1),
      R => '0'
    );
\tmp_6_reg_981_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[23]_i_1_n_7\,
      Q => tmp_6_reg_981(20),
      R => '0'
    );
\tmp_6_reg_981_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[23]_i_1_n_6\,
      Q => tmp_6_reg_981(21),
      R => '0'
    );
\tmp_6_reg_981_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[23]_i_1_n_5\,
      Q => tmp_6_reg_981(22),
      R => '0'
    );
\tmp_6_reg_981_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[23]_i_1_n_4\,
      Q => tmp_6_reg_981(23),
      R => '0'
    );
\tmp_6_reg_981_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_981_reg[19]_i_1_n_0\,
      CO(3) => \tmp_6_reg_981_reg[23]_i_1_n_0\,
      CO(2) => \tmp_6_reg_981_reg[23]_i_1_n_1\,
      CO(1) => \tmp_6_reg_981_reg[23]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_6_reg_981_reg[23]_i_1_n_4\,
      O(2) => \tmp_6_reg_981_reg[23]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[23]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[23]_i_1_n_7\,
      S(3) => \tmp_6_reg_981[23]_i_2_n_0\,
      S(2) => \tmp_6_reg_981[23]_i_3_n_0\,
      S(1) => \tmp_6_reg_981[23]_i_4_n_0\,
      S(0) => \tmp_6_reg_981[23]_i_5_n_0\
    );
\tmp_6_reg_981_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[26]_i_1_n_7\,
      Q => tmp_6_reg_981(24),
      R => '0'
    );
\tmp_6_reg_981_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[26]_i_1_n_6\,
      Q => tmp_6_reg_981(25),
      R => '0'
    );
\tmp_6_reg_981_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[26]_i_1_n_5\,
      Q => tmp_6_reg_981(26),
      R => '0'
    );
\tmp_6_reg_981_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_981_reg[23]_i_1_n_0\,
      CO(3 downto 2) => \NLW_tmp_6_reg_981_reg[26]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \tmp_6_reg_981_reg[26]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_tmp_6_reg_981_reg[26]_i_1_O_UNCONNECTED\(3),
      O(2) => \tmp_6_reg_981_reg[26]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[26]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[26]_i_1_n_7\,
      S(3) => '0',
      S(2) => \tmp_6_reg_981[26]_i_2_n_0\,
      S(1) => \tmp_6_reg_981[26]_i_3_n_0\,
      S(0) => \tmp_6_reg_981[26]_i_4_n_0\
    );
\tmp_6_reg_981_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[3]_i_1_n_5\,
      Q => tmp_6_reg_981(2),
      R => '0'
    );
\tmp_6_reg_981_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[3]_i_1_n_4\,
      Q => tmp_6_reg_981(3),
      R => '0'
    );
\tmp_6_reg_981_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln674_reg_986_reg[4]_i_1_n_0\,
      CO(3) => \tmp_6_reg_981_reg[3]_i_1_n_0\,
      CO(2) => \tmp_6_reg_981_reg[3]_i_1_n_1\,
      CO(1) => \tmp_6_reg_981_reg[3]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \tmp_6_reg_981[3]_i_2_n_0\,
      O(3) => \tmp_6_reg_981_reg[3]_i_1_n_4\,
      O(2) => \tmp_6_reg_981_reg[3]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[3]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[3]_i_1_n_7\,
      S(3) => \tmp_6_reg_981[3]_i_3_n_0\,
      S(2) => \tmp_6_reg_981[3]_i_4_n_0\,
      S(1) => \tmp_6_reg_981[3]_i_5_n_0\,
      S(0) => \tmp_6_reg_981[3]_i_6_n_0\
    );
\tmp_6_reg_981_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[7]_i_1_n_7\,
      Q => tmp_6_reg_981(4),
      R => '0'
    );
\tmp_6_reg_981_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[7]_i_1_n_6\,
      Q => tmp_6_reg_981(5),
      R => '0'
    );
\tmp_6_reg_981_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[7]_i_1_n_5\,
      Q => tmp_6_reg_981(6),
      R => '0'
    );
\tmp_6_reg_981_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[7]_i_1_n_4\,
      Q => tmp_6_reg_981(7),
      R => '0'
    );
\tmp_6_reg_981_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \tmp_6_reg_981_reg[3]_i_1_n_0\,
      CO(3) => \tmp_6_reg_981_reg[7]_i_1_n_0\,
      CO(2) => \tmp_6_reg_981_reg[7]_i_1_n_1\,
      CO(1) => \tmp_6_reg_981_reg[7]_i_1_n_2\,
      CO(0) => \tmp_6_reg_981_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \tmp_6_reg_981_reg[7]_i_1_n_4\,
      O(2) => \tmp_6_reg_981_reg[7]_i_1_n_5\,
      O(1) => \tmp_6_reg_981_reg[7]_i_1_n_6\,
      O(0) => \tmp_6_reg_981_reg[7]_i_1_n_7\,
      S(3) => \tmp_6_reg_981[7]_i_2_n_0\,
      S(2) => \tmp_6_reg_981[7]_i_3_n_0\,
      S(1) => \tmp_6_reg_981[7]_i_4_n_0\,
      S(0) => \tmp_6_reg_981[7]_i_5_n_0\
    );
\tmp_6_reg_981_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[11]_i_1_n_7\,
      Q => tmp_6_reg_981(8),
      R => '0'
    );
\tmp_6_reg_981_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \tmp_6_reg_981_reg[11]_i_1_n_6\,
      Q => tmp_6_reg_981(9),
      R => '0'
    );
\tmp_reg_877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(31),
      Q => tmp_reg_877,
      R => '0'
    );
\tmp_reg_877_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_tmp_reg_877_reg[0]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \tmp_reg_877_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_tmp_reg_877_reg[0]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => add_ln233_fu_224_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => in_size_bits_fu_219_p2(31 downto 30)
    );
\trunc_ln233_1_reg_882[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(5),
      O => \trunc_ln233_1_reg_882[0]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(3),
      O => \trunc_ln233_1_reg_882[0]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[0]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(4),
      O => \trunc_ln233_1_reg_882[0]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[12]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(17),
      O => \trunc_ln233_1_reg_882[12]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(16),
      O => \trunc_ln233_1_reg_882[12]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(15),
      O => \trunc_ln233_1_reg_882[12]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[12]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(14),
      O => \trunc_ln233_1_reg_882[12]_i_5_n_0\
    );
\trunc_ln233_1_reg_882[16]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(21),
      O => \trunc_ln233_1_reg_882[16]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(20),
      O => \trunc_ln233_1_reg_882[16]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(19),
      O => \trunc_ln233_1_reg_882[16]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(18),
      O => \trunc_ln233_1_reg_882[16]_i_5_n_0\
    );
\trunc_ln233_1_reg_882[20]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(25),
      O => \trunc_ln233_1_reg_882[20]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[20]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(24),
      O => \trunc_ln233_1_reg_882[20]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[20]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(23),
      O => \trunc_ln233_1_reg_882[20]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[20]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(22),
      O => \trunc_ln233_1_reg_882[20]_i_5_n_0\
    );
\trunc_ln233_1_reg_882[24]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(29),
      O => \trunc_ln233_1_reg_882[24]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[24]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(28),
      O => \trunc_ln233_1_reg_882[24]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[24]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(27),
      O => \trunc_ln233_1_reg_882[24]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[24]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(26),
      O => \trunc_ln233_1_reg_882[24]_i_5_n_0\
    );
\trunc_ln233_1_reg_882[26]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(30),
      O => \trunc_ln233_1_reg_882[26]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(9),
      O => \trunc_ln233_1_reg_882[4]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(8),
      O => \trunc_ln233_1_reg_882[4]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[4]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(7),
      O => \trunc_ln233_1_reg_882[4]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[4]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(6),
      O => \trunc_ln233_1_reg_882[4]_i_5_n_0\
    );
\trunc_ln233_1_reg_882[8]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(13),
      O => \trunc_ln233_1_reg_882[8]_i_2_n_0\
    );
\trunc_ln233_1_reg_882[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(12),
      O => \trunc_ln233_1_reg_882[8]_i_3_n_0\
    );
\trunc_ln233_1_reg_882[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(11),
      O => \trunc_ln233_1_reg_882[8]_i_4_n_0\
    );
\trunc_ln233_1_reg_882[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(10),
      O => \trunc_ln233_1_reg_882[8]_i_5_n_0\
    );
\trunc_ln233_1_reg_882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(5),
      Q => trunc_ln233_1_reg_882(0),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln233_1_reg_882_reg[0]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[0]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[0]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[0]_i_2_n_0\,
      DI(2) => '0',
      DI(1) => \trunc_ln233_1_reg_882[0]_i_3_n_0\,
      DI(0) => '0',
      O(3) => sub_ln233_fu_238_p2(5),
      O(2 downto 0) => \NLW_trunc_ln233_1_reg_882_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => in_size_bits_fu_219_p2(5),
      S(2) => \trunc_ln233_1_reg_882[0]_i_4_n_0\,
      S(1) => in_size_bits_fu_219_p2(3),
      S(0) => '0'
    );
\trunc_ln233_1_reg_882_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(15),
      Q => trunc_ln233_1_reg_882(10),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(16),
      Q => trunc_ln233_1_reg_882(11),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(17),
      Q => trunc_ln233_1_reg_882(12),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln233_1_reg_882_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[12]_i_2_n_0\,
      DI(2) => \trunc_ln233_1_reg_882[12]_i_3_n_0\,
      DI(1) => \trunc_ln233_1_reg_882[12]_i_4_n_0\,
      DI(0) => \trunc_ln233_1_reg_882[12]_i_5_n_0\,
      O(3 downto 0) => sub_ln233_fu_238_p2(17 downto 14),
      S(3 downto 0) => in_size_bits_fu_219_p2(17 downto 14)
    );
\trunc_ln233_1_reg_882_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(18),
      Q => trunc_ln233_1_reg_882(13),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(19),
      Q => trunc_ln233_1_reg_882(14),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(20),
      Q => trunc_ln233_1_reg_882(15),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(21),
      Q => trunc_ln233_1_reg_882(16),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln233_1_reg_882_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[16]_i_2_n_0\,
      DI(2) => \trunc_ln233_1_reg_882[16]_i_3_n_0\,
      DI(1) => \trunc_ln233_1_reg_882[16]_i_4_n_0\,
      DI(0) => \trunc_ln233_1_reg_882[16]_i_5_n_0\,
      O(3 downto 0) => sub_ln233_fu_238_p2(21 downto 18),
      S(3 downto 0) => in_size_bits_fu_219_p2(21 downto 18)
    );
\trunc_ln233_1_reg_882_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(22),
      Q => trunc_ln233_1_reg_882(17),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(23),
      Q => trunc_ln233_1_reg_882(18),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(24),
      Q => trunc_ln233_1_reg_882(19),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(6),
      Q => trunc_ln233_1_reg_882(1),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(25),
      Q => trunc_ln233_1_reg_882(20),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln233_1_reg_882_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[20]_i_2_n_0\,
      DI(2) => \trunc_ln233_1_reg_882[20]_i_3_n_0\,
      DI(1) => \trunc_ln233_1_reg_882[20]_i_4_n_0\,
      DI(0) => \trunc_ln233_1_reg_882[20]_i_5_n_0\,
      O(3 downto 0) => sub_ln233_fu_238_p2(25 downto 22),
      S(3 downto 0) => in_size_bits_fu_219_p2(25 downto 22)
    );
\trunc_ln233_1_reg_882_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(26),
      Q => trunc_ln233_1_reg_882(21),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(27),
      Q => trunc_ln233_1_reg_882(22),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(28),
      Q => trunc_ln233_1_reg_882(23),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(29),
      Q => trunc_ln233_1_reg_882(24),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln233_1_reg_882_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[24]_i_2_n_0\,
      DI(2) => \trunc_ln233_1_reg_882[24]_i_3_n_0\,
      DI(1) => \trunc_ln233_1_reg_882[24]_i_4_n_0\,
      DI(0) => \trunc_ln233_1_reg_882[24]_i_5_n_0\,
      O(3 downto 0) => sub_ln233_fu_238_p2(29 downto 26),
      S(3 downto 0) => in_size_bits_fu_219_p2(29 downto 26)
    );
\trunc_ln233_1_reg_882_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(30),
      Q => trunc_ln233_1_reg_882(25),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(31),
      Q => trunc_ln233_1_reg_882(26),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[26]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[24]_i_1_n_0\,
      CO(3 downto 1) => \NLW_trunc_ln233_1_reg_882_reg[26]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \trunc_ln233_1_reg_882_reg[26]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \trunc_ln233_1_reg_882[26]_i_2_n_0\,
      O(3 downto 2) => \NLW_trunc_ln233_1_reg_882_reg[26]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => sub_ln233_fu_238_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => in_size_bits_fu_219_p2(31 downto 30)
    );
\trunc_ln233_1_reg_882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(7),
      Q => trunc_ln233_1_reg_882(2),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(8),
      Q => trunc_ln233_1_reg_882(3),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(9),
      Q => trunc_ln233_1_reg_882(4),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[0]_i_1_n_0\,
      CO(3) => \trunc_ln233_1_reg_882_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[4]_i_2_n_0\,
      DI(2) => \trunc_ln233_1_reg_882[4]_i_3_n_0\,
      DI(1) => \trunc_ln233_1_reg_882[4]_i_4_n_0\,
      DI(0) => \trunc_ln233_1_reg_882[4]_i_5_n_0\,
      O(3 downto 0) => sub_ln233_fu_238_p2(9 downto 6),
      S(3 downto 0) => in_size_bits_fu_219_p2(9 downto 6)
    );
\trunc_ln233_1_reg_882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(10),
      Q => trunc_ln233_1_reg_882(5),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(11),
      Q => trunc_ln233_1_reg_882(6),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(12),
      Q => trunc_ln233_1_reg_882(7),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(13),
      Q => trunc_ln233_1_reg_882(8),
      R => '0'
    );
\trunc_ln233_1_reg_882_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_1_reg_882_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln233_1_reg_882_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln233_1_reg_882_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln233_1_reg_882_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln233_1_reg_882_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \trunc_ln233_1_reg_882[8]_i_2_n_0\,
      DI(2) => \trunc_ln233_1_reg_882[8]_i_3_n_0\,
      DI(1) => \trunc_ln233_1_reg_882[8]_i_4_n_0\,
      DI(0) => \trunc_ln233_1_reg_882[8]_i_5_n_0\,
      O(3 downto 0) => sub_ln233_fu_238_p2(13 downto 10),
      S(3 downto 0) => in_size_bits_fu_219_p2(13 downto 10)
    );
\trunc_ln233_1_reg_882_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => sub_ln233_fu_238_p2(14),
      Q => trunc_ln233_1_reg_882(9),
      R => '0'
    );
\trunc_ln233_2_reg_887[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(4),
      O => \trunc_ln233_2_reg_887[0]_i_2_n_0\
    );
\trunc_ln233_2_reg_887[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => in_size_bits_fu_219_p2(3),
      O => \trunc_ln233_2_reg_887[0]_i_3_n_0\
    );
\trunc_ln233_2_reg_887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(5),
      Q => trunc_ln233_2_reg_887(0),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln233_2_reg_887_reg[0]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[0]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[0]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => in_size_bits_fu_219_p2(4 downto 3),
      DI(0) => '0',
      O(3) => add_ln233_fu_224_p2(5),
      O(2 downto 0) => \NLW_trunc_ln233_2_reg_887_reg[0]_i_1_O_UNCONNECTED\(2 downto 0),
      S(3) => in_size_bits_fu_219_p2(5),
      S(2) => \trunc_ln233_2_reg_887[0]_i_2_n_0\,
      S(1) => \trunc_ln233_2_reg_887[0]_i_3_n_0\,
      S(0) => '1'
    );
\trunc_ln233_2_reg_887_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(15),
      Q => trunc_ln233_2_reg_887(10),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(16),
      Q => trunc_ln233_2_reg_887(11),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(17),
      Q => trunc_ln233_2_reg_887(12),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[8]_i_1_n_0\,
      CO(3) => \trunc_ln233_2_reg_887_reg[12]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[12]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[12]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln233_fu_224_p2(17 downto 14),
      S(3 downto 0) => in_size_bits_fu_219_p2(17 downto 14)
    );
\trunc_ln233_2_reg_887_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(18),
      Q => trunc_ln233_2_reg_887(13),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(19),
      Q => trunc_ln233_2_reg_887(14),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(20),
      Q => trunc_ln233_2_reg_887(15),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(21),
      Q => trunc_ln233_2_reg_887(16),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[12]_i_1_n_0\,
      CO(3) => \trunc_ln233_2_reg_887_reg[16]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[16]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[16]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln233_fu_224_p2(21 downto 18),
      S(3 downto 0) => in_size_bits_fu_219_p2(21 downto 18)
    );
\trunc_ln233_2_reg_887_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(22),
      Q => trunc_ln233_2_reg_887(17),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(23),
      Q => trunc_ln233_2_reg_887(18),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(24),
      Q => trunc_ln233_2_reg_887(19),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(6),
      Q => trunc_ln233_2_reg_887(1),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(25),
      Q => trunc_ln233_2_reg_887(20),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[16]_i_1_n_0\,
      CO(3) => \trunc_ln233_2_reg_887_reg[20]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[20]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[20]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln233_fu_224_p2(25 downto 22),
      S(3 downto 0) => in_size_bits_fu_219_p2(25 downto 22)
    );
\trunc_ln233_2_reg_887_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(26),
      Q => trunc_ln233_2_reg_887(21),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(27),
      Q => trunc_ln233_2_reg_887(22),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(28),
      Q => trunc_ln233_2_reg_887(23),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(29),
      Q => trunc_ln233_2_reg_887(24),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[20]_i_1_n_0\,
      CO(3) => \trunc_ln233_2_reg_887_reg[24]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[24]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[24]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln233_fu_224_p2(29 downto 26),
      S(3 downto 0) => in_size_bits_fu_219_p2(29 downto 26)
    );
\trunc_ln233_2_reg_887_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(30),
      Q => trunc_ln233_2_reg_887(25),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(7),
      Q => trunc_ln233_2_reg_887(2),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(8),
      Q => trunc_ln233_2_reg_887(3),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(9),
      Q => trunc_ln233_2_reg_887(4),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[0]_i_1_n_0\,
      CO(3) => \trunc_ln233_2_reg_887_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln233_fu_224_p2(9 downto 6),
      S(3 downto 0) => in_size_bits_fu_219_p2(9 downto 6)
    );
\trunc_ln233_2_reg_887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(10),
      Q => trunc_ln233_2_reg_887(5),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(11),
      Q => trunc_ln233_2_reg_887(6),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(12),
      Q => trunc_ln233_2_reg_887(7),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(13),
      Q => trunc_ln233_2_reg_887(8),
      R => '0'
    );
\trunc_ln233_2_reg_887_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \trunc_ln233_2_reg_887_reg[4]_i_1_n_0\,
      CO(3) => \trunc_ln233_2_reg_887_reg[8]_i_1_n_0\,
      CO(2) => \trunc_ln233_2_reg_887_reg[8]_i_1_n_1\,
      CO(1) => \trunc_ln233_2_reg_887_reg[8]_i_1_n_2\,
      CO(0) => \trunc_ln233_2_reg_887_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => add_ln233_fu_224_p2(13 downto 10),
      S(3 downto 0) => in_size_bits_fu_219_p2(13 downto 10)
    );
\trunc_ln233_2_reg_887_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state9,
      D => add_ln233_fu_224_p2(14),
      Q => trunc_ln233_2_reg_887(9),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => valid_bits_2_reg_1032(0),
      Q => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => valid_bits_2_reg_1032(1),
      Q => trunc_ln414_reg_1018_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => valid_bits_2_reg_1032(2),
      Q => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => valid_bits_load_reg_1003(3),
      Q => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter2_reg(0),
      Q => trunc_ln414_reg_1018_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter2_reg(1),
      Q => trunc_ln414_reg_1018_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter2_reg(2),
      Q => trunc_ln414_reg_1018_pp0_iter3_reg(2),
      R => '0'
    );
\trunc_ln278_reg_976_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter2_reg(3),
      Q => trunc_ln414_reg_1018_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => add_ln286_1_reg_1008(3),
      Q => \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2_n_0\
    );
\trunc_ln414_4_reg_1026_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln414_4_reg_1026_pp0_iter3_reg_reg[3]_srl2_n_0\,
      Q => trunc_ln414_4_reg_1026_pp0_iter4_reg_reg,
      R => '0'
    );
\trunc_ln414_4_reg_1026_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_4_reg_1026_pp0_iter4_reg_reg,
      Q => trunc_ln414_4_reg_1026_pp0_iter5_reg_reg,
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter3_reg(0),
      Q => trunc_ln414_reg_1018_pp0_iter4_reg(0),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter3_reg(1),
      Q => trunc_ln414_reg_1018_pp0_iter4_reg(1),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter3_reg(2),
      Q => trunc_ln414_reg_1018_pp0_iter4_reg(2),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter3_reg(3),
      Q => trunc_ln414_reg_1018_pp0_iter4_reg(3),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter4_reg(0),
      Q => trunc_ln414_reg_1018_pp0_iter5_reg(0),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter4_reg(1),
      Q => trunc_ln414_reg_1018_pp0_iter5_reg(1),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter4_reg(2),
      Q => trunc_ln414_reg_1018_pp0_iter5_reg(2),
      R => '0'
    );
\trunc_ln414_reg_1018_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_1018_pp0_iter4_reg(3),
      Q => trunc_ln414_reg_1018_pp0_iter5_reg(3),
      R => '0'
    );
\trunc_ln674_2_reg_952_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_2_reg_952(0),
      Q => trunc_ln674_2_reg_952_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln674_2_reg_952_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_2_reg_952(1),
      Q => trunc_ln674_2_reg_952_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln674_2_reg_952_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_2_reg_952(2),
      Q => trunc_ln674_2_reg_952_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln674_2_reg_952_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_2_reg_952(3),
      Q => trunc_ln674_2_reg_952_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln674_2_reg_952_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_2_reg_952(4),
      Q => trunc_ln674_2_reg_952_pp0_iter2_reg(4),
      R => '0'
    );
\trunc_ln674_2_reg_952_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_2_reg_952(5),
      Q => trunc_ln674_2_reg_952_pp0_iter2_reg(5),
      R => '0'
    );
\trunc_ln674_2_reg_952_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => sel0(0),
      Q => trunc_ln674_2_reg_952(0),
      R => '0'
    );
\trunc_ln674_2_reg_952_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_7\,
      Q => trunc_ln674_2_reg_952(1),
      R => '0'
    );
\trunc_ln674_2_reg_952_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_6\,
      Q => trunc_ln674_2_reg_952(2),
      R => '0'
    );
\trunc_ln674_2_reg_952_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_5\,
      Q => trunc_ln674_2_reg_952(3),
      R => '0'
    );
\trunc_ln674_2_reg_952_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_4\,
      Q => trunc_ln674_2_reg_952(4),
      R => '0'
    );
\trunc_ln674_2_reg_952_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => \tmp_6_reg_981_reg[3]_i_1_n_7\,
      Q => trunc_ln674_2_reg_952(5),
      R => '0'
    );
\trunc_ln674_3_reg_960_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln289_reg_942(0),
      Q => trunc_ln674_3_reg_960_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln674_3_reg_960_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln289_reg_942(1),
      Q => trunc_ln674_3_reg_960_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln674_3_reg_960_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln289_reg_942(2),
      Q => trunc_ln674_3_reg_960_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln674_3_reg_960_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln289_reg_942(3),
      Q => trunc_ln674_3_reg_960_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln674_3_reg_960_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln289_reg_942(4),
      Q => trunc_ln674_3_reg_960_pp0_iter2_reg(4),
      R => '0'
    );
\trunc_ln674_3_reg_960_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln289_reg_942(5),
      Q => trunc_ln674_3_reg_960_pp0_iter2_reg(5),
      R => '0'
    );
\trunc_ln674_4_reg_1013[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(0),
      I4 => valid_bits_fu_106(0),
      I5 => valid_bits_1_reg_966(0),
      O => \trunc_ln674_4_reg_1013[0]_i_1_n_0\
    );
\trunc_ln674_4_reg_1013[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(1),
      I4 => valid_bits_fu_106(1),
      I5 => valid_bits_1_reg_966(1),
      O => \trunc_ln674_4_reg_1013[1]_i_1_n_0\
    );
\trunc_ln674_4_reg_1013[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(2),
      I4 => valid_bits_fu_106(2),
      I5 => valid_bits_1_reg_966(2),
      O => \trunc_ln674_4_reg_1013[2]_i_1_n_0\
    );
\trunc_ln674_4_reg_1013[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => icmp_ln260_reg_926,
      I1 => \last_N_size_reg_897_reg_n_0_[3]\,
      I2 => sel0(3),
      O => \trunc_ln674_4_reg_1013[3]_inv_i_1_n_0\
    );
\trunc_ln674_4_reg_1013_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_4_reg_1013[0]_i_1_n_0\,
      Q => trunc_ln674_4_reg_1013(0),
      R => '0'
    );
\trunc_ln674_4_reg_1013_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_4_reg_1013[1]_i_1_n_0\,
      Q => trunc_ln674_4_reg_1013(1),
      R => '0'
    );
\trunc_ln674_4_reg_1013_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_4_reg_1013[2]_i_1_n_0\,
      Q => trunc_ln674_4_reg_1013(2),
      R => '0'
    );
\trunc_ln674_4_reg_1013_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_4_reg_1013[3]_inv_i_1_n_0\,
      Q => trunc_ln674_4_reg_1013(3),
      R => '0'
    );
\trunc_ln674_4_reg_1013_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln674_4_fu_464_p1(4),
      Q => trunc_ln674_4_reg_1013(4),
      R => '0'
    );
\trunc_ln674_4_reg_1013_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => trunc_ln674_4_fu_464_p1(5),
      Q => trunc_ln674_4_reg_1013(5),
      R => '0'
    );
\trunc_ln674_reg_986[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(4),
      I4 => valid_bits_fu_106(4),
      I5 => valid_bits_1_reg_966(4),
      O => \trunc_ln674_reg_986[4]_i_2_n_0\
    );
\trunc_ln674_reg_986[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(3),
      I4 => valid_bits_fu_106(3),
      I5 => valid_bits_1_reg_966(3),
      O => \trunc_ln674_reg_986[4]_i_3_n_0\
    );
\trunc_ln674_reg_986[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(2),
      I4 => valid_bits_fu_106(2),
      I5 => valid_bits_1_reg_966(2),
      O => \trunc_ln674_reg_986[4]_i_4_n_0\
    );
\trunc_ln674_reg_986[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(1),
      I4 => valid_bits_fu_106(1),
      I5 => valid_bits_1_reg_966(1),
      O => \trunc_ln674_reg_986[4]_i_5_n_0\
    );
\trunc_ln674_reg_986_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_986(1),
      Q => trunc_ln674_reg_986_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln674_reg_986_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_986(2),
      Q => trunc_ln674_reg_986_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln674_reg_986_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_986(3),
      Q => trunc_ln674_reg_986_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln674_reg_986_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln674_reg_986(4),
      Q => trunc_ln674_reg_986_pp0_iter2_reg(4),
      R => '0'
    );
\trunc_ln674_reg_986_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_6_reg_981(0),
      Q => trunc_ln674_reg_986_pp0_iter2_reg(5),
      R => '0'
    );
\trunc_ln674_reg_986_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_7\,
      Q => trunc_ln674_reg_986(1),
      R => '0'
    );
\trunc_ln674_reg_986_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_6\,
      Q => trunc_ln674_reg_986(2),
      R => '0'
    );
\trunc_ln674_reg_986_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_5\,
      Q => trunc_ln674_reg_986(3),
      R => '0'
    );
\trunc_ln674_reg_986_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => \trunc_ln674_reg_986_reg[4]_i_1_n_4\,
      Q => trunc_ln674_reg_986(4),
      R => '0'
    );
\trunc_ln674_reg_986_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \trunc_ln674_reg_986_reg[4]_i_1_n_0\,
      CO(2) => \trunc_ln674_reg_986_reg[4]_i_1_n_1\,
      CO(1) => \trunc_ln674_reg_986_reg[4]_i_1_n_2\,
      CO(0) => \trunc_ln674_reg_986_reg[4]_i_1_n_3\,
      CYINIT => \trunc_ln674_4_reg_1013[0]_i_1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3) => \trunc_ln674_reg_986_reg[4]_i_1_n_4\,
      O(2) => \trunc_ln674_reg_986_reg[4]_i_1_n_5\,
      O(1) => \trunc_ln674_reg_986_reg[4]_i_1_n_6\,
      O(0) => \trunc_ln674_reg_986_reg[4]_i_1_n_7\,
      S(3) => \trunc_ln674_reg_986[4]_i_2_n_0\,
      S(2) => \trunc_ln674_reg_986[4]_i_3_n_0\,
      S(1) => \trunc_ln674_reg_986[4]_i_4_n_0\,
      S(0) => \trunc_ln674_reg_986[4]_i_5_n_0\
    );
valid_bits_1_fu_399_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_bits_1_fu_399_p2_carry_n_0,
      CO(2) => valid_bits_1_fu_399_p2_carry_n_1,
      CO(1) => valid_bits_1_fu_399_p2_carry_n_2,
      CO(0) => valid_bits_1_fu_399_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sel0(3 downto 0),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(3 downto 0),
      S(3) => valid_bits_1_fu_399_p2_carry_i_1_n_0,
      S(2) => valid_bits_1_fu_399_p2_carry_i_2_n_0,
      S(1) => valid_bits_1_fu_399_p2_carry_i_3_n_0,
      S(0) => valid_bits_1_fu_399_p2_carry_i_4_n_0
    );
\valid_bits_1_fu_399_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => valid_bits_1_fu_399_p2_carry_n_0,
      CO(3) => \valid_bits_1_fu_399_p2_carry__0_n_0\,
      CO(2) => \valid_bits_1_fu_399_p2_carry__0_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__0_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(7 downto 4),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(7 downto 4),
      S(3) => \valid_bits_1_fu_399_p2_carry__0_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__0_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__0_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__0_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(7),
      I1 => \last_N_size_reg_897_reg_n_0_[7]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__0_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(6),
      I1 => \last_N_size_reg_897_reg_n_0_[6]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__0_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(5),
      I1 => \last_N_size_reg_897_reg_n_0_[5]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__0_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(4),
      I1 => \last_N_size_reg_897_reg_n_0_[4]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__0_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_1_fu_399_p2_carry__0_n_0\,
      CO(3) => \valid_bits_1_fu_399_p2_carry__1_n_0\,
      CO(2) => \valid_bits_1_fu_399_p2_carry__1_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__1_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(11 downto 8),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(11 downto 8),
      S(3) => \valid_bits_1_fu_399_p2_carry__1_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__1_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__1_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__1_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(11),
      I1 => \last_N_size_reg_897_reg_n_0_[11]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__1_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(10),
      I1 => \last_N_size_reg_897_reg_n_0_[10]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__1_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(9),
      I1 => \last_N_size_reg_897_reg_n_0_[9]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__1_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(8),
      I1 => \last_N_size_reg_897_reg_n_0_[8]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__1_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_1_fu_399_p2_carry__1_n_0\,
      CO(3) => \valid_bits_1_fu_399_p2_carry__2_n_0\,
      CO(2) => \valid_bits_1_fu_399_p2_carry__2_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__2_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(15 downto 12),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(15 downto 12),
      S(3) => \valid_bits_1_fu_399_p2_carry__2_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__2_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__2_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__2_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(15),
      I1 => \last_N_size_reg_897_reg_n_0_[15]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__2_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(14),
      I1 => \last_N_size_reg_897_reg_n_0_[14]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__2_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(13),
      I1 => \last_N_size_reg_897_reg_n_0_[13]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__2_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(12),
      I1 => \last_N_size_reg_897_reg_n_0_[12]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__2_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_1_fu_399_p2_carry__2_n_0\,
      CO(3) => \valid_bits_1_fu_399_p2_carry__3_n_0\,
      CO(2) => \valid_bits_1_fu_399_p2_carry__3_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__3_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(19 downto 16),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(19 downto 16),
      S(3) => \valid_bits_1_fu_399_p2_carry__3_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__3_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__3_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__3_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(19),
      I1 => \last_N_size_reg_897_reg_n_0_[19]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__3_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(18),
      I1 => \last_N_size_reg_897_reg_n_0_[18]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__3_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(17),
      I1 => \last_N_size_reg_897_reg_n_0_[17]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__3_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(16),
      I1 => \last_N_size_reg_897_reg_n_0_[16]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__3_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_1_fu_399_p2_carry__3_n_0\,
      CO(3) => \valid_bits_1_fu_399_p2_carry__4_n_0\,
      CO(2) => \valid_bits_1_fu_399_p2_carry__4_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__4_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(23 downto 20),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(23 downto 20),
      S(3) => \valid_bits_1_fu_399_p2_carry__4_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__4_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__4_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__4_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(23),
      I1 => \last_N_size_reg_897_reg_n_0_[23]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__4_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(22),
      I1 => \last_N_size_reg_897_reg_n_0_[22]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__4_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(21),
      I1 => \last_N_size_reg_897_reg_n_0_[21]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__4_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(20),
      I1 => \last_N_size_reg_897_reg_n_0_[20]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__4_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_1_fu_399_p2_carry__4_n_0\,
      CO(3) => \valid_bits_1_fu_399_p2_carry__5_n_0\,
      CO(2) => \valid_bits_1_fu_399_p2_carry__5_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__5_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(27 downto 24),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(27 downto 24),
      S(3) => \valid_bits_1_fu_399_p2_carry__5_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__5_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__5_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__5_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(27),
      I1 => \last_N_size_reg_897_reg_n_0_[27]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__5_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(26),
      I1 => \last_N_size_reg_897_reg_n_0_[26]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__5_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(25),
      I1 => \last_N_size_reg_897_reg_n_0_[25]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__5_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(24),
      I1 => \last_N_size_reg_897_reg_n_0_[24]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__5_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_1_fu_399_p2_carry__5_n_0\,
      CO(3) => \NLW_valid_bits_1_fu_399_p2_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \valid_bits_1_fu_399_p2_carry__6_n_1\,
      CO(1) => \valid_bits_1_fu_399_p2_carry__6_n_2\,
      CO(0) => \valid_bits_1_fu_399_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sel0(30 downto 28),
      O(3 downto 0) => valid_bits_1_fu_399_p20_out(31 downto 28),
      S(3) => \valid_bits_1_fu_399_p2_carry__6_i_1_n_0\,
      S(2) => \valid_bits_1_fu_399_p2_carry__6_i_2_n_0\,
      S(1) => \valid_bits_1_fu_399_p2_carry__6_i_3_n_0\,
      S(0) => \valid_bits_1_fu_399_p2_carry__6_i_4_n_0\
    );
\valid_bits_1_fu_399_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(31),
      I1 => \last_N_size_reg_897_reg_n_0_[31]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__6_i_1_n_0\
    );
\valid_bits_1_fu_399_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(30),
      I1 => \last_N_size_reg_897_reg_n_0_[30]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__6_i_2_n_0\
    );
\valid_bits_1_fu_399_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(29),
      I1 => \last_N_size_reg_897_reg_n_0_[29]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__6_i_3_n_0\
    );
\valid_bits_1_fu_399_p2_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(28),
      I1 => \last_N_size_reg_897_reg_n_0_[28]\,
      I2 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      O => \valid_bits_1_fu_399_p2_carry__6_i_4_n_0\
    );
valid_bits_1_fu_399_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => sel0(3),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => \last_N_size_reg_897_reg_n_0_[3]\,
      O => valid_bits_1_fu_399_p2_carry_i_1_n_0
    );
valid_bits_1_fu_399_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(2),
      I4 => valid_bits_fu_106(2),
      I5 => valid_bits_1_reg_966(2),
      O => valid_bits_1_fu_399_p2_carry_i_2_n_0
    );
valid_bits_1_fu_399_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(1),
      I4 => valid_bits_fu_106(1),
      I5 => valid_bits_1_reg_966(1),
      O => valid_bits_1_fu_399_p2_carry_i_3_n_0
    );
valid_bits_1_fu_399_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00803FBF40C07FFF"
    )
        port map (
      I0 => icmp_ln276_reg_938,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => valid_bits_2_reg_1032(0),
      I4 => valid_bits_fu_106(0),
      I5 => valid_bits_1_reg_966(0),
      O => valid_bits_1_fu_399_p2_carry_i_4_n_0
    );
\valid_bits_1_reg_966[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln251_reg_922,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => icmp_ln276_fu_373_p2,
      O => add_ln289_reg_9420
    );
\valid_bits_1_reg_966_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(0),
      Q => valid_bits_1_reg_966(0),
      R => '0'
    );
\valid_bits_1_reg_966_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(10),
      Q => valid_bits_1_reg_966(10),
      R => '0'
    );
\valid_bits_1_reg_966_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(11),
      Q => valid_bits_1_reg_966(11),
      R => '0'
    );
\valid_bits_1_reg_966_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(12),
      Q => valid_bits_1_reg_966(12),
      R => '0'
    );
\valid_bits_1_reg_966_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(13),
      Q => valid_bits_1_reg_966(13),
      R => '0'
    );
\valid_bits_1_reg_966_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(14),
      Q => valid_bits_1_reg_966(14),
      R => '0'
    );
\valid_bits_1_reg_966_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(15),
      Q => valid_bits_1_reg_966(15),
      R => '0'
    );
\valid_bits_1_reg_966_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(16),
      Q => valid_bits_1_reg_966(16),
      R => '0'
    );
\valid_bits_1_reg_966_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(17),
      Q => valid_bits_1_reg_966(17),
      R => '0'
    );
\valid_bits_1_reg_966_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(18),
      Q => valid_bits_1_reg_966(18),
      R => '0'
    );
\valid_bits_1_reg_966_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(19),
      Q => valid_bits_1_reg_966(19),
      R => '0'
    );
\valid_bits_1_reg_966_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(1),
      Q => valid_bits_1_reg_966(1),
      R => '0'
    );
\valid_bits_1_reg_966_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(20),
      Q => valid_bits_1_reg_966(20),
      R => '0'
    );
\valid_bits_1_reg_966_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(21),
      Q => valid_bits_1_reg_966(21),
      R => '0'
    );
\valid_bits_1_reg_966_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(22),
      Q => valid_bits_1_reg_966(22),
      R => '0'
    );
\valid_bits_1_reg_966_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(23),
      Q => valid_bits_1_reg_966(23),
      R => '0'
    );
\valid_bits_1_reg_966_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(24),
      Q => valid_bits_1_reg_966(24),
      R => '0'
    );
\valid_bits_1_reg_966_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(25),
      Q => valid_bits_1_reg_966(25),
      R => '0'
    );
\valid_bits_1_reg_966_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(26),
      Q => valid_bits_1_reg_966(26),
      R => '0'
    );
\valid_bits_1_reg_966_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(27),
      Q => valid_bits_1_reg_966(27),
      R => '0'
    );
\valid_bits_1_reg_966_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(28),
      Q => valid_bits_1_reg_966(28),
      R => '0'
    );
\valid_bits_1_reg_966_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(29),
      Q => valid_bits_1_reg_966(29),
      R => '0'
    );
\valid_bits_1_reg_966_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(2),
      Q => valid_bits_1_reg_966(2),
      R => '0'
    );
\valid_bits_1_reg_966_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(30),
      Q => valid_bits_1_reg_966(30),
      R => '0'
    );
\valid_bits_1_reg_966_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(31),
      Q => valid_bits_1_reg_966(31),
      R => '0'
    );
\valid_bits_1_reg_966_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(3),
      Q => valid_bits_1_reg_966(3),
      R => '0'
    );
\valid_bits_1_reg_966_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(4),
      Q => valid_bits_1_reg_966(4),
      R => '0'
    );
\valid_bits_1_reg_966_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(5),
      Q => valid_bits_1_reg_966(5),
      R => '0'
    );
\valid_bits_1_reg_966_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(6),
      Q => valid_bits_1_reg_966(6),
      R => '0'
    );
\valid_bits_1_reg_966_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(7),
      Q => valid_bits_1_reg_966(7),
      R => '0'
    );
\valid_bits_1_reg_966_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(8),
      Q => valid_bits_1_reg_966(8),
      R => '0'
    );
\valid_bits_1_reg_966_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln289_reg_9420,
      D => valid_bits_1_fu_399_p20_out(9),
      Q => valid_bits_1_reg_966(9),
      R => '0'
    );
valid_bits_2_fu_476_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => valid_bits_2_fu_476_p2_carry_n_0,
      CO(2) => valid_bits_2_fu_476_p2_carry_n_1,
      CO(1) => valid_bits_2_fu_476_p2_carry_n_2,
      CO(0) => valid_bits_2_fu_476_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sel0(6 downto 3),
      O(3 downto 1) => valid_bits_2_fu_476_p2(6 downto 4),
      O(0) => NLW_valid_bits_2_fu_476_p2_carry_O_UNCONNECTED(0),
      S(3) => valid_bits_2_fu_476_p2_carry_i_1_n_0,
      S(2) => valid_bits_2_fu_476_p2_carry_i_2_n_0,
      S(1) => valid_bits_2_fu_476_p2_carry_i_3_n_0,
      S(0) => valid_bits_2_fu_476_p2_carry_i_4_n_0
    );
\valid_bits_2_fu_476_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => valid_bits_2_fu_476_p2_carry_n_0,
      CO(3) => \valid_bits_2_fu_476_p2_carry__0_n_0\,
      CO(2) => \valid_bits_2_fu_476_p2_carry__0_n_1\,
      CO(1) => \valid_bits_2_fu_476_p2_carry__0_n_2\,
      CO(0) => \valid_bits_2_fu_476_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(10 downto 7),
      O(3 downto 0) => valid_bits_2_fu_476_p2(10 downto 7),
      S(3) => \valid_bits_2_fu_476_p2_carry__0_i_1_n_0\,
      S(2) => \valid_bits_2_fu_476_p2_carry__0_i_2_n_0\,
      S(1) => \valid_bits_2_fu_476_p2_carry__0_i_3_n_0\,
      S(0) => \valid_bits_2_fu_476_p2_carry__0_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(7),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(10),
      O => \valid_bits_2_fu_476_p2_carry__0_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(6),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(9),
      O => \valid_bits_2_fu_476_p2_carry__0_i_2_n_0\
    );
\valid_bits_2_fu_476_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(5),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(8),
      O => \valid_bits_2_fu_476_p2_carry__0_i_3_n_0\
    );
\valid_bits_2_fu_476_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(4),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(7),
      O => \valid_bits_2_fu_476_p2_carry__0_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_2_fu_476_p2_carry__0_n_0\,
      CO(3) => \valid_bits_2_fu_476_p2_carry__1_n_0\,
      CO(2) => \valid_bits_2_fu_476_p2_carry__1_n_1\,
      CO(1) => \valid_bits_2_fu_476_p2_carry__1_n_2\,
      CO(0) => \valid_bits_2_fu_476_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(14 downto 11),
      O(3 downto 0) => valid_bits_2_fu_476_p2(14 downto 11),
      S(3) => \valid_bits_2_fu_476_p2_carry__1_i_1_n_0\,
      S(2) => \valid_bits_2_fu_476_p2_carry__1_i_2_n_0\,
      S(1) => \valid_bits_2_fu_476_p2_carry__1_i_3_n_0\,
      S(0) => \valid_bits_2_fu_476_p2_carry__1_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(11),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(14),
      O => \valid_bits_2_fu_476_p2_carry__1_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(10),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(13),
      O => \valid_bits_2_fu_476_p2_carry__1_i_2_n_0\
    );
\valid_bits_2_fu_476_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(9),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(12),
      O => \valid_bits_2_fu_476_p2_carry__1_i_3_n_0\
    );
\valid_bits_2_fu_476_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(8),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(11),
      O => \valid_bits_2_fu_476_p2_carry__1_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_2_fu_476_p2_carry__1_n_0\,
      CO(3) => \valid_bits_2_fu_476_p2_carry__2_n_0\,
      CO(2) => \valid_bits_2_fu_476_p2_carry__2_n_1\,
      CO(1) => \valid_bits_2_fu_476_p2_carry__2_n_2\,
      CO(0) => \valid_bits_2_fu_476_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(18 downto 15),
      O(3 downto 0) => valid_bits_2_fu_476_p2(18 downto 15),
      S(3) => \valid_bits_2_fu_476_p2_carry__2_i_1_n_0\,
      S(2) => \valid_bits_2_fu_476_p2_carry__2_i_2_n_0\,
      S(1) => \valid_bits_2_fu_476_p2_carry__2_i_3_n_0\,
      S(0) => \valid_bits_2_fu_476_p2_carry__2_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(15),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(18),
      O => \valid_bits_2_fu_476_p2_carry__2_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(14),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(17),
      O => \valid_bits_2_fu_476_p2_carry__2_i_2_n_0\
    );
\valid_bits_2_fu_476_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(13),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(16),
      O => \valid_bits_2_fu_476_p2_carry__2_i_3_n_0\
    );
\valid_bits_2_fu_476_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(12),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(15),
      O => \valid_bits_2_fu_476_p2_carry__2_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_2_fu_476_p2_carry__2_n_0\,
      CO(3) => \valid_bits_2_fu_476_p2_carry__3_n_0\,
      CO(2) => \valid_bits_2_fu_476_p2_carry__3_n_1\,
      CO(1) => \valid_bits_2_fu_476_p2_carry__3_n_2\,
      CO(0) => \valid_bits_2_fu_476_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(22 downto 19),
      O(3 downto 0) => valid_bits_2_fu_476_p2(22 downto 19),
      S(3) => \valid_bits_2_fu_476_p2_carry__3_i_1_n_0\,
      S(2) => \valid_bits_2_fu_476_p2_carry__3_i_2_n_0\,
      S(1) => \valid_bits_2_fu_476_p2_carry__3_i_3_n_0\,
      S(0) => \valid_bits_2_fu_476_p2_carry__3_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(19),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(22),
      O => \valid_bits_2_fu_476_p2_carry__3_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(18),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(21),
      O => \valid_bits_2_fu_476_p2_carry__3_i_2_n_0\
    );
\valid_bits_2_fu_476_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(17),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(20),
      O => \valid_bits_2_fu_476_p2_carry__3_i_3_n_0\
    );
\valid_bits_2_fu_476_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(16),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(19),
      O => \valid_bits_2_fu_476_p2_carry__3_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_2_fu_476_p2_carry__3_n_0\,
      CO(3) => \valid_bits_2_fu_476_p2_carry__4_n_0\,
      CO(2) => \valid_bits_2_fu_476_p2_carry__4_n_1\,
      CO(1) => \valid_bits_2_fu_476_p2_carry__4_n_2\,
      CO(0) => \valid_bits_2_fu_476_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(26 downto 23),
      O(3 downto 0) => valid_bits_2_fu_476_p2(26 downto 23),
      S(3) => \valid_bits_2_fu_476_p2_carry__4_i_1_n_0\,
      S(2) => \valid_bits_2_fu_476_p2_carry__4_i_2_n_0\,
      S(1) => \valid_bits_2_fu_476_p2_carry__4_i_3_n_0\,
      S(0) => \valid_bits_2_fu_476_p2_carry__4_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(23),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(26),
      O => \valid_bits_2_fu_476_p2_carry__4_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(22),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(25),
      O => \valid_bits_2_fu_476_p2_carry__4_i_2_n_0\
    );
\valid_bits_2_fu_476_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(21),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(24),
      O => \valid_bits_2_fu_476_p2_carry__4_i_3_n_0\
    );
\valid_bits_2_fu_476_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(20),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(23),
      O => \valid_bits_2_fu_476_p2_carry__4_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_2_fu_476_p2_carry__4_n_0\,
      CO(3) => \valid_bits_2_fu_476_p2_carry__5_n_0\,
      CO(2) => \valid_bits_2_fu_476_p2_carry__5_n_1\,
      CO(1) => \valid_bits_2_fu_476_p2_carry__5_n_2\,
      CO(0) => \valid_bits_2_fu_476_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(30 downto 27),
      O(3 downto 0) => valid_bits_2_fu_476_p2(30 downto 27),
      S(3) => \valid_bits_2_fu_476_p2_carry__5_i_1_n_0\,
      S(2) => \valid_bits_2_fu_476_p2_carry__5_i_2_n_0\,
      S(1) => \valid_bits_2_fu_476_p2_carry__5_i_3_n_0\,
      S(0) => \valid_bits_2_fu_476_p2_carry__5_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(27),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(30),
      O => \valid_bits_2_fu_476_p2_carry__5_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(26),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(29),
      O => \valid_bits_2_fu_476_p2_carry__5_i_2_n_0\
    );
\valid_bits_2_fu_476_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(25),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(28),
      O => \valid_bits_2_fu_476_p2_carry__5_i_3_n_0\
    );
\valid_bits_2_fu_476_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(24),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(27),
      O => \valid_bits_2_fu_476_p2_carry__5_i_4_n_0\
    );
\valid_bits_2_fu_476_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \valid_bits_2_fu_476_p2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_valid_bits_2_fu_476_p2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_valid_bits_2_fu_476_p2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => valid_bits_2_fu_476_p2(31),
      S(3 downto 1) => B"000",
      S(0) => \valid_bits_2_fu_476_p2_carry__6_i_1_n_0\
    );
\valid_bits_2_fu_476_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(28),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(31),
      O => \valid_bits_2_fu_476_p2_carry__6_i_1_n_0\
    );
valid_bits_2_fu_476_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(3),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(6),
      O => valid_bits_2_fu_476_p2_carry_i_1_n_0
    );
valid_bits_2_fu_476_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_902_reg(2),
      I1 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I2 => sel0(5),
      O => valid_bits_2_fu_476_p2_carry_i_2_n_0
    );
valid_bits_2_fu_476_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_min_last_N_reg_902_reg(1),
      I2 => sel0(4),
      O => valid_bits_2_fu_476_p2_carry_i_3_n_0
    );
valid_bits_2_fu_476_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_min_last_N_reg_902_reg(0),
      I2 => sel0(3),
      O => valid_bits_2_fu_476_p2_carry_i_4_n_0
    );
\valid_bits_2_reg_1032[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(1),
      I1 => valid_bits_fu_106(1),
      I2 => valid_bits_2_reg_1032(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(1)
    );
\valid_bits_2_reg_1032[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(2),
      I1 => valid_bits_fu_106(2),
      I2 => valid_bits_2_reg_1032(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(2)
    );
\valid_bits_2_reg_1032[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => icmp_ln251_reg_922,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => icmp_ln276_fu_373_p2,
      O => icmp_ln277_reg_9710
    );
\valid_bits_2_reg_1032[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \icmp_ln260_reg_926_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_min_last_N_reg_902_reg(0),
      I2 => sel0(3),
      O => valid_bits_2_fu_476_p2(3)
    );
\valid_bits_2_reg_1032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(0),
      Q => valid_bits_2_reg_1032(0),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(10),
      Q => valid_bits_2_reg_1032(10),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(11),
      Q => valid_bits_2_reg_1032(11),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(12),
      Q => valid_bits_2_reg_1032(12),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(13),
      Q => valid_bits_2_reg_1032(13),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(14),
      Q => valid_bits_2_reg_1032(14),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(15),
      Q => valid_bits_2_reg_1032(15),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(16),
      Q => valid_bits_2_reg_1032(16),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(17),
      Q => valid_bits_2_reg_1032(17),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(18),
      Q => valid_bits_2_reg_1032(18),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(19),
      Q => valid_bits_2_reg_1032(19),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(1),
      Q => valid_bits_2_reg_1032(1),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(20),
      Q => valid_bits_2_reg_1032(20),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(21),
      Q => valid_bits_2_reg_1032(21),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(22),
      Q => valid_bits_2_reg_1032(22),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(23),
      Q => valid_bits_2_reg_1032(23),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(24),
      Q => valid_bits_2_reg_1032(24),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(25),
      Q => valid_bits_2_reg_1032(25),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(26),
      Q => valid_bits_2_reg_1032(26),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(27),
      Q => valid_bits_2_reg_1032(27),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(28),
      Q => valid_bits_2_reg_1032(28),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(29),
      Q => valid_bits_2_reg_1032(29),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(2),
      Q => valid_bits_2_reg_1032(2),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(30),
      Q => valid_bits_2_reg_1032(30),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(31),
      Q => valid_bits_2_reg_1032(31),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(3),
      Q => valid_bits_2_reg_1032(3),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(4),
      Q => valid_bits_2_reg_1032(4),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(5),
      Q => valid_bits_2_reg_1032(5),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(6),
      Q => valid_bits_2_reg_1032(6),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(7),
      Q => valid_bits_2_reg_1032(7),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(8),
      Q => valid_bits_2_reg_1032(8),
      R => '0'
    );
\valid_bits_2_reg_1032_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => valid_bits_2_fu_476_p2(9),
      Q => valid_bits_2_reg_1032(9),
      R => '0'
    );
\valid_bits_fu_106[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(0),
      I5 => valid_bits_1_reg_966(0),
      O => \valid_bits_fu_106[0]_i_1_n_0\
    );
\valid_bits_fu_106[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(10),
      I5 => valid_bits_1_reg_966(10),
      O => \valid_bits_fu_106[10]_i_1_n_0\
    );
\valid_bits_fu_106[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(11),
      I5 => valid_bits_1_reg_966(11),
      O => \valid_bits_fu_106[11]_i_1_n_0\
    );
\valid_bits_fu_106[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(12),
      I5 => valid_bits_1_reg_966(12),
      O => \valid_bits_fu_106[12]_i_1_n_0\
    );
\valid_bits_fu_106[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(13),
      I5 => valid_bits_1_reg_966(13),
      O => \valid_bits_fu_106[13]_i_1_n_0\
    );
\valid_bits_fu_106[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(14),
      I5 => valid_bits_1_reg_966(14),
      O => \valid_bits_fu_106[14]_i_1_n_0\
    );
\valid_bits_fu_106[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(15),
      I5 => valid_bits_1_reg_966(15),
      O => \valid_bits_fu_106[15]_i_1_n_0\
    );
\valid_bits_fu_106[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(16),
      I5 => valid_bits_1_reg_966(16),
      O => \valid_bits_fu_106[16]_i_1_n_0\
    );
\valid_bits_fu_106[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(17),
      I5 => valid_bits_1_reg_966(17),
      O => \valid_bits_fu_106[17]_i_1_n_0\
    );
\valid_bits_fu_106[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(18),
      I5 => valid_bits_1_reg_966(18),
      O => \valid_bits_fu_106[18]_i_1_n_0\
    );
\valid_bits_fu_106[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(19),
      I5 => valid_bits_1_reg_966(19),
      O => \valid_bits_fu_106[19]_i_1_n_0\
    );
\valid_bits_fu_106[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(1),
      I5 => valid_bits_1_reg_966(1),
      O => \valid_bits_fu_106[1]_i_1_n_0\
    );
\valid_bits_fu_106[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(20),
      I5 => valid_bits_1_reg_966(20),
      O => \valid_bits_fu_106[20]_i_1_n_0\
    );
\valid_bits_fu_106[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(21),
      I5 => valid_bits_1_reg_966(21),
      O => \valid_bits_fu_106[21]_i_1_n_0\
    );
\valid_bits_fu_106[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(22),
      I5 => valid_bits_1_reg_966(22),
      O => \valid_bits_fu_106[22]_i_1_n_0\
    );
\valid_bits_fu_106[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(23),
      I5 => valid_bits_1_reg_966(23),
      O => \valid_bits_fu_106[23]_i_1_n_0\
    );
\valid_bits_fu_106[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(24),
      I5 => valid_bits_1_reg_966(24),
      O => \valid_bits_fu_106[24]_i_1_n_0\
    );
\valid_bits_fu_106[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(25),
      I5 => valid_bits_1_reg_966(25),
      O => \valid_bits_fu_106[25]_i_1_n_0\
    );
\valid_bits_fu_106[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(26),
      I5 => valid_bits_1_reg_966(26),
      O => \valid_bits_fu_106[26]_i_1_n_0\
    );
\valid_bits_fu_106[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(27),
      I5 => valid_bits_1_reg_966(27),
      O => \valid_bits_fu_106[27]_i_1_n_0\
    );
\valid_bits_fu_106[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(28),
      I5 => valid_bits_1_reg_966(28),
      O => \valid_bits_fu_106[28]_i_1_n_0\
    );
\valid_bits_fu_106[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(29),
      I5 => valid_bits_1_reg_966(29),
      O => \valid_bits_fu_106[29]_i_1_n_0\
    );
\valid_bits_fu_106[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(2),
      I5 => valid_bits_1_reg_966(2),
      O => \valid_bits_fu_106[2]_i_1_n_0\
    );
\valid_bits_fu_106[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(30),
      I5 => valid_bits_1_reg_966(30),
      O => \valid_bits_fu_106[30]_i_1_n_0\
    );
\valid_bits_fu_106[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => cols_loc_c_empty_n,
      I1 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
      I2 => ap_CS_fsm_state1,
      I3 => ap_done_reg,
      I4 => dstMat_2_c_empty_n,
      I5 => dstMat_1_c_empty_n,
      O => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => icmp_ln251_reg_922_pp0_iter1_reg,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => \valid_bits_fu_106[31]_i_2_n_0\
    );
\valid_bits_fu_106[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(31),
      I5 => valid_bits_1_reg_966(31),
      O => \valid_bits_fu_106[31]_i_3_n_0\
    );
\valid_bits_fu_106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(3),
      I5 => valid_bits_1_reg_966(3),
      O => \valid_bits_fu_106[3]_i_1_n_0\
    );
\valid_bits_fu_106[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(4),
      I5 => valid_bits_1_reg_966(4),
      O => \valid_bits_fu_106[4]_i_1_n_0\
    );
\valid_bits_fu_106[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(5),
      I5 => valid_bits_1_reg_966(5),
      O => \valid_bits_fu_106[5]_i_1_n_0\
    );
\valid_bits_fu_106[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(6),
      I5 => valid_bits_1_reg_966(6),
      O => \valid_bits_fu_106[6]_i_1_n_0\
    );
\valid_bits_fu_106[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(7),
      I5 => valid_bits_1_reg_966(7),
      O => \valid_bits_fu_106[7]_i_1_n_0\
    );
\valid_bits_fu_106[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(8),
      I5 => valid_bits_1_reg_966(8),
      O => \valid_bits_fu_106[8]_i_1_n_0\
    );
\valid_bits_fu_106[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF40000000"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => icmp_ln276_reg_938,
      I2 => icmp_ln251_reg_922_pp0_iter1_reg,
      I3 => ap_enable_reg_pp0_iter2,
      I4 => valid_bits_2_reg_1032(9),
      I5 => valid_bits_1_reg_966(9),
      O => \valid_bits_fu_106[9]_i_1_n_0\
    );
\valid_bits_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[0]_i_1_n_0\,
      Q => valid_bits_fu_106(0),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[10]_i_1_n_0\,
      Q => valid_bits_fu_106(10),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[11]_i_1_n_0\,
      Q => valid_bits_fu_106(11),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[12]_i_1_n_0\,
      Q => valid_bits_fu_106(12),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[13]_i_1_n_0\,
      Q => valid_bits_fu_106(13),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[14]_i_1_n_0\,
      Q => valid_bits_fu_106(14),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[15]_i_1_n_0\,
      Q => valid_bits_fu_106(15),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[16]_i_1_n_0\,
      Q => valid_bits_fu_106(16),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[17]_i_1_n_0\,
      Q => valid_bits_fu_106(17),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[18]_i_1_n_0\,
      Q => valid_bits_fu_106(18),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[19]_i_1_n_0\,
      Q => valid_bits_fu_106(19),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[1]_i_1_n_0\,
      Q => valid_bits_fu_106(1),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[20]_i_1_n_0\,
      Q => valid_bits_fu_106(20),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[21]_i_1_n_0\,
      Q => valid_bits_fu_106(21),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[22]_i_1_n_0\,
      Q => valid_bits_fu_106(22),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[23]_i_1_n_0\,
      Q => valid_bits_fu_106(23),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[24]_i_1_n_0\,
      Q => valid_bits_fu_106(24),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[25]_i_1_n_0\,
      Q => valid_bits_fu_106(25),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[26]_i_1_n_0\,
      Q => valid_bits_fu_106(26),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[27]_i_1_n_0\,
      Q => valid_bits_fu_106(27),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[28]_i_1_n_0\,
      Q => valid_bits_fu_106(28),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[29]_i_1_n_0\,
      Q => valid_bits_fu_106(29),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[2]_i_1_n_0\,
      Q => valid_bits_fu_106(2),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[30]_i_1_n_0\,
      Q => valid_bits_fu_106(30),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[31]_i_3_n_0\,
      Q => valid_bits_fu_106(31),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[3]_i_1_n_0\,
      Q => valid_bits_fu_106(3),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[4]_i_1_n_0\,
      Q => valid_bits_fu_106(4),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[5]_i_1_n_0\,
      Q => valid_bits_fu_106(5),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[6]_i_1_n_0\,
      Q => valid_bits_fu_106(6),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[7]_i_1_n_0\,
      Q => valid_bits_fu_106(7),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[8]_i_1_n_0\,
      Q => valid_bits_fu_106(8),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_fu_106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \valid_bits_fu_106[31]_i_2_n_0\,
      D => \valid_bits_fu_106[9]_i_1_n_0\,
      Q => valid_bits_fu_106(9),
      R => \^hlsstrm2xfmat_32_0_32_32_1_1024_u0_cols_loc_read\
    );
\valid_bits_load_reg_1003[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(10),
      I1 => valid_bits_fu_106(10),
      I2 => valid_bits_2_reg_1032(10),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(10)
    );
\valid_bits_load_reg_1003[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(11),
      I1 => valid_bits_fu_106(11),
      I2 => valid_bits_2_reg_1032(11),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(11)
    );
\valid_bits_load_reg_1003[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(12),
      I1 => valid_bits_fu_106(12),
      I2 => valid_bits_2_reg_1032(12),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(12)
    );
\valid_bits_load_reg_1003[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(13),
      I1 => valid_bits_fu_106(13),
      I2 => valid_bits_2_reg_1032(13),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(13)
    );
\valid_bits_load_reg_1003[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(14),
      I1 => valid_bits_fu_106(14),
      I2 => valid_bits_2_reg_1032(14),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(14)
    );
\valid_bits_load_reg_1003[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(15),
      I1 => valid_bits_fu_106(15),
      I2 => valid_bits_2_reg_1032(15),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(15)
    );
\valid_bits_load_reg_1003[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(16),
      I1 => valid_bits_fu_106(16),
      I2 => valid_bits_2_reg_1032(16),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(16)
    );
\valid_bits_load_reg_1003[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(17),
      I1 => valid_bits_fu_106(17),
      I2 => valid_bits_2_reg_1032(17),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(17)
    );
\valid_bits_load_reg_1003[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(18),
      I1 => valid_bits_fu_106(18),
      I2 => valid_bits_2_reg_1032(18),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(18)
    );
\valid_bits_load_reg_1003[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(19),
      I1 => valid_bits_fu_106(19),
      I2 => valid_bits_2_reg_1032(19),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(19)
    );
\valid_bits_load_reg_1003[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(20),
      I1 => valid_bits_fu_106(20),
      I2 => valid_bits_2_reg_1032(20),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(20)
    );
\valid_bits_load_reg_1003[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(21),
      I1 => valid_bits_fu_106(21),
      I2 => valid_bits_2_reg_1032(21),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(21)
    );
\valid_bits_load_reg_1003[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(22),
      I1 => valid_bits_fu_106(22),
      I2 => valid_bits_2_reg_1032(22),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(22)
    );
\valid_bits_load_reg_1003[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(23),
      I1 => valid_bits_fu_106(23),
      I2 => valid_bits_2_reg_1032(23),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(23)
    );
\valid_bits_load_reg_1003[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(24),
      I1 => valid_bits_fu_106(24),
      I2 => valid_bits_2_reg_1032(24),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(24)
    );
\valid_bits_load_reg_1003[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(25),
      I1 => valid_bits_fu_106(25),
      I2 => valid_bits_2_reg_1032(25),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(25)
    );
\valid_bits_load_reg_1003[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(26),
      I1 => valid_bits_fu_106(26),
      I2 => valid_bits_2_reg_1032(26),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(26)
    );
\valid_bits_load_reg_1003[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(27),
      I1 => valid_bits_fu_106(27),
      I2 => valid_bits_2_reg_1032(27),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(27)
    );
\valid_bits_load_reg_1003[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(28),
      I1 => valid_bits_fu_106(28),
      I2 => valid_bits_2_reg_1032(28),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(28)
    );
\valid_bits_load_reg_1003[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(29),
      I1 => valid_bits_fu_106(29),
      I2 => valid_bits_2_reg_1032(29),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(29)
    );
\valid_bits_load_reg_1003[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(30),
      I1 => valid_bits_fu_106(30),
      I2 => valid_bits_2_reg_1032(30),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(30)
    );
\valid_bits_load_reg_1003[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(31),
      I1 => valid_bits_fu_106(31),
      I2 => valid_bits_2_reg_1032(31),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(31)
    );
\valid_bits_load_reg_1003[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(3),
      I1 => valid_bits_fu_106(3),
      I2 => valid_bits_2_reg_1032(3),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(3)
    );
\valid_bits_load_reg_1003[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(4),
      I1 => valid_bits_fu_106(4),
      I2 => valid_bits_2_reg_1032(4),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(4)
    );
\valid_bits_load_reg_1003[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(5),
      I1 => valid_bits_fu_106(5),
      I2 => valid_bits_2_reg_1032(5),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(5)
    );
\valid_bits_load_reg_1003[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(6),
      I1 => valid_bits_fu_106(6),
      I2 => valid_bits_2_reg_1032(6),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(6)
    );
\valid_bits_load_reg_1003[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(7),
      I1 => valid_bits_fu_106(7),
      I2 => valid_bits_2_reg_1032(7),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(7)
    );
\valid_bits_load_reg_1003[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(8),
      I1 => valid_bits_fu_106(8),
      I2 => valid_bits_2_reg_1032(8),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(8)
    );
\valid_bits_load_reg_1003[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0CCCCCCAACCCCCC"
    )
        port map (
      I0 => valid_bits_1_reg_966(9),
      I1 => valid_bits_fu_106(9),
      I2 => valid_bits_2_reg_1032(9),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => icmp_ln251_reg_922_pp0_iter1_reg,
      I5 => icmp_ln276_reg_938,
      O => sel0(9)
    );
\valid_bits_load_reg_1003_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(10),
      Q => valid_bits_load_reg_1003(10),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(11),
      Q => valid_bits_load_reg_1003(11),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(12),
      Q => valid_bits_load_reg_1003(12),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(13),
      Q => valid_bits_load_reg_1003(13),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(14),
      Q => valid_bits_load_reg_1003(14),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(15),
      Q => valid_bits_load_reg_1003(15),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(16),
      Q => valid_bits_load_reg_1003(16),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(17),
      Q => valid_bits_load_reg_1003(17),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(18),
      Q => valid_bits_load_reg_1003(18),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(19),
      Q => valid_bits_load_reg_1003(19),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(20),
      Q => valid_bits_load_reg_1003(20),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(21),
      Q => valid_bits_load_reg_1003(21),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(22),
      Q => valid_bits_load_reg_1003(22),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(23),
      Q => valid_bits_load_reg_1003(23),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(24),
      Q => valid_bits_load_reg_1003(24),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(25),
      Q => valid_bits_load_reg_1003(25),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(26),
      Q => valid_bits_load_reg_1003(26),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(27),
      Q => valid_bits_load_reg_1003(27),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(28),
      Q => valid_bits_load_reg_1003(28),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(29),
      Q => valid_bits_load_reg_1003(29),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(30),
      Q => valid_bits_load_reg_1003(30),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(31),
      Q => valid_bits_load_reg_1003(31),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(3),
      Q => valid_bits_load_reg_1003(3),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(4),
      Q => valid_bits_load_reg_1003(4),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(5),
      Q => valid_bits_load_reg_1003(5),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(6),
      Q => valid_bits_load_reg_1003(6),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(7),
      Q => valid_bits_load_reg_1003(7),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(8),
      Q => valid_bits_load_reg_1003(8),
      R => '0'
    );
\valid_bits_load_reg_1003_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln277_reg_9710,
      D => sel0(9),
      Q => valid_bits_load_reg_1003(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_reg_751_reg[28]_0\ : out STD_LOGIC_VECTOR ( 28 downto 0 );
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    shiftReg_ce : out STD_LOGIC;
    internal_empty_n_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    cols_loc_channel_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    srcMat_1_c_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[4]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[8]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[8]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[12]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[16]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[16]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[20]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[20]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[24]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[24]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[28]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[28]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub13_i_i_reg_792_reg[31]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sub13_i_i_reg_792_reg[31]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[19]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[23]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[27]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \sub_ln378_reg_762_reg[28]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    \mOutPtr_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_mat_data_empty_n : in STD_LOGIC;
    strm_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start : in STD_LOGIC;
    \sub13_i_i_reg_792_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cols_reg_751_reg[28]_1\ : in STD_LOGIC_VECTOR ( 28 downto 0 );
    out_mat_420_dout : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s is
  signal K_size_fu_254_p3 : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal PTR_WIDTH_min_last_N_fu_198_p2 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal \PTR_WIDTH_min_last_N_reg_782[11]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[11]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[11]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[11]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[15]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[15]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[15]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[15]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[19]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[19]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[19]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[19]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[23]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[23]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[23]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[23]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[27]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[27]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[27]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[27]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[31]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[31]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[31]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[31]_i_5_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[3]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[7]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[7]_i_3_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[7]_i_4_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782[7]_i_5_n_0\ : STD_LOGIC;
  signal PTR_WIDTH_min_last_N_reg_782_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal PTR_WIDTH_plus_Ksize_fu_266_p3 : STD_LOGIC_VECTOR ( 30 downto 3 );
  signal PTR_WIDTH_plus_last_N_fu_204_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \PTR_WIDTH_plus_last_N_reg_787[5]_i_2_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787[5]_i_3_n_0\ : STD_LOGIC;
  signal PTR_WIDTH_plus_last_N_reg_787_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG[0][31]_i_3_n_0\ : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_i_1_n_0 : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_i_2_n_0 : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_i_3_n_0 : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_i_4_n_0 : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_i_5_n_0 : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_n_2 : STD_LOGIC;
  signal add_ln417_1_fu_302_p2_carry_n_3 : STD_LOGIC;
  signal \add_ln417_reg_857[11]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[11]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[11]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[11]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[15]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[15]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[15]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[15]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[19]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[19]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[19]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[19]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[23]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[23]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[23]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[23]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[27]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[27]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[27]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[27]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[31]_i_5_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[31]_i_6_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[31]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[31]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[3]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[7]_i_10_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[7]_i_7_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[7]_i_8_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857[7]_i_9_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[19]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[19]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[19]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[23]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[23]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[23]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[27]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[27]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[27]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[27]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[31]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[10]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[11]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[12]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[13]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[14]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[15]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[16]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[17]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[18]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[19]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[20]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[21]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[22]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[23]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[24]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[25]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[26]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[27]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[28]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[29]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[30]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[31]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[3]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[4]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[5]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[6]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[7]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[8]\ : STD_LOGIC;
  signal \add_ln417_reg_857_reg_n_0_[9]\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_1\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_2\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_3\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_4\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_5\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_6\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__0_n_7\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_1\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_2\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_3\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_4\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_5\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_6\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__1_n_7\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_1\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_2\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_3\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_4\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_5\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_6\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__2_n_7\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_1\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_2\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_3\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_4\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_5\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_6\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__3_n_7\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_i_5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_i_6_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_i_7_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_i_8_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_1\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_2\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_3\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_4\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_5\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_6\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__4_n_7\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_i_5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_i_6_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_i_7_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_i_8_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_1\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_2\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_3\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_4\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_5\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_6\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__5_n_7\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \add_ln421_fu_328_p2_carry__6_n_7\ : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_i_5_n_0 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_i_6_n_0 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_i_7_n_0 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_i_8_n_0 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_0 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_1 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_2 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_3 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_4 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_5 : STD_LOGIC;
  signal add_ln421_fu_328_p2_carry_n_6 : STD_LOGIC;
  signal add_ln421_reg_878 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal add_ln421_reg_8780 : STD_LOGIC;
  signal \add_ln421_reg_878[3]_i_1_n_0\ : STD_LOGIC;
  signal and_ln414_3_fu_481_p2 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal and_ln414_3_reg_977 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal and_ln414_3_reg_9770 : STD_LOGIC;
  signal \and_ln414_3_reg_977[0]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[10]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[11]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[14]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[15]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[16]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[17]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[18]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[19]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[1]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[20]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[21]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[22]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[23]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[24]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[25]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[26]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[28]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[29]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[30]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[30]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[31]_i_3_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[3]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[4]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[5]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[6]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[8]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_3_reg_977[9]_i_1_n_0\ : STD_LOGIC;
  signal and_ln414_fu_683_p2 : STD_LOGIC_VECTOR ( 30 downto 1 );
  signal and_ln414_reg_1030 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal and_ln414_reg_10300 : STD_LOGIC;
  signal \and_ln414_reg_1030[0]_i_1_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[10]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[11]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[12]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[13]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[14]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[15]_i_3_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[16]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[18]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[19]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[1]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[20]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[21]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[22]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[23]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[24]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[26]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[27]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[28]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[2]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[30]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[30]_i_4_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[31]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[31]_i_3_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[4]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[5]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[6]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[7]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[8]_i_2_n_0\ : STD_LOGIC;
  signal \and_ln414_reg_1030[9]_i_2_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2__3_n_0\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3__1_n_0\ : STD_LOGIC;
  signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_0_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state17 : STD_LOGIC;
  signal ap_CS_fsm_state18 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal ap_NS_fsm1 : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_pp0_exit_iter0_state11 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter0_i_1__2_n_0\ : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter1_i_1__2_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_reg_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter2_i_1__1_n_0\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_i_1_n_0 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5_reg_n_0 : STD_LOGIC;
  signal ap_sig_allocacmp_p_Val2_load : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bits_to_add_1_fu_338_p20_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bits_to_add_1_fu_338_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__0_n_3\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__1_n_3\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__2_n_3\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__3_n_3\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__4_n_3\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__5_n_3\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_n_1\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_n_2\ : STD_LOGIC;
  signal \bits_to_add_1_fu_338_p2_carry__6_n_3\ : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_i_1_n_0 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_i_2_n_0 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_i_3_n_0 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_i_4_n_0 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_n_0 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_n_1 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_n_2 : STD_LOGIC;
  signal bits_to_add_1_fu_338_p2_carry_n_3 : STD_LOGIC;
  signal bits_to_add_1_reg_889 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bits_to_add_2_fu_316_p2 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal \bits_to_add_2_fu_316_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_n_1\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_n_2\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__0_n_3\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_n_1\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_n_2\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__1_n_3\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_n_1\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_n_2\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__2_n_3\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_n_1\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_n_2\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__3_n_3\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_n_1\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_n_2\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__4_n_3\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_n_0\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_n_1\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_n_2\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__5_n_3\ : STD_LOGIC;
  signal \bits_to_add_2_fu_316_p2_carry__6_i_1_n_0\ : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_i_1_n_0 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_i_2_n_0 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_i_3_n_0 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_i_4_n_0 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_n_0 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_n_1 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_n_2 : STD_LOGIC;
  signal bits_to_add_2_fu_316_p2_carry_n_3 : STD_LOGIC;
  signal bits_to_add_2_reg_873 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal bits_to_add_2_reg_8730 : STD_LOGIC;
  signal \bits_to_add_2_reg_873[31]_i_2_n_0\ : STD_LOGIC;
  signal bits_to_add_fu_102 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \bits_to_add_fu_102[0]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[10]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[11]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[12]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[13]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[14]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[15]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[16]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[17]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[18]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[19]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[1]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[20]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[21]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[22]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[23]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[24]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[25]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[26]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[27]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[28]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[29]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[2]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[30]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[31]_i_2_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[31]_i_3_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[3]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[4]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[5]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[6]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[7]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[8]_i_1_n_0\ : STD_LOGIC;
  signal \bits_to_add_fu_102[9]_i_1_n_0\ : STD_LOGIC;
  signal bits_to_add_load_1_reg_8330 : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[0]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[10]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[11]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[12]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[13]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[14]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[15]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[16]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[17]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[18]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[19]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[1]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[20]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[21]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[22]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[23]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[24]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[25]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[26]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[27]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[28]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[29]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[2]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[30]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[31]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[3]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[4]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[5]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[6]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[7]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[8]\ : STD_LOGIC;
  signal \bits_to_add_load_1_reg_833_reg_n_0_[9]\ : STD_LOGIC;
  signal clk_cnt_reg_1480 : STD_LOGIC;
  signal \clk_cnt_reg_148[0]_i_1_n_0\ : STD_LOGIC;
  signal clk_cnt_reg_148_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^cols_reg_751_reg[28]_0\ : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal grp_load_fu_162_p1 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \i_/i_/i___60_carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i___60_carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__2_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__3_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__4_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__5_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__6_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i___60_carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal i_reg_137_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal \icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln390_1_fu_230_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln390_1_fu_230_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln390_1_reg_817 : STD_LOGIC;
  signal \icmp_ln390_1_reg_817[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln390_1_reg_817_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln390_1_reg_817_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln390_fu_180_p2 : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln390_fu_180_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln390_fu_180_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln390_reg_773 : STD_LOGIC;
  signal \icmp_ln390_reg_773[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln398_fu_235_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln398_fu_235_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln398_reg_821 : STD_LOGIC;
  signal \icmp_ln398_reg_821[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln398_reg_821[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln398_reg_821_reg[0]_rep_n_0\ : STD_LOGIC;
  signal icmp_ln412_fu_272_p2 : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln412_fu_272_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_i_9_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln412_fu_272_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln412_reg_840 : STD_LOGIC;
  signal icmp_ln412_reg_840_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln412_reg_840_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln414_1_fu_362_p2 : STD_LOGIC;
  signal icmp_ln414_1_reg_907 : STD_LOGIC;
  signal \icmp_ln414_1_reg_907[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_1_reg_907[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_1_reg_907[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_1_reg_907[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_1_reg_907[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_1_reg_907[0]_i_7_n_0\ : STD_LOGIC;
  signal icmp_ln414_1_reg_907_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln414_fu_405_p2 : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_n_1\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln414_fu_405_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln414_fu_405_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln414_reg_955 : STD_LOGIC;
  signal icmp_ln414_reg_955_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln414_reg_955_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln416_fu_284_p2 : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln416_fu_284_p2_carry__1_n_3\ : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln416_fu_284_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln416_reg_852 : STD_LOGIC;
  signal icmp_ln416_reg_852_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln416_reg_852_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln416_reg_852_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036[0]_i_9_n_0\ : STD_LOGIC;
  signal \icmp_ln426_reg_1036_reg_n_0_[0]\ : STD_LOGIC;
  signal icmp_ln674_fu_383_p2 : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_n_1\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_n_2\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__0_n_3\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_n_1\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_n_2\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__1_n_3\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_n_2\ : STD_LOGIC;
  signal \icmp_ln674_fu_383_p2_carry__2_n_3\ : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_1_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_2_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_3_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_4_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_5_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_6_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_7_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_i_8_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_n_0 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_n_1 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_n_2 : STD_LOGIC;
  signal icmp_ln674_fu_383_p2_carry_n_3 : STD_LOGIC;
  signal icmp_ln674_reg_931 : STD_LOGIC;
  signal icmp_ln674_reg_9310 : STD_LOGIC;
  signal \last_N_size_reg_777[5]_i_2_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[13]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[13]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[13]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[17]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[17]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[17]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[21]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[21]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[21]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[21]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[25]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[25]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[25]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[25]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[29]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[29]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[29]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[29]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[5]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[9]_i_1_n_1\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[9]_i_1_n_2\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[10]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[11]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[12]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[13]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[14]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[15]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[16]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[17]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[18]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[19]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[20]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[21]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[22]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[23]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[24]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[25]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[26]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[27]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[28]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[29]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[30]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[31]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[3]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[4]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[5]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[6]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[7]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[8]\ : STD_LOGIC;
  signal \last_N_size_reg_777_reg_n_0_[9]\ : STD_LOGIC;
  signal loop_count_reg_767 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lshr_ln414_2_fu_541_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal lshr_ln414_2_reg_993 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal lshr_ln414_2_reg_9930 : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[10]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[11]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[12]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[13]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[14]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[15]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[16]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[17]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[18]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[19]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[1]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[20]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[21]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[22]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[23]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[24]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[25]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[26]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[27]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[28]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[29]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[2]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[30]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[31]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[31]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[3]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[4]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[5]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[6]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[7]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[8]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln414_2_reg_993[9]_i_1_n_0\ : STD_LOGIC;
  signal lshr_ln674_1_fu_532_p2 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal lshr_ln674_1_reg_988 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lshr_ln674_1_reg_988[0]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[0]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[0]_i_4_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[1]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[1]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[2]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[3]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[3]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[4]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[4]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[5]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[5]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[6]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[6]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[7]_i_1_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[7]_i_2_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[7]_i_3_n_0\ : STD_LOGIC;
  signal \lshr_ln674_1_reg_988[7]_i_4_n_0\ : STD_LOGIC;
  signal \mOutPtr[0]_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal p_15_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal p_Result_1_fu_594_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Result_1_reg_1014 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Result_1_reg_10140 : STD_LOGIC;
  signal p_Result_3_fu_635_p2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Result_3_reg_1019 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Result_3_reg_10190 : STD_LOGIC;
  signal \p_Result_3_reg_1019[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_1019[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_1019[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Result_3_reg_1019[7]_i_2_n_0\ : STD_LOGIC;
  signal p_Val2_load_reg_1009 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Val2_load_reg_10090 : STD_LOGIC;
  signal p_Val2_s_fu_98 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal p_Val2_s_fu_980 : STD_LOGIC;
  signal \p_Val2_s_fu_98[0]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[10]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[11]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[12]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[13]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[14]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[15]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[16]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[17]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[18]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[19]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[1]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[20]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[21]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[22]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[23]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[24]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[25]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[26]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[27]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[28]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[29]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[2]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[30]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[31]_i_3_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[3]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[4]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[5]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[6]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[7]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[8]_i_2_n_0\ : STD_LOGIC;
  signal \p_Val2_s_fu_98[9]_i_2_n_0\ : STD_LOGIC;
  signal rows_reg_746 : STD_LOGIC_VECTOR ( 31 downto 17 );
  signal sel0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal select_ln414_fu_552_p3 : STD_LOGIC_VECTOR ( 5 to 5 );
  signal shl_ln414_2_fu_463_p2 : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal shl_ln414_2_reg_971 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shl_ln414_2_reg_971[0]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[0]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[0]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[0]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[14]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[16]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[17]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[17]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[17]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[17]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[18]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[18]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[19]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[1]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[20]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[20]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[20]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[20]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[20]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_7_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[21]_i_8_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_7_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[22]_i_8_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[24]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[25]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[26]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[27]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[28]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[29]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[2]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[2]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[2]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[2]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[30]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[30]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[30]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[3]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[4]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[5]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[6]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_7_n_0\ : STD_LOGIC;
  signal \shl_ln414_2_reg_971[7]_i_8_n_0\ : STD_LOGIC;
  signal shl_ln414_fu_665_p2 : STD_LOGIC_VECTOR ( 22 downto 16 );
  signal shl_ln414_reg_1024 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \shl_ln414_reg_1024[0]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[10]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[10]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[11]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[11]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[11]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[11]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[12]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[12]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[13]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[14]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[14]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[15]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[15]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[15]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[16]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[16]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[17]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[17]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[17]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[18]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[19]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[1]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[1]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[20]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[20]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[20]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[20]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[21]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[21]_i_3_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[21]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[21]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[21]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[22]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[22]_i_4_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[22]_i_5_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[22]_i_6_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[2]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[31]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[3]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[4]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[5]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[6]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[7]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[8]_i_1_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[8]_i_2_n_0\ : STD_LOGIC;
  signal \shl_ln414_reg_1024[9]_i_1_n_0\ : STD_LOGIC;
  signal shl_ln_fu_185_p3 : STD_LOGIC_VECTOR ( 31 downto 3 );
  signal sub13_i_i_fu_210_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sub13_i_i_fu_210_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__5_n_3\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__6_n_2\ : STD_LOGIC;
  signal \sub13_i_i_fu_210_p2_carry__6_n_3\ : STD_LOGIC;
  signal sub13_i_i_fu_210_p2_carry_n_0 : STD_LOGIC;
  signal sub13_i_i_fu_210_p2_carry_n_1 : STD_LOGIC;
  signal sub13_i_i_fu_210_p2_carry_n_2 : STD_LOGIC;
  signal sub13_i_i_fu_210_p2_carry_n_3 : STD_LOGIC;
  signal sub13_i_i_reg_792 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal sub_ln378_fu_175_p2 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \sub_ln378_fu_175_p2_carry__0_n_0\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__0_n_1\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__0_n_2\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__0_n_3\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__1_n_0\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__1_n_1\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__1_n_2\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__1_n_3\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__2_n_0\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__2_n_1\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__2_n_2\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__2_n_3\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__3_n_0\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__3_n_1\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__3_n_2\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__3_n_3\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__4_n_0\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__4_n_1\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__4_n_2\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__4_n_3\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__5_n_0\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__5_n_1\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__5_n_2\ : STD_LOGIC;
  signal \sub_ln378_fu_175_p2_carry__5_n_3\ : STD_LOGIC;
  signal sub_ln378_fu_175_p2_carry_n_0 : STD_LOGIC;
  signal sub_ln378_fu_175_p2_carry_n_1 : STD_LOGIC;
  signal sub_ln378_fu_175_p2_carry_n_2 : STD_LOGIC;
  signal sub_ln378_fu_175_p2_carry_n_3 : STD_LOGIC;
  signal sub_ln414_1_reg_1004 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln414_1_reg_10040 : STD_LOGIC;
  signal \sub_ln414_1_reg_1004[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_1_reg_1004[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_1_reg_1004[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_1_reg_1004[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_1_reg_1004[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_921[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_921[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_921[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_921[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_2_reg_921[4]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln414_3_reg_926 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln414_4_reg_950 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sub_ln414_4_reg_950[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_4_reg_950[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_4_reg_950[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_4_reg_950[4]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln414_reg_999 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal sub_ln414_reg_9990 : STD_LOGIC;
  signal \sub_ln414_reg_999[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_reg_999[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_reg_999[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_reg_999[3]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln414_reg_999[4]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln421_fu_278_p2 : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \sub_ln421_reg_844[12]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[12]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[12]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[12]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[16]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[16]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[16]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[16]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[20]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[20]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[20]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[20]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[24]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[24]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[24]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[24]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[28]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[28]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[28]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[28]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[31]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[31]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[31]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[4]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[4]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[4]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[4]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[8]_i_2_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[8]_i_3_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[8]_i_4_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[8]_i_5_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844[8]_i_6_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[31]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[31]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[0]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[10]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[11]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[12]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[13]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[14]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[15]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[16]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[17]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[18]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[19]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[1]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[20]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[21]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[22]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[23]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[24]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[25]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[26]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[27]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[28]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[29]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[2]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[30]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[31]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[3]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[4]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[5]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[6]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[7]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[8]\ : STD_LOGIC;
  signal \sub_ln421_reg_844_reg_n_0_[9]\ : STD_LOGIC;
  signal sub_ln674_2_reg_945 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sub_ln674_2_reg_945[0]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_2_reg_945[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_2_reg_945[2]_i_1_n_0\ : STD_LOGIC;
  signal sub_ln674_4_fu_522_p2 : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal sub_ln674_4_reg_983 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal sub_ln674_reg_902 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \sub_ln674_reg_902[1]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_reg_902[2]_i_1_n_0\ : STD_LOGIC;
  signal \sub_ln674_reg_902[3]_i_1_n_0\ : STD_LOGIC;
  signal \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal tmp_V_reg_894 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_V_reg_894_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln414_1_reg_883_pp0_iter2_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln414_1_reg_883_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln414_2_reg_915 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln414_3_fu_312_p1 : STD_LOGIC_VECTOR ( 5 downto 4 );
  signal trunc_ln414_3_reg_868 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \trunc_ln414_3_reg_868[0]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln414_3_reg_868[1]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln414_3_reg_868[2]_i_1_n_0\ : STD_LOGIC;
  signal \trunc_ln414_3_reg_868[3]_inv_i_1_n_0\ : STD_LOGIC;
  signal trunc_ln414_reg_963 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln414_reg_963_pp0_iter3_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal trunc_ln674_1_fu_308_p1 : STD_LOGIC_VECTOR ( 31 downto 4 );
  signal trunc_ln674_1_reg_862_pp0_iter2_reg : STD_LOGIC_VECTOR ( 3 to 3 );
  signal trunc_ln674_reg_938 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal zext_ln414_1_fu_658_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln414_fu_654_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_add_ln417_1_fu_302_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_add_ln417_1_fu_302_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln417_reg_857_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_add_ln421_fu_328_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln421_fu_328_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_add_ln421_fu_328_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_bits_to_add_1_fu_338_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_bits_to_add_2_fu_316_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_bits_to_add_2_fu_316_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bits_to_add_2_fu_316_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i_/i_/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_/i_/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln390_fu_180_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_fu_180_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_fu_180_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln390_fu_180_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln412_fu_272_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln412_fu_272_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln412_fu_272_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln412_fu_272_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln414_fu_405_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_405_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_405_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln414_fu_405_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln416_fu_284_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln416_fu_284_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln416_fu_284_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln416_fu_284_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_icmp_ln674_fu_383_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_fu_383_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_fu_383_p2_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_icmp_ln674_fu_383_p2_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_icmp_ln674_fu_383_p2_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_N_size_reg_777_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_last_N_size_reg_777_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_last_N_size_reg_777_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_sub13_i_i_fu_210_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub13_i_i_fu_210_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_sub_ln421_reg_844_reg[31]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sub_ln421_reg_844_reg[31]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln417_1_fu_302_p2_carry : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln417_reg_857[3]_i_1\ : label is "soft_lutpair271";
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[19]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[23]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[27]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln417_reg_857_reg[7]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of add_ln421_fu_328_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln421_fu_328_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[11]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[14]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[16]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[19]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[23]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[27]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[31]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[6]_i_2\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \and_ln414_3_reg_977[7]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[10]_i_2\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[11]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[13]_i_2\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[15]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[15]_i_3\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[16]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[19]_i_2\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[21]_i_2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[23]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[24]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[27]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[28]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[28]_i_3\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[2]_i_2\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[30]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[30]_i_4\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[4]_i_2\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[5]_i_2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[7]_i_2\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[8]_i_2\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \and_ln414_reg_1030[9]_i_2\ : label is "soft_lutpair276";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter3_i_1 : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of ap_enable_reg_pp0_iter4_i_1 : label is "soft_lutpair273";
  attribute ADDER_THRESHOLD of bits_to_add_1_fu_338_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_1_fu_338_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of bits_to_add_2_fu_316_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \bits_to_add_2_fu_316_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i___60_carry__6\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__3\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__4\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__5\ : label is 11;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__6\ : label is 11;
  attribute SOFT_HLUTNM of \icmp_ln390_1_reg_817[0]_i_1\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1\ : label is "soft_lutpair252";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln390_fu_180_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln390_fu_180_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln390_fu_180_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln390_fu_180_p2_carry__2\ : label is 11;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \icmp_ln398_reg_821_reg[0]\ : label is "icmp_ln398_reg_821_reg[0]";
  attribute ORIG_CELL_NAME of \icmp_ln398_reg_821_reg[0]_rep\ : label is "icmp_ln398_reg_821_reg[0]";
  attribute COMPARATOR_THRESHOLD of icmp_ln412_fu_272_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln412_fu_272_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln412_fu_272_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln412_fu_272_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln414_fu_405_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_405_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_405_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln414_fu_405_p2_carry__2\ : label is 11;
  attribute COMPARATOR_THRESHOLD of icmp_ln674_fu_383_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_fu_383_p2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_fu_383_p2_carry__1\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln674_fu_383_p2_carry__2\ : label is 11;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[13]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[17]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[21]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[25]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[29]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[5]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \last_N_size_reg_777_reg[9]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[10]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[11]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[12]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[13]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[14]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[15]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[17]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[18]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[19]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[1]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[20]_i_1\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[21]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[22]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[23]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[24]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[25]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[26]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[27]_i_1\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[28]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[29]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[30]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[31]_i_2\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[3]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[4]_i_1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[5]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[7]_i_1\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[8]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \lshr_ln414_2_reg_993[9]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \lshr_ln674_1_reg_988[0]_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \lshr_ln674_1_reg_988[1]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \lshr_ln674_1_reg_988[4]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \lshr_ln674_1_reg_988[7]_i_2\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \lshr_ln674_1_reg_988[7]_i_3\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \lshr_ln674_1_reg_988[7]_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \p_Result_3_reg_1019[1]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \p_Result_3_reg_1019[4]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p_Result_3_reg_1019[5]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \p_Result_3_reg_1019[7]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[0]_i_2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[0]_i_3\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[0]_i_4\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[16]_i_2\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[17]_i_3\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[17]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[17]_i_5\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[19]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[20]_i_3\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[20]_i_4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[21]_i_8\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[22]_i_2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[22]_i_3\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[27]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[2]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[2]_i_4\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[3]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[7]_i_2\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[7]_i_3\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \shl_ln414_2_reg_971[7]_i_4\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[0]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[0]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[0]_i_4\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[0]_i_5\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[15]_i_2\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[15]_i_3\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[16]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[19]_i_2\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[20]_i_3\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[22]_i_2\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[22]_i_3\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[7]_i_1\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \shl_ln414_reg_1024[9]_i_1\ : label is "soft_lutpair233";
  attribute ADDER_THRESHOLD of sub13_i_i_fu_210_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub13_i_i_fu_210_p2_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln378_fu_175_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln378_fu_175_p2_carry__6\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_1004[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_1004[1]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_1004[2]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_1004[3]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_1004[4]_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \sub_ln414_1_reg_1004[5]_i_2\ : label is "soft_lutpair278";
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[20]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[24]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[28]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[31]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln421_reg_844_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln674_4_reg_983[1]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sub_ln674_4_reg_983[2]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \sub_ln674_reg_902[2]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \sub_ln674_reg_902[3]_i_1\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \trunc_ln414_3_reg_868[3]_inv_i_1\ : label is "soft_lutpair271";
  attribute inverted : string;
  attribute inverted of \trunc_ln414_3_reg_868_reg[3]_inv\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  \cols_reg_751_reg[28]_0\(28 downto 0) <= \^cols_reg_751_reg[28]_0\(28 downto 0);
\PTR_WIDTH_min_last_N_reg_782[11]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(11),
      O => \PTR_WIDTH_min_last_N_reg_782[11]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[11]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(10),
      O => \PTR_WIDTH_min_last_N_reg_782[11]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[11]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(9),
      O => \PTR_WIDTH_min_last_N_reg_782[11]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[11]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(8),
      O => \PTR_WIDTH_min_last_N_reg_782[11]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[15]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(15),
      O => \PTR_WIDTH_min_last_N_reg_782[15]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[15]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(14),
      O => \PTR_WIDTH_min_last_N_reg_782[15]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[15]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(13),
      O => \PTR_WIDTH_min_last_N_reg_782[15]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[15]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(12),
      O => \PTR_WIDTH_min_last_N_reg_782[15]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(19),
      O => \PTR_WIDTH_min_last_N_reg_782[19]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(18),
      O => \PTR_WIDTH_min_last_N_reg_782[19]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[19]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(17),
      O => \PTR_WIDTH_min_last_N_reg_782[19]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[19]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(16),
      O => \PTR_WIDTH_min_last_N_reg_782[19]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(23),
      O => \PTR_WIDTH_min_last_N_reg_782[23]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[23]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(22),
      O => \PTR_WIDTH_min_last_N_reg_782[23]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[23]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(21),
      O => \PTR_WIDTH_min_last_N_reg_782[23]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[23]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(20),
      O => \PTR_WIDTH_min_last_N_reg_782[23]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[27]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(27),
      O => \PTR_WIDTH_min_last_N_reg_782[27]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[27]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(26),
      O => \PTR_WIDTH_min_last_N_reg_782[27]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[27]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(25),
      O => \PTR_WIDTH_min_last_N_reg_782[27]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[27]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(24),
      O => \PTR_WIDTH_min_last_N_reg_782[27]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[31]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(31),
      O => \PTR_WIDTH_min_last_N_reg_782[31]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[31]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(30),
      O => \PTR_WIDTH_min_last_N_reg_782[31]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[31]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(29),
      O => \PTR_WIDTH_min_last_N_reg_782[31]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[31]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(28),
      O => \PTR_WIDTH_min_last_N_reg_782[31]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(3),
      O => \PTR_WIDTH_min_last_N_reg_782[3]_i_1_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(5),
      O => \PTR_WIDTH_min_last_N_reg_782[7]_i_2_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[7]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(7),
      O => \PTR_WIDTH_min_last_N_reg_782[7]_i_3_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[7]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(6),
      O => \PTR_WIDTH_min_last_N_reg_782[7]_i_4_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782[7]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(4),
      O => \PTR_WIDTH_min_last_N_reg_782[7]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(10),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(7),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(11),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(8),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(11 downto 8),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[11]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[11]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_782[11]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_782[11]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(12),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(9),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(13),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(10),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(14),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(11),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(15),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(12),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_782_reg[11]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(15 downto 12),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[15]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[15]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_782[15]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_782[15]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(16),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(13),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(17),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(14),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(18),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(15),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(19),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(16),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_782_reg[15]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(19 downto 16),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[19]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[19]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_782[19]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_782[19]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(20),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(17),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(21),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(18),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(22),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(19),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(23),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(20),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_782_reg[19]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(23 downto 20),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[23]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[23]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_782[23]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_782[23]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(24),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(21),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(25),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(22),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(26),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(23),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(27),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(24),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_782_reg[23]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(27 downto 24),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[27]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[27]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_782[27]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_782[27]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(28),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(25),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(29),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(26),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(30),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(27),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(31),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(28),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_min_last_N_reg_782_reg[27]_i_1_n_0\,
      CO(3) => \NLW_PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(31 downto 28),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[31]_i_2_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[31]_i_3_n_0\,
      S(1) => \PTR_WIDTH_min_last_N_reg_782[31]_i_4_n_0\,
      S(0) => \PTR_WIDTH_min_last_N_reg_782[31]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \PTR_WIDTH_min_last_N_reg_782[3]_i_1_n_0\,
      Q => PTR_WIDTH_min_last_N_reg_782_reg(0),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(4),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(1),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(5),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(2),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(6),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(3),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(7),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(4),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_min_last_N_reg_782_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \PTR_WIDTH_min_last_N_reg_782[7]_i_2_n_0\,
      DI(0) => '0',
      O(3 downto 0) => PTR_WIDTH_min_last_N_fu_198_p2(7 downto 4),
      S(3) => \PTR_WIDTH_min_last_N_reg_782[7]_i_3_n_0\,
      S(2) => \PTR_WIDTH_min_last_N_reg_782[7]_i_4_n_0\,
      S(1) => shl_ln_fu_185_p3(5),
      S(0) => \PTR_WIDTH_min_last_N_reg_782[7]_i_5_n_0\
    );
\PTR_WIDTH_min_last_N_reg_782_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(8),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(5),
      R => '0'
    );
\PTR_WIDTH_min_last_N_reg_782_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_min_last_N_fu_198_p2(9),
      Q => PTR_WIDTH_min_last_N_reg_782_reg(6),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(5),
      O => \PTR_WIDTH_plus_last_N_reg_787[5]_i_2_n_0\
    );
\PTR_WIDTH_plus_last_N_reg_787[5]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(3),
      O => \PTR_WIDTH_plus_last_N_reg_787[5]_i_3_n_0\
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(10),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(7),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(11),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(8),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(12),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(9),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(13),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(10),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(13 downto 10),
      S(3 downto 0) => shl_ln_fu_185_p3(13 downto 10)
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(14),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(11),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(15),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(12),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(16),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(13),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(17),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(14),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[13]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(17 downto 14),
      S(3 downto 0) => shl_ln_fu_185_p3(17 downto 14)
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(18),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(15),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(19),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(16),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(20),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(17),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(21),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(18),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[17]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(21 downto 18),
      S(3 downto 0) => shl_ln_fu_185_p3(21 downto 18)
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(22),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(19),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(23),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(20),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(24),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(21),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(25),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(22),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[21]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(25 downto 22),
      S(3 downto 0) => shl_ln_fu_185_p3(25 downto 22)
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(26),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(23),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(27),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(24),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(28),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(25),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(29),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(26),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[25]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(29 downto 26),
      S(3 downto 0) => shl_ln_fu_185_p3(29 downto 26)
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(30),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(27),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(31),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(28),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_PTR_WIDTH_plus_last_N_reg_787_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(31 downto 30),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_185_p3(31 downto 30)
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(3),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(0),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(4),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(1),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(5),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(2),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => shl_ln_fu_185_p3(5),
      DI(2) => '0',
      DI(1) => shl_ln_fu_185_p3(3),
      DI(0) => '0',
      O(3 downto 1) => PTR_WIDTH_plus_last_N_fu_204_p2(5 downto 3),
      O(0) => \NLW_PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3) => \PTR_WIDTH_plus_last_N_reg_787[5]_i_2_n_0\,
      S(2) => shl_ln_fu_185_p3(4),
      S(1) => \PTR_WIDTH_plus_last_N_reg_787[5]_i_3_n_0\,
      S(0) => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(6),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(3),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(7),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(4),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(8),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(5),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => PTR_WIDTH_plus_last_N_fu_204_p2(9),
      Q => PTR_WIDTH_plus_last_N_reg_787_reg(6),
      R => '0'
    );
\PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \PTR_WIDTH_plus_last_N_reg_787_reg[5]_i_1_n_0\,
      CO(3) => \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_0\,
      CO(2) => \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_1\,
      CO(1) => \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_2\,
      CO(0) => \PTR_WIDTH_plus_last_N_reg_787_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => PTR_WIDTH_plus_last_N_fu_204_p2(9 downto 6),
      S(3 downto 0) => shl_ln_fu_185_p3(9 downto 6)
    );
\SRL_SIG[0][0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(31),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(0),
      I4 => and_ln414_3_reg_977(0),
      I5 => grp_load_fu_162_p1(0),
      O => D(0)
    );
\SRL_SIG[0][10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(21),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(10),
      I4 => and_ln414_3_reg_977(10),
      I5 => grp_load_fu_162_p1(10),
      O => D(10)
    );
\SRL_SIG[0][11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(20),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(11),
      I4 => and_ln414_3_reg_977(11),
      I5 => grp_load_fu_162_p1(11),
      O => D(11)
    );
\SRL_SIG[0][12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(19),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(12),
      I4 => and_ln414_3_reg_977(12),
      I5 => grp_load_fu_162_p1(12),
      O => D(12)
    );
\SRL_SIG[0][13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(18),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(13),
      I4 => and_ln414_3_reg_977(13),
      I5 => grp_load_fu_162_p1(13),
      O => D(13)
    );
\SRL_SIG[0][14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(17),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(14),
      I4 => and_ln414_3_reg_977(14),
      I5 => grp_load_fu_162_p1(14),
      O => D(14)
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(16),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(15),
      I4 => and_ln414_3_reg_977(15),
      I5 => grp_load_fu_162_p1(15),
      O => D(15)
    );
\SRL_SIG[0][16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(15),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(16),
      I4 => and_ln414_3_reg_977(16),
      I5 => grp_load_fu_162_p1(16),
      O => D(16)
    );
\SRL_SIG[0][17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(14),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(17),
      I4 => and_ln414_3_reg_977(17),
      I5 => grp_load_fu_162_p1(17),
      O => D(17)
    );
\SRL_SIG[0][18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(13),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(18),
      I4 => and_ln414_3_reg_977(18),
      I5 => grp_load_fu_162_p1(18),
      O => D(18)
    );
\SRL_SIG[0][19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(12),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(19),
      I4 => and_ln414_3_reg_977(19),
      I5 => grp_load_fu_162_p1(19),
      O => D(19)
    );
\SRL_SIG[0][1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(30),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(1),
      I4 => and_ln414_3_reg_977(1),
      I5 => grp_load_fu_162_p1(1),
      O => D(1)
    );
\SRL_SIG[0][20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(11),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(20),
      I4 => and_ln414_3_reg_977(20),
      I5 => grp_load_fu_162_p1(20),
      O => D(20)
    );
\SRL_SIG[0][21]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(10),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(21),
      I4 => and_ln414_3_reg_977(21),
      I5 => grp_load_fu_162_p1(21),
      O => D(21)
    );
\SRL_SIG[0][22]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(9),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(22),
      I4 => and_ln414_3_reg_977(22),
      I5 => grp_load_fu_162_p1(22),
      O => D(22)
    );
\SRL_SIG[0][23]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(8),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(23),
      I4 => and_ln414_3_reg_977(23),
      I5 => grp_load_fu_162_p1(23),
      O => D(23)
    );
\SRL_SIG[0][24]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(7),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(24),
      I4 => and_ln414_3_reg_977(24),
      I5 => grp_load_fu_162_p1(24),
      O => D(24)
    );
\SRL_SIG[0][25]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(6),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(25),
      I4 => and_ln414_3_reg_977(25),
      I5 => grp_load_fu_162_p1(25),
      O => D(25)
    );
\SRL_SIG[0][26]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(5),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(26),
      I4 => and_ln414_3_reg_977(26),
      I5 => grp_load_fu_162_p1(26),
      O => D(26)
    );
\SRL_SIG[0][27]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(4),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(27),
      I4 => and_ln414_3_reg_977(27),
      I5 => grp_load_fu_162_p1(27),
      O => D(27)
    );
\SRL_SIG[0][28]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(3),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(28),
      I4 => and_ln414_3_reg_977(28),
      I5 => grp_load_fu_162_p1(28),
      O => D(28)
    );
\SRL_SIG[0][29]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(2),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(29),
      I4 => and_ln414_3_reg_977(29),
      I5 => grp_load_fu_162_p1(29),
      O => D(29)
    );
\SRL_SIG[0][2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(29),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(2),
      I4 => and_ln414_3_reg_977(2),
      I5 => grp_load_fu_162_p1(2),
      O => D(2)
    );
\SRL_SIG[0][30]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(1),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(30),
      I4 => and_ln414_3_reg_977(30),
      I5 => grp_load_fu_162_p1(30),
      O => D(30)
    );
\SRL_SIG[0][31]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      I3 => ap_enable_reg_pp0_iter4,
      O => shiftReg_ce
    );
\SRL_SIG[0][31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(0),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(31),
      I4 => and_ln414_3_reg_977(31),
      I5 => grp_load_fu_162_p1(31),
      O => D(31)
    );
\SRL_SIG[0][31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I1 => icmp_ln390_reg_773,
      I2 => ap_CS_fsm_state18,
      I3 => strm_full_n,
      O => \SRL_SIG[0][31]_i_3_n_0\
    );
\SRL_SIG[0][3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(28),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(3),
      I4 => and_ln414_3_reg_977(3),
      I5 => grp_load_fu_162_p1(3),
      O => D(3)
    );
\SRL_SIG[0][4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(27),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(4),
      I4 => and_ln414_3_reg_977(4),
      I5 => grp_load_fu_162_p1(4),
      O => D(4)
    );
\SRL_SIG[0][5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(26),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(5),
      I4 => and_ln414_3_reg_977(5),
      I5 => grp_load_fu_162_p1(5),
      O => D(5)
    );
\SRL_SIG[0][6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(25),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(6),
      I4 => and_ln414_3_reg_977(6),
      I5 => grp_load_fu_162_p1(6),
      O => D(6)
    );
\SRL_SIG[0][7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(24),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(7),
      I4 => and_ln414_3_reg_977(7),
      I5 => grp_load_fu_162_p1(7),
      O => D(7)
    );
\SRL_SIG[0][8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(23),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(8),
      I4 => and_ln414_3_reg_977(8),
      I5 => grp_load_fu_162_p1(8),
      O => D(8)
    );
\SRL_SIG[0][9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFF45400000"
    )
        port map (
      I0 => \SRL_SIG[0][31]_i_3_n_0\,
      I1 => shl_ln414_2_reg_971(22),
      I2 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I3 => shl_ln414_2_reg_971(9),
      I4 => and_ln414_3_reg_977(9),
      I5 => grp_load_fu_162_p1(9),
      O => D(9)
    );
add_ln417_1_fu_302_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3 downto 2) => NLW_add_ln417_1_fu_302_p2_carry_CO_UNCONNECTED(3 downto 2),
      CO(1) => add_ln417_1_fu_302_p2_carry_n_2,
      CO(0) => add_ln417_1_fu_302_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => add_ln417_1_fu_302_p2_carry_i_1_n_0,
      DI(0) => add_ln417_1_fu_302_p2_carry_i_2_n_0,
      O(3) => NLW_add_ln417_1_fu_302_p2_carry_O_UNCONNECTED(3),
      O(2 downto 1) => trunc_ln414_3_fu_312_p1(5 downto 4),
      O(0) => NLW_add_ln417_1_fu_302_p2_carry_O_UNCONNECTED(0),
      S(3) => '0',
      S(2) => add_ln417_1_fu_302_p2_carry_i_3_n_0,
      S(1) => add_ln417_1_fu_302_p2_carry_i_4_n_0,
      S(0) => add_ln417_1_fu_302_p2_carry_i_5_n_0
    );
add_ln417_1_fu_302_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[4]\,
      I1 => icmp_ln398_reg_821,
      O => add_ln417_1_fu_302_p2_carry_i_1_n_0
    );
add_ln417_1_fu_302_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[3]\,
      I1 => icmp_ln398_reg_821,
      O => add_ln417_1_fu_302_p2_carry_i_2_n_0
    );
add_ln417_1_fu_302_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(5),
      I1 => \last_N_size_reg_777_reg_n_0_[5]\,
      I2 => icmp_ln398_reg_821,
      O => add_ln417_1_fu_302_p2_carry_i_3_n_0
    );
add_ln417_1_fu_302_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[4]\,
      I2 => sel0(4),
      O => add_ln417_1_fu_302_p2_carry_i_4_n_0
    );
add_ln417_1_fu_302_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[3]\,
      I1 => icmp_ln398_reg_821,
      I2 => sel0(3),
      O => add_ln417_1_fu_302_p2_carry_i_5_n_0
    );
\add_ln417_reg_857[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[11]\,
      O => K_size_fu_254_p3(11)
    );
\add_ln417_reg_857[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[10]\,
      O => K_size_fu_254_p3(10)
    );
\add_ln417_reg_857[11]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[9]\,
      O => K_size_fu_254_p3(9)
    );
\add_ln417_reg_857[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[8]\,
      O => K_size_fu_254_p3(8)
    );
\add_ln417_reg_857[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[11]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[11]_i_6_n_0\
    );
\add_ln417_reg_857[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[10]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[11]_i_7_n_0\
    );
\add_ln417_reg_857[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[9]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[11]_i_8_n_0\
    );
\add_ln417_reg_857[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[8]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[11]_i_9_n_0\
    );
\add_ln417_reg_857[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[15]\,
      O => K_size_fu_254_p3(15)
    );
\add_ln417_reg_857[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[14]\,
      O => K_size_fu_254_p3(14)
    );
\add_ln417_reg_857[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[13]\,
      O => K_size_fu_254_p3(13)
    );
\add_ln417_reg_857[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[12]\,
      O => K_size_fu_254_p3(12)
    );
\add_ln417_reg_857[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[15]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[15]_i_6_n_0\
    );
\add_ln417_reg_857[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[14]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[15]_i_7_n_0\
    );
\add_ln417_reg_857[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[13]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[15]_i_8_n_0\
    );
\add_ln417_reg_857[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[12]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[15]_i_9_n_0\
    );
\add_ln417_reg_857[19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[19]\,
      O => K_size_fu_254_p3(19)
    );
\add_ln417_reg_857[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[18]\,
      O => K_size_fu_254_p3(18)
    );
\add_ln417_reg_857[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[17]\,
      O => K_size_fu_254_p3(17)
    );
\add_ln417_reg_857[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[16]\,
      O => K_size_fu_254_p3(16)
    );
\add_ln417_reg_857[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[19]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[19]_i_6_n_0\
    );
\add_ln417_reg_857[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[18]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[19]_i_7_n_0\
    );
\add_ln417_reg_857[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[17]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[19]_i_8_n_0\
    );
\add_ln417_reg_857[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[16]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[19]_i_9_n_0\
    );
\add_ln417_reg_857[23]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[23]\,
      O => K_size_fu_254_p3(23)
    );
\add_ln417_reg_857[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[22]\,
      O => K_size_fu_254_p3(22)
    );
\add_ln417_reg_857[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[21]\,
      O => K_size_fu_254_p3(21)
    );
\add_ln417_reg_857[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[20]\,
      O => K_size_fu_254_p3(20)
    );
\add_ln417_reg_857[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[23]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[23]_i_6_n_0\
    );
\add_ln417_reg_857[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[22]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[23]_i_7_n_0\
    );
\add_ln417_reg_857[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[21]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[23]_i_8_n_0\
    );
\add_ln417_reg_857[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[20]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[23]_i_9_n_0\
    );
\add_ln417_reg_857[27]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[27]\,
      O => K_size_fu_254_p3(27)
    );
\add_ln417_reg_857[27]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[26]\,
      O => K_size_fu_254_p3(26)
    );
\add_ln417_reg_857[27]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[25]\,
      O => K_size_fu_254_p3(25)
    );
\add_ln417_reg_857[27]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[24]\,
      O => K_size_fu_254_p3(24)
    );
\add_ln417_reg_857[27]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[27]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[27]_i_6_n_0\
    );
\add_ln417_reg_857[27]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[26]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[27]_i_7_n_0\
    );
\add_ln417_reg_857[27]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[25]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[27]_i_8_n_0\
    );
\add_ln417_reg_857[27]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[24]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[27]_i_9_n_0\
    );
\add_ln417_reg_857[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[30]\,
      O => K_size_fu_254_p3(30)
    );
\add_ln417_reg_857[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[29]\,
      O => K_size_fu_254_p3(29)
    );
\add_ln417_reg_857[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[28]\,
      O => K_size_fu_254_p3(28)
    );
\add_ln417_reg_857[31]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[31]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[31]_i_5_n_0\
    );
\add_ln417_reg_857[31]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[30]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[31]_i_6_n_0\
    );
\add_ln417_reg_857[31]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[29]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[31]_i_7_n_0\
    );
\add_ln417_reg_857[31]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[28]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[31]_i_8_n_0\
    );
\add_ln417_reg_857[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[3]\,
      O => \add_ln417_reg_857[3]_i_1_n_0\
    );
\add_ln417_reg_857[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[4]\,
      O => \add_ln417_reg_857[7]_i_10_n_0\
    );
\add_ln417_reg_857[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[3]\,
      I1 => icmp_ln398_reg_821,
      O => K_size_fu_254_p3(3)
    );
\add_ln417_reg_857[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[7]\,
      O => K_size_fu_254_p3(7)
    );
\add_ln417_reg_857[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[6]\,
      O => K_size_fu_254_p3(6)
    );
\add_ln417_reg_857[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => \last_N_size_reg_777_reg_n_0_[5]\,
      O => K_size_fu_254_p3(5)
    );
\add_ln417_reg_857[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[4]\,
      I1 => icmp_ln398_reg_821,
      O => K_size_fu_254_p3(4)
    );
\add_ln417_reg_857[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[7]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[7]_i_7_n_0\
    );
\add_ln417_reg_857[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[6]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[7]_i_8_n_0\
    );
\add_ln417_reg_857[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[5]\,
      I1 => icmp_ln398_reg_821,
      O => \add_ln417_reg_857[7]_i_9_n_0\
    );
\add_ln417_reg_857_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(10),
      Q => \add_ln417_reg_857_reg_n_0_[10]\,
      R => '0'
    );
\add_ln417_reg_857_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(11),
      Q => \add_ln417_reg_857_reg_n_0_[11]\,
      R => '0'
    );
\add_ln417_reg_857_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln417_reg_857_reg[7]_i_1_n_0\,
      CO(3) => \add_ln417_reg_857_reg[11]_i_1_n_0\,
      CO(2) => \add_ln417_reg_857_reg[11]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[11]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => K_size_fu_254_p3(11 downto 8),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(11 downto 8),
      S(3) => \add_ln417_reg_857[11]_i_6_n_0\,
      S(2) => \add_ln417_reg_857[11]_i_7_n_0\,
      S(1) => \add_ln417_reg_857[11]_i_8_n_0\,
      S(0) => \add_ln417_reg_857[11]_i_9_n_0\
    );
\add_ln417_reg_857_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(12),
      Q => \add_ln417_reg_857_reg_n_0_[12]\,
      R => '0'
    );
\add_ln417_reg_857_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(13),
      Q => \add_ln417_reg_857_reg_n_0_[13]\,
      R => '0'
    );
\add_ln417_reg_857_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(14),
      Q => \add_ln417_reg_857_reg_n_0_[14]\,
      R => '0'
    );
\add_ln417_reg_857_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(15),
      Q => \add_ln417_reg_857_reg_n_0_[15]\,
      R => '0'
    );
\add_ln417_reg_857_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln417_reg_857_reg[11]_i_1_n_0\,
      CO(3) => \add_ln417_reg_857_reg[15]_i_1_n_0\,
      CO(2) => \add_ln417_reg_857_reg[15]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[15]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => K_size_fu_254_p3(15 downto 12),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(15 downto 12),
      S(3) => \add_ln417_reg_857[15]_i_6_n_0\,
      S(2) => \add_ln417_reg_857[15]_i_7_n_0\,
      S(1) => \add_ln417_reg_857[15]_i_8_n_0\,
      S(0) => \add_ln417_reg_857[15]_i_9_n_0\
    );
\add_ln417_reg_857_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(16),
      Q => \add_ln417_reg_857_reg_n_0_[16]\,
      R => '0'
    );
\add_ln417_reg_857_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(17),
      Q => \add_ln417_reg_857_reg_n_0_[17]\,
      R => '0'
    );
\add_ln417_reg_857_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(18),
      Q => \add_ln417_reg_857_reg_n_0_[18]\,
      R => '0'
    );
\add_ln417_reg_857_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(19),
      Q => \add_ln417_reg_857_reg_n_0_[19]\,
      R => '0'
    );
\add_ln417_reg_857_reg[19]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln417_reg_857_reg[15]_i_1_n_0\,
      CO(3) => \add_ln417_reg_857_reg[19]_i_1_n_0\,
      CO(2) => \add_ln417_reg_857_reg[19]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[19]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[19]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => K_size_fu_254_p3(19 downto 16),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(19 downto 16),
      S(3) => \add_ln417_reg_857[19]_i_6_n_0\,
      S(2) => \add_ln417_reg_857[19]_i_7_n_0\,
      S(1) => \add_ln417_reg_857[19]_i_8_n_0\,
      S(0) => \add_ln417_reg_857[19]_i_9_n_0\
    );
\add_ln417_reg_857_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(20),
      Q => \add_ln417_reg_857_reg_n_0_[20]\,
      R => '0'
    );
\add_ln417_reg_857_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(21),
      Q => \add_ln417_reg_857_reg_n_0_[21]\,
      R => '0'
    );
\add_ln417_reg_857_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(22),
      Q => \add_ln417_reg_857_reg_n_0_[22]\,
      R => '0'
    );
\add_ln417_reg_857_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(23),
      Q => \add_ln417_reg_857_reg_n_0_[23]\,
      R => '0'
    );
\add_ln417_reg_857_reg[23]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln417_reg_857_reg[19]_i_1_n_0\,
      CO(3) => \add_ln417_reg_857_reg[23]_i_1_n_0\,
      CO(2) => \add_ln417_reg_857_reg[23]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[23]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[23]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => K_size_fu_254_p3(23 downto 20),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(23 downto 20),
      S(3) => \add_ln417_reg_857[23]_i_6_n_0\,
      S(2) => \add_ln417_reg_857[23]_i_7_n_0\,
      S(1) => \add_ln417_reg_857[23]_i_8_n_0\,
      S(0) => \add_ln417_reg_857[23]_i_9_n_0\
    );
\add_ln417_reg_857_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(24),
      Q => \add_ln417_reg_857_reg_n_0_[24]\,
      R => '0'
    );
\add_ln417_reg_857_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(25),
      Q => \add_ln417_reg_857_reg_n_0_[25]\,
      R => '0'
    );
\add_ln417_reg_857_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(26),
      Q => \add_ln417_reg_857_reg_n_0_[26]\,
      R => '0'
    );
\add_ln417_reg_857_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(27),
      Q => \add_ln417_reg_857_reg_n_0_[27]\,
      R => '0'
    );
\add_ln417_reg_857_reg[27]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln417_reg_857_reg[23]_i_1_n_0\,
      CO(3) => \add_ln417_reg_857_reg[27]_i_1_n_0\,
      CO(2) => \add_ln417_reg_857_reg[27]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[27]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[27]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => K_size_fu_254_p3(27 downto 24),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(27 downto 24),
      S(3) => \add_ln417_reg_857[27]_i_6_n_0\,
      S(2) => \add_ln417_reg_857[27]_i_7_n_0\,
      S(1) => \add_ln417_reg_857[27]_i_8_n_0\,
      S(0) => \add_ln417_reg_857[27]_i_9_n_0\
    );
\add_ln417_reg_857_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(28),
      Q => \add_ln417_reg_857_reg_n_0_[28]\,
      R => '0'
    );
\add_ln417_reg_857_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(29),
      Q => \add_ln417_reg_857_reg_n_0_[29]\,
      R => '0'
    );
\add_ln417_reg_857_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(30),
      Q => \add_ln417_reg_857_reg_n_0_[30]\,
      R => '0'
    );
\add_ln417_reg_857_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(31),
      Q => \add_ln417_reg_857_reg_n_0_[31]\,
      R => '0'
    );
\add_ln417_reg_857_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln417_reg_857_reg[27]_i_1_n_0\,
      CO(3) => \NLW_add_ln417_reg_857_reg[31]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \add_ln417_reg_857_reg[31]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[31]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => K_size_fu_254_p3(30 downto 28),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(31 downto 28),
      S(3) => \add_ln417_reg_857[31]_i_5_n_0\,
      S(2) => \add_ln417_reg_857[31]_i_6_n_0\,
      S(1) => \add_ln417_reg_857[31]_i_7_n_0\,
      S(0) => \add_ln417_reg_857[31]_i_8_n_0\
    );
\add_ln417_reg_857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => \add_ln417_reg_857[3]_i_1_n_0\,
      Q => \add_ln417_reg_857_reg_n_0_[3]\,
      R => '0'
    );
\add_ln417_reg_857_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(4),
      Q => \add_ln417_reg_857_reg_n_0_[4]\,
      R => '0'
    );
\add_ln417_reg_857_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(5),
      Q => \add_ln417_reg_857_reg_n_0_[5]\,
      R => '0'
    );
\add_ln417_reg_857_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(6),
      Q => \add_ln417_reg_857_reg_n_0_[6]\,
      R => '0'
    );
\add_ln417_reg_857_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(7),
      Q => \add_ln417_reg_857_reg_n_0_[7]\,
      R => '0'
    );
\add_ln417_reg_857_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \add_ln417_reg_857_reg[7]_i_1_n_0\,
      CO(2) => \add_ln417_reg_857_reg[7]_i_1_n_1\,
      CO(1) => \add_ln417_reg_857_reg[7]_i_1_n_2\,
      CO(0) => \add_ln417_reg_857_reg[7]_i_1_n_3\,
      CYINIT => K_size_fu_254_p3(3),
      DI(3 downto 0) => K_size_fu_254_p3(7 downto 4),
      O(3 downto 0) => trunc_ln674_1_fu_308_p1(7 downto 4),
      S(3) => \add_ln417_reg_857[7]_i_7_n_0\,
      S(2) => \add_ln417_reg_857[7]_i_8_n_0\,
      S(1) => \add_ln417_reg_857[7]_i_9_n_0\,
      S(0) => \add_ln417_reg_857[7]_i_10_n_0\
    );
\add_ln417_reg_857_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(8),
      Q => \add_ln417_reg_857_reg_n_0_[8]\,
      R => '0'
    );
\add_ln417_reg_857_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln674_1_fu_308_p1(9),
      Q => \add_ln417_reg_857_reg_n_0_[9]\,
      R => '0'
    );
add_ln421_fu_328_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => add_ln421_fu_328_p2_carry_n_0,
      CO(2) => add_ln421_fu_328_p2_carry_n_1,
      CO(1) => add_ln421_fu_328_p2_carry_n_2,
      CO(0) => add_ln421_fu_328_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(6 downto 3),
      O(3) => add_ln421_fu_328_p2_carry_n_4,
      O(2) => add_ln421_fu_328_p2_carry_n_5,
      O(1) => add_ln421_fu_328_p2_carry_n_6,
      O(0) => NLW_add_ln421_fu_328_p2_carry_O_UNCONNECTED(0),
      S(3) => add_ln421_fu_328_p2_carry_i_5_n_0,
      S(2) => add_ln421_fu_328_p2_carry_i_6_n_0,
      S(1) => add_ln421_fu_328_p2_carry_i_7_n_0,
      S(0) => add_ln421_fu_328_p2_carry_i_8_n_0
    );
\add_ln421_fu_328_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => add_ln421_fu_328_p2_carry_n_0,
      CO(3) => \add_ln421_fu_328_p2_carry__0_n_0\,
      CO(2) => \add_ln421_fu_328_p2_carry__0_n_1\,
      CO(1) => \add_ln421_fu_328_p2_carry__0_n_2\,
      CO(0) => \add_ln421_fu_328_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(10 downto 7),
      O(3) => \add_ln421_fu_328_p2_carry__0_n_4\,
      O(2) => \add_ln421_fu_328_p2_carry__0_n_5\,
      O(1) => \add_ln421_fu_328_p2_carry__0_n_6\,
      O(0) => \add_ln421_fu_328_p2_carry__0_n_7\,
      S(3) => \add_ln421_fu_328_p2_carry__0_i_5_n_0\,
      S(2) => \add_ln421_fu_328_p2_carry__0_i_6_n_0\,
      S(1) => \add_ln421_fu_328_p2_carry__0_i_7_n_0\,
      S(0) => \add_ln421_fu_328_p2_carry__0_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(7),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(10)
    );
\add_ln421_fu_328_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(6),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(9)
    );
\add_ln421_fu_328_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(5),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(8)
    );
\add_ln421_fu_328_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(4),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(7)
    );
\add_ln421_fu_328_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(7),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(10),
      O => \add_ln421_fu_328_p2_carry__0_i_5_n_0\
    );
\add_ln421_fu_328_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(6),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(9),
      O => \add_ln421_fu_328_p2_carry__0_i_6_n_0\
    );
\add_ln421_fu_328_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(5),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(8),
      O => \add_ln421_fu_328_p2_carry__0_i_7_n_0\
    );
\add_ln421_fu_328_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(4),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(7),
      O => \add_ln421_fu_328_p2_carry__0_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln421_fu_328_p2_carry__0_n_0\,
      CO(3) => \add_ln421_fu_328_p2_carry__1_n_0\,
      CO(2) => \add_ln421_fu_328_p2_carry__1_n_1\,
      CO(1) => \add_ln421_fu_328_p2_carry__1_n_2\,
      CO(0) => \add_ln421_fu_328_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(14 downto 11),
      O(3) => \add_ln421_fu_328_p2_carry__1_n_4\,
      O(2) => \add_ln421_fu_328_p2_carry__1_n_5\,
      O(1) => \add_ln421_fu_328_p2_carry__1_n_6\,
      O(0) => \add_ln421_fu_328_p2_carry__1_n_7\,
      S(3) => \add_ln421_fu_328_p2_carry__1_i_5_n_0\,
      S(2) => \add_ln421_fu_328_p2_carry__1_i_6_n_0\,
      S(1) => \add_ln421_fu_328_p2_carry__1_i_7_n_0\,
      S(0) => \add_ln421_fu_328_p2_carry__1_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(11),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(14)
    );
\add_ln421_fu_328_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(10),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(13)
    );
\add_ln421_fu_328_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(9),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(12)
    );
\add_ln421_fu_328_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(8),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(11)
    );
\add_ln421_fu_328_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(11),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(14),
      O => \add_ln421_fu_328_p2_carry__1_i_5_n_0\
    );
\add_ln421_fu_328_p2_carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(10),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(13),
      O => \add_ln421_fu_328_p2_carry__1_i_6_n_0\
    );
\add_ln421_fu_328_p2_carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(9),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(12),
      O => \add_ln421_fu_328_p2_carry__1_i_7_n_0\
    );
\add_ln421_fu_328_p2_carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(8),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(11),
      O => \add_ln421_fu_328_p2_carry__1_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln421_fu_328_p2_carry__1_n_0\,
      CO(3) => \add_ln421_fu_328_p2_carry__2_n_0\,
      CO(2) => \add_ln421_fu_328_p2_carry__2_n_1\,
      CO(1) => \add_ln421_fu_328_p2_carry__2_n_2\,
      CO(0) => \add_ln421_fu_328_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(18 downto 15),
      O(3) => \add_ln421_fu_328_p2_carry__2_n_4\,
      O(2) => \add_ln421_fu_328_p2_carry__2_n_5\,
      O(1) => \add_ln421_fu_328_p2_carry__2_n_6\,
      O(0) => \add_ln421_fu_328_p2_carry__2_n_7\,
      S(3) => \add_ln421_fu_328_p2_carry__2_i_5_n_0\,
      S(2) => \add_ln421_fu_328_p2_carry__2_i_6_n_0\,
      S(1) => \add_ln421_fu_328_p2_carry__2_i_7_n_0\,
      S(0) => \add_ln421_fu_328_p2_carry__2_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(15),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(18)
    );
\add_ln421_fu_328_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(14),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(17)
    );
\add_ln421_fu_328_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(13),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(16)
    );
\add_ln421_fu_328_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(12),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(15)
    );
\add_ln421_fu_328_p2_carry__2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(15),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(18),
      O => \add_ln421_fu_328_p2_carry__2_i_5_n_0\
    );
\add_ln421_fu_328_p2_carry__2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(14),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(17),
      O => \add_ln421_fu_328_p2_carry__2_i_6_n_0\
    );
\add_ln421_fu_328_p2_carry__2_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(13),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(16),
      O => \add_ln421_fu_328_p2_carry__2_i_7_n_0\
    );
\add_ln421_fu_328_p2_carry__2_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(12),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(15),
      O => \add_ln421_fu_328_p2_carry__2_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln421_fu_328_p2_carry__2_n_0\,
      CO(3) => \add_ln421_fu_328_p2_carry__3_n_0\,
      CO(2) => \add_ln421_fu_328_p2_carry__3_n_1\,
      CO(1) => \add_ln421_fu_328_p2_carry__3_n_2\,
      CO(0) => \add_ln421_fu_328_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(22 downto 19),
      O(3) => \add_ln421_fu_328_p2_carry__3_n_4\,
      O(2) => \add_ln421_fu_328_p2_carry__3_n_5\,
      O(1) => \add_ln421_fu_328_p2_carry__3_n_6\,
      O(0) => \add_ln421_fu_328_p2_carry__3_n_7\,
      S(3) => \add_ln421_fu_328_p2_carry__3_i_5_n_0\,
      S(2) => \add_ln421_fu_328_p2_carry__3_i_6_n_0\,
      S(1) => \add_ln421_fu_328_p2_carry__3_i_7_n_0\,
      S(0) => \add_ln421_fu_328_p2_carry__3_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(19),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(22)
    );
\add_ln421_fu_328_p2_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(18),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(21)
    );
\add_ln421_fu_328_p2_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(17),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(20)
    );
\add_ln421_fu_328_p2_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(16),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(19)
    );
\add_ln421_fu_328_p2_carry__3_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(19),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(22),
      O => \add_ln421_fu_328_p2_carry__3_i_5_n_0\
    );
\add_ln421_fu_328_p2_carry__3_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(18),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(21),
      O => \add_ln421_fu_328_p2_carry__3_i_6_n_0\
    );
\add_ln421_fu_328_p2_carry__3_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(17),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(20),
      O => \add_ln421_fu_328_p2_carry__3_i_7_n_0\
    );
\add_ln421_fu_328_p2_carry__3_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(16),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(19),
      O => \add_ln421_fu_328_p2_carry__3_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln421_fu_328_p2_carry__3_n_0\,
      CO(3) => \add_ln421_fu_328_p2_carry__4_n_0\,
      CO(2) => \add_ln421_fu_328_p2_carry__4_n_1\,
      CO(1) => \add_ln421_fu_328_p2_carry__4_n_2\,
      CO(0) => \add_ln421_fu_328_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(26 downto 23),
      O(3) => \add_ln421_fu_328_p2_carry__4_n_4\,
      O(2) => \add_ln421_fu_328_p2_carry__4_n_5\,
      O(1) => \add_ln421_fu_328_p2_carry__4_n_6\,
      O(0) => \add_ln421_fu_328_p2_carry__4_n_7\,
      S(3) => \add_ln421_fu_328_p2_carry__4_i_5_n_0\,
      S(2) => \add_ln421_fu_328_p2_carry__4_i_6_n_0\,
      S(1) => \add_ln421_fu_328_p2_carry__4_i_7_n_0\,
      S(0) => \add_ln421_fu_328_p2_carry__4_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(23),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(26)
    );
\add_ln421_fu_328_p2_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(22),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(25)
    );
\add_ln421_fu_328_p2_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(21),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(24)
    );
\add_ln421_fu_328_p2_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(20),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(23)
    );
\add_ln421_fu_328_p2_carry__4_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(23),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(26),
      O => \add_ln421_fu_328_p2_carry__4_i_5_n_0\
    );
\add_ln421_fu_328_p2_carry__4_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(22),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(25),
      O => \add_ln421_fu_328_p2_carry__4_i_6_n_0\
    );
\add_ln421_fu_328_p2_carry__4_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(21),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(24),
      O => \add_ln421_fu_328_p2_carry__4_i_7_n_0\
    );
\add_ln421_fu_328_p2_carry__4_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(20),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(23),
      O => \add_ln421_fu_328_p2_carry__4_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln421_fu_328_p2_carry__4_n_0\,
      CO(3) => \add_ln421_fu_328_p2_carry__5_n_0\,
      CO(2) => \add_ln421_fu_328_p2_carry__5_n_1\,
      CO(1) => \add_ln421_fu_328_p2_carry__5_n_2\,
      CO(0) => \add_ln421_fu_328_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => PTR_WIDTH_plus_Ksize_fu_266_p3(30 downto 27),
      O(3) => \add_ln421_fu_328_p2_carry__5_n_4\,
      O(2) => \add_ln421_fu_328_p2_carry__5_n_5\,
      O(1) => \add_ln421_fu_328_p2_carry__5_n_6\,
      O(0) => \add_ln421_fu_328_p2_carry__5_n_7\,
      S(3) => \add_ln421_fu_328_p2_carry__5_i_5_n_0\,
      S(2) => \add_ln421_fu_328_p2_carry__5_i_6_n_0\,
      S(1) => \add_ln421_fu_328_p2_carry__5_i_7_n_0\,
      S(0) => \add_ln421_fu_328_p2_carry__5_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(27),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(30)
    );
\add_ln421_fu_328_p2_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(26),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(29)
    );
\add_ln421_fu_328_p2_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(25),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(28)
    );
\add_ln421_fu_328_p2_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(24),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(27)
    );
\add_ln421_fu_328_p2_carry__5_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(27),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(30),
      O => \add_ln421_fu_328_p2_carry__5_i_5_n_0\
    );
\add_ln421_fu_328_p2_carry__5_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(26),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(29),
      O => \add_ln421_fu_328_p2_carry__5_i_6_n_0\
    );
\add_ln421_fu_328_p2_carry__5_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(25),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(28),
      O => \add_ln421_fu_328_p2_carry__5_i_7_n_0\
    );
\add_ln421_fu_328_p2_carry__5_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(24),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(27),
      O => \add_ln421_fu_328_p2_carry__5_i_8_n_0\
    );
\add_ln421_fu_328_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \add_ln421_fu_328_p2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_add_ln421_fu_328_p2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_add_ln421_fu_328_p2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => \add_ln421_fu_328_p2_carry__6_n_7\,
      S(3 downto 1) => B"000",
      S(0) => \add_ln421_fu_328_p2_carry__6_i_1_n_0\
    );
\add_ln421_fu_328_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(31),
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(28),
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \add_ln421_fu_328_p2_carry__6_i_1_n_0\
    );
add_ln421_fu_328_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(3),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(6)
    );
add_ln421_fu_328_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(2),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(5)
    );
add_ln421_fu_328_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(1),
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(4)
    );
add_ln421_fu_328_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(0),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => PTR_WIDTH_plus_Ksize_fu_266_p3(3)
    );
add_ln421_fu_328_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(3),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(6),
      O => add_ln421_fu_328_p2_carry_i_5_n_0
    );
add_ln421_fu_328_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(2),
      I2 => sel0(5),
      O => add_ln421_fu_328_p2_carry_i_6_n_0
    );
add_ln421_fu_328_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => PTR_WIDTH_plus_last_N_reg_787_reg(1),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(4),
      O => add_ln421_fu_328_p2_carry_i_7_n_0
    );
add_ln421_fu_328_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(0),
      I2 => sel0(3),
      O => add_ln421_fu_328_p2_carry_i_8_n_0
    );
\add_ln421_reg_878[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D2"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_plus_last_N_reg_787_reg(0),
      I2 => sel0(3),
      O => \add_ln421_reg_878[3]_i_1_n_0\
    );
\add_ln421_reg_878_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \trunc_ln414_3_reg_868[0]_i_1_n_0\,
      Q => add_ln421_reg_878(0),
      R => '0'
    );
\add_ln421_reg_878_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__0_n_4\,
      Q => add_ln421_reg_878(10),
      R => '0'
    );
\add_ln421_reg_878_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__1_n_7\,
      Q => add_ln421_reg_878(11),
      R => '0'
    );
\add_ln421_reg_878_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__1_n_6\,
      Q => add_ln421_reg_878(12),
      R => '0'
    );
\add_ln421_reg_878_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__1_n_5\,
      Q => add_ln421_reg_878(13),
      R => '0'
    );
\add_ln421_reg_878_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__1_n_4\,
      Q => add_ln421_reg_878(14),
      R => '0'
    );
\add_ln421_reg_878_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__2_n_7\,
      Q => add_ln421_reg_878(15),
      R => '0'
    );
\add_ln421_reg_878_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__2_n_6\,
      Q => add_ln421_reg_878(16),
      R => '0'
    );
\add_ln421_reg_878_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__2_n_5\,
      Q => add_ln421_reg_878(17),
      R => '0'
    );
\add_ln421_reg_878_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__2_n_4\,
      Q => add_ln421_reg_878(18),
      R => '0'
    );
\add_ln421_reg_878_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__3_n_7\,
      Q => add_ln421_reg_878(19),
      R => '0'
    );
\add_ln421_reg_878_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \trunc_ln414_3_reg_868[1]_i_1_n_0\,
      Q => add_ln421_reg_878(1),
      R => '0'
    );
\add_ln421_reg_878_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__3_n_6\,
      Q => add_ln421_reg_878(20),
      R => '0'
    );
\add_ln421_reg_878_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__3_n_5\,
      Q => add_ln421_reg_878(21),
      R => '0'
    );
\add_ln421_reg_878_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__3_n_4\,
      Q => add_ln421_reg_878(22),
      R => '0'
    );
\add_ln421_reg_878_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__4_n_7\,
      Q => add_ln421_reg_878(23),
      R => '0'
    );
\add_ln421_reg_878_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__4_n_6\,
      Q => add_ln421_reg_878(24),
      R => '0'
    );
\add_ln421_reg_878_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__4_n_5\,
      Q => add_ln421_reg_878(25),
      R => '0'
    );
\add_ln421_reg_878_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__4_n_4\,
      Q => add_ln421_reg_878(26),
      R => '0'
    );
\add_ln421_reg_878_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__5_n_7\,
      Q => add_ln421_reg_878(27),
      R => '0'
    );
\add_ln421_reg_878_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__5_n_6\,
      Q => add_ln421_reg_878(28),
      R => '0'
    );
\add_ln421_reg_878_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__5_n_5\,
      Q => add_ln421_reg_878(29),
      R => '0'
    );
\add_ln421_reg_878_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \trunc_ln414_3_reg_868[2]_i_1_n_0\,
      Q => add_ln421_reg_878(2),
      R => '0'
    );
\add_ln421_reg_878_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__5_n_4\,
      Q => add_ln421_reg_878(30),
      R => '0'
    );
\add_ln421_reg_878_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__6_n_7\,
      Q => add_ln421_reg_878(31),
      R => '0'
    );
\add_ln421_reg_878_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_reg_878[3]_i_1_n_0\,
      Q => add_ln421_reg_878(3),
      R => '0'
    );
\add_ln421_reg_878_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => add_ln421_fu_328_p2_carry_n_6,
      Q => add_ln421_reg_878(4),
      R => '0'
    );
\add_ln421_reg_878_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => add_ln421_fu_328_p2_carry_n_5,
      Q => add_ln421_reg_878(5),
      R => '0'
    );
\add_ln421_reg_878_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => add_ln421_fu_328_p2_carry_n_4,
      Q => add_ln421_reg_878(6),
      R => '0'
    );
\add_ln421_reg_878_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__0_n_7\,
      Q => add_ln421_reg_878(7),
      R => '0'
    );
\add_ln421_reg_878_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__0_n_6\,
      Q => add_ln421_reg_878(8),
      R => '0'
    );
\add_ln421_reg_878_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => \add_ln421_fu_328_p2_carry__0_n_5\,
      Q => add_ln421_reg_878(9),
      R => '0'
    );
\and_ln414_3_reg_977[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(2),
      I3 => icmp_ln414_1_reg_907,
      I4 => sub_ln414_3_reg_926(5),
      I5 => \and_ln414_3_reg_977[16]_i_2_n_0\,
      O => \and_ln414_3_reg_977[0]_i_1_n_0\
    );
\and_ln414_3_reg_977[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000011151155"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(1),
      I3 => trunc_ln414_2_reg_915(2),
      I4 => trunc_ln414_2_reg_915(0),
      I5 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[10]_i_1_n_0\
    );
\and_ln414_3_reg_977[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000015"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(2),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(4),
      O => \and_ln414_3_reg_977[11]_i_1_n_0\
    );
\and_ln414_3_reg_977[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010111111"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => sub_ln414_3_reg_926(5),
      I2 => \and_ln414_3_reg_977[16]_i_2_n_0\,
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(2),
      I5 => icmp_ln414_1_reg_907,
      O => and_ln414_3_fu_481_p2(12)
    );
\and_ln414_3_reg_977[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011100001111"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => sub_ln414_3_reg_926(5),
      I2 => trunc_ln414_2_reg_915(2),
      I3 => trunc_ln414_2_reg_915(1),
      I4 => icmp_ln414_1_reg_907,
      I5 => trunc_ln414_2_reg_915(3),
      O => and_ln414_3_fu_481_p2(13)
    );
\and_ln414_3_reg_977[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000011100001111"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => sub_ln414_3_reg_926(5),
      I2 => trunc_ln414_2_reg_915(0),
      I3 => trunc_ln414_2_reg_915(1),
      I4 => icmp_ln414_1_reg_907,
      I5 => \and_ln414_3_reg_977[14]_i_2_n_0\,
      O => and_ln414_3_fu_481_p2(14)
    );
\and_ln414_3_reg_977[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(3),
      I1 => trunc_ln414_2_reg_915(2),
      I2 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[14]_i_2_n_0\
    );
\and_ln414_3_reg_977[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => trunc_ln414_2_reg_915(4),
      I2 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[15]_i_1_n_0\
    );
\and_ln414_3_reg_977[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000F0F"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(3),
      I1 => trunc_ln414_2_reg_915(2),
      I2 => sub_ln414_3_reg_926(5),
      I3 => \and_ln414_3_reg_977[16]_i_2_n_0\,
      I4 => icmp_ln414_1_reg_907,
      I5 => trunc_ln414_2_reg_915(4),
      O => and_ln414_3_fu_481_p2(16)
    );
\and_ln414_3_reg_977[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(1),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(0),
      O => \and_ln414_3_reg_977[16]_i_2_n_0\
    );
\and_ln414_3_reg_977[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0101010101010111"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(4),
      I3 => trunc_ln414_2_reg_915(1),
      I4 => trunc_ln414_2_reg_915(2),
      I5 => trunc_ln414_2_reg_915(3),
      O => \and_ln414_3_reg_977[17]_i_1_n_0\
    );
\and_ln414_3_reg_977[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005557555F"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => trunc_ln414_2_reg_915(1),
      I2 => trunc_ln414_2_reg_915(2),
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(0),
      I5 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[18]_i_1_n_0\
    );
\and_ln414_3_reg_977[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010055"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => trunc_ln414_2_reg_915(2),
      I2 => trunc_ln414_2_reg_915(3),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(4),
      O => \and_ln414_3_reg_977[19]_i_1_n_0\
    );
\and_ln414_3_reg_977[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(2),
      I3 => sub_ln414_3_reg_926(5),
      I4 => trunc_ln414_2_reg_915(1),
      I5 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[1]_i_1_n_0\
    );
\and_ln414_3_reg_977[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001F1F00001F3F"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(4),
      I3 => trunc_ln414_2_reg_915(0),
      I4 => icmp_ln414_1_reg_907,
      I5 => trunc_ln414_2_reg_915(1),
      O => \and_ln414_3_reg_977[20]_i_1_n_0\
    );
\and_ln414_3_reg_977[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111100111111"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(2),
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(4),
      I5 => trunc_ln414_2_reg_915(1),
      O => \and_ln414_3_reg_977[21]_i_1_n_0\
    );
\and_ln414_3_reg_977[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001F3F3F3F"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(4),
      I3 => trunc_ln414_2_reg_915(1),
      I4 => trunc_ln414_2_reg_915(0),
      I5 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[22]_i_1_n_0\
    );
\and_ln414_3_reg_977[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0111"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      O => \and_ln414_3_reg_977[23]_i_1_n_0\
    );
\and_ln414_3_reg_977[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000100FF00FF00FF"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => trunc_ln414_2_reg_915(1),
      I2 => trunc_ln414_2_reg_915(0),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(3),
      I5 => trunc_ln414_2_reg_915(4),
      O => \and_ln414_3_reg_977[24]_i_1_n_0\
    );
\and_ln414_3_reg_977[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001111111111111"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(2),
      I3 => trunc_ln414_2_reg_915(1),
      I4 => trunc_ln414_2_reg_915(4),
      I5 => trunc_ln414_2_reg_915(3),
      O => \and_ln414_3_reg_977[25]_i_1_n_0\
    );
\and_ln414_3_reg_977[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033133333333333"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(1),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(0),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => trunc_ln414_2_reg_915(2),
      I5 => trunc_ln414_2_reg_915(3),
      O => \and_ln414_3_reg_977[26]_i_1_n_0\
    );
\and_ln414_3_reg_977[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000070F"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(3),
      I1 => trunc_ln414_2_reg_915(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => sub_ln414_3_reg_926(5),
      O => and_ln414_3_fu_481_p2(27)
    );
\and_ln414_3_reg_977[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001FFF0000FFFF"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(0),
      I1 => trunc_ln414_2_reg_915(1),
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(2),
      I4 => icmp_ln414_1_reg_907,
      I5 => trunc_ln414_2_reg_915(4),
      O => \and_ln414_3_reg_977[28]_i_1_n_0\
    );
\and_ln414_3_reg_977[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111111111111111"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => trunc_ln414_2_reg_915(1),
      I5 => trunc_ln414_2_reg_915(2),
      O => \and_ln414_3_reg_977[29]_i_1_n_0\
    );
\and_ln414_3_reg_977[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000007"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(1),
      I1 => trunc_ln414_2_reg_915(0),
      I2 => \and_ln414_3_reg_977[6]_i_2_n_0\,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => icmp_ln414_1_reg_907,
      I5 => sub_ln414_3_reg_926(5),
      O => and_ln414_3_fu_481_p2(2)
    );
\and_ln414_3_reg_977[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => and_ln414_3_reg_9770,
      I1 => sub_ln414_3_reg_926(5),
      I2 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"007F00FF00FF00FF"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(3),
      I1 => trunc_ln414_2_reg_915(2),
      I2 => trunc_ln414_2_reg_915(4),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(1),
      I5 => trunc_ln414_2_reg_915(0),
      O => \and_ln414_3_reg_977[30]_i_2_n_0\
    );
\and_ln414_3_reg_977[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln412_reg_840_pp0_iter2_reg,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => and_ln414_3_reg_9770
    );
\and_ln414_3_reg_977[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000001F"
    )
        port map (
      I0 => sub_ln414_3_reg_926(4),
      I1 => sub_ln414_3_reg_926(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(5),
      I4 => \and_ln414_3_reg_977[31]_i_3_n_0\,
      O => and_ln414_3_fu_481_p2(31)
    );
\and_ln414_3_reg_977[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CCC8"
    )
        port map (
      I0 => sub_ln414_3_reg_926(2),
      I1 => icmp_ln414_1_reg_907,
      I2 => sub_ln414_3_reg_926(1),
      I3 => sub_ln414_3_reg_926(0),
      O => \and_ln414_3_reg_977[31]_i_3_n_0\
    );
\and_ln414_3_reg_977[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(2),
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(4),
      O => \and_ln414_3_reg_977[3]_i_1_n_0\
    );
\and_ln414_3_reg_977[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010100000103"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(4),
      I3 => trunc_ln414_2_reg_915(0),
      I4 => icmp_ln414_1_reg_907,
      I5 => trunc_ln414_2_reg_915(1),
      O => \and_ln414_3_reg_977[4]_i_1_n_0\
    );
\and_ln414_3_reg_977[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010001"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(4),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(2),
      I5 => trunc_ln414_2_reg_915(1),
      O => \and_ln414_3_reg_977[5]_i_1_n_0\
    );
\and_ln414_3_reg_977[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => \and_ln414_3_reg_977[6]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(5),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(0),
      I4 => trunc_ln414_2_reg_915(2),
      I5 => trunc_ln414_2_reg_915(1),
      O => and_ln414_3_fu_481_p2(6)
    );
\and_ln414_3_reg_977[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(3),
      I1 => trunc_ln414_2_reg_915(4),
      I2 => icmp_ln414_1_reg_907,
      O => \and_ln414_3_reg_977[6]_i_2_n_0\
    );
\and_ln414_3_reg_977[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(4),
      I3 => trunc_ln414_2_reg_915(3),
      O => and_ln414_3_fu_481_p2(7)
    );
\and_ln414_3_reg_977[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0011001100110015"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(4),
      I1 => trunc_ln414_2_reg_915(3),
      I2 => trunc_ln414_2_reg_915(0),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(1),
      I5 => trunc_ln414_2_reg_915(2),
      O => \and_ln414_3_reg_977[8]_i_1_n_0\
    );
\and_ln414_3_reg_977[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010101"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(4),
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(1),
      I5 => trunc_ln414_2_reg_915(2),
      O => \and_ln414_3_reg_977[9]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[0]_i_1_n_0\,
      Q => and_ln414_3_reg_977(0),
      R => '0'
    );
\and_ln414_3_reg_977_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[10]_i_1_n_0\,
      Q => and_ln414_3_reg_977(10),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[11]_i_1_n_0\,
      Q => and_ln414_3_reg_977(11),
      R => '0'
    );
\and_ln414_3_reg_977_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(12),
      Q => and_ln414_3_reg_977(12),
      R => '0'
    );
\and_ln414_3_reg_977_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(13),
      Q => and_ln414_3_reg_977(13),
      R => '0'
    );
\and_ln414_3_reg_977_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(14),
      Q => and_ln414_3_reg_977(14),
      R => '0'
    );
\and_ln414_3_reg_977_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[15]_i_1_n_0\,
      Q => and_ln414_3_reg_977(15),
      R => '0'
    );
\and_ln414_3_reg_977_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(16),
      Q => and_ln414_3_reg_977(16),
      R => '0'
    );
\and_ln414_3_reg_977_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[17]_i_1_n_0\,
      Q => and_ln414_3_reg_977(17),
      R => '0'
    );
\and_ln414_3_reg_977_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[18]_i_1_n_0\,
      Q => and_ln414_3_reg_977(18),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[19]_i_1_n_0\,
      Q => and_ln414_3_reg_977(19),
      R => '0'
    );
\and_ln414_3_reg_977_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[1]_i_1_n_0\,
      Q => and_ln414_3_reg_977(1),
      R => '0'
    );
\and_ln414_3_reg_977_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[20]_i_1_n_0\,
      Q => and_ln414_3_reg_977(20),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[21]_i_1_n_0\,
      Q => and_ln414_3_reg_977(21),
      R => '0'
    );
\and_ln414_3_reg_977_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[22]_i_1_n_0\,
      Q => and_ln414_3_reg_977(22),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[23]_i_1_n_0\,
      Q => and_ln414_3_reg_977(23),
      R => '0'
    );
\and_ln414_3_reg_977_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[24]_i_1_n_0\,
      Q => and_ln414_3_reg_977(24),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[25]_i_1_n_0\,
      Q => and_ln414_3_reg_977(25),
      R => '0'
    );
\and_ln414_3_reg_977_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[26]_i_1_n_0\,
      Q => and_ln414_3_reg_977(26),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(27),
      Q => and_ln414_3_reg_977(27),
      R => '0'
    );
\and_ln414_3_reg_977_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[28]_i_1_n_0\,
      Q => and_ln414_3_reg_977(28),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[29]_i_1_n_0\,
      Q => and_ln414_3_reg_977(29),
      R => '0'
    );
\and_ln414_3_reg_977_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(2),
      Q => and_ln414_3_reg_977(2),
      R => '0'
    );
\and_ln414_3_reg_977_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[30]_i_2_n_0\,
      Q => and_ln414_3_reg_977(30),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(31),
      Q => and_ln414_3_reg_977(31),
      R => '0'
    );
\and_ln414_3_reg_977_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[3]_i_1_n_0\,
      Q => and_ln414_3_reg_977(3),
      R => '0'
    );
\and_ln414_3_reg_977_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[4]_i_1_n_0\,
      Q => and_ln414_3_reg_977(4),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[5]_i_1_n_0\,
      Q => and_ln414_3_reg_977(5),
      R => '0'
    );
\and_ln414_3_reg_977_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(6),
      Q => and_ln414_3_reg_977(6),
      R => '0'
    );
\and_ln414_3_reg_977_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => and_ln414_3_fu_481_p2(7),
      Q => and_ln414_3_reg_977(7),
      R => '0'
    );
\and_ln414_3_reg_977_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[8]_i_1_n_0\,
      Q => and_ln414_3_reg_977(8),
      R => \and_ln414_3_reg_977[30]_i_1_n_0\
    );
\and_ln414_3_reg_977_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \and_ln414_3_reg_977[9]_i_1_n_0\,
      Q => and_ln414_3_reg_977(9),
      R => '0'
    );
\and_ln414_reg_1030[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044044"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[1]_i_2_n_0\,
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(0),
      I4 => trunc_ln414_1_reg_883_pp0_iter3_reg(0),
      I5 => sub_ln414_1_reg_1004(5),
      O => \and_ln414_reg_1030[0]_i_1_n_0\
    );
\and_ln414_reg_1030[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[10]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[12]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[11]_i_2_n_0\,
      O => and_ln414_fu_683_p2(10)
    );
\and_ln414_reg_1030[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \and_ln414_reg_1030[12]_i_2_n_0\,
      O => \and_ln414_reg_1030[10]_i_2_n_0\
    );
\and_ln414_reg_1030[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[12]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[13]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[11]_i_2_n_0\,
      O => and_ln414_fu_683_p2(11)
    );
\and_ln414_reg_1030[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7F"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(2),
      I1 => sub_ln414_1_reg_1004(1),
      I2 => sub_ln414_1_reg_1004(4),
      I3 => sub_ln414_1_reg_1004(3),
      O => \and_ln414_reg_1030[11]_i_2_n_0\
    );
\and_ln414_reg_1030[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[12]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[14]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[13]_i_2_n_0\,
      O => and_ln414_fu_683_p2(12)
    );
\and_ln414_reg_1030[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088AFBBA0BBAF"
    )
        port map (
      I0 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I5 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      O => \and_ln414_reg_1030[12]_i_2_n_0\
    );
\and_ln414_reg_1030[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[14]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[15]_i_3_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[13]_i_2_n_0\,
      O => and_ln414_fu_683_p2(13)
    );
\and_ln414_reg_1030[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(2),
      I1 => sub_ln414_1_reg_1004(4),
      I2 => sub_ln414_1_reg_1004(3),
      O => \and_ln414_reg_1030[13]_i_2_n_0\
    );
\and_ln414_reg_1030[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[14]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[16]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[15]_i_3_n_0\,
      O => and_ln414_fu_683_p2(14)
    );
\and_ln414_reg_1030[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A088AFBBA0BBAF"
    )
        port map (
      I0 => \and_ln414_reg_1030[12]_i_2_n_0\,
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I5 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      O => \and_ln414_reg_1030[14]_i_2_n_0\
    );
\and_ln414_reg_1030[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010100010000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(4),
      I1 => zext_ln414_1_fu_658_p1(5),
      I2 => sub_ln414_1_reg_1004(5),
      I3 => sub_ln414_1_reg_1004(4),
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[15]_i_3_n_0\,
      O => and_ln414_fu_683_p2(15)
    );
\and_ln414_reg_1030[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_1_fu_658_p1(4)
    );
\and_ln414_reg_1030[15]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(1),
      I1 => sub_ln414_1_reg_1004(2),
      I2 => sub_ln414_1_reg_1004(4),
      I3 => sub_ln414_1_reg_1004(3),
      O => \and_ln414_reg_1030[15]_i_3_n_0\
    );
\and_ln414_reg_1030[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[16]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[18]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(4),
      I5 => sub_ln414_1_reg_1004(5),
      O => and_ln414_fu_683_p2(16)
    );
\and_ln414_reg_1030[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1B"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I2 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      O => \and_ln414_reg_1030[16]_i_2_n_0\
    );
\and_ln414_reg_1030[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400000004000404"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[18]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[19]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => sub_ln414_1_reg_1004(4),
      O => and_ln414_fu_683_p2(17)
    );
\and_ln414_reg_1030[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[18]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[20]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[19]_i_2_n_0\,
      O => and_ln414_fu_683_p2(18)
    );
\and_ln414_reg_1030[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F55FF30305500"
    )
        port map (
      I0 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      I2 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I4 => icmp_ln414_reg_955_pp0_iter3_reg,
      I5 => \and_ln414_reg_1030[20]_i_2_n_0\,
      O => \and_ln414_reg_1030[18]_i_2_n_0\
    );
\and_ln414_reg_1030[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[20]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[21]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[19]_i_2_n_0\,
      O => and_ln414_fu_683_p2(19)
    );
\and_ln414_reg_1030[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(3),
      I1 => sub_ln414_1_reg_1004(2),
      I2 => sub_ln414_1_reg_1004(1),
      I3 => sub_ln414_1_reg_1004(4),
      O => \and_ln414_reg_1030[19]_i_2_n_0\
    );
\and_ln414_reg_1030[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000404040404"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[1]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => sub_ln414_1_reg_1004(1),
      I4 => \and_ln414_reg_1030[5]_i_2_n_0\,
      I5 => sub_ln414_1_reg_1004(0),
      O => and_ln414_fu_683_p2(1)
    );
\and_ln414_reg_1030[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050005030"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I5 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      O => \and_ln414_reg_1030[1]_i_2_n_0\
    );
\and_ln414_reg_1030[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[20]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[22]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[21]_i_2_n_0\,
      O => and_ln414_fu_683_p2(20)
    );
\and_ln414_reg_1030[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F55FF30305500"
    )
        port map (
      I0 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      I2 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I4 => icmp_ln414_reg_955_pp0_iter3_reg,
      I5 => \and_ln414_reg_1030[24]_i_2_n_0\,
      O => \and_ln414_reg_1030[20]_i_2_n_0\
    );
\and_ln414_reg_1030[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[22]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[23]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[21]_i_2_n_0\,
      O => and_ln414_fu_683_p2(21)
    );
\and_ln414_reg_1030[21]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(3),
      I1 => sub_ln414_1_reg_1004(2),
      I2 => sub_ln414_1_reg_1004(4),
      O => \and_ln414_reg_1030[21]_i_2_n_0\
    );
\and_ln414_reg_1030[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[22]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[24]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[23]_i_2_n_0\,
      O => and_ln414_fu_683_p2(22)
    );
\and_ln414_reg_1030[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \and_ln414_reg_1030[20]_i_2_n_0\,
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \and_ln414_reg_1030[24]_i_2_n_0\,
      O => \and_ln414_reg_1030[22]_i_2_n_0\
    );
\and_ln414_reg_1030[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[24]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[31]_i_3_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[23]_i_2_n_0\,
      O => and_ln414_fu_683_p2(23)
    );
\and_ln414_reg_1030[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(1),
      I1 => sub_ln414_1_reg_1004(3),
      I2 => sub_ln414_1_reg_1004(2),
      I3 => sub_ln414_1_reg_1004(4),
      O => \and_ln414_reg_1030[23]_i_2_n_0\
    );
\and_ln414_reg_1030[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[24]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[26]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[31]_i_3_n_0\,
      O => and_ln414_fu_683_p2(24)
    );
\and_ln414_reg_1030[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"353FF5FF"
    )
        port map (
      I0 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I4 => trunc_ln414_1_reg_883_pp0_iter3_reg(3),
      O => \and_ln414_reg_1030[24]_i_2_n_0\
    );
\and_ln414_reg_1030[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[26]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[27]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[31]_i_3_n_0\,
      O => and_ln414_fu_683_p2(25)
    );
\and_ln414_reg_1030[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[26]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[28]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[27]_i_2_n_0\,
      O => and_ln414_fu_683_p2(26)
    );
\and_ln414_reg_1030[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF03FF50FF53"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => \and_ln414_reg_1030[24]_i_2_n_0\,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I5 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      O => \and_ln414_reg_1030[26]_i_2_n_0\
    );
\and_ln414_reg_1030[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[28]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[30]_i_4_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[27]_i_2_n_0\,
      O => and_ln414_fu_683_p2(27)
    );
\and_ln414_reg_1030[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(2),
      I1 => sub_ln414_1_reg_1004(1),
      I2 => sub_ln414_1_reg_1004(4),
      I3 => sub_ln414_1_reg_1004(3),
      O => \and_ln414_reg_1030[27]_i_2_n_0\
    );
\and_ln414_reg_1030[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000505100000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => zext_ln414_1_fu_658_p1(0),
      I2 => \and_ln414_reg_1030[28]_i_2_n_0\,
      I3 => zext_ln414_1_fu_658_p1(1),
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[30]_i_4_n_0\,
      O => and_ln414_fu_683_p2(28)
    );
\and_ln414_reg_1030[28]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABEF"
    )
        port map (
      I0 => \and_ln414_reg_1030[24]_i_2_n_0\,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      O => \and_ln414_reg_1030[28]_i_2_n_0\
    );
\and_ln414_reg_1030[28]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_1_fu_658_p1(1)
    );
\and_ln414_reg_1030[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004040400000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[30]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => sub_ln414_1_reg_1004(1),
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[30]_i_4_n_0\,
      O => and_ln414_fu_683_p2(29)
    );
\and_ln414_reg_1030[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000150000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => zext_ln414_1_fu_658_p1(1),
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[4]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[2]_i_2_n_0\,
      O => and_ln414_fu_683_p2(2)
    );
\and_ln414_reg_1030[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(2),
      I1 => sub_ln414_1_reg_1004(4),
      I2 => sub_ln414_1_reg_1004(3),
      I3 => sub_ln414_1_reg_1004(1),
      O => \and_ln414_reg_1030[2]_i_2_n_0\
    );
\and_ln414_reg_1030[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000450000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[30]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => sub_ln414_1_reg_1004(5),
      I4 => \and_ln414_reg_1030[30]_i_4_n_0\,
      I5 => sub_ln414_1_reg_1004(1),
      O => and_ln414_fu_683_p2(30)
    );
\and_ln414_reg_1030[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F3F5FFFFF3FFFF"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => \and_ln414_reg_1030[24]_i_2_n_0\,
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I5 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      O => \and_ln414_reg_1030[30]_i_2_n_0\
    );
\and_ln414_reg_1030[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(0),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(0),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_1_fu_658_p1(0)
    );
\and_ln414_reg_1030[30]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(3),
      I1 => sub_ln414_1_reg_1004(4),
      I2 => sub_ln414_1_reg_1004(2),
      O => \and_ln414_reg_1030[30]_i_4_n_0\
    );
\and_ln414_reg_1030[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB00"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      O => and_ln414_reg_10300
    );
\and_ln414_reg_1030[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(5),
      I1 => sub_ln414_1_reg_1004(1),
      I2 => \and_ln414_reg_1030[31]_i_3_n_0\,
      I3 => sub_ln414_1_reg_1004(2),
      I4 => sub_ln414_1_reg_1004(0),
      I5 => zext_ln414_1_fu_658_p1(5),
      O => \and_ln414_reg_1030[31]_i_2_n_0\
    );
\and_ln414_reg_1030[31]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(4),
      I1 => sub_ln414_1_reg_1004(3),
      O => \and_ln414_reg_1030[31]_i_3_n_0\
    );
\and_ln414_reg_1030[31]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => trunc_ln414_1_reg_883_pp0_iter3_reg(5),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_1_fu_658_p1(5)
    );
\and_ln414_reg_1030[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404000004040004"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[4]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => sub_ln414_1_reg_1004(0),
      I4 => \and_ln414_reg_1030[5]_i_2_n_0\,
      I5 => sub_ln414_1_reg_1004(1),
      O => and_ln414_fu_683_p2(3)
    );
\and_ln414_reg_1030[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[4]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[6]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[5]_i_2_n_0\,
      O => and_ln414_fu_683_p2(4)
    );
\and_ln414_reg_1030[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      O => \and_ln414_reg_1030[4]_i_2_n_0\
    );
\and_ln414_reg_1030[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[6]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[7]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[5]_i_2_n_0\,
      O => and_ln414_fu_683_p2(5)
    );
\and_ln414_reg_1030[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(3),
      I1 => sub_ln414_1_reg_1004(4),
      I2 => sub_ln414_1_reg_1004(2),
      O => \and_ln414_reg_1030[5]_i_2_n_0\
    );
\and_ln414_reg_1030[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[6]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[7]_i_2_n_0\,
      O => and_ln414_fu_683_p2(6)
    );
\and_ln414_reg_1030[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3F55FF00000000"
    )
        port map (
      I0 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      I2 => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I4 => icmp_ln414_reg_955_pp0_iter3_reg,
      I5 => \and_ln414_reg_1030[8]_i_2_n_0\,
      O => \and_ln414_reg_1030[6]_i_2_n_0\
    );
\and_ln414_reg_1030[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[9]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[7]_i_2_n_0\,
      O => and_ln414_fu_683_p2(7)
    );
\and_ln414_reg_1030[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(1),
      I1 => sub_ln414_1_reg_1004(3),
      I2 => sub_ln414_1_reg_1004(4),
      I3 => sub_ln414_1_reg_1004(2),
      O => \and_ln414_reg_1030[7]_i_2_n_0\
    );
\and_ln414_reg_1030[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454000000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[8]_i_2_n_0\,
      I2 => zext_ln414_1_fu_658_p1(0),
      I3 => \and_ln414_reg_1030[10]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(5),
      I5 => \and_ln414_reg_1030[9]_i_2_n_0\,
      O => and_ln414_fu_683_p2(8)
    );
\and_ln414_reg_1030[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00053035"
    )
        port map (
      I0 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I1 => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I4 => trunc_ln414_1_reg_883_pp0_iter3_reg(3),
      O => \and_ln414_reg_1030[8]_i_2_n_0\
    );
\and_ln414_reg_1030[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040404000000"
    )
        port map (
      I0 => zext_ln414_1_fu_658_p1(5),
      I1 => \and_ln414_reg_1030[10]_i_2_n_0\,
      I2 => sub_ln414_1_reg_1004(5),
      I3 => \and_ln414_reg_1030[11]_i_2_n_0\,
      I4 => sub_ln414_1_reg_1004(0),
      I5 => \and_ln414_reg_1030[9]_i_2_n_0\,
      O => and_ln414_fu_683_p2(9)
    );
\and_ln414_reg_1030[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sub_ln414_1_reg_1004(4),
      I1 => sub_ln414_1_reg_1004(3),
      O => \and_ln414_reg_1030[9]_i_2_n_0\
    );
\and_ln414_reg_1030_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \and_ln414_reg_1030[0]_i_1_n_0\,
      Q => and_ln414_reg_1030(0),
      R => '0'
    );
\and_ln414_reg_1030_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(10),
      Q => and_ln414_reg_1030(10),
      R => '0'
    );
\and_ln414_reg_1030_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(11),
      Q => and_ln414_reg_1030(11),
      R => '0'
    );
\and_ln414_reg_1030_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(12),
      Q => and_ln414_reg_1030(12),
      R => '0'
    );
\and_ln414_reg_1030_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(13),
      Q => and_ln414_reg_1030(13),
      R => '0'
    );
\and_ln414_reg_1030_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(14),
      Q => and_ln414_reg_1030(14),
      R => '0'
    );
\and_ln414_reg_1030_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(15),
      Q => and_ln414_reg_1030(15),
      R => '0'
    );
\and_ln414_reg_1030_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(16),
      Q => and_ln414_reg_1030(16),
      R => '0'
    );
\and_ln414_reg_1030_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(17),
      Q => and_ln414_reg_1030(17),
      R => '0'
    );
\and_ln414_reg_1030_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(18),
      Q => and_ln414_reg_1030(18),
      R => '0'
    );
\and_ln414_reg_1030_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(19),
      Q => and_ln414_reg_1030(19),
      R => '0'
    );
\and_ln414_reg_1030_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(1),
      Q => and_ln414_reg_1030(1),
      R => '0'
    );
\and_ln414_reg_1030_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(20),
      Q => and_ln414_reg_1030(20),
      R => '0'
    );
\and_ln414_reg_1030_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(21),
      Q => and_ln414_reg_1030(21),
      R => '0'
    );
\and_ln414_reg_1030_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(22),
      Q => and_ln414_reg_1030(22),
      R => '0'
    );
\and_ln414_reg_1030_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(23),
      Q => and_ln414_reg_1030(23),
      R => '0'
    );
\and_ln414_reg_1030_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(24),
      Q => and_ln414_reg_1030(24),
      R => '0'
    );
\and_ln414_reg_1030_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(25),
      Q => and_ln414_reg_1030(25),
      R => '0'
    );
\and_ln414_reg_1030_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(26),
      Q => and_ln414_reg_1030(26),
      R => '0'
    );
\and_ln414_reg_1030_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(27),
      Q => and_ln414_reg_1030(27),
      R => '0'
    );
\and_ln414_reg_1030_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(28),
      Q => and_ln414_reg_1030(28),
      R => '0'
    );
\and_ln414_reg_1030_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(29),
      Q => and_ln414_reg_1030(29),
      R => '0'
    );
\and_ln414_reg_1030_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(2),
      Q => and_ln414_reg_1030(2),
      R => '0'
    );
\and_ln414_reg_1030_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(30),
      Q => and_ln414_reg_1030(30),
      R => '0'
    );
\and_ln414_reg_1030_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \and_ln414_reg_1030[31]_i_2_n_0\,
      Q => and_ln414_reg_1030(31),
      R => '0'
    );
\and_ln414_reg_1030_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(3),
      Q => and_ln414_reg_1030(3),
      R => '0'
    );
\and_ln414_reg_1030_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(4),
      Q => and_ln414_reg_1030(4),
      R => '0'
    );
\and_ln414_reg_1030_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(5),
      Q => and_ln414_reg_1030(5),
      R => '0'
    );
\and_ln414_reg_1030_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(6),
      Q => and_ln414_reg_1030(6),
      R => '0'
    );
\and_ln414_reg_1030_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(7),
      Q => and_ln414_reg_1030(7),
      R => '0'
    );
\and_ln414_reg_1030_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(8),
      Q => and_ln414_reg_1030(8),
      R => '0'
    );
\and_ln414_reg_1030_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => and_ln414_fu_683_p2(9),
      Q => and_ln414_reg_1030(9),
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8AAA8AFFFFAA8A"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => strm_full_n,
      I2 => icmp_ln390_reg_773,
      I3 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I4 => \^q\(0),
      I5 => \ap_CS_fsm_reg[0]_0\,
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B888"
    )
        port map (
      I0 => icmp_ln390_reg_773,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm[11]_i_2__0_n_0\,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_pp0_stage0,
      I1 => \ap_CS_fsm[11]_i_2__0_n_0\,
      O => ap_NS_fsm(11)
    );
\ap_CS_fsm[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFD0DDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_0,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => ap_enable_reg_pp0_iter1_reg_n_0,
      I3 => ap_enable_reg_pp0_iter0,
      I4 => ap_condition_pp0_exit_iter0_state11,
      I5 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => \ap_CS_fsm[11]_i_2__0_n_0\
    );
\ap_CS_fsm[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0202FF00"
    )
        port map (
      I0 => ap_CS_fsm_state18,
      I1 => strm_full_n,
      I2 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I3 => ap_CS_fsm_state10,
      I4 => icmp_ln390_reg_773,
      I5 => ap_CS_fsm_state17,
      O => ap_NS_fsm(12)
    );
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \ap_CS_fsm[1]_i_2__3_n_0\,
      I1 => ap_CS_fsm_state2,
      I2 => ap_CS_fsm_state18,
      I3 => ap_CS_fsm_state8,
      I4 => \ap_CS_fsm_reg_n_0_[6]\,
      I5 => \ap_CS_fsm[1]_i_3__1_n_0\,
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm[1]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ap_CS_fsm_state9,
      I1 => \ap_CS_fsm_reg_n_0_[4]\,
      I2 => \ap_CS_fsm_reg_n_0_[5]\,
      I3 => ap_CS_fsm_state17,
      O => \ap_CS_fsm[1]_i_2__3_n_0\
    );
\ap_CS_fsm[1]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]_0\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \ap_CS_fsm_reg_n_0_[2]\,
      I4 => \ap_CS_fsm_reg_n_0_[3]\,
      O => \ap_CS_fsm[1]_i_3__1_n_0\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => ap_CS_fsm_pp0_stage0,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(11),
      Q => ap_CS_fsm_state17,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(12),
      Q => ap_CS_fsm_state18,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state2,
      Q => \ap_CS_fsm_reg_n_0_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[2]\,
      Q => \ap_CS_fsm_reg_n_0_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[3]\,
      Q => \ap_CS_fsm_reg_n_0_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[4]\,
      Q => \ap_CS_fsm_reg_n_0_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[5]\,
      Q => \ap_CS_fsm_reg_n_0_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_0_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state8,
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_CS_fsm_state9,
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter0_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFDF0000000000"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state11,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_NS_fsm1,
      I4 => ap_enable_reg_pp0_iter0,
      I5 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter0_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter0_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter0,
      R => '0'
    );
\ap_enable_reg_pp0_iter1_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880088A0"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_enable_reg_pp0_iter1_reg_n_0,
      I2 => ap_enable_reg_pp0_iter0,
      I3 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I4 => ap_condition_pp0_exit_iter0_state11,
      O => \ap_enable_reg_pp0_iter1_i_1__2_n_0\
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter1_i_1__2_n_0\,
      Q => ap_enable_reg_pp0_iter1_reg_n_0,
      R => '0'
    );
\ap_enable_reg_pp0_iter2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_enable_reg_pp0_iter2_i_1__1_n_0\
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter2_i_1__1_n_0\,
      Q => ap_enable_reg_pp0_iter2,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter3,
      O => ap_enable_reg_pp0_iter3_i_1_n_0
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_0,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_enable_reg_pp0_iter4,
      O => ap_enable_reg_pp0_iter4_i_1_n_0
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter4_i_1_n_0,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter5_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"70FF700000000000"
    )
        port map (
      I0 => icmp_ln390_reg_773,
      I1 => ap_CS_fsm_state10,
      I2 => ap_enable_reg_pp0_iter5_reg_n_0,
      I3 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => ap_rst_n,
      O => ap_enable_reg_pp0_iter5_i_1_n_0
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter5_i_1_n_0,
      Q => ap_enable_reg_pp0_iter5_reg_n_0,
      R => '0'
    );
bits_to_add_1_fu_338_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bits_to_add_1_fu_338_p2_carry_n_0,
      CO(2) => bits_to_add_1_fu_338_p2_carry_n_1,
      CO(1) => bits_to_add_1_fu_338_p2_carry_n_2,
      CO(0) => bits_to_add_1_fu_338_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => sel0(3 downto 0),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(3 downto 0),
      S(3) => bits_to_add_1_fu_338_p2_carry_i_1_n_0,
      S(2) => bits_to_add_1_fu_338_p2_carry_i_2_n_0,
      S(1) => bits_to_add_1_fu_338_p2_carry_i_3_n_0,
      S(0) => bits_to_add_1_fu_338_p2_carry_i_4_n_0
    );
\bits_to_add_1_fu_338_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bits_to_add_1_fu_338_p2_carry_n_0,
      CO(3) => \bits_to_add_1_fu_338_p2_carry__0_n_0\,
      CO(2) => \bits_to_add_1_fu_338_p2_carry__0_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__0_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(7 downto 4),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(7 downto 4),
      S(3) => \bits_to_add_1_fu_338_p2_carry__0_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__0_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__0_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__0_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(7),
      I1 => \last_N_size_reg_777_reg_n_0_[7]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__0_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(6),
      I1 => \last_N_size_reg_777_reg_n_0_[6]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__0_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(5),
      I1 => \last_N_size_reg_777_reg_n_0_[5]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__0_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(4),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => \last_N_size_reg_777_reg_n_0_[4]\,
      O => \bits_to_add_1_fu_338_p2_carry__0_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_1_fu_338_p2_carry__0_n_0\,
      CO(3) => \bits_to_add_1_fu_338_p2_carry__1_n_0\,
      CO(2) => \bits_to_add_1_fu_338_p2_carry__1_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__1_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(11 downto 8),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(11 downto 8),
      S(3) => \bits_to_add_1_fu_338_p2_carry__1_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__1_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__1_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__1_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(11),
      I1 => \last_N_size_reg_777_reg_n_0_[11]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__1_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(10),
      I1 => \last_N_size_reg_777_reg_n_0_[10]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__1_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(9),
      I1 => \last_N_size_reg_777_reg_n_0_[9]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__1_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(8),
      I1 => \last_N_size_reg_777_reg_n_0_[8]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__1_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_1_fu_338_p2_carry__1_n_0\,
      CO(3) => \bits_to_add_1_fu_338_p2_carry__2_n_0\,
      CO(2) => \bits_to_add_1_fu_338_p2_carry__2_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__2_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(15 downto 12),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(15 downto 12),
      S(3) => \bits_to_add_1_fu_338_p2_carry__2_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__2_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__2_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__2_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(15),
      I1 => \last_N_size_reg_777_reg_n_0_[15]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__2_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(14),
      I1 => \last_N_size_reg_777_reg_n_0_[14]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__2_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(13),
      I1 => \last_N_size_reg_777_reg_n_0_[13]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__2_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(12),
      I1 => \last_N_size_reg_777_reg_n_0_[12]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__2_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_1_fu_338_p2_carry__2_n_0\,
      CO(3) => \bits_to_add_1_fu_338_p2_carry__3_n_0\,
      CO(2) => \bits_to_add_1_fu_338_p2_carry__3_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__3_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(19 downto 16),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(19 downto 16),
      S(3) => \bits_to_add_1_fu_338_p2_carry__3_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__3_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__3_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__3_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(19),
      I1 => \last_N_size_reg_777_reg_n_0_[19]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__3_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(18),
      I1 => \last_N_size_reg_777_reg_n_0_[18]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__3_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(17),
      I1 => \last_N_size_reg_777_reg_n_0_[17]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__3_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(16),
      I1 => \last_N_size_reg_777_reg_n_0_[16]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__3_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_1_fu_338_p2_carry__3_n_0\,
      CO(3) => \bits_to_add_1_fu_338_p2_carry__4_n_0\,
      CO(2) => \bits_to_add_1_fu_338_p2_carry__4_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__4_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(23 downto 20),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(23 downto 20),
      S(3) => \bits_to_add_1_fu_338_p2_carry__4_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__4_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__4_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__4_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(23),
      I1 => \last_N_size_reg_777_reg_n_0_[23]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__4_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(22),
      I1 => \last_N_size_reg_777_reg_n_0_[22]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__4_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(21),
      I1 => \last_N_size_reg_777_reg_n_0_[21]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__4_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(20),
      I1 => \last_N_size_reg_777_reg_n_0_[20]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__4_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_1_fu_338_p2_carry__4_n_0\,
      CO(3) => \bits_to_add_1_fu_338_p2_carry__5_n_0\,
      CO(2) => \bits_to_add_1_fu_338_p2_carry__5_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__5_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(27 downto 24),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(27 downto 24),
      S(3) => \bits_to_add_1_fu_338_p2_carry__5_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__5_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__5_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__5_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[27]\,
      I2 => sel0(27),
      O => \bits_to_add_1_fu_338_p2_carry__5_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[26]\,
      I2 => sel0(26),
      O => \bits_to_add_1_fu_338_p2_carry__5_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(25),
      I1 => \last_N_size_reg_777_reg_n_0_[25]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__5_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[24]\,
      I2 => sel0(24),
      O => \bits_to_add_1_fu_338_p2_carry__5_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_1_fu_338_p2_carry__5_n_0\,
      CO(3) => \NLW_bits_to_add_1_fu_338_p2_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \bits_to_add_1_fu_338_p2_carry__6_n_1\,
      CO(1) => \bits_to_add_1_fu_338_p2_carry__6_n_2\,
      CO(0) => \bits_to_add_1_fu_338_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => sel0(30 downto 28),
      O(3 downto 0) => bits_to_add_1_fu_338_p20_out(31 downto 28),
      S(3) => \bits_to_add_1_fu_338_p2_carry__6_i_1_n_0\,
      S(2) => \bits_to_add_1_fu_338_p2_carry__6_i_2_n_0\,
      S(1) => \bits_to_add_1_fu_338_p2_carry__6_i_3_n_0\,
      S(0) => \bits_to_add_1_fu_338_p2_carry__6_i_4_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(31),
      I1 => \last_N_size_reg_777_reg_n_0_[31]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \bits_to_add_1_fu_338_p2_carry__6_i_1_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__6_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[30]\,
      I2 => sel0(30),
      O => \bits_to_add_1_fu_338_p2_carry__6_i_2_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__6_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[29]\,
      I2 => sel0(29),
      O => \bits_to_add_1_fu_338_p2_carry__6_i_3_n_0\
    );
\bits_to_add_1_fu_338_p2_carry__6_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"87"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[28]\,
      I2 => sel0(28),
      O => \bits_to_add_1_fu_338_p2_carry__6_i_4_n_0\
    );
bits_to_add_1_fu_338_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => sel0(3),
      I1 => \last_N_size_reg_777_reg_n_0_[3]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => bits_to_add_1_fu_338_p2_carry_i_1_n_0
    );
bits_to_add_1_fu_338_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(2),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(2),
      O => bits_to_add_1_fu_338_p2_carry_i_2_n_0
    );
bits_to_add_1_fu_338_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(1),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(1),
      O => bits_to_add_1_fu_338_p2_carry_i_3_n_0
    );
bits_to_add_1_fu_338_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(0),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(0),
      O => bits_to_add_1_fu_338_p2_carry_i_4_n_0
    );
\bits_to_add_1_reg_889[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => icmp_ln412_fu_272_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => add_ln421_reg_8780
    );
\bits_to_add_1_reg_889_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(0),
      Q => bits_to_add_1_reg_889(0),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(10),
      Q => bits_to_add_1_reg_889(10),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(11),
      Q => bits_to_add_1_reg_889(11),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(12),
      Q => bits_to_add_1_reg_889(12),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(13),
      Q => bits_to_add_1_reg_889(13),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(14),
      Q => bits_to_add_1_reg_889(14),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(15),
      Q => bits_to_add_1_reg_889(15),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(16),
      Q => bits_to_add_1_reg_889(16),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(17),
      Q => bits_to_add_1_reg_889(17),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(18),
      Q => bits_to_add_1_reg_889(18),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(19),
      Q => bits_to_add_1_reg_889(19),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(1),
      Q => bits_to_add_1_reg_889(1),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(20),
      Q => bits_to_add_1_reg_889(20),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(21),
      Q => bits_to_add_1_reg_889(21),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(22),
      Q => bits_to_add_1_reg_889(22),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(23),
      Q => bits_to_add_1_reg_889(23),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(24),
      Q => bits_to_add_1_reg_889(24),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(25),
      Q => bits_to_add_1_reg_889(25),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(26),
      Q => bits_to_add_1_reg_889(26),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(27),
      Q => bits_to_add_1_reg_889(27),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(28),
      Q => bits_to_add_1_reg_889(28),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(29),
      Q => bits_to_add_1_reg_889(29),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(2),
      Q => bits_to_add_1_reg_889(2),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(30),
      Q => bits_to_add_1_reg_889(30),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(31),
      Q => bits_to_add_1_reg_889(31),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(3),
      Q => bits_to_add_1_reg_889(3),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(4),
      Q => bits_to_add_1_reg_889(4),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(5),
      Q => bits_to_add_1_reg_889(5),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(6),
      Q => bits_to_add_1_reg_889(6),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(7),
      Q => bits_to_add_1_reg_889(7),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(8),
      Q => bits_to_add_1_reg_889(8),
      R => '0'
    );
\bits_to_add_1_reg_889_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => add_ln421_reg_8780,
      D => bits_to_add_1_fu_338_p20_out(9),
      Q => bits_to_add_1_reg_889(9),
      R => '0'
    );
bits_to_add_2_fu_316_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => bits_to_add_2_fu_316_p2_carry_n_0,
      CO(2) => bits_to_add_2_fu_316_p2_carry_n_1,
      CO(1) => bits_to_add_2_fu_316_p2_carry_n_2,
      CO(0) => bits_to_add_2_fu_316_p2_carry_n_3,
      CYINIT => '0',
      DI(3 downto 0) => sel0(6 downto 3),
      O(3 downto 1) => bits_to_add_2_fu_316_p2(6 downto 4),
      O(0) => NLW_bits_to_add_2_fu_316_p2_carry_O_UNCONNECTED(0),
      S(3) => bits_to_add_2_fu_316_p2_carry_i_1_n_0,
      S(2) => bits_to_add_2_fu_316_p2_carry_i_2_n_0,
      S(1) => bits_to_add_2_fu_316_p2_carry_i_3_n_0,
      S(0) => bits_to_add_2_fu_316_p2_carry_i_4_n_0
    );
\bits_to_add_2_fu_316_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => bits_to_add_2_fu_316_p2_carry_n_0,
      CO(3) => \bits_to_add_2_fu_316_p2_carry__0_n_0\,
      CO(2) => \bits_to_add_2_fu_316_p2_carry__0_n_1\,
      CO(1) => \bits_to_add_2_fu_316_p2_carry__0_n_2\,
      CO(0) => \bits_to_add_2_fu_316_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(10 downto 7),
      O(3 downto 0) => bits_to_add_2_fu_316_p2(10 downto 7),
      S(3) => \bits_to_add_2_fu_316_p2_carry__0_i_1_n_0\,
      S(2) => \bits_to_add_2_fu_316_p2_carry__0_i_2_n_0\,
      S(1) => \bits_to_add_2_fu_316_p2_carry__0_i_3_n_0\,
      S(0) => \bits_to_add_2_fu_316_p2_carry__0_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(7),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(10),
      O => \bits_to_add_2_fu_316_p2_carry__0_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(6),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(9),
      O => \bits_to_add_2_fu_316_p2_carry__0_i_2_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(5),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(8),
      O => \bits_to_add_2_fu_316_p2_carry__0_i_3_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(4),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(7),
      O => \bits_to_add_2_fu_316_p2_carry__0_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_2_fu_316_p2_carry__0_n_0\,
      CO(3) => \bits_to_add_2_fu_316_p2_carry__1_n_0\,
      CO(2) => \bits_to_add_2_fu_316_p2_carry__1_n_1\,
      CO(1) => \bits_to_add_2_fu_316_p2_carry__1_n_2\,
      CO(0) => \bits_to_add_2_fu_316_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(14 downto 11),
      O(3 downto 0) => bits_to_add_2_fu_316_p2(14 downto 11),
      S(3) => \bits_to_add_2_fu_316_p2_carry__1_i_1_n_0\,
      S(2) => \bits_to_add_2_fu_316_p2_carry__1_i_2_n_0\,
      S(1) => \bits_to_add_2_fu_316_p2_carry__1_i_3_n_0\,
      S(0) => \bits_to_add_2_fu_316_p2_carry__1_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(11),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(14),
      O => \bits_to_add_2_fu_316_p2_carry__1_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(10),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(13),
      O => \bits_to_add_2_fu_316_p2_carry__1_i_2_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(9),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(12),
      O => \bits_to_add_2_fu_316_p2_carry__1_i_3_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(8),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(11),
      O => \bits_to_add_2_fu_316_p2_carry__1_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_2_fu_316_p2_carry__1_n_0\,
      CO(3) => \bits_to_add_2_fu_316_p2_carry__2_n_0\,
      CO(2) => \bits_to_add_2_fu_316_p2_carry__2_n_1\,
      CO(1) => \bits_to_add_2_fu_316_p2_carry__2_n_2\,
      CO(0) => \bits_to_add_2_fu_316_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(18 downto 15),
      O(3 downto 0) => bits_to_add_2_fu_316_p2(18 downto 15),
      S(3) => \bits_to_add_2_fu_316_p2_carry__2_i_1_n_0\,
      S(2) => \bits_to_add_2_fu_316_p2_carry__2_i_2_n_0\,
      S(1) => \bits_to_add_2_fu_316_p2_carry__2_i_3_n_0\,
      S(0) => \bits_to_add_2_fu_316_p2_carry__2_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(15),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(18),
      O => \bits_to_add_2_fu_316_p2_carry__2_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(14),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(17),
      O => \bits_to_add_2_fu_316_p2_carry__2_i_2_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(13),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(16),
      O => \bits_to_add_2_fu_316_p2_carry__2_i_3_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(12),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(15),
      O => \bits_to_add_2_fu_316_p2_carry__2_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_2_fu_316_p2_carry__2_n_0\,
      CO(3) => \bits_to_add_2_fu_316_p2_carry__3_n_0\,
      CO(2) => \bits_to_add_2_fu_316_p2_carry__3_n_1\,
      CO(1) => \bits_to_add_2_fu_316_p2_carry__3_n_2\,
      CO(0) => \bits_to_add_2_fu_316_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(22 downto 19),
      O(3 downto 0) => bits_to_add_2_fu_316_p2(22 downto 19),
      S(3) => \bits_to_add_2_fu_316_p2_carry__3_i_1_n_0\,
      S(2) => \bits_to_add_2_fu_316_p2_carry__3_i_2_n_0\,
      S(1) => \bits_to_add_2_fu_316_p2_carry__3_i_3_n_0\,
      S(0) => \bits_to_add_2_fu_316_p2_carry__3_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__3_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(19),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(22),
      O => \bits_to_add_2_fu_316_p2_carry__3_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__3_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(18),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(21),
      O => \bits_to_add_2_fu_316_p2_carry__3_i_2_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__3_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(17),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(20),
      O => \bits_to_add_2_fu_316_p2_carry__3_i_3_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__3_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(16),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(19),
      O => \bits_to_add_2_fu_316_p2_carry__3_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_2_fu_316_p2_carry__3_n_0\,
      CO(3) => \bits_to_add_2_fu_316_p2_carry__4_n_0\,
      CO(2) => \bits_to_add_2_fu_316_p2_carry__4_n_1\,
      CO(1) => \bits_to_add_2_fu_316_p2_carry__4_n_2\,
      CO(0) => \bits_to_add_2_fu_316_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(26 downto 23),
      O(3 downto 0) => bits_to_add_2_fu_316_p2(26 downto 23),
      S(3) => \bits_to_add_2_fu_316_p2_carry__4_i_1_n_0\,
      S(2) => \bits_to_add_2_fu_316_p2_carry__4_i_2_n_0\,
      S(1) => \bits_to_add_2_fu_316_p2_carry__4_i_3_n_0\,
      S(0) => \bits_to_add_2_fu_316_p2_carry__4_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__4_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(23),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(26),
      O => \bits_to_add_2_fu_316_p2_carry__4_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__4_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(22),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(25),
      O => \bits_to_add_2_fu_316_p2_carry__4_i_2_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__4_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(21),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(24),
      O => \bits_to_add_2_fu_316_p2_carry__4_i_3_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__4_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(20),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(23),
      O => \bits_to_add_2_fu_316_p2_carry__4_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_2_fu_316_p2_carry__4_n_0\,
      CO(3) => \bits_to_add_2_fu_316_p2_carry__5_n_0\,
      CO(2) => \bits_to_add_2_fu_316_p2_carry__5_n_1\,
      CO(1) => \bits_to_add_2_fu_316_p2_carry__5_n_2\,
      CO(0) => \bits_to_add_2_fu_316_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(30 downto 27),
      O(3 downto 0) => bits_to_add_2_fu_316_p2(30 downto 27),
      S(3) => \bits_to_add_2_fu_316_p2_carry__5_i_1_n_0\,
      S(2) => \bits_to_add_2_fu_316_p2_carry__5_i_2_n_0\,
      S(1) => \bits_to_add_2_fu_316_p2_carry__5_i_3_n_0\,
      S(0) => \bits_to_add_2_fu_316_p2_carry__5_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__5_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(27),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(30),
      O => \bits_to_add_2_fu_316_p2_carry__5_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__5_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(26),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(29),
      O => \bits_to_add_2_fu_316_p2_carry__5_i_2_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__5_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(25),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(28),
      O => \bits_to_add_2_fu_316_p2_carry__5_i_3_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__5_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(24),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(27),
      O => \bits_to_add_2_fu_316_p2_carry__5_i_4_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \bits_to_add_2_fu_316_p2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_bits_to_add_2_fu_316_p2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_bits_to_add_2_fu_316_p2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => bits_to_add_2_fu_316_p2(31),
      S(3 downto 1) => B"000",
      S(0) => \bits_to_add_2_fu_316_p2_carry__6_i_1_n_0\
    );
\bits_to_add_2_fu_316_p2_carry__6_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(28),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(31),
      O => \bits_to_add_2_fu_316_p2_carry__6_i_1_n_0\
    );
bits_to_add_2_fu_316_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(3),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(6),
      O => bits_to_add_2_fu_316_p2_carry_i_1_n_0
    );
bits_to_add_2_fu_316_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => PTR_WIDTH_min_last_N_reg_782_reg(2),
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(5),
      O => bits_to_add_2_fu_316_p2_carry_i_2_n_0
    );
bits_to_add_2_fu_316_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_min_last_N_reg_782_reg(1),
      I2 => sel0(4),
      O => bits_to_add_2_fu_316_p2_carry_i_3_n_0
    );
bits_to_add_2_fu_316_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_min_last_N_reg_782_reg(0),
      I2 => sel0(3),
      O => bits_to_add_2_fu_316_p2_carry_i_4_n_0
    );
\bits_to_add_2_reg_873[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(0),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(0),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(0),
      O => sel0(0)
    );
\bits_to_add_2_reg_873[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(1),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(1),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(1),
      O => sel0(1)
    );
\bits_to_add_2_reg_873[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(2),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(2),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(2),
      O => sel0(2)
    );
\bits_to_add_2_reg_873[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => icmp_ln412_fu_272_p2,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => bits_to_add_2_reg_8730
    );
\bits_to_add_2_reg_873[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0404040404FF0404"
    )
        port map (
      I0 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => strm_full_n,
      I3 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => out_mat_data_empty_n,
      O => \bits_to_add_2_reg_873[31]_i_2_n_0\
    );
\bits_to_add_2_reg_873[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2D"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => PTR_WIDTH_min_last_N_reg_782_reg(0),
      I2 => sel0(3),
      O => bits_to_add_2_fu_316_p2(3)
    );
\bits_to_add_2_reg_873_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => sel0(0),
      Q => bits_to_add_2_reg_873(0),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(10),
      Q => bits_to_add_2_reg_873(10),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(11),
      Q => bits_to_add_2_reg_873(11),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(12),
      Q => bits_to_add_2_reg_873(12),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(13),
      Q => bits_to_add_2_reg_873(13),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(14),
      Q => bits_to_add_2_reg_873(14),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(15),
      Q => bits_to_add_2_reg_873(15),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(16),
      Q => bits_to_add_2_reg_873(16),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(17),
      Q => bits_to_add_2_reg_873(17),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(18),
      Q => bits_to_add_2_reg_873(18),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(19),
      Q => bits_to_add_2_reg_873(19),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => sel0(1),
      Q => bits_to_add_2_reg_873(1),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(20),
      Q => bits_to_add_2_reg_873(20),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(21),
      Q => bits_to_add_2_reg_873(21),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(22),
      Q => bits_to_add_2_reg_873(22),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(23),
      Q => bits_to_add_2_reg_873(23),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(24),
      Q => bits_to_add_2_reg_873(24),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(25),
      Q => bits_to_add_2_reg_873(25),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(26),
      Q => bits_to_add_2_reg_873(26),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(27),
      Q => bits_to_add_2_reg_873(27),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(28),
      Q => bits_to_add_2_reg_873(28),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(29),
      Q => bits_to_add_2_reg_873(29),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => sel0(2),
      Q => bits_to_add_2_reg_873(2),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(30),
      Q => bits_to_add_2_reg_873(30),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(31),
      Q => bits_to_add_2_reg_873(31),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(3),
      Q => bits_to_add_2_reg_873(3),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(4),
      Q => bits_to_add_2_reg_873(4),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(5),
      Q => bits_to_add_2_reg_873(5),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(6),
      Q => bits_to_add_2_reg_873(6),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(7),
      Q => bits_to_add_2_reg_873(7),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(8),
      Q => bits_to_add_2_reg_873(8),
      R => '0'
    );
\bits_to_add_2_reg_873_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => bits_to_add_2_fu_316_p2(9),
      Q => bits_to_add_2_reg_873(9),
      R => '0'
    );
\bits_to_add_fu_102[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(0),
      I4 => bits_to_add_1_reg_889(0),
      O => \bits_to_add_fu_102[0]_i_1_n_0\
    );
\bits_to_add_fu_102[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(10),
      I4 => bits_to_add_1_reg_889(10),
      O => \bits_to_add_fu_102[10]_i_1_n_0\
    );
\bits_to_add_fu_102[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(11),
      I4 => bits_to_add_1_reg_889(11),
      O => \bits_to_add_fu_102[11]_i_1_n_0\
    );
\bits_to_add_fu_102[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(12),
      I4 => bits_to_add_1_reg_889(12),
      O => \bits_to_add_fu_102[12]_i_1_n_0\
    );
\bits_to_add_fu_102[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(13),
      I4 => bits_to_add_1_reg_889(13),
      O => \bits_to_add_fu_102[13]_i_1_n_0\
    );
\bits_to_add_fu_102[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(14),
      I4 => bits_to_add_1_reg_889(14),
      O => \bits_to_add_fu_102[14]_i_1_n_0\
    );
\bits_to_add_fu_102[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(15),
      I4 => bits_to_add_1_reg_889(15),
      O => \bits_to_add_fu_102[15]_i_1_n_0\
    );
\bits_to_add_fu_102[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(16),
      I4 => bits_to_add_1_reg_889(16),
      O => \bits_to_add_fu_102[16]_i_1_n_0\
    );
\bits_to_add_fu_102[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(17),
      I4 => bits_to_add_1_reg_889(17),
      O => \bits_to_add_fu_102[17]_i_1_n_0\
    );
\bits_to_add_fu_102[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(18),
      I4 => bits_to_add_1_reg_889(18),
      O => \bits_to_add_fu_102[18]_i_1_n_0\
    );
\bits_to_add_fu_102[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(19),
      I4 => bits_to_add_1_reg_889(19),
      O => \bits_to_add_fu_102[19]_i_1_n_0\
    );
\bits_to_add_fu_102[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(1),
      I4 => bits_to_add_1_reg_889(1),
      O => \bits_to_add_fu_102[1]_i_1_n_0\
    );
\bits_to_add_fu_102[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(20),
      I4 => bits_to_add_1_reg_889(20),
      O => \bits_to_add_fu_102[20]_i_1_n_0\
    );
\bits_to_add_fu_102[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(21),
      I4 => bits_to_add_1_reg_889(21),
      O => \bits_to_add_fu_102[21]_i_1_n_0\
    );
\bits_to_add_fu_102[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(22),
      I4 => bits_to_add_1_reg_889(22),
      O => \bits_to_add_fu_102[22]_i_1_n_0\
    );
\bits_to_add_fu_102[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(23),
      I4 => bits_to_add_1_reg_889(23),
      O => \bits_to_add_fu_102[23]_i_1_n_0\
    );
\bits_to_add_fu_102[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(24),
      I4 => bits_to_add_1_reg_889(24),
      O => \bits_to_add_fu_102[24]_i_1_n_0\
    );
\bits_to_add_fu_102[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(25),
      I4 => bits_to_add_1_reg_889(25),
      O => \bits_to_add_fu_102[25]_i_1_n_0\
    );
\bits_to_add_fu_102[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(26),
      I4 => bits_to_add_1_reg_889(26),
      O => \bits_to_add_fu_102[26]_i_1_n_0\
    );
\bits_to_add_fu_102[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(27),
      I4 => bits_to_add_1_reg_889(27),
      O => \bits_to_add_fu_102[27]_i_1_n_0\
    );
\bits_to_add_fu_102[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(28),
      I4 => bits_to_add_1_reg_889(28),
      O => \bits_to_add_fu_102[28]_i_1_n_0\
    );
\bits_to_add_fu_102[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(29),
      I4 => bits_to_add_1_reg_889(29),
      O => \bits_to_add_fu_102[29]_i_1_n_0\
    );
\bits_to_add_fu_102[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(2),
      I4 => bits_to_add_1_reg_889(2),
      O => \bits_to_add_fu_102[2]_i_1_n_0\
    );
\bits_to_add_fu_102[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(30),
      I4 => bits_to_add_1_reg_889(30),
      O => \bits_to_add_fu_102[30]_i_1_n_0\
    );
\bits_to_add_fu_102[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln390_reg_773,
      I1 => ap_CS_fsm_state10,
      O => ap_NS_fsm1
    );
\bits_to_add_fu_102[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C8C8C8C8C800C8C8"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => strm_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      O => \bits_to_add_fu_102[31]_i_2_n_0\
    );
\bits_to_add_fu_102[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(31),
      I4 => bits_to_add_1_reg_889(31),
      O => \bits_to_add_fu_102[31]_i_3_n_0\
    );
\bits_to_add_fu_102[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(3),
      I4 => bits_to_add_1_reg_889(3),
      O => \bits_to_add_fu_102[3]_i_1_n_0\
    );
\bits_to_add_fu_102[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(4),
      I4 => bits_to_add_1_reg_889(4),
      O => \bits_to_add_fu_102[4]_i_1_n_0\
    );
\bits_to_add_fu_102[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(5),
      I4 => bits_to_add_1_reg_889(5),
      O => \bits_to_add_fu_102[5]_i_1_n_0\
    );
\bits_to_add_fu_102[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(6),
      I4 => bits_to_add_1_reg_889(6),
      O => \bits_to_add_fu_102[6]_i_1_n_0\
    );
\bits_to_add_fu_102[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(7),
      I4 => bits_to_add_1_reg_889(7),
      O => \bits_to_add_fu_102[7]_i_1_n_0\
    );
\bits_to_add_fu_102[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(8),
      I4 => bits_to_add_1_reg_889(8),
      O => \bits_to_add_fu_102[8]_i_1_n_0\
    );
\bits_to_add_fu_102[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF20DF00"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_2_reg_873(9),
      I4 => bits_to_add_1_reg_889(9),
      O => \bits_to_add_fu_102[9]_i_1_n_0\
    );
\bits_to_add_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[0]_i_1_n_0\,
      Q => bits_to_add_fu_102(0),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[10]_i_1_n_0\,
      Q => bits_to_add_fu_102(10),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[11]_i_1_n_0\,
      Q => bits_to_add_fu_102(11),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[12]_i_1_n_0\,
      Q => bits_to_add_fu_102(12),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[13]_i_1_n_0\,
      Q => bits_to_add_fu_102(13),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[14]_i_1_n_0\,
      Q => bits_to_add_fu_102(14),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[15]_i_1_n_0\,
      Q => bits_to_add_fu_102(15),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[16]_i_1_n_0\,
      Q => bits_to_add_fu_102(16),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[17]_i_1_n_0\,
      Q => bits_to_add_fu_102(17),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[18]_i_1_n_0\,
      Q => bits_to_add_fu_102(18),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[19]_i_1_n_0\,
      Q => bits_to_add_fu_102(19),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[1]_i_1_n_0\,
      Q => bits_to_add_fu_102(1),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[20]_i_1_n_0\,
      Q => bits_to_add_fu_102(20),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[21]_i_1_n_0\,
      Q => bits_to_add_fu_102(21),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[22]_i_1_n_0\,
      Q => bits_to_add_fu_102(22),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[23]_i_1_n_0\,
      Q => bits_to_add_fu_102(23),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[24]_i_1_n_0\,
      Q => bits_to_add_fu_102(24),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[25]_i_1_n_0\,
      Q => bits_to_add_fu_102(25),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[26]_i_1_n_0\,
      Q => bits_to_add_fu_102(26),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[27]_i_1_n_0\,
      Q => bits_to_add_fu_102(27),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[28]_i_1_n_0\,
      Q => bits_to_add_fu_102(28),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[29]_i_1_n_0\,
      Q => bits_to_add_fu_102(29),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[2]_i_1_n_0\,
      Q => bits_to_add_fu_102(2),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[30]_i_1_n_0\,
      Q => bits_to_add_fu_102(30),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[31]_i_3_n_0\,
      Q => bits_to_add_fu_102(31),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[3]_i_1_n_0\,
      Q => bits_to_add_fu_102(3),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[4]_i_1_n_0\,
      Q => bits_to_add_fu_102(4),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[5]_i_1_n_0\,
      Q => bits_to_add_fu_102(5),
      S => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[6]_i_1_n_0\,
      Q => bits_to_add_fu_102(6),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[7]_i_1_n_0\,
      Q => bits_to_add_fu_102(7),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[8]_i_1_n_0\,
      Q => bits_to_add_fu_102(8),
      R => ap_NS_fsm1
    );
\bits_to_add_fu_102_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bits_to_add_fu_102[31]_i_2_n_0\,
      D => \bits_to_add_fu_102[9]_i_1_n_0\,
      Q => bits_to_add_fu_102(9),
      R => ap_NS_fsm1
    );
\bits_to_add_load_1_reg_833[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(10),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(10),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(10),
      O => sel0(10)
    );
\bits_to_add_load_1_reg_833[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(11),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(11),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(11),
      O => sel0(11)
    );
\bits_to_add_load_1_reg_833[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(12),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(12),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(12),
      O => sel0(12)
    );
\bits_to_add_load_1_reg_833[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(13),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(13),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(13),
      O => sel0(13)
    );
\bits_to_add_load_1_reg_833[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(14),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(14),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(14),
      O => sel0(14)
    );
\bits_to_add_load_1_reg_833[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(15),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(15),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(15),
      O => sel0(15)
    );
\bits_to_add_load_1_reg_833[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(16),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(16),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(16),
      O => sel0(16)
    );
\bits_to_add_load_1_reg_833[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(17),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(17),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(17),
      O => sel0(17)
    );
\bits_to_add_load_1_reg_833[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(18),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(18),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(18),
      O => sel0(18)
    );
\bits_to_add_load_1_reg_833[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(19),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(19),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(19),
      O => sel0(19)
    );
\bits_to_add_load_1_reg_833[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(20),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(20),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(20),
      O => sel0(20)
    );
\bits_to_add_load_1_reg_833[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(21),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(21),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(21),
      O => sel0(21)
    );
\bits_to_add_load_1_reg_833[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(22),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(22),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(22),
      O => sel0(22)
    );
\bits_to_add_load_1_reg_833[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(23),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(23),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(23),
      O => sel0(23)
    );
\bits_to_add_load_1_reg_833[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(24),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(24),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(24),
      O => sel0(24)
    );
\bits_to_add_load_1_reg_833[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(25),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(25),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(25),
      O => sel0(25)
    );
\bits_to_add_load_1_reg_833[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(26),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(26),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(26),
      O => sel0(26)
    );
\bits_to_add_load_1_reg_833[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(27),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(27),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(27),
      O => sel0(27)
    );
\bits_to_add_load_1_reg_833[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(28),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(28),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(28),
      O => sel0(28)
    );
\bits_to_add_load_1_reg_833[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(29),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(29),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(29),
      O => sel0(29)
    );
\bits_to_add_load_1_reg_833[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(30),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(30),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(30),
      O => sel0(30)
    );
\bits_to_add_load_1_reg_833[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1_reg_n_0,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => icmp_ln390_1_reg_817,
      O => bits_to_add_load_1_reg_8330
    );
\bits_to_add_load_1_reg_833[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(31),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(31),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(31),
      O => sel0(31)
    );
\bits_to_add_load_1_reg_833[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(3),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(3),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(3),
      O => sel0(3)
    );
\bits_to_add_load_1_reg_833[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(4),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(4),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(4),
      O => sel0(4)
    );
\bits_to_add_load_1_reg_833[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(5),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(5),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(5),
      O => sel0(5)
    );
\bits_to_add_load_1_reg_833[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(6),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(6),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(6),
      O => sel0(6)
    );
\bits_to_add_load_1_reg_833[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(7),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(7),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(7),
      O => sel0(7)
    );
\bits_to_add_load_1_reg_833[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(8),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(8),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(8),
      O => sel0(8)
    );
\bits_to_add_load_1_reg_833[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(9),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(9),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(9),
      O => sel0(9)
    );
\bits_to_add_load_1_reg_833_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(0),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(10),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[10]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(11),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[11]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(12),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[12]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(13),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[13]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(14),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[14]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(15),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[15]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(16),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[16]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(17),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[17]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(18),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[18]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(19),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[19]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(1),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[1]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(20),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[20]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(21),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[21]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(22),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[22]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(23),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[23]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(24),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[24]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(25),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[25]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(26),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[26]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(27),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[27]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(28),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[28]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(29),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[29]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(2),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[2]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(30),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[30]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(31),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[31]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(3),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[3]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(4),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[4]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(5),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[5]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(6),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[6]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(7),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[7]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(8),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[8]\,
      R => '0'
    );
\bits_to_add_load_1_reg_833_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_load_1_reg_8330,
      D => sel0(9),
      Q => \bits_to_add_load_1_reg_833_reg_n_0_[9]\,
      R => '0'
    );
\clk_cnt_reg_148[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => ap_CS_fsm_state10,
      I1 => icmp_ln390_reg_773,
      I2 => clk_cnt_reg_1480,
      I3 => \icmp_ln398_fu_235_p2_carry__1_n_1\,
      O => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry_n_7\,
      Q => clk_cnt_reg_148_reg(0),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__1_n_5\,
      Q => clk_cnt_reg_148_reg(10),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__1_n_4\,
      Q => clk_cnt_reg_148_reg(11),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__2_n_7\,
      Q => clk_cnt_reg_148_reg(12),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__2_n_6\,
      Q => clk_cnt_reg_148_reg(13),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__2_n_5\,
      Q => clk_cnt_reg_148_reg(14),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__2_n_4\,
      Q => clk_cnt_reg_148_reg(15),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__3_n_7\,
      Q => clk_cnt_reg_148_reg(16),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__3_n_6\,
      Q => clk_cnt_reg_148_reg(17),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__3_n_5\,
      Q => clk_cnt_reg_148_reg(18),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__3_n_4\,
      Q => clk_cnt_reg_148_reg(19),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry_n_6\,
      Q => clk_cnt_reg_148_reg(1),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__4_n_7\,
      Q => clk_cnt_reg_148_reg(20),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__4_n_6\,
      Q => clk_cnt_reg_148_reg(21),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__4_n_5\,
      Q => clk_cnt_reg_148_reg(22),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__4_n_4\,
      Q => clk_cnt_reg_148_reg(23),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__5_n_7\,
      Q => clk_cnt_reg_148_reg(24),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__5_n_6\,
      Q => clk_cnt_reg_148_reg(25),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__5_n_5\,
      Q => clk_cnt_reg_148_reg(26),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__5_n_4\,
      Q => clk_cnt_reg_148_reg(27),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__6_n_7\,
      Q => clk_cnt_reg_148_reg(28),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__6_n_6\,
      Q => clk_cnt_reg_148_reg(29),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry_n_5\,
      Q => clk_cnt_reg_148_reg(2),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__6_n_5\,
      Q => clk_cnt_reg_148_reg(30),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__6_n_4\,
      Q => clk_cnt_reg_148_reg(31),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry_n_4\,
      Q => clk_cnt_reg_148_reg(3),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__0_n_7\,
      Q => clk_cnt_reg_148_reg(4),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__0_n_6\,
      Q => clk_cnt_reg_148_reg(5),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__0_n_5\,
      Q => clk_cnt_reg_148_reg(6),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__0_n_4\,
      Q => clk_cnt_reg_148_reg(7),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__1_n_7\,
      Q => clk_cnt_reg_148_reg(8),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\clk_cnt_reg_148_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i___60_carry__1_n_6\,
      Q => clk_cnt_reg_148_reg(9),
      R => \clk_cnt_reg_148[0]_i_1_n_0\
    );
\cols_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(0),
      Q => \^cols_reg_751_reg[28]_0\(0),
      R => '0'
    );
\cols_reg_751_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(10),
      Q => \^cols_reg_751_reg[28]_0\(10),
      R => '0'
    );
\cols_reg_751_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(11),
      Q => \^cols_reg_751_reg[28]_0\(11),
      R => '0'
    );
\cols_reg_751_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(12),
      Q => \^cols_reg_751_reg[28]_0\(12),
      R => '0'
    );
\cols_reg_751_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(13),
      Q => \^cols_reg_751_reg[28]_0\(13),
      R => '0'
    );
\cols_reg_751_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(14),
      Q => \^cols_reg_751_reg[28]_0\(14),
      R => '0'
    );
\cols_reg_751_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(15),
      Q => \^cols_reg_751_reg[28]_0\(15),
      R => '0'
    );
\cols_reg_751_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(16),
      Q => \^cols_reg_751_reg[28]_0\(16),
      R => '0'
    );
\cols_reg_751_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(17),
      Q => \^cols_reg_751_reg[28]_0\(17),
      R => '0'
    );
\cols_reg_751_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(18),
      Q => \^cols_reg_751_reg[28]_0\(18),
      R => '0'
    );
\cols_reg_751_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(19),
      Q => \^cols_reg_751_reg[28]_0\(19),
      R => '0'
    );
\cols_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(1),
      Q => \^cols_reg_751_reg[28]_0\(1),
      R => '0'
    );
\cols_reg_751_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(20),
      Q => \^cols_reg_751_reg[28]_0\(20),
      R => '0'
    );
\cols_reg_751_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(21),
      Q => \^cols_reg_751_reg[28]_0\(21),
      R => '0'
    );
\cols_reg_751_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(22),
      Q => \^cols_reg_751_reg[28]_0\(22),
      R => '0'
    );
\cols_reg_751_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(23),
      Q => \^cols_reg_751_reg[28]_0\(23),
      R => '0'
    );
\cols_reg_751_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(24),
      Q => \^cols_reg_751_reg[28]_0\(24),
      R => '0'
    );
\cols_reg_751_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(25),
      Q => \^cols_reg_751_reg[28]_0\(25),
      R => '0'
    );
\cols_reg_751_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(26),
      Q => \^cols_reg_751_reg[28]_0\(26),
      R => '0'
    );
\cols_reg_751_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(27),
      Q => \^cols_reg_751_reg[28]_0\(27),
      R => '0'
    );
\cols_reg_751_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(28),
      Q => \^cols_reg_751_reg[28]_0\(28),
      R => '0'
    );
\cols_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(2),
      Q => \^cols_reg_751_reg[28]_0\(2),
      R => '0'
    );
\cols_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(3),
      Q => \^cols_reg_751_reg[28]_0\(3),
      R => '0'
    );
\cols_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(4),
      Q => \^cols_reg_751_reg[28]_0\(4),
      R => '0'
    );
\cols_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(5),
      Q => \^cols_reg_751_reg[28]_0\(5),
      R => '0'
    );
\cols_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(6),
      Q => \^cols_reg_751_reg[28]_0\(6),
      R => '0'
    );
\cols_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(7),
      Q => \^cols_reg_751_reg[28]_0\(7),
      R => '0'
    );
\cols_reg_751_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(8),
      Q => \^cols_reg_751_reg[28]_0\(8),
      R => '0'
    );
\cols_reg_751_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => \cols_reg_751_reg[28]_1\(9),
      Q => \^cols_reg_751_reg[28]_0\(9),
      R => '0'
    );
\i_/i_/i___60_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i___60_carry_n_0\,
      CO(2) => \i_/i_/i___60_carry_n_1\,
      CO(1) => \i_/i_/i___60_carry_n_2\,
      CO(0) => \i_/i_/i___60_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_/i_/i___60_carry_n_4\,
      O(2) => \i_/i_/i___60_carry_n_5\,
      O(1) => \i_/i_/i___60_carry_n_6\,
      O(0) => \i_/i_/i___60_carry_n_7\,
      S(3 downto 1) => clk_cnt_reg_148_reg(3 downto 1),
      S(0) => \i___60_carry_i_1_n_0\
    );
\i_/i_/i___60_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry_n_0\,
      CO(3) => \i_/i_/i___60_carry__0_n_0\,
      CO(2) => \i_/i_/i___60_carry__0_n_1\,
      CO(1) => \i_/i_/i___60_carry__0_n_2\,
      CO(0) => \i_/i_/i___60_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__0_n_4\,
      O(2) => \i_/i_/i___60_carry__0_n_5\,
      O(1) => \i_/i_/i___60_carry__0_n_6\,
      O(0) => \i_/i_/i___60_carry__0_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(7 downto 4)
    );
\i_/i_/i___60_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry__0_n_0\,
      CO(3) => \i_/i_/i___60_carry__1_n_0\,
      CO(2) => \i_/i_/i___60_carry__1_n_1\,
      CO(1) => \i_/i_/i___60_carry__1_n_2\,
      CO(0) => \i_/i_/i___60_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__1_n_4\,
      O(2) => \i_/i_/i___60_carry__1_n_5\,
      O(1) => \i_/i_/i___60_carry__1_n_6\,
      O(0) => \i_/i_/i___60_carry__1_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(11 downto 8)
    );
\i_/i_/i___60_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry__1_n_0\,
      CO(3) => \i_/i_/i___60_carry__2_n_0\,
      CO(2) => \i_/i_/i___60_carry__2_n_1\,
      CO(1) => \i_/i_/i___60_carry__2_n_2\,
      CO(0) => \i_/i_/i___60_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__2_n_4\,
      O(2) => \i_/i_/i___60_carry__2_n_5\,
      O(1) => \i_/i_/i___60_carry__2_n_6\,
      O(0) => \i_/i_/i___60_carry__2_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(15 downto 12)
    );
\i_/i_/i___60_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry__2_n_0\,
      CO(3) => \i_/i_/i___60_carry__3_n_0\,
      CO(2) => \i_/i_/i___60_carry__3_n_1\,
      CO(1) => \i_/i_/i___60_carry__3_n_2\,
      CO(0) => \i_/i_/i___60_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__3_n_4\,
      O(2) => \i_/i_/i___60_carry__3_n_5\,
      O(1) => \i_/i_/i___60_carry__3_n_6\,
      O(0) => \i_/i_/i___60_carry__3_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(19 downto 16)
    );
\i_/i_/i___60_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry__3_n_0\,
      CO(3) => \i_/i_/i___60_carry__4_n_0\,
      CO(2) => \i_/i_/i___60_carry__4_n_1\,
      CO(1) => \i_/i_/i___60_carry__4_n_2\,
      CO(0) => \i_/i_/i___60_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__4_n_4\,
      O(2) => \i_/i_/i___60_carry__4_n_5\,
      O(1) => \i_/i_/i___60_carry__4_n_6\,
      O(0) => \i_/i_/i___60_carry__4_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(23 downto 20)
    );
\i_/i_/i___60_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry__4_n_0\,
      CO(3) => \i_/i_/i___60_carry__5_n_0\,
      CO(2) => \i_/i_/i___60_carry__5_n_1\,
      CO(1) => \i_/i_/i___60_carry__5_n_2\,
      CO(0) => \i_/i_/i___60_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__5_n_4\,
      O(2) => \i_/i_/i___60_carry__5_n_5\,
      O(1) => \i_/i_/i___60_carry__5_n_6\,
      O(0) => \i_/i_/i___60_carry__5_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(27 downto 24)
    );
\i_/i_/i___60_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i___60_carry__5_n_0\,
      CO(3) => \NLW_i_/i_/i___60_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \i_/i_/i___60_carry__6_n_1\,
      CO(1) => \i_/i_/i___60_carry__6_n_2\,
      CO(0) => \i_/i_/i___60_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i___60_carry__6_n_4\,
      O(2) => \i_/i_/i___60_carry__6_n_5\,
      O(1) => \i_/i_/i___60_carry__6_n_6\,
      O(0) => \i_/i_/i___60_carry__6_n_7\,
      S(3 downto 0) => clk_cnt_reg_148_reg(31 downto 28)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_/i_/i__carry_n_0\,
      CO(2) => \i_/i_/i__carry_n_1\,
      CO(1) => \i_/i_/i__carry_n_2\,
      CO(0) => \i_/i_/i__carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \i_/i_/i__carry_n_4\,
      O(2) => \i_/i_/i__carry_n_5\,
      O(1) => \i_/i_/i__carry_n_6\,
      O(0) => \i_/i_/i__carry_n_7\,
      S(3 downto 1) => i_reg_137_reg(3 downto 1),
      S(0) => \i__carry_i_1__0_n_0\
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CO(3) => \i_/i_/i__carry__0_n_0\,
      CO(2) => \i_/i_/i__carry__0_n_1\,
      CO(1) => \i_/i_/i__carry__0_n_2\,
      CO(0) => \i_/i_/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__0_n_4\,
      O(2) => \i_/i_/i__carry__0_n_5\,
      O(1) => \i_/i_/i__carry__0_n_6\,
      O(0) => \i_/i_/i__carry__0_n_7\,
      S(3 downto 0) => i_reg_137_reg(7 downto 4)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CO(3) => \i_/i_/i__carry__1_n_0\,
      CO(2) => \i_/i_/i__carry__1_n_1\,
      CO(1) => \i_/i_/i__carry__1_n_2\,
      CO(0) => \i_/i_/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__1_n_4\,
      O(2) => \i_/i_/i__carry__1_n_5\,
      O(1) => \i_/i_/i__carry__1_n_6\,
      O(0) => \i_/i_/i__carry__1_n_7\,
      S(3 downto 0) => i_reg_137_reg(11 downto 8)
    );
\i_/i_/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__1_n_0\,
      CO(3) => \i_/i_/i__carry__2_n_0\,
      CO(2) => \i_/i_/i__carry__2_n_1\,
      CO(1) => \i_/i_/i__carry__2_n_2\,
      CO(0) => \i_/i_/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__2_n_4\,
      O(2) => \i_/i_/i__carry__2_n_5\,
      O(1) => \i_/i_/i__carry__2_n_6\,
      O(0) => \i_/i_/i__carry__2_n_7\,
      S(3 downto 0) => i_reg_137_reg(15 downto 12)
    );
\i_/i_/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__2_n_0\,
      CO(3) => \i_/i_/i__carry__3_n_0\,
      CO(2) => \i_/i_/i__carry__3_n_1\,
      CO(1) => \i_/i_/i__carry__3_n_2\,
      CO(0) => \i_/i_/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__3_n_4\,
      O(2) => \i_/i_/i__carry__3_n_5\,
      O(1) => \i_/i_/i__carry__3_n_6\,
      O(0) => \i_/i_/i__carry__3_n_7\,
      S(3 downto 0) => i_reg_137_reg(19 downto 16)
    );
\i_/i_/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__3_n_0\,
      CO(3) => \i_/i_/i__carry__4_n_0\,
      CO(2) => \i_/i_/i__carry__4_n_1\,
      CO(1) => \i_/i_/i__carry__4_n_2\,
      CO(0) => \i_/i_/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__4_n_4\,
      O(2) => \i_/i_/i__carry__4_n_5\,
      O(1) => \i_/i_/i__carry__4_n_6\,
      O(0) => \i_/i_/i__carry__4_n_7\,
      S(3 downto 0) => i_reg_137_reg(23 downto 20)
    );
\i_/i_/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__4_n_0\,
      CO(3) => \i_/i_/i__carry__5_n_0\,
      CO(2) => \i_/i_/i__carry__5_n_1\,
      CO(1) => \i_/i_/i__carry__5_n_2\,
      CO(0) => \i_/i_/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \i_/i_/i__carry__5_n_4\,
      O(2) => \i_/i_/i__carry__5_n_5\,
      O(1) => \i_/i_/i__carry__5_n_6\,
      O(0) => \i_/i_/i__carry__5_n_7\,
      S(3 downto 0) => i_reg_137_reg(27 downto 24)
    );
\i_/i_/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_/i_/i__carry__5_n_0\,
      CO(3 downto 2) => \NLW_i_/i_/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_/i_/i__carry__6_n_2\,
      CO(0) => \i_/i_/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_/i_/i__carry__6_O_UNCONNECTED\(3),
      O(2) => \i_/i_/i__carry__6_n_5\,
      O(1) => \i_/i_/i__carry__6_n_6\,
      O(0) => \i_/i_/i__carry__6_n_7\,
      S(3) => '0',
      S(2 downto 0) => i_reg_137_reg(30 downto 28)
    );
\i___60_carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(0),
      O => \i___60_carry_i_1_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_reg_137_reg(0),
      O => \i__carry_i_1__0_n_0\
    );
\i_reg_137[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter0,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => ap_condition_pp0_exit_iter0_state11,
      O => clk_cnt_reg_1480
    );
\i_reg_137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry_n_7\,
      Q => i_reg_137_reg(0),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__1_n_5\,
      Q => i_reg_137_reg(10),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__1_n_4\,
      Q => i_reg_137_reg(11),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__2_n_7\,
      Q => i_reg_137_reg(12),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__2_n_6\,
      Q => i_reg_137_reg(13),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__2_n_5\,
      Q => i_reg_137_reg(14),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__2_n_4\,
      Q => i_reg_137_reg(15),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__3_n_7\,
      Q => i_reg_137_reg(16),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__3_n_6\,
      Q => i_reg_137_reg(17),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__3_n_5\,
      Q => i_reg_137_reg(18),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__3_n_4\,
      Q => i_reg_137_reg(19),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry_n_6\,
      Q => i_reg_137_reg(1),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__4_n_7\,
      Q => i_reg_137_reg(20),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__4_n_6\,
      Q => i_reg_137_reg(21),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__4_n_5\,
      Q => i_reg_137_reg(22),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__4_n_4\,
      Q => i_reg_137_reg(23),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__5_n_7\,
      Q => i_reg_137_reg(24),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__5_n_6\,
      Q => i_reg_137_reg(25),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__5_n_5\,
      Q => i_reg_137_reg(26),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__5_n_4\,
      Q => i_reg_137_reg(27),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__6_n_7\,
      Q => i_reg_137_reg(28),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__6_n_6\,
      Q => i_reg_137_reg(29),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry_n_5\,
      Q => i_reg_137_reg(2),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__6_n_5\,
      Q => i_reg_137_reg(30),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry_n_4\,
      Q => i_reg_137_reg(3),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__0_n_7\,
      Q => i_reg_137_reg(4),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__0_n_6\,
      Q => i_reg_137_reg(5),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__0_n_5\,
      Q => i_reg_137_reg(6),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__0_n_4\,
      Q => i_reg_137_reg(7),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__1_n_7\,
      Q => i_reg_137_reg(8),
      R => ap_NS_fsm1
    );
\i_reg_137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => clk_cnt_reg_1480,
      D => \i_/i_/i__carry__1_n_6\,
      Q => i_reg_137_reg(9),
      R => ap_NS_fsm1
    );
icmp_ln390_1_fu_230_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln390_1_fu_230_p2_carry_n_0,
      CO(2) => icmp_ln390_1_fu_230_p2_carry_n_1,
      CO(1) => icmp_ln390_1_fu_230_p2_carry_n_2,
      CO(0) => icmp_ln390_1_fu_230_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln390_1_fu_230_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln390_1_fu_230_p2_carry_i_1_n_0,
      S(2) => icmp_ln390_1_fu_230_p2_carry_i_2_n_0,
      S(1) => icmp_ln390_1_fu_230_p2_carry_i_3_n_0,
      S(0) => icmp_ln390_1_fu_230_p2_carry_i_4_n_0
    );
\icmp_ln390_1_fu_230_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln390_1_fu_230_p2_carry_n_0,
      CO(3) => \icmp_ln390_1_fu_230_p2_carry__0_n_0\,
      CO(2) => \icmp_ln390_1_fu_230_p2_carry__0_n_1\,
      CO(1) => \icmp_ln390_1_fu_230_p2_carry__0_n_2\,
      CO(0) => \icmp_ln390_1_fu_230_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln390_1_fu_230_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(23),
      I1 => i_reg_137_reg(23),
      I2 => loop_count_reg_767(21),
      I3 => i_reg_137_reg(21),
      I4 => i_reg_137_reg(22),
      I5 => loop_count_reg_767(22),
      O => \icmp_ln390_1_fu_230_p2_carry__0_i_1_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(20),
      I1 => i_reg_137_reg(20),
      I2 => loop_count_reg_767(18),
      I3 => i_reg_137_reg(18),
      I4 => i_reg_137_reg(19),
      I5 => loop_count_reg_767(19),
      O => \icmp_ln390_1_fu_230_p2_carry__0_i_2_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(17),
      I1 => i_reg_137_reg(17),
      I2 => loop_count_reg_767(15),
      I3 => i_reg_137_reg(15),
      I4 => i_reg_137_reg(16),
      I5 => loop_count_reg_767(16),
      O => \icmp_ln390_1_fu_230_p2_carry__0_i_3_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(14),
      I1 => i_reg_137_reg(14),
      I2 => loop_count_reg_767(12),
      I3 => i_reg_137_reg(12),
      I4 => i_reg_137_reg(13),
      I5 => loop_count_reg_767(13),
      O => \icmp_ln390_1_fu_230_p2_carry__0_i_4_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln390_1_fu_230_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln390_1_fu_230_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => ap_condition_pp0_exit_iter0_state11,
      CO(1) => \icmp_ln390_1_fu_230_p2_carry__1_n_2\,
      CO(0) => \icmp_ln390_1_fu_230_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln390_1_fu_230_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0\,
      S(1) => \icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0\,
      S(0) => \icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__1_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"41"
    )
        port map (
      I0 => loop_count_reg_767(31),
      I1 => i_reg_137_reg(30),
      I2 => loop_count_reg_767(30),
      O => \icmp_ln390_1_fu_230_p2_carry__1_i_1_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(29),
      I1 => i_reg_137_reg(29),
      I2 => loop_count_reg_767(27),
      I3 => i_reg_137_reg(27),
      I4 => i_reg_137_reg(28),
      I5 => loop_count_reg_767(28),
      O => \icmp_ln390_1_fu_230_p2_carry__1_i_2_n_0\
    );
\icmp_ln390_1_fu_230_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(26),
      I1 => i_reg_137_reg(26),
      I2 => loop_count_reg_767(24),
      I3 => i_reg_137_reg(24),
      I4 => i_reg_137_reg(25),
      I5 => loop_count_reg_767(25),
      O => \icmp_ln390_1_fu_230_p2_carry__1_i_3_n_0\
    );
icmp_ln390_1_fu_230_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(11),
      I1 => i_reg_137_reg(11),
      I2 => loop_count_reg_767(9),
      I3 => i_reg_137_reg(9),
      I4 => i_reg_137_reg(10),
      I5 => loop_count_reg_767(10),
      O => icmp_ln390_1_fu_230_p2_carry_i_1_n_0
    );
icmp_ln390_1_fu_230_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(8),
      I1 => i_reg_137_reg(8),
      I2 => loop_count_reg_767(6),
      I3 => i_reg_137_reg(6),
      I4 => i_reg_137_reg(7),
      I5 => loop_count_reg_767(7),
      O => icmp_ln390_1_fu_230_p2_carry_i_2_n_0
    );
icmp_ln390_1_fu_230_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(5),
      I1 => i_reg_137_reg(5),
      I2 => loop_count_reg_767(3),
      I3 => i_reg_137_reg(3),
      I4 => i_reg_137_reg(4),
      I5 => loop_count_reg_767(4),
      O => icmp_ln390_1_fu_230_p2_carry_i_3_n_0
    );
icmp_ln390_1_fu_230_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loop_count_reg_767(2),
      I1 => i_reg_137_reg(2),
      I2 => loop_count_reg_767(0),
      I3 => i_reg_137_reg(0),
      I4 => i_reg_137_reg(1),
      I5 => loop_count_reg_767(1),
      O => icmp_ln390_1_fu_230_p2_carry_i_4_n_0
    );
\icmp_ln390_1_reg_817[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => ap_condition_pp0_exit_iter0_state11,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I3 => icmp_ln390_1_reg_817,
      O => \icmp_ln390_1_reg_817[0]_i_1_n_0\
    );
\icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => icmp_ln390_1_reg_817,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I3 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      O => \icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1_n_0\
    );
\icmp_ln390_1_reg_817_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln390_1_reg_817_pp0_iter1_reg[0]_i_1_n_0\,
      Q => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln390_1_reg_817_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      Q => icmp_ln390_1_reg_817_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln390_1_reg_817_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln390_1_reg_817_pp0_iter2_reg,
      Q => icmp_ln390_1_reg_817_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln390_1_reg_817_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln390_1_reg_817[0]_i_1_n_0\,
      Q => icmp_ln390_1_reg_817,
      R => '0'
    );
icmp_ln390_fu_180_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln390_fu_180_p2_carry_n_0,
      CO(2) => icmp_ln390_fu_180_p2_carry_n_1,
      CO(1) => icmp_ln390_fu_180_p2_carry_n_2,
      CO(0) => icmp_ln390_fu_180_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln390_fu_180_p2_carry_i_1_n_0,
      DI(2) => icmp_ln390_fu_180_p2_carry_i_2_n_0,
      DI(1) => icmp_ln390_fu_180_p2_carry_i_3_n_0,
      DI(0) => icmp_ln390_fu_180_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln390_fu_180_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln390_fu_180_p2_carry_i_5_n_0,
      S(2) => icmp_ln390_fu_180_p2_carry_i_6_n_0,
      S(1) => icmp_ln390_fu_180_p2_carry_i_7_n_0,
      S(0) => icmp_ln390_fu_180_p2_carry_i_8_n_0
    );
\icmp_ln390_fu_180_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln390_fu_180_p2_carry_n_0,
      CO(3) => \icmp_ln390_fu_180_p2_carry__0_n_0\,
      CO(2) => \icmp_ln390_fu_180_p2_carry__0_n_1\,
      CO(1) => \icmp_ln390_fu_180_p2_carry__0_n_2\,
      CO(0) => \icmp_ln390_fu_180_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln390_fu_180_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln390_fu_180_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln390_fu_180_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln390_fu_180_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln390_fu_180_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln390_fu_180_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln390_fu_180_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln390_fu_180_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln390_fu_180_p2_carry__0_i_8_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(15),
      I1 => loop_count_reg_767(14),
      O => \icmp_ln390_fu_180_p2_carry__0_i_1_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(13),
      I1 => loop_count_reg_767(12),
      O => \icmp_ln390_fu_180_p2_carry__0_i_2_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(11),
      I1 => loop_count_reg_767(10),
      O => \icmp_ln390_fu_180_p2_carry__0_i_3_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(9),
      I1 => loop_count_reg_767(8),
      O => \icmp_ln390_fu_180_p2_carry__0_i_4_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(14),
      I1 => loop_count_reg_767(15),
      O => \icmp_ln390_fu_180_p2_carry__0_i_5_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(12),
      I1 => loop_count_reg_767(13),
      O => \icmp_ln390_fu_180_p2_carry__0_i_6_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(10),
      I1 => loop_count_reg_767(11),
      O => \icmp_ln390_fu_180_p2_carry__0_i_7_n_0\
    );
\icmp_ln390_fu_180_p2_carry__0_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(8),
      I1 => loop_count_reg_767(9),
      O => \icmp_ln390_fu_180_p2_carry__0_i_8_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln390_fu_180_p2_carry__0_n_0\,
      CO(3) => \icmp_ln390_fu_180_p2_carry__1_n_0\,
      CO(2) => \icmp_ln390_fu_180_p2_carry__1_n_1\,
      CO(1) => \icmp_ln390_fu_180_p2_carry__1_n_2\,
      CO(0) => \icmp_ln390_fu_180_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln390_fu_180_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln390_fu_180_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln390_fu_180_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln390_fu_180_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln390_fu_180_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln390_fu_180_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln390_fu_180_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln390_fu_180_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln390_fu_180_p2_carry__1_i_8_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(23),
      I1 => loop_count_reg_767(22),
      O => \icmp_ln390_fu_180_p2_carry__1_i_1_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(21),
      I1 => loop_count_reg_767(20),
      O => \icmp_ln390_fu_180_p2_carry__1_i_2_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(19),
      I1 => loop_count_reg_767(18),
      O => \icmp_ln390_fu_180_p2_carry__1_i_3_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(17),
      I1 => loop_count_reg_767(16),
      O => \icmp_ln390_fu_180_p2_carry__1_i_4_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(22),
      I1 => loop_count_reg_767(23),
      O => \icmp_ln390_fu_180_p2_carry__1_i_5_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(20),
      I1 => loop_count_reg_767(21),
      O => \icmp_ln390_fu_180_p2_carry__1_i_6_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(18),
      I1 => loop_count_reg_767(19),
      O => \icmp_ln390_fu_180_p2_carry__1_i_7_n_0\
    );
\icmp_ln390_fu_180_p2_carry__1_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(16),
      I1 => loop_count_reg_767(17),
      O => \icmp_ln390_fu_180_p2_carry__1_i_8_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln390_fu_180_p2_carry__1_n_0\,
      CO(3) => icmp_ln390_fu_180_p2,
      CO(2) => \icmp_ln390_fu_180_p2_carry__2_n_1\,
      CO(1) => \icmp_ln390_fu_180_p2_carry__2_n_2\,
      CO(0) => \icmp_ln390_fu_180_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln390_fu_180_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln390_fu_180_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln390_fu_180_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln390_fu_180_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln390_fu_180_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln390_fu_180_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln390_fu_180_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln390_fu_180_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln390_fu_180_p2_carry__2_i_8_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => loop_count_reg_767(30),
      I1 => loop_count_reg_767(31),
      O => \icmp_ln390_fu_180_p2_carry__2_i_1_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(29),
      I1 => loop_count_reg_767(28),
      O => \icmp_ln390_fu_180_p2_carry__2_i_2_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(27),
      I1 => loop_count_reg_767(26),
      O => \icmp_ln390_fu_180_p2_carry__2_i_3_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(25),
      I1 => loop_count_reg_767(24),
      O => \icmp_ln390_fu_180_p2_carry__2_i_4_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(30),
      I1 => loop_count_reg_767(31),
      O => \icmp_ln390_fu_180_p2_carry__2_i_5_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(28),
      I1 => loop_count_reg_767(29),
      O => \icmp_ln390_fu_180_p2_carry__2_i_6_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(26),
      I1 => loop_count_reg_767(27),
      O => \icmp_ln390_fu_180_p2_carry__2_i_7_n_0\
    );
\icmp_ln390_fu_180_p2_carry__2_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(24),
      I1 => loop_count_reg_767(25),
      O => \icmp_ln390_fu_180_p2_carry__2_i_8_n_0\
    );
icmp_ln390_fu_180_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(7),
      I1 => loop_count_reg_767(6),
      O => icmp_ln390_fu_180_p2_carry_i_1_n_0
    );
icmp_ln390_fu_180_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(5),
      I1 => loop_count_reg_767(4),
      O => icmp_ln390_fu_180_p2_carry_i_2_n_0
    );
icmp_ln390_fu_180_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(3),
      I1 => loop_count_reg_767(2),
      O => icmp_ln390_fu_180_p2_carry_i_3_n_0
    );
icmp_ln390_fu_180_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => loop_count_reg_767(1),
      I1 => loop_count_reg_767(0),
      O => icmp_ln390_fu_180_p2_carry_i_4_n_0
    );
icmp_ln390_fu_180_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(6),
      I1 => loop_count_reg_767(7),
      O => icmp_ln390_fu_180_p2_carry_i_5_n_0
    );
icmp_ln390_fu_180_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(4),
      I1 => loop_count_reg_767(5),
      O => icmp_ln390_fu_180_p2_carry_i_6_n_0
    );
icmp_ln390_fu_180_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(2),
      I1 => loop_count_reg_767(3),
      O => icmp_ln390_fu_180_p2_carry_i_7_n_0
    );
icmp_ln390_fu_180_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => loop_count_reg_767(0),
      I1 => loop_count_reg_767(1),
      O => icmp_ln390_fu_180_p2_carry_i_8_n_0
    );
\icmp_ln390_reg_773[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => icmp_ln390_fu_180_p2,
      I1 => ap_CS_fsm_state9,
      I2 => icmp_ln390_reg_773,
      O => \icmp_ln390_reg_773[0]_i_1_n_0\
    );
\icmp_ln390_reg_773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln390_reg_773[0]_i_1_n_0\,
      Q => icmp_ln390_reg_773,
      R => '0'
    );
icmp_ln398_fu_235_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln398_fu_235_p2_carry_n_0,
      CO(2) => icmp_ln398_fu_235_p2_carry_n_1,
      CO(1) => icmp_ln398_fu_235_p2_carry_n_2,
      CO(0) => icmp_ln398_fu_235_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln398_fu_235_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln398_fu_235_p2_carry_i_1_n_0,
      S(2) => icmp_ln398_fu_235_p2_carry_i_2_n_0,
      S(1) => icmp_ln398_fu_235_p2_carry_i_3_n_0,
      S(0) => icmp_ln398_fu_235_p2_carry_i_4_n_0
    );
\icmp_ln398_fu_235_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln398_fu_235_p2_carry_n_0,
      CO(3) => \icmp_ln398_fu_235_p2_carry__0_n_0\,
      CO(2) => \icmp_ln398_fu_235_p2_carry__0_n_1\,
      CO(1) => \icmp_ln398_fu_235_p2_carry__0_n_2\,
      CO(0) => \icmp_ln398_fu_235_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln398_fu_235_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln398_fu_235_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln398_fu_235_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln398_fu_235_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln398_fu_235_p2_carry__0_i_4_n_0\
    );
\icmp_ln398_fu_235_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(21),
      I1 => sub13_i_i_reg_792(21),
      I2 => clk_cnt_reg_148_reg(22),
      I3 => sub13_i_i_reg_792(22),
      I4 => sub13_i_i_reg_792(23),
      I5 => clk_cnt_reg_148_reg(23),
      O => \icmp_ln398_fu_235_p2_carry__0_i_1_n_0\
    );
\icmp_ln398_fu_235_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(18),
      I1 => sub13_i_i_reg_792(18),
      I2 => clk_cnt_reg_148_reg(19),
      I3 => sub13_i_i_reg_792(19),
      I4 => sub13_i_i_reg_792(20),
      I5 => clk_cnt_reg_148_reg(20),
      O => \icmp_ln398_fu_235_p2_carry__0_i_2_n_0\
    );
\icmp_ln398_fu_235_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(17),
      I1 => sub13_i_i_reg_792(17),
      I2 => clk_cnt_reg_148_reg(15),
      I3 => sub13_i_i_reg_792(15),
      I4 => sub13_i_i_reg_792(16),
      I5 => clk_cnt_reg_148_reg(16),
      O => \icmp_ln398_fu_235_p2_carry__0_i_3_n_0\
    );
\icmp_ln398_fu_235_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(14),
      I1 => sub13_i_i_reg_792(14),
      I2 => clk_cnt_reg_148_reg(12),
      I3 => sub13_i_i_reg_792(12),
      I4 => sub13_i_i_reg_792(13),
      I5 => clk_cnt_reg_148_reg(13),
      O => \icmp_ln398_fu_235_p2_carry__0_i_4_n_0\
    );
\icmp_ln398_fu_235_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln398_fu_235_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln398_fu_235_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => \icmp_ln398_fu_235_p2_carry__1_n_1\,
      CO(1) => \icmp_ln398_fu_235_p2_carry__1_n_2\,
      CO(0) => \icmp_ln398_fu_235_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln398_fu_235_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln398_fu_235_p2_carry__1_i_1_n_0\,
      S(1) => \icmp_ln398_fu_235_p2_carry__1_i_2_n_0\,
      S(0) => \icmp_ln398_fu_235_p2_carry__1_i_3_n_0\
    );
\icmp_ln398_fu_235_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => sub13_i_i_reg_792(31),
      I1 => clk_cnt_reg_148_reg(31),
      I2 => sub13_i_i_reg_792(30),
      I3 => clk_cnt_reg_148_reg(30),
      O => \icmp_ln398_fu_235_p2_carry__1_i_1_n_0\
    );
\icmp_ln398_fu_235_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(27),
      I1 => sub13_i_i_reg_792(27),
      I2 => clk_cnt_reg_148_reg(28),
      I3 => sub13_i_i_reg_792(28),
      I4 => sub13_i_i_reg_792(29),
      I5 => clk_cnt_reg_148_reg(29),
      O => \icmp_ln398_fu_235_p2_carry__1_i_2_n_0\
    );
\icmp_ln398_fu_235_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(25),
      I1 => sub13_i_i_reg_792(25),
      I2 => clk_cnt_reg_148_reg(24),
      I3 => sub13_i_i_reg_792(24),
      I4 => sub13_i_i_reg_792(26),
      I5 => clk_cnt_reg_148_reg(26),
      O => \icmp_ln398_fu_235_p2_carry__1_i_3_n_0\
    );
icmp_ln398_fu_235_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(9),
      I1 => sub13_i_i_reg_792(9),
      I2 => clk_cnt_reg_148_reg(10),
      I3 => sub13_i_i_reg_792(10),
      I4 => sub13_i_i_reg_792(11),
      I5 => clk_cnt_reg_148_reg(11),
      O => icmp_ln398_fu_235_p2_carry_i_1_n_0
    );
icmp_ln398_fu_235_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(6),
      I1 => sub13_i_i_reg_792(6),
      I2 => clk_cnt_reg_148_reg(7),
      I3 => sub13_i_i_reg_792(7),
      I4 => sub13_i_i_reg_792(8),
      I5 => clk_cnt_reg_148_reg(8),
      O => icmp_ln398_fu_235_p2_carry_i_2_n_0
    );
icmp_ln398_fu_235_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(4),
      I1 => sub13_i_i_reg_792(4),
      I2 => clk_cnt_reg_148_reg(3),
      I3 => sub13_i_i_reg_792(3),
      I4 => sub13_i_i_reg_792(5),
      I5 => clk_cnt_reg_148_reg(5),
      O => icmp_ln398_fu_235_p2_carry_i_3_n_0
    );
icmp_ln398_fu_235_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => clk_cnt_reg_148_reg(0),
      I1 => sub13_i_i_reg_792(0),
      I2 => clk_cnt_reg_148_reg(1),
      I3 => sub13_i_i_reg_792(1),
      I4 => sub13_i_i_reg_792(2),
      I5 => clk_cnt_reg_148_reg(2),
      O => icmp_ln398_fu_235_p2_carry_i_4_n_0
    );
\icmp_ln398_reg_821[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => ap_condition_pp0_exit_iter0_state11,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I4 => \icmp_ln398_fu_235_p2_carry__1_n_1\,
      O => \icmp_ln398_reg_821[0]_i_1_n_0\
    );
\icmp_ln398_reg_821[0]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => icmp_ln398_reg_821,
      I1 => ap_condition_pp0_exit_iter0_state11,
      I2 => ap_CS_fsm_pp0_stage0,
      I3 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I4 => \icmp_ln398_fu_235_p2_carry__1_n_1\,
      O => \icmp_ln398_reg_821[0]_rep_i_1_n_0\
    );
\icmp_ln398_reg_821_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln398_reg_821[0]_i_1_n_0\,
      Q => icmp_ln398_reg_821,
      R => '0'
    );
\icmp_ln398_reg_821_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln398_reg_821[0]_rep_i_1_n_0\,
      Q => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      R => '0'
    );
icmp_ln412_fu_272_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln412_fu_272_p2_carry_n_0,
      CO(2) => icmp_ln412_fu_272_p2_carry_n_1,
      CO(1) => icmp_ln412_fu_272_p2_carry_n_2,
      CO(0) => icmp_ln412_fu_272_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln412_fu_272_p2_carry_i_1_n_0,
      DI(2) => icmp_ln412_fu_272_p2_carry_i_2_n_0,
      DI(1) => icmp_ln412_fu_272_p2_carry_i_3_n_0,
      DI(0) => icmp_ln412_fu_272_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln412_fu_272_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln412_fu_272_p2_carry_i_5_n_0,
      S(2) => icmp_ln412_fu_272_p2_carry_i_6_n_0,
      S(1) => icmp_ln412_fu_272_p2_carry_i_7_n_0,
      S(0) => icmp_ln412_fu_272_p2_carry_i_8_n_0
    );
\icmp_ln412_fu_272_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln412_fu_272_p2_carry_n_0,
      CO(3) => \icmp_ln412_fu_272_p2_carry__0_n_0\,
      CO(2) => \icmp_ln412_fu_272_p2_carry__0_n_1\,
      CO(1) => \icmp_ln412_fu_272_p2_carry__0_n_2\,
      CO(0) => \icmp_ln412_fu_272_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln412_fu_272_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln412_fu_272_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln412_fu_272_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln412_fu_272_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln412_fu_272_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln412_fu_272_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln412_fu_272_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln412_fu_272_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln412_fu_272_p2_carry__0_i_8_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[15]\,
      I2 => sel0(15),
      I3 => sel0(14),
      I4 => \last_N_size_reg_777_reg_n_0_[14]\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_1_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2ABF2A"
    )
        port map (
      I0 => sel0(13),
      I1 => \last_N_size_reg_777_reg_n_0_[13]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(12),
      I4 => \last_N_size_reg_777_reg_n_0_[12]\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_2_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[11]\,
      I2 => sel0(11),
      I3 => sel0(10),
      I4 => \last_N_size_reg_777_reg_n_0_[10]\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_3_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[9]\,
      I2 => sel0(9),
      I3 => sel0(8),
      I4 => \last_N_size_reg_777_reg_n_0_[8]\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_4_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090505"
    )
        port map (
      I0 => sel0(15),
      I1 => \last_N_size_reg_777_reg_n_0_[15]\,
      I2 => sel0(14),
      I3 => \last_N_size_reg_777_reg_n_0_[14]\,
      I4 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_5_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090303"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[13]\,
      I1 => sel0(13),
      I2 => sel0(12),
      I3 => \last_N_size_reg_777_reg_n_0_[12]\,
      I4 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_6_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[10]\,
      I2 => sel0(10),
      I3 => \last_N_size_reg_777_reg_n_0_[11]\,
      I4 => sel0(11),
      O => \icmp_ln412_fu_272_p2_carry__0_i_7_n_0\
    );
\icmp_ln412_fu_272_p2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090505"
    )
        port map (
      I0 => sel0(9),
      I1 => \last_N_size_reg_777_reg_n_0_[9]\,
      I2 => sel0(8),
      I3 => \last_N_size_reg_777_reg_n_0_[8]\,
      I4 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln412_fu_272_p2_carry__0_i_8_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln412_fu_272_p2_carry__0_n_0\,
      CO(3) => \icmp_ln412_fu_272_p2_carry__1_n_0\,
      CO(2) => \icmp_ln412_fu_272_p2_carry__1_n_1\,
      CO(1) => \icmp_ln412_fu_272_p2_carry__1_n_2\,
      CO(0) => \icmp_ln412_fu_272_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln412_fu_272_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln412_fu_272_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln412_fu_272_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln412_fu_272_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln412_fu_272_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln412_fu_272_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln412_fu_272_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln412_fu_272_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln412_fu_272_p2_carry__1_i_8_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[23]\,
      I2 => sel0(23),
      I3 => sel0(22),
      I4 => \last_N_size_reg_777_reg_n_0_[22]\,
      O => \icmp_ln412_fu_272_p2_carry__1_i_1_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[21]\,
      I2 => sel0(21),
      I3 => sel0(20),
      I4 => \last_N_size_reg_777_reg_n_0_[20]\,
      O => \icmp_ln412_fu_272_p2_carry__1_i_2_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2ABF2A"
    )
        port map (
      I0 => sel0(19),
      I1 => \last_N_size_reg_777_reg_n_0_[19]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(18),
      I4 => \last_N_size_reg_777_reg_n_0_[18]\,
      O => \icmp_ln412_fu_272_p2_carry__1_i_3_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[17]\,
      I2 => sel0(17),
      I3 => sel0(16),
      I4 => \last_N_size_reg_777_reg_n_0_[16]\,
      O => \icmp_ln412_fu_272_p2_carry__1_i_4_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[22]\,
      I2 => sel0(22),
      I3 => \last_N_size_reg_777_reg_n_0_[23]\,
      I4 => sel0(23),
      O => \icmp_ln412_fu_272_p2_carry__1_i_5_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090505"
    )
        port map (
      I0 => sel0(21),
      I1 => \last_N_size_reg_777_reg_n_0_[21]\,
      I2 => sel0(20),
      I3 => \last_N_size_reg_777_reg_n_0_[20]\,
      I4 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln412_fu_272_p2_carry__1_i_6_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090303"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[19]\,
      I1 => sel0(19),
      I2 => sel0(18),
      I3 => \last_N_size_reg_777_reg_n_0_[18]\,
      I4 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln412_fu_272_p2_carry__1_i_7_n_0\
    );
\icmp_ln412_fu_272_p2_carry__1_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"82000587"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[16]\,
      I2 => sel0(16),
      I3 => \last_N_size_reg_777_reg_n_0_[17]\,
      I4 => sel0(17),
      O => \icmp_ln412_fu_272_p2_carry__1_i_8_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln412_fu_272_p2_carry__1_n_0\,
      CO(3) => icmp_ln412_fu_272_p2,
      CO(2) => \icmp_ln412_fu_272_p2_carry__2_n_1\,
      CO(1) => \icmp_ln412_fu_272_p2_carry__2_n_2\,
      CO(0) => \icmp_ln412_fu_272_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln412_fu_272_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln412_fu_272_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln412_fu_272_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln412_fu_272_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln412_fu_272_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln412_fu_272_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln412_fu_272_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln412_fu_272_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln412_fu_272_p2_carry__2_i_8_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FC0070"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[30]\,
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(30),
      I3 => sel0(31),
      I4 => \last_N_size_reg_777_reg_n_0_[31]\,
      O => \icmp_ln412_fu_272_p2_carry__2_i_1_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2ABF2A"
    )
        port map (
      I0 => sel0(29),
      I1 => \last_N_size_reg_777_reg_n_0_[29]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(28),
      I4 => \last_N_size_reg_777_reg_n_0_[28]\,
      O => \icmp_ln412_fu_272_p2_carry__2_i_2_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2ABF2A"
    )
        port map (
      I0 => sel0(27),
      I1 => \last_N_size_reg_777_reg_n_0_[27]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(26),
      I4 => \last_N_size_reg_777_reg_n_0_[26]\,
      O => \icmp_ln412_fu_272_p2_carry__2_i_3_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2ABF2A"
    )
        port map (
      I0 => sel0(25),
      I1 => \last_N_size_reg_777_reg_n_0_[25]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(24),
      I4 => \last_N_size_reg_777_reg_n_0_[24]\,
      O => \icmp_ln412_fu_272_p2_carry__2_i_4_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[31]\,
      I1 => sel0(31),
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => \last_N_size_reg_777_reg_n_0_[30]\,
      I4 => sel0(30),
      O => \icmp_ln412_fu_272_p2_carry__2_i_5_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90050095"
    )
        port map (
      I0 => sel0(28),
      I1 => \last_N_size_reg_777_reg_n_0_[28]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(29),
      I4 => \last_N_size_reg_777_reg_n_0_[29]\,
      O => \icmp_ln412_fu_272_p2_carry__2_i_6_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[27]\,
      I1 => sel0(27),
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => \last_N_size_reg_777_reg_n_0_[26]\,
      I4 => sel0(26),
      O => \icmp_ln412_fu_272_p2_carry__2_i_7_n_0\
    );
\icmp_ln412_fu_272_p2_carry__2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[25]\,
      I1 => sel0(25),
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => \last_N_size_reg_777_reg_n_0_[24]\,
      I4 => sel0(24),
      O => \icmp_ln412_fu_272_p2_carry__2_i_8_n_0\
    );
icmp_ln412_fu_272_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2ABF2A"
    )
        port map (
      I0 => sel0(7),
      I1 => \last_N_size_reg_777_reg_n_0_[7]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(6),
      I4 => \last_N_size_reg_777_reg_n_0_[6]\,
      O => icmp_ln412_fu_272_p2_carry_i_1_n_0
    );
icmp_ln412_fu_272_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7570F770"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[5]\,
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => \last_N_size_reg_777_reg_n_0_[4]\,
      O => icmp_ln412_fu_272_p2_carry_i_2_n_0
    );
icmp_ln412_fu_272_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F220"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[3]\,
      I2 => sel0(3),
      I3 => sel0(2),
      O => icmp_ln412_fu_272_p2_carry_i_3_n_0
    );
icmp_ln412_fu_272_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAEFEFEFEAEAEA"
    )
        port map (
      I0 => sel0(0),
      I1 => bits_to_add_fu_102(1),
      I2 => icmp_ln412_fu_272_p2_carry_i_9_n_0,
      I3 => bits_to_add_1_reg_889(1),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(1),
      O => icmp_ln412_fu_272_p2_carry_i_4_n_0
    );
icmp_ln412_fu_272_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90090303"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[7]\,
      I1 => sel0(7),
      I2 => sel0(6),
      I3 => \last_N_size_reg_777_reg_n_0_[6]\,
      I4 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => icmp_ln412_fu_272_p2_carry_i_5_n_0
    );
icmp_ln412_fu_272_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"84000387"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[4]\,
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => sel0(4),
      I3 => \last_N_size_reg_777_reg_n_0_[5]\,
      I4 => sel0(5),
      O => icmp_ln412_fu_272_p2_carry_i_6_n_0
    );
icmp_ln412_fu_272_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4144"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(3),
      I2 => \last_N_size_reg_777_reg_n_0_[3]\,
      I3 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => icmp_ln412_fu_272_p2_carry_i_7_n_0
    );
icmp_ln412_fu_272_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => bits_to_add_2_reg_873(1),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(1),
      I3 => icmp_ln412_fu_272_p2_carry_i_9_n_0,
      I4 => bits_to_add_fu_102(1),
      I5 => sel0(0),
      O => icmp_ln412_fu_272_p2_carry_i_8_n_0
    );
icmp_ln412_fu_272_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => ap_enable_reg_pp0_iter2,
      O => icmp_ln412_fu_272_p2_carry_i_9_n_0
    );
\icmp_ln412_reg_840[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I1 => ap_CS_fsm_pp0_stage0,
      I2 => icmp_ln390_1_reg_817,
      O => p_5_in
    );
\icmp_ln412_reg_840_pp0_iter2_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFBFBFBFB00FBFB"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => strm_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln412_reg_840_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln412_reg_840,
      Q => icmp_ln412_reg_840_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln412_reg_840_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln412_reg_840_pp0_iter2_reg,
      Q => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      R => '0'
    );
\icmp_ln412_reg_840_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      Q => icmp_ln412_reg_840_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln412_reg_840_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => icmp_ln412_fu_272_p2,
      Q => icmp_ln412_reg_840,
      R => '0'
    );
\icmp_ln414_1_reg_907[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => \icmp_ln414_1_reg_907[0]_i_1_n_0\
    );
\icmp_ln414_1_reg_907[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \icmp_ln414_1_reg_907[0]_i_3_n_0\,
      I1 => \icmp_ln414_1_reg_907[0]_i_4_n_0\,
      I2 => \icmp_ln414_1_reg_907[0]_i_5_n_0\,
      I3 => \icmp_ln414_1_reg_907[0]_i_6_n_0\,
      I4 => \icmp_ln414_1_reg_907[0]_i_7_n_0\,
      O => icmp_ln414_1_fu_362_p2
    );
\icmp_ln414_1_reg_907[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[24]\,
      I1 => \sub_ln421_reg_844_reg_n_0_[25]\,
      I2 => \sub_ln421_reg_844_reg_n_0_[22]\,
      I3 => \sub_ln421_reg_844_reg_n_0_[23]\,
      I4 => \sub_ln421_reg_844_reg_n_0_[21]\,
      I5 => \sub_ln421_reg_844_reg_n_0_[20]\,
      O => \icmp_ln414_1_reg_907[0]_i_3_n_0\
    );
\icmp_ln414_1_reg_907[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[30]\,
      I1 => \sub_ln421_reg_844_reg_n_0_[31]\,
      I2 => \sub_ln421_reg_844_reg_n_0_[28]\,
      I3 => \sub_ln421_reg_844_reg_n_0_[29]\,
      I4 => \sub_ln421_reg_844_reg_n_0_[27]\,
      I5 => \sub_ln421_reg_844_reg_n_0_[26]\,
      O => \icmp_ln414_1_reg_907[0]_i_4_n_0\
    );
\icmp_ln414_1_reg_907[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[7]\,
      I1 => \sub_ln421_reg_844_reg_n_0_[6]\,
      I2 => \sub_ln421_reg_844_reg_n_0_[5]\,
      O => \icmp_ln414_1_reg_907[0]_i_5_n_0\
    );
\icmp_ln414_1_reg_907[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[18]\,
      I1 => \sub_ln421_reg_844_reg_n_0_[19]\,
      I2 => \sub_ln421_reg_844_reg_n_0_[16]\,
      I3 => \sub_ln421_reg_844_reg_n_0_[17]\,
      I4 => \sub_ln421_reg_844_reg_n_0_[15]\,
      I5 => \sub_ln421_reg_844_reg_n_0_[14]\,
      O => \icmp_ln414_1_reg_907[0]_i_6_n_0\
    );
\icmp_ln414_1_reg_907[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[12]\,
      I1 => \sub_ln421_reg_844_reg_n_0_[13]\,
      I2 => \sub_ln421_reg_844_reg_n_0_[10]\,
      I3 => \sub_ln421_reg_844_reg_n_0_[11]\,
      I4 => \sub_ln421_reg_844_reg_n_0_[9]\,
      I5 => \sub_ln421_reg_844_reg_n_0_[8]\,
      O => \icmp_ln414_1_reg_907[0]_i_7_n_0\
    );
\icmp_ln414_1_reg_907_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_1_reg_907,
      Q => icmp_ln414_1_reg_907_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln414_1_reg_907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => icmp_ln414_1_fu_362_p2,
      Q => icmp_ln414_1_reg_907,
      R => '0'
    );
icmp_ln414_fu_405_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln414_fu_405_p2_carry_n_0,
      CO(2) => icmp_ln414_fu_405_p2_carry_n_1,
      CO(1) => icmp_ln414_fu_405_p2_carry_n_2,
      CO(0) => icmp_ln414_fu_405_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln414_fu_405_p2_carry_i_1_n_0,
      DI(2) => icmp_ln414_fu_405_p2_carry_i_2_n_0,
      DI(1) => icmp_ln414_fu_405_p2_carry_i_3_n_0,
      DI(0) => icmp_ln414_fu_405_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln414_fu_405_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln414_fu_405_p2_carry_i_5_n_0,
      S(2) => icmp_ln414_fu_405_p2_carry_i_6_n_0,
      S(1) => icmp_ln414_fu_405_p2_carry_i_7_n_0,
      S(0) => icmp_ln414_fu_405_p2_carry_i_8_n_0
    );
\icmp_ln414_fu_405_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln414_fu_405_p2_carry_n_0,
      CO(3) => \icmp_ln414_fu_405_p2_carry__0_n_0\,
      CO(2) => \icmp_ln414_fu_405_p2_carry__0_n_1\,
      CO(1) => \icmp_ln414_fu_405_p2_carry__0_n_2\,
      CO(0) => \icmp_ln414_fu_405_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_405_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_405_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_405_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_405_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_405_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_405_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln414_fu_405_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln414_fu_405_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln414_fu_405_p2_carry__0_i_8_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[15]\,
      I1 => add_ln421_reg_878(15),
      I2 => \sub_ln421_reg_844_reg_n_0_[14]\,
      I3 => add_ln421_reg_878(14),
      O => \icmp_ln414_fu_405_p2_carry__0_i_1_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[13]\,
      I1 => add_ln421_reg_878(13),
      I2 => \sub_ln421_reg_844_reg_n_0_[12]\,
      I3 => add_ln421_reg_878(12),
      O => \icmp_ln414_fu_405_p2_carry__0_i_2_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[11]\,
      I1 => add_ln421_reg_878(11),
      I2 => \sub_ln421_reg_844_reg_n_0_[10]\,
      I3 => add_ln421_reg_878(10),
      O => \icmp_ln414_fu_405_p2_carry__0_i_3_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[9]\,
      I1 => add_ln421_reg_878(9),
      I2 => \sub_ln421_reg_844_reg_n_0_[8]\,
      I3 => add_ln421_reg_878(8),
      O => \icmp_ln414_fu_405_p2_carry__0_i_4_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(15),
      I1 => \sub_ln421_reg_844_reg_n_0_[15]\,
      I2 => add_ln421_reg_878(14),
      I3 => \sub_ln421_reg_844_reg_n_0_[14]\,
      O => \icmp_ln414_fu_405_p2_carry__0_i_5_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(13),
      I1 => \sub_ln421_reg_844_reg_n_0_[13]\,
      I2 => add_ln421_reg_878(12),
      I3 => \sub_ln421_reg_844_reg_n_0_[12]\,
      O => \icmp_ln414_fu_405_p2_carry__0_i_6_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(11),
      I1 => \sub_ln421_reg_844_reg_n_0_[11]\,
      I2 => add_ln421_reg_878(10),
      I3 => \sub_ln421_reg_844_reg_n_0_[10]\,
      O => \icmp_ln414_fu_405_p2_carry__0_i_7_n_0\
    );
\icmp_ln414_fu_405_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(9),
      I1 => \sub_ln421_reg_844_reg_n_0_[9]\,
      I2 => add_ln421_reg_878(8),
      I3 => \sub_ln421_reg_844_reg_n_0_[8]\,
      O => \icmp_ln414_fu_405_p2_carry__0_i_8_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln414_fu_405_p2_carry__0_n_0\,
      CO(3) => \icmp_ln414_fu_405_p2_carry__1_n_0\,
      CO(2) => \icmp_ln414_fu_405_p2_carry__1_n_1\,
      CO(1) => \icmp_ln414_fu_405_p2_carry__1_n_2\,
      CO(0) => \icmp_ln414_fu_405_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_405_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_405_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_405_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_405_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_405_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_405_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln414_fu_405_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln414_fu_405_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln414_fu_405_p2_carry__1_i_8_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[23]\,
      I1 => add_ln421_reg_878(23),
      I2 => \sub_ln421_reg_844_reg_n_0_[22]\,
      I3 => add_ln421_reg_878(22),
      O => \icmp_ln414_fu_405_p2_carry__1_i_1_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[21]\,
      I1 => add_ln421_reg_878(21),
      I2 => \sub_ln421_reg_844_reg_n_0_[20]\,
      I3 => add_ln421_reg_878(20),
      O => \icmp_ln414_fu_405_p2_carry__1_i_2_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[19]\,
      I1 => add_ln421_reg_878(19),
      I2 => \sub_ln421_reg_844_reg_n_0_[18]\,
      I3 => add_ln421_reg_878(18),
      O => \icmp_ln414_fu_405_p2_carry__1_i_3_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[17]\,
      I1 => add_ln421_reg_878(17),
      I2 => \sub_ln421_reg_844_reg_n_0_[16]\,
      I3 => add_ln421_reg_878(16),
      O => \icmp_ln414_fu_405_p2_carry__1_i_4_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(23),
      I1 => \sub_ln421_reg_844_reg_n_0_[23]\,
      I2 => add_ln421_reg_878(22),
      I3 => \sub_ln421_reg_844_reg_n_0_[22]\,
      O => \icmp_ln414_fu_405_p2_carry__1_i_5_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(21),
      I1 => \sub_ln421_reg_844_reg_n_0_[21]\,
      I2 => add_ln421_reg_878(20),
      I3 => \sub_ln421_reg_844_reg_n_0_[20]\,
      O => \icmp_ln414_fu_405_p2_carry__1_i_6_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(19),
      I1 => \sub_ln421_reg_844_reg_n_0_[19]\,
      I2 => add_ln421_reg_878(18),
      I3 => \sub_ln421_reg_844_reg_n_0_[18]\,
      O => \icmp_ln414_fu_405_p2_carry__1_i_7_n_0\
    );
\icmp_ln414_fu_405_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(17),
      I1 => \sub_ln421_reg_844_reg_n_0_[17]\,
      I2 => add_ln421_reg_878(16),
      I3 => \sub_ln421_reg_844_reg_n_0_[16]\,
      O => \icmp_ln414_fu_405_p2_carry__1_i_8_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln414_fu_405_p2_carry__1_n_0\,
      CO(3) => icmp_ln414_fu_405_p2,
      CO(2) => \icmp_ln414_fu_405_p2_carry__2_n_1\,
      CO(1) => \icmp_ln414_fu_405_p2_carry__2_n_2\,
      CO(0) => \icmp_ln414_fu_405_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln414_fu_405_p2_carry__2_i_1_n_0\,
      DI(2) => \icmp_ln414_fu_405_p2_carry__2_i_2_n_0\,
      DI(1) => \icmp_ln414_fu_405_p2_carry__2_i_3_n_0\,
      DI(0) => \icmp_ln414_fu_405_p2_carry__2_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln414_fu_405_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln414_fu_405_p2_carry__2_i_5_n_0\,
      S(2) => \icmp_ln414_fu_405_p2_carry__2_i_6_n_0\,
      S(1) => \icmp_ln414_fu_405_p2_carry__2_i_7_n_0\,
      S(0) => \icmp_ln414_fu_405_p2_carry__2_i_8_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[31]\,
      I1 => add_ln421_reg_878(31),
      I2 => \sub_ln421_reg_844_reg_n_0_[30]\,
      I3 => add_ln421_reg_878(30),
      O => \icmp_ln414_fu_405_p2_carry__2_i_1_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[29]\,
      I1 => add_ln421_reg_878(29),
      I2 => \sub_ln421_reg_844_reg_n_0_[28]\,
      I3 => add_ln421_reg_878(28),
      O => \icmp_ln414_fu_405_p2_carry__2_i_2_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[27]\,
      I1 => add_ln421_reg_878(27),
      I2 => \sub_ln421_reg_844_reg_n_0_[26]\,
      I3 => add_ln421_reg_878(26),
      O => \icmp_ln414_fu_405_p2_carry__2_i_3_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[25]\,
      I1 => add_ln421_reg_878(25),
      I2 => \sub_ln421_reg_844_reg_n_0_[24]\,
      I3 => add_ln421_reg_878(24),
      O => \icmp_ln414_fu_405_p2_carry__2_i_4_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(31),
      I1 => \sub_ln421_reg_844_reg_n_0_[31]\,
      I2 => add_ln421_reg_878(30),
      I3 => \sub_ln421_reg_844_reg_n_0_[30]\,
      O => \icmp_ln414_fu_405_p2_carry__2_i_5_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(29),
      I1 => \sub_ln421_reg_844_reg_n_0_[29]\,
      I2 => add_ln421_reg_878(28),
      I3 => \sub_ln421_reg_844_reg_n_0_[28]\,
      O => \icmp_ln414_fu_405_p2_carry__2_i_6_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(27),
      I1 => \sub_ln421_reg_844_reg_n_0_[27]\,
      I2 => add_ln421_reg_878(26),
      I3 => \sub_ln421_reg_844_reg_n_0_[26]\,
      O => \icmp_ln414_fu_405_p2_carry__2_i_7_n_0\
    );
\icmp_ln414_fu_405_p2_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(25),
      I1 => \sub_ln421_reg_844_reg_n_0_[25]\,
      I2 => add_ln421_reg_878(24),
      I3 => \sub_ln421_reg_844_reg_n_0_[24]\,
      O => \icmp_ln414_fu_405_p2_carry__2_i_8_n_0\
    );
icmp_ln414_fu_405_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[7]\,
      I1 => add_ln421_reg_878(7),
      I2 => \sub_ln421_reg_844_reg_n_0_[6]\,
      I3 => add_ln421_reg_878(6),
      O => icmp_ln414_fu_405_p2_carry_i_1_n_0
    );
icmp_ln414_fu_405_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[5]\,
      I1 => add_ln421_reg_878(5),
      I2 => \sub_ln421_reg_844_reg_n_0_[4]\,
      I3 => add_ln421_reg_878(4),
      O => icmp_ln414_fu_405_p2_carry_i_2_n_0
    );
icmp_ln414_fu_405_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[3]\,
      I1 => add_ln421_reg_878(3),
      I2 => \sub_ln421_reg_844_reg_n_0_[2]\,
      I3 => add_ln421_reg_878(2),
      O => icmp_ln414_fu_405_p2_carry_i_3_n_0
    );
icmp_ln414_fu_405_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[1]\,
      I1 => add_ln421_reg_878(1),
      I2 => \sub_ln421_reg_844_reg_n_0_[0]\,
      I3 => add_ln421_reg_878(0),
      O => icmp_ln414_fu_405_p2_carry_i_4_n_0
    );
icmp_ln414_fu_405_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(7),
      I1 => \sub_ln421_reg_844_reg_n_0_[7]\,
      I2 => add_ln421_reg_878(6),
      I3 => \sub_ln421_reg_844_reg_n_0_[6]\,
      O => icmp_ln414_fu_405_p2_carry_i_5_n_0
    );
icmp_ln414_fu_405_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(5),
      I1 => \sub_ln421_reg_844_reg_n_0_[5]\,
      I2 => add_ln421_reg_878(4),
      I3 => \sub_ln421_reg_844_reg_n_0_[4]\,
      O => icmp_ln414_fu_405_p2_carry_i_6_n_0
    );
icmp_ln414_fu_405_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(3),
      I1 => \sub_ln421_reg_844_reg_n_0_[3]\,
      I2 => add_ln421_reg_878(2),
      I3 => \sub_ln421_reg_844_reg_n_0_[2]\,
      O => icmp_ln414_fu_405_p2_carry_i_7_n_0
    );
icmp_ln414_fu_405_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => add_ln421_reg_878(1),
      I1 => \sub_ln421_reg_844_reg_n_0_[1]\,
      I2 => add_ln421_reg_878(0),
      I3 => \sub_ln421_reg_844_reg_n_0_[0]\,
      O => icmp_ln414_fu_405_p2_carry_i_8_n_0
    );
\icmp_ln414_reg_955[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln412_reg_840,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => p_15_in
    );
\icmp_ln414_reg_955_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_955,
      Q => icmp_ln414_reg_955_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln414_reg_955_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln414_reg_955_pp0_iter3_reg,
      Q => icmp_ln414_reg_955_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln414_reg_955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => icmp_ln414_fu_405_p2,
      Q => icmp_ln414_reg_955,
      R => '0'
    );
icmp_ln416_fu_284_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln416_fu_284_p2_carry_n_0,
      CO(2) => icmp_ln416_fu_284_p2_carry_n_1,
      CO(1) => icmp_ln416_fu_284_p2_carry_n_2,
      CO(0) => icmp_ln416_fu_284_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_icmp_ln416_fu_284_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln416_fu_284_p2_carry_i_1_n_0,
      S(2) => icmp_ln416_fu_284_p2_carry_i_2_n_0,
      S(1) => icmp_ln416_fu_284_p2_carry_i_3_n_0,
      S(0) => icmp_ln416_fu_284_p2_carry_i_4_n_0
    );
\icmp_ln416_fu_284_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln416_fu_284_p2_carry_n_0,
      CO(3) => \icmp_ln416_fu_284_p2_carry__0_n_0\,
      CO(2) => \icmp_ln416_fu_284_p2_carry__0_n_1\,
      CO(1) => \icmp_ln416_fu_284_p2_carry__0_n_2\,
      CO(0) => \icmp_ln416_fu_284_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln416_fu_284_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln416_fu_284_p2_carry__0_i_1_n_0\,
      S(2) => \icmp_ln416_fu_284_p2_carry__0_i_2_n_0\,
      S(1) => \icmp_ln416_fu_284_p2_carry__0_i_3_n_0\,
      S(0) => \icmp_ln416_fu_284_p2_carry__0_i_4_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000114015"
    )
        port map (
      I0 => \icmp_ln416_fu_284_p2_carry__0_i_5_n_0\,
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => \last_N_size_reg_777_reg_n_0_[22]\,
      I3 => sel0(22),
      I4 => \last_N_size_reg_777_reg_n_0_[23]\,
      I5 => sel0(23),
      O => \icmp_ln416_fu_284_p2_carry__0_i_1_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000300030"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[18]\,
      I1 => sel0(18),
      I2 => \icmp_ln416_fu_284_p2_carry__0_i_6_n_0\,
      I3 => sel0(20),
      I4 => \last_N_size_reg_777_reg_n_0_[20]\,
      I5 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__0_i_2_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000114015"
    )
        port map (
      I0 => \icmp_ln416_fu_284_p2_carry__0_i_7_n_0\,
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => \last_N_size_reg_777_reg_n_0_[16]\,
      I3 => sel0(16),
      I4 => \last_N_size_reg_777_reg_n_0_[17]\,
      I5 => sel0(17),
      O => \icmp_ln416_fu_284_p2_carry__0_i_3_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000300030"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[12]\,
      I1 => sel0(12),
      I2 => \icmp_ln416_fu_284_p2_carry__0_i_8_n_0\,
      I3 => sel0(14),
      I4 => \last_N_size_reg_777_reg_n_0_[14]\,
      I5 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__0_i_4_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[21]\,
      I2 => sel0(21),
      O => \icmp_ln416_fu_284_p2_carry__0_i_5_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(19),
      I1 => \last_N_size_reg_777_reg_n_0_[19]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__0_i_6_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[15]\,
      I2 => sel0(15),
      O => \icmp_ln416_fu_284_p2_carry__0_i_7_n_0\
    );
\icmp_ln416_fu_284_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(13),
      I1 => \last_N_size_reg_777_reg_n_0_[13]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__0_i_8_n_0\
    );
\icmp_ln416_fu_284_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln416_fu_284_p2_carry__0_n_0\,
      CO(3) => \NLW_icmp_ln416_fu_284_p2_carry__1_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln416_fu_284_p2,
      CO(1) => \icmp_ln416_fu_284_p2_carry__1_n_2\,
      CO(0) => \icmp_ln416_fu_284_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_icmp_ln416_fu_284_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln416_fu_284_p2_carry__1_i_1_n_0\,
      S(1) => \icmp_ln416_fu_284_p2_carry__1_i_2_n_0\,
      S(0) => \icmp_ln416_fu_284_p2_carry__1_i_3_n_0\
    );
\icmp_ln416_fu_284_p2_carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"90000393"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[31]\,
      I1 => sel0(31),
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => \last_N_size_reg_777_reg_n_0_[30]\,
      I4 => sel0(30),
      O => \icmp_ln416_fu_284_p2_carry__1_i_1_n_0\
    );
\icmp_ln416_fu_284_p2_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100001100004111"
    )
        port map (
      I0 => \icmp_ln416_fu_284_p2_carry__1_i_4_n_0\,
      I1 => sel0(28),
      I2 => \last_N_size_reg_777_reg_n_0_[28]\,
      I3 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I4 => sel0(29),
      I5 => \last_N_size_reg_777_reg_n_0_[29]\,
      O => \icmp_ln416_fu_284_p2_carry__1_i_2_n_0\
    );
\icmp_ln416_fu_284_p2_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000090050095"
    )
        port map (
      I0 => sel0(24),
      I1 => \last_N_size_reg_777_reg_n_0_[24]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I3 => sel0(25),
      I4 => \last_N_size_reg_777_reg_n_0_[25]\,
      I5 => \icmp_ln416_fu_284_p2_carry__1_i_5_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__1_i_3_n_0\
    );
\icmp_ln416_fu_284_p2_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(27),
      I1 => \last_N_size_reg_777_reg_n_0_[27]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__1_i_4_n_0\
    );
\icmp_ln416_fu_284_p2_carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(26),
      I1 => \last_N_size_reg_777_reg_n_0_[26]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => \icmp_ln416_fu_284_p2_carry__1_i_5_n_0\
    );
icmp_ln416_fu_284_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000114015"
    )
        port map (
      I0 => icmp_ln416_fu_284_p2_carry_i_5_n_0,
      I1 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I2 => \last_N_size_reg_777_reg_n_0_[10]\,
      I3 => sel0(10),
      I4 => \last_N_size_reg_777_reg_n_0_[11]\,
      I5 => sel0(11),
      O => icmp_ln416_fu_284_p2_carry_i_1_n_0
    );
icmp_ln416_fu_284_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009000300030"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[6]\,
      I1 => sel0(6),
      I2 => icmp_ln416_fu_284_p2_carry_i_6_n_0,
      I3 => sel0(8),
      I4 => \last_N_size_reg_777_reg_n_0_[8]\,
      I5 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => icmp_ln416_fu_284_p2_carry_i_2_n_0
    );
icmp_ln416_fu_284_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"900009AA00000000"
    )
        port map (
      I0 => sel0(3),
      I1 => \last_N_size_reg_777_reg_n_0_[3]\,
      I2 => \last_N_size_reg_777_reg_n_0_[4]\,
      I3 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I4 => sel0(4),
      I5 => icmp_ln416_fu_284_p2_carry_i_7_n_0,
      O => icmp_ln416_fu_284_p2_carry_i_3_n_0
    );
icmp_ln416_fu_284_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => icmp_ln416_fu_284_p2_carry_i_8_n_0,
      I1 => bits_to_add_2_reg_873(2),
      I2 => icmp_ln412_reg_840,
      I3 => bits_to_add_1_reg_889(2),
      I4 => icmp_ln412_fu_272_p2_carry_i_9_n_0,
      I5 => bits_to_add_fu_102(2),
      O => icmp_ln416_fu_284_p2_carry_i_4_n_0
    );
icmp_ln416_fu_284_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      I1 => \last_N_size_reg_777_reg_n_0_[9]\,
      I2 => sel0(9),
      O => icmp_ln416_fu_284_p2_carry_i_5_n_0
    );
icmp_ln416_fu_284_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(7),
      I1 => \last_N_size_reg_777_reg_n_0_[7]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => icmp_ln416_fu_284_p2_carry_i_6_n_0
    );
icmp_ln416_fu_284_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => sel0(5),
      I1 => \last_N_size_reg_777_reg_n_0_[5]\,
      I2 => \icmp_ln398_reg_821_reg[0]_rep_n_0\,
      O => icmp_ln416_fu_284_p2_carry_i_7_n_0
    );
icmp_ln416_fu_284_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000001DFF1D"
    )
        port map (
      I0 => bits_to_add_2_reg_873(1),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(1),
      I3 => icmp_ln412_fu_272_p2_carry_i_9_n_0,
      I4 => bits_to_add_fu_102(1),
      I5 => sel0(0),
      O => icmp_ln416_fu_284_p2_carry_i_8_n_0
    );
\icmp_ln416_reg_852_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln416_reg_852,
      Q => icmp_ln416_reg_852_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln416_reg_852_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln416_reg_852_pp0_iter2_reg,
      Q => icmp_ln416_reg_852_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln416_reg_852_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln416_reg_852_pp0_iter3_reg,
      Q => icmp_ln416_reg_852_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln416_reg_852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => icmp_ln416_fu_284_p2,
      Q => icmp_ln416_reg_852,
      R => '0'
    );
\icmp_ln426_reg_1036[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"444F4444"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => \icmp_ln426_reg_1036[0]_i_2_n_0\,
      I3 => \icmp_ln426_reg_1036[0]_i_3_n_0\,
      I4 => \icmp_ln426_reg_1036[0]_i_4_n_0\,
      O => \icmp_ln426_reg_1036[0]_i_1_n_0\
    );
\icmp_ln426_reg_1036[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFDFFFFFFFF"
    )
        port map (
      I0 => ap_CS_fsm_state17,
      I1 => sel0(3),
      I2 => sel0(30),
      I3 => sel0(11),
      I4 => sel0(8),
      I5 => sel0(5),
      O => \icmp_ln426_reg_1036[0]_i_2_n_0\
    );
\icmp_ln426_reg_1036[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln426_reg_1036[0]_i_5_n_0\,
      I1 => sel0(14),
      I2 => sel0(16),
      I3 => sel0(13),
      I4 => sel0(18),
      I5 => \icmp_ln426_reg_1036[0]_i_6_n_0\,
      O => \icmp_ln426_reg_1036[0]_i_3_n_0\
    );
\icmp_ln426_reg_1036[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln426_reg_1036[0]_i_7_n_0\,
      I1 => \icmp_ln426_reg_1036[0]_i_8_n_0\,
      I2 => sel0(24),
      I3 => sel0(29),
      I4 => sel0(7),
      I5 => sel0(20),
      O => \icmp_ln426_reg_1036[0]_i_4_n_0\
    );
\icmp_ln426_reg_1036[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(27),
      I2 => sel0(12),
      I3 => sel0(19),
      O => \icmp_ln426_reg_1036[0]_i_5_n_0\
    );
\icmp_ln426_reg_1036[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => sel0(22),
      I1 => sel0(9),
      I2 => sel0(31),
      I3 => sel0(28),
      I4 => \icmp_ln426_reg_1036[0]_i_9_n_0\,
      O => \icmp_ln426_reg_1036[0]_i_6_n_0\
    );
\icmp_ln426_reg_1036[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002A2AAAA02A2"
    )
        port map (
      I0 => icmp_ln416_fu_284_p2_carry_i_8_n_0,
      I1 => bits_to_add_2_reg_873(2),
      I2 => icmp_ln412_reg_840,
      I3 => bits_to_add_1_reg_889(2),
      I4 => icmp_ln412_fu_272_p2_carry_i_9_n_0,
      I5 => bits_to_add_fu_102(2),
      O => \icmp_ln426_reg_1036[0]_i_7_n_0\
    );
\icmp_ln426_reg_1036[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(21),
      I2 => sel0(15),
      I3 => sel0(23),
      O => \icmp_ln426_reg_1036[0]_i_8_n_0\
    );
\icmp_ln426_reg_1036[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(26),
      I2 => sel0(17),
      I3 => sel0(25),
      O => \icmp_ln426_reg_1036[0]_i_9_n_0\
    );
\icmp_ln426_reg_1036_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln426_reg_1036[0]_i_1_n_0\,
      Q => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      R => '0'
    );
icmp_ln674_fu_383_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => icmp_ln674_fu_383_p2_carry_n_0,
      CO(2) => icmp_ln674_fu_383_p2_carry_n_1,
      CO(1) => icmp_ln674_fu_383_p2_carry_n_2,
      CO(0) => icmp_ln674_fu_383_p2_carry_n_3,
      CYINIT => '0',
      DI(3) => icmp_ln674_fu_383_p2_carry_i_1_n_0,
      DI(2) => icmp_ln674_fu_383_p2_carry_i_2_n_0,
      DI(1) => icmp_ln674_fu_383_p2_carry_i_3_n_0,
      DI(0) => icmp_ln674_fu_383_p2_carry_i_4_n_0,
      O(3 downto 0) => NLW_icmp_ln674_fu_383_p2_carry_O_UNCONNECTED(3 downto 0),
      S(3) => icmp_ln674_fu_383_p2_carry_i_5_n_0,
      S(2) => icmp_ln674_fu_383_p2_carry_i_6_n_0,
      S(1) => icmp_ln674_fu_383_p2_carry_i_7_n_0,
      S(0) => icmp_ln674_fu_383_p2_carry_i_8_n_0
    );
\icmp_ln674_fu_383_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => icmp_ln674_fu_383_p2_carry_n_0,
      CO(3) => \icmp_ln674_fu_383_p2_carry__0_n_0\,
      CO(2) => \icmp_ln674_fu_383_p2_carry__0_n_1\,
      CO(1) => \icmp_ln674_fu_383_p2_carry__0_n_2\,
      CO(0) => \icmp_ln674_fu_383_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_fu_383_p2_carry__0_i_1_n_0\,
      DI(2) => \icmp_ln674_fu_383_p2_carry__0_i_2_n_0\,
      DI(1) => \icmp_ln674_fu_383_p2_carry__0_i_3_n_0\,
      DI(0) => \icmp_ln674_fu_383_p2_carry__0_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_fu_383_p2_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_fu_383_p2_carry__0_i_5_n_0\,
      S(2) => \icmp_ln674_fu_383_p2_carry__0_i_6_n_0\,
      S(1) => \icmp_ln674_fu_383_p2_carry__0_i_7_n_0\,
      S(0) => \icmp_ln674_fu_383_p2_carry__0_i_8_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[16]\,
      I1 => \add_ln417_reg_857_reg_n_0_[16]\,
      I2 => \add_ln417_reg_857_reg_n_0_[17]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[17]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_1_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[14]\,
      I1 => \add_ln417_reg_857_reg_n_0_[14]\,
      I2 => \add_ln417_reg_857_reg_n_0_[15]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[15]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_2_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[12]\,
      I1 => \add_ln417_reg_857_reg_n_0_[12]\,
      I2 => \add_ln417_reg_857_reg_n_0_[13]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[13]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_3_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[10]\,
      I1 => \add_ln417_reg_857_reg_n_0_[10]\,
      I2 => \add_ln417_reg_857_reg_n_0_[11]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[11]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_4_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[16]\,
      I1 => \add_ln417_reg_857_reg_n_0_[16]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[17]\,
      I3 => \add_ln417_reg_857_reg_n_0_[17]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_5_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[14]\,
      I1 => \add_ln417_reg_857_reg_n_0_[14]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[15]\,
      I3 => \add_ln417_reg_857_reg_n_0_[15]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_6_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[12]\,
      I1 => \add_ln417_reg_857_reg_n_0_[12]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[13]\,
      I3 => \add_ln417_reg_857_reg_n_0_[13]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_7_n_0\
    );
\icmp_ln674_fu_383_p2_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[10]\,
      I1 => \add_ln417_reg_857_reg_n_0_[10]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[11]\,
      I3 => \add_ln417_reg_857_reg_n_0_[11]\,
      O => \icmp_ln674_fu_383_p2_carry__0_i_8_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_fu_383_p2_carry__0_n_0\,
      CO(3) => \icmp_ln674_fu_383_p2_carry__1_n_0\,
      CO(2) => \icmp_ln674_fu_383_p2_carry__1_n_1\,
      CO(1) => \icmp_ln674_fu_383_p2_carry__1_n_2\,
      CO(0) => \icmp_ln674_fu_383_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \icmp_ln674_fu_383_p2_carry__1_i_1_n_0\,
      DI(2) => \icmp_ln674_fu_383_p2_carry__1_i_2_n_0\,
      DI(1) => \icmp_ln674_fu_383_p2_carry__1_i_3_n_0\,
      DI(0) => \icmp_ln674_fu_383_p2_carry__1_i_4_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_fu_383_p2_carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => \icmp_ln674_fu_383_p2_carry__1_i_5_n_0\,
      S(2) => \icmp_ln674_fu_383_p2_carry__1_i_6_n_0\,
      S(1) => \icmp_ln674_fu_383_p2_carry__1_i_7_n_0\,
      S(0) => \icmp_ln674_fu_383_p2_carry__1_i_8_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[24]\,
      I1 => \add_ln417_reg_857_reg_n_0_[24]\,
      I2 => \add_ln417_reg_857_reg_n_0_[25]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[25]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_1_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[22]\,
      I1 => \add_ln417_reg_857_reg_n_0_[22]\,
      I2 => \add_ln417_reg_857_reg_n_0_[23]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[23]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_2_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[20]\,
      I1 => \add_ln417_reg_857_reg_n_0_[20]\,
      I2 => \add_ln417_reg_857_reg_n_0_[21]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[21]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_3_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[18]\,
      I1 => \add_ln417_reg_857_reg_n_0_[18]\,
      I2 => \add_ln417_reg_857_reg_n_0_[19]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[19]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_4_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[24]\,
      I1 => \add_ln417_reg_857_reg_n_0_[24]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[25]\,
      I3 => \add_ln417_reg_857_reg_n_0_[25]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_5_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[22]\,
      I1 => \add_ln417_reg_857_reg_n_0_[22]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[23]\,
      I3 => \add_ln417_reg_857_reg_n_0_[23]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_6_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[20]\,
      I1 => \add_ln417_reg_857_reg_n_0_[20]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[21]\,
      I3 => \add_ln417_reg_857_reg_n_0_[21]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_7_n_0\
    );
\icmp_ln674_fu_383_p2_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[18]\,
      I1 => \add_ln417_reg_857_reg_n_0_[18]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[19]\,
      I3 => \add_ln417_reg_857_reg_n_0_[19]\,
      O => \icmp_ln674_fu_383_p2_carry__1_i_8_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \icmp_ln674_fu_383_p2_carry__1_n_0\,
      CO(3) => \NLW_icmp_ln674_fu_383_p2_carry__2_CO_UNCONNECTED\(3),
      CO(2) => icmp_ln674_fu_383_p2,
      CO(1) => \icmp_ln674_fu_383_p2_carry__2_n_2\,
      CO(0) => \icmp_ln674_fu_383_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \icmp_ln674_fu_383_p2_carry__2_i_1_n_0\,
      DI(1) => \icmp_ln674_fu_383_p2_carry__2_i_2_n_0\,
      DI(0) => \icmp_ln674_fu_383_p2_carry__2_i_3_n_0\,
      O(3 downto 0) => \NLW_icmp_ln674_fu_383_p2_carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \icmp_ln674_fu_383_p2_carry__2_i_4_n_0\,
      S(1) => \icmp_ln674_fu_383_p2_carry__2_i_5_n_0\,
      S(0) => \icmp_ln674_fu_383_p2_carry__2_i_6_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[30]\,
      I1 => \add_ln417_reg_857_reg_n_0_[30]\,
      I2 => \add_ln417_reg_857_reg_n_0_[31]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[31]\,
      O => \icmp_ln674_fu_383_p2_carry__2_i_1_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[28]\,
      I1 => \add_ln417_reg_857_reg_n_0_[28]\,
      I2 => \add_ln417_reg_857_reg_n_0_[29]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[29]\,
      O => \icmp_ln674_fu_383_p2_carry__2_i_2_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[26]\,
      I1 => \add_ln417_reg_857_reg_n_0_[26]\,
      I2 => \add_ln417_reg_857_reg_n_0_[27]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[27]\,
      O => \icmp_ln674_fu_383_p2_carry__2_i_3_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[30]\,
      I1 => \add_ln417_reg_857_reg_n_0_[30]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[31]\,
      I3 => \add_ln417_reg_857_reg_n_0_[31]\,
      O => \icmp_ln674_fu_383_p2_carry__2_i_4_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[28]\,
      I1 => \add_ln417_reg_857_reg_n_0_[28]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[29]\,
      I3 => \add_ln417_reg_857_reg_n_0_[29]\,
      O => \icmp_ln674_fu_383_p2_carry__2_i_5_n_0\
    );
\icmp_ln674_fu_383_p2_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[26]\,
      I1 => \add_ln417_reg_857_reg_n_0_[26]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[27]\,
      I3 => \add_ln417_reg_857_reg_n_0_[27]\,
      O => \icmp_ln674_fu_383_p2_carry__2_i_6_n_0\
    );
icmp_ln674_fu_383_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[8]\,
      I1 => \add_ln417_reg_857_reg_n_0_[8]\,
      I2 => \add_ln417_reg_857_reg_n_0_[9]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[9]\,
      O => icmp_ln674_fu_383_p2_carry_i_1_n_0
    );
icmp_ln674_fu_383_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[6]\,
      I1 => \add_ln417_reg_857_reg_n_0_[6]\,
      I2 => \add_ln417_reg_857_reg_n_0_[7]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[7]\,
      O => icmp_ln674_fu_383_p2_carry_i_2_n_0
    );
icmp_ln674_fu_383_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[4]\,
      I1 => \add_ln417_reg_857_reg_n_0_[4]\,
      I2 => \add_ln417_reg_857_reg_n_0_[5]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[5]\,
      O => icmp_ln674_fu_383_p2_carry_i_3_n_0
    );
icmp_ln674_fu_383_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[3]\,
      I1 => \add_ln417_reg_857_reg_n_0_[3]\,
      O => icmp_ln674_fu_383_p2_carry_i_4_n_0
    );
icmp_ln674_fu_383_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[8]\,
      I1 => \add_ln417_reg_857_reg_n_0_[8]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[9]\,
      I3 => \add_ln417_reg_857_reg_n_0_[9]\,
      O => icmp_ln674_fu_383_p2_carry_i_5_n_0
    );
icmp_ln674_fu_383_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[6]\,
      I1 => \add_ln417_reg_857_reg_n_0_[6]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[7]\,
      I3 => \add_ln417_reg_857_reg_n_0_[7]\,
      O => icmp_ln674_fu_383_p2_carry_i_6_n_0
    );
icmp_ln674_fu_383_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[4]\,
      I1 => \add_ln417_reg_857_reg_n_0_[4]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[5]\,
      I3 => \add_ln417_reg_857_reg_n_0_[5]\,
      O => icmp_ln674_fu_383_p2_carry_i_7_n_0
    );
icmp_ln674_fu_383_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"82"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[2]\,
      I1 => \bits_to_add_load_1_reg_833_reg_n_0_[3]\,
      I2 => \add_ln417_reg_857_reg_n_0_[3]\,
      O => icmp_ln674_fu_383_p2_carry_i_8_n_0
    );
\icmp_ln674_reg_931_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => icmp_ln674_fu_383_p2,
      Q => icmp_ln674_reg_931,
      R => '0'
    );
\last_N_size_reg_777[5]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => shl_ln_fu_185_p3(3),
      O => \last_N_size_reg_777[5]_i_2_n_0\
    );
\last_N_size_reg_777_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(7),
      Q => \last_N_size_reg_777_reg_n_0_[10]\,
      R => '0'
    );
\last_N_size_reg_777_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(8),
      Q => \last_N_size_reg_777_reg_n_0_[11]\,
      R => '0'
    );
\last_N_size_reg_777_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(9),
      Q => \last_N_size_reg_777_reg_n_0_[12]\,
      R => '0'
    );
\last_N_size_reg_777_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(10),
      Q => \last_N_size_reg_777_reg_n_0_[13]\,
      R => '0'
    );
\last_N_size_reg_777_reg[13]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[9]_i_1_n_0\,
      CO(3) => \last_N_size_reg_777_reg[13]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[13]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[13]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[13]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(10 downto 7),
      S(3 downto 0) => shl_ln_fu_185_p3(13 downto 10)
    );
\last_N_size_reg_777_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(11),
      Q => \last_N_size_reg_777_reg_n_0_[14]\,
      R => '0'
    );
\last_N_size_reg_777_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(12),
      Q => \last_N_size_reg_777_reg_n_0_[15]\,
      R => '0'
    );
\last_N_size_reg_777_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(13),
      Q => \last_N_size_reg_777_reg_n_0_[16]\,
      R => '0'
    );
\last_N_size_reg_777_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(14),
      Q => \last_N_size_reg_777_reg_n_0_[17]\,
      R => '0'
    );
\last_N_size_reg_777_reg[17]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[13]_i_1_n_0\,
      CO(3) => \last_N_size_reg_777_reg[17]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[17]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[17]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[17]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(14 downto 11),
      S(3 downto 0) => shl_ln_fu_185_p3(17 downto 14)
    );
\last_N_size_reg_777_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(15),
      Q => \last_N_size_reg_777_reg_n_0_[18]\,
      R => '0'
    );
\last_N_size_reg_777_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(16),
      Q => \last_N_size_reg_777_reg_n_0_[19]\,
      R => '0'
    );
\last_N_size_reg_777_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(17),
      Q => \last_N_size_reg_777_reg_n_0_[20]\,
      R => '0'
    );
\last_N_size_reg_777_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(18),
      Q => \last_N_size_reg_777_reg_n_0_[21]\,
      R => '0'
    );
\last_N_size_reg_777_reg[21]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[17]_i_1_n_0\,
      CO(3) => \last_N_size_reg_777_reg[21]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[21]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[21]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[21]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(18 downto 15),
      S(3 downto 0) => shl_ln_fu_185_p3(21 downto 18)
    );
\last_N_size_reg_777_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(19),
      Q => \last_N_size_reg_777_reg_n_0_[22]\,
      R => '0'
    );
\last_N_size_reg_777_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(20),
      Q => \last_N_size_reg_777_reg_n_0_[23]\,
      R => '0'
    );
\last_N_size_reg_777_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(21),
      Q => \last_N_size_reg_777_reg_n_0_[24]\,
      R => '0'
    );
\last_N_size_reg_777_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(22),
      Q => \last_N_size_reg_777_reg_n_0_[25]\,
      R => '0'
    );
\last_N_size_reg_777_reg[25]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[21]_i_1_n_0\,
      CO(3) => \last_N_size_reg_777_reg[25]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[25]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[25]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[25]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(22 downto 19),
      S(3 downto 0) => shl_ln_fu_185_p3(25 downto 22)
    );
\last_N_size_reg_777_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(23),
      Q => \last_N_size_reg_777_reg_n_0_[26]\,
      R => '0'
    );
\last_N_size_reg_777_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(24),
      Q => \last_N_size_reg_777_reg_n_0_[27]\,
      R => '0'
    );
\last_N_size_reg_777_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(25),
      Q => \last_N_size_reg_777_reg_n_0_[28]\,
      R => '0'
    );
\last_N_size_reg_777_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(26),
      Q => \last_N_size_reg_777_reg_n_0_[29]\,
      R => '0'
    );
\last_N_size_reg_777_reg[29]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[25]_i_1_n_0\,
      CO(3) => \last_N_size_reg_777_reg[29]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[29]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[29]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[29]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(26 downto 23),
      S(3 downto 0) => shl_ln_fu_185_p3(29 downto 26)
    );
\last_N_size_reg_777_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(27),
      Q => \last_N_size_reg_777_reg_n_0_[30]\,
      R => '0'
    );
\last_N_size_reg_777_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(28),
      Q => \last_N_size_reg_777_reg_n_0_[31]\,
      R => '0'
    );
\last_N_size_reg_777_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[29]_i_1_n_0\,
      CO(3 downto 1) => \NLW_last_N_size_reg_777_reg[31]_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \last_N_size_reg_777_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_last_N_size_reg_777_reg[31]_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => p_0_in(28 downto 27),
      S(3 downto 2) => B"00",
      S(1 downto 0) => shl_ln_fu_185_p3(31 downto 30)
    );
\last_N_size_reg_777_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(0),
      Q => \last_N_size_reg_777_reg_n_0_[3]\,
      R => '0'
    );
\last_N_size_reg_777_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(1),
      Q => \last_N_size_reg_777_reg_n_0_[4]\,
      R => '0'
    );
\last_N_size_reg_777_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(2),
      Q => \last_N_size_reg_777_reg_n_0_[5]\,
      R => '0'
    );
\last_N_size_reg_777_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \last_N_size_reg_777_reg[5]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[5]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[5]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[5]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => shl_ln_fu_185_p3(3),
      DI(0) => '0',
      O(3 downto 1) => p_0_in(2 downto 0),
      O(0) => \NLW_last_N_size_reg_777_reg[5]_i_1_O_UNCONNECTED\(0),
      S(3 downto 2) => shl_ln_fu_185_p3(5 downto 4),
      S(1) => \last_N_size_reg_777[5]_i_2_n_0\,
      S(0) => '0'
    );
\last_N_size_reg_777_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(3),
      Q => \last_N_size_reg_777_reg_n_0_[6]\,
      R => '0'
    );
\last_N_size_reg_777_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(4),
      Q => \last_N_size_reg_777_reg_n_0_[7]\,
      R => '0'
    );
\last_N_size_reg_777_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(5),
      Q => \last_N_size_reg_777_reg_n_0_[8]\,
      R => '0'
    );
\last_N_size_reg_777_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => p_0_in(6),
      Q => \last_N_size_reg_777_reg_n_0_[9]\,
      R => '0'
    );
\last_N_size_reg_777_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \last_N_size_reg_777_reg[5]_i_1_n_0\,
      CO(3) => \last_N_size_reg_777_reg[9]_i_1_n_0\,
      CO(2) => \last_N_size_reg_777_reg[9]_i_1_n_1\,
      CO(1) => \last_N_size_reg_777_reg[9]_i_1_n_2\,
      CO(0) => \last_N_size_reg_777_reg[9]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_0_in(6 downto 3),
      S(3 downto 0) => shl_ln_fu_185_p3(9 downto 6)
    );
\loop_count_reg_767_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(0),
      Q => loop_count_reg_767(0),
      R => '0'
    );
\loop_count_reg_767_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(10),
      Q => loop_count_reg_767(10),
      R => '0'
    );
\loop_count_reg_767_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(11),
      Q => loop_count_reg_767(11),
      R => '0'
    );
\loop_count_reg_767_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(12),
      Q => loop_count_reg_767(12),
      R => '0'
    );
\loop_count_reg_767_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(13),
      Q => loop_count_reg_767(13),
      R => '0'
    );
\loop_count_reg_767_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(14),
      Q => loop_count_reg_767(14),
      R => '0'
    );
\loop_count_reg_767_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(15),
      Q => loop_count_reg_767(15),
      R => '0'
    );
\loop_count_reg_767_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(16),
      Q => loop_count_reg_767(16),
      R => '0'
    );
\loop_count_reg_767_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(17),
      Q => loop_count_reg_767(17),
      R => '0'
    );
\loop_count_reg_767_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(18),
      Q => loop_count_reg_767(18),
      R => '0'
    );
\loop_count_reg_767_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(19),
      Q => loop_count_reg_767(19),
      R => '0'
    );
\loop_count_reg_767_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(1),
      Q => loop_count_reg_767(1),
      R => '0'
    );
\loop_count_reg_767_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(20),
      Q => loop_count_reg_767(20),
      R => '0'
    );
\loop_count_reg_767_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(21),
      Q => loop_count_reg_767(21),
      R => '0'
    );
\loop_count_reg_767_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(22),
      Q => loop_count_reg_767(22),
      R => '0'
    );
\loop_count_reg_767_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(23),
      Q => loop_count_reg_767(23),
      R => '0'
    );
\loop_count_reg_767_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(24),
      Q => loop_count_reg_767(24),
      R => '0'
    );
\loop_count_reg_767_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(25),
      Q => loop_count_reg_767(25),
      R => '0'
    );
\loop_count_reg_767_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(26),
      Q => loop_count_reg_767(26),
      R => '0'
    );
\loop_count_reg_767_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(27),
      Q => loop_count_reg_767(27),
      R => '0'
    );
\loop_count_reg_767_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(28),
      Q => loop_count_reg_767(28),
      R => '0'
    );
\loop_count_reg_767_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(29),
      Q => loop_count_reg_767(29),
      R => '0'
    );
\loop_count_reg_767_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(2),
      Q => loop_count_reg_767(2),
      R => '0'
    );
\loop_count_reg_767_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(30),
      Q => loop_count_reg_767(30),
      R => '0'
    );
\loop_count_reg_767_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(31),
      Q => loop_count_reg_767(31),
      R => '0'
    );
\loop_count_reg_767_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(3),
      Q => loop_count_reg_767(3),
      R => '0'
    );
\loop_count_reg_767_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(4),
      Q => loop_count_reg_767(4),
      R => '0'
    );
\loop_count_reg_767_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(5),
      Q => loop_count_reg_767(5),
      R => '0'
    );
\loop_count_reg_767_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(6),
      Q => loop_count_reg_767(6),
      R => '0'
    );
\loop_count_reg_767_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(7),
      Q => loop_count_reg_767(7),
      R => '0'
    );
\loop_count_reg_767_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(8),
      Q => loop_count_reg_767(8),
      R => '0'
    );
\loop_count_reg_767_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state8,
      D => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(9),
      Q => loop_count_reg_767(9),
      R => '0'
    );
\lshr_ln414_2_reg_993[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => and_ln414_3_reg_9770,
      I1 => icmp_ln416_reg_852_pp0_iter2_reg,
      O => lshr_ln414_2_reg_9930
    );
\lshr_ln414_2_reg_993[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln414_4_reg_950(5),
      O => lshr_ln414_2_fu_541_p2(0)
    );
\lshr_ln414_2_reg_993[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F7F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[10]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF37FF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(1),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[11]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(4),
      I2 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[12]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF07FF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(0),
      I2 => sub_ln414_4_reg_950(2),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[13]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F1F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[14]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01FF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(2),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[15]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[16]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[16]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007FFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(3),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(1),
      I3 => sub_ln414_4_reg_950(0),
      I4 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[17]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(3),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(1),
      I3 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[18]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003F7F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(3),
      I2 => sub_ln414_4_reg_950(2),
      I3 => sub_ln414_4_reg_950(1),
      I4 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[19]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(3),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(2),
      I4 => sub_ln414_4_reg_950(0),
      O => \lshr_ln414_2_reg_993[1]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"07"
    )
        port map (
      I0 => sub_ln414_4_reg_950(3),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[20]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F7F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(0),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(2),
      I4 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[21]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0037"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(3),
      I2 => sub_ln414_4_reg_950(2),
      I3 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[22]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000F1F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(2),
      I4 => sub_ln414_4_reg_950(4),
      O => \lshr_ln414_2_reg_993[23]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[24]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln414_4_reg_950(4),
      I1 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[24]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000007F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(0),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[25]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0007"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[26]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000037"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(1),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[27]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => sub_ln414_4_reg_950(3),
      I1 => sub_ln414_4_reg_950(4),
      I2 => sub_ln414_4_reg_950(2),
      O => \lshr_ln414_2_reg_993[28]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000007"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(0),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(2),
      O => \lshr_ln414_2_reg_993[29]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(4),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(1),
      O => \lshr_ln414_2_reg_993[2]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(4),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(1),
      O => \lshr_ln414_2_reg_993[30]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => sub_ln414_4_reg_950(5),
      I1 => icmp_ln416_reg_852_pp0_iter2_reg,
      I2 => and_ln414_3_reg_9770,
      O => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(3),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(2),
      I4 => sub_ln414_4_reg_950(0),
      O => \lshr_ln414_2_reg_993[31]_i_2_n_0\
    );
\lshr_ln414_2_reg_993[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFF7FFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(2),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(3),
      I4 => sub_ln414_4_reg_950(1),
      O => \lshr_ln414_2_reg_993[3]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(3),
      I1 => sub_ln414_4_reg_950(4),
      I2 => sub_ln414_4_reg_950(2),
      O => \lshr_ln414_2_reg_993[4]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF7FFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(0),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(2),
      O => \lshr_ln414_2_reg_993[5]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F7F"
    )
        port map (
      I0 => sub_ln414_4_reg_950(1),
      I1 => sub_ln414_4_reg_950(3),
      I2 => sub_ln414_4_reg_950(4),
      I3 => sub_ln414_4_reg_950(2),
      O => \lshr_ln414_2_reg_993[6]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF1FFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(0),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(3),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(2),
      O => \lshr_ln414_2_reg_993[7]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sub_ln414_4_reg_950(4),
      I1 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[8]_i_1_n_0\
    );
\lshr_ln414_2_reg_993[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF7FFF"
    )
        port map (
      I0 => sub_ln414_4_reg_950(2),
      I1 => sub_ln414_4_reg_950(1),
      I2 => sub_ln414_4_reg_950(0),
      I3 => sub_ln414_4_reg_950(4),
      I4 => sub_ln414_4_reg_950(3),
      O => \lshr_ln414_2_reg_993[9]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln414_2_fu_541_p2(0),
      Q => lshr_ln414_2_reg_993(0),
      R => '0'
    );
\lshr_ln414_2_reg_993_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[10]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(10),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[11]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(11),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[12]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(12),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[13]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(13),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[14]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(14),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[15]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(15),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[16]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(16),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[17]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(17),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[18]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(18),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[19]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(19),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[1]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(1),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[20]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(20),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[21]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(21),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[22]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(22),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[23]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(23),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[24]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(24),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[25]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(25),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[26]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(26),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[27]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(27),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[28]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(28),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[29]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(29),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[2]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(2),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[30]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(30),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[31]_i_2_n_0\,
      Q => lshr_ln414_2_reg_993(31),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[3]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(3),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[4]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(4),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[5]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(5),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[6]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(6),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[7]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(7),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[8]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(8),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln414_2_reg_993_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln414_2_reg_993[9]_i_1_n_0\,
      Q => lshr_ln414_2_reg_993(9),
      R => \lshr_ln414_2_reg_993[31]_i_1_n_0\
    );
\lshr_ln674_1_reg_988[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[0]_i_2_n_0\,
      I1 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I2 => \lshr_ln674_1_reg_988[0]_i_3_n_0\,
      I3 => \lshr_ln674_1_reg_988[0]_i_4_n_0\,
      I4 => \lshr_ln674_1_reg_988[1]_i_2_n_0\,
      I5 => trunc_ln674_reg_938(3),
      O => lshr_ln674_1_fu_532_p2(0)
    );
\lshr_ln674_1_reg_988[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_894(3),
      I1 => tmp_V_reg_894(4),
      I2 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I3 => tmp_V_reg_894(7),
      I4 => icmp_ln674_reg_931,
      I5 => tmp_V_reg_894(0),
      O => \lshr_ln674_1_reg_988[0]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_894(1),
      I1 => tmp_V_reg_894(6),
      I2 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I3 => tmp_V_reg_894(5),
      I4 => icmp_ln674_reg_931,
      I5 => tmp_V_reg_894(2),
      O => \lshr_ln674_1_reg_988[0]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln674_2_reg_945(0),
      I1 => icmp_ln674_reg_931,
      I2 => trunc_ln674_reg_938(0),
      O => \lshr_ln674_1_reg_988[0]_i_4_n_0\
    );
\lshr_ln674_1_reg_988[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FEAE000002A2"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[1]_i_2_n_0\,
      I1 => trunc_ln674_reg_938(0),
      I2 => icmp_ln674_reg_931,
      I3 => sub_ln674_2_reg_945(0),
      I4 => trunc_ln674_reg_938(3),
      I5 => \lshr_ln674_1_reg_988[2]_i_2_n_0\,
      O => lshr_ln674_1_fu_532_p2(1)
    );
\lshr_ln674_1_reg_988[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[3]_i_3_n_0\,
      I1 => sub_ln674_2_reg_945(1),
      I2 => icmp_ln674_reg_931,
      I3 => trunc_ln674_reg_938(1),
      I4 => \lshr_ln674_1_reg_988[1]_i_3_n_0\,
      O => \lshr_ln674_1_reg_988[1]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_894(2),
      I1 => tmp_V_reg_894(5),
      I2 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I3 => tmp_V_reg_894(6),
      I4 => icmp_ln674_reg_931,
      I5 => tmp_V_reg_894(1),
      O => \lshr_ln674_1_reg_988[1]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2223332322200020"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[3]_i_2_n_0\,
      I1 => trunc_ln674_reg_938(3),
      I2 => trunc_ln674_reg_938(0),
      I3 => icmp_ln674_reg_931,
      I4 => sub_ln674_2_reg_945(0),
      I5 => \lshr_ln674_1_reg_988[2]_i_2_n_0\,
      O => lshr_ln674_1_fu_532_p2(2)
    );
\lshr_ln674_1_reg_988[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => tmp_V_reg_894(4),
      I1 => icmp_ln674_reg_931,
      I2 => tmp_V_reg_894(3),
      I3 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I4 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I5 => \lshr_ln674_1_reg_988[0]_i_3_n_0\,
      O => \lshr_ln674_1_reg_988[2]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1113331311100010"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[4]_i_2_n_0\,
      I1 => trunc_ln674_reg_938(3),
      I2 => trunc_ln674_reg_938(0),
      I3 => icmp_ln674_reg_931,
      I4 => sub_ln674_2_reg_945(0),
      I5 => \lshr_ln674_1_reg_988[3]_i_2_n_0\,
      O => lshr_ln674_1_fu_532_p2(3)
    );
\lshr_ln674_1_reg_988[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => tmp_V_reg_894(5),
      I1 => icmp_ln674_reg_931,
      I2 => tmp_V_reg_894(2),
      I3 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I4 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I5 => \lshr_ln674_1_reg_988[3]_i_3_n_0\,
      O => \lshr_ln674_1_reg_988[3]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => tmp_V_reg_894(0),
      I1 => tmp_V_reg_894(7),
      I2 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I3 => tmp_V_reg_894(4),
      I4 => icmp_ln674_reg_931,
      I5 => tmp_V_reg_894(3),
      O => \lshr_ln674_1_reg_988[3]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050303030503"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[5]_i_2_n_0\,
      I1 => \lshr_ln674_1_reg_988[4]_i_2_n_0\,
      I2 => trunc_ln674_reg_938(3),
      I3 => trunc_ln674_reg_938(0),
      I4 => icmp_ln674_reg_931,
      I5 => sub_ln674_2_reg_945(0),
      O => lshr_ln674_1_fu_532_p2(4)
    );
\lshr_ln674_1_reg_988[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0000ABFBFFFF"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I1 => tmp_V_reg_894(6),
      I2 => icmp_ln674_reg_931,
      I3 => tmp_V_reg_894(1),
      I4 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I5 => \lshr_ln674_1_reg_988[4]_i_3_n_0\,
      O => \lshr_ln674_1_reg_988[4]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => tmp_V_reg_894(4),
      I1 => tmp_V_reg_894(3),
      I2 => trunc_ln674_reg_938(2),
      I3 => icmp_ln674_reg_931,
      I4 => sub_ln674_2_reg_945(2),
      O => \lshr_ln674_1_reg_988[4]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505050303030503"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[6]_i_3_n_0\,
      I1 => \lshr_ln674_1_reg_988[5]_i_2_n_0\,
      I2 => trunc_ln674_reg_938(3),
      I3 => trunc_ln674_reg_938(0),
      I4 => icmp_ln674_reg_931,
      I5 => sub_ln674_2_reg_945(0),
      O => lshr_ln674_1_fu_532_p2(5)
    );
\lshr_ln674_1_reg_988[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABFB0000ABFBFFFF"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I1 => tmp_V_reg_894(7),
      I2 => icmp_ln674_reg_931,
      I3 => tmp_V_reg_894(0),
      I4 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I5 => \lshr_ln674_1_reg_988[5]_i_3_n_0\,
      O => \lshr_ln674_1_reg_988[5]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000ACC0A"
    )
        port map (
      I0 => tmp_V_reg_894(5),
      I1 => tmp_V_reg_894(2),
      I2 => trunc_ln674_reg_938(2),
      I3 => icmp_ln674_reg_931,
      I4 => sub_ln674_2_reg_945(2),
      O => \lshr_ln674_1_reg_988[5]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0A0A0303030A03"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[6]_i_2_n_0\,
      I1 => \lshr_ln674_1_reg_988[6]_i_3_n_0\,
      I2 => trunc_ln674_reg_938(3),
      I3 => trunc_ln674_reg_938(0),
      I4 => icmp_ln674_reg_931,
      I5 => sub_ln674_2_reg_945(0),
      O => lshr_ln674_1_fu_532_p2(6)
    );
\lshr_ln674_1_reg_988[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008830B8"
    )
        port map (
      I0 => tmp_V_reg_894(0),
      I1 => icmp_ln674_reg_931,
      I2 => tmp_V_reg_894(7),
      I3 => sub_ln674_2_reg_945(2),
      I4 => trunc_ln674_reg_938(2),
      I5 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      O => \lshr_ln674_1_reg_988[6]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFBFFAFFBABF"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I1 => tmp_V_reg_894(1),
      I2 => icmp_ln674_reg_931,
      I3 => tmp_V_reg_894(6),
      I4 => sub_ln674_2_reg_945(2),
      I5 => trunc_ln674_reg_938(2),
      O => \lshr_ln674_1_reg_988[6]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1110001000000000"
    )
        port map (
      I0 => \lshr_ln674_1_reg_988[7]_i_2_n_0\,
      I1 => \lshr_ln674_1_reg_988[7]_i_3_n_0\,
      I2 => tmp_V_reg_894(7),
      I3 => icmp_ln674_reg_931,
      I4 => tmp_V_reg_894(0),
      I5 => \lshr_ln674_1_reg_988[7]_i_4_n_0\,
      O => \lshr_ln674_1_reg_988[7]_i_1_n_0\
    );
\lshr_ln674_1_reg_988[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln674_2_reg_945(1),
      I1 => icmp_ln674_reg_931,
      I2 => trunc_ln674_reg_938(1),
      O => \lshr_ln674_1_reg_988[7]_i_2_n_0\
    );
\lshr_ln674_1_reg_988[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln674_2_reg_945(2),
      I1 => icmp_ln674_reg_931,
      I2 => trunc_ln674_reg_938(2),
      O => \lshr_ln674_1_reg_988[7]_i_3_n_0\
    );
\lshr_ln674_1_reg_988[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0151"
    )
        port map (
      I0 => trunc_ln674_reg_938(3),
      I1 => trunc_ln674_reg_938(0),
      I2 => icmp_ln674_reg_931,
      I3 => sub_ln674_2_reg_945(0),
      O => \lshr_ln674_1_reg_988[7]_i_4_n_0\
    );
\lshr_ln674_1_reg_988_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(0),
      Q => lshr_ln674_1_reg_988(0),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(1),
      Q => lshr_ln674_1_reg_988(1),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(2),
      Q => lshr_ln674_1_reg_988(2),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(3),
      Q => lshr_ln674_1_reg_988(3),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(4),
      Q => lshr_ln674_1_reg_988(4),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(5),
      Q => lshr_ln674_1_reg_988(5),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => lshr_ln674_1_fu_532_p2(6),
      Q => lshr_ln674_1_reg_988(6),
      R => '0'
    );
\lshr_ln674_1_reg_988_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => \lshr_ln674_1_reg_988[7]_i_1_n_0\,
      Q => lshr_ln674_1_reg_988(7),
      R => '0'
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \mOutPtr[0]_i_2__0_n_0\,
      I1 => \mOutPtr_reg[0]_0\,
      O => \mOutPtr_reg[0]\
    );
\mOutPtr[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555595555555555"
    )
        port map (
      I0 => \mOutPtr_reg[0]_1\,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => \mOutPtr_reg[1]\(0),
      I4 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I5 => out_mat_data_empty_n,
      O => \mOutPtr[0]_i_2__0_n_0\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888088"
    )
        port map (
      I0 => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start,
      I1 => ap_CS_fsm_state18,
      I2 => strm_full_n,
      I3 => icmp_ln390_reg_773,
      I4 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      O => internal_empty_n_reg_0
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I4 => out_mat_data_empty_n,
      I5 => \mOutPtr_reg[0]_1\,
      O => mOutPtr110_out
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFDFFFFF"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => \mOutPtr_reg[1]\(0),
      I3 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I4 => ap_enable_reg_pp0_iter2,
      I5 => \mOutPtr_reg[0]_1\,
      O => internal_empty_n_reg
    );
mul_32s_32s_32_7_1_U74: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_mul_32s_32s_32_7_1
     port map (
      D(31 downto 0) => \threshold_accel_mul_32s_32s_32_7_1_Multiplier_1_U/buff4_reg\(31 downto 0),
      Q(0) => \^q\(0),
      \a_reg0_reg[31]\(14 downto 0) => rows_reg_746(31 downto 17),
      ap_clk => ap_clk,
      cols_loc_channel_dout(31 downto 0) => cols_loc_channel_dout(31 downto 0),
      srcMat_1_c_dout(16 downto 0) => srcMat_1_c_dout(16 downto 0)
    );
\p_Result_1_reg_1014[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(31),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(0),
      I3 => and_ln414_3_reg_977(0),
      I4 => grp_load_fu_162_p1(0),
      O => p_Result_1_fu_594_p2(0)
    );
\p_Result_1_reg_1014[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(21),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(10),
      I3 => and_ln414_3_reg_977(10),
      I4 => grp_load_fu_162_p1(10),
      O => p_Result_1_fu_594_p2(10)
    );
\p_Result_1_reg_1014[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(20),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(11),
      I3 => and_ln414_3_reg_977(11),
      I4 => grp_load_fu_162_p1(11),
      O => p_Result_1_fu_594_p2(11)
    );
\p_Result_1_reg_1014[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(19),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(12),
      I3 => and_ln414_3_reg_977(12),
      I4 => grp_load_fu_162_p1(12),
      O => p_Result_1_fu_594_p2(12)
    );
\p_Result_1_reg_1014[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(18),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(13),
      I3 => and_ln414_3_reg_977(13),
      I4 => grp_load_fu_162_p1(13),
      O => p_Result_1_fu_594_p2(13)
    );
\p_Result_1_reg_1014[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(17),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(14),
      I3 => and_ln414_3_reg_977(14),
      I4 => grp_load_fu_162_p1(14),
      O => p_Result_1_fu_594_p2(14)
    );
\p_Result_1_reg_1014[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(16),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(15),
      I3 => and_ln414_3_reg_977(15),
      I4 => grp_load_fu_162_p1(15),
      O => p_Result_1_fu_594_p2(15)
    );
\p_Result_1_reg_1014[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(15),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(16),
      I3 => and_ln414_3_reg_977(16),
      I4 => grp_load_fu_162_p1(16),
      O => p_Result_1_fu_594_p2(16)
    );
\p_Result_1_reg_1014[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(14),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(17),
      I3 => and_ln414_3_reg_977(17),
      I4 => grp_load_fu_162_p1(17),
      O => p_Result_1_fu_594_p2(17)
    );
\p_Result_1_reg_1014[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(13),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(18),
      I3 => and_ln414_3_reg_977(18),
      I4 => grp_load_fu_162_p1(18),
      O => p_Result_1_fu_594_p2(18)
    );
\p_Result_1_reg_1014[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(12),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(19),
      I3 => and_ln414_3_reg_977(19),
      I4 => grp_load_fu_162_p1(19),
      O => p_Result_1_fu_594_p2(19)
    );
\p_Result_1_reg_1014[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(30),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(1),
      I3 => and_ln414_3_reg_977(1),
      I4 => grp_load_fu_162_p1(1),
      O => p_Result_1_fu_594_p2(1)
    );
\p_Result_1_reg_1014[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(11),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(20),
      I3 => and_ln414_3_reg_977(20),
      I4 => grp_load_fu_162_p1(20),
      O => p_Result_1_fu_594_p2(20)
    );
\p_Result_1_reg_1014[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(10),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(21),
      I3 => and_ln414_3_reg_977(21),
      I4 => grp_load_fu_162_p1(21),
      O => p_Result_1_fu_594_p2(21)
    );
\p_Result_1_reg_1014[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(9),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(22),
      I3 => and_ln414_3_reg_977(22),
      I4 => grp_load_fu_162_p1(22),
      O => p_Result_1_fu_594_p2(22)
    );
\p_Result_1_reg_1014[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(8),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(23),
      I3 => and_ln414_3_reg_977(23),
      I4 => grp_load_fu_162_p1(23),
      O => p_Result_1_fu_594_p2(23)
    );
\p_Result_1_reg_1014[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(7),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(24),
      I3 => and_ln414_3_reg_977(24),
      I4 => grp_load_fu_162_p1(24),
      O => p_Result_1_fu_594_p2(24)
    );
\p_Result_1_reg_1014[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(6),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(25),
      I3 => and_ln414_3_reg_977(25),
      I4 => grp_load_fu_162_p1(25),
      O => p_Result_1_fu_594_p2(25)
    );
\p_Result_1_reg_1014[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(5),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(26),
      I3 => and_ln414_3_reg_977(26),
      I4 => grp_load_fu_162_p1(26),
      O => p_Result_1_fu_594_p2(26)
    );
\p_Result_1_reg_1014[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(4),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(27),
      I3 => and_ln414_3_reg_977(27),
      I4 => grp_load_fu_162_p1(27),
      O => p_Result_1_fu_594_p2(27)
    );
\p_Result_1_reg_1014[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(3),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(28),
      I3 => and_ln414_3_reg_977(28),
      I4 => grp_load_fu_162_p1(28),
      O => p_Result_1_fu_594_p2(28)
    );
\p_Result_1_reg_1014[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(2),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(29),
      I3 => and_ln414_3_reg_977(29),
      I4 => grp_load_fu_162_p1(29),
      O => p_Result_1_fu_594_p2(29)
    );
\p_Result_1_reg_1014[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(29),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(2),
      I3 => and_ln414_3_reg_977(2),
      I4 => grp_load_fu_162_p1(2),
      O => p_Result_1_fu_594_p2(2)
    );
\p_Result_1_reg_1014[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(1),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(30),
      I3 => and_ln414_3_reg_977(30),
      I4 => grp_load_fu_162_p1(30),
      O => p_Result_1_fu_594_p2(30)
    );
\p_Result_1_reg_1014[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FB00FBFB"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => strm_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      O => p_Result_1_reg_10140
    );
\p_Result_1_reg_1014[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(0),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(31),
      I3 => and_ln414_3_reg_977(31),
      I4 => grp_load_fu_162_p1(31),
      O => p_Result_1_fu_594_p2(31)
    );
\p_Result_1_reg_1014[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(28),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(3),
      I3 => and_ln414_3_reg_977(3),
      I4 => grp_load_fu_162_p1(3),
      O => p_Result_1_fu_594_p2(3)
    );
\p_Result_1_reg_1014[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(27),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(4),
      I3 => and_ln414_3_reg_977(4),
      I4 => grp_load_fu_162_p1(4),
      O => p_Result_1_fu_594_p2(4)
    );
\p_Result_1_reg_1014[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(26),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(5),
      I3 => and_ln414_3_reg_977(5),
      I4 => grp_load_fu_162_p1(5),
      O => p_Result_1_fu_594_p2(5)
    );
\p_Result_1_reg_1014[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(25),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(6),
      I3 => and_ln414_3_reg_977(6),
      I4 => grp_load_fu_162_p1(6),
      O => p_Result_1_fu_594_p2(6)
    );
\p_Result_1_reg_1014[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(24),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(7),
      I3 => and_ln414_3_reg_977(7),
      I4 => grp_load_fu_162_p1(7),
      O => p_Result_1_fu_594_p2(7)
    );
\p_Result_1_reg_1014[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(23),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(8),
      I3 => and_ln414_3_reg_977(8),
      I4 => grp_load_fu_162_p1(8),
      O => p_Result_1_fu_594_p2(8)
    );
\p_Result_1_reg_1014[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(22),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(9),
      I3 => and_ln414_3_reg_977(9),
      I4 => grp_load_fu_162_p1(9),
      O => p_Result_1_fu_594_p2(9)
    );
\p_Result_1_reg_1014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(0),
      Q => p_Result_1_reg_1014(0),
      R => '0'
    );
\p_Result_1_reg_1014_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(10),
      Q => p_Result_1_reg_1014(10),
      R => '0'
    );
\p_Result_1_reg_1014_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(11),
      Q => p_Result_1_reg_1014(11),
      R => '0'
    );
\p_Result_1_reg_1014_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(12),
      Q => p_Result_1_reg_1014(12),
      R => '0'
    );
\p_Result_1_reg_1014_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(13),
      Q => p_Result_1_reg_1014(13),
      R => '0'
    );
\p_Result_1_reg_1014_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(14),
      Q => p_Result_1_reg_1014(14),
      R => '0'
    );
\p_Result_1_reg_1014_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(15),
      Q => p_Result_1_reg_1014(15),
      R => '0'
    );
\p_Result_1_reg_1014_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(16),
      Q => p_Result_1_reg_1014(16),
      R => '0'
    );
\p_Result_1_reg_1014_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(17),
      Q => p_Result_1_reg_1014(17),
      R => '0'
    );
\p_Result_1_reg_1014_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(18),
      Q => p_Result_1_reg_1014(18),
      R => '0'
    );
\p_Result_1_reg_1014_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(19),
      Q => p_Result_1_reg_1014(19),
      R => '0'
    );
\p_Result_1_reg_1014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(1),
      Q => p_Result_1_reg_1014(1),
      R => '0'
    );
\p_Result_1_reg_1014_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(20),
      Q => p_Result_1_reg_1014(20),
      R => '0'
    );
\p_Result_1_reg_1014_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(21),
      Q => p_Result_1_reg_1014(21),
      R => '0'
    );
\p_Result_1_reg_1014_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(22),
      Q => p_Result_1_reg_1014(22),
      R => '0'
    );
\p_Result_1_reg_1014_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(23),
      Q => p_Result_1_reg_1014(23),
      R => '0'
    );
\p_Result_1_reg_1014_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(24),
      Q => p_Result_1_reg_1014(24),
      R => '0'
    );
\p_Result_1_reg_1014_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(25),
      Q => p_Result_1_reg_1014(25),
      R => '0'
    );
\p_Result_1_reg_1014_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(26),
      Q => p_Result_1_reg_1014(26),
      R => '0'
    );
\p_Result_1_reg_1014_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(27),
      Q => p_Result_1_reg_1014(27),
      R => '0'
    );
\p_Result_1_reg_1014_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(28),
      Q => p_Result_1_reg_1014(28),
      R => '0'
    );
\p_Result_1_reg_1014_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(29),
      Q => p_Result_1_reg_1014(29),
      R => '0'
    );
\p_Result_1_reg_1014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(2),
      Q => p_Result_1_reg_1014(2),
      R => '0'
    );
\p_Result_1_reg_1014_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(30),
      Q => p_Result_1_reg_1014(30),
      R => '0'
    );
\p_Result_1_reg_1014_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(31),
      Q => p_Result_1_reg_1014(31),
      R => '0'
    );
\p_Result_1_reg_1014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(3),
      Q => p_Result_1_reg_1014(3),
      R => '0'
    );
\p_Result_1_reg_1014_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(4),
      Q => p_Result_1_reg_1014(4),
      R => '0'
    );
\p_Result_1_reg_1014_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(5),
      Q => p_Result_1_reg_1014(5),
      R => '0'
    );
\p_Result_1_reg_1014_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(6),
      Q => p_Result_1_reg_1014(6),
      R => '0'
    );
\p_Result_1_reg_1014_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(7),
      Q => p_Result_1_reg_1014(7),
      R => '0'
    );
\p_Result_1_reg_1014_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(8),
      Q => p_Result_1_reg_1014(8),
      R => '0'
    );
\p_Result_1_reg_1014_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_1_reg_10140,
      D => p_Result_1_fu_594_p2(9),
      Q => p_Result_1_reg_1014(9),
      R => '0'
    );
\p_Result_3_reg_1019[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => lshr_ln674_1_reg_988(0),
      I1 => sub_ln674_4_reg_983(3),
      I2 => lshr_ln414_2_reg_993(0),
      I3 => p_Result_1_fu_594_p2(0),
      O => p_Result_3_fu_635_p2(0)
    );
\p_Result_3_reg_1019[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(21),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(10),
      I3 => and_ln414_3_reg_977(10),
      I4 => grp_load_fu_162_p1(10),
      I5 => lshr_ln414_2_reg_993(10),
      O => p_Result_3_fu_635_p2(10)
    );
\p_Result_3_reg_1019[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(20),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(11),
      I3 => and_ln414_3_reg_977(11),
      I4 => grp_load_fu_162_p1(11),
      I5 => lshr_ln414_2_reg_993(11),
      O => p_Result_3_fu_635_p2(11)
    );
\p_Result_3_reg_1019[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(19),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(12),
      I3 => and_ln414_3_reg_977(12),
      I4 => grp_load_fu_162_p1(12),
      I5 => lshr_ln414_2_reg_993(12),
      O => p_Result_3_fu_635_p2(12)
    );
\p_Result_3_reg_1019[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(18),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(13),
      I3 => and_ln414_3_reg_977(13),
      I4 => grp_load_fu_162_p1(13),
      I5 => lshr_ln414_2_reg_993(13),
      O => p_Result_3_fu_635_p2(13)
    );
\p_Result_3_reg_1019[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(17),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(14),
      I3 => and_ln414_3_reg_977(14),
      I4 => grp_load_fu_162_p1(14),
      I5 => lshr_ln414_2_reg_993(14),
      O => p_Result_3_fu_635_p2(14)
    );
\p_Result_3_reg_1019[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(16),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(15),
      I3 => and_ln414_3_reg_977(15),
      I4 => grp_load_fu_162_p1(15),
      I5 => lshr_ln414_2_reg_993(15),
      O => p_Result_3_fu_635_p2(15)
    );
\p_Result_3_reg_1019[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(15),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(16),
      I3 => and_ln414_3_reg_977(16),
      I4 => grp_load_fu_162_p1(16),
      I5 => lshr_ln414_2_reg_993(16),
      O => p_Result_3_fu_635_p2(16)
    );
\p_Result_3_reg_1019[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(14),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(17),
      I3 => and_ln414_3_reg_977(17),
      I4 => grp_load_fu_162_p1(17),
      I5 => lshr_ln414_2_reg_993(17),
      O => p_Result_3_fu_635_p2(17)
    );
\p_Result_3_reg_1019[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(13),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(18),
      I3 => and_ln414_3_reg_977(18),
      I4 => grp_load_fu_162_p1(18),
      I5 => lshr_ln414_2_reg_993(18),
      O => p_Result_3_fu_635_p2(18)
    );
\p_Result_3_reg_1019[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(12),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(19),
      I3 => and_ln414_3_reg_977(19),
      I4 => grp_load_fu_162_p1(19),
      I5 => lshr_ln414_2_reg_993(19),
      O => p_Result_3_fu_635_p2(19)
    );
\p_Result_3_reg_1019[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF002A0000"
    )
        port map (
      I0 => lshr_ln674_1_reg_988(1),
      I1 => sub_ln674_4_reg_983(0),
      I2 => \p_Result_3_reg_1019[1]_i_2_n_0\,
      I3 => sub_ln674_4_reg_983(3),
      I4 => lshr_ln414_2_reg_993(1),
      I5 => p_Result_1_fu_594_p2(1),
      O => p_Result_3_fu_635_p2(1)
    );
\p_Result_3_reg_1019[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln674_4_reg_983(2),
      I1 => sub_ln674_4_reg_983(1),
      O => \p_Result_3_reg_1019[1]_i_2_n_0\
    );
\p_Result_3_reg_1019[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(11),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(20),
      I3 => and_ln414_3_reg_977(20),
      I4 => grp_load_fu_162_p1(20),
      I5 => lshr_ln414_2_reg_993(20),
      O => p_Result_3_fu_635_p2(20)
    );
\p_Result_3_reg_1019[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(10),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(21),
      I3 => and_ln414_3_reg_977(21),
      I4 => grp_load_fu_162_p1(21),
      I5 => lshr_ln414_2_reg_993(21),
      O => p_Result_3_fu_635_p2(21)
    );
\p_Result_3_reg_1019[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(9),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(22),
      I3 => and_ln414_3_reg_977(22),
      I4 => grp_load_fu_162_p1(22),
      I5 => lshr_ln414_2_reg_993(22),
      O => p_Result_3_fu_635_p2(22)
    );
\p_Result_3_reg_1019[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(8),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(23),
      I3 => and_ln414_3_reg_977(23),
      I4 => grp_load_fu_162_p1(23),
      I5 => lshr_ln414_2_reg_993(23),
      O => p_Result_3_fu_635_p2(23)
    );
\p_Result_3_reg_1019[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(7),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(24),
      I3 => and_ln414_3_reg_977(24),
      I4 => grp_load_fu_162_p1(24),
      I5 => lshr_ln414_2_reg_993(24),
      O => p_Result_3_fu_635_p2(24)
    );
\p_Result_3_reg_1019[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(6),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(25),
      I3 => and_ln414_3_reg_977(25),
      I4 => grp_load_fu_162_p1(25),
      I5 => lshr_ln414_2_reg_993(25),
      O => p_Result_3_fu_635_p2(25)
    );
\p_Result_3_reg_1019[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(5),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(26),
      I3 => and_ln414_3_reg_977(26),
      I4 => grp_load_fu_162_p1(26),
      I5 => lshr_ln414_2_reg_993(26),
      O => p_Result_3_fu_635_p2(26)
    );
\p_Result_3_reg_1019[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(4),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(27),
      I3 => and_ln414_3_reg_977(27),
      I4 => grp_load_fu_162_p1(27),
      I5 => lshr_ln414_2_reg_993(27),
      O => p_Result_3_fu_635_p2(27)
    );
\p_Result_3_reg_1019[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(3),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(28),
      I3 => and_ln414_3_reg_977(28),
      I4 => grp_load_fu_162_p1(28),
      I5 => lshr_ln414_2_reg_993(28),
      O => p_Result_3_fu_635_p2(28)
    );
\p_Result_3_reg_1019[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(2),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(29),
      I3 => and_ln414_3_reg_977(29),
      I4 => grp_load_fu_162_p1(29),
      I5 => lshr_ln414_2_reg_993(29),
      O => p_Result_3_fu_635_p2(29)
    );
\p_Result_3_reg_1019[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002AFFFF002A0000"
    )
        port map (
      I0 => lshr_ln674_1_reg_988(2),
      I1 => sub_ln674_4_reg_983(2),
      I2 => sub_ln674_4_reg_983(1),
      I3 => sub_ln674_4_reg_983(3),
      I4 => lshr_ln414_2_reg_993(2),
      I5 => p_Result_1_fu_594_p2(2),
      O => p_Result_3_fu_635_p2(2)
    );
\p_Result_3_reg_1019[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(1),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(30),
      I3 => and_ln414_3_reg_977(30),
      I4 => grp_load_fu_162_p1(30),
      I5 => lshr_ln414_2_reg_993(30),
      O => p_Result_3_fu_635_p2(30)
    );
\p_Result_3_reg_1019[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_Result_1_reg_10140,
      I1 => icmp_ln416_reg_852_pp0_iter3_reg,
      O => p_Result_3_reg_10190
    );
\p_Result_3_reg_1019[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(0),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(31),
      I3 => and_ln414_3_reg_977(31),
      I4 => grp_load_fu_162_p1(31),
      I5 => lshr_ln414_2_reg_993(31),
      O => p_Result_3_fu_635_p2(31)
    );
\p_Result_3_reg_1019[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_Result_3_reg_1019[3]_i_2_n_0\,
      I1 => lshr_ln414_2_reg_993(3),
      I2 => p_Result_1_fu_594_p2(3),
      O => p_Result_3_fu_635_p2(3)
    );
\p_Result_3_reg_1019[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005700"
    )
        port map (
      I0 => sub_ln674_4_reg_983(2),
      I1 => sub_ln674_4_reg_983(1),
      I2 => sub_ln674_4_reg_983(0),
      I3 => lshr_ln674_1_reg_988(3),
      I4 => sub_ln674_4_reg_983(3),
      O => \p_Result_3_reg_1019[3]_i_2_n_0\
    );
\p_Result_3_reg_1019[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => lshr_ln674_1_reg_988(4),
      I1 => sub_ln674_4_reg_983(3),
      I2 => sub_ln674_4_reg_983(2),
      I3 => lshr_ln414_2_reg_993(4),
      I4 => p_Result_1_fu_594_p2(4),
      O => p_Result_3_fu_635_p2(4)
    );
\p_Result_3_reg_1019[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00FFFF2A000000"
    )
        port map (
      I0 => \p_Result_3_reg_1019[5]_i_2_n_0\,
      I1 => sub_ln674_4_reg_983(1),
      I2 => sub_ln674_4_reg_983(0),
      I3 => lshr_ln674_1_reg_988(5),
      I4 => lshr_ln414_2_reg_993(5),
      I5 => p_Result_1_fu_594_p2(5),
      O => p_Result_3_fu_635_p2(5)
    );
\p_Result_3_reg_1019[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sub_ln674_4_reg_983(2),
      I1 => sub_ln674_4_reg_983(3),
      O => \p_Result_3_reg_1019[5]_i_2_n_0\
    );
\p_Result_3_reg_1019[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002FFFF00020000"
    )
        port map (
      I0 => lshr_ln674_1_reg_988(6),
      I1 => sub_ln674_4_reg_983(2),
      I2 => sub_ln674_4_reg_983(3),
      I3 => sub_ln674_4_reg_983(1),
      I4 => lshr_ln414_2_reg_993(6),
      I5 => p_Result_1_fu_594_p2(6),
      O => p_Result_3_fu_635_p2(6)
    );
\p_Result_3_reg_1019[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_Result_3_reg_1019[7]_i_2_n_0\,
      I1 => lshr_ln414_2_reg_993(7),
      I2 => p_Result_1_fu_594_p2(7),
      O => p_Result_3_fu_635_p2(7)
    );
\p_Result_3_reg_1019[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => lshr_ln674_1_reg_988(7),
      I1 => sub_ln674_4_reg_983(0),
      I2 => sub_ln674_4_reg_983(1),
      I3 => sub_ln674_4_reg_983(2),
      I4 => sub_ln674_4_reg_983(3),
      O => \p_Result_3_reg_1019[7]_i_2_n_0\
    );
\p_Result_3_reg_1019[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(23),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(8),
      I3 => and_ln414_3_reg_977(8),
      I4 => grp_load_fu_162_p1(8),
      I5 => lshr_ln414_2_reg_993(8),
      O => p_Result_3_fu_635_p2(8)
    );
\p_Result_3_reg_1019[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B8FFB800"
    )
        port map (
      I0 => shl_ln414_2_reg_971(22),
      I1 => icmp_ln414_1_reg_907_pp0_iter3_reg,
      I2 => shl_ln414_2_reg_971(9),
      I3 => and_ln414_3_reg_977(9),
      I4 => grp_load_fu_162_p1(9),
      I5 => lshr_ln414_2_reg_993(9),
      O => p_Result_3_fu_635_p2(9)
    );
\p_Result_3_reg_1019_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(0),
      Q => p_Result_3_reg_1019(0),
      R => '0'
    );
\p_Result_3_reg_1019_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(10),
      Q => p_Result_3_reg_1019(10),
      R => '0'
    );
\p_Result_3_reg_1019_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(11),
      Q => p_Result_3_reg_1019(11),
      R => '0'
    );
\p_Result_3_reg_1019_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(12),
      Q => p_Result_3_reg_1019(12),
      R => '0'
    );
\p_Result_3_reg_1019_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(13),
      Q => p_Result_3_reg_1019(13),
      R => '0'
    );
\p_Result_3_reg_1019_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(14),
      Q => p_Result_3_reg_1019(14),
      R => '0'
    );
\p_Result_3_reg_1019_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(15),
      Q => p_Result_3_reg_1019(15),
      R => '0'
    );
\p_Result_3_reg_1019_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(16),
      Q => p_Result_3_reg_1019(16),
      R => '0'
    );
\p_Result_3_reg_1019_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(17),
      Q => p_Result_3_reg_1019(17),
      R => '0'
    );
\p_Result_3_reg_1019_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(18),
      Q => p_Result_3_reg_1019(18),
      R => '0'
    );
\p_Result_3_reg_1019_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(19),
      Q => p_Result_3_reg_1019(19),
      R => '0'
    );
\p_Result_3_reg_1019_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(1),
      Q => p_Result_3_reg_1019(1),
      R => '0'
    );
\p_Result_3_reg_1019_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(20),
      Q => p_Result_3_reg_1019(20),
      R => '0'
    );
\p_Result_3_reg_1019_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(21),
      Q => p_Result_3_reg_1019(21),
      R => '0'
    );
\p_Result_3_reg_1019_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(22),
      Q => p_Result_3_reg_1019(22),
      R => '0'
    );
\p_Result_3_reg_1019_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(23),
      Q => p_Result_3_reg_1019(23),
      R => '0'
    );
\p_Result_3_reg_1019_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(24),
      Q => p_Result_3_reg_1019(24),
      R => '0'
    );
\p_Result_3_reg_1019_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(25),
      Q => p_Result_3_reg_1019(25),
      R => '0'
    );
\p_Result_3_reg_1019_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(26),
      Q => p_Result_3_reg_1019(26),
      R => '0'
    );
\p_Result_3_reg_1019_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(27),
      Q => p_Result_3_reg_1019(27),
      R => '0'
    );
\p_Result_3_reg_1019_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(28),
      Q => p_Result_3_reg_1019(28),
      R => '0'
    );
\p_Result_3_reg_1019_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(29),
      Q => p_Result_3_reg_1019(29),
      R => '0'
    );
\p_Result_3_reg_1019_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(2),
      Q => p_Result_3_reg_1019(2),
      R => '0'
    );
\p_Result_3_reg_1019_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(30),
      Q => p_Result_3_reg_1019(30),
      R => '0'
    );
\p_Result_3_reg_1019_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(31),
      Q => p_Result_3_reg_1019(31),
      R => '0'
    );
\p_Result_3_reg_1019_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(3),
      Q => p_Result_3_reg_1019(3),
      R => '0'
    );
\p_Result_3_reg_1019_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(4),
      Q => p_Result_3_reg_1019(4),
      R => '0'
    );
\p_Result_3_reg_1019_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(5),
      Q => p_Result_3_reg_1019(5),
      R => '0'
    );
\p_Result_3_reg_1019_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(6),
      Q => p_Result_3_reg_1019(6),
      R => '0'
    );
\p_Result_3_reg_1019_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(7),
      Q => p_Result_3_reg_1019(7),
      R => '0'
    );
\p_Result_3_reg_1019_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(8),
      Q => p_Result_3_reg_1019(8),
      R => '0'
    );
\p_Result_3_reg_1019_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Result_3_reg_10190,
      D => p_Result_3_fu_635_p2(9),
      Q => p_Result_3_reg_1019(9),
      R => '0'
    );
\p_Val2_load_reg_1009[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(0),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(0),
      O => grp_load_fu_162_p1(0)
    );
\p_Val2_load_reg_1009[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(10),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(10),
      O => grp_load_fu_162_p1(10)
    );
\p_Val2_load_reg_1009[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(11),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(11),
      O => grp_load_fu_162_p1(11)
    );
\p_Val2_load_reg_1009[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(12),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(12),
      O => grp_load_fu_162_p1(12)
    );
\p_Val2_load_reg_1009[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(13),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(13),
      O => grp_load_fu_162_p1(13)
    );
\p_Val2_load_reg_1009[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(14),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(14),
      O => grp_load_fu_162_p1(14)
    );
\p_Val2_load_reg_1009[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(15),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(15),
      O => grp_load_fu_162_p1(15)
    );
\p_Val2_load_reg_1009[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(16),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(16),
      O => grp_load_fu_162_p1(16)
    );
\p_Val2_load_reg_1009[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(17),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(17),
      O => grp_load_fu_162_p1(17)
    );
\p_Val2_load_reg_1009[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(18),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(18),
      O => grp_load_fu_162_p1(18)
    );
\p_Val2_load_reg_1009[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(19),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(19),
      O => grp_load_fu_162_p1(19)
    );
\p_Val2_load_reg_1009[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(1),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(1),
      O => grp_load_fu_162_p1(1)
    );
\p_Val2_load_reg_1009[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(20),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(20),
      O => grp_load_fu_162_p1(20)
    );
\p_Val2_load_reg_1009[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(21),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(21),
      O => grp_load_fu_162_p1(21)
    );
\p_Val2_load_reg_1009[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(22),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(22),
      O => grp_load_fu_162_p1(22)
    );
\p_Val2_load_reg_1009[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(23),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(23),
      O => grp_load_fu_162_p1(23)
    );
\p_Val2_load_reg_1009[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(24),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(24),
      O => grp_load_fu_162_p1(24)
    );
\p_Val2_load_reg_1009[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(25),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(25),
      O => grp_load_fu_162_p1(25)
    );
\p_Val2_load_reg_1009[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(26),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(26),
      O => grp_load_fu_162_p1(26)
    );
\p_Val2_load_reg_1009[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(27),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(27),
      O => grp_load_fu_162_p1(27)
    );
\p_Val2_load_reg_1009[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(28),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(28),
      O => grp_load_fu_162_p1(28)
    );
\p_Val2_load_reg_1009[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(29),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(29),
      O => grp_load_fu_162_p1(29)
    );
\p_Val2_load_reg_1009[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(2),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(2),
      O => grp_load_fu_162_p1(2)
    );
\p_Val2_load_reg_1009[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(30),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(30),
      O => grp_load_fu_162_p1(30)
    );
\p_Val2_load_reg_1009[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln390_1_reg_817_pp0_iter3_reg,
      O => p_Val2_load_reg_10090
    );
\p_Val2_load_reg_1009[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(31),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(31),
      O => grp_load_fu_162_p1(31)
    );
\p_Val2_load_reg_1009[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(3),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(3),
      O => grp_load_fu_162_p1(3)
    );
\p_Val2_load_reg_1009[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(4),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(4),
      O => grp_load_fu_162_p1(4)
    );
\p_Val2_load_reg_1009[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(5),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(5),
      O => grp_load_fu_162_p1(5)
    );
\p_Val2_load_reg_1009[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(6),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(6),
      O => grp_load_fu_162_p1(6)
    );
\p_Val2_load_reg_1009[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(7),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(7),
      O => grp_load_fu_162_p1(7)
    );
\p_Val2_load_reg_1009[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(8),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(8),
      O => grp_load_fu_162_p1(8)
    );
\p_Val2_load_reg_1009[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFAAAA2000AAAA"
    )
        port map (
      I0 => p_Val2_s_fu_98(9),
      I1 => \icmp_ln426_reg_1036_reg_n_0_[0]\,
      I2 => icmp_ln390_reg_773,
      I3 => ap_CS_fsm_state18,
      I4 => ap_enable_reg_pp0_iter5_reg_n_0,
      I5 => ap_sig_allocacmp_p_Val2_load(9),
      O => grp_load_fu_162_p1(9)
    );
\p_Val2_load_reg_1009_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(0),
      Q => p_Val2_load_reg_1009(0),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(10),
      Q => p_Val2_load_reg_1009(10),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(11),
      Q => p_Val2_load_reg_1009(11),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(12),
      Q => p_Val2_load_reg_1009(12),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(13),
      Q => p_Val2_load_reg_1009(13),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(14),
      Q => p_Val2_load_reg_1009(14),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(15),
      Q => p_Val2_load_reg_1009(15),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(16),
      Q => p_Val2_load_reg_1009(16),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(17),
      Q => p_Val2_load_reg_1009(17),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(18),
      Q => p_Val2_load_reg_1009(18),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(19),
      Q => p_Val2_load_reg_1009(19),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(1),
      Q => p_Val2_load_reg_1009(1),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(20),
      Q => p_Val2_load_reg_1009(20),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(21),
      Q => p_Val2_load_reg_1009(21),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(22),
      Q => p_Val2_load_reg_1009(22),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(23),
      Q => p_Val2_load_reg_1009(23),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(24),
      Q => p_Val2_load_reg_1009(24),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(25),
      Q => p_Val2_load_reg_1009(25),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(26),
      Q => p_Val2_load_reg_1009(26),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(27),
      Q => p_Val2_load_reg_1009(27),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(28),
      Q => p_Val2_load_reg_1009(28),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(29),
      Q => p_Val2_load_reg_1009(29),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(2),
      Q => p_Val2_load_reg_1009(2),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(30),
      Q => p_Val2_load_reg_1009(30),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(31),
      Q => p_Val2_load_reg_1009(31),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(3),
      Q => p_Val2_load_reg_1009(3),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(4),
      Q => p_Val2_load_reg_1009(4),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(5),
      Q => p_Val2_load_reg_1009(5),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(6),
      Q => p_Val2_load_reg_1009(6),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(7),
      Q => p_Val2_load_reg_1009(7),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(8),
      Q => p_Val2_load_reg_1009(8),
      R => '0'
    );
\p_Val2_load_reg_1009_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_load_reg_10090,
      D => grp_load_fu_162_p1(9),
      Q => p_Val2_load_reg_1009(9),
      R => '0'
    );
\p_Val2_s_fu_98[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[0]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(0),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(0),
      O => ap_sig_allocacmp_p_Val2_load(0)
    );
\p_Val2_s_fu_98[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(31),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(0),
      I3 => and_ln414_reg_1030(0),
      I4 => p_Val2_load_reg_1009(0),
      O => \p_Val2_s_fu_98[0]_i_2_n_0\
    );
\p_Val2_s_fu_98[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[10]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(10),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(10),
      O => ap_sig_allocacmp_p_Val2_load(10)
    );
\p_Val2_s_fu_98[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(21),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(10),
      I3 => and_ln414_reg_1030(10),
      I4 => p_Val2_load_reg_1009(10),
      O => \p_Val2_s_fu_98[10]_i_2_n_0\
    );
\p_Val2_s_fu_98[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[11]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(11),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(11),
      O => ap_sig_allocacmp_p_Val2_load(11)
    );
\p_Val2_s_fu_98[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(20),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(11),
      I3 => and_ln414_reg_1030(11),
      I4 => p_Val2_load_reg_1009(11),
      O => \p_Val2_s_fu_98[11]_i_2_n_0\
    );
\p_Val2_s_fu_98[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[12]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(12),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(12),
      O => ap_sig_allocacmp_p_Val2_load(12)
    );
\p_Val2_s_fu_98[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(19),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(12),
      I3 => and_ln414_reg_1030(12),
      I4 => p_Val2_load_reg_1009(12),
      O => \p_Val2_s_fu_98[12]_i_2_n_0\
    );
\p_Val2_s_fu_98[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[13]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(13),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(13),
      O => ap_sig_allocacmp_p_Val2_load(13)
    );
\p_Val2_s_fu_98[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(18),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(13),
      I3 => and_ln414_reg_1030(13),
      I4 => p_Val2_load_reg_1009(13),
      O => \p_Val2_s_fu_98[13]_i_2_n_0\
    );
\p_Val2_s_fu_98[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[14]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(14),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(14),
      O => ap_sig_allocacmp_p_Val2_load(14)
    );
\p_Val2_s_fu_98[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(17),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(14),
      I3 => and_ln414_reg_1030(14),
      I4 => p_Val2_load_reg_1009(14),
      O => \p_Val2_s_fu_98[14]_i_2_n_0\
    );
\p_Val2_s_fu_98[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[15]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(15),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(15),
      O => ap_sig_allocacmp_p_Val2_load(15)
    );
\p_Val2_s_fu_98[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(16),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(15),
      I3 => and_ln414_reg_1030(15),
      I4 => p_Val2_load_reg_1009(15),
      O => \p_Val2_s_fu_98[15]_i_2_n_0\
    );
\p_Val2_s_fu_98[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[16]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(16),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(16),
      O => ap_sig_allocacmp_p_Val2_load(16)
    );
\p_Val2_s_fu_98[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(15),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(16),
      I3 => and_ln414_reg_1030(16),
      I4 => p_Val2_load_reg_1009(16),
      O => \p_Val2_s_fu_98[16]_i_2_n_0\
    );
\p_Val2_s_fu_98[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[17]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(17),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(17),
      O => ap_sig_allocacmp_p_Val2_load(17)
    );
\p_Val2_s_fu_98[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(14),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(17),
      I3 => and_ln414_reg_1030(17),
      I4 => p_Val2_load_reg_1009(17),
      O => \p_Val2_s_fu_98[17]_i_2_n_0\
    );
\p_Val2_s_fu_98[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[18]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(18),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(18),
      O => ap_sig_allocacmp_p_Val2_load(18)
    );
\p_Val2_s_fu_98[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(13),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(18),
      I3 => and_ln414_reg_1030(18),
      I4 => p_Val2_load_reg_1009(18),
      O => \p_Val2_s_fu_98[18]_i_2_n_0\
    );
\p_Val2_s_fu_98[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[19]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(19),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(19),
      O => ap_sig_allocacmp_p_Val2_load(19)
    );
\p_Val2_s_fu_98[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(12),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(19),
      I3 => and_ln414_reg_1030(19),
      I4 => p_Val2_load_reg_1009(19),
      O => \p_Val2_s_fu_98[19]_i_2_n_0\
    );
\p_Val2_s_fu_98[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[1]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(1),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(1),
      O => ap_sig_allocacmp_p_Val2_load(1)
    );
\p_Val2_s_fu_98[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(30),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(1),
      I3 => and_ln414_reg_1030(1),
      I4 => p_Val2_load_reg_1009(1),
      O => \p_Val2_s_fu_98[1]_i_2_n_0\
    );
\p_Val2_s_fu_98[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[20]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(20),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(20),
      O => ap_sig_allocacmp_p_Val2_load(20)
    );
\p_Val2_s_fu_98[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(11),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(20),
      I3 => and_ln414_reg_1030(20),
      I4 => p_Val2_load_reg_1009(20),
      O => \p_Val2_s_fu_98[20]_i_2_n_0\
    );
\p_Val2_s_fu_98[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[21]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(21),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(21),
      O => ap_sig_allocacmp_p_Val2_load(21)
    );
\p_Val2_s_fu_98[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(10),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(21),
      I3 => and_ln414_reg_1030(21),
      I4 => p_Val2_load_reg_1009(21),
      O => \p_Val2_s_fu_98[21]_i_2_n_0\
    );
\p_Val2_s_fu_98[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[22]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(22),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(22),
      O => ap_sig_allocacmp_p_Val2_load(22)
    );
\p_Val2_s_fu_98[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(9),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(22),
      I3 => and_ln414_reg_1030(22),
      I4 => p_Val2_load_reg_1009(22),
      O => \p_Val2_s_fu_98[22]_i_2_n_0\
    );
\p_Val2_s_fu_98[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[23]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(23),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(23),
      O => ap_sig_allocacmp_p_Val2_load(23)
    );
\p_Val2_s_fu_98[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(8),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(23),
      I3 => and_ln414_reg_1030(23),
      I4 => p_Val2_load_reg_1009(23),
      O => \p_Val2_s_fu_98[23]_i_2_n_0\
    );
\p_Val2_s_fu_98[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[24]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(24),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(24),
      O => ap_sig_allocacmp_p_Val2_load(24)
    );
\p_Val2_s_fu_98[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(7),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(24),
      I3 => and_ln414_reg_1030(24),
      I4 => p_Val2_load_reg_1009(24),
      O => \p_Val2_s_fu_98[24]_i_2_n_0\
    );
\p_Val2_s_fu_98[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[25]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(25),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(25),
      O => ap_sig_allocacmp_p_Val2_load(25)
    );
\p_Val2_s_fu_98[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(6),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(25),
      I3 => and_ln414_reg_1030(25),
      I4 => p_Val2_load_reg_1009(25),
      O => \p_Val2_s_fu_98[25]_i_2_n_0\
    );
\p_Val2_s_fu_98[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[26]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(26),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(26),
      O => ap_sig_allocacmp_p_Val2_load(26)
    );
\p_Val2_s_fu_98[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(5),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(26),
      I3 => and_ln414_reg_1030(26),
      I4 => p_Val2_load_reg_1009(26),
      O => \p_Val2_s_fu_98[26]_i_2_n_0\
    );
\p_Val2_s_fu_98[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[27]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(27),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(27),
      O => ap_sig_allocacmp_p_Val2_load(27)
    );
\p_Val2_s_fu_98[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(4),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(27),
      I3 => and_ln414_reg_1030(27),
      I4 => p_Val2_load_reg_1009(27),
      O => \p_Val2_s_fu_98[27]_i_2_n_0\
    );
\p_Val2_s_fu_98[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[28]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(28),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(28),
      O => ap_sig_allocacmp_p_Val2_load(28)
    );
\p_Val2_s_fu_98[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(3),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(28),
      I3 => and_ln414_reg_1030(28),
      I4 => p_Val2_load_reg_1009(28),
      O => \p_Val2_s_fu_98[28]_i_2_n_0\
    );
\p_Val2_s_fu_98[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[29]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(29),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(29),
      O => ap_sig_allocacmp_p_Val2_load(29)
    );
\p_Val2_s_fu_98[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(2),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(29),
      I3 => and_ln414_reg_1030(29),
      I4 => p_Val2_load_reg_1009(29),
      O => \p_Val2_s_fu_98[29]_i_2_n_0\
    );
\p_Val2_s_fu_98[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[2]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(2),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(2),
      O => ap_sig_allocacmp_p_Val2_load(2)
    );
\p_Val2_s_fu_98[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(29),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(2),
      I3 => and_ln414_reg_1030(2),
      I4 => p_Val2_load_reg_1009(2),
      O => \p_Val2_s_fu_98[2]_i_2_n_0\
    );
\p_Val2_s_fu_98[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[30]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(30),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(30),
      O => ap_sig_allocacmp_p_Val2_load(30)
    );
\p_Val2_s_fu_98[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(1),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(30),
      I3 => and_ln414_reg_1030(30),
      I4 => p_Val2_load_reg_1009(30),
      O => \p_Val2_s_fu_98[30]_i_2_n_0\
    );
\p_Val2_s_fu_98[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter5_reg_n_0,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => p_Val2_s_fu_980
    );
\p_Val2_s_fu_98[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[31]_i_3_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(31),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(31),
      O => ap_sig_allocacmp_p_Val2_load(31)
    );
\p_Val2_s_fu_98[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(0),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(31),
      I3 => and_ln414_reg_1030(31),
      I4 => p_Val2_load_reg_1009(31),
      O => \p_Val2_s_fu_98[31]_i_3_n_0\
    );
\p_Val2_s_fu_98[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[3]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(3),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(3),
      O => ap_sig_allocacmp_p_Val2_load(3)
    );
\p_Val2_s_fu_98[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(28),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(3),
      I3 => and_ln414_reg_1030(3),
      I4 => p_Val2_load_reg_1009(3),
      O => \p_Val2_s_fu_98[3]_i_2_n_0\
    );
\p_Val2_s_fu_98[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[4]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(4),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(4),
      O => ap_sig_allocacmp_p_Val2_load(4)
    );
\p_Val2_s_fu_98[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(27),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(4),
      I3 => and_ln414_reg_1030(4),
      I4 => p_Val2_load_reg_1009(4),
      O => \p_Val2_s_fu_98[4]_i_2_n_0\
    );
\p_Val2_s_fu_98[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[5]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(5),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(5),
      O => ap_sig_allocacmp_p_Val2_load(5)
    );
\p_Val2_s_fu_98[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(26),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(5),
      I3 => and_ln414_reg_1030(5),
      I4 => p_Val2_load_reg_1009(5),
      O => \p_Val2_s_fu_98[5]_i_2_n_0\
    );
\p_Val2_s_fu_98[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[6]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(6),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(6),
      O => ap_sig_allocacmp_p_Val2_load(6)
    );
\p_Val2_s_fu_98[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(25),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(6),
      I3 => and_ln414_reg_1030(6),
      I4 => p_Val2_load_reg_1009(6),
      O => \p_Val2_s_fu_98[6]_i_2_n_0\
    );
\p_Val2_s_fu_98[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[7]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(7),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(7),
      O => ap_sig_allocacmp_p_Val2_load(7)
    );
\p_Val2_s_fu_98[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(24),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(7),
      I3 => and_ln414_reg_1030(7),
      I4 => p_Val2_load_reg_1009(7),
      O => \p_Val2_s_fu_98[7]_i_2_n_0\
    );
\p_Val2_s_fu_98[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[8]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(8),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(8),
      O => ap_sig_allocacmp_p_Val2_load(8)
    );
\p_Val2_s_fu_98[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(23),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(8),
      I3 => and_ln414_reg_1030(8),
      I4 => p_Val2_load_reg_1009(8),
      O => \p_Val2_s_fu_98[8]_i_2_n_0\
    );
\p_Val2_s_fu_98[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_Val2_s_fu_98[9]_i_2_n_0\,
      I1 => icmp_ln412_reg_840_pp0_iter4_reg,
      I2 => p_Result_1_reg_1014(9),
      I3 => icmp_ln416_reg_852_pp0_iter4_reg,
      I4 => p_Result_3_reg_1019(9),
      O => ap_sig_allocacmp_p_Val2_load(9)
    );
\p_Val2_s_fu_98[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => shl_ln414_reg_1024(22),
      I1 => icmp_ln414_reg_955_pp0_iter4_reg,
      I2 => shl_ln414_reg_1024(9),
      I3 => and_ln414_reg_1030(9),
      I4 => p_Val2_load_reg_1009(9),
      O => \p_Val2_s_fu_98[9]_i_2_n_0\
    );
\p_Val2_s_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(0),
      Q => p_Val2_s_fu_98(0),
      R => '0'
    );
\p_Val2_s_fu_98_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(10),
      Q => p_Val2_s_fu_98(10),
      R => '0'
    );
\p_Val2_s_fu_98_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(11),
      Q => p_Val2_s_fu_98(11),
      R => '0'
    );
\p_Val2_s_fu_98_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(12),
      Q => p_Val2_s_fu_98(12),
      R => '0'
    );
\p_Val2_s_fu_98_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(13),
      Q => p_Val2_s_fu_98(13),
      R => '0'
    );
\p_Val2_s_fu_98_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(14),
      Q => p_Val2_s_fu_98(14),
      R => '0'
    );
\p_Val2_s_fu_98_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(15),
      Q => p_Val2_s_fu_98(15),
      R => '0'
    );
\p_Val2_s_fu_98_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(16),
      Q => p_Val2_s_fu_98(16),
      R => '0'
    );
\p_Val2_s_fu_98_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(17),
      Q => p_Val2_s_fu_98(17),
      R => '0'
    );
\p_Val2_s_fu_98_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(18),
      Q => p_Val2_s_fu_98(18),
      R => '0'
    );
\p_Val2_s_fu_98_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(19),
      Q => p_Val2_s_fu_98(19),
      R => '0'
    );
\p_Val2_s_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(1),
      Q => p_Val2_s_fu_98(1),
      R => '0'
    );
\p_Val2_s_fu_98_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(20),
      Q => p_Val2_s_fu_98(20),
      R => '0'
    );
\p_Val2_s_fu_98_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(21),
      Q => p_Val2_s_fu_98(21),
      R => '0'
    );
\p_Val2_s_fu_98_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(22),
      Q => p_Val2_s_fu_98(22),
      R => '0'
    );
\p_Val2_s_fu_98_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(23),
      Q => p_Val2_s_fu_98(23),
      R => '0'
    );
\p_Val2_s_fu_98_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(24),
      Q => p_Val2_s_fu_98(24),
      R => '0'
    );
\p_Val2_s_fu_98_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(25),
      Q => p_Val2_s_fu_98(25),
      R => '0'
    );
\p_Val2_s_fu_98_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(26),
      Q => p_Val2_s_fu_98(26),
      R => '0'
    );
\p_Val2_s_fu_98_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(27),
      Q => p_Val2_s_fu_98(27),
      R => '0'
    );
\p_Val2_s_fu_98_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(28),
      Q => p_Val2_s_fu_98(28),
      R => '0'
    );
\p_Val2_s_fu_98_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(29),
      Q => p_Val2_s_fu_98(29),
      R => '0'
    );
\p_Val2_s_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(2),
      Q => p_Val2_s_fu_98(2),
      R => '0'
    );
\p_Val2_s_fu_98_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(30),
      Q => p_Val2_s_fu_98(30),
      R => '0'
    );
\p_Val2_s_fu_98_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(31),
      Q => p_Val2_s_fu_98(31),
      R => '0'
    );
\p_Val2_s_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(3),
      Q => p_Val2_s_fu_98(3),
      R => '0'
    );
\p_Val2_s_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(4),
      Q => p_Val2_s_fu_98(4),
      R => '0'
    );
\p_Val2_s_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(5),
      Q => p_Val2_s_fu_98(5),
      R => '0'
    );
\p_Val2_s_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(6),
      Q => p_Val2_s_fu_98(6),
      R => '0'
    );
\p_Val2_s_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(7),
      Q => p_Val2_s_fu_98(7),
      R => '0'
    );
\p_Val2_s_fu_98_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(8),
      Q => p_Val2_s_fu_98(8),
      R => '0'
    );
\p_Val2_s_fu_98_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_Val2_s_fu_980,
      D => ap_sig_allocacmp_p_Val2_load(9),
      Q => p_Val2_s_fu_98(9),
      R => '0'
    );
\rows_reg_746_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(17),
      Q => rows_reg_746(17),
      R => '0'
    );
\rows_reg_746_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(18),
      Q => rows_reg_746(18),
      R => '0'
    );
\rows_reg_746_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(19),
      Q => rows_reg_746(19),
      R => '0'
    );
\rows_reg_746_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(20),
      Q => rows_reg_746(20),
      R => '0'
    );
\rows_reg_746_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(21),
      Q => rows_reg_746(21),
      R => '0'
    );
\rows_reg_746_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(22),
      Q => rows_reg_746(22),
      R => '0'
    );
\rows_reg_746_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(23),
      Q => rows_reg_746(23),
      R => '0'
    );
\rows_reg_746_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(24),
      Q => rows_reg_746(24),
      R => '0'
    );
\rows_reg_746_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(25),
      Q => rows_reg_746(25),
      R => '0'
    );
\rows_reg_746_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(26),
      Q => rows_reg_746(26),
      R => '0'
    );
\rows_reg_746_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(27),
      Q => rows_reg_746(27),
      R => '0'
    );
\rows_reg_746_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(28),
      Q => rows_reg_746(28),
      R => '0'
    );
\rows_reg_746_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(29),
      Q => rows_reg_746(29),
      R => '0'
    );
\rows_reg_746_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(30),
      Q => rows_reg_746(30),
      R => '0'
    );
\rows_reg_746_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_1_c_dout(31),
      Q => rows_reg_746(31),
      R => '0'
    );
\shl_ln414_2_reg_971[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[0]_i_2_n_0\,
      I1 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I2 => tmp_V_reg_894(0),
      I3 => sub_ln414_3_reg_926(5),
      I4 => sub_ln674_reg_902(3),
      I5 => \shl_ln414_2_reg_971[0]_i_4_n_0\,
      O => \shl_ln414_2_reg_971[0]_i_1_n_0\
    );
\shl_ln414_2_reg_971[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(1),
      I1 => sub_ln414_3_reg_926(1),
      I2 => icmp_ln414_1_reg_907,
      O => \shl_ln414_2_reg_971[0]_i_2_n_0\
    );
\shl_ln414_2_reg_971[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(0),
      I1 => sub_ln414_3_reg_926(0),
      I2 => icmp_ln414_1_reg_907,
      O => \shl_ln414_2_reg_971[0]_i_3_n_0\
    );
\shl_ln414_2_reg_971[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln414_3_reg_926(2),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(2),
      O => \shl_ln414_2_reg_971[0]_i_4_n_0\
    );
\shl_ln414_2_reg_971[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B800"
    )
        port map (
      I0 => sub_ln414_3_reg_926(4),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(4),
      I3 => and_ln414_3_reg_9770,
      O => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000A0080808A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(4),
      I5 => sub_ln414_3_reg_926(4),
      O => shl_ln414_2_fu_463_p2(15)
    );
\shl_ln414_2_reg_971[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3433344404000444"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[16]_i_2_n_0\,
      I1 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I2 => sub_ln414_3_reg_926(4),
      I3 => icmp_ln414_1_reg_907,
      I4 => trunc_ln414_2_reg_915(4),
      I5 => \shl_ln414_2_reg_971[0]_i_1_n_0\,
      O => shl_ln414_2_fu_463_p2(16)
    );
\shl_ln414_2_reg_971[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[20]_i_5_n_0\,
      I1 => sub_ln414_3_reg_926(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => \shl_ln414_2_reg_971[20]_i_6_n_0\,
      O => \shl_ln414_2_reg_971[16]_i_2_n_0\
    );
\shl_ln414_2_reg_971[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004540303F4540"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[17]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[17]_i_3_n_0\,
      O => shl_ln414_2_fu_463_p2(17)
    );
\shl_ln414_2_reg_971[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCFCFFFAFFFA"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => sub_ln414_3_reg_926(2),
      I2 => \shl_ln414_2_reg_971[17]_i_4_n_0\,
      I3 => trunc_ln414_2_reg_915(1),
      I4 => sub_ln414_3_reg_926(1),
      I5 => icmp_ln414_1_reg_907,
      O => \shl_ln414_2_reg_971[17]_i_2_n_0\
    );
\shl_ln414_2_reg_971[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_5_n_0\,
      I1 => sub_ln414_3_reg_926(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => \shl_ln414_2_reg_971[17]_i_5_n_0\,
      O => \shl_ln414_2_reg_971[17]_i_3_n_0\
    );
\shl_ln414_2_reg_971[17]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFEF00"
    )
        port map (
      I0 => sub_ln674_reg_902(3),
      I1 => sub_ln414_3_reg_926(5),
      I2 => tmp_V_reg_894(0),
      I3 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I4 => \shl_ln414_2_reg_971[21]_i_7_n_0\,
      O => \shl_ln414_2_reg_971[17]_i_4_n_0\
    );
\shl_ln414_2_reg_971[17]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEBF"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_6_n_0\,
      I1 => icmp_ln414_1_reg_907,
      I2 => sub_ln414_3_reg_926(1),
      I3 => trunc_ln414_2_reg_915(1),
      O => \shl_ln414_2_reg_971[17]_i_5_n_0\
    );
\shl_ln414_2_reg_971[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A80303F8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[2]_i_1_n_0\,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[18]_i_2_n_0\,
      O => shl_ln414_2_fu_463_p2(18)
    );
\shl_ln414_2_reg_971[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8BBBBBB"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[22]_i_5_n_0\,
      I1 => \shl_ln414_2_reg_971[0]_i_4_n_0\,
      I2 => \shl_ln414_2_reg_971[18]_i_3_n_0\,
      I3 => icmp_ln414_1_reg_907,
      I4 => sub_ln414_3_reg_926(1),
      I5 => trunc_ln414_2_reg_915(1),
      O => \shl_ln414_2_reg_971[18]_i_2_n_0\
    );
\shl_ln414_2_reg_971[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFFFFFFFFF"
    )
        port map (
      I0 => sub_ln674_reg_902(1),
      I1 => sub_ln674_reg_902(0),
      I2 => \shl_ln414_2_reg_971[21]_i_8_n_0\,
      I3 => tmp_V_reg_894(7),
      I4 => sub_ln414_3_reg_926(5),
      I5 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      O => \shl_ln414_2_reg_971[18]_i_3_n_0\
    );
\shl_ln414_2_reg_971[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A80303F8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[3]_i_1_n_0\,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[19]_i_2_n_0\,
      O => shl_ln414_2_fu_463_p2(19)
    );
\shl_ln414_2_reg_971[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DFF"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => icmp_ln414_1_reg_907,
      I2 => sub_ln414_3_reg_926(2),
      I3 => \shl_ln414_2_reg_971[7]_i_4_n_0\,
      O => \shl_ln414_2_reg_971[19]_i_2_n_0\
    );
\shl_ln414_2_reg_971[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000034447"
    )
        port map (
      I0 => sub_ln414_3_reg_926(3),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => sub_ln414_3_reg_926(4),
      I5 => \shl_ln414_2_reg_971[17]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[1]_i_1_n_0\
    );
\shl_ln414_2_reg_971[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004540303F4540"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[20]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[20]_i_3_n_0\,
      O => shl_ln414_2_fu_463_p2(20)
    );
\shl_ln414_2_reg_971[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[0]_i_2_n_0\,
      I1 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I2 => tmp_V_reg_894(0),
      I3 => \shl_ln414_2_reg_971[20]_i_4_n_0\,
      I4 => \shl_ln414_2_reg_971[0]_i_4_n_0\,
      I5 => \shl_ln414_2_reg_971[20]_i_5_n_0\,
      O => \shl_ln414_2_reg_971[20]_i_2_n_0\
    );
\shl_ln414_2_reg_971[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABFB"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[20]_i_6_n_0\,
      I1 => trunc_ln414_2_reg_915(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(2),
      O => \shl_ln414_2_reg_971[20]_i_3_n_0\
    );
\shl_ln414_2_reg_971[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => sub_ln674_reg_902(3),
      O => \shl_ln414_2_reg_971[20]_i_4_n_0\
    );
\shl_ln414_2_reg_971[20]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBBA088"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[2]_i_3_n_0\,
      I1 => trunc_ln414_2_reg_915(1),
      I2 => sub_ln414_3_reg_926(1),
      I3 => icmp_ln414_1_reg_907,
      I4 => \shl_ln414_2_reg_971[22]_i_7_n_0\,
      O => \shl_ln414_2_reg_971[20]_i_5_n_0\
    );
\shl_ln414_2_reg_971[20]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8B8BBB8B8BBBBBB"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[22]_i_8_n_0\,
      I1 => \shl_ln414_2_reg_971[0]_i_2_n_0\,
      I2 => \shl_ln414_2_reg_971[22]_i_6_n_0\,
      I3 => icmp_ln414_1_reg_907,
      I4 => sub_ln414_3_reg_926(0),
      I5 => trunc_ln414_2_reg_915(0),
      O => \shl_ln414_2_reg_971[20]_i_6_n_0\
    );
\shl_ln414_2_reg_971[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004540303F4540"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[21]_i_3_n_0\,
      O => shl_ln414_2_fu_463_p2(21)
    );
\shl_ln414_2_reg_971[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_4_n_0\,
      I1 => sub_ln414_3_reg_926(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => \shl_ln414_2_reg_971[21]_i_5_n_0\,
      O => \shl_ln414_2_reg_971[21]_i_2_n_0\
    );
\shl_ln414_2_reg_971[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F3F5FFFFFFF5FF"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(1),
      I1 => sub_ln414_3_reg_926(1),
      I2 => \shl_ln414_2_reg_971[21]_i_6_n_0\,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => icmp_ln414_1_reg_907,
      I5 => sub_ln414_3_reg_926(2),
      O => \shl_ln414_2_reg_971[21]_i_3_n_0\
    );
\shl_ln414_2_reg_971[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFEFEFEAEFE"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[0]_i_2_n_0\,
      I1 => \shl_ln414_2_reg_971[21]_i_7_n_0\,
      I2 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I3 => tmp_V_reg_894(0),
      I4 => sub_ln414_3_reg_926(5),
      I5 => sub_ln674_reg_902(3),
      O => \shl_ln414_2_reg_971[21]_i_4_n_0\
    );
\shl_ln414_2_reg_971[21]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBBA088"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_5_n_0\,
      I1 => trunc_ln414_2_reg_915(1),
      I2 => sub_ln414_3_reg_926(1),
      I3 => icmp_ln414_1_reg_907,
      I4 => \shl_ln414_2_reg_971[7]_i_6_n_0\,
      O => \shl_ln414_2_reg_971[21]_i_5_n_0\
    );
\shl_ln414_2_reg_971[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_8_n_0\,
      I1 => sub_ln414_3_reg_926(5),
      I2 => tmp_V_reg_894(6),
      I3 => sub_ln674_reg_902(1),
      I4 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[22]_i_6_n_0\,
      O => \shl_ln414_2_reg_971[21]_i_6_n_0\
    );
\shl_ln414_2_reg_971[21]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFDFDFDFDFDFD"
    )
        port map (
      I0 => tmp_V_reg_894(1),
      I1 => sub_ln414_3_reg_926(5),
      I2 => sub_ln674_reg_902(3),
      I3 => sub_ln674_reg_902(0),
      I4 => sub_ln674_reg_902(2),
      I5 => sub_ln674_reg_902(1),
      O => \shl_ln414_2_reg_971[21]_i_7_n_0\
    );
\shl_ln414_2_reg_971[21]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sub_ln674_reg_902(2),
      I1 => sub_ln674_reg_902(3),
      O => \shl_ln414_2_reg_971[21]_i_8_n_0\
    );
\shl_ln414_2_reg_971[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004540303F4540"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[22]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      I4 => \shl_ln414_2_reg_971[22]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[22]_i_4_n_0\,
      O => shl_ln414_2_fu_463_p2(22)
    );
\shl_ln414_2_reg_971[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[2]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => \shl_ln414_2_reg_971[22]_i_5_n_0\,
      O => \shl_ln414_2_reg_971[22]_i_2_n_0\
    );
\shl_ln414_2_reg_971[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln414_3_reg_926(3),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      O => \shl_ln414_2_reg_971[22]_i_3_n_0\
    );
\shl_ln414_2_reg_971[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDFDDFFFFFFFFFFF"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[0]_i_2_n_0\,
      I1 => \shl_ln414_2_reg_971[22]_i_6_n_0\,
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(0),
      I4 => trunc_ln414_2_reg_915(0),
      I5 => \shl_ln414_2_reg_971[0]_i_4_n_0\,
      O => \shl_ln414_2_reg_971[22]_i_4_n_0\
    );
\shl_ln414_2_reg_971[22]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFBBA088"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[22]_i_7_n_0\,
      I1 => trunc_ln414_2_reg_915(1),
      I2 => sub_ln414_3_reg_926(1),
      I3 => icmp_ln414_1_reg_907,
      I4 => \shl_ln414_2_reg_971[22]_i_8_n_0\,
      O => \shl_ln414_2_reg_971[22]_i_5_n_0\
    );
\shl_ln414_2_reg_971[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => tmp_V_reg_894(7),
      I2 => sub_ln674_reg_902(2),
      I3 => sub_ln674_reg_902(3),
      I4 => sub_ln674_reg_902(0),
      I5 => sub_ln674_reg_902(1),
      O => \shl_ln414_2_reg_971[22]_i_6_n_0\
    );
\shl_ln414_2_reg_971[22]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_7_n_0\,
      I1 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I2 => sub_ln674_reg_902(3),
      I3 => sub_ln674_reg_902(2),
      I4 => tmp_V_reg_894(4),
      I5 => sub_ln414_3_reg_926(5),
      O => \shl_ln414_2_reg_971[22]_i_7_n_0\
    );
\shl_ln414_2_reg_971[22]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB8BBBB"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_8_n_0\,
      I1 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I2 => \shl_ln414_2_reg_971[21]_i_8_n_0\,
      I3 => sub_ln414_3_reg_926(5),
      I4 => tmp_V_reg_894(6),
      I5 => sub_ln674_reg_902(1),
      O => \shl_ln414_2_reg_971[22]_i_8_n_0\
    );
\shl_ln414_2_reg_971[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000A0000808A808"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_2_n_0\,
      I1 => trunc_ln414_2_reg_915(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(4),
      I4 => sub_ln414_3_reg_926(3),
      I5 => trunc_ln414_2_reg_915(3),
      O => shl_ln414_2_fu_463_p2(23)
    );
\shl_ln414_2_reg_971[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5D0151"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[16]_i_2_n_0\,
      I1 => trunc_ln414_2_reg_915(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(3),
      I4 => \shl_ln414_2_reg_971[0]_i_1_n_0\,
      O => \shl_ln414_2_reg_971[24]_i_1_n_0\
    );
\shl_ln414_2_reg_971[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0151FD5D"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[17]_i_3_n_0\,
      I1 => trunc_ln414_2_reg_915(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(3),
      I4 => \shl_ln414_2_reg_971[17]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[25]_i_1_n_0\
    );
\shl_ln414_2_reg_971[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5D0151"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[18]_i_2_n_0\,
      I1 => trunc_ln414_2_reg_915(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(3),
      I4 => \shl_ln414_2_reg_971[2]_i_1_n_0\,
      O => \shl_ln414_2_reg_971[26]_i_1_n_0\
    );
\shl_ln414_2_reg_971[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD5D0151"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[19]_i_2_n_0\,
      I1 => trunc_ln414_2_reg_915(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(3),
      I4 => \shl_ln414_2_reg_971[3]_i_1_n_0\,
      O => \shl_ln414_2_reg_971[27]_i_1_n_0\
    );
\shl_ln414_2_reg_971[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0151FD5D"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[20]_i_3_n_0\,
      I1 => trunc_ln414_2_reg_915(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(3),
      I4 => \shl_ln414_2_reg_971[20]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[28]_i_1_n_0\
    );
\shl_ln414_2_reg_971[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0151FD5D"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_3_n_0\,
      I1 => trunc_ln414_2_reg_915(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(3),
      I4 => \shl_ln414_2_reg_971[21]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[29]_i_1_n_0\
    );
\shl_ln414_2_reg_971[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001D"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(2),
      I1 => icmp_ln414_1_reg_907,
      I2 => sub_ln414_3_reg_926(2),
      I3 => \shl_ln414_2_reg_971[2]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[2]_i_1_n_0\
    );
\shl_ln414_2_reg_971[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => sub_ln674_reg_902(3),
      I1 => sub_ln414_3_reg_926(5),
      I2 => tmp_V_reg_894(0),
      I3 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I4 => \shl_ln414_2_reg_971[0]_i_2_n_0\,
      I5 => \shl_ln414_2_reg_971[2]_i_3_n_0\,
      O => \shl_ln414_2_reg_971[2]_i_2_n_0\
    );
\shl_ln414_2_reg_971[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF505FFFFFDFDF"
    )
        port map (
      I0 => tmp_V_reg_894(1),
      I1 => sub_ln674_reg_902(0),
      I2 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I3 => tmp_V_reg_894(2),
      I4 => \shl_ln414_2_reg_971[20]_i_4_n_0\,
      I5 => \shl_ln414_2_reg_971[2]_i_4_n_0\,
      O => \shl_ln414_2_reg_971[2]_i_3_n_0\
    );
\shl_ln414_2_reg_971[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => sub_ln674_reg_902(2),
      I1 => sub_ln674_reg_902(1),
      O => \shl_ln414_2_reg_971[2]_i_4_n_0\
    );
\shl_ln414_2_reg_971[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"202A"
    )
        port map (
      I0 => and_ln414_3_reg_9770,
      I1 => sub_ln414_3_reg_926(4),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(4),
      O => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00022202FFF222F2"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[0]_i_4_n_0\,
      I1 => \shl_ln414_2_reg_971[30]_i_3_n_0\,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => icmp_ln414_1_reg_907,
      I4 => sub_ln414_3_reg_926(3),
      I5 => \shl_ln414_2_reg_971[22]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[30]_i_2_n_0\
    );
\shl_ln414_2_reg_971[30]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F3F5FFF5F3FFFFFF"
    )
        port map (
      I0 => trunc_ln414_2_reg_915(0),
      I1 => sub_ln414_3_reg_926(0),
      I2 => \shl_ln414_2_reg_971[22]_i_6_n_0\,
      I3 => icmp_ln414_1_reg_907,
      I4 => sub_ln414_3_reg_926(1),
      I5 => trunc_ln414_2_reg_915(1),
      O => \shl_ln414_2_reg_971[30]_i_3_n_0\
    );
\shl_ln414_2_reg_971[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8080800A000000"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_2_n_0\,
      I1 => sub_ln414_3_reg_926(3),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(3),
      I4 => trunc_ln414_2_reg_915(4),
      I5 => sub_ln414_3_reg_926(4),
      O => shl_ln414_2_fu_463_p2(31)
    );
\shl_ln414_2_reg_971[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A2"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_3_n_0\,
      I1 => trunc_ln414_2_reg_915(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => sub_ln414_3_reg_926(2),
      O => \shl_ln414_2_reg_971[3]_i_1_n_0\
    );
\shl_ln414_2_reg_971[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000034447"
    )
        port map (
      I0 => sub_ln414_3_reg_926(3),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => sub_ln414_3_reg_926(4),
      I5 => \shl_ln414_2_reg_971[20]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[4]_i_1_n_0\
    );
\shl_ln414_2_reg_971[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000034447"
    )
        port map (
      I0 => sub_ln414_3_reg_926(3),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => sub_ln414_3_reg_926(4),
      I5 => \shl_ln414_2_reg_971[21]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[5]_i_1_n_0\
    );
\shl_ln414_2_reg_971[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000034447"
    )
        port map (
      I0 => sub_ln414_3_reg_926(3),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => sub_ln414_3_reg_926(4),
      I5 => \shl_ln414_2_reg_971[22]_i_2_n_0\,
      O => \shl_ln414_2_reg_971[6]_i_1_n_0\
    );
\shl_ln414_2_reg_971[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBB800000000"
    )
        port map (
      I0 => sub_ln414_3_reg_926(3),
      I1 => icmp_ln414_1_reg_907,
      I2 => trunc_ln414_2_reg_915(3),
      I3 => trunc_ln414_2_reg_915(4),
      I4 => sub_ln414_3_reg_926(4),
      I5 => and_ln414_3_reg_9770,
      O => \shl_ln414_2_reg_971[7]_i_1_n_0\
    );
\shl_ln414_2_reg_971[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABF8A80"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_3_n_0\,
      I1 => sub_ln414_3_reg_926(2),
      I2 => icmp_ln414_1_reg_907,
      I3 => trunc_ln414_2_reg_915(2),
      I4 => \shl_ln414_2_reg_971[7]_i_4_n_0\,
      O => \shl_ln414_2_reg_971[7]_i_2_n_0\
    );
\shl_ln414_2_reg_971[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33553535"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[7]_i_5_n_0\,
      I1 => \shl_ln414_2_reg_971[17]_i_4_n_0\,
      I2 => trunc_ln414_2_reg_915(1),
      I3 => sub_ln414_3_reg_926(1),
      I4 => icmp_ln414_1_reg_907,
      O => \shl_ln414_2_reg_971[7]_i_3_n_0\
    );
\shl_ln414_2_reg_971[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33553535"
    )
        port map (
      I0 => \shl_ln414_2_reg_971[21]_i_6_n_0\,
      I1 => \shl_ln414_2_reg_971[7]_i_6_n_0\,
      I2 => trunc_ln414_2_reg_915(1),
      I3 => sub_ln414_3_reg_926(1),
      I4 => icmp_ln414_1_reg_907,
      O => \shl_ln414_2_reg_971[7]_i_4_n_0\
    );
\shl_ln414_2_reg_971[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDDDFFFFFDDD0000"
    )
        port map (
      I0 => tmp_V_reg_894(2),
      I1 => \shl_ln414_2_reg_971[20]_i_4_n_0\,
      I2 => sub_ln674_reg_902(1),
      I3 => sub_ln674_reg_902(2),
      I4 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[7]_i_7_n_0\,
      O => \shl_ln414_2_reg_971[7]_i_5_n_0\
    );
\shl_ln414_2_reg_971[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFFFEF0000"
    )
        port map (
      I0 => sub_ln674_reg_902(3),
      I1 => sub_ln674_reg_902(2),
      I2 => tmp_V_reg_894(4),
      I3 => sub_ln414_3_reg_926(5),
      I4 => \shl_ln414_2_reg_971[0]_i_3_n_0\,
      I5 => \shl_ln414_2_reg_971[7]_i_8_n_0\,
      O => \shl_ln414_2_reg_971[7]_i_6_n_0\
    );
\shl_ln414_2_reg_971[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFDFFFDFDFD"
    )
        port map (
      I0 => tmp_V_reg_894(3),
      I1 => sub_ln414_3_reg_926(5),
      I2 => sub_ln674_reg_902(3),
      I3 => sub_ln674_reg_902(2),
      I4 => sub_ln674_reg_902(1),
      I5 => sub_ln674_reg_902(0),
      O => \shl_ln414_2_reg_971[7]_i_7_n_0\
    );
\shl_ln414_2_reg_971[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFBFFFB"
    )
        port map (
      I0 => sub_ln414_3_reg_926(5),
      I1 => tmp_V_reg_894(5),
      I2 => sub_ln674_reg_902(2),
      I3 => sub_ln674_reg_902(3),
      I4 => sub_ln674_reg_902(0),
      I5 => sub_ln674_reg_902(1),
      O => \shl_ln414_2_reg_971[7]_i_8_n_0\
    );
\shl_ln414_2_reg_971_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[0]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(0),
      R => \shl_ln414_2_reg_971[7]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[26]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(10),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[27]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(11),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[28]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(12),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[29]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(13),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[30]_i_2_n_0\,
      Q => shl_ln414_2_reg_971(14),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(15),
      Q => shl_ln414_2_reg_971(15),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(16),
      Q => shl_ln414_2_reg_971(16),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(17),
      Q => shl_ln414_2_reg_971(17),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(18),
      Q => shl_ln414_2_reg_971(18),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(19),
      Q => shl_ln414_2_reg_971(19),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[1]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(1),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(20),
      Q => shl_ln414_2_reg_971(20),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(21),
      Q => shl_ln414_2_reg_971(21),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(22),
      Q => shl_ln414_2_reg_971(22),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(23),
      Q => shl_ln414_2_reg_971(23),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[24]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(24),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[25]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(25),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[26]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(26),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[27]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(27),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[28]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(28),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[29]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(29),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[2]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(2),
      R => \shl_ln414_2_reg_971[7]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[30]_i_2_n_0\,
      Q => shl_ln414_2_reg_971(30),
      R => \shl_ln414_2_reg_971[30]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => shl_ln414_2_fu_463_p2(31),
      Q => shl_ln414_2_reg_971(31),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[3]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(3),
      R => \shl_ln414_2_reg_971[7]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[4]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(4),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[5]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(5),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[6]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(6),
      R => '0'
    );
\shl_ln414_2_reg_971_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[7]_i_2_n_0\,
      Q => shl_ln414_2_reg_971(7),
      R => \shl_ln414_2_reg_971[7]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[24]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(8),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_2_reg_971_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_3_reg_9770,
      D => \shl_ln414_2_reg_971[25]_i_1_n_0\,
      Q => shl_ln414_2_reg_971(9),
      R => \shl_ln414_2_reg_971[14]_i_1_n_0\
    );
\shl_ln414_reg_1024[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(2),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(0),
      I3 => zext_ln414_fu_654_p1(5),
      I4 => zext_ln414_fu_654_p1(1),
      I5 => zext_ln414_fu_654_p1(3),
      O => \shl_ln414_reg_1024[0]_i_1_n_0\
    );
\shl_ln414_reg_1024[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_reg_999(2),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_fu_654_p1(2)
    );
\shl_ln414_reg_1024[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_reg_999(0),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(0),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_fu_654_p1(0)
    );
\shl_ln414_reg_1024[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_reg_999(5),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_fu_654_p1(5)
    );
\shl_ln414_reg_1024[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_reg_999(1),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_fu_654_p1(1)
    );
\shl_ln414_reg_1024[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF028A0000"
    )
        port map (
      I0 => \shl_ln414_reg_1024[10]_i_2_n_0\,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => sub_ln414_reg_999(2),
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[18]_i_2_n_0\,
      O => \shl_ln414_reg_1024[10]_i_1_n_0\
    );
\shl_ln414_reg_1024[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(0),
      I1 => zext_ln414_fu_654_p1(1),
      I2 => tmp_V_reg_894_pp0_iter3_reg(1),
      I3 => zext_ln414_fu_654_p1(0),
      I4 => tmp_V_reg_894_pp0_iter3_reg(2),
      I5 => zext_ln414_fu_654_p1(5),
      O => \shl_ln414_reg_1024[10]_i_2_n_0\
    );
\shl_ln414_reg_1024[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3338838800088088"
    )
        port map (
      I0 => \shl_ln414_reg_1024[11]_i_2_n_0\,
      I1 => zext_ln414_fu_654_p1(3),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I4 => sub_ln414_reg_999(2),
      I5 => \shl_ln414_reg_1024[11]_i_3_n_0\,
      O => \shl_ln414_reg_1024[11]_i_1_n_0\
    );
\shl_ln414_reg_1024[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(0),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(1),
      I3 => zext_ln414_fu_654_p1(5),
      I4 => zext_ln414_fu_654_p1(1),
      I5 => \shl_ln414_reg_1024[11]_i_4_n_0\,
      O => \shl_ln414_reg_1024[11]_i_2_n_0\
    );
\shl_ln414_reg_1024[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(4),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(5),
      I3 => zext_ln414_fu_654_p1(5),
      I4 => zext_ln414_fu_654_p1(1),
      I5 => \shl_ln414_reg_1024[17]_i_4_n_0\,
      O => \shl_ln414_reg_1024[11]_i_3_n_0\
    );
\shl_ln414_reg_1024[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8B800B8B8"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(2),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(3),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I5 => sub_ln414_reg_999(5),
      O => \shl_ln414_reg_1024[11]_i_4_n_0\
    );
\shl_ln414_reg_1024[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8888888888"
    )
        port map (
      I0 => \shl_ln414_reg_1024[20]_i_2_n_0\,
      I1 => zext_ln414_fu_654_p1(3),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I4 => sub_ln414_reg_999(2),
      I5 => \shl_ln414_reg_1024[12]_i_2_n_0\,
      O => \shl_ln414_reg_1024[12]_i_1_n_0\
    );
\shl_ln414_reg_1024[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AFC00000A0C0"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(5),
      I1 => tmp_V_reg_894_pp0_iter3_reg(6),
      I2 => zext_ln414_fu_654_p1(1),
      I3 => zext_ln414_fu_654_p1(0),
      I4 => zext_ln414_fu_654_p1(5),
      I5 => tmp_V_reg_894_pp0_iter3_reg(7),
      O => \shl_ln414_reg_1024[12]_i_2_n_0\
    );
\shl_ln414_reg_1024[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[21]_i_2_n_0\,
      I1 => sub_ln414_reg_999(3),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \shl_ln414_reg_1024[21]_i_3_n_0\,
      O => \shl_ln414_reg_1024[13]_i_1_n_0\
    );
\shl_ln414_reg_1024[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8888888888"
    )
        port map (
      I0 => \shl_ln414_reg_1024[22]_i_2_n_0\,
      I1 => zext_ln414_fu_654_p1(3),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I4 => sub_ln414_reg_999(2),
      I5 => \shl_ln414_reg_1024[14]_i_2_n_0\,
      O => \shl_ln414_reg_1024[14]_i_1_n_0\
    );
\shl_ln414_reg_1024[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008808800000000"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(1),
      I1 => tmp_V_reg_894_pp0_iter3_reg(7),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I4 => sub_ln414_reg_999(5),
      I5 => zext_ln414_fu_654_p1(0),
      O => \shl_ln414_reg_1024[14]_i_2_n_0\
    );
\shl_ln414_reg_1024[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I2 => sub_ln414_reg_999(4),
      I3 => and_ln414_reg_10300,
      O => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024[15]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I2 => sub_ln414_reg_999(3),
      I3 => \shl_ln414_reg_1024[15]_i_3_n_0\,
      O => \shl_ln414_reg_1024[15]_i_2_n_0\
    );
\shl_ln414_reg_1024[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[11]_i_2_n_0\,
      I1 => sub_ln414_reg_999(2),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \shl_ln414_reg_1024[11]_i_3_n_0\,
      O => \shl_ln414_reg_1024[15]_i_3_n_0\
    );
\shl_ln414_reg_1024[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F88A0000088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[16]_i_2_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[16]_i_3_n_0\,
      O => shl_ln414_fu_665_p2(16)
    );
\shl_ln414_reg_1024[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(1),
      I1 => zext_ln414_fu_654_p1(5),
      I2 => tmp_V_reg_894_pp0_iter3_reg(0),
      I3 => zext_ln414_fu_654_p1(0),
      I4 => zext_ln414_fu_654_p1(2),
      O => \shl_ln414_reg_1024[16]_i_2_n_0\
    );
\shl_ln414_reg_1024[16]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[20]_i_4_n_0\,
      I1 => sub_ln414_reg_999(2),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \shl_ln414_reg_1024[12]_i_2_n_0\,
      O => \shl_ln414_reg_1024[16]_i_3_n_0\
    );
\shl_ln414_reg_1024[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F88A0000088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[17]_i_2_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[17]_i_3_n_0\,
      O => shl_ln414_fu_665_p2(17)
    );
\shl_ln414_reg_1024[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004540"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(1),
      I1 => tmp_V_reg_894_pp0_iter3_reg(0),
      I2 => zext_ln414_fu_654_p1(0),
      I3 => tmp_V_reg_894_pp0_iter3_reg(1),
      I4 => zext_ln414_fu_654_p1(5),
      I5 => zext_ln414_fu_654_p1(2),
      O => \shl_ln414_reg_1024[17]_i_2_n_0\
    );
\shl_ln414_reg_1024[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB88B8888888888"
    )
        port map (
      I0 => \shl_ln414_reg_1024[21]_i_5_n_0\,
      I1 => zext_ln414_fu_654_p1(2),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I4 => sub_ln414_reg_999(1),
      I5 => \shl_ln414_reg_1024[17]_i_4_n_0\,
      O => \shl_ln414_reg_1024[17]_i_3_n_0\
    );
\shl_ln414_reg_1024[17]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8B800B8B8"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(6),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(7),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I5 => sub_ln414_reg_999(5),
      O => \shl_ln414_reg_1024[17]_i_4_n_0\
    );
\shl_ln414_reg_1024[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAF88A088A088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[2]_i_1_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[18]_i_2_n_0\,
      O => shl_ln414_fu_665_p2(18)
    );
\shl_ln414_reg_1024[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888B88888888888"
    )
        port map (
      I0 => \shl_ln414_reg_1024[22]_i_5_n_0\,
      I1 => zext_ln414_fu_654_p1(2),
      I2 => zext_ln414_fu_654_p1(1),
      I3 => tmp_V_reg_894_pp0_iter3_reg(7),
      I4 => zext_ln414_fu_654_p1(5),
      I5 => zext_ln414_fu_654_p1(0),
      O => \shl_ln414_reg_1024[18]_i_2_n_0\
    );
\shl_ln414_reg_1024[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAF88A088A088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[3]_i_1_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[19]_i_2_n_0\,
      O => shl_ln414_fu_665_p2(19)
    );
\shl_ln414_reg_1024[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => sub_ln414_reg_999(2),
      I3 => \shl_ln414_reg_1024[11]_i_3_n_0\,
      O => \shl_ln414_reg_1024[19]_i_2_n_0\
    );
\shl_ln414_reg_1024[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050005030"
    )
        port map (
      I0 => sub_ln414_reg_999(2),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => \shl_ln414_reg_1024[1]_i_2_n_0\,
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I5 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[1]_i_1_n_0\
    );
\shl_ln414_reg_1024[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005404"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(5),
      I1 => tmp_V_reg_894_pp0_iter3_reg(1),
      I2 => zext_ln414_fu_654_p1(0),
      I3 => tmp_V_reg_894_pp0_iter3_reg(0),
      I4 => zext_ln414_fu_654_p1(1),
      O => \shl_ln414_reg_1024[1]_i_2_n_0\
    );
\shl_ln414_reg_1024[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F88A0000088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[20]_i_2_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[20]_i_3_n_0\,
      O => shl_ln414_fu_665_p2(20)
    );
\shl_ln414_reg_1024[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(0),
      I1 => tmp_V_reg_894_pp0_iter3_reg(0),
      I2 => zext_ln414_fu_654_p1(5),
      I3 => zext_ln414_fu_654_p1(1),
      I4 => zext_ln414_fu_654_p1(2),
      I5 => \shl_ln414_reg_1024[20]_i_4_n_0\,
      O => \shl_ln414_reg_1024[20]_i_2_n_0\
    );
\shl_ln414_reg_1024[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E400"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => sub_ln414_reg_999(2),
      I3 => \shl_ln414_reg_1024[12]_i_2_n_0\,
      O => \shl_ln414_reg_1024[20]_i_3_n_0\
    );
\shl_ln414_reg_1024[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(1),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(2),
      I3 => zext_ln414_fu_654_p1(5),
      I4 => zext_ln414_fu_654_p1(1),
      I5 => \shl_ln414_reg_1024[20]_i_5_n_0\,
      O => \shl_ln414_reg_1024[20]_i_4_n_0\
    );
\shl_ln414_reg_1024[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8B800B8B8"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(3),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I5 => sub_ln414_reg_999(5),
      O => \shl_ln414_reg_1024[20]_i_5_n_0\
    );
\shl_ln414_reg_1024[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F88A0000088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[21]_i_2_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[21]_i_3_n_0\,
      O => shl_ln414_fu_665_p2(21)
    );
\shl_ln414_reg_1024[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF028A0000"
    )
        port map (
      I0 => \shl_ln414_reg_1024[21]_i_4_n_0\,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(1),
      I3 => sub_ln414_reg_999(1),
      I4 => zext_ln414_fu_654_p1(2),
      I5 => \shl_ln414_reg_1024[21]_i_5_n_0\,
      O => \shl_ln414_reg_1024[21]_i_2_n_0\
    );
\shl_ln414_reg_1024[21]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00008A8000000000"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(2),
      I1 => tmp_V_reg_894_pp0_iter3_reg(6),
      I2 => zext_ln414_fu_654_p1(0),
      I3 => tmp_V_reg_894_pp0_iter3_reg(7),
      I4 => zext_ln414_fu_654_p1(5),
      I5 => zext_ln414_fu_654_p1(1),
      O => \shl_ln414_reg_1024[21]_i_3_n_0\
    );
\shl_ln414_reg_1024[21]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8B800B8B8"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(0),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(1),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I5 => sub_ln414_reg_999(5),
      O => \shl_ln414_reg_1024[21]_i_4_n_0\
    );
\shl_ln414_reg_1024[21]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(2),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(3),
      I3 => zext_ln414_fu_654_p1(5),
      I4 => zext_ln414_fu_654_p1(1),
      I5 => \shl_ln414_reg_1024[21]_i_6_n_0\,
      O => \shl_ln414_reg_1024[21]_i_5_n_0\
    );
\shl_ln414_reg_1024[21]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8B800B8B8"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(4),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(5),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I5 => sub_ln414_reg_999(5),
      O => \shl_ln414_reg_1024[21]_i_6_n_0\
    );
\shl_ln414_reg_1024[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"330F88A0000088A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[22]_i_2_n_0\,
      I1 => sub_ln414_reg_999(4),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[22]_i_4_n_0\,
      O => shl_ln414_fu_665_p2(22)
    );
\shl_ln414_reg_1024[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[10]_i_2_n_0\,
      I1 => sub_ln414_reg_999(2),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \shl_ln414_reg_1024[22]_i_5_n_0\,
      O => \shl_ln414_reg_1024[22]_i_2_n_0\
    );
\shl_ln414_reg_1024[22]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => sub_ln414_reg_999(3),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      O => zext_ln414_fu_654_p1(3)
    );
\shl_ln414_reg_1024[22]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(2),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => zext_ln414_fu_654_p1(5),
      I3 => tmp_V_reg_894_pp0_iter3_reg(7),
      I4 => zext_ln414_fu_654_p1(1),
      O => \shl_ln414_reg_1024[22]_i_4_n_0\
    );
\shl_ln414_reg_1024[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(3),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(4),
      I3 => zext_ln414_fu_654_p1(5),
      I4 => zext_ln414_fu_654_p1(1),
      I5 => \shl_ln414_reg_1024[22]_i_6_n_0\,
      O => \shl_ln414_reg_1024[22]_i_5_n_0\
    );
\shl_ln414_reg_1024[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000B8B800B8B8"
    )
        port map (
      I0 => tmp_V_reg_894_pp0_iter3_reg(5),
      I1 => zext_ln414_fu_654_p1(0),
      I2 => tmp_V_reg_894_pp0_iter3_reg(6),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I5 => sub_ln414_reg_999(5),
      O => \shl_ln414_reg_1024[22]_i_6_n_0\
    );
\shl_ln414_reg_1024[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050005030"
    )
        port map (
      I0 => sub_ln414_reg_999(2),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => \shl_ln414_reg_1024[10]_i_2_n_0\,
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I5 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[2]_i_1_n_0\
    );
\shl_ln414_reg_1024[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => and_ln414_reg_10300,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I3 => sub_ln414_reg_999(4),
      O => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000003050005030"
    )
        port map (
      I0 => sub_ln414_reg_999(2),
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I2 => \shl_ln414_reg_1024[11]_i_2_n_0\,
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I5 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[3]_i_1_n_0\
    );
\shl_ln414_reg_1024[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011000A001B00"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I2 => sub_ln414_reg_999(4),
      I3 => \shl_ln414_reg_1024[20]_i_2_n_0\,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I5 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[4]_i_1_n_0\
    );
\shl_ln414_reg_1024[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011000A001B00"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I2 => sub_ln414_reg_999(4),
      I3 => \shl_ln414_reg_1024[21]_i_2_n_0\,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I5 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[5]_i_1_n_0\
    );
\shl_ln414_reg_1024[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000011000A001B00"
    )
        port map (
      I0 => icmp_ln414_reg_955_pp0_iter3_reg,
      I1 => trunc_ln414_reg_963_pp0_iter3_reg(4),
      I2 => sub_ln414_reg_999(4),
      I3 => \shl_ln414_reg_1024[22]_i_2_n_0\,
      I4 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I5 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[6]_i_1_n_0\
    );
\shl_ln414_reg_1024[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"028A"
    )
        port map (
      I0 => \shl_ln414_reg_1024[15]_i_3_n_0\,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I3 => sub_ln414_reg_999(3),
      O => \shl_ln414_reg_1024[7]_i_1_n_0\
    );
\shl_ln414_reg_1024[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"028AFFFF028A0000"
    )
        port map (
      I0 => \shl_ln414_reg_1024[8]_i_2_n_0\,
      I1 => icmp_ln414_reg_955_pp0_iter3_reg,
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(2),
      I3 => sub_ln414_reg_999(2),
      I4 => zext_ln414_fu_654_p1(3),
      I5 => \shl_ln414_reg_1024[16]_i_3_n_0\,
      O => \shl_ln414_reg_1024[8]_i_1_n_0\
    );
\shl_ln414_reg_1024[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000044044"
    )
        port map (
      I0 => zext_ln414_fu_654_p1(0),
      I1 => tmp_V_reg_894_pp0_iter3_reg(0),
      I2 => icmp_ln414_reg_955_pp0_iter3_reg,
      I3 => trunc_ln414_reg_963_pp0_iter3_reg(5),
      I4 => sub_ln414_reg_999(5),
      I5 => zext_ln414_fu_654_p1(1),
      O => \shl_ln414_reg_1024[8]_i_2_n_0\
    );
\shl_ln414_reg_1024[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBAF88A0"
    )
        port map (
      I0 => \shl_ln414_reg_1024[17]_i_2_n_0\,
      I1 => sub_ln414_reg_999(3),
      I2 => trunc_ln414_reg_963_pp0_iter3_reg(3),
      I3 => icmp_ln414_reg_955_pp0_iter3_reg,
      I4 => \shl_ln414_reg_1024[17]_i_3_n_0\,
      O => \shl_ln414_reg_1024[9]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[0]_i_1_n_0\,
      Q => shl_ln414_reg_1024(0),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[10]_i_1_n_0\,
      Q => shl_ln414_reg_1024(10),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[11]_i_1_n_0\,
      Q => shl_ln414_reg_1024(11),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[12]_i_1_n_0\,
      Q => shl_ln414_reg_1024(12),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[13]_i_1_n_0\,
      Q => shl_ln414_reg_1024(13),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[14]_i_1_n_0\,
      Q => shl_ln414_reg_1024(14),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[15]_i_2_n_0\,
      Q => shl_ln414_reg_1024(15),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(16),
      Q => shl_ln414_reg_1024(16),
      R => '0'
    );
\shl_ln414_reg_1024_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(17),
      Q => shl_ln414_reg_1024(17),
      R => '0'
    );
\shl_ln414_reg_1024_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(18),
      Q => shl_ln414_reg_1024(18),
      R => '0'
    );
\shl_ln414_reg_1024_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(19),
      Q => shl_ln414_reg_1024(19),
      R => '0'
    );
\shl_ln414_reg_1024_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[1]_i_1_n_0\,
      Q => shl_ln414_reg_1024(1),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(20),
      Q => shl_ln414_reg_1024(20),
      R => '0'
    );
\shl_ln414_reg_1024_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(21),
      Q => shl_ln414_reg_1024(21),
      R => '0'
    );
\shl_ln414_reg_1024_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => shl_ln414_fu_665_p2(22),
      Q => shl_ln414_reg_1024(22),
      R => '0'
    );
\shl_ln414_reg_1024_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[7]_i_1_n_0\,
      Q => shl_ln414_reg_1024(23),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[8]_i_1_n_0\,
      Q => shl_ln414_reg_1024(24),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[9]_i_1_n_0\,
      Q => shl_ln414_reg_1024(25),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[10]_i_1_n_0\,
      Q => shl_ln414_reg_1024(26),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[11]_i_1_n_0\,
      Q => shl_ln414_reg_1024(27),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[12]_i_1_n_0\,
      Q => shl_ln414_reg_1024(28),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[13]_i_1_n_0\,
      Q => shl_ln414_reg_1024(29),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[2]_i_1_n_0\,
      Q => shl_ln414_reg_1024(2),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[14]_i_1_n_0\,
      Q => shl_ln414_reg_1024(30),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[15]_i_2_n_0\,
      Q => shl_ln414_reg_1024(31),
      R => \shl_ln414_reg_1024[31]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[3]_i_1_n_0\,
      Q => shl_ln414_reg_1024(3),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[4]_i_1_n_0\,
      Q => shl_ln414_reg_1024(4),
      R => '0'
    );
\shl_ln414_reg_1024_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[5]_i_1_n_0\,
      Q => shl_ln414_reg_1024(5),
      R => '0'
    );
\shl_ln414_reg_1024_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[6]_i_1_n_0\,
      Q => shl_ln414_reg_1024(6),
      R => '0'
    );
\shl_ln414_reg_1024_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[7]_i_1_n_0\,
      Q => shl_ln414_reg_1024(7),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[8]_i_1_n_0\,
      Q => shl_ln414_reg_1024(8),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
\shl_ln414_reg_1024_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => and_ln414_reg_10300,
      D => \shl_ln414_reg_1024[9]_i_1_n_0\,
      Q => shl_ln414_reg_1024(9),
      R => \shl_ln414_reg_1024[15]_i_1_n_0\
    );
sub13_i_i_fu_210_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub13_i_i_fu_210_p2_carry_n_0,
      CO(2) => sub13_i_i_fu_210_p2_carry_n_1,
      CO(1) => sub13_i_i_fu_210_p2_carry_n_2,
      CO(0) => sub13_i_i_fu_210_p2_carry_n_3,
      CYINIT => cols_loc_channel_dout(0),
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(4 downto 1),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[4]_0\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub13_i_i_fu_210_p2_carry_n_0,
      CO(3) => \sub13_i_i_fu_210_p2_carry__0_n_0\,
      CO(2) => \sub13_i_i_fu_210_p2_carry__0_n_1\,
      CO(1) => \sub13_i_i_fu_210_p2_carry__0_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub13_i_i_reg_792_reg[8]_0\(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(8 downto 5),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[8]_1\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_210_p2_carry__0_n_0\,
      CO(3) => \sub13_i_i_fu_210_p2_carry__1_n_0\,
      CO(2) => \sub13_i_i_fu_210_p2_carry__1_n_1\,
      CO(1) => \sub13_i_i_fu_210_p2_carry__1_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub13_i_i_reg_792_reg[12]_0\(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(12 downto 9),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[12]_1\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_210_p2_carry__1_n_0\,
      CO(3) => \sub13_i_i_fu_210_p2_carry__2_n_0\,
      CO(2) => \sub13_i_i_fu_210_p2_carry__2_n_1\,
      CO(1) => \sub13_i_i_fu_210_p2_carry__2_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub13_i_i_reg_792_reg[16]_0\(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(16 downto 13),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[16]_1\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_210_p2_carry__2_n_0\,
      CO(3) => \sub13_i_i_fu_210_p2_carry__3_n_0\,
      CO(2) => \sub13_i_i_fu_210_p2_carry__3_n_1\,
      CO(1) => \sub13_i_i_fu_210_p2_carry__3_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub13_i_i_reg_792_reg[20]_0\(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(20 downto 17),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[20]_1\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_210_p2_carry__3_n_0\,
      CO(3) => \sub13_i_i_fu_210_p2_carry__4_n_0\,
      CO(2) => \sub13_i_i_fu_210_p2_carry__4_n_1\,
      CO(1) => \sub13_i_i_fu_210_p2_carry__4_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub13_i_i_reg_792_reg[24]_0\(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(24 downto 21),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[24]_1\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_210_p2_carry__4_n_0\,
      CO(3) => \sub13_i_i_fu_210_p2_carry__5_n_0\,
      CO(2) => \sub13_i_i_fu_210_p2_carry__5_n_1\,
      CO(1) => \sub13_i_i_fu_210_p2_carry__5_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sub13_i_i_reg_792_reg[28]_0\(3 downto 0),
      O(3 downto 0) => sub13_i_i_fu_210_p2(28 downto 25),
      S(3 downto 0) => \sub13_i_i_reg_792_reg[28]_1\(3 downto 0)
    );
\sub13_i_i_fu_210_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub13_i_i_fu_210_p2_carry__5_n_0\,
      CO(3 downto 2) => \NLW_sub13_i_i_fu_210_p2_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub13_i_i_fu_210_p2_carry__6_n_2\,
      CO(0) => \sub13_i_i_fu_210_p2_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sub13_i_i_reg_792_reg[31]_0\(1 downto 0),
      O(3) => \NLW_sub13_i_i_fu_210_p2_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => sub13_i_i_fu_210_p2(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \sub13_i_i_reg_792_reg[31]_1\(2 downto 0)
    );
\sub13_i_i_reg_792_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => \sub13_i_i_reg_792_reg[0]_0\(0),
      Q => sub13_i_i_reg_792(0),
      R => '0'
    );
\sub13_i_i_reg_792_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(10),
      Q => sub13_i_i_reg_792(10),
      R => '0'
    );
\sub13_i_i_reg_792_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(11),
      Q => sub13_i_i_reg_792(11),
      R => '0'
    );
\sub13_i_i_reg_792_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(12),
      Q => sub13_i_i_reg_792(12),
      R => '0'
    );
\sub13_i_i_reg_792_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(13),
      Q => sub13_i_i_reg_792(13),
      R => '0'
    );
\sub13_i_i_reg_792_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(14),
      Q => sub13_i_i_reg_792(14),
      R => '0'
    );
\sub13_i_i_reg_792_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(15),
      Q => sub13_i_i_reg_792(15),
      R => '0'
    );
\sub13_i_i_reg_792_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(16),
      Q => sub13_i_i_reg_792(16),
      R => '0'
    );
\sub13_i_i_reg_792_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(17),
      Q => sub13_i_i_reg_792(17),
      R => '0'
    );
\sub13_i_i_reg_792_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(18),
      Q => sub13_i_i_reg_792(18),
      R => '0'
    );
\sub13_i_i_reg_792_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(19),
      Q => sub13_i_i_reg_792(19),
      R => '0'
    );
\sub13_i_i_reg_792_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(1),
      Q => sub13_i_i_reg_792(1),
      R => '0'
    );
\sub13_i_i_reg_792_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(20),
      Q => sub13_i_i_reg_792(20),
      R => '0'
    );
\sub13_i_i_reg_792_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(21),
      Q => sub13_i_i_reg_792(21),
      R => '0'
    );
\sub13_i_i_reg_792_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(22),
      Q => sub13_i_i_reg_792(22),
      R => '0'
    );
\sub13_i_i_reg_792_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(23),
      Q => sub13_i_i_reg_792(23),
      R => '0'
    );
\sub13_i_i_reg_792_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(24),
      Q => sub13_i_i_reg_792(24),
      R => '0'
    );
\sub13_i_i_reg_792_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(25),
      Q => sub13_i_i_reg_792(25),
      R => '0'
    );
\sub13_i_i_reg_792_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(26),
      Q => sub13_i_i_reg_792(26),
      R => '0'
    );
\sub13_i_i_reg_792_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(27),
      Q => sub13_i_i_reg_792(27),
      R => '0'
    );
\sub13_i_i_reg_792_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(28),
      Q => sub13_i_i_reg_792(28),
      R => '0'
    );
\sub13_i_i_reg_792_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(29),
      Q => sub13_i_i_reg_792(29),
      R => '0'
    );
\sub13_i_i_reg_792_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(2),
      Q => sub13_i_i_reg_792(2),
      R => '0'
    );
\sub13_i_i_reg_792_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(30),
      Q => sub13_i_i_reg_792(30),
      R => '0'
    );
\sub13_i_i_reg_792_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(31),
      Q => sub13_i_i_reg_792(31),
      R => '0'
    );
\sub13_i_i_reg_792_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(3),
      Q => sub13_i_i_reg_792(3),
      R => '0'
    );
\sub13_i_i_reg_792_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(4),
      Q => sub13_i_i_reg_792(4),
      R => '0'
    );
\sub13_i_i_reg_792_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(5),
      Q => sub13_i_i_reg_792(5),
      R => '0'
    );
\sub13_i_i_reg_792_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(6),
      Q => sub13_i_i_reg_792(6),
      R => '0'
    );
\sub13_i_i_reg_792_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(7),
      Q => sub13_i_i_reg_792(7),
      R => '0'
    );
\sub13_i_i_reg_792_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(8),
      Q => sub13_i_i_reg_792(8),
      R => '0'
    );
\sub13_i_i_reg_792_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state10,
      D => sub13_i_i_fu_210_p2(9),
      Q => sub13_i_i_reg_792(9),
      R => '0'
    );
sub_ln378_fu_175_p2_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sub_ln378_fu_175_p2_carry_n_0,
      CO(2) => sub_ln378_fu_175_p2_carry_n_1,
      CO(1) => sub_ln378_fu_175_p2_carry_n_2,
      CO(0) => sub_ln378_fu_175_p2_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(3 downto 0),
      O(3 downto 0) => sub_ln378_fu_175_p2(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sub_ln378_fu_175_p2_carry_n_0,
      CO(3) => \sub_ln378_fu_175_p2_carry__0_n_0\,
      CO(2) => \sub_ln378_fu_175_p2_carry__0_n_1\,
      CO(1) => \sub_ln378_fu_175_p2_carry__0_n_2\,
      CO(0) => \sub_ln378_fu_175_p2_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(7 downto 4),
      O(3 downto 0) => sub_ln378_fu_175_p2(7 downto 4),
      S(3 downto 0) => \sub_ln378_reg_762_reg[7]_0\(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln378_fu_175_p2_carry__0_n_0\,
      CO(3) => \sub_ln378_fu_175_p2_carry__1_n_0\,
      CO(2) => \sub_ln378_fu_175_p2_carry__1_n_1\,
      CO(1) => \sub_ln378_fu_175_p2_carry__1_n_2\,
      CO(0) => \sub_ln378_fu_175_p2_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(11 downto 8),
      O(3 downto 0) => sub_ln378_fu_175_p2(11 downto 8),
      S(3 downto 0) => \sub_ln378_reg_762_reg[11]_0\(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln378_fu_175_p2_carry__1_n_0\,
      CO(3) => \sub_ln378_fu_175_p2_carry__2_n_0\,
      CO(2) => \sub_ln378_fu_175_p2_carry__2_n_1\,
      CO(1) => \sub_ln378_fu_175_p2_carry__2_n_2\,
      CO(0) => \sub_ln378_fu_175_p2_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(15 downto 12),
      O(3 downto 0) => sub_ln378_fu_175_p2(15 downto 12),
      S(3 downto 0) => \sub_ln378_reg_762_reg[15]_0\(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln378_fu_175_p2_carry__2_n_0\,
      CO(3) => \sub_ln378_fu_175_p2_carry__3_n_0\,
      CO(2) => \sub_ln378_fu_175_p2_carry__3_n_1\,
      CO(1) => \sub_ln378_fu_175_p2_carry__3_n_2\,
      CO(0) => \sub_ln378_fu_175_p2_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(19 downto 16),
      O(3 downto 0) => sub_ln378_fu_175_p2(19 downto 16),
      S(3 downto 0) => \sub_ln378_reg_762_reg[19]_0\(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln378_fu_175_p2_carry__3_n_0\,
      CO(3) => \sub_ln378_fu_175_p2_carry__4_n_0\,
      CO(2) => \sub_ln378_fu_175_p2_carry__4_n_1\,
      CO(1) => \sub_ln378_fu_175_p2_carry__4_n_2\,
      CO(0) => \sub_ln378_fu_175_p2_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(23 downto 20),
      O(3 downto 0) => sub_ln378_fu_175_p2(23 downto 20),
      S(3 downto 0) => \sub_ln378_reg_762_reg[23]_0\(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln378_fu_175_p2_carry__4_n_0\,
      CO(3) => \sub_ln378_fu_175_p2_carry__5_n_0\,
      CO(2) => \sub_ln378_fu_175_p2_carry__5_n_1\,
      CO(1) => \sub_ln378_fu_175_p2_carry__5_n_2\,
      CO(0) => \sub_ln378_fu_175_p2_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^cols_reg_751_reg[28]_0\(27 downto 24),
      O(3 downto 0) => sub_ln378_fu_175_p2(27 downto 24),
      S(3 downto 0) => \sub_ln378_reg_762_reg[27]_0\(3 downto 0)
    );
\sub_ln378_fu_175_p2_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln378_fu_175_p2_carry__5_n_0\,
      CO(3 downto 0) => \NLW_sub_ln378_fu_175_p2_carry__6_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_sub_ln378_fu_175_p2_carry__6_O_UNCONNECTED\(3 downto 1),
      O(0) => sub_ln378_fu_175_p2(28),
      S(3 downto 1) => B"000",
      S(0) => \sub_ln378_reg_762_reg[28]_0\(0)
    );
\sub_ln378_reg_762_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(0),
      Q => shl_ln_fu_185_p3(3),
      R => '0'
    );
\sub_ln378_reg_762_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(10),
      Q => shl_ln_fu_185_p3(13),
      R => '0'
    );
\sub_ln378_reg_762_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(11),
      Q => shl_ln_fu_185_p3(14),
      R => '0'
    );
\sub_ln378_reg_762_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(12),
      Q => shl_ln_fu_185_p3(15),
      R => '0'
    );
\sub_ln378_reg_762_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(13),
      Q => shl_ln_fu_185_p3(16),
      R => '0'
    );
\sub_ln378_reg_762_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(14),
      Q => shl_ln_fu_185_p3(17),
      R => '0'
    );
\sub_ln378_reg_762_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(15),
      Q => shl_ln_fu_185_p3(18),
      R => '0'
    );
\sub_ln378_reg_762_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(16),
      Q => shl_ln_fu_185_p3(19),
      R => '0'
    );
\sub_ln378_reg_762_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(17),
      Q => shl_ln_fu_185_p3(20),
      R => '0'
    );
\sub_ln378_reg_762_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(18),
      Q => shl_ln_fu_185_p3(21),
      R => '0'
    );
\sub_ln378_reg_762_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(19),
      Q => shl_ln_fu_185_p3(22),
      R => '0'
    );
\sub_ln378_reg_762_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(1),
      Q => shl_ln_fu_185_p3(4),
      R => '0'
    );
\sub_ln378_reg_762_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(20),
      Q => shl_ln_fu_185_p3(23),
      R => '0'
    );
\sub_ln378_reg_762_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(21),
      Q => shl_ln_fu_185_p3(24),
      R => '0'
    );
\sub_ln378_reg_762_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(22),
      Q => shl_ln_fu_185_p3(25),
      R => '0'
    );
\sub_ln378_reg_762_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(23),
      Q => shl_ln_fu_185_p3(26),
      R => '0'
    );
\sub_ln378_reg_762_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(24),
      Q => shl_ln_fu_185_p3(27),
      R => '0'
    );
\sub_ln378_reg_762_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(25),
      Q => shl_ln_fu_185_p3(28),
      R => '0'
    );
\sub_ln378_reg_762_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(26),
      Q => shl_ln_fu_185_p3(29),
      R => '0'
    );
\sub_ln378_reg_762_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(27),
      Q => shl_ln_fu_185_p3(30),
      R => '0'
    );
\sub_ln378_reg_762_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(28),
      Q => shl_ln_fu_185_p3(31),
      R => '0'
    );
\sub_ln378_reg_762_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(2),
      Q => shl_ln_fu_185_p3(5),
      R => '0'
    );
\sub_ln378_reg_762_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(3),
      Q => shl_ln_fu_185_p3(6),
      R => '0'
    );
\sub_ln378_reg_762_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(4),
      Q => shl_ln_fu_185_p3(7),
      R => '0'
    );
\sub_ln378_reg_762_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(5),
      Q => shl_ln_fu_185_p3(8),
      R => '0'
    );
\sub_ln378_reg_762_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(6),
      Q => shl_ln_fu_185_p3(9),
      R => '0'
    );
\sub_ln378_reg_762_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(7),
      Q => shl_ln_fu_185_p3(10),
      R => '0'
    );
\sub_ln378_reg_762_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(8),
      Q => shl_ln_fu_185_p3(11),
      R => '0'
    );
\sub_ln378_reg_762_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => sub_ln378_fu_175_p2(9),
      Q => shl_ln_fu_185_p3(12),
      R => '0'
    );
\sub_ln414_1_reg_1004[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => trunc_ln414_reg_963(0),
      I1 => icmp_ln414_reg_955,
      I2 => trunc_ln414_1_reg_883_pp0_iter2_reg(0),
      O => \sub_ln414_1_reg_1004[0]_i_1_n_0\
    );
\sub_ln414_1_reg_1004[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => trunc_ln414_reg_963(1),
      I1 => icmp_ln414_reg_955,
      I2 => trunc_ln414_1_reg_883_pp0_iter2_reg(1),
      O => \sub_ln414_1_reg_1004[1]_i_1_n_0\
    );
\sub_ln414_1_reg_1004[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => trunc_ln414_reg_963(2),
      I1 => icmp_ln414_reg_955,
      I2 => trunc_ln414_1_reg_883_pp0_iter2_reg(2),
      O => \sub_ln414_1_reg_1004[2]_i_1_n_0\
    );
\sub_ln414_1_reg_1004[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => trunc_ln414_reg_963(3),
      I1 => icmp_ln414_reg_955,
      I2 => trunc_ln414_1_reg_883_pp0_iter2_reg(3),
      O => \sub_ln414_1_reg_1004[3]_i_1_n_0\
    );
\sub_ln414_1_reg_1004[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => trunc_ln414_reg_963(4),
      I1 => icmp_ln414_reg_955,
      I2 => trunc_ln414_1_reg_883_pp0_iter2_reg(4),
      O => \sub_ln414_1_reg_1004[4]_i_1_n_0\
    );
\sub_ln414_1_reg_1004[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln412_reg_840_pp0_iter2_reg,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      O => sub_ln414_1_reg_10040
    );
\sub_ln414_1_reg_1004[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => trunc_ln414_reg_963(5),
      I1 => icmp_ln414_reg_955,
      I2 => trunc_ln414_1_reg_883_pp0_iter2_reg(5),
      O => select_ln414_fu_552_p3(5)
    );
\sub_ln414_1_reg_1004_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_1_reg_10040,
      D => \sub_ln414_1_reg_1004[0]_i_1_n_0\,
      Q => sub_ln414_1_reg_1004(0),
      R => '0'
    );
\sub_ln414_1_reg_1004_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_1_reg_10040,
      D => \sub_ln414_1_reg_1004[1]_i_1_n_0\,
      Q => sub_ln414_1_reg_1004(1),
      R => '0'
    );
\sub_ln414_1_reg_1004_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_1_reg_10040,
      D => \sub_ln414_1_reg_1004[2]_i_1_n_0\,
      Q => sub_ln414_1_reg_1004(2),
      R => '0'
    );
\sub_ln414_1_reg_1004_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_1_reg_10040,
      D => \sub_ln414_1_reg_1004[3]_i_1_n_0\,
      Q => sub_ln414_1_reg_1004(3),
      R => '0'
    );
\sub_ln414_1_reg_1004_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_1_reg_10040,
      D => \sub_ln414_1_reg_1004[4]_i_1_n_0\,
      Q => sub_ln414_1_reg_1004(4),
      R => '0'
    );
\sub_ln414_1_reg_1004_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_1_reg_10040,
      D => select_ln414_fu_552_p3(5),
      Q => sub_ln414_1_reg_1004(5),
      R => '0'
    );
\sub_ln414_2_reg_921[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[0]\,
      O => \sub_ln414_2_reg_921[0]_i_1_n_0\
    );
\sub_ln414_2_reg_921[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[1]\,
      O => \sub_ln414_2_reg_921[1]_i_1_n_0\
    );
\sub_ln414_2_reg_921[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[2]\,
      O => \sub_ln414_2_reg_921[2]_i_1_n_0\
    );
\sub_ln414_2_reg_921[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[3]\,
      O => \sub_ln414_2_reg_921[3]_i_1_n_0\
    );
\sub_ln414_2_reg_921[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sub_ln421_reg_844_reg_n_0_[4]\,
      O => \sub_ln414_2_reg_921[4]_i_1_n_0\
    );
\sub_ln414_2_reg_921_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln414_2_reg_921[0]_i_1_n_0\,
      Q => sub_ln414_3_reg_926(0),
      R => '0'
    );
\sub_ln414_2_reg_921_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln414_2_reg_921[1]_i_1_n_0\,
      Q => sub_ln414_3_reg_926(1),
      R => '0'
    );
\sub_ln414_2_reg_921_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln414_2_reg_921[2]_i_1_n_0\,
      Q => sub_ln414_3_reg_926(2),
      R => '0'
    );
\sub_ln414_2_reg_921_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln414_2_reg_921[3]_i_1_n_0\,
      Q => sub_ln414_3_reg_926(3),
      R => '0'
    );
\sub_ln414_2_reg_921_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln414_2_reg_921[4]_i_1_n_0\,
      Q => sub_ln414_3_reg_926(4),
      R => '0'
    );
\sub_ln414_2_reg_921_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln421_reg_844_reg_n_0_[5]\,
      Q => sub_ln414_3_reg_926(5),
      R => '0'
    );
\sub_ln414_4_reg_950[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_3_reg_868(0),
      O => \sub_ln414_4_reg_950[0]_i_1_n_0\
    );
\sub_ln414_4_reg_950[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_3_reg_868(1),
      O => \sub_ln414_4_reg_950[1]_i_1_n_0\
    );
\sub_ln414_4_reg_950[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_3_reg_868(2),
      O => \sub_ln414_4_reg_950[2]_i_1_n_0\
    );
\sub_ln414_4_reg_950[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_3_reg_868(4),
      O => \sub_ln414_4_reg_950[4]_i_1_n_0\
    );
\sub_ln414_4_reg_950[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I1 => icmp_ln412_reg_840,
      I2 => icmp_ln416_reg_852,
      O => icmp_ln674_reg_9310
    );
\sub_ln414_4_reg_950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln414_4_reg_950[0]_i_1_n_0\,
      Q => sub_ln414_4_reg_950(0),
      R => '0'
    );
\sub_ln414_4_reg_950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln414_4_reg_950[1]_i_1_n_0\,
      Q => sub_ln414_4_reg_950(1),
      R => '0'
    );
\sub_ln414_4_reg_950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln414_4_reg_950[2]_i_1_n_0\,
      Q => sub_ln414_4_reg_950(2),
      R => '0'
    );
\sub_ln414_4_reg_950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => trunc_ln414_3_reg_868(3),
      Q => sub_ln414_4_reg_950(3),
      R => '0'
    );
\sub_ln414_4_reg_950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln414_4_reg_950[4]_i_1_n_0\,
      Q => sub_ln414_4_reg_950(4),
      R => '0'
    );
\sub_ln414_4_reg_950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => trunc_ln414_3_reg_868(5),
      Q => sub_ln414_4_reg_950(5),
      R => '0'
    );
\sub_ln414_reg_999[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_reg_963(0),
      O => \sub_ln414_reg_999[0]_i_1_n_0\
    );
\sub_ln414_reg_999[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_reg_963(1),
      O => \sub_ln414_reg_999[1]_i_1_n_0\
    );
\sub_ln414_reg_999[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_reg_963(2),
      O => \sub_ln414_reg_999[2]_i_1_n_0\
    );
\sub_ln414_reg_999[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_reg_963(3),
      O => \sub_ln414_reg_999[3]_i_1_n_0\
    );
\sub_ln414_reg_999[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => trunc_ln414_reg_963(4),
      O => \sub_ln414_reg_999[4]_i_1_n_0\
    );
\sub_ln414_reg_999[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln414_reg_955,
      I1 => \bits_to_add_2_reg_873[31]_i_2_n_0\,
      I2 => icmp_ln412_reg_840_pp0_iter2_reg,
      O => sub_ln414_reg_9990
    );
\sub_ln414_reg_999_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9990,
      D => \sub_ln414_reg_999[0]_i_1_n_0\,
      Q => sub_ln414_reg_999(0),
      R => '0'
    );
\sub_ln414_reg_999_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9990,
      D => \sub_ln414_reg_999[1]_i_1_n_0\,
      Q => sub_ln414_reg_999(1),
      R => '0'
    );
\sub_ln414_reg_999_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9990,
      D => \sub_ln414_reg_999[2]_i_1_n_0\,
      Q => sub_ln414_reg_999(2),
      R => '0'
    );
\sub_ln414_reg_999_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9990,
      D => \sub_ln414_reg_999[3]_i_1_n_0\,
      Q => sub_ln414_reg_999(3),
      R => '0'
    );
\sub_ln414_reg_999_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9990,
      D => \sub_ln414_reg_999[4]_i_1_n_0\,
      Q => sub_ln414_reg_999(4),
      R => '0'
    );
\sub_ln414_reg_999_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => sub_ln414_reg_9990,
      D => trunc_ln414_reg_963(5),
      Q => sub_ln414_reg_999(5),
      R => '0'
    );
\sub_ln421_reg_844[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(12),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(12),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(12),
      O => \sub_ln421_reg_844[12]_i_2_n_0\
    );
\sub_ln421_reg_844[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(11),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(11),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(11),
      O => \sub_ln421_reg_844[12]_i_3_n_0\
    );
\sub_ln421_reg_844[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(10),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(10),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(10),
      O => \sub_ln421_reg_844[12]_i_4_n_0\
    );
\sub_ln421_reg_844[12]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(9),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(9),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(9),
      O => \sub_ln421_reg_844[12]_i_5_n_0\
    );
\sub_ln421_reg_844[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(16),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(16),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(16),
      O => \sub_ln421_reg_844[16]_i_2_n_0\
    );
\sub_ln421_reg_844[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(15),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(15),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(15),
      O => \sub_ln421_reg_844[16]_i_3_n_0\
    );
\sub_ln421_reg_844[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(14),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(14),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(14),
      O => \sub_ln421_reg_844[16]_i_4_n_0\
    );
\sub_ln421_reg_844[16]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(13),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(13),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(13),
      O => \sub_ln421_reg_844[16]_i_5_n_0\
    );
\sub_ln421_reg_844[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(20),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(20),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(20),
      O => \sub_ln421_reg_844[20]_i_2_n_0\
    );
\sub_ln421_reg_844[20]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(19),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(19),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(19),
      O => \sub_ln421_reg_844[20]_i_3_n_0\
    );
\sub_ln421_reg_844[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(18),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(18),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(18),
      O => \sub_ln421_reg_844[20]_i_4_n_0\
    );
\sub_ln421_reg_844[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(17),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(17),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(17),
      O => \sub_ln421_reg_844[20]_i_5_n_0\
    );
\sub_ln421_reg_844[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(24),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(24),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(24),
      O => \sub_ln421_reg_844[24]_i_2_n_0\
    );
\sub_ln421_reg_844[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(23),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(23),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(23),
      O => \sub_ln421_reg_844[24]_i_3_n_0\
    );
\sub_ln421_reg_844[24]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(22),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(22),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(22),
      O => \sub_ln421_reg_844[24]_i_4_n_0\
    );
\sub_ln421_reg_844[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(21),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(21),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(21),
      O => \sub_ln421_reg_844[24]_i_5_n_0\
    );
\sub_ln421_reg_844[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(28),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(28),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(28),
      O => \sub_ln421_reg_844[28]_i_2_n_0\
    );
\sub_ln421_reg_844[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(27),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(27),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(27),
      O => \sub_ln421_reg_844[28]_i_3_n_0\
    );
\sub_ln421_reg_844[28]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(26),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(26),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(26),
      O => \sub_ln421_reg_844[28]_i_4_n_0\
    );
\sub_ln421_reg_844[28]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(25),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(25),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(25),
      O => \sub_ln421_reg_844[28]_i_5_n_0\
    );
\sub_ln421_reg_844[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(31),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(31),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(31),
      O => \sub_ln421_reg_844[31]_i_2_n_0\
    );
\sub_ln421_reg_844[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(30),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(30),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(30),
      O => \sub_ln421_reg_844[31]_i_3_n_0\
    );
\sub_ln421_reg_844[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(29),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(29),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(29),
      O => \sub_ln421_reg_844[31]_i_4_n_0\
    );
\sub_ln421_reg_844[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(4),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(4),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(4),
      O => \sub_ln421_reg_844[4]_i_2_n_0\
    );
\sub_ln421_reg_844[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(3),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(3),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(3),
      O => \sub_ln421_reg_844[4]_i_3_n_0\
    );
\sub_ln421_reg_844[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(2),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(2),
      O => \sub_ln421_reg_844[4]_i_4_n_0\
    );
\sub_ln421_reg_844[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(1),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(1),
      O => \sub_ln421_reg_844[4]_i_5_n_0\
    );
\sub_ln421_reg_844[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(5),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(5),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(5),
      O => \sub_ln421_reg_844[8]_i_2_n_0\
    );
\sub_ln421_reg_844[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(8),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(8),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(8),
      O => \sub_ln421_reg_844[8]_i_3_n_0\
    );
\sub_ln421_reg_844[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(7),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(7),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(7),
      O => \sub_ln421_reg_844[8]_i_4_n_0\
    );
\sub_ln421_reg_844[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(6),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(6),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(6),
      O => \sub_ln421_reg_844[8]_i_5_n_0\
    );
\sub_ln421_reg_844[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA8ABABABA8A8A8A"
    )
        port map (
      I0 => bits_to_add_fu_102(5),
      I1 => ap_CS_fsm_state17,
      I2 => ap_enable_reg_pp0_iter2,
      I3 => bits_to_add_1_reg_889(5),
      I4 => icmp_ln412_reg_840,
      I5 => bits_to_add_2_reg_873(5),
      O => \sub_ln421_reg_844[8]_i_6_n_0\
    );
\sub_ln421_reg_844_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sel0(0),
      Q => \sub_ln421_reg_844_reg_n_0_[0]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(10),
      Q => \sub_ln421_reg_844_reg_n_0_[10]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(11),
      Q => \sub_ln421_reg_844_reg_n_0_[11]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(12),
      Q => \sub_ln421_reg_844_reg_n_0_[12]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[8]_i_1_n_0\,
      CO(3) => \sub_ln421_reg_844_reg[12]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[12]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[12]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln421_fu_278_p2(12 downto 9),
      S(3) => \sub_ln421_reg_844[12]_i_2_n_0\,
      S(2) => \sub_ln421_reg_844[12]_i_3_n_0\,
      S(1) => \sub_ln421_reg_844[12]_i_4_n_0\,
      S(0) => \sub_ln421_reg_844[12]_i_5_n_0\
    );
\sub_ln421_reg_844_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(13),
      Q => \sub_ln421_reg_844_reg_n_0_[13]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(14),
      Q => \sub_ln421_reg_844_reg_n_0_[14]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(15),
      Q => \sub_ln421_reg_844_reg_n_0_[15]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(16),
      Q => \sub_ln421_reg_844_reg_n_0_[16]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[12]_i_1_n_0\,
      CO(3) => \sub_ln421_reg_844_reg[16]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[16]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[16]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln421_fu_278_p2(16 downto 13),
      S(3) => \sub_ln421_reg_844[16]_i_2_n_0\,
      S(2) => \sub_ln421_reg_844[16]_i_3_n_0\,
      S(1) => \sub_ln421_reg_844[16]_i_4_n_0\,
      S(0) => \sub_ln421_reg_844[16]_i_5_n_0\
    );
\sub_ln421_reg_844_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(17),
      Q => \sub_ln421_reg_844_reg_n_0_[17]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(18),
      Q => \sub_ln421_reg_844_reg_n_0_[18]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(19),
      Q => \sub_ln421_reg_844_reg_n_0_[19]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(1),
      Q => \sub_ln421_reg_844_reg_n_0_[1]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(20),
      Q => \sub_ln421_reg_844_reg_n_0_[20]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[16]_i_1_n_0\,
      CO(3) => \sub_ln421_reg_844_reg[20]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[20]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[20]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln421_fu_278_p2(20 downto 17),
      S(3) => \sub_ln421_reg_844[20]_i_2_n_0\,
      S(2) => \sub_ln421_reg_844[20]_i_3_n_0\,
      S(1) => \sub_ln421_reg_844[20]_i_4_n_0\,
      S(0) => \sub_ln421_reg_844[20]_i_5_n_0\
    );
\sub_ln421_reg_844_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(21),
      Q => \sub_ln421_reg_844_reg_n_0_[21]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(22),
      Q => \sub_ln421_reg_844_reg_n_0_[22]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(23),
      Q => \sub_ln421_reg_844_reg_n_0_[23]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(24),
      Q => \sub_ln421_reg_844_reg_n_0_[24]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[20]_i_1_n_0\,
      CO(3) => \sub_ln421_reg_844_reg[24]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[24]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[24]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln421_fu_278_p2(24 downto 21),
      S(3) => \sub_ln421_reg_844[24]_i_2_n_0\,
      S(2) => \sub_ln421_reg_844[24]_i_3_n_0\,
      S(1) => \sub_ln421_reg_844[24]_i_4_n_0\,
      S(0) => \sub_ln421_reg_844[24]_i_5_n_0\
    );
\sub_ln421_reg_844_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(25),
      Q => \sub_ln421_reg_844_reg_n_0_[25]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(26),
      Q => \sub_ln421_reg_844_reg_n_0_[26]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(27),
      Q => \sub_ln421_reg_844_reg_n_0_[27]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(28),
      Q => \sub_ln421_reg_844_reg_n_0_[28]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[24]_i_1_n_0\,
      CO(3) => \sub_ln421_reg_844_reg[28]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[28]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[28]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln421_fu_278_p2(28 downto 25),
      S(3) => \sub_ln421_reg_844[28]_i_2_n_0\,
      S(2) => \sub_ln421_reg_844[28]_i_3_n_0\,
      S(1) => \sub_ln421_reg_844[28]_i_4_n_0\,
      S(0) => \sub_ln421_reg_844[28]_i_5_n_0\
    );
\sub_ln421_reg_844_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(29),
      Q => \sub_ln421_reg_844_reg_n_0_[29]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(2),
      Q => \sub_ln421_reg_844_reg_n_0_[2]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(30),
      Q => \sub_ln421_reg_844_reg_n_0_[30]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(31),
      Q => \sub_ln421_reg_844_reg_n_0_[31]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[31]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[28]_i_1_n_0\,
      CO(3 downto 2) => \NLW_sub_ln421_reg_844_reg[31]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sub_ln421_reg_844_reg[31]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[31]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sub_ln421_reg_844_reg[31]_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => sub_ln421_fu_278_p2(31 downto 29),
      S(3) => '0',
      S(2) => \sub_ln421_reg_844[31]_i_2_n_0\,
      S(1) => \sub_ln421_reg_844[31]_i_3_n_0\,
      S(0) => \sub_ln421_reg_844[31]_i_4_n_0\
    );
\sub_ln421_reg_844_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(3),
      Q => \sub_ln421_reg_844_reg_n_0_[3]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(4),
      Q => \sub_ln421_reg_844_reg_n_0_[4]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \sub_ln421_reg_844_reg[4]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[4]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[4]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[4]_i_1_n_3\,
      CYINIT => \trunc_ln414_3_reg_868[0]_i_1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sub_ln421_fu_278_p2(4 downto 1),
      S(3) => \sub_ln421_reg_844[4]_i_2_n_0\,
      S(2) => \sub_ln421_reg_844[4]_i_3_n_0\,
      S(1) => \sub_ln421_reg_844[4]_i_4_n_0\,
      S(0) => \sub_ln421_reg_844[4]_i_5_n_0\
    );
\sub_ln421_reg_844_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(5),
      Q => \sub_ln421_reg_844_reg_n_0_[5]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(6),
      Q => \sub_ln421_reg_844_reg_n_0_[6]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(7),
      Q => \sub_ln421_reg_844_reg_n_0_[7]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(8),
      Q => \sub_ln421_reg_844_reg_n_0_[8]\,
      R => '0'
    );
\sub_ln421_reg_844_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sub_ln421_reg_844_reg[4]_i_1_n_0\,
      CO(3) => \sub_ln421_reg_844_reg[8]_i_1_n_0\,
      CO(2) => \sub_ln421_reg_844_reg[8]_i_1_n_1\,
      CO(1) => \sub_ln421_reg_844_reg[8]_i_1_n_2\,
      CO(0) => \sub_ln421_reg_844_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \sub_ln421_reg_844[8]_i_2_n_0\,
      O(3 downto 0) => sub_ln421_fu_278_p2(8 downto 5),
      S(3) => \sub_ln421_reg_844[8]_i_3_n_0\,
      S(2) => \sub_ln421_reg_844[8]_i_4_n_0\,
      S(1) => \sub_ln421_reg_844[8]_i_5_n_0\,
      S(0) => \sub_ln421_reg_844[8]_i_6_n_0\
    );
\sub_ln421_reg_844_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => sub_ln421_fu_278_p2(9),
      Q => \sub_ln421_reg_844_reg_n_0_[9]\,
      R => '0'
    );
\sub_ln674_2_reg_945[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      O => \sub_ln674_2_reg_945[0]_i_1_n_0\
    );
\sub_ln674_2_reg_945[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[1]\,
      O => \sub_ln674_2_reg_945[1]_i_1_n_0\
    );
\sub_ln674_2_reg_945[2]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[2]\,
      O => \sub_ln674_2_reg_945[2]_i_1_n_0\
    );
\sub_ln674_2_reg_945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln674_2_reg_945[0]_i_1_n_0\,
      Q => sub_ln674_2_reg_945(0),
      R => '0'
    );
\sub_ln674_2_reg_945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln674_2_reg_945[1]_i_1_n_0\,
      Q => sub_ln674_2_reg_945(1),
      R => '0'
    );
\sub_ln674_2_reg_945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \sub_ln674_2_reg_945[2]_i_1_n_0\,
      Q => sub_ln674_2_reg_945(2),
      R => '0'
    );
\sub_ln674_4_reg_983[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => trunc_ln674_reg_938(1),
      I1 => trunc_ln674_reg_938(0),
      I2 => icmp_ln674_reg_931,
      O => sub_ln674_4_fu_522_p2(1)
    );
\sub_ln674_4_reg_983[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"95AA"
    )
        port map (
      I0 => trunc_ln674_reg_938(2),
      I1 => trunc_ln674_reg_938(0),
      I2 => trunc_ln674_reg_938(1),
      I3 => icmp_ln674_reg_931,
      O => sub_ln674_4_fu_522_p2(2)
    );
\sub_ln674_4_reg_983[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAD555D5552AAA"
    )
        port map (
      I0 => icmp_ln674_reg_931,
      I1 => trunc_ln674_reg_938(2),
      I2 => trunc_ln674_reg_938(1),
      I3 => trunc_ln674_reg_938(0),
      I4 => trunc_ln674_reg_938(3),
      I5 => trunc_ln674_1_reg_862_pp0_iter2_reg(3),
      O => sub_ln674_4_fu_522_p2(3)
    );
\sub_ln674_4_reg_983_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => trunc_ln674_reg_938(0),
      Q => sub_ln674_4_reg_983(0),
      R => '0'
    );
\sub_ln674_4_reg_983_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => sub_ln674_4_fu_522_p2(1),
      Q => sub_ln674_4_reg_983(1),
      R => '0'
    );
\sub_ln674_4_reg_983_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => sub_ln674_4_fu_522_p2(2),
      Q => sub_ln674_4_reg_983(2),
      R => '0'
    );
\sub_ln674_4_reg_983_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lshr_ln414_2_reg_9930,
      D => sub_ln674_4_fu_522_p2(3),
      Q => sub_ln674_4_reg_983(3),
      R => '0'
    );
\sub_ln674_reg_902[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      I1 => \bits_to_add_load_1_reg_833_reg_n_0_[1]\,
      O => \sub_ln674_reg_902[1]_i_1_n_0\
    );
\sub_ln674_reg_902[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      I1 => \bits_to_add_load_1_reg_833_reg_n_0_[1]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[2]\,
      O => \sub_ln674_reg_902[2]_i_1_n_0\
    );
\sub_ln674_reg_902[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \bits_to_add_load_1_reg_833_reg_n_0_[2]\,
      I1 => \bits_to_add_load_1_reg_833_reg_n_0_[1]\,
      I2 => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      I3 => \bits_to_add_load_1_reg_833_reg_n_0_[3]\,
      O => \sub_ln674_reg_902[3]_i_1_n_0\
    );
\sub_ln674_reg_902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      Q => sub_ln674_reg_902(0),
      R => '0'
    );
\sub_ln674_reg_902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln674_reg_902[1]_i_1_n_0\,
      Q => sub_ln674_reg_902(1),
      R => '0'
    );
\sub_ln674_reg_902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln674_reg_902[2]_i_1_n_0\,
      Q => sub_ln674_reg_902(2),
      R => '0'
    );
\sub_ln674_reg_902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln674_reg_902[3]_i_1_n_0\,
      Q => sub_ln674_reg_902(3),
      R => '0'
    );
\tmp_V_reg_894[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0B0B0B000B0B"
    )
        port map (
      I0 => out_mat_data_empty_n,
      I1 => ap_enable_reg_pp0_iter2,
      I2 => \icmp_ln390_1_reg_817_pp0_iter1_reg_reg_n_0_[0]\,
      I3 => strm_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => \icmp_ln412_reg_840_pp0_iter3_reg_reg_n_0_[0]\,
      O => p_25_in
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(0),
      Q => tmp_V_reg_894_pp0_iter3_reg(0),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(1),
      Q => tmp_V_reg_894_pp0_iter3_reg(1),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(2),
      Q => tmp_V_reg_894_pp0_iter3_reg(2),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(3),
      Q => tmp_V_reg_894_pp0_iter3_reg(3),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(4),
      Q => tmp_V_reg_894_pp0_iter3_reg(4),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(5),
      Q => tmp_V_reg_894_pp0_iter3_reg(5),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(6),
      Q => tmp_V_reg_894_pp0_iter3_reg(6),
      R => '0'
    );
\tmp_V_reg_894_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => tmp_V_reg_894(7),
      Q => tmp_V_reg_894_pp0_iter3_reg(7),
      R => '0'
    );
\tmp_V_reg_894_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(0),
      Q => tmp_V_reg_894(0),
      R => '0'
    );
\tmp_V_reg_894_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(1),
      Q => tmp_V_reg_894(1),
      R => '0'
    );
\tmp_V_reg_894_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(2),
      Q => tmp_V_reg_894(2),
      R => '0'
    );
\tmp_V_reg_894_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(3),
      Q => tmp_V_reg_894(3),
      R => '0'
    );
\tmp_V_reg_894_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(4),
      Q => tmp_V_reg_894(4),
      R => '0'
    );
\tmp_V_reg_894_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(5),
      Q => tmp_V_reg_894(5),
      R => '0'
    );
\tmp_V_reg_894_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(6),
      Q => tmp_V_reg_894(6),
      R => '0'
    );
\tmp_V_reg_894_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_25_in,
      D => out_mat_420_dout(7),
      Q => tmp_V_reg_894(7),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln421_reg_878(0),
      Q => trunc_ln414_1_reg_883_pp0_iter2_reg(0),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln421_reg_878(1),
      Q => trunc_ln414_1_reg_883_pp0_iter2_reg(1),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln421_reg_878(2),
      Q => trunc_ln414_1_reg_883_pp0_iter2_reg(2),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln421_reg_878(3),
      Q => trunc_ln414_1_reg_883_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln421_reg_878(4),
      Q => trunc_ln414_1_reg_883_pp0_iter2_reg(4),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln421_reg_878(5),
      Q => trunc_ln414_1_reg_883_pp0_iter2_reg(5),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_883_pp0_iter2_reg(0),
      Q => trunc_ln414_1_reg_883_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_883_pp0_iter2_reg(1),
      Q => trunc_ln414_1_reg_883_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_883_pp0_iter2_reg(2),
      Q => trunc_ln414_1_reg_883_pp0_iter3_reg(2),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_883_pp0_iter2_reg(3),
      Q => trunc_ln414_1_reg_883_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_883_pp0_iter2_reg(4),
      Q => trunc_ln414_1_reg_883_pp0_iter3_reg(4),
      R => '0'
    );
\trunc_ln414_1_reg_883_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_1_reg_883_pp0_iter2_reg(5),
      Q => trunc_ln414_1_reg_883_pp0_iter3_reg(5),
      R => '0'
    );
\trunc_ln414_2_reg_915_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln421_reg_844_reg_n_0_[0]\,
      Q => trunc_ln414_2_reg_915(0),
      R => '0'
    );
\trunc_ln414_2_reg_915_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln421_reg_844_reg_n_0_[1]\,
      Q => trunc_ln414_2_reg_915(1),
      R => '0'
    );
\trunc_ln414_2_reg_915_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln421_reg_844_reg_n_0_[2]\,
      Q => trunc_ln414_2_reg_915(2),
      R => '0'
    );
\trunc_ln414_2_reg_915_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln421_reg_844_reg_n_0_[3]\,
      Q => trunc_ln414_2_reg_915(3),
      R => '0'
    );
\trunc_ln414_2_reg_915_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \icmp_ln414_1_reg_907[0]_i_1_n_0\,
      D => \sub_ln421_reg_844_reg_n_0_[4]\,
      Q => trunc_ln414_2_reg_915(4),
      R => '0'
    );
\trunc_ln414_3_reg_868[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(0),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(0),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(0),
      O => \trunc_ln414_3_reg_868[0]_i_1_n_0\
    );
\trunc_ln414_3_reg_868[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(1),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(1),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(1),
      O => \trunc_ln414_3_reg_868[1]_i_1_n_0\
    );
\trunc_ln414_3_reg_868[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00001D00FFFF1DFF"
    )
        port map (
      I0 => bits_to_add_2_reg_873(2),
      I1 => icmp_ln412_reg_840,
      I2 => bits_to_add_1_reg_889(2),
      I3 => ap_enable_reg_pp0_iter2,
      I4 => ap_CS_fsm_state17,
      I5 => bits_to_add_fu_102(2),
      O => \trunc_ln414_3_reg_868[2]_i_1_n_0\
    );
\trunc_ln414_3_reg_868[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => \last_N_size_reg_777_reg_n_0_[3]\,
      I1 => icmp_ln398_reg_821,
      I2 => sel0(3),
      O => \trunc_ln414_3_reg_868[3]_inv_i_1_n_0\
    );
\trunc_ln414_3_reg_868_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => \trunc_ln414_3_reg_868[0]_i_1_n_0\,
      Q => trunc_ln414_3_reg_868(0),
      R => '0'
    );
\trunc_ln414_3_reg_868_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => \trunc_ln414_3_reg_868[1]_i_1_n_0\,
      Q => trunc_ln414_3_reg_868(1),
      R => '0'
    );
\trunc_ln414_3_reg_868_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => \trunc_ln414_3_reg_868[2]_i_1_n_0\,
      Q => trunc_ln414_3_reg_868(2),
      R => '0'
    );
\trunc_ln414_3_reg_868_reg[3]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => \trunc_ln414_3_reg_868[3]_inv_i_1_n_0\,
      Q => trunc_ln414_3_reg_868(3),
      R => '0'
    );
\trunc_ln414_3_reg_868_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln414_3_fu_312_p1(4),
      Q => trunc_ln414_3_reg_868(4),
      R => '0'
    );
\trunc_ln414_3_reg_868_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => bits_to_add_2_reg_8730,
      D => trunc_ln414_3_fu_312_p1(5),
      Q => trunc_ln414_3_reg_868(5),
      R => '0'
    );
\trunc_ln414_reg_963_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_963(0),
      Q => trunc_ln414_reg_963_pp0_iter3_reg(0),
      R => '0'
    );
\trunc_ln414_reg_963_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_963(1),
      Q => trunc_ln414_reg_963_pp0_iter3_reg(1),
      R => '0'
    );
\trunc_ln414_reg_963_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_963(2),
      Q => trunc_ln414_reg_963_pp0_iter3_reg(2),
      R => '0'
    );
\trunc_ln414_reg_963_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_963(3),
      Q => trunc_ln414_reg_963_pp0_iter3_reg(3),
      R => '0'
    );
\trunc_ln414_reg_963_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_963(4),
      Q => trunc_ln414_reg_963_pp0_iter3_reg(4),
      R => '0'
    );
\trunc_ln414_reg_963_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => trunc_ln414_reg_963(5),
      Q => trunc_ln414_reg_963_pp0_iter3_reg(5),
      R => '0'
    );
\trunc_ln414_reg_963_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sub_ln421_reg_844_reg_n_0_[0]\,
      Q => trunc_ln414_reg_963(0),
      R => '0'
    );
\trunc_ln414_reg_963_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sub_ln421_reg_844_reg_n_0_[1]\,
      Q => trunc_ln414_reg_963(1),
      R => '0'
    );
\trunc_ln414_reg_963_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sub_ln421_reg_844_reg_n_0_[2]\,
      Q => trunc_ln414_reg_963(2),
      R => '0'
    );
\trunc_ln414_reg_963_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sub_ln421_reg_844_reg_n_0_[3]\,
      Q => trunc_ln414_reg_963(3),
      R => '0'
    );
\trunc_ln414_reg_963_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sub_ln421_reg_844_reg_n_0_[4]\,
      Q => trunc_ln414_reg_963(4),
      R => '0'
    );
\trunc_ln414_reg_963_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_15_in,
      D => \sub_ln421_reg_844_reg_n_0_[5]\,
      Q => trunc_ln414_reg_963(5),
      R => '0'
    );
\trunc_ln674_1_reg_862_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \add_ln417_reg_857_reg_n_0_[3]\,
      Q => trunc_ln674_1_reg_862_pp0_iter2_reg(3),
      R => '0'
    );
\trunc_ln674_reg_938_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \bits_to_add_load_1_reg_833_reg_n_0_[0]\,
      Q => trunc_ln674_reg_938(0),
      R => '0'
    );
\trunc_ln674_reg_938_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \bits_to_add_load_1_reg_833_reg_n_0_[1]\,
      Q => trunc_ln674_reg_938(1),
      R => '0'
    );
\trunc_ln674_reg_938_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \bits_to_add_load_1_reg_833_reg_n_0_[2]\,
      Q => trunc_ln674_reg_938(2),
      R => '0'
    );
\trunc_ln674_reg_938_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => icmp_ln674_reg_9310,
      D => \bits_to_add_load_1_reg_833_reg_n_0_[3]\,
      Q => trunc_ln674_reg_938(3),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_1 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\ : out STD_LOGIC;
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    \p_Result_7_reg_1148_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_rst_n : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg : in STD_LOGIC;
    ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done : in STD_LOGIC;
    grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \rows_reg_856_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cols_loc_read_reg_845_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    img_inp_TVALID_int_regslice : in STD_LOGIC;
    \din_assign_reg_245_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_1 is
  signal \^ap_cs_fsm_reg[2]\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ap_sync_channel_write_cols_cast_loc_channel0 : STD_LOGIC;
  signal ap_sync_channel_write_rows_cast_loc_channel0 : STD_LOGIC;
  signal ap_sync_reg_channel_write_cols_cast_loc_channel : STD_LOGIC;
  signal ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0 : STD_LOGIC;
  signal axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready : STD_LOGIC;
  signal axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0 : STD_LOGIC;
  signal axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_39 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_4 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_40 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_41 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_42 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_43 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_44 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_45 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_46 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_47 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_48 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_49 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_5 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_50 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_51 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_52 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_53 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_54 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_55 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_56 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_57 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_58 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_59 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_6 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_60 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_61 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_62 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_63 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_64 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_65 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_66 : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_67 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_10 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_11 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_12 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_13 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_14 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_15 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_16 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_17 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_18 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_19 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_2 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_20 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_21 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_22 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_23 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_24 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_25 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_26 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_27 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_28 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_29 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_3 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_30 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_31 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_32 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_4 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_5 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_6 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_7 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_8 : STD_LOGIC;
  signal cols_cast_loc_channel_U_n_9 : STD_LOGIC;
  signal cols_cast_loc_channel_empty_n : STD_LOGIC;
  signal cols_cast_loc_channel_full_n : STD_LOGIC;
  signal cols_loc_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_loc_c_empty_n : STD_LOGIC;
  signal cols_loc_c_full_n : STD_LOGIC;
  signal data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal din_assign_reg_245 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dstMat_1_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dstMat_1_c_empty_n : STD_LOGIC;
  signal dstMat_1_c_full_n : STD_LOGIC;
  signal dstMat_2_c_dout : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal dstMat_2_c_empty_n : STD_LOGIC;
  signal dstMat_2_c_full_n : STD_LOGIC;
  signal grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready : STD_LOGIC;
  signal hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready : STD_LOGIC;
  signal hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start : STD_LOGIC;
  signal hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read : STD_LOGIC;
  signal hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10 : STD_LOGIC;
  signal hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11 : STD_LOGIC;
  signal hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_7 : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_26_in : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_10 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_11 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_12 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_13 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_14 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_15 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_16 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_17 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_18 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_19 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_2 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_20 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_21 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_22 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_23 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_24 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_25 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_26 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_27 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_28 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_29 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_3 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_30 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_31 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_4 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_5 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_6 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_7 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_8 : STD_LOGIC;
  signal rows_cast_loc_channel_U_n_9 : STD_LOGIC;
  signal rows_cast_loc_channel_empty_n : STD_LOGIC;
  signal rows_cast_loc_channel_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal strm_U_n_10 : STD_LOGIC;
  signal strm_U_n_11 : STD_LOGIC;
  signal strm_U_n_12 : STD_LOGIC;
  signal strm_U_n_13 : STD_LOGIC;
  signal strm_U_n_14 : STD_LOGIC;
  signal strm_U_n_15 : STD_LOGIC;
  signal strm_U_n_16 : STD_LOGIC;
  signal strm_U_n_17 : STD_LOGIC;
  signal strm_U_n_18 : STD_LOGIC;
  signal strm_U_n_19 : STD_LOGIC;
  signal strm_U_n_2 : STD_LOGIC;
  signal strm_U_n_20 : STD_LOGIC;
  signal strm_U_n_21 : STD_LOGIC;
  signal strm_U_n_22 : STD_LOGIC;
  signal strm_U_n_23 : STD_LOGIC;
  signal strm_U_n_24 : STD_LOGIC;
  signal strm_U_n_25 : STD_LOGIC;
  signal strm_U_n_26 : STD_LOGIC;
  signal strm_U_n_27 : STD_LOGIC;
  signal strm_U_n_28 : STD_LOGIC;
  signal strm_U_n_29 : STD_LOGIC;
  signal strm_U_n_3 : STD_LOGIC;
  signal strm_U_n_30 : STD_LOGIC;
  signal strm_U_n_31 : STD_LOGIC;
  signal strm_U_n_32 : STD_LOGIC;
  signal strm_U_n_33 : STD_LOGIC;
  signal strm_U_n_34 : STD_LOGIC;
  signal strm_U_n_35 : STD_LOGIC;
  signal strm_U_n_36 : STD_LOGIC;
  signal strm_U_n_4 : STD_LOGIC;
  signal strm_U_n_5 : STD_LOGIC;
  signal strm_U_n_6 : STD_LOGIC;
  signal strm_U_n_7 : STD_LOGIC;
  signal strm_U_n_8 : STD_LOGIC;
  signal strm_U_n_9 : STD_LOGIC;
  signal strm_empty_n : STD_LOGIC;
  signal strm_full_n : STD_LOGIC;
begin
  \ap_CS_fsm_reg[2]\ <= \^ap_cs_fsm_reg[2]\;
  ap_rst_n_0 <= \^ap_rst_n_0\;
ap_sync_reg_channel_write_cols_cast_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cols_cast_loc_channel_U_n_32,
      Q => ap_sync_reg_channel_write_cols_cast_loc_channel,
      R => '0'
    );
ap_sync_reg_channel_write_rows_cast_loc_channel_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => cols_cast_loc_channel_U_n_31,
      Q => ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0,
      R => '0'
    );
axiStrm2hlsStrm_32_32_32_1_1_8_256_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2hlsStrm_32_32_32_1_1_8_256_s
     port map (
      A(16) => rows_cast_loc_channel_U_n_3,
      A(15) => rows_cast_loc_channel_U_n_4,
      A(14) => rows_cast_loc_channel_U_n_5,
      A(13) => rows_cast_loc_channel_U_n_6,
      A(12) => rows_cast_loc_channel_U_n_7,
      A(11) => rows_cast_loc_channel_U_n_8,
      A(10) => rows_cast_loc_channel_U_n_9,
      A(9) => rows_cast_loc_channel_U_n_10,
      A(8) => rows_cast_loc_channel_U_n_11,
      A(7) => rows_cast_loc_channel_U_n_12,
      A(6) => rows_cast_loc_channel_U_n_13,
      A(5) => rows_cast_loc_channel_U_n_14,
      A(4) => rows_cast_loc_channel_U_n_15,
      A(3) => rows_cast_loc_channel_U_n_16,
      A(2) => rows_cast_loc_channel_U_n_17,
      A(1) => rows_cast_loc_channel_U_n_18,
      A(0) => rows_cast_loc_channel_U_n_19,
      B(11) => cols_cast_loc_channel_U_n_19,
      B(10) => cols_cast_loc_channel_U_n_20,
      B(9) => cols_cast_loc_channel_U_n_21,
      B(8) => cols_cast_loc_channel_U_n_22,
      B(7) => cols_cast_loc_channel_U_n_23,
      B(6) => cols_cast_loc_channel_U_n_24,
      B(5) => cols_cast_loc_channel_U_n_25,
      B(4) => cols_cast_loc_channel_U_n_26,
      B(3) => cols_cast_loc_channel_U_n_27,
      B(2) => cols_cast_loc_channel_U_n_28,
      B(1) => cols_cast_loc_channel_U_n_29,
      B(0) => cols_cast_loc_channel_U_n_30,
      D(16) => cols_cast_loc_channel_U_n_2,
      D(15) => cols_cast_loc_channel_U_n_3,
      D(14) => cols_cast_loc_channel_U_n_4,
      D(13) => cols_cast_loc_channel_U_n_5,
      D(12) => cols_cast_loc_channel_U_n_6,
      D(11) => cols_cast_loc_channel_U_n_7,
      D(10) => cols_cast_loc_channel_U_n_8,
      D(9) => cols_cast_loc_channel_U_n_9,
      D(8) => cols_cast_loc_channel_U_n_10,
      D(7) => cols_cast_loc_channel_U_n_11,
      D(6) => cols_cast_loc_channel_U_n_12,
      D(5) => cols_cast_loc_channel_U_n_13,
      D(4) => cols_cast_loc_channel_U_n_14,
      D(3) => cols_cast_loc_channel_U_n_15,
      D(2) => cols_cast_loc_channel_U_n_16,
      D(1) => cols_cast_loc_channel_U_n_17,
      D(0) => cols_cast_loc_channel_U_n_18,
      E(0) => shiftReg_ce,
      Q(0) => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready,
      \a_reg0_reg[28]\(11) => rows_cast_loc_channel_U_n_20,
      \a_reg0_reg[28]\(10) => rows_cast_loc_channel_U_n_21,
      \a_reg0_reg[28]\(9) => rows_cast_loc_channel_U_n_22,
      \a_reg0_reg[28]\(8) => rows_cast_loc_channel_U_n_23,
      \a_reg0_reg[28]\(7) => rows_cast_loc_channel_U_n_24,
      \a_reg0_reg[28]\(6) => rows_cast_loc_channel_U_n_25,
      \a_reg0_reg[28]\(5) => rows_cast_loc_channel_U_n_26,
      \a_reg0_reg[28]\(4) => rows_cast_loc_channel_U_n_27,
      \a_reg0_reg[28]\(3) => rows_cast_loc_channel_U_n_28,
      \a_reg0_reg[28]\(2) => rows_cast_loc_channel_U_n_29,
      \a_reg0_reg[28]\(1) => rows_cast_loc_channel_U_n_30,
      \a_reg0_reg[28]\(0) => rows_cast_loc_channel_U_n_31,
      \ap_CS_fsm_reg[0]_0\ => \^ap_rst_n_0\,
      \ap_CS_fsm_reg[10]_0\ => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3,
      \ap_CS_fsm_reg[9]_0\ => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cols_cast_loc_channel_empty_n => cols_cast_loc_channel_empty_n,
      \din_assign_reg_245_reg[31]_0\(31 downto 0) => din_assign_reg_245(31 downto 0),
      \din_assign_reg_245_reg[31]_1\(31 downto 0) => \din_assign_reg_245_reg[31]\(31 downto 0),
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      rows_cast_loc_channel_empty_n => rows_cast_loc_channel_empty_n,
      sel => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
      strm_full_n => strm_full_n
    );
axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_Block_split3_proc
     port map (
      D(28 downto 0) => data(28 downto 0),
      Q(1 downto 0) => Q(2 downto 1),
      \SRL_SIG_reg[0][28]\ => ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0,
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_done_reg_reg_0 => rows_cast_loc_channel_U_n_2,
      \ap_return_0_preg_reg[28]_0\(28 downto 0) => \rows_reg_856_reg[31]\(28 downto 0),
      \ap_return_1_preg_reg[28]_0\(28 downto 0) => \cols_loc_read_reg_845_reg[31]\(28 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_0\,
      ap_sync_channel_write_cols_cast_loc_channel0 => ap_sync_channel_write_cols_cast_loc_channel0,
      ap_sync_channel_write_rows_cast_loc_channel0 => ap_sync_channel_write_rows_cast_loc_channel0,
      ap_sync_reg_channel_write_cols_cast_loc_channel => ap_sync_reg_channel_write_cols_cast_loc_channel,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_0 => \^ap_cs_fsm_reg[2]\,
      axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
      cols_cast_loc_channel_full_n => cols_cast_loc_channel_full_n,
      cols_loc_c_full_n => cols_loc_c_full_n,
      dstMat_1_c_full_n => dstMat_1_c_full_n,
      dstMat_2_c_full_n => dstMat_2_c_full_n,
      \dstMat_cols_read_reg_97_reg[28]\(28) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_39,
      \dstMat_cols_read_reg_97_reg[28]\(27) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_40,
      \dstMat_cols_read_reg_97_reg[28]\(26) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_41,
      \dstMat_cols_read_reg_97_reg[28]\(25) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_42,
      \dstMat_cols_read_reg_97_reg[28]\(24) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_43,
      \dstMat_cols_read_reg_97_reg[28]\(23) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_44,
      \dstMat_cols_read_reg_97_reg[28]\(22) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_45,
      \dstMat_cols_read_reg_97_reg[28]\(21) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_46,
      \dstMat_cols_read_reg_97_reg[28]\(20) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_47,
      \dstMat_cols_read_reg_97_reg[28]\(19) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_48,
      \dstMat_cols_read_reg_97_reg[28]\(18) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_49,
      \dstMat_cols_read_reg_97_reg[28]\(17) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_50,
      \dstMat_cols_read_reg_97_reg[28]\(16) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_51,
      \dstMat_cols_read_reg_97_reg[28]\(15) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_52,
      \dstMat_cols_read_reg_97_reg[28]\(14) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_53,
      \dstMat_cols_read_reg_97_reg[28]\(13) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_54,
      \dstMat_cols_read_reg_97_reg[28]\(12) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_55,
      \dstMat_cols_read_reg_97_reg[28]\(11) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_56,
      \dstMat_cols_read_reg_97_reg[28]\(10) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_57,
      \dstMat_cols_read_reg_97_reg[28]\(9) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_58,
      \dstMat_cols_read_reg_97_reg[28]\(8) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_59,
      \dstMat_cols_read_reg_97_reg[28]\(7) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_60,
      \dstMat_cols_read_reg_97_reg[28]\(6) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_61,
      \dstMat_cols_read_reg_97_reg[28]\(5) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_62,
      \dstMat_cols_read_reg_97_reg[28]\(4) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_63,
      \dstMat_cols_read_reg_97_reg[28]\(3) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_64,
      \dstMat_cols_read_reg_97_reg[28]\(2) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_65,
      \dstMat_cols_read_reg_97_reg[28]\(1) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_66,
      \dstMat_cols_read_reg_97_reg[28]\(0) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_67,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
      internal_full_n_reg => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_4,
      internal_full_n_reg_0 => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_5,
      internal_full_n_reg_1 => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_6,
      rows_cast_loc_channel_full_n => rows_cast_loc_channel_full_n,
      start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n => start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n,
      start_once_reg => start_once_reg
    );
cols_cast_loc_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S
     port map (
      B(11) => cols_cast_loc_channel_U_n_19,
      B(10) => cols_cast_loc_channel_U_n_20,
      B(9) => cols_cast_loc_channel_U_n_21,
      B(8) => cols_cast_loc_channel_U_n_22,
      B(7) => cols_cast_loc_channel_U_n_23,
      B(6) => cols_cast_loc_channel_U_n_24,
      B(5) => cols_cast_loc_channel_U_n_25,
      B(4) => cols_cast_loc_channel_U_n_26,
      B(3) => cols_cast_loc_channel_U_n_27,
      B(2) => cols_cast_loc_channel_U_n_28,
      B(1) => cols_cast_loc_channel_U_n_29,
      B(0) => cols_cast_loc_channel_U_n_30,
      D(16) => cols_cast_loc_channel_U_n_2,
      D(15) => cols_cast_loc_channel_U_n_3,
      D(14) => cols_cast_loc_channel_U_n_4,
      D(13) => cols_cast_loc_channel_U_n_5,
      D(12) => cols_cast_loc_channel_U_n_6,
      D(11) => cols_cast_loc_channel_U_n_7,
      D(10) => cols_cast_loc_channel_U_n_8,
      D(9) => cols_cast_loc_channel_U_n_9,
      D(8) => cols_cast_loc_channel_U_n_10,
      D(7) => cols_cast_loc_channel_U_n_11,
      D(6) => cols_cast_loc_channel_U_n_12,
      D(5) => cols_cast_loc_channel_U_n_13,
      D(4) => cols_cast_loc_channel_U_n_14,
      D(3) => cols_cast_loc_channel_U_n_15,
      D(2) => cols_cast_loc_channel_U_n_16,
      D(1) => cols_cast_loc_channel_U_n_17,
      D(0) => cols_cast_loc_channel_U_n_18,
      Q(0) => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready,
      \SRL_SIG_reg[0][28]\(28) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_39,
      \SRL_SIG_reg[0][28]\(27) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_40,
      \SRL_SIG_reg[0][28]\(26) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_41,
      \SRL_SIG_reg[0][28]\(25) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_42,
      \SRL_SIG_reg[0][28]\(24) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_43,
      \SRL_SIG_reg[0][28]\(23) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_44,
      \SRL_SIG_reg[0][28]\(22) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_45,
      \SRL_SIG_reg[0][28]\(21) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_46,
      \SRL_SIG_reg[0][28]\(20) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_47,
      \SRL_SIG_reg[0][28]\(19) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_48,
      \SRL_SIG_reg[0][28]\(18) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_49,
      \SRL_SIG_reg[0][28]\(17) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_50,
      \SRL_SIG_reg[0][28]\(16) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_51,
      \SRL_SIG_reg[0][28]\(15) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_52,
      \SRL_SIG_reg[0][28]\(14) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_53,
      \SRL_SIG_reg[0][28]\(13) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_54,
      \SRL_SIG_reg[0][28]\(12) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_55,
      \SRL_SIG_reg[0][28]\(11) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_56,
      \SRL_SIG_reg[0][28]\(10) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_57,
      \SRL_SIG_reg[0][28]\(9) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_58,
      \SRL_SIG_reg[0][28]\(8) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_59,
      \SRL_SIG_reg[0][28]\(7) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_60,
      \SRL_SIG_reg[0][28]\(6) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_61,
      \SRL_SIG_reg[0][28]\(5) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_62,
      \SRL_SIG_reg[0][28]\(4) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_63,
      \SRL_SIG_reg[0][28]\(3) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_64,
      \SRL_SIG_reg[0][28]\(2) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_65,
      \SRL_SIG_reg[0][28]\(1) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_66,
      \SRL_SIG_reg[0][28]\(0) => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_67,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => cols_cast_loc_channel_U_n_31,
      ap_rst_n_1 => cols_cast_loc_channel_U_n_32,
      ap_sync_channel_write_cols_cast_loc_channel0 => ap_sync_channel_write_cols_cast_loc_channel0,
      ap_sync_reg_channel_write_cols_cast_loc_channel => ap_sync_reg_channel_write_cols_cast_loc_channel,
      ap_sync_reg_channel_write_rows_cast_loc_channel_reg => ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0,
      axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
      cols_cast_loc_channel_empty_n => cols_cast_loc_channel_empty_n,
      cols_cast_loc_channel_full_n => cols_cast_loc_channel_full_n,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_0\,
      rows_cast_loc_channel_full_n => rows_cast_loc_channel_full_n
    );
cols_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      cols_loc_c_empty_n => cols_loc_c_empty_n,
      cols_loc_c_full_n => cols_loc_c_full_n,
      \cols_loc_read_reg_845_reg[31]\(31 downto 0) => \cols_loc_read_reg_845_reg[31]\(31 downto 0),
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_0\,
      \mOutPtr_reg[2]_0\ => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_6,
      \out\(31 downto 0) => cols_loc_c_dout(31 downto 0)
    );
dstMat_1_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d3_S_19
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      dstMat_1_c_empty_n => dstMat_1_c_empty_n,
      dstMat_1_c_full_n => dstMat_1_c_full_n,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_0\,
      \mOutPtr_reg[2]_0\ => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_4,
      \out\(31 downto 0) => dstMat_1_c_dout(31 downto 0),
      \rows_reg_856_reg[31]\(31 downto 0) => \rows_reg_856_reg[31]\(31 downto 0)
    );
dstMat_2_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \cols_reg_861_reg[28]\(28 downto 0) => \cols_loc_read_reg_845_reg[31]\(28 downto 0),
      dstMat_2_c_empty_n => dstMat_2_c_empty_n,
      dstMat_2_c_full_n => dstMat_2_c_full_n,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      \mOutPtr_reg[2]_0\ => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_n_5,
      \mOutPtr_reg[2]_1\ => \^ap_rst_n_0\,
      \out\(28 downto 0) => dstMat_2_c_dout(28 downto 0)
    );
hlsStrm2xfMat_32_0_32_32_1_1024_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2xfMat_32_0_32_32_1_1024_s
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(2 downto 0) => Q(2 downto 0),
      \ap_CS_fsm_reg[0]_0\(0) => \ap_CS_fsm_reg[0]\(0),
      \ap_CS_fsm_reg[11]_0\(0) => hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready,
      \ap_CS_fsm_reg[2]_0\ => \^ap_cs_fsm_reg[2]\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\ => strm_U_n_36,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_1\ => strm_U_n_35,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(31) => strm_U_n_3,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(30) => strm_U_n_4,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(29) => strm_U_n_5,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(28) => strm_U_n_6,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(27) => strm_U_n_7,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(26) => strm_U_n_8,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(25) => strm_U_n_9,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(24) => strm_U_n_10,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(23) => strm_U_n_11,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(22) => strm_U_n_12,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(21) => strm_U_n_13,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(20) => strm_U_n_14,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(19) => strm_U_n_15,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(18) => strm_U_n_16,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(17) => strm_U_n_17,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(16) => strm_U_n_18,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(15) => strm_U_n_19,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(14) => strm_U_n_20,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(13) => strm_U_n_21,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(12) => strm_U_n_22,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(11) => strm_U_n_23,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(10) => strm_U_n_24,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(9) => strm_U_n_25,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(8) => strm_U_n_26,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(7) => strm_U_n_27,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(6) => strm_U_n_28,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(5) => strm_U_n_29,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(4) => strm_U_n_30,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(3) => strm_U_n_31,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(2) => strm_U_n_32,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(1) => strm_U_n_33,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_2\(0) => strm_U_n_34,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_7,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg_0 => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg,
      cols_loc_c_empty_n => cols_loc_c_empty_n,
      \cols_reg_861_reg[28]_0\(28 downto 0) => dstMat_2_c_dout(28 downto 0),
      \dout_array_reg[0][0]\ => \^ap_rst_n_0\,
      dstMat_1_c_empty_n => dstMat_1_c_empty_n,
      dstMat_2_c_empty_n => dstMat_2_c_empty_n,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready,
      hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start => hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
      hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read => hlsStrm2xfMat_32_0_32_32_1_1024_U0_cols_loc_read,
      \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]_0\ => \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\,
      \icmp_ln280_reg_994_reg[0]_0\ => hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10,
      in_mat_data_full_n => in_mat_data_full_n,
      internal_full_n_reg => strm_U_n_2,
      internal_full_n_reg_0 => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0,
      \mOutPtr_reg[1]\ => hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11,
      \out\(31 downto 0) => cols_loc_c_dout(31 downto 0),
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      \p_Result_7_reg_1148_reg[7]_0\(7 downto 0) => \p_Result_7_reg_1148_reg[7]\(7 downto 0),
      \rows_reg_856_reg[31]_0\(31 downto 0) => dstMat_1_c_dout(31 downto 0),
      strm_empty_n => strm_empty_n,
      strm_full_n => strm_full_n
    );
rows_cast_loc_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_20
     port map (
      A(16) => rows_cast_loc_channel_U_n_3,
      A(15) => rows_cast_loc_channel_U_n_4,
      A(14) => rows_cast_loc_channel_U_n_5,
      A(13) => rows_cast_loc_channel_U_n_6,
      A(12) => rows_cast_loc_channel_U_n_7,
      A(11) => rows_cast_loc_channel_U_n_8,
      A(10) => rows_cast_loc_channel_U_n_9,
      A(9) => rows_cast_loc_channel_U_n_10,
      A(8) => rows_cast_loc_channel_U_n_11,
      A(7) => rows_cast_loc_channel_U_n_12,
      A(6) => rows_cast_loc_channel_U_n_13,
      A(5) => rows_cast_loc_channel_U_n_14,
      A(4) => rows_cast_loc_channel_U_n_15,
      A(3) => rows_cast_loc_channel_U_n_16,
      A(2) => rows_cast_loc_channel_U_n_17,
      A(1) => rows_cast_loc_channel_U_n_18,
      A(0) => rows_cast_loc_channel_U_n_19,
      D(28 downto 0) => data(28 downto 0),
      Q(0) => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_ap_ready,
      \SRL_SIG_reg[1][28]\(11) => rows_cast_loc_channel_U_n_20,
      \SRL_SIG_reg[1][28]\(10) => rows_cast_loc_channel_U_n_21,
      \SRL_SIG_reg[1][28]\(9) => rows_cast_loc_channel_U_n_22,
      \SRL_SIG_reg[1][28]\(8) => rows_cast_loc_channel_U_n_23,
      \SRL_SIG_reg[1][28]\(7) => rows_cast_loc_channel_U_n_24,
      \SRL_SIG_reg[1][28]\(6) => rows_cast_loc_channel_U_n_25,
      \SRL_SIG_reg[1][28]\(5) => rows_cast_loc_channel_U_n_26,
      \SRL_SIG_reg[1][28]\(4) => rows_cast_loc_channel_U_n_27,
      \SRL_SIG_reg[1][28]\(3) => rows_cast_loc_channel_U_n_28,
      \SRL_SIG_reg[1][28]\(2) => rows_cast_loc_channel_U_n_29,
      \SRL_SIG_reg[1][28]\(1) => rows_cast_loc_channel_U_n_30,
      \SRL_SIG_reg[1][28]\(0) => rows_cast_loc_channel_U_n_31,
      ap_clk => ap_clk,
      ap_done_reg_reg => ap_sync_reg_channel_write_rows_cast_loc_channel_reg_n_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => rows_cast_loc_channel_U_n_2,
      ap_sync_channel_write_rows_cast_loc_channel0 => ap_sync_channel_write_rows_cast_loc_channel0,
      ap_sync_reg_channel_write_cols_cast_loc_channel => ap_sync_reg_channel_write_cols_cast_loc_channel,
      axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done => axiStrm2xfMat_32_0_32_32_1_Block_split3_proc_U0_ap_done,
      cols_cast_loc_channel_full_n => cols_cast_loc_channel_full_n,
      internal_full_n_reg_0 => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_3,
      \mOutPtr_reg[0]_0\ => \^ap_rst_n_0\,
      rows_cast_loc_channel_empty_n => rows_cast_loc_channel_empty_n,
      rows_cast_loc_channel_full_n => rows_cast_loc_channel_full_n
    );
start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start => hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_start,
      \mOutPtr_reg[0]_0\(0) => hlsStrm2xfMat_32_0_32_32_1_1024_U0_ap_ready,
      \mOutPtr_reg[0]_1\ => \^ap_rst_n_0\,
      start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n => start_for_hlsStrm2xfMat_32_0_32_32_1_1024_U0_full_n,
      start_once_reg => start_once_reg
    );
strm_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S
     port map (
      D(31 downto 0) => din_assign_reg_245(31 downto 0),
      E(0) => shiftReg_ce,
      \SRL_SIG_reg[0][31]\(31) => strm_U_n_3,
      \SRL_SIG_reg[0][31]\(30) => strm_U_n_4,
      \SRL_SIG_reg[0][31]\(29) => strm_U_n_5,
      \SRL_SIG_reg[0][31]\(28) => strm_U_n_6,
      \SRL_SIG_reg[0][31]\(27) => strm_U_n_7,
      \SRL_SIG_reg[0][31]\(26) => strm_U_n_8,
      \SRL_SIG_reg[0][31]\(25) => strm_U_n_9,
      \SRL_SIG_reg[0][31]\(24) => strm_U_n_10,
      \SRL_SIG_reg[0][31]\(23) => strm_U_n_11,
      \SRL_SIG_reg[0][31]\(22) => strm_U_n_12,
      \SRL_SIG_reg[0][31]\(21) => strm_U_n_13,
      \SRL_SIG_reg[0][31]\(20) => strm_U_n_14,
      \SRL_SIG_reg[0][31]\(19) => strm_U_n_15,
      \SRL_SIG_reg[0][31]\(18) => strm_U_n_16,
      \SRL_SIG_reg[0][31]\(17) => strm_U_n_17,
      \SRL_SIG_reg[0][31]\(16) => strm_U_n_18,
      \SRL_SIG_reg[0][31]\(15) => strm_U_n_19,
      \SRL_SIG_reg[0][31]\(14) => strm_U_n_20,
      \SRL_SIG_reg[0][31]\(13) => strm_U_n_21,
      \SRL_SIG_reg[0][31]\(12) => strm_U_n_22,
      \SRL_SIG_reg[0][31]\(11) => strm_U_n_23,
      \SRL_SIG_reg[0][31]\(10) => strm_U_n_24,
      \SRL_SIG_reg[0][31]\(9) => strm_U_n_25,
      \SRL_SIG_reg[0][31]\(8) => strm_U_n_26,
      \SRL_SIG_reg[0][31]\(7) => strm_U_n_27,
      \SRL_SIG_reg[0][31]\(6) => strm_U_n_28,
      \SRL_SIG_reg[0][31]\(5) => strm_U_n_29,
      \SRL_SIG_reg[0][31]\(4) => strm_U_n_30,
      \SRL_SIG_reg[0][31]\(3) => strm_U_n_31,
      \SRL_SIG_reg[0][31]\(2) => strm_U_n_32,
      \SRL_SIG_reg[0][31]\(1) => strm_U_n_33,
      \SRL_SIG_reg[0][31]\(0) => strm_U_n_34,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]\ => hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_10,
      \ap_phi_reg_pp0_iter3_r_V_reg_171_reg[31]_0\ => hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_11,
      ap_rst_n => ap_rst_n,
      internal_full_n_reg_0 => hlsStrm2xfMat_32_0_32_32_1_1024_U0_n_7,
      \mOutPtr_reg[0]_0\ => strm_U_n_2,
      \mOutPtr_reg[0]_1\ => strm_U_n_35,
      \mOutPtr_reg[1]_0\ => strm_U_n_36,
      \mOutPtr_reg[1]_1\ => axiStrm2hlsStrm_32_32_32_1_1_8_256_U0_n_0,
      \mOutPtr_reg[1]_2\ => \^ap_rst_n_0\,
      p_25_in => p_25_in,
      p_26_in => p_26_in,
      strm_empty_n => strm_empty_n,
      strm_full_n => strm_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_1 is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    internal_empty_n_reg : out STD_LOGIC;
    ap_rst_n_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B_V_data_1_sel_wr01_out : out STD_LOGIC;
    \SRL_SIG_reg[0][31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC;
    B_V_data_1_sel_wr_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    out_mat_data_empty_n : in STD_LOGIC;
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done : in STD_LOGIC;
    grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg : in STD_LOGIC;
    \ap_return_preg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    out_mat_cols_c_empty_n : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done : in STD_LOGIC;
    img_out_TREADY_int_regslice : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read : in STD_LOGIC;
    B_V_data_1_sel_wr : in STD_LOGIC;
    out_mat_420_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_1 is
  signal \^b_v_data_1_sel_wr01_out\ : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_2 : STD_LOGIC;
  signal ap_done_reg : STD_LOGIC;
  signal ap_done_reg_0 : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_cast_loc_c_dout : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal cols_cast_loc_c_empty_n : STD_LOGIC;
  signal cols_cast_loc_c_full_n : STD_LOGIC;
  signal cols_loc_channel_U_n_10 : STD_LOGIC;
  signal cols_loc_channel_U_n_100 : STD_LOGIC;
  signal cols_loc_channel_U_n_101 : STD_LOGIC;
  signal cols_loc_channel_U_n_102 : STD_LOGIC;
  signal cols_loc_channel_U_n_103 : STD_LOGIC;
  signal cols_loc_channel_U_n_104 : STD_LOGIC;
  signal cols_loc_channel_U_n_105 : STD_LOGIC;
  signal cols_loc_channel_U_n_106 : STD_LOGIC;
  signal cols_loc_channel_U_n_107 : STD_LOGIC;
  signal cols_loc_channel_U_n_108 : STD_LOGIC;
  signal cols_loc_channel_U_n_109 : STD_LOGIC;
  signal cols_loc_channel_U_n_11 : STD_LOGIC;
  signal cols_loc_channel_U_n_110 : STD_LOGIC;
  signal cols_loc_channel_U_n_111 : STD_LOGIC;
  signal cols_loc_channel_U_n_112 : STD_LOGIC;
  signal cols_loc_channel_U_n_113 : STD_LOGIC;
  signal cols_loc_channel_U_n_114 : STD_LOGIC;
  signal cols_loc_channel_U_n_115 : STD_LOGIC;
  signal cols_loc_channel_U_n_116 : STD_LOGIC;
  signal cols_loc_channel_U_n_117 : STD_LOGIC;
  signal cols_loc_channel_U_n_118 : STD_LOGIC;
  signal cols_loc_channel_U_n_119 : STD_LOGIC;
  signal cols_loc_channel_U_n_12 : STD_LOGIC;
  signal cols_loc_channel_U_n_120 : STD_LOGIC;
  signal cols_loc_channel_U_n_121 : STD_LOGIC;
  signal cols_loc_channel_U_n_122 : STD_LOGIC;
  signal cols_loc_channel_U_n_123 : STD_LOGIC;
  signal cols_loc_channel_U_n_124 : STD_LOGIC;
  signal cols_loc_channel_U_n_13 : STD_LOGIC;
  signal cols_loc_channel_U_n_14 : STD_LOGIC;
  signal cols_loc_channel_U_n_15 : STD_LOGIC;
  signal cols_loc_channel_U_n_16 : STD_LOGIC;
  signal cols_loc_channel_U_n_17 : STD_LOGIC;
  signal cols_loc_channel_U_n_18 : STD_LOGIC;
  signal cols_loc_channel_U_n_19 : STD_LOGIC;
  signal cols_loc_channel_U_n_2 : STD_LOGIC;
  signal cols_loc_channel_U_n_20 : STD_LOGIC;
  signal cols_loc_channel_U_n_21 : STD_LOGIC;
  signal cols_loc_channel_U_n_22 : STD_LOGIC;
  signal cols_loc_channel_U_n_23 : STD_LOGIC;
  signal cols_loc_channel_U_n_24 : STD_LOGIC;
  signal cols_loc_channel_U_n_25 : STD_LOGIC;
  signal cols_loc_channel_U_n_26 : STD_LOGIC;
  signal cols_loc_channel_U_n_27 : STD_LOGIC;
  signal cols_loc_channel_U_n_28 : STD_LOGIC;
  signal cols_loc_channel_U_n_29 : STD_LOGIC;
  signal cols_loc_channel_U_n_3 : STD_LOGIC;
  signal cols_loc_channel_U_n_30 : STD_LOGIC;
  signal cols_loc_channel_U_n_31 : STD_LOGIC;
  signal cols_loc_channel_U_n_4 : STD_LOGIC;
  signal cols_loc_channel_U_n_5 : STD_LOGIC;
  signal cols_loc_channel_U_n_6 : STD_LOGIC;
  signal cols_loc_channel_U_n_64 : STD_LOGIC;
  signal cols_loc_channel_U_n_65 : STD_LOGIC;
  signal cols_loc_channel_U_n_66 : STD_LOGIC;
  signal cols_loc_channel_U_n_67 : STD_LOGIC;
  signal cols_loc_channel_U_n_68 : STD_LOGIC;
  signal cols_loc_channel_U_n_69 : STD_LOGIC;
  signal cols_loc_channel_U_n_7 : STD_LOGIC;
  signal cols_loc_channel_U_n_70 : STD_LOGIC;
  signal cols_loc_channel_U_n_71 : STD_LOGIC;
  signal cols_loc_channel_U_n_72 : STD_LOGIC;
  signal cols_loc_channel_U_n_73 : STD_LOGIC;
  signal cols_loc_channel_U_n_74 : STD_LOGIC;
  signal cols_loc_channel_U_n_75 : STD_LOGIC;
  signal cols_loc_channel_U_n_76 : STD_LOGIC;
  signal cols_loc_channel_U_n_77 : STD_LOGIC;
  signal cols_loc_channel_U_n_78 : STD_LOGIC;
  signal cols_loc_channel_U_n_79 : STD_LOGIC;
  signal cols_loc_channel_U_n_8 : STD_LOGIC;
  signal cols_loc_channel_U_n_80 : STD_LOGIC;
  signal cols_loc_channel_U_n_81 : STD_LOGIC;
  signal cols_loc_channel_U_n_82 : STD_LOGIC;
  signal cols_loc_channel_U_n_83 : STD_LOGIC;
  signal cols_loc_channel_U_n_84 : STD_LOGIC;
  signal cols_loc_channel_U_n_85 : STD_LOGIC;
  signal cols_loc_channel_U_n_86 : STD_LOGIC;
  signal cols_loc_channel_U_n_87 : STD_LOGIC;
  signal cols_loc_channel_U_n_88 : STD_LOGIC;
  signal cols_loc_channel_U_n_89 : STD_LOGIC;
  signal cols_loc_channel_U_n_9 : STD_LOGIC;
  signal cols_loc_channel_U_n_90 : STD_LOGIC;
  signal cols_loc_channel_U_n_91 : STD_LOGIC;
  signal cols_loc_channel_U_n_92 : STD_LOGIC;
  signal cols_loc_channel_U_n_93 : STD_LOGIC;
  signal cols_loc_channel_U_n_94 : STD_LOGIC;
  signal cols_loc_channel_U_n_95 : STD_LOGIC;
  signal cols_loc_channel_U_n_96 : STD_LOGIC;
  signal cols_loc_channel_U_n_97 : STD_LOGIC;
  signal cols_loc_channel_U_n_98 : STD_LOGIC;
  signal cols_loc_channel_U_n_99 : STD_LOGIC;
  signal cols_loc_channel_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cols_reg_751 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready : STD_LOGIC;
  signal hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start : STD_LOGIC;
  signal hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8 : STD_LOGIC;
  signal rows_cast_loc_c_dout : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal rows_cast_loc_c_empty_n : STD_LOGIC;
  signal rows_cast_loc_c_full_n : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal srcMat_1_c_U_n_2 : STD_LOGIC;
  signal srcMat_1_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal srcMat_1_c_empty_n : STD_LOGIC;
  signal srcMat_1_c_full_n : STD_LOGIC;
  signal srcMat_2_c_U_n_31 : STD_LOGIC;
  signal srcMat_2_c_dout : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal srcMat_2_c_empty_n : STD_LOGIC;
  signal srcMat_2_c_full_n : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_4 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_7 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9 : STD_LOGIC;
  signal start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal strm_empty_n : STD_LOGIC;
  signal strm_full_n : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue : STD_LOGIC;
  signal xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start : STD_LOGIC;
  signal xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_34 : STD_LOGIC;
  signal xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din : STD_LOGIC_VECTOR ( 31 downto 0 );
begin
  B_V_data_1_sel_wr01_out <= \^b_v_data_1_sel_wr01_out\;
cols_cast_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x
     port map (
      E(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_cast_loc_c_empty_n => cols_cast_loc_c_empty_n,
      cols_cast_loc_c_full_n => cols_cast_loc_c_full_n,
      \cols_cast_loc_read_reg_221_reg[28]\(28 downto 0) => \ap_return_preg_reg[31]\(28 downto 0),
      internal_full_n_reg_0 => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8,
      \mOutPtr_reg[2]_0\ => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,
      \out\(28 downto 0) => cols_cast_loc_c_dout(28 downto 0),
      shiftReg_ce => shiftReg_ce
    );
cols_loc_channel_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x
     port map (
      D(0) => cols_loc_channel_U_n_31,
      DI(3) => cols_loc_channel_U_n_95,
      DI(2) => cols_loc_channel_U_n_96,
      DI(1) => cols_loc_channel_U_n_97,
      DI(0) => cols_loc_channel_U_n_98,
      Q(28 downto 0) => cols_reg_751(28 downto 0),
      S(3) => cols_loc_channel_U_n_2,
      S(2) => cols_loc_channel_U_n_3,
      S(1) => cols_loc_channel_U_n_4,
      S(0) => cols_loc_channel_U_n_5,
      \SRL_SIG_reg[0][12]\(3) => cols_loc_channel_U_n_103,
      \SRL_SIG_reg[0][12]\(2) => cols_loc_channel_U_n_104,
      \SRL_SIG_reg[0][12]\(1) => cols_loc_channel_U_n_105,
      \SRL_SIG_reg[0][12]\(0) => cols_loc_channel_U_n_106,
      \SRL_SIG_reg[0][16]\(3) => cols_loc_channel_U_n_107,
      \SRL_SIG_reg[0][16]\(2) => cols_loc_channel_U_n_108,
      \SRL_SIG_reg[0][16]\(1) => cols_loc_channel_U_n_109,
      \SRL_SIG_reg[0][16]\(0) => cols_loc_channel_U_n_110,
      \SRL_SIG_reg[0][20]\(3) => cols_loc_channel_U_n_111,
      \SRL_SIG_reg[0][20]\(2) => cols_loc_channel_U_n_112,
      \SRL_SIG_reg[0][20]\(1) => cols_loc_channel_U_n_113,
      \SRL_SIG_reg[0][20]\(0) => cols_loc_channel_U_n_114,
      \SRL_SIG_reg[0][24]\(3) => cols_loc_channel_U_n_115,
      \SRL_SIG_reg[0][24]\(2) => cols_loc_channel_U_n_116,
      \SRL_SIG_reg[0][24]\(1) => cols_loc_channel_U_n_117,
      \SRL_SIG_reg[0][24]\(0) => cols_loc_channel_U_n_118,
      \SRL_SIG_reg[0][28]\(3) => cols_loc_channel_U_n_119,
      \SRL_SIG_reg[0][28]\(2) => cols_loc_channel_U_n_120,
      \SRL_SIG_reg[0][28]\(1) => cols_loc_channel_U_n_121,
      \SRL_SIG_reg[0][28]\(0) => cols_loc_channel_U_n_122,
      \SRL_SIG_reg[0][30]\(1) => cols_loc_channel_U_n_123,
      \SRL_SIG_reg[0][30]\(0) => cols_loc_channel_U_n_124,
      \SRL_SIG_reg[0][31]\(31) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_4,
      \SRL_SIG_reg[0][31]\(30) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5,
      \SRL_SIG_reg[0][31]\(29) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6,
      \SRL_SIG_reg[0][31]\(28) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_7,
      \SRL_SIG_reg[0][31]\(27) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8,
      \SRL_SIG_reg[0][31]\(26) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9,
      \SRL_SIG_reg[0][31]\(25) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10,
      \SRL_SIG_reg[0][31]\(24) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11,
      \SRL_SIG_reg[0][31]\(23) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,
      \SRL_SIG_reg[0][31]\(22) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,
      \SRL_SIG_reg[0][31]\(21) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,
      \SRL_SIG_reg[0][31]\(20) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,
      \SRL_SIG_reg[0][31]\(19) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,
      \SRL_SIG_reg[0][31]\(18) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,
      \SRL_SIG_reg[0][31]\(17) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,
      \SRL_SIG_reg[0][31]\(16) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,
      \SRL_SIG_reg[0][31]\(15) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,
      \SRL_SIG_reg[0][31]\(14) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,
      \SRL_SIG_reg[0][31]\(13) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,
      \SRL_SIG_reg[0][31]\(12) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,
      \SRL_SIG_reg[0][31]\(11) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,
      \SRL_SIG_reg[0][31]\(10) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,
      \SRL_SIG_reg[0][31]\(9) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,
      \SRL_SIG_reg[0][31]\(8) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,
      \SRL_SIG_reg[0][31]\(7) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,
      \SRL_SIG_reg[0][31]\(6) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,
      \SRL_SIG_reg[0][31]\(5) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,
      \SRL_SIG_reg[0][31]\(4) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,
      \SRL_SIG_reg[0][31]\(3) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,
      \SRL_SIG_reg[0][31]\(2) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,
      \SRL_SIG_reg[0][31]\(1) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,
      \SRL_SIG_reg[0][31]\(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35,
      \SRL_SIG_reg[0][8]\(3) => cols_loc_channel_U_n_99,
      \SRL_SIG_reg[0][8]\(2) => cols_loc_channel_U_n_100,
      \SRL_SIG_reg[0][8]\(1) => cols_loc_channel_U_n_101,
      \SRL_SIG_reg[0][8]\(0) => cols_loc_channel_U_n_102,
      \SRL_SIG_reg[1][12]\(3) => cols_loc_channel_U_n_72,
      \SRL_SIG_reg[1][12]\(2) => cols_loc_channel_U_n_73,
      \SRL_SIG_reg[1][12]\(1) => cols_loc_channel_U_n_74,
      \SRL_SIG_reg[1][12]\(0) => cols_loc_channel_U_n_75,
      \SRL_SIG_reg[1][16]\(3) => cols_loc_channel_U_n_76,
      \SRL_SIG_reg[1][16]\(2) => cols_loc_channel_U_n_77,
      \SRL_SIG_reg[1][16]\(1) => cols_loc_channel_U_n_78,
      \SRL_SIG_reg[1][16]\(0) => cols_loc_channel_U_n_79,
      \SRL_SIG_reg[1][20]\(3) => cols_loc_channel_U_n_80,
      \SRL_SIG_reg[1][20]\(2) => cols_loc_channel_U_n_81,
      \SRL_SIG_reg[1][20]\(1) => cols_loc_channel_U_n_82,
      \SRL_SIG_reg[1][20]\(0) => cols_loc_channel_U_n_83,
      \SRL_SIG_reg[1][24]\(3) => cols_loc_channel_U_n_84,
      \SRL_SIG_reg[1][24]\(2) => cols_loc_channel_U_n_85,
      \SRL_SIG_reg[1][24]\(1) => cols_loc_channel_U_n_86,
      \SRL_SIG_reg[1][24]\(0) => cols_loc_channel_U_n_87,
      \SRL_SIG_reg[1][28]\(3) => cols_loc_channel_U_n_88,
      \SRL_SIG_reg[1][28]\(2) => cols_loc_channel_U_n_89,
      \SRL_SIG_reg[1][28]\(1) => cols_loc_channel_U_n_90,
      \SRL_SIG_reg[1][28]\(0) => cols_loc_channel_U_n_91,
      \SRL_SIG_reg[1][31]\(2) => cols_loc_channel_U_n_92,
      \SRL_SIG_reg[1][31]\(1) => cols_loc_channel_U_n_93,
      \SRL_SIG_reg[1][31]\(0) => cols_loc_channel_U_n_94,
      \SRL_SIG_reg[1][4]\(3) => cols_loc_channel_U_n_64,
      \SRL_SIG_reg[1][4]\(2) => cols_loc_channel_U_n_65,
      \SRL_SIG_reg[1][4]\(1) => cols_loc_channel_U_n_66,
      \SRL_SIG_reg[1][4]\(0) => cols_loc_channel_U_n_67,
      \SRL_SIG_reg[1][8]\(3) => cols_loc_channel_U_n_68,
      \SRL_SIG_reg[1][8]\(2) => cols_loc_channel_U_n_69,
      \SRL_SIG_reg[1][8]\(1) => cols_loc_channel_U_n_70,
      \SRL_SIG_reg[1][8]\(0) => cols_loc_channel_U_n_71,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_loc_channel_dout(31 downto 0) => cols_loc_channel_dout(31 downto 0),
      \cols_reg_751_reg[11]\(3) => cols_loc_channel_U_n_10,
      \cols_reg_751_reg[11]\(2) => cols_loc_channel_U_n_11,
      \cols_reg_751_reg[11]\(1) => cols_loc_channel_U_n_12,
      \cols_reg_751_reg[11]\(0) => cols_loc_channel_U_n_13,
      \cols_reg_751_reg[15]\(3) => cols_loc_channel_U_n_14,
      \cols_reg_751_reg[15]\(2) => cols_loc_channel_U_n_15,
      \cols_reg_751_reg[15]\(1) => cols_loc_channel_U_n_16,
      \cols_reg_751_reg[15]\(0) => cols_loc_channel_U_n_17,
      \cols_reg_751_reg[19]\(3) => cols_loc_channel_U_n_18,
      \cols_reg_751_reg[19]\(2) => cols_loc_channel_U_n_19,
      \cols_reg_751_reg[19]\(1) => cols_loc_channel_U_n_20,
      \cols_reg_751_reg[19]\(0) => cols_loc_channel_U_n_21,
      \cols_reg_751_reg[23]\(3) => cols_loc_channel_U_n_22,
      \cols_reg_751_reg[23]\(2) => cols_loc_channel_U_n_23,
      \cols_reg_751_reg[23]\(1) => cols_loc_channel_U_n_24,
      \cols_reg_751_reg[23]\(0) => cols_loc_channel_U_n_25,
      \cols_reg_751_reg[27]\(3) => cols_loc_channel_U_n_26,
      \cols_reg_751_reg[27]\(2) => cols_loc_channel_U_n_27,
      \cols_reg_751_reg[27]\(1) => cols_loc_channel_U_n_28,
      \cols_reg_751_reg[27]\(0) => cols_loc_channel_U_n_29,
      \cols_reg_751_reg[28]\(0) => cols_loc_channel_U_n_30,
      \cols_reg_751_reg[7]\(3) => cols_loc_channel_U_n_6,
      \cols_reg_751_reg[7]\(2) => cols_loc_channel_U_n_7,
      \cols_reg_751_reg[7]\(1) => cols_loc_channel_U_n_8,
      \cols_reg_751_reg[7]\(0) => cols_loc_channel_U_n_9,
      \mOutPtr_reg[1]_0\ => xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_34,
      shiftReg_ce => shiftReg_ce,
      xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue => xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
      xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start
    );
hlsStrm2axiStrm_32_32_32_1_1_8_256_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_hlsStrm2axiStrm_32_32_32_1_1_8_256_s
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr_reg => B_V_data_1_sel_wr_reg,
      D(28 downto 0) => cols_cast_loc_c_dout(28 downto 0),
      Q(1) => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,
      Q(0) => ap_CS_fsm_state1,
      \ap_CS_fsm_reg[0]_0\(1 downto 0) => D(1 downto 0),
      \ap_CS_fsm_reg[1]_0\ => \ap_CS_fsm_reg[1]\,
      \ap_CS_fsm_reg[2]_0\(1 downto 0) => Q(1 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => ap_rst_n_0,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
      ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
      cols_cast_loc_c_empty_n => cols_cast_loc_c_empty_n,
      hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
      \icmp_ln479_reg_256_reg[0]_0\ => \^b_v_data_1_sel_wr01_out\,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      \out\(28 downto 0) => rows_cast_loc_c_dout(28 downto 0),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      rows_cast_loc_c_empty_n => rows_cast_loc_c_empty_n,
      shiftReg_ce => shiftReg_ce,
      strm_empty_n => strm_empty_n,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_done => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start
    );
rows_cast_loc_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d3_S_x_6
     port map (
      E(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_n_8,
      \mOutPtr_reg[2]_0\ => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,
      \out\(28 downto 0) => rows_cast_loc_c_dout(28 downto 0),
      rows_cast_loc_c_empty_n => rows_cast_loc_c_empty_n,
      rows_cast_loc_c_full_n => rows_cast_loc_c_full_n,
      \rows_cast_loc_read_reg_216_reg[28]\(28 downto 0) => \SRL_SIG_reg[0][31]_0\(28 downto 0),
      shiftReg_ce => shiftReg_ce
    );
srcMat_1_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_7
     port map (
      E(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,
      Q(0) => ap_CS_fsm_state1_2,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0][31]_0\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => srcMat_1_c_U_n_2,
      \mOutPtr_reg[1]_0\ => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2,
      shiftReg_ce => shiftReg_ce,
      srcMat_1_c_dout(31 downto 0) => srcMat_1_c_dout(31 downto 0),
      srcMat_1_c_empty_n => srcMat_1_c_empty_n,
      srcMat_1_c_full_n => srcMat_1_c_full_n,
      srcMat_2_c_empty_n => srcMat_2_c_empty_n,
      xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start
    );
srcMat_2_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w29_d2_S_x
     port map (
      D(28 downto 0) => srcMat_2_c_dout(28 downto 0),
      E(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,
      \SRL_SIG_reg[0][28]\(28 downto 0) => \ap_return_preg_reg[31]\(28 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_cast_loc_c_full_n => cols_cast_loc_c_full_n,
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg => srcMat_2_c_U_n_31,
      internal_full_n_reg_0 => srcMat_1_c_U_n_2,
      \mOutPtr_reg[1]_0\ => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2,
      rows_cast_loc_c_full_n => rows_cast_loc_c_full_n,
      shiftReg_ce => shiftReg_ce,
      srcMat_1_c_full_n => srcMat_1_c_full_n,
      srcMat_2_c_empty_n => srcMat_2_c_empty_n,
      srcMat_2_c_full_n => srcMat_2_c_full_n,
      start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
      start_once_reg => start_once_reg
    );
start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0
     port map (
      E(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_36,
      Q(0) => ap_CS_fsm_state1_2,
      \SRL_SIG_reg[0][31]\(31 downto 0) => \ap_return_preg_reg[31]\(31 downto 0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]_0\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_0 => ap_done_reg_0,
      ap_done_reg_reg => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38,
      ap_return_preg(31 downto 0) => ap_return_preg(31 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_cast_loc_c_empty_n => cols_cast_loc_c_empty_n,
      cols_cast_loc_c_full_n => cols_cast_loc_c_full_n,
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg(0) => Q(1),
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg_0 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg,
      hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_start,
      internal_empty_n_reg_0 => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_2,
      internal_empty_n_reg_1(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_37,
      internal_empty_n_reg_2 => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_39,
      \mOutPtr_reg[2]_0\(1) => hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_ap_ready,
      \mOutPtr_reg[2]_0\(0) => ap_CS_fsm_state1,
      rows_cast_loc_c_empty_n => rows_cast_loc_c_empty_n,
      rows_cast_loc_c_full_n => rows_cast_loc_c_full_n,
      shiftReg_ce => shiftReg_ce,
      srcMat_1_c_empty_n => srcMat_1_c_empty_n,
      srcMat_1_c_full_n => srcMat_1_c_full_n,
      srcMat_2_c_empty_n => srcMat_2_c_empty_n,
      srcMat_2_c_full_n => srcMat_2_c_full_n,
      \srcMat_cols_read_reg_77_reg[31]\(31) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_4,
      \srcMat_cols_read_reg_77_reg[31]\(30) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_5,
      \srcMat_cols_read_reg_77_reg[31]\(29) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_6,
      \srcMat_cols_read_reg_77_reg[31]\(28) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_7,
      \srcMat_cols_read_reg_77_reg[31]\(27) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_8,
      \srcMat_cols_read_reg_77_reg[31]\(26) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_9,
      \srcMat_cols_read_reg_77_reg[31]\(25) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_10,
      \srcMat_cols_read_reg_77_reg[31]\(24) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_11,
      \srcMat_cols_read_reg_77_reg[31]\(23) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_12,
      \srcMat_cols_read_reg_77_reg[31]\(22) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_13,
      \srcMat_cols_read_reg_77_reg[31]\(21) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_14,
      \srcMat_cols_read_reg_77_reg[31]\(20) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_15,
      \srcMat_cols_read_reg_77_reg[31]\(19) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_16,
      \srcMat_cols_read_reg_77_reg[31]\(18) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_17,
      \srcMat_cols_read_reg_77_reg[31]\(17) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_18,
      \srcMat_cols_read_reg_77_reg[31]\(16) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_19,
      \srcMat_cols_read_reg_77_reg[31]\(15) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_20,
      \srcMat_cols_read_reg_77_reg[31]\(14) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_21,
      \srcMat_cols_read_reg_77_reg[31]\(13) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_22,
      \srcMat_cols_read_reg_77_reg[31]\(12) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_23,
      \srcMat_cols_read_reg_77_reg[31]\(11) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_24,
      \srcMat_cols_read_reg_77_reg[31]\(10) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_25,
      \srcMat_cols_read_reg_77_reg[31]\(9) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_26,
      \srcMat_cols_read_reg_77_reg[31]\(8) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_27,
      \srcMat_cols_read_reg_77_reg[31]\(7) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_28,
      \srcMat_cols_read_reg_77_reg[31]\(6) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_29,
      \srcMat_cols_read_reg_77_reg[31]\(5) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_30,
      \srcMat_cols_read_reg_77_reg[31]\(4) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_31,
      \srcMat_cols_read_reg_77_reg[31]\(3) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_32,
      \srcMat_cols_read_reg_77_reg[31]\(2) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_33,
      \srcMat_cols_read_reg_77_reg[31]\(1) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_34,
      \srcMat_cols_read_reg_77_reg[31]\(0) => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_35,
      start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue => xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0_ap_continue,
      xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read,
      xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start
    );
strm_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x_8
     port map (
      D(31 downto 0) => xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din(31 downto 0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => \SRL_SIG_reg[0][31]\(31 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      internal_empty_n_reg_0 => \^b_v_data_1_sel_wr01_out\,
      shiftReg_ce => shiftReg_ce_1,
      strm_empty_n => strm_empty_n,
      strm_full_n => strm_full_n
    );
xfMat2axiStrm_32_0_32_32_1_Block_split3_proc_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_Block_split3_proc
     port map (
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg_0,
      ap_done_reg_reg_0 => start_for_hlsStrm2axiStrm_32_32_32_1_1_8_256_U0_U_n_38,
      ap_return_preg(31 downto 0) => ap_return_preg(31 downto 0),
      \ap_return_preg_reg[31]_0\(31 downto 0) => \ap_return_preg_reg[31]\(31 downto 0),
      ap_rst_n_inv => ap_rst_n_inv,
      shiftReg_ce => shiftReg_ce,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => srcMat_2_c_U_n_31
    );
xfMat2hlsStrm_32_0_32_32_1_1024_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2hlsStrm_32_0_32_32_1_1024_s
     port map (
      D(31 downto 0) => xfMat2hlsStrm_32_0_32_32_1_1024_U0_strm_din(31 downto 0),
      DI(3) => cols_loc_channel_U_n_95,
      DI(2) => cols_loc_channel_U_n_96,
      DI(1) => cols_loc_channel_U_n_97,
      DI(0) => cols_loc_channel_U_n_98,
      Q(0) => ap_CS_fsm_state1_2,
      S(3) => cols_loc_channel_U_n_2,
      S(2) => cols_loc_channel_U_n_3,
      S(1) => cols_loc_channel_U_n_4,
      S(0) => cols_loc_channel_U_n_5,
      \ap_CS_fsm_reg[0]_0\ => srcMat_1_c_U_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      cols_loc_channel_dout(31 downto 0) => cols_loc_channel_dout(31 downto 0),
      \cols_reg_751_reg[28]_0\(28 downto 0) => cols_reg_751(28 downto 0),
      \cols_reg_751_reg[28]_1\(28 downto 0) => srcMat_2_c_dout(28 downto 0),
      internal_empty_n_reg => internal_empty_n_reg,
      internal_empty_n_reg_0 => xfMat2hlsStrm_32_0_32_32_1_1024_U0_n_34,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      \mOutPtr_reg[1]\(0) => Q(1),
      out_mat_420_dout(7 downto 0) => out_mat_420_dout(7 downto 0),
      out_mat_data_empty_n => out_mat_data_empty_n,
      shiftReg_ce => shiftReg_ce_1,
      srcMat_1_c_dout(31 downto 0) => srcMat_1_c_dout(31 downto 0),
      strm_full_n => strm_full_n,
      \sub13_i_i_reg_792_reg[0]_0\(0) => cols_loc_channel_U_n_31,
      \sub13_i_i_reg_792_reg[12]_0\(3) => cols_loc_channel_U_n_103,
      \sub13_i_i_reg_792_reg[12]_0\(2) => cols_loc_channel_U_n_104,
      \sub13_i_i_reg_792_reg[12]_0\(1) => cols_loc_channel_U_n_105,
      \sub13_i_i_reg_792_reg[12]_0\(0) => cols_loc_channel_U_n_106,
      \sub13_i_i_reg_792_reg[12]_1\(3) => cols_loc_channel_U_n_72,
      \sub13_i_i_reg_792_reg[12]_1\(2) => cols_loc_channel_U_n_73,
      \sub13_i_i_reg_792_reg[12]_1\(1) => cols_loc_channel_U_n_74,
      \sub13_i_i_reg_792_reg[12]_1\(0) => cols_loc_channel_U_n_75,
      \sub13_i_i_reg_792_reg[16]_0\(3) => cols_loc_channel_U_n_107,
      \sub13_i_i_reg_792_reg[16]_0\(2) => cols_loc_channel_U_n_108,
      \sub13_i_i_reg_792_reg[16]_0\(1) => cols_loc_channel_U_n_109,
      \sub13_i_i_reg_792_reg[16]_0\(0) => cols_loc_channel_U_n_110,
      \sub13_i_i_reg_792_reg[16]_1\(3) => cols_loc_channel_U_n_76,
      \sub13_i_i_reg_792_reg[16]_1\(2) => cols_loc_channel_U_n_77,
      \sub13_i_i_reg_792_reg[16]_1\(1) => cols_loc_channel_U_n_78,
      \sub13_i_i_reg_792_reg[16]_1\(0) => cols_loc_channel_U_n_79,
      \sub13_i_i_reg_792_reg[20]_0\(3) => cols_loc_channel_U_n_111,
      \sub13_i_i_reg_792_reg[20]_0\(2) => cols_loc_channel_U_n_112,
      \sub13_i_i_reg_792_reg[20]_0\(1) => cols_loc_channel_U_n_113,
      \sub13_i_i_reg_792_reg[20]_0\(0) => cols_loc_channel_U_n_114,
      \sub13_i_i_reg_792_reg[20]_1\(3) => cols_loc_channel_U_n_80,
      \sub13_i_i_reg_792_reg[20]_1\(2) => cols_loc_channel_U_n_81,
      \sub13_i_i_reg_792_reg[20]_1\(1) => cols_loc_channel_U_n_82,
      \sub13_i_i_reg_792_reg[20]_1\(0) => cols_loc_channel_U_n_83,
      \sub13_i_i_reg_792_reg[24]_0\(3) => cols_loc_channel_U_n_115,
      \sub13_i_i_reg_792_reg[24]_0\(2) => cols_loc_channel_U_n_116,
      \sub13_i_i_reg_792_reg[24]_0\(1) => cols_loc_channel_U_n_117,
      \sub13_i_i_reg_792_reg[24]_0\(0) => cols_loc_channel_U_n_118,
      \sub13_i_i_reg_792_reg[24]_1\(3) => cols_loc_channel_U_n_84,
      \sub13_i_i_reg_792_reg[24]_1\(2) => cols_loc_channel_U_n_85,
      \sub13_i_i_reg_792_reg[24]_1\(1) => cols_loc_channel_U_n_86,
      \sub13_i_i_reg_792_reg[24]_1\(0) => cols_loc_channel_U_n_87,
      \sub13_i_i_reg_792_reg[28]_0\(3) => cols_loc_channel_U_n_119,
      \sub13_i_i_reg_792_reg[28]_0\(2) => cols_loc_channel_U_n_120,
      \sub13_i_i_reg_792_reg[28]_0\(1) => cols_loc_channel_U_n_121,
      \sub13_i_i_reg_792_reg[28]_0\(0) => cols_loc_channel_U_n_122,
      \sub13_i_i_reg_792_reg[28]_1\(3) => cols_loc_channel_U_n_88,
      \sub13_i_i_reg_792_reg[28]_1\(2) => cols_loc_channel_U_n_89,
      \sub13_i_i_reg_792_reg[28]_1\(1) => cols_loc_channel_U_n_90,
      \sub13_i_i_reg_792_reg[28]_1\(0) => cols_loc_channel_U_n_91,
      \sub13_i_i_reg_792_reg[31]_0\(1) => cols_loc_channel_U_n_123,
      \sub13_i_i_reg_792_reg[31]_0\(0) => cols_loc_channel_U_n_124,
      \sub13_i_i_reg_792_reg[31]_1\(2) => cols_loc_channel_U_n_92,
      \sub13_i_i_reg_792_reg[31]_1\(1) => cols_loc_channel_U_n_93,
      \sub13_i_i_reg_792_reg[31]_1\(0) => cols_loc_channel_U_n_94,
      \sub13_i_i_reg_792_reg[4]_0\(3) => cols_loc_channel_U_n_64,
      \sub13_i_i_reg_792_reg[4]_0\(2) => cols_loc_channel_U_n_65,
      \sub13_i_i_reg_792_reg[4]_0\(1) => cols_loc_channel_U_n_66,
      \sub13_i_i_reg_792_reg[4]_0\(0) => cols_loc_channel_U_n_67,
      \sub13_i_i_reg_792_reg[8]_0\(3) => cols_loc_channel_U_n_99,
      \sub13_i_i_reg_792_reg[8]_0\(2) => cols_loc_channel_U_n_100,
      \sub13_i_i_reg_792_reg[8]_0\(1) => cols_loc_channel_U_n_101,
      \sub13_i_i_reg_792_reg[8]_0\(0) => cols_loc_channel_U_n_102,
      \sub13_i_i_reg_792_reg[8]_1\(3) => cols_loc_channel_U_n_68,
      \sub13_i_i_reg_792_reg[8]_1\(2) => cols_loc_channel_U_n_69,
      \sub13_i_i_reg_792_reg[8]_1\(1) => cols_loc_channel_U_n_70,
      \sub13_i_i_reg_792_reg[8]_1\(0) => cols_loc_channel_U_n_71,
      \sub_ln378_reg_762_reg[11]_0\(3) => cols_loc_channel_U_n_10,
      \sub_ln378_reg_762_reg[11]_0\(2) => cols_loc_channel_U_n_11,
      \sub_ln378_reg_762_reg[11]_0\(1) => cols_loc_channel_U_n_12,
      \sub_ln378_reg_762_reg[11]_0\(0) => cols_loc_channel_U_n_13,
      \sub_ln378_reg_762_reg[15]_0\(3) => cols_loc_channel_U_n_14,
      \sub_ln378_reg_762_reg[15]_0\(2) => cols_loc_channel_U_n_15,
      \sub_ln378_reg_762_reg[15]_0\(1) => cols_loc_channel_U_n_16,
      \sub_ln378_reg_762_reg[15]_0\(0) => cols_loc_channel_U_n_17,
      \sub_ln378_reg_762_reg[19]_0\(3) => cols_loc_channel_U_n_18,
      \sub_ln378_reg_762_reg[19]_0\(2) => cols_loc_channel_U_n_19,
      \sub_ln378_reg_762_reg[19]_0\(1) => cols_loc_channel_U_n_20,
      \sub_ln378_reg_762_reg[19]_0\(0) => cols_loc_channel_U_n_21,
      \sub_ln378_reg_762_reg[23]_0\(3) => cols_loc_channel_U_n_22,
      \sub_ln378_reg_762_reg[23]_0\(2) => cols_loc_channel_U_n_23,
      \sub_ln378_reg_762_reg[23]_0\(1) => cols_loc_channel_U_n_24,
      \sub_ln378_reg_762_reg[23]_0\(0) => cols_loc_channel_U_n_25,
      \sub_ln378_reg_762_reg[27]_0\(3) => cols_loc_channel_U_n_26,
      \sub_ln378_reg_762_reg[27]_0\(2) => cols_loc_channel_U_n_27,
      \sub_ln378_reg_762_reg[27]_0\(1) => cols_loc_channel_U_n_28,
      \sub_ln378_reg_762_reg[27]_0\(0) => cols_loc_channel_U_n_29,
      \sub_ln378_reg_762_reg[28]_0\(0) => cols_loc_channel_U_n_30,
      \sub_ln378_reg_762_reg[7]_0\(3) => cols_loc_channel_U_n_6,
      \sub_ln378_reg_762_reg[7]_0\(2) => cols_loc_channel_U_n_7,
      \sub_ln378_reg_762_reg[7]_0\(1) => cols_loc_channel_U_n_8,
      \sub_ln378_reg_762_reg[7]_0\(0) => cols_loc_channel_U_n_9,
      xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start => xfMat2hlsStrm_32_0_32_32_1_1024_U0_ap_start
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_s is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\ : out STD_LOGIC;
    ap_rst_n_inv : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TREADY : out STD_LOGIC;
    axiStrm2xfMat_32_0_32_32_1_U0_ap_ready : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    in_mat_data_full_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    dstMat_rows_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    dstMat_cols_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TVALID : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_s is
  signal B_V_data_1_data_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0 : STD_LOGIC;
  signal dstMat_cols_read_reg_97 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dstMat_rows_read_reg_92 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg : STD_LOGIC;
  signal grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY : STD_LOGIC;
  signal grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_3 : STD_LOGIC;
  signal grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_5 : STD_LOGIC;
  signal grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9 : STD_LOGIC;
  signal img_inp_TVALID_int_regslice : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
begin
  Q(0) <= \^q\(0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => ap_CS_fsm_state3,
      I1 => ap_CS_fsm_state2,
      I2 => \ap_CS_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(1)
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => \^ap_rst_n_inv\
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^ap_rst_n_inv\
    );
ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_3,
      Q => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
      R => '0'
    );
ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_5,
      Q => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0,
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(0),
      Q => dstMat_cols_read_reg_97(0),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(10),
      Q => dstMat_cols_read_reg_97(10),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(11),
      Q => dstMat_cols_read_reg_97(11),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(12),
      Q => dstMat_cols_read_reg_97(12),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(13),
      Q => dstMat_cols_read_reg_97(13),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(14),
      Q => dstMat_cols_read_reg_97(14),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(15),
      Q => dstMat_cols_read_reg_97(15),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(16),
      Q => dstMat_cols_read_reg_97(16),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(17),
      Q => dstMat_cols_read_reg_97(17),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(18),
      Q => dstMat_cols_read_reg_97(18),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(19),
      Q => dstMat_cols_read_reg_97(19),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(1),
      Q => dstMat_cols_read_reg_97(1),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(20),
      Q => dstMat_cols_read_reg_97(20),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(21),
      Q => dstMat_cols_read_reg_97(21),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(22),
      Q => dstMat_cols_read_reg_97(22),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(23),
      Q => dstMat_cols_read_reg_97(23),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(24),
      Q => dstMat_cols_read_reg_97(24),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(25),
      Q => dstMat_cols_read_reg_97(25),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(26),
      Q => dstMat_cols_read_reg_97(26),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(27),
      Q => dstMat_cols_read_reg_97(27),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(28),
      Q => dstMat_cols_read_reg_97(28),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(29),
      Q => dstMat_cols_read_reg_97(29),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(2),
      Q => dstMat_cols_read_reg_97(2),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(30),
      Q => dstMat_cols_read_reg_97(30),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(31),
      Q => dstMat_cols_read_reg_97(31),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(3),
      Q => dstMat_cols_read_reg_97(3),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(4),
      Q => dstMat_cols_read_reg_97(4),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(5),
      Q => dstMat_cols_read_reg_97(5),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(6),
      Q => dstMat_cols_read_reg_97(6),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(7),
      Q => dstMat_cols_read_reg_97(7),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(8),
      Q => dstMat_cols_read_reg_97(8),
      R => '0'
    );
\dstMat_cols_read_reg_97_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_cols_dout(9),
      Q => dstMat_cols_read_reg_97(9),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(0),
      Q => dstMat_rows_read_reg_92(0),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(10),
      Q => dstMat_rows_read_reg_92(10),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(11),
      Q => dstMat_rows_read_reg_92(11),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(12),
      Q => dstMat_rows_read_reg_92(12),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(13),
      Q => dstMat_rows_read_reg_92(13),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(14),
      Q => dstMat_rows_read_reg_92(14),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(15),
      Q => dstMat_rows_read_reg_92(15),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(16),
      Q => dstMat_rows_read_reg_92(16),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(17),
      Q => dstMat_rows_read_reg_92(17),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(18),
      Q => dstMat_rows_read_reg_92(18),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(19),
      Q => dstMat_rows_read_reg_92(19),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(1),
      Q => dstMat_rows_read_reg_92(1),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(20),
      Q => dstMat_rows_read_reg_92(20),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(21),
      Q => dstMat_rows_read_reg_92(21),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(22),
      Q => dstMat_rows_read_reg_92(22),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(23),
      Q => dstMat_rows_read_reg_92(23),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(24),
      Q => dstMat_rows_read_reg_92(24),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(25),
      Q => dstMat_rows_read_reg_92(25),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(26),
      Q => dstMat_rows_read_reg_92(26),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(27),
      Q => dstMat_rows_read_reg_92(27),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(28),
      Q => dstMat_rows_read_reg_92(28),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(29),
      Q => dstMat_rows_read_reg_92(29),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(2),
      Q => dstMat_rows_read_reg_92(2),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(30),
      Q => dstMat_rows_read_reg_92(30),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(31),
      Q => dstMat_rows_read_reg_92(31),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(3),
      Q => dstMat_rows_read_reg_92(3),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(4),
      Q => dstMat_rows_read_reg_92(4),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(5),
      Q => dstMat_rows_read_reg_92(5),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(6),
      Q => dstMat_rows_read_reg_92(6),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(7),
      Q => dstMat_rows_read_reg_92(7),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(8),
      Q => dstMat_rows_read_reg_92(8),
      R => '0'
    );
\dstMat_rows_read_reg_92_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => dstMat_rows_dout(9),
      Q => dstMat_rows_read_reg_92(9),
      R => '0'
    );
grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_1
     port map (
      D(1) => ap_NS_fsm(2),
      D(0) => ap_NS_fsm(0),
      E(0) => E(0),
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[0]\(0) => \ap_CS_fsm_reg[0]_0\(0),
      \ap_CS_fsm_reg[1]\ => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9,
      \ap_CS_fsm_reg[2]\ => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^ap_rst_n_inv\,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_done_reg => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_3,
      ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_5,
      \cols_loc_read_reg_845_reg[31]\(31 downto 0) => dstMat_cols_read_reg_97(31 downto 0),
      \din_assign_reg_245_reg[31]\(31 downto 0) => B_V_data_1_data_out(31 downto 0),
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg => ap_sync_reg_grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_ready_reg_n_0,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
      \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\ => \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\,
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice,
      in_mat_data_full_n => in_mat_data_full_n,
      \p_Result_7_reg_1148_reg[7]\(7 downto 0) => D(7 downto 0),
      \rows_reg_856_reg[31]\(31 downto 0) => dstMat_rows_read_reg_92(31 downto 0)
    );
grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_n_9,
      Q => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_ap_start_reg,
      R => \^ap_rst_n_inv\
    );
regslice_both_srcPtr_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both_18
     port map (
      \B_V_data_1_payload_B_reg[31]_0\(31 downto 0) => B_V_data_1_data_out(31 downto 0),
      \B_V_data_1_state_reg[1]_0\ => img_inp_TREADY,
      Q(0) => ap_CS_fsm_state3,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY => grp_axiStrm2xfMat_32_0_32_32_1_1_fu_76_img_inp_TREADY,
      img_inp_TDATA(31 downto 0) => img_inp_TDATA(31 downto 0),
      img_inp_TVALID => img_inp_TVALID,
      img_inp_TVALID_int_regslice => img_inp_TVALID_int_regslice
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_s is
  port (
    \mOutPtr_reg[0]\ : out STD_LOGIC;
    mOutPtr110_out : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    \B_V_data_1_state_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    internal_empty_n_reg : out STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_done : out STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read : out STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    \mOutPtr_reg[0]_0\ : in STD_LOGIC;
    \mOutPtr_reg[0]_1\ : in STD_LOGIC;
    out_mat_data_empty_n : in STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    xfMat2axiStrm_32_0_32_32_1_U0_ap_start : in STD_LOGIC;
    \internal_empty_n_i_2__9\ : in STD_LOGIC;
    out_mat_cols_c_empty_n : in STD_LOGIC;
    out_mat_rows_c_empty_n : in STD_LOGIC;
    shiftReg_ce : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    out_mat_420_dout : in STD_LOGIC_VECTOR ( 7 downto 0 );
    srcMat_cols_dout : in STD_LOGIC_VECTOR ( 31 downto 0 );
    srcMat_rows_dout : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_s;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_s is
  signal B_V_data_1_sel_wr : STD_LOGIC;
  signal B_V_data_1_sel_wr01_out : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done : STD_LOGIC;
  signal ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0 : STD_LOGIC;
  signal data_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg : STD_LOGIC;
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3 : STD_LOGIC;
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4 : STD_LOGIC;
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_40 : STD_LOGIC;
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_41 : STD_LOGIC;
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_5 : STD_LOGIC;
  signal grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6 : STD_LOGIC;
  signal img_out_TREADY_int_regslice : STD_LOGIC;
  signal regslice_both_dstPtr_V_data_V_U_n_4 : STD_LOGIC;
  signal srcMat_cols_read_reg_77 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \srcMat_cols_read_reg_77__0\ : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal srcMat_rows_read_reg_72 : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \srcMat_rows_read_reg_72__0\ : STD_LOGIC_VECTOR ( 31 downto 29 );
  signal \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\ : STD_LOGIC;
  signal \^xfmat2axistrm_32_0_32_32_1_u0_srcmat_cols_read\ : STD_LOGIC;
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_2 : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \internal_empty_n_i_3__0\ : label is "soft_lutpair301";
begin
  Q(0) <= \^q\(0);
  xfMat2axiStrm_32_0_32_32_1_U0_ap_done <= \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\;
  xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read <= \^xfmat2axistrm_32_0_32_32_1_u0_srcmat_cols_read\;
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => regslice_both_dstPtr_V_data_V_U_n_4,
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6,
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_5,
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3,
      Q => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
      R => '0'
    );
ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4,
      Q => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0,
      R => '0'
    );
grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_1
     port map (
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_41,
      D(1) => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_5,
      D(0) => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \SRL_SIG_reg[0][31]\(31 downto 0) => data_in(31 downto 0),
      \SRL_SIG_reg[0][31]_0\(31 downto 29) => \srcMat_rows_read_reg_72__0\(31 downto 29),
      \SRL_SIG_reg[0][31]_0\(28 downto 0) => srcMat_rows_read_reg_72(28 downto 0),
      \ap_CS_fsm_reg[1]\ => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_4,
      \ap_CS_fsm_reg[1]_0\ => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_40,
      ap_clk => ap_clk,
      \ap_return_preg_reg[31]\(31 downto 29) => \srcMat_cols_read_reg_77__0\(31 downto 29),
      \ap_return_preg_reg[31]\(28 downto 0) => srcMat_cols_read_reg_77(28 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_3,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_done,
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg => ap_sync_reg_grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_ready_reg_n_0,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      internal_empty_n_reg => internal_empty_n_reg,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => \mOutPtr_reg[0]\,
      \mOutPtr_reg[0]_0\ => \mOutPtr_reg[0]_0\,
      \mOutPtr_reg[0]_1\ => \mOutPtr_reg[0]_1\,
      out_mat_420_dout(7 downto 0) => out_mat_420_dout(7 downto 0),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_done => \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read => \^xfmat2axistrm_32_0_32_32_1_u0_srcmat_cols_read\
    );
grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => out_mat_cols_c_empty_n,
      I2 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I3 => out_mat_rows_c_empty_n,
      O => \^xfmat2axistrm_32_0_32_32_1_u0_srcmat_cols_read\
    );
grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_40,
      Q => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_ap_start_reg,
      R => ap_rst_n_inv
    );
\internal_empty_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(0),
      I1 => out_mat_cols_c_empty_n,
      I2 => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      I3 => out_mat_rows_c_empty_n,
      I4 => shiftReg_ce,
      O => \ap_CS_fsm_reg[0]_0\
    );
regslice_both_dstPtr_V_data_V_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_regslice_both
     port map (
      \B_V_data_1_payload_A_reg[31]_0\(31 downto 0) => data_in(31 downto 0),
      B_V_data_1_sel_wr => B_V_data_1_sel_wr,
      B_V_data_1_sel_wr01_out => B_V_data_1_sel_wr01_out,
      B_V_data_1_sel_wr_reg_0 => grp_xfMat2axiStrm_32_0_32_32_1_1_fu_54_n_41,
      \B_V_data_1_state_reg[0]_0\ => \B_V_data_1_state_reg[0]\,
      D(0) => regslice_both_dstPtr_V_data_V_U_n_4,
      Q(2) => ap_CS_fsm_state3,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => \^q\(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]_0\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_TDATA(31 downto 0) => img_out_TDATA(31 downto 0),
      img_out_TREADY => img_out_TREADY,
      img_out_TREADY_int_regslice => img_out_TREADY_int_regslice,
      \internal_empty_n_i_2__9\ => \internal_empty_n_i_2__9\,
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_done => \^xfmat2axistrm_32_0_32_32_1_u0_ap_done\,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start
    );
\srcMat_cols_read_reg_77_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(0),
      Q => srcMat_cols_read_reg_77(0),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(10),
      Q => srcMat_cols_read_reg_77(10),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(11),
      Q => srcMat_cols_read_reg_77(11),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(12),
      Q => srcMat_cols_read_reg_77(12),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(13),
      Q => srcMat_cols_read_reg_77(13),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(14),
      Q => srcMat_cols_read_reg_77(14),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(15),
      Q => srcMat_cols_read_reg_77(15),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(16),
      Q => srcMat_cols_read_reg_77(16),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(17),
      Q => srcMat_cols_read_reg_77(17),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(18),
      Q => srcMat_cols_read_reg_77(18),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(19),
      Q => srcMat_cols_read_reg_77(19),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(1),
      Q => srcMat_cols_read_reg_77(1),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(20),
      Q => srcMat_cols_read_reg_77(20),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(21),
      Q => srcMat_cols_read_reg_77(21),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(22),
      Q => srcMat_cols_read_reg_77(22),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(23),
      Q => srcMat_cols_read_reg_77(23),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(24),
      Q => srcMat_cols_read_reg_77(24),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(25),
      Q => srcMat_cols_read_reg_77(25),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(26),
      Q => srcMat_cols_read_reg_77(26),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(27),
      Q => srcMat_cols_read_reg_77(27),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(28),
      Q => srcMat_cols_read_reg_77(28),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(29),
      Q => \srcMat_cols_read_reg_77__0\(29),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(2),
      Q => srcMat_cols_read_reg_77(2),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(30),
      Q => \srcMat_cols_read_reg_77__0\(30),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(31),
      Q => \srcMat_cols_read_reg_77__0\(31),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(3),
      Q => srcMat_cols_read_reg_77(3),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(4),
      Q => srcMat_cols_read_reg_77(4),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(5),
      Q => srcMat_cols_read_reg_77(5),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(6),
      Q => srcMat_cols_read_reg_77(6),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(7),
      Q => srcMat_cols_read_reg_77(7),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(8),
      Q => srcMat_cols_read_reg_77(8),
      R => '0'
    );
\srcMat_cols_read_reg_77_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_cols_dout(9),
      Q => srcMat_cols_read_reg_77(9),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(0),
      Q => srcMat_rows_read_reg_72(0),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(10),
      Q => srcMat_rows_read_reg_72(10),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(11),
      Q => srcMat_rows_read_reg_72(11),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(12),
      Q => srcMat_rows_read_reg_72(12),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(13),
      Q => srcMat_rows_read_reg_72(13),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(14),
      Q => srcMat_rows_read_reg_72(14),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(15),
      Q => srcMat_rows_read_reg_72(15),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(16),
      Q => srcMat_rows_read_reg_72(16),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(17),
      Q => srcMat_rows_read_reg_72(17),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(18),
      Q => srcMat_rows_read_reg_72(18),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(19),
      Q => srcMat_rows_read_reg_72(19),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(1),
      Q => srcMat_rows_read_reg_72(1),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(20),
      Q => srcMat_rows_read_reg_72(20),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(21),
      Q => srcMat_rows_read_reg_72(21),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(22),
      Q => srcMat_rows_read_reg_72(22),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(23),
      Q => srcMat_rows_read_reg_72(23),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(24),
      Q => srcMat_rows_read_reg_72(24),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(25),
      Q => srcMat_rows_read_reg_72(25),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(26),
      Q => srcMat_rows_read_reg_72(26),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(27),
      Q => srcMat_rows_read_reg_72(27),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(28),
      Q => srcMat_rows_read_reg_72(28),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(29),
      Q => \srcMat_rows_read_reg_72__0\(29),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(2),
      Q => srcMat_rows_read_reg_72(2),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(30),
      Q => \srcMat_rows_read_reg_72__0\(30),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(31),
      Q => \srcMat_rows_read_reg_72__0\(31),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(3),
      Q => srcMat_rows_read_reg_72(3),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(4),
      Q => srcMat_rows_read_reg_72(4),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(5),
      Q => srcMat_rows_read_reg_72(5),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(6),
      Q => srcMat_rows_read_reg_72(6),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(7),
      Q => srcMat_rows_read_reg_72(7),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(8),
      Q => srcMat_rows_read_reg_72(8),
      R => '0'
    );
\srcMat_rows_read_reg_72_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(0),
      D => srcMat_rows_dout(9),
      Q => srcMat_rows_read_reg_72(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel is
  port (
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is 4;
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel is
  signal \<const0>\ : STD_LOGIC;
  signal Block_split1_proc12_U0_ap_start : STD_LOGIC;
  signal \SRL_SIG_reg[0]_3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SRL_SIG_reg[1]_4\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal Threshold_0_0_32_32_1_U0_ap_start : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_maxval_read : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_10 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_4 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_7 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_8 : STD_LOGIC;
  signal Threshold_0_0_32_32_1_U0_n_9 : STD_LOGIC;
  signal ap_CS_fsm_state1 : STD_LOGIC;
  signal ap_CS_fsm_state1_0 : STD_LOGIC;
  signal ap_CS_fsm_state1_6 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_U0_ap_ready : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_U0_ap_start : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read : STD_LOGIC;
  signal axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axiStrm2xfMat_32_0_32_32_1_U0_n_1 : STD_LOGIC;
  signal cols : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal control_s_axi_U_n_0 : STD_LOGIC;
  signal control_s_axi_U_n_2 : STD_LOGIC;
  signal control_s_axi_U_n_4 : STD_LOGIC;
  signal i_V_reg_99 : STD_LOGIC;
  signal icmp_ln878_fu_139_p2 : STD_LOGIC;
  signal in_mat_cols_c10_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_cols_c10_empty_n : STD_LOGIC;
  signal in_mat_cols_c10_full_n : STD_LOGIC;
  signal in_mat_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_mat_cols_c_empty_n : STD_LOGIC;
  signal in_mat_cols_c_full_n : STD_LOGIC;
  signal in_mat_data_U_n_0 : STD_LOGIC;
  signal in_mat_data_U_n_1 : STD_LOGIC;
  signal in_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal in_mat_data_empty_n : STD_LOGIC;
  signal in_mat_data_full_n : STD_LOGIC;
  signal in_mat_rows_c9_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal in_mat_rows_c9_empty_n : STD_LOGIC;
  signal in_mat_rows_c9_full_n : STD_LOGIC;
  signal in_mat_rows_c_U_n_34 : STD_LOGIC;
  signal in_mat_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal in_mat_rows_c_empty_n : STD_LOGIC;
  signal in_mat_rows_c_full_n : STD_LOGIC;
  signal mOutPtr110_out : STD_LOGIC;
  signal mOutPtr110_out_5 : STD_LOGIC;
  signal mOutPtr110_out_7 : STD_LOGIC;
  signal maxval : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal maxval_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal maxval_c_empty_n : STD_LOGIC;
  signal maxval_c_full_n : STD_LOGIC;
  signal maxval_read_reg_172 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_mat_cols_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_mat_cols_c_empty_n : STD_LOGIC;
  signal out_mat_cols_c_full_n : STD_LOGIC;
  signal out_mat_data_U_n_0 : STD_LOGIC;
  signal out_mat_data_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal out_mat_data_empty_n : STD_LOGIC;
  signal out_mat_data_full_n : STD_LOGIC;
  signal out_mat_rows_c_U_n_2 : STD_LOGIC;
  signal out_mat_rows_c_dout : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal out_mat_rows_c_empty_n : STD_LOGIC;
  signal out_mat_rows_c_full_n : STD_LOGIC;
  signal rows : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal shiftReg_addr : STD_LOGIC;
  signal shiftReg_ce : STD_LOGIC;
  signal shiftReg_ce_1 : STD_LOGIC;
  signal shiftReg_ce_2 : STD_LOGIC;
  signal start_for_Threshold_0_0_32_32_1_U0_full_n : STD_LOGIC;
  signal start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2 : STD_LOGIC;
  signal start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_3 : STD_LOGIC;
  signal start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4 : STD_LOGIC;
  signal start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n : STD_LOGIC;
  signal start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal thresh : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thresh_c_U_n_2 : STD_LOGIC;
  signal thresh_c_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal thresh_c_empty_n : STD_LOGIC;
  signal thresh_c_full_n : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_ap_done : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_ap_start : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_n_0 : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_n_2 : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_n_4 : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_n_6 : STD_LOGIC;
  signal xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read : STD_LOGIC;
begin
  img_out_TKEEP(3) <= \<const0>\;
  img_out_TKEEP(2) <= \<const0>\;
  img_out_TKEEP(1) <= \<const0>\;
  img_out_TKEEP(0) <= \<const0>\;
  img_out_TLAST(0) <= \<const0>\;
  img_out_TSTRB(3) <= \<const0>\;
  img_out_TSTRB(2) <= \<const0>\;
  img_out_TSTRB(1) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
Block_split1_proc12_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Block_split1_proc12
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      start_once_reg => start_once_reg,
      start_once_reg_reg_0 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
Threshold_0_0_32_32_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_Threshold_0_0_32_32_1_s
     port map (
      CO(0) => icmp_ln878_fu_139_p2,
      D(15 downto 0) => in_mat_cols_c10_dout(15 downto 0),
      Q(2) => ap_CS_fsm_state6,
      Q(1) => ap_CS_fsm_state2,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => i_V_reg_99,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \height_reg_182_reg[15]_0\(15 downto 0) => in_mat_rows_c9_dout(15 downto 0),
      \icmp_ln886_reg_205[0]_i_7_0\(7 downto 0) => \SRL_SIG_reg[1]_4\(7 downto 0),
      \icmp_ln886_reg_205[0]_i_7_1\(7 downto 0) => \SRL_SIG_reg[0]_3\(7 downto 0),
      \icmp_ln886_reg_205[0]_i_7_2\ => in_mat_data_U_n_0,
      \icmp_ln886_reg_205_reg[0]_0\ => Threshold_0_0_32_32_1_U0_n_10,
      in_mat_data_dout(3) => in_mat_data_dout(7),
      in_mat_data_dout(2) => in_mat_data_dout(5),
      in_mat_data_dout(1) => in_mat_data_dout(3),
      in_mat_data_dout(0) => in_mat_data_dout(1),
      in_mat_data_empty_n => in_mat_data_empty_n,
      internal_empty_n_reg => Threshold_0_0_32_32_1_U0_n_7,
      internal_empty_n_reg_0 => Threshold_0_0_32_32_1_U0_n_8,
      internal_empty_n_reg_1 => Threshold_0_0_32_32_1_U0_n_9,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]\ => Threshold_0_0_32_32_1_U0_n_4,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_1,
      \mOutPtr_reg[0]_1\ => axiStrm2xfMat_32_0_32_32_1_U0_n_1,
      \maxval_read_reg_172_reg[7]_0\(7 downto 0) => maxval_read_reg_172(7 downto 0),
      \maxval_read_reg_172_reg[7]_1\(7 downto 0) => maxval_c_dout(7 downto 0),
      \out\(7 downto 0) => thresh_c_dout(7 downto 0),
      out_mat_data_full_n => out_mat_data_full_n,
      shiftReg_addr => shiftReg_addr,
      shiftReg_ce => shiftReg_ce
    );
axiStrm2xfMat_32_0_32_32_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_axiStrm2xfMat_32_0_32_32_1_s
     port map (
      D(7 downto 0) => axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din(7 downto 0),
      E(0) => shiftReg_ce_1,
      Q(0) => ap_CS_fsm_state1_0,
      \ap_CS_fsm_reg[0]_0\(0) => axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_ready => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      dstMat_cols_dout(31 downto 0) => in_mat_cols_c_dout(31 downto 0),
      dstMat_rows_dout(31 downto 0) => in_mat_rows_c_dout(31 downto 0),
      \icmp_ln251_reg_922_pp0_iter6_reg_reg[0]\ => axiStrm2xfMat_32_0_32_32_1_U0_n_1,
      img_inp_TDATA(31 downto 0) => img_inp_TDATA(31 downto 0),
      img_inp_TREADY => img_inp_TREADY,
      img_inp_TVALID => img_inp_TVALID,
      in_mat_data_full_n => in_mat_data_full_n
    );
control_s_axi_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_control_s_axi
     port map (
      Block_split1_proc12_U0_ap_start => Block_split1_proc12_U0_ap_start,
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_control_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_control_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_control_WREADY,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n_inv => ap_rst_n_inv,
      cols(31 downto 0) => cols(31 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      int_ap_ready_reg_0 => in_mat_rows_c_U_n_34,
      int_ap_start_reg_0 => control_s_axi_U_n_4,
      internal_full_n_reg => control_s_axi_U_n_0,
      internal_full_n_reg_0 => control_s_axi_U_n_2,
      interrupt => interrupt,
      maxval(7 downto 0) => maxval(7 downto 0),
      rows(31 downto 0) => rows(31 downto 0),
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID,
      shiftReg_ce => shiftReg_ce_2,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n => start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
      start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n => start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
      start_once_reg => start_once_reg,
      thresh(7 downto 0) => thresh(7 downto 0),
      xfMat2axiStrm_32_0_32_32_1_U0_ap_done => xfMat2axiStrm_32_0_32_32_1_U0_ap_done
    );
in_mat_cols_c10_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0
     port map (
      D(15 downto 0) => in_mat_cols_c10_dout(15 downto 0),
      E(0) => axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read,
      Q(0) => ap_CS_fsm_state1_0,
      \SRL_SIG_reg[0][15]\(15 downto 0) => in_mat_cols_c_dout(15 downto 0),
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_start => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      in_mat_cols_c10_empty_n => in_mat_cols_c10_empty_n,
      in_mat_cols_c10_full_n => in_mat_cols_c10_full_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      internal_empty_n_reg_0 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_3,
      mOutPtr110_out => mOutPtr110_out_5
    );
in_mat_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_0
     port map (
      E(0) => axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstMat_cols_dout(31 downto 0) => in_mat_cols_c_dout(31 downto 0),
      \in\(31 downto 0) => cols(31 downto 0),
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      internal_empty_n_reg_0 => control_s_axi_U_n_2,
      shiftReg_ce => shiftReg_ce_2
    );
in_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S
     port map (
      D(7 downto 0) => axiStrm2xfMat_32_0_32_32_1_U0_in_mat_419_din(7 downto 0),
      E(0) => shiftReg_ce_1,
      Q(7 downto 0) => \SRL_SIG_reg[1]_4\(7 downto 0),
      \SRL_SIG_reg[0][7]\(7 downto 0) => \SRL_SIG_reg[0]_3\(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      in_mat_data_dout(3) => in_mat_data_dout(7),
      in_mat_data_dout(2) => in_mat_data_dout(5),
      in_mat_data_dout(1) => in_mat_data_dout(3),
      in_mat_data_dout(0) => in_mat_data_dout(1),
      in_mat_data_empty_n => in_mat_data_empty_n,
      in_mat_data_full_n => in_mat_data_full_n,
      mOutPtr110_out => mOutPtr110_out,
      \mOutPtr_reg[0]_0\ => in_mat_data_U_n_1,
      \mOutPtr_reg[0]_1\ => Threshold_0_0_32_32_1_U0_n_4,
      \mOutPtr_reg[1]_0\ => in_mat_data_U_n_0,
      \mOutPtr_reg[1]_1\ => Threshold_0_0_32_32_1_U0_n_9,
      shiftReg_addr => shiftReg_addr
    );
in_mat_rows_c9_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_1
     port map (
      D(15 downto 0) => in_mat_rows_c_dout(15 downto 0),
      E(0) => axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state1,
      SR(0) => i_V_reg_99,
      \SRL_SIG_reg[0][15]\(0) => ap_CS_fsm_state1_0,
      \SRL_SIG_reg[1][15]\(15 downto 0) => in_mat_rows_c9_dout(15 downto 0),
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_start => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      in_mat_cols_c10_empty_n => in_mat_cols_c10_empty_n,
      in_mat_cols_c10_full_n => in_mat_cols_c10_full_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c9_empty_n => in_mat_rows_c9_empty_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      internal_empty_n_reg_0 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2,
      mOutPtr110_out => mOutPtr110_out_5,
      maxval_c_empty_n => maxval_c_empty_n,
      thresh_c_empty_n => thresh_c_empty_n
    );
in_mat_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d2_S_x0_2
     port map (
      E(0) => axiStrm2xfMat_32_0_32_32_1_U0_dstMat_cols_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      dstMat_rows_dout(31 downto 0) => in_mat_rows_c_dout(31 downto 0),
      \in\(31 downto 0) => rows(31 downto 0),
      in_mat_cols_c_full_n => in_mat_cols_c_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      in_mat_rows_c_full_n => in_mat_rows_c_full_n,
      internal_empty_n_reg_0 => control_s_axi_U_n_0,
      internal_full_n_reg_0 => in_mat_rows_c_U_n_34,
      maxval_c_full_n => maxval_c_full_n,
      out_mat_cols_c_full_n => out_mat_cols_c_full_n,
      out_mat_rows_c_full_n => out_mat_rows_c_full_n,
      shiftReg_ce => shiftReg_ce_2,
      thresh_c_full_n => thresh_c_full_n
    );
maxval_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S
     port map (
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(7 downto 0) => maxval(7 downto 0),
      internal_full_n_reg_0 => thresh_c_U_n_2,
      maxval_c_empty_n => maxval_c_empty_n,
      maxval_c_full_n => maxval_c_full_n,
      \out\(7 downto 0) => maxval_c_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_2
    );
out_mat_cols_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S
     port map (
      Q(0) => ap_CS_fsm_state1_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => cols(31 downto 0),
      internal_full_n_reg_0 => out_mat_rows_c_U_n_2,
      \out\(31 downto 0) => out_mat_cols_c_dout(31 downto 0),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_cols_c_full_n => out_mat_cols_c_full_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      shiftReg_ce => shiftReg_ce_2,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read
    );
out_mat_data_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d2_S_3
     port map (
      D(7 downto 0) => out_mat_data_dout(7 downto 0),
      \SRL_SIG_reg[0][0]\ => Threshold_0_0_32_32_1_U0_n_10,
      \SRL_SIG_reg[0][7]\(7 downto 0) => maxval_read_reg_172(7 downto 0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      mOutPtr110_out => mOutPtr110_out_7,
      \mOutPtr_reg[0]_0\ => out_mat_data_U_n_0,
      \mOutPtr_reg[0]_1\ => xfMat2axiStrm_32_0_32_32_1_U0_n_0,
      \mOutPtr_reg[1]_0\ => xfMat2axiStrm_32_0_32_32_1_U0_n_6,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_data_full_n => out_mat_data_full_n,
      shiftReg_ce => shiftReg_ce
    );
out_mat_rows_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w32_d4_S_4
     port map (
      Q(0) => ap_CS_fsm_state1_6,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(31 downto 0) => rows(31 downto 0),
      internal_empty_n_reg_0 => out_mat_rows_c_U_n_2,
      internal_empty_n_reg_1 => xfMat2axiStrm_32_0_32_32_1_U0_n_4,
      \out\(31 downto 0) => out_mat_rows_c_dout(31 downto 0),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      out_mat_rows_c_full_n => out_mat_rows_c_full_n,
      shiftReg_ce => shiftReg_ce_2,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read
    );
start_for_Threshold_0_0_32_32_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_Threshold_0_0_32_32_1_U0
     port map (
      CO(0) => icmp_ln878_fu_139_p2,
      Q(0) => ap_CS_fsm_state2,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \mOutPtr_reg[2]_0\ => Threshold_0_0_32_32_1_U0_n_8,
      \mOutPtr_reg[2]_1\ => control_s_axi_U_n_4,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n
    );
start_for_axiStrm2xfMat_32_0_32_32_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_axiStrm2xfMat_32_0_32_32_1_U0
     port map (
      Block_split1_proc12_U0_ap_start => Block_split1_proc12_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_0,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_ready => axiStrm2xfMat_32_0_32_32_1_U0_ap_ready,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_start => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      in_mat_cols_c10_full_n => in_mat_cols_c10_full_n,
      in_mat_cols_c_empty_n => in_mat_cols_c_empty_n,
      in_mat_rows_c9_full_n => in_mat_rows_c9_full_n,
      in_mat_rows_c_empty_n => in_mat_rows_c_empty_n,
      internal_empty_n_reg_0 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_2,
      internal_empty_n_reg_1 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_3,
      internal_full_n_reg_0 => start_for_axiStrm2xfMat_32_0_32_32_1_U0_U_n_4,
      \mOutPtr_reg[1]_0\ => control_s_axi_U_n_4,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n => start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
      start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n => start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
      start_once_reg => start_once_reg,
      start_once_reg_reg => in_mat_rows_c_U_n_34
    );
start_for_xfMat2axiStrm_32_0_32_32_1_U0_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_start_for_xfMat2axiStrm_32_0_32_32_1_U0
     port map (
      Block_split1_proc12_U0_ap_start => Block_split1_proc12_U0_ap_start,
      Q(0) => ap_CS_fsm_state1_6,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      ap_clk => ap_clk,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axiStrm2xfMat_32_0_32_32_1_U0_ap_start => axiStrm2xfMat_32_0_32_32_1_U0_ap_start,
      int_ap_idle_reg(0) => ap_CS_fsm_state1,
      int_ap_idle_reg_0(0) => ap_CS_fsm_state1_0,
      internal_empty_n_reg_0 => xfMat2axiStrm_32_0_32_32_1_U0_n_2,
      \mOutPtr_reg[1]_0\ => control_s_axi_U_n_4,
      start_for_Threshold_0_0_32_32_1_U0_full_n => start_for_Threshold_0_0_32_32_1_U0_full_n,
      start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n => start_for_axiStrm2xfMat_32_0_32_32_1_U0_full_n,
      start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n => start_for_xfMat2axiStrm_32_0_32_32_1_U0_full_n,
      start_once_reg => start_once_reg,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_done => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start
    );
thresh_c_U: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_fifo_w8_d3_S_5
     port map (
      Q(0) => ap_CS_fsm_state1,
      Threshold_0_0_32_32_1_U0_ap_start => Threshold_0_0_32_32_1_U0_ap_start,
      Threshold_0_0_32_32_1_U0_maxval_read => Threshold_0_0_32_32_1_U0_maxval_read,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \in\(7 downto 0) => thresh(7 downto 0),
      in_mat_cols_c10_empty_n => in_mat_cols_c10_empty_n,
      in_mat_rows_c9_empty_n => in_mat_rows_c9_empty_n,
      internal_empty_n_reg_0 => thresh_c_U_n_2,
      maxval_c_empty_n => maxval_c_empty_n,
      \out\(7 downto 0) => thresh_c_dout(7 downto 0),
      shiftReg_ce => shiftReg_ce_2,
      thresh_c_empty_n => thresh_c_empty_n,
      thresh_c_full_n => thresh_c_full_n
    );
xfMat2axiStrm_32_0_32_32_1_U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel_xfMat2axiStrm_32_0_32_32_1_s
     port map (
      \B_V_data_1_state_reg[0]\ => img_out_TVALID,
      Q(0) => ap_CS_fsm_state1_6,
      \ap_CS_fsm_reg[0]_0\ => xfMat2axiStrm_32_0_32_32_1_U0_n_4,
      \ap_CS_fsm_reg[2]_0\ => xfMat2axiStrm_32_0_32_32_1_U0_n_2,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      img_out_TDATA(31 downto 0) => img_out_TDATA(31 downto 0),
      img_out_TREADY => img_out_TREADY,
      \internal_empty_n_i_2__9\ => control_s_axi_U_n_4,
      internal_empty_n_reg => xfMat2axiStrm_32_0_32_32_1_U0_n_6,
      mOutPtr110_out => mOutPtr110_out_7,
      \mOutPtr_reg[0]\ => xfMat2axiStrm_32_0_32_32_1_U0_n_0,
      \mOutPtr_reg[0]_0\ => out_mat_data_U_n_0,
      \mOutPtr_reg[0]_1\ => Threshold_0_0_32_32_1_U0_n_7,
      out_mat_420_dout(7 downto 0) => out_mat_data_dout(7 downto 0),
      out_mat_cols_c_empty_n => out_mat_cols_c_empty_n,
      out_mat_data_empty_n => out_mat_data_empty_n,
      out_mat_rows_c_empty_n => out_mat_rows_c_empty_n,
      shiftReg_ce => shiftReg_ce_2,
      srcMat_cols_dout(31 downto 0) => out_mat_cols_c_dout(31 downto 0),
      srcMat_rows_dout(31 downto 0) => out_mat_rows_c_dout(31 downto 0),
      xfMat2axiStrm_32_0_32_32_1_U0_ap_done => xfMat2axiStrm_32_0_32_32_1_U0_ap_done,
      xfMat2axiStrm_32_0_32_32_1_U0_ap_start => xfMat2axiStrm_32_0_32_32_1_U0_ap_start,
      xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read => xfMat2axiStrm_32_0_32_32_1_U0_srcMat_cols_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    s_axi_control_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_AWVALID : in STD_LOGIC;
    s_axi_control_AWREADY : out STD_LOGIC;
    s_axi_control_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_control_WVALID : in STD_LOGIC;
    s_axi_control_WREADY : out STD_LOGIC;
    s_axi_control_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_BVALID : out STD_LOGIC;
    s_axi_control_BREADY : in STD_LOGIC;
    s_axi_control_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_control_ARVALID : in STD_LOGIC;
    s_axi_control_ARREADY : out STD_LOGIC;
    s_axi_control_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_control_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_control_RVALID : out STD_LOGIC;
    s_axi_control_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    img_inp_TVALID : in STD_LOGIC;
    img_inp_TREADY : out STD_LOGIC;
    img_inp_TDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    img_inp_TKEEP : in STD_LOGIC_VECTOR ( 3 downto 0 );
    img_inp_TSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    img_inp_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    img_out_TVALID : out STD_LOGIC;
    img_out_TREADY : in STD_LOGIC;
    img_out_TDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    img_out_TKEEP : out STD_LOGIC_VECTOR ( 3 downto 0 );
    img_out_TSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    img_out_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "base_threshold_accel_0_0,threshold_accel,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "threshold_accel,Vivado 2020.2";
  attribute hls_module : string;
  attribute hls_module of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal NLW_inst_img_out_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_img_out_TLAST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_img_out_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_s_axi_control_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_control_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_ADDR_WIDTH : integer;
  attribute C_S_AXI_ADDR_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CONTROL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CONTROL_DATA_WIDTH : integer;
  attribute C_S_AXI_CONTROL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CONTROL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute SDX_KERNEL : string;
  attribute SDX_KERNEL of inst : label is "true";
  attribute SDX_KERNEL_SYNTH_INST : string;
  attribute SDX_KERNEL_SYNTH_INST of inst : label is "inst";
  attribute SDX_KERNEL_TYPE : string;
  attribute SDX_KERNEL_TYPE of inst : label is "hls";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_control:img_inp:img_out, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TREADY : signal is "xilinx.com:interface:axis:1.0 img_inp TREADY";
  attribute X_INTERFACE_INFO of img_inp_TVALID : signal is "xilinx.com:interface:axis:1.0 img_inp TVALID";
  attribute X_INTERFACE_INFO of img_out_TREADY : signal is "xilinx.com:interface:axis:1.0 img_out TREADY";
  attribute X_INTERFACE_INFO of img_out_TVALID : signal is "xilinx.com:interface:axis:1.0 img_out TVALID";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of s_axi_control_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARREADY";
  attribute X_INTERFACE_INFO of s_axi_control_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARVALID";
  attribute X_INTERFACE_INFO of s_axi_control_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWREADY";
  attribute X_INTERFACE_INFO of s_axi_control_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWVALID";
  attribute X_INTERFACE_INFO of s_axi_control_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BREADY";
  attribute X_INTERFACE_INFO of s_axi_control_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BVALID";
  attribute X_INTERFACE_INFO of s_axi_control_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_control_RREADY : signal is "XIL_INTERFACENAME s_axi_control, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_control_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RVALID";
  attribute X_INTERFACE_INFO of s_axi_control_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WREADY";
  attribute X_INTERFACE_INFO of s_axi_control_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WVALID";
  attribute X_INTERFACE_INFO of img_inp_TDATA : signal is "xilinx.com:interface:axis:1.0 img_inp TDATA";
  attribute X_INTERFACE_INFO of img_inp_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_inp TKEEP";
  attribute X_INTERFACE_INFO of img_inp_TLAST : signal is "xilinx.com:interface:axis:1.0 img_inp TLAST";
  attribute X_INTERFACE_PARAMETER of img_inp_TLAST : signal is "XIL_INTERFACENAME img_inp, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_inp_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_inp TSTRB";
  attribute X_INTERFACE_INFO of img_out_TDATA : signal is "xilinx.com:interface:axis:1.0 img_out TDATA";
  attribute X_INTERFACE_INFO of img_out_TKEEP : signal is "xilinx.com:interface:axis:1.0 img_out TKEEP";
  attribute X_INTERFACE_INFO of img_out_TLAST : signal is "xilinx.com:interface:axis:1.0 img_out TLAST";
  attribute X_INTERFACE_PARAMETER of img_out_TLAST : signal is "XIL_INTERFACENAME img_out, TDATA_NUM_BYTES 4, TUSER_WIDTH 0, TDEST_WIDTH 0, TID_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN base_ps7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of img_out_TSTRB : signal is "xilinx.com:interface:axis:1.0 img_out TSTRB";
  attribute X_INTERFACE_INFO of s_axi_control_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control ARADDR";
  attribute X_INTERFACE_INFO of s_axi_control_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_control AWADDR";
  attribute X_INTERFACE_INFO of s_axi_control_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control BRESP";
  attribute X_INTERFACE_INFO of s_axi_control_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RDATA";
  attribute X_INTERFACE_INFO of s_axi_control_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_control RRESP";
  attribute X_INTERFACE_INFO of s_axi_control_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WDATA";
  attribute X_INTERFACE_INFO of s_axi_control_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_control WSTRB";
begin
  img_out_TKEEP(3) <= \<const0>\;
  img_out_TKEEP(2) <= \<const0>\;
  img_out_TKEEP(1) <= \<const0>\;
  img_out_TKEEP(0) <= \<const0>\;
  img_out_TLAST(0) <= \<const0>\;
  img_out_TSTRB(3) <= \<const0>\;
  img_out_TSTRB(2) <= \<const0>\;
  img_out_TSTRB(1) <= \<const0>\;
  img_out_TSTRB(0) <= \<const0>\;
  s_axi_control_BRESP(1) <= \<const0>\;
  s_axi_control_BRESP(0) <= \<const0>\;
  s_axi_control_RRESP(1) <= \<const0>\;
  s_axi_control_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_threshold_accel
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      img_inp_TDATA(31 downto 0) => img_inp_TDATA(31 downto 0),
      img_inp_TKEEP(3 downto 0) => B"0000",
      img_inp_TLAST(0) => '0',
      img_inp_TREADY => img_inp_TREADY,
      img_inp_TSTRB(3 downto 0) => B"0000",
      img_inp_TVALID => img_inp_TVALID,
      img_out_TDATA(31 downto 0) => img_out_TDATA(31 downto 0),
      img_out_TKEEP(3 downto 0) => NLW_inst_img_out_TKEEP_UNCONNECTED(3 downto 0),
      img_out_TLAST(0) => NLW_inst_img_out_TLAST_UNCONNECTED(0),
      img_out_TREADY => img_out_TREADY,
      img_out_TSTRB(3 downto 0) => NLW_inst_img_out_TSTRB_UNCONNECTED(3 downto 0),
      img_out_TVALID => img_out_TVALID,
      interrupt => interrupt,
      s_axi_control_ARADDR(5 downto 0) => s_axi_control_ARADDR(5 downto 0),
      s_axi_control_ARREADY => s_axi_control_ARREADY,
      s_axi_control_ARVALID => s_axi_control_ARVALID,
      s_axi_control_AWADDR(5 downto 0) => s_axi_control_AWADDR(5 downto 0),
      s_axi_control_AWREADY => s_axi_control_AWREADY,
      s_axi_control_AWVALID => s_axi_control_AWVALID,
      s_axi_control_BREADY => s_axi_control_BREADY,
      s_axi_control_BRESP(1 downto 0) => NLW_inst_s_axi_control_BRESP_UNCONNECTED(1 downto 0),
      s_axi_control_BVALID => s_axi_control_BVALID,
      s_axi_control_RDATA(31 downto 0) => s_axi_control_RDATA(31 downto 0),
      s_axi_control_RREADY => s_axi_control_RREADY,
      s_axi_control_RRESP(1 downto 0) => NLW_inst_s_axi_control_RRESP_UNCONNECTED(1 downto 0),
      s_axi_control_RVALID => s_axi_control_RVALID,
      s_axi_control_WDATA(31 downto 0) => s_axi_control_WDATA(31 downto 0),
      s_axi_control_WREADY => s_axi_control_WREADY,
      s_axi_control_WSTRB(3 downto 0) => s_axi_control_WSTRB(3 downto 0),
      s_axi_control_WVALID => s_axi_control_WVALID
    );
end STRUCTURE;
