vhdl work "H:/6S/add_lab/half_adder/half_adder.vhd"
vhdl work "full_adder.vhd"
