# awesome-hwd-tools
A curated list of awesome open source hardware design tools with a focus on chip design.

For electronic hardware tools without a focus chip design see:

https://github.com/kitspace/awesome-electronics

Inspired by [awesome-python](https://github.com/vinta/awesome-python).

## Semi Custom Design/ FPGAs

[hdlConverter](https://github.com/Nic30/hdlConvertor) - Python System-Verilog/VHDL Parser

[simpy](https://github.com/cristiklein/simpy) - discrite event based simulation framework

[pyFDA](https://github.com/chipmuenk/pyFDA) - A python tool to design time discrete filters

### Modelling

[PyMTL](https://github.com/cornell-brg/pymtl) - hardware modeling framework

[VSRTL](https://github.com/mortbopet/VSRTL) - Visual Simulation of Register Transfer Logic

### Hardware Description Languages

[Chisel](https://github.com/freechipsproject/chisel3/) - Hardware Description Language embedded in Scala developed at UC Berkeley

[Magma](https://github.com/phanrahan/magma) - A Hardware Description Language embedded in Python

[firrtl](https://github.com/freechipsproject/firrtl) - Intermediate representation for rtl (used by Chisel and Magma)

[MyHDL](https://github.com/myhdl/myhdl) - Python as a Hardware Description and Verification Language

[clash-lang](https://github.com/clash-lang/clash-compiler) - A Hardware Description Language written and inspired by Haskell

A much more detailed and specific list for hardware description languages can be found at [drom/awesome-hdl](https://github.com/drom/awesome-hdl).

### Wave Viewers

[gtkwave](http://gtkwave.sourceforge.net/) - GTK based waveform viewer

[wavedrom](https://github.com/wavedrom/wavedrom) - Timing Diagrams in Java Script

### Simulation

[iverilog](https://github.com/steveicarus/iverilog) - Icarus Verilog Simulator

[ghdl](https://github.com/ghdl/ghdl) - VHDL Simulator

### Synthesis

[yosys](https://github.com/YosysHQ/yosys) - Synthesis Flow

### Timing Analysis

[OpenSTA](https://github.com/abk-openroad/OpenSTA) - static timing analysis

[OpenTimer](https://github.com/OpenTimer/OpenTimer) - timing analysis tool for vlsi systems
### Verification

[SymbiYosys](https://github.com/YosysHQ/SymbiYosys) - formal verification flow and tool

## Full Custom Design

[gdspy](https://github.com/heitzmann/gdspy) - manipulating GDSII files in Python

[layoutSVG](https://github.com/jlj-ee/layoutSVG) - creating SVGs from Cadence Virtuoso Layouts

[SKILL_Tools](https://github.com/MatthewLoveQUB/SKILL_Tools) - Skill++ Tools including a test framework

[oaFileParser](https://github.com/EDDRSoftware/oaFileParser) - oaFile Parser

[scikit-rf](https://github.com/scikit-rf/scikit-rf) - RF and Microwave Design in scikit

[lcapy](https://github.com/mph-/lcapy) - Lcapy is a Python package for linear circuit analysis. It uses SymPy for symbolic mathematics.


### Layout Generation/ Manipulation

[BAG_framework](https://github.com/ucb-art/BAG_framework) - Berkeley Analog Generator

[OpenRAM](https://github.com/VLSIDA/OpenRAM) - open-source SRAM Compiler

[klayout](https://github.com/KLayout/klayout) - scriptable Layout Viewer and Editor

### Simulation

[ngspice](http://ngspice.sourceforge.net/index.html) - Spice Simulator

[pyspice](https://github.com/FabriceSalvaire/PySpice) - Simulating Circuits with Python

### Mixed Signal Design 

[mixedsim](https://github.com/Isotel/mixedsim) - A mixed signal simulation approach using ngspice and yosys providing a library mapping to spice

## Documentation

[SchemDraw](https://cdelker.bitbucket.io/SchemDraw/SchemDraw.html) - producing circuit diagrams with python

