module RegFile(input [4:0]RA1, RA2, WA, 
					input WE, clk, rst,
					input WD, 
					output [31:0] RD1, RD2); 
// Register File
// Contain 32 Register 32 bit 
// Ref: Digital design & Computer Architecture p.406 

reg [31:0]Registers[31:0];
// Read and write in posedge clk 
always@(posedge clk)
	if(WE) Registers[WA] <= WD; 
assign RD1 = (RD1!=0)? Registers[RA1]:0; //$0 = 0; 
assign RD2 = (RD2!=0)? Registers[RA2]:0; //$0 = 0; 
endmodule 