INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.ip_user_files/bd/video_mem/ip/video_mem_blk_mem_gen_0_0/sim/video_mem_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module video_mem_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.ip_user_files/bd/clock_unit/ip/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_unit_clk_wiz_0_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.ip_user_files/bd/clock_unit/ip/clock_unit_clk_wiz_0_0/clock_unit_clk_wiz_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_unit_clk_wiz_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/alumno/Documents/GitHub/digisist-master/Vivado2018/Girador/Girador.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
