bfin_write	,	F_10
parent	,	V_160
tx_dma	,	V_55
chip_select	,	V_153
spin_lock_init	,	F_85
prev	,	V_93
flush_dcache_range	,	F_52
local_irq_save	,	F_54
dma_width	,	V_87
set_dma_start_addr	,	F_49
msleep	,	F_92
platform_driver_unregister	,	F_121
chip_select_num	,	V_17
bfin_spi_cs_deactive	,	F_14
"IO read: cr is 0x%x\n"	,	L_25
"adding an msg in transfer() \n"	,	L_30
MIN_SPI_BAUD_VAL	,	V_9
dev	,	V_25
clear_dma_irqstat	,	F_39
len	,	V_95
START_STATE	,	V_125
time_before	,	F_40
tx_end	,	V_30
ctl	,	V_4
state	,	V_53
spi_unregister_master	,	F_113
spi_message	,	V_38
BIT_CTL_TIMOD_DMA_RX	,	V_112
cur_msg	,	V_40
bfin_spi_pump_transfers	,	F_44
dma_disable_irq_nosync	,	F_43
bfin_spi_u8_reader	,	F_23
bfin_spi_u8_duplex	,	F_24
peripheral_free_list	,	F_114
request_irq	,	F_72
EIO	,	V_92
chip_info	,	V_131
bfin_spi_dma_irq_handler	,	F_37
gpio_request	,	F_74
rx_dma	,	V_98
dmastat	,	V_70
buf2	,	V_68
rx_end	,	V_37
"problem registering spi master\n"	,	L_54
BIT_STAT_RBSY	,	V_79
"pump_transfers: flush failed\n"	,	L_13
destroy_workqueue	,	F_94
": Requesting Peripherals failed\n"	,	L_53
rdbr	,	V_28
full_duplex	,	V_90
loops_per_jiffy	,	V_11
GFP_KERNEL	,	V_135
SPI_CPOL	,	V_145
device	,	V_163
spi_master_get_devdata	,	F_65
EINPROGRESS	,	V_129
irq_requested	,	V_155
disable_irq	,	F_73
"can not alloc spi_master\n"	,	L_46
bfin_spi_cs_enable	,	F_16
trans	,	V_42
bfin_addr_dcacheable	,	F_50
peripheral_request	,	F_77
bfin_spi_flush	,	F_7
bfin_spi_dummy_read	,	F_21
"got a message to pump, state is set to: baud "	,	L_27
actual_length	,	V_63
"doing dma transfer\n"	,	L_18
rx	,	V_36
free_irq	,	F_112
controller_data	,	V_137
list_del_init	,	F_63
BUG	,	F_53
EBUSY	,	V_161
num_chipselect	,	V_173
WNR	,	V_111
tx_val	,	V_34
"doing DMA out.\n"	,	L_21
bfin_spi_suspend	,	F_115
flg	,	V_19
BIT_CTL_SZ	,	V_142
INIT_WORK	,	F_87
stat	,	V_12
chip	,	V_16
u8	,	V_32
BIT_CTL_TIMOD_DMA_TX	,	V_110
irq	,	V_58
regs	,	V_3
ENOENT	,	V_177
modalias	,	V_156
spi_device	,	V_126
cr	,	V_73
buf	,	V_62
BIT_STAT_CLR	,	V_14
jiffies	,	V_76
platform_device	,	V_162
tx_buf	,	V_96
"Cannot get IORESOURCE_MEM\n"	,	L_47
cr_width	,	V_86
tx	,	V_29
"IO duplex: cr is 0x%x\n"	,	L_23
BIT_STAT_SPIF	,	V_13
BIT_CTL_TIMOD	,	V_74
spistat	,	V_72
"doing IO transfer\n"	,	L_22
duplex	,	V_116
dev_dbg	,	F_19
dev_get_platdata	,	F_96
cs_gpio	,	V_21
INIT_LIST_HEAD	,	F_84
bfin_spi_enable	,	F_1
"tx_buf is %p, tx_end is %p\n"	,	L_14
DRV_VERSION	,	V_187
max_speed_hz	,	V_152
hz_to_spi_baud	,	F_5
loop	,	V_61
"write: write_TDBR\n"	,	L_5
dma_start_addr	,	V_104
"last read\n"	,	L_2
set_dma_callback	,	F_70
bfin_bfin_spi_transfer_ops_u16	,	V_101
platform_get_irq	,	F_102
drv_data	,	V_2
ret	,	V_133
res	,	V_168
disable_irq_nosync	,	F_35
bfin_spi_init_queue	,	F_83
spi_get_ctldata	,	F_62
ioremap	,	F_100
bfin_spi_master_data	,	V_1
master_info	,	V_143
spin_unlock_irqrestore	,	F_33
bfin_spi_u8_writer	,	F_22
BIT_STAT_RXS	,	V_33
ops	,	V_100
"gpio_request() error\n"	,	L_41
spi_baud	,	V_8
out_error_queue_alloc	,	V_184
cs_change	,	V_54
get_dma_curr_irqstat	,	F_38
platform_get_resource	,	F_99
IORESOURCE_DMA	,	V_182
dma_config	,	V_88
next	,	V_45
set_dma_x_count	,	F_46
work_struct	,	V_119
"duplex: write_TDBR\n"	,	L_3
"%s, Version %s, regs@%p, dma channel@%d\n"	,	L_55
iounmap	,	F_107
"transfer: all done!\n"	,	L_11
pin_error	,	V_157
BUG_ON	,	F_58
"rx_buf is %p, rx_end is %p\n"	,	L_15
"chip select number is %d\n"	,	L_44
tasklet_init	,	F_86
"Cannot map IO\n"	,	L_48
get_sclk	,	F_6
"problem initializing queue\n"	,	L_51
bfin_ctl_reg	,	V_132
timeout	,	V_69
SPI_BPW_MASK	,	F_98
dev_err	,	F_42
"setup spi chip %s, width is %d, dma is %d\n"	,	L_42
"No DMA channel specified\n"	,	L_49
"problem starting queue\n"	,	L_52
bfin_read	,	F_8
out_error_get_res	,	V_178
kzalloc	,	F_68
create_singlethread_workqueue	,	F_88
pin_req	,	V_169
"in dma_irq_handler dmastat:0x%x spistat:0x%x\n"	,	L_6
"Unable to register spi IRQ\n"	,	L_40
enable_dma	,	V_103
set_dma_config	,	F_48
bfin_spi_resume	,	F_117
previous	,	V_84
out_error_free_io	,	V_183
BIT_CTL_CPOL	,	V_146
bfin_spi_destroy_queue	,	F_93
start	,	V_179
"Unable to set dma callback\n"	,	L_38
bfin_spi_next_transfer	,	F_28
WDSIZE_16	,	V_105
idle_tx_val	,	V_35
message	,	V_82
speed_hz	,	V_6
spi_set_ctldata	,	F_76
tdbr	,	V_31
free_dma	,	F_80
list_entry	,	F_29
platform_info	,	V_165
set_dma_x_modify	,	F_47
WDSIZE_8	,	V_106
setup	,	V_175
bfin_write_or	,	F_2
bfin_spi_slave_data	,	V_15
bfin_spi_u16_reader	,	F_26
bfin_spi_u16_duplex	,	F_27
"restoring spi ctl state\n"	,	L_1
RUNNING_STATE	,	V_47
ENOMEM	,	V_136
bfin_spi_cs_disable	,	F_17
dev_get_drvdata	,	F_116
"transfer: we've hit an error\n"	,	L_10
BIT_CTL_ENABLE	,	V_5
list_empty	,	F_61
dev_info	,	F_106
MAX_CTRL_CS	,	V_18
bus_num	,	V_159
spi_master_put	,	F_108
BIT_CTL_TXMOD	,	V_114
u_long	,	T_3
HZ	,	V_77
DMA_ERR	,	V_78
spi_master	,	V_166
context	,	V_57
lock	,	V_50
SPI_CPHA	,	V_147
bfin_spi_setup	,	F_67
id	,	V_172
write	,	V_117
"problem starting queue (%d)\n"	,	L_56
baud	,	V_27
likely	,	F_12
dma_enable_irq	,	F_55
work	,	V_120
"dma receive: fifo/buffer overflow\n"	,	L_8
BIT_CTL_SENDOPT	,	V_113
spi_irq	,	V_65
"read: write_TDBR\n"	,	L_4
bfin_spi_stop_queue	,	F_91
dma_channel_active	,	F_111
"disable dma channel irq%d\n"	,	L_9
IRQ_HANDLED	,	V_67
"doing DMA in to %p (size %zx)\n"	,	L_20
bfin_spi_start_queue	,	F_90
BIT_STAT_TXS	,	V_75
ssel	,	V_158
bfin5xx_spi_chip	,	V_130
status	,	V_91
bfin_spi_cleanup	,	F_82
DMAFLOW_AUTO	,	V_107
DRV_DESC	,	V_186
flag	,	V_20
DI_EN	,	V_109
kfree	,	F_81
"ctl_reg is 0x%x, flag_reg is 0x%x\n"	,	L_43
flags	,	V_49
pump_transfers	,	V_66
BIT_CTL_EMISO	,	V_139
BIT_CTL_OPENDRAIN	,	V_138
list_add_tail	,	F_66
DRV_NAME	,	V_185
"BFIN_SPI"	,	L_39
bfin_spi_giveback	,	F_30
BIT_CTL_WORDSIZE	,	V_99
"now pumping a transfer: width is %d, len is %d\n"	,	L_17
local_irq_restore	,	F_56
mode_bits	,	V_170
transfers	,	V_46
bits_per_word	,	V_85
u16	,	T_1
"enable_dma is set, do not set pio_interrupt\n"	,	L_35
bfin_spi_cs_active	,	F_11
workqueue	,	V_51
"timeout waiting for SPIF\n"	,	L_7
"%d, flag 0x%x, ctl 0x%x\n"	,	L_28
bfin_spi_remove	,	F_109
gpio_set_value	,	F_13
ESHUTDOWN	,	V_128
gpio_direction_output	,	F_75
tranf_success	,	V_89
invalidate_dcache_range	,	F_51
BIT_CTL_PSSE	,	V_140
"IO write error!\n"	,	L_26
ctl_reg	,	V_26
DONE_STATE	,	V_48
"transfer: still running ...\n"	,	L_12
"peripheral_request() error\n"	,	L_45
delay_usecs	,	V_94
pio_interrupt	,	V_115
"IO write: cr is 0x%x\n"	,	L_24
EINVAL	,	V_134
cs_chg_udelay	,	V_22
enable_irq	,	F_57
BIT_CTL_MASTER	,	V_151
"Warning: SPI CPHA not set: Slave Select not under software control!\n"	,	L_33
flag_reg	,	V_189
"No spi pio irq specified\n"	,	L_50
__init	,	T_5
__exit	,	T_6
udelay	,	F_15
"cannot allocate chip data\n"	,	L_31
complete	,	V_56
ERROR_STATE	,	V_80
queue	,	V_121
msg	,	V_39
transfer_list	,	V_44
data	,	V_81
bfin_spi_pio_irq_handler	,	F_34
peripheral_request_list	,	F_103
disable_dma	,	F_45
mode	,	V_144
bfin_write_and	,	F_4
pdev	,	V_24
gpio_free	,	F_78
u32	,	T_2
bfin_spi_driver	,	V_190
limit	,	V_10
len_in_bytes	,	V_64
dma_channel	,	V_71
pump_messages	,	V_52
peripheral_free	,	F_79
cur_transfer	,	V_43
tasklet_schedule	,	F_36
read	,	V_118
out_error_ioremap	,	V_181
resource	,	V_167
spi_transfer	,	V_41
platform_driver_register	,	F_119
rx_buf	,	V_97
bfin_bfin_spi_transfer_ops_u8	,	V_102
"transfer: drv_data-&gt;ops is %p, chip-&gt;ops is %p, u8_ops is %p\n"	,	L_16
"doing autobuffer DMA out.\n"	,	L_19
spi	,	V_124
bfin_spi_probe	,	F_95
dma_disable_irq	,	F_71
bfin_spi_pump_messages	,	F_59
transfer	,	V_83
spin_lock_irqsave	,	F_31
cleanup	,	V_174
"See Documentation/blackfin/bfin-spi-notes.txt\n"	,	L_34
platform_set_drvdata	,	F_104
platform_get_drvdata	,	F_110
SPI_LSB_FIRST	,	V_149
ENXIO	,	V_180
ctrl_reg	,	V_188
bfin_spi_exit	,	F_120
running	,	V_122
spi_register_master	,	F_105
cur_chip	,	V_23
SSYNC	,	F_20
busy	,	V_123
RESTART	,	V_108
request_dma	,	F_69
IORESOURCE_MEM	,	V_176
bfin_spi_restore_state	,	F_18
BIT_CTL_GM	,	V_141
dev_name	,	F_89
irqreturn_t	,	T_4
"do not set bits in ctl_reg that the SPI framework manages\n"	,	L_32
dev_warn	,	F_41
BIT_CTL_LSBF	,	V_150
bfin5xx_spi_master	,	V_164
"Unable to request BlackFin SPI DMA channel\n"	,	L_37
bfin_spi_disable	,	F_3
bits_per_word_mask	,	V_171
dev_id	,	V_59
master	,	V_127
"the first transfer len is %d\n"	,	L_29
dma_requested	,	V_154
bfin_spi_u16_writer	,	F_25
resource_size	,	F_101
queue_work	,	F_32
container_of	,	F_60
bfin_spi_init	,	F_118
sclk	,	V_7
BIT_CTL_CPHA	,	V_148
bfin_spi_transfer	,	F_64
n_bytes	,	V_60
"BFIN_SPI_DMA"	,	L_36
cpu_relax	,	F_9
spi_alloc_master	,	F_97
