<h1 id="OBSOLETE-DELETEHW-SYMProposaltomodifysym_fifo_adapterandsym_fifo_rate_adapterforslowSRAMs-Parameters">Parameters</h1><p>Add parameters:</p><p style="margin-left: 30.0px;">sramClkInterface:</p><p style="margin-left: 30.0px;">A clk Interface into the SRAM block. Assumed to be in the same domain as the clkInterface and so synchronous.  Also assumed to be an integer multiple of clkInterface.</p><p style="margin-left: 30.0px;">sramRatio:</p><p style="margin-left: 30.0px;">The width ratio of the SRAM to the incoming data width. If data width coming in is 32 and the sramRatio os 2, then the data width of the SRAM is 64. This ratio should be equal to the (Frequency clkInterace)/(Frequency slowClkInterface). Parameter ignored if slowClkInterface '_SKIP_' is true.</p><h1 id="OBSOLETE-DELETEHW-SYMProposaltomodifysym_fifo_adapterandsym_fifo_rate_adapterforslowSRAMs-Assumptions">Assumptions</h1><p>When slowClkInteface and clkInterface are both active, clock interface signal edge_en is present.</p><p>A new block exists that is called sym_sync_adapter that synchronizes an ATP interface across two subdomain interfaces where one's frequency is a whole number multiple of the other.</p><p>The block that is presently sym_fifo_adapter becomes fifo_adapter.</p><p>The block that is presently sym_fifo_rate_adapter becomes fifo_rate_adapter.</p><p>The dw_adapters are configured with pipeForward = false, pipeBackward = true and default depths.</p><h1 id="OBSOLETE-DELETEHW-SYMProposaltomodifysym_fifo_adapterandsym_fifo_rate_adapterforslowSRAMs-BlockDiagram">Block Diagram</h1><p>Below is the block diagram showing when sramRatio is 2 or greater and below that when sramRatio is 1. </p><p><span class="confluence-embedded-file-wrapper"><img class="confluence-embedded-image" src="https://arterisip.atlassian.net/wiki/download/attachments/16159284/SlowSRAM_FIFO_adapter.svg?api=v2"></span></p><p><br/></p>