ModuleName ripple_carry_adder_4bit
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 39
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 72 ,X2: 176 ,Y2: 120
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 144 ,Y1: 96 ,X2: 144 ,Y2: 120
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 344 ,Y1: 72 ,X2: 344 ,Y2: 120
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 312 ,Y1: 96 ,X2: 312 ,Y2: 120
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 512 ,Y1: 72 ,X2: 512 ,Y2: 120
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 480 ,Y1: 96 ,X2: 480 ,Y2: 120
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 680 ,Y1: 72 ,X2: 680 ,Y2: 120
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 648 ,Y1: 96 ,X2: 648 ,Y2: 120
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 664 ,Y1: 216 ,X2: 664 ,Y2: 296
End
Branches
End
Wire Name: w6
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 496 ,Y1: 216 ,X2: 496 ,Y2: 296
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 328 ,Y1: 216 ,X2: 328 ,Y2: 296
End
Branches
End
Wire Name: w4
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 160 ,Y1: 216 ,X2: 160 ,Y2: 296
End
Branches
End
Wire Name: b19
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 120 ,Y1: 296 ,X2: 704 ,Y2: 296
End
Branches
Branch Left: 160 ,Top: 296
BranchStrList
3
End
Branch Left: 328 ,Top: 296
BranchStrList
2
End
Branch Left: 496 ,Top: 296
BranchStrList
1
End
Branch Left: 664 ,Top: 296
BranchStrList
0
End
End
Wire Name: b20
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 104 ,Y1: 72 ,X2: 712 ,Y2: 72
End
Branches
Branch Left: 176 ,Top: 72
BranchStrList
3
End
Branch Left: 344 ,Top: 72
BranchStrList
2
End
Branch Left: 512 ,Top: 72
BranchStrList
1
End
Branch Left: 680 ,Top: 72
BranchStrList
0
End
End
Wire Name: b21
LV: 3
RV: 0
Width: 4
Edges
Edge X1: 104 ,Y1: 96 ,X2: 712 ,Y2: 96
End
Branches
Branch Left: 144 ,Top: 96
BranchStrList
3
End
Branch Left: 312 ,Top: 96
BranchStrList
2
End
Branch Left: 480 ,Top: 96
BranchStrList
1
End
Branch Left: 648 ,Top: 96
BranchStrList
0
End
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 232 ,Y1: 168 ,X2: 256 ,Y2: 168
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 400 ,Y1: 168 ,X2: 424 ,Y2: 168
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 168 ,X2: 592 ,Y2: 168
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 736 ,Y1: 168 ,X2: 760 ,Y2: 168
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 72 ,Y1: 168 ,X2: 88 ,Y2: 168
End
Branches
End
End
Ports
Port Left: 72 Top: 168 ,Orientation: 2
Portname: Cout ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 104 Top: 72 ,Orientation: 0
Portname: A ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 104 Top: 96 ,Orientation: 0
Portname: B ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
3
,Width:
4
,RV:
0
Port Left: 760 Top: 168 ,Orientation: 2
Portname: Cin ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 704 Top: 296 ,Orientation: 0
Portname: S ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
3
,Width:
4
,RV:
0
End
Symbols
Symbol Left: 448 Top: 144
Name: s1
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 280 Top: 144
Name: s2
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 616 Top: 144
Name: s0
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
Symbol Left: 112 Top: 144
Name: s3
LibraryName: (NoLibraryName)
IpName: full_adder
SymbolParameters
End
End
Texts
End
Links
End
