{"version":3,"file":"mem_tests.sv.map","sources":["../../../../hippo_memory/src/mem_tests.veryl"],"names":["","`ifdef __veryl_test_hippomenes_veryl_test_mem__","module","hippo_memory_InstantiateMemory","#","(",")","input","logic","clk_i",",","rst_i","[","$clog2","4","]","address_i","we_i","32","data_i","output","data_o",";","hippo_memory___Memory__32","Depth","mem","endmodule","`ifndef SYNTHESIS\n    module test_mem;\n        logic clk;\n        logic rst;\n        logic[$clog2(4)-1:0] address;\n        logic we;\n        logic[31:0] data_i;\n        logic[31:0] data_o;        \n        hippo_memory___Memory__32 #(\n            .Depth(4),\n         //   .InitFile(\"test.mem\"),\n            .Writeable(1)\n        ) mem_dut(\n            .clk_i(clk),\n            .rst_i(rst),\n            .address_i(address),\n            .we_i(we),\n            .data_i(data_i),\n            .data_o(data_o)\n        );\n        initial begin\n            rst = 0;\n            clk = 0;\n            we = 0;\n            address = 0;\n            data_i = 0;\n            #15 rst = 1;\n        end\n        always #10 clk = ~clk;\n\n        initial begin\n            #40;\n            assert(data_o == 'hDEADBEEF);\n            #20; \n            $finish;\n        end\n    endmodule\n`endif"],"mappings":"AAAAA,AAAAC;;;;;;;;;;AAIIC,OAAOC,+BAAkBC,CAACC,CAACC,EAAED;IACdE,WAAOC,sBAAlBC,SAAkCC;IACvBH,WAAOC,sBAAlBG,SAAkCD;IACvBH,WAAOC,MAAKI,CAACC,MAAMR,CAACS,CAACR,KAACS,EAAjCC,SAAkCN;IACvBH,WAAOC,sBAAlBS,SAAkCP;IACvBH,WAAOC,MAAKI,CAACM,MAAEH,SAA1BI,SAAkCT;IACvBU,WAAOZ,MAAKI,CAACM,MAAEH,SAA1BM,SAAkCrB;AACtCM,CAAEgB;IACEtB,AAAUuB,0BAAanB,CAACC;SACpBmB,OAAKxB,AAAEc,EAACd;;IAEZM,EAHKmB,IAGHpB;SACEI,WAAAA,UAAWC;SACXC,WAAAA,UAAWD;SACXM,WAAAA,UAAWN;SACXO,WAAAA,UAAWP;SACXS,WAAAA,UAAWT;SACXW,WAAAA,UAAWrB;IACfM,CAACgB;AACLI;AACiBC"}