strict digraph "compose( ,  )" {
	node [label="\N"];
	"15:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7fb2e8eb5390>",
		clk_sens=True,
		fillcolor=gold,
		label="15:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['q', 'reset', 'slowena']"];
	"16:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7fb2e8eb5690>",
		fillcolor=turquoise,
		label="16:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"15:AL" -> "16:BL"	[cond="[]",
		lineno=None];
	"23:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2e8eaa250>",
		fillcolor=firebrick,
		label="23:NS
q[3] <= q[3] - 4'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2e8eaa250>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_15:AL"	[def_var="['q']",
		label="Leaf_15:AL"];
	"23:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"20:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7fb2e8b8ecd0>",
		fillcolor=linen,
		label="20:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"21:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb2e8be4210>",
		fillcolor=lightcyan,
		label="21:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "21:CA"	[cond="['slowena', 'q']",
		label="{ slowena, q[3] }",
		lineno=20];
	"22:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb2e8b8e550>",
		fillcolor=lightcyan,
		label="22:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "22:CA"	[cond="['slowena', 'q']",
		label="{ slowena, q[3] }",
		lineno=20];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7fb2e8be7ad0>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"20:CS" -> "23:CA"	[cond="['slowena', 'q']",
		label="{ slowena, q[3] }",
		lineno=20];
	"22:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb2e8bfd6d0>",
		fillcolor=springgreen,
		label="22:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"22:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2e8be7850>",
		fillcolor=firebrick,
		label="22:NS
q[3] <= q[3] + 4'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2e8be7850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"22:IF" -> "22:NS"	[cond="['q']",
		label="(q[3] < 5)",
		lineno=22];
	"0:ES"	[ast="<pyverilog.vparser.ast.EventStatement object at 0x7fb2e8be4ed0>",
		fillcolor=azure,
		label="0:ES",
		statements="[]",
		style=filled,
		typ=EventStatement];
	"21:CA" -> "0:ES"	[cond="[]",
		lineno=None];
	"23:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb2e8be7550>",
		fillcolor=springgreen,
		label="23:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"23:IF" -> "23:NS"	[cond="['q']",
		label="(q[3] > 1)",
		lineno=23];
	"17:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7fb2e8b96810>",
		fillcolor=springgreen,
		label="17:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:IF" -> "20:CS"	[cond="['reset']",
		label="!(reset)",
		lineno=17];
	"18:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2e8b96910>",
		fillcolor=firebrick,
		label="18:NS
q <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fb2e8b96910>]",
		style=filled,
		typ=NonblockingSubstitution];
	"17:IF" -> "18:NS"	[cond="['reset']",
		label=reset,
		lineno=17];
	"0:ES" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"Leaf_15:AL" -> "15:AL";
	"18:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"22:CA" -> "22:IF"	[cond="[]",
		lineno=None];
	"23:CA" -> "23:IF"	[cond="[]",
		lineno=None];
	"22:NS" -> "Leaf_15:AL"	[cond="[]",
		lineno=None];
	"16:BL" -> "17:IF"	[cond="[]",
		lineno=None];
}
