#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_000000000094adb0 .scope module, "tb_ren_conv_top_wrapper" "tb_ren_conv_top_wrapper" 2 11;
 .timescale 0 0;
P_0000000000976ad0 .param/l "COL_WIDTH" 0 2 14, +C4<00000000000000000000000000001000>;
P_0000000000976b08 .param/l "IMG_ADDR_WIDTH" 0 2 16, +C4<00000000000000000000000000000110>;
P_0000000000976b40 .param/l "IMG_BASE_ADDR" 0 2 86, C4<00110000000000000000000100000000>;
P_0000000000976b78 .param/l "KERN_BASE_ADDR" 0 2 87, C4<00110000000000000000001000000000>;
P_0000000000976bb0 .param/l "KERN_CNT_WIDTH" 0 2 15, +C4<00000000000000000000000000000011>;
P_0000000000976be8 .param/l "KERN_COL_WIDTH" 0 2 13, +C4<00000000000000000000000000000011>;
P_0000000000976c20 .param/l "NO_OF_INSTS" 0 2 12, +C4<00000000000000000000000000000100>;
P_0000000000976c58 .param/l "REG_BASE_ADDR" 0 2 85, C4<00110000000000000000000000000000>;
P_0000000000976c90 .param/l "RES_BASE_ADDR" 0 2 88, C4<00110000000000000000001100000000>;
P_0000000000976cc8 .param/l "RSLT_ADDR_WIDTH" 0 2 17, +C4<00000000000000000000000000000110>;
P_0000000000976d00 .param/l "VERBOSE" 0 2 89, +C4<00000000000000000000000000000010>;
v0000000001484cf0_0 .var "clk", 0 0;
v0000000001482b30_0 .var "cols", 7 0;
v0000000001484570_0 .var "en_max_pool", 0 0;
v0000000001483170_0 .var/i "i", 31 0;
v0000000001482bd0 .array "image", 31 0, 23 0;
v0000000001483670_0 .var/i "iter", 31 0;
v0000000001483710_0 .var "kern_addr_mode", 0 0;
v0000000001483990_0 .var "kern_cols", 2 0;
v0000000001484430 .array "kernels", 31 0, 23 0;
v00000000014844d0_0 .var "kerns", 2 0;
v0000000001483a30_0 .var "mask", 2 0;
v0000000001484610_0 .var "reset", 0 0;
v0000000001484070 .array "result", 31 0, 7 0;
v00000000014841b0_0 .var "result_cols", 7 0;
v00000000014846b0 .array "result_sim", 31 0, 7 0;
v00000000014847f0_0 .var "shift", 3 0;
v0000000001484890_0 .var "stride", 7 0;
v0000000001484a70_0 .var "wb_clk_i", 0 0;
v0000000001484bb0_0 .var "wb_rst_i", 0 0;
v0000000001482590_0 .net "wbs_ack_o", 0 0, L_00000000013cbae0;  1 drivers
v0000000001484ed0_0 .var "wbs_adr_i", 31 0;
v0000000001485470_0 .var "wbs_cyc_i", 0 0;
v0000000001484f70_0 .var "wbs_dat_i", 31 0;
v0000000001485290_0 .net "wbs_dat_o", 31 0, v0000000001483f30_0;  1 drivers
v0000000001485010_0 .var "wbs_sel_i", 3 0;
v0000000001484d90_0 .var "wbs_stb_i", 0 0;
v00000000014851f0_0 .var "wbs_we_i", 0 0;
E_00000000013ae310 .event edge, v0000000001484610_0;
E_00000000013adbd0 .event edge, v0000000001484cf0_0;
S_000000000094af40 .scope task, "calculate_results" "calculate_results" 2 269, 2 269 0, S_000000000094adb0;
 .timescale 0 0;
v00000000013d6ff0_0 .var/i "c", 31 0;
v00000000013d5d30 .array "conv_result", 31 0, 20 0;
v00000000013d79f0_0 .var/i "kc", 31 0;
v00000000013d7450_0 .var/i "ks", 31 0;
TD_tb_ren_conv_top_wrapper.calculate_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d7450_0, 0, 32;
T_0.0 ;
    %load/vec4 v00000000013d7450_0;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.1, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d6ff0_0, 0, 32;
T_0.2 ;
    %load/vec4 v00000000013d6ff0_0;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 21;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000000013d5d30, 4, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d79f0_0, 0, 32;
T_0.4 ;
    %load/vec4 v00000000013d79f0_0;
    %load/vec4 v0000000001483990_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.5, 5;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000013d5d30, 4;
    %load/vec4 v0000000001483a30_0;
    %parti/s 1, 0, 2;
    %pad/u 21;
    %load/vec4 v00000000013d6ff0_0;
    %pad/s 33;
    %load/vec4 v00000000013d79f0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001482bd0, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %load/vec4 v00000000013d7450_0;
    %pad/s 65;
    %pushi/vec4 4, 0, 65;
    %ix/getv 5, v0000000001483710_0;
    %shiftl 5;
    %mul;
    %load/vec4 v00000000013d79f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001484430, 4;
    %parti/s 8, 0, 2;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0000000001483a30_0;
    %parti/s 1, 1, 2;
    %pad/u 21;
    %load/vec4 v00000000013d6ff0_0;
    %pad/s 33;
    %load/vec4 v00000000013d79f0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001482bd0, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %load/vec4 v00000000013d7450_0;
    %pad/s 65;
    %pushi/vec4 4, 0, 65;
    %ix/getv 5, v0000000001483710_0;
    %shiftl 5;
    %mul;
    %load/vec4 v00000000013d79f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001484430, 4;
    %parti/s 8, 8, 5;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v0000000001483a30_0;
    %parti/s 1, 2, 3;
    %pad/u 21;
    %load/vec4 v00000000013d6ff0_0;
    %pad/s 33;
    %load/vec4 v00000000013d79f0_0;
    %pad/s 33;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001482bd0, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %load/vec4 v00000000013d7450_0;
    %pad/s 65;
    %pushi/vec4 4, 0, 65;
    %ix/getv 5, v0000000001483710_0;
    %shiftl 5;
    %mul;
    %load/vec4 v00000000013d79f0_0;
    %pad/s 65;
    %add;
    %ix/vec4/s 4;
    %load/vec4a v0000000001484430, 4;
    %parti/s 8, 16, 6;
    %pad/u 21;
    %mul;
    %mul;
    %add;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000000013d5d30, 4, 0;
    %load/vec4 v00000000013d79f0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d79f0_0, 0, 32;
    %jmp T_0.4;
T_0.5 ;
    %load/vec4 v00000000013d6ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d6ff0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %load/vec4 v00000000013d7450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d7450_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v0000000001484570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d7450_0, 0, 32;
T_0.8 ;
    %load/vec4 v00000000013d7450_0;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.9, 5;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d6ff0_0, 0, 32;
T_0.10 ;
    %load/vec4 v00000000013d6ff0_0;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.11, 5;
    %load/vec4 v00000000013d7450_0;
    %pad/u 42;
    %load/vec4 v0000000001482b30_0;
    %pad/u 42;
    %mul;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 42;
    %add;
    %addi 1, 0, 42;
    %ix/vec4 4;
    %load/vec4a v00000000013d5d30, 4;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000013d5d30, 4;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_0.12, 8;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000013d5d30, 4;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %load/vec4 v00000000013d7450_0;
    %pad/u 42;
    %load/vec4 v0000000001482b30_0;
    %pad/u 42;
    %mul;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 42;
    %add;
    %addi 1, 0, 42;
    %ix/vec4 4;
    %load/vec4a v00000000013d5d30, 4;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/u 8;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %pushi/vec4 2, 0, 41;
    %div;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %pushi/vec4 2, 0, 41;
    %div;
    %add;
    %ix/vec4 4;
    %store/vec4a v00000000014846b0, 4, 0;
    %load/vec4 v00000000013d7450_0;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %load/vec4 v00000000013d6ff0_0;
    %pushi/vec4 2, 0, 32;
    %div;
    %add;
    %load/vec4 v00000000013d7450_0;
    %pad/u 41;
    %load/vec4 v0000000001482b30_0;
    %pad/u 41;
    %mul;
    %pushi/vec4 2, 0, 41;
    %div;
    %load/vec4 v00000000013d6ff0_0;
    %pad/u 41;
    %pushi/vec4 2, 0, 41;
    %div;
    %add;
    %ix/vec4 4;
    %load/vec4a v00000000014846b0, 4;
    %vpi_call 2 299 "$display", "result_sim[%0d] = %0d", S<1,vec4,u32>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v00000000013d6ff0_0;
    %addi 2, 0, 32;
    %store/vec4 v00000000013d6ff0_0, 0, 32;
    %jmp T_0.10;
T_0.11 ;
    %load/vec4 v00000000013d7450_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d7450_0, 0, 32;
    %jmp T_0.8;
T_0.9 ;
    %jmp T_0.7;
T_0.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d6ff0_0, 0, 32;
T_0.14 ;
    %load/vec4 v00000000013d6ff0_0;
    %load/vec4 v00000000014841b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.15, 5;
    %ix/getv/s 4, v00000000013d6ff0_0;
    %load/vec4a v00000000013d5d30, 4;
    %pad/u 8;
    %ix/getv/s 4, v00000000013d6ff0_0;
    %store/vec4a v00000000014846b0, 4, 0;
    %vpi_call 2 306 "$display", "result_sim[%0d] = %0d", v00000000013d6ff0_0, &A<v00000000014846b0, v00000000013d6ff0_0 > {0 0 0};
    %load/vec4 v00000000013d6ff0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d6ff0_0, 0, 32;
    %jmp T_0.14;
T_0.15 ;
T_0.7 ;
    %end;
S_0000000000949570 .scope task, "compare_results" "compare_results" 2 240, 2 240 0, S_000000000094adb0;
 .timescale 0 0;
v00000000013d5dd0_0 .var/i "error_cnt", 31 0;
TD_tb_ren_conv_top_wrapper.compare_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d5dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_1.16 ;
    %load/vec4 v0000000001483170_0;
    %load/vec4 v00000000014841b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_1.17, 5;
    %ix/getv/s 4, v0000000001483170_0;
    %load/vec4a v0000000001484070, 4;
    %ix/getv/s 4, v0000000001483170_0;
    %load/vec4a v00000000014846b0, 4;
    %cmp/ne;
    %jmp/0xz  T_1.18, 6;
    %load/vec4 v00000000013d5dd0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d5dd0_0, 0, 32;
    %vpi_call 2 249 "$display", "MISMATCH: Actual = %d != Simulated = %d at index %d, ERROR_CNT %d", &A<v0000000001484070, v0000000001483170_0 >, &A<v00000000014846b0, v0000000001483170_0 >, v0000000001483170_0, v00000000013d5dd0_0 {0 0 0};
    %jmp T_1.19;
T_1.18 ;
    %vpi_call 2 253 "$display", "   MATCH: Actual = %d == Simulated = %d at index %d", &A<v0000000001484070, v0000000001483170_0 >, &A<v00000000014846b0, v0000000001483170_0 >, v0000000001483170_0 {0 0 0};
T_1.19 ;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_1.16;
T_1.17 ;
    %load/vec4 v00000000013d5dd0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_1.20, 4;
    %vpi_call 2 257 "$display", "STATUS: No errors found" {0 0 0};
T_1.20 ;
    %end;
S_0000000000949700 .scope task, "config_hw" "config_hw" 2 347, 2 347 0, S_000000000094adb0;
 .timescale 0 0;
v00000000013d6370_0 .var "cols_in", 7 0;
v00000000013d62d0_0 .var "en_max_pool_in", 0 0;
v00000000013d5f10_0 .var "inst_no", 7 0;
v00000000013d6410_0 .var "kern_addr_mode_in", 0 0;
v00000000013d6870_0 .var "kern_cols_in", 2 0;
v00000000013d7db0_0 .var "kerns_in", 2 0;
v00000000013d7a90_0 .var "mask_in", 2 0;
v00000000013d80d0_0 .var "result_cols_in", 7 0;
v00000000013d6a50_0 .var "shift_in", 3 0;
v00000000013d7b30_0 .var "stride_in", 7 0;
TD_tb_ren_conv_top_wrapper.config_hw ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v00000000013d5f10_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 4, 0, 32;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %load/vec4 v00000000013d6870_0;
    %pad/u 32;
    %load/vec4 v00000000013d6370_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013d7db0_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013d7b30_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v00000000013d5f10_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %addi 8, 0, 32;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %load/vec4 v00000000013d80d0_0;
    %pad/u 32;
    %load/vec4 v00000000013d6a50_0;
    %pad/u 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013d6410_0;
    %pad/u 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013d62d0_0;
    %pad/u 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v00000000013d7a90_0;
    %pad/u 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v00000000013d5f10_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %end;
S_0000000000945140 .scope task, "config_test" "config_test" 2 151, 2 151 0, S_000000000094adb0;
 .timescale 0 0;
v00000000013d64b0_0 .var "test_no", 31 0;
TD_tb_ren_conv_top_wrapper.config_test ;
    %load/vec4 v00000000013d64b0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.22, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000001483990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000001482b30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000014844d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000001484890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001483710_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000014847f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484570_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001483a30_0, 0, 3;
    %load/vec4 v0000000001484570_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.24, 8;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.25, 8;
T_3.24 ; End of true expr.
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.25, 8;
 ; End of false expr.
    %blend;
T_3.25;
    %pad/u 8;
    %store/vec4 v00000000014841b0_0, 0, 8;
    %jmp T_3.23;
T_3.22 ;
    %load/vec4 v00000000013d64b0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_3.26, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000001483990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000001482b30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000014844d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000001484890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001483710_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000014847f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484570_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001483a30_0, 0, 3;
    %load/vec4 v0000000001484570_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.28, 8;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.29, 8;
T_3.28 ; End of true expr.
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.29, 8;
 ; End of false expr.
    %blend;
T_3.29;
    %pad/u 8;
    %store/vec4 v00000000014841b0_0, 0, 8;
    %jmp T_3.27;
T_3.26 ;
    %load/vec4 v00000000013d64b0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_3.30, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000001483990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000001482b30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000014844d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000001484890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001483710_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000014847f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484570_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001483a30_0, 0, 3;
    %load/vec4 v0000000001484570_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.32, 8;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.33, 8;
T_3.32 ; End of true expr.
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.33, 8;
 ; End of false expr.
    %blend;
T_3.33;
    %pad/u 8;
    %store/vec4 v00000000014841b0_0, 0, 8;
    %jmp T_3.31;
T_3.30 ;
    %load/vec4 v00000000013d64b0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_3.34, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000001483990_0, 0, 3;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000000001482b30_0, 0, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000014844d0_0, 0, 3;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000000001484890_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001483710_0, 0, 1;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v00000000014847f0_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484570_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000000001483a30_0, 0, 3;
    %load/vec4 v0000000001484570_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.36, 8;
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %pushi/vec4 2, 0, 32;
    %div;
    %jmp/1 T_3.37, 8;
T_3.36 ; End of true expr.
    %load/vec4 v0000000001482b30_0;
    %pad/u 32;
    %load/vec4 v00000000014844d0_0;
    %pad/u 32;
    %mul;
    %jmp/0 T_3.37, 8;
 ; End of false expr.
    %blend;
T_3.37;
    %pad/u 8;
    %store/vec4 v00000000014841b0_0, 0, 8;
T_3.34 ;
T_3.31 ;
T_3.27 ;
T_3.23 ;
    %vpi_call 2 203 "$display", "-----------SIMLULATION PARAMS------------" {0 0 0};
    %vpi_call 2 204 "$display", "kern_cols        = %0d", v0000000001483990_0 {0 0 0};
    %vpi_call 2 205 "$display", "cols             = %0d", v0000000001482b30_0 {0 0 0};
    %vpi_call 2 206 "$display", "kerns            = %0d", v00000000014844d0_0 {0 0 0};
    %vpi_call 2 207 "$display", "stride           = %0d", v0000000001484890_0 {0 0 0};
    %vpi_call 2 208 "$display", "kern_addr_mode   = %0d", v0000000001483710_0 {0 0 0};
    %vpi_call 2 209 "$display", "shift            = %0d", v00000000014847f0_0 {0 0 0};
    %vpi_call 2 210 "$display", "en_max_pool      = %0d", v0000000001484570_0 {0 0 0};
    %vpi_call 2 211 "$display", "mask             = %0d", v0000000001483a30_0 {0 0 0};
    %vpi_call 2 212 "$display", "result_cols      = %0d", v00000000014841b0_0 {0 0 0};
    %vpi_call 2 213 "$display", "-----------------------------------------" {0 0 0};
    %end;
S_00000000009452d0 .scope task, "load_data" "load_data" 2 312, 2 312 0, S_000000000094adb0;
 .timescale 0 0;
TD_tb_ren_conv_top_wrapper.load_data ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_4.38 ;
    %load/vec4 v0000000001483170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.39, 5;
    %load/vec4 v0000000001483170_0;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001483170_0;
    %addi 2, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %pad/s 24;
    %ix/getv/s 4, v0000000001483170_0;
    %store/vec4a v0000000001482bd0, 4, 0;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_4.38;
T_4.39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_4.40 ;
    %load/vec4 v0000000001483170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.41, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000001483170_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000001483170_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 256, 0, 32;
    %add;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0000000001483170_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %add;
    %muli 65536, 0, 32;
    %add;
    %pad/u 24;
    %ix/getv/s 4, v0000000001483170_0;
    %store/vec4a v0000000001484430, 4, 0;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_4.40;
T_4.41 ;
    %end;
S_000000000093a460 .scope task, "poll_done" "poll_done" 2 217, 2 217 0, S_000000000094adb0;
 .timescale 0 0;
v00000000013d6f50_0 .var/i "cnt", 31 0;
v00000000013d6910_0 .var "data_", 31 0;
v00000000013d69b0_0 .var "inst_no", 7 0;
E_00000000013adc90 .event posedge, v0000000001484cf0_0;
TD_tb_ren_conv_top_wrapper.poll_done ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d6910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d6f50_0, 0, 32;
T_5.42 ;
    %load/vec4 v00000000013d6910_0;
    %parti/s 1, 0, 2;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_5.43, 8;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v00000000013d69b0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v0000000001482ef0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_000000000147cfc0;
    %join;
    %load/vec4 v0000000001483fd0_0;
    %store/vec4 v00000000013d6910_0, 0, 32;
    %load/vec4 v00000000013d6f50_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013d6f50_0, 0, 32;
    %load/vec4 v00000000013d6f50_0;
    %cmpi/s 100, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_5.44, 5;
    %vpi_call 2 232 "$display", "Stuck in polling for done... Finishing" {0 0 0};
    %vpi_call 2 233 "$finish" {0 0 0};
T_5.44 ;
    %pushi/vec4 10, 0, 32;
T_5.46 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.47, 5;
    %jmp/1 T_5.47, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000013adc90;
    %jmp T_5.46;
T_5.47 ;
    %pop/vec4 1;
    %jmp T_5.42;
T_5.43 ;
    %end;
S_000000000093a5f0 .scope task, "readback_results" "readback_results" 2 261, 2 261 0, S_000000000094adb0;
 .timescale 0 0;
v00000000013d7090_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.readback_results ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_6.48 ;
    %load/vec4 v0000000001483170_0;
    %load/vec4 v00000000014841b0_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_6.49, 5;
    %pushi/vec4 805307136, 0, 32;
    %load/vec4 v00000000013d7090_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001483170_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v0000000001482ef0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_read, S_000000000147cfc0;
    %join;
    %load/vec4 v0000000001483fd0_0;
    %pad/u 8;
    %ix/getv/s 4, v0000000001483170_0;
    %store/vec4a v0000000001484070, 4, 0;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_6.48;
T_6.49 ;
    %end;
S_00000000009274d0 .scope module, "ren_conv_top_wrapper_inst" "ren_conv_top_wrapper" 2 61, 3 12 0, S_000000000094adb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_0000000000927660 .param/l "COL_WIDTH" 0 3 16, +C4<00000000000000000000000000001000>;
P_0000000000927698 .param/l "IMG_ADDR_WIDTH" 0 3 18, +C4<00000000000000000000000000000110>;
P_00000000009276d0 .param/l "KERN_CNT_WIDTH" 0 3 17, +C4<00000000000000000000000000000011>;
P_0000000000927708 .param/l "KERN_COL_WIDTH" 0 3 15, +C4<00000000000000000000000000000011>;
P_0000000000927740 .param/l "NO_OF_INSTS" 0 3 14, +C4<00000000000000000000000000000100>;
P_0000000000927778 .param/l "RSLT_ADDR_WIDTH" 0 3 19, +C4<00000000000000000000000000000110>;
L_00000000013cd520 .functor OR 1, v0000000001453170_0, v000000000146afb0_0, C4<0>, C4<0>;
L_00000000013cc870 .functor OR 1, L_00000000013cd520, v0000000001476cf0_0, C4<0>, C4<0>;
L_00000000013cbae0 .functor OR 1, L_00000000013cc870, v00000000014821d0_0, C4<0>, C4<0>;
v0000000001483490_0 .net *"_s0", 0 0, L_00000000013cd520;  1 drivers
v0000000001483210_0 .net *"_s2", 0 0, L_00000000013cc870;  1 drivers
v0000000001483b70_0 .var "addr_r", 1 0;
v0000000001482c70_0 .net "wb_clk_i", 0 0, v0000000001484a70_0;  1 drivers
v0000000001482770_0 .net "wb_rst_i", 0 0, v0000000001484bb0_0;  1 drivers
v00000000014833f0_0 .net "wbs_ack_o", 0 0, L_00000000013cbae0;  alias, 1 drivers
v0000000001484750_0 .net "wbs_ack_out_0", 0 0, v0000000001453170_0;  1 drivers
v0000000001484390_0 .net "wbs_ack_out_1", 0 0, v000000000146afb0_0;  1 drivers
v00000000014828b0_0 .net "wbs_ack_out_2", 0 0, v0000000001476cf0_0;  1 drivers
v0000000001484250_0 .net "wbs_ack_out_3", 0 0, v00000000014821d0_0;  1 drivers
v0000000001484c50_0 .net "wbs_adr_i", 31 0, v0000000001484ed0_0;  1 drivers
v0000000001483df0_0 .net "wbs_cyc_i", 0 0, v0000000001485470_0;  1 drivers
v00000000014837b0_0 .net "wbs_dat_i", 31 0, v0000000001484f70_0;  1 drivers
v0000000001483f30_0 .var "wbs_dat_o", 31 0;
v0000000001483d50_0 .net "wbs_dat_out_0", 31 0, L_00000000013cc020;  1 drivers
v0000000001482d10_0 .net "wbs_dat_out_1", 31 0, L_00000000013cc640;  1 drivers
v0000000001483850_0 .net "wbs_dat_out_2", 31 0, L_00000000013cd750;  1 drivers
v00000000014832b0_0 .net "wbs_dat_out_3", 31 0, L_000000000136e5f0;  1 drivers
v0000000001482a90_0 .net "wbs_sel_i", 3 0, v0000000001485010_0;  1 drivers
v00000000014838f0_0 .net "wbs_stb_i", 0 0, v0000000001484d90_0;  1 drivers
v0000000001482810_0 .net "wbs_we_i", 0 0, v00000000014851f0_0;  1 drivers
E_00000000013ae010/0 .event edge, v0000000001483b70_0, v0000000001453c10_0, v000000000146a470_0, v0000000001475850_0;
E_00000000013ae010/1 .event edge, v0000000001483350_0;
E_00000000013ae010 .event/or E_00000000013ae010/0, E_00000000013ae010/1;
E_00000000013adc10 .event posedge, v0000000001452ef0_0;
S_000000000091d790 .scope module, "ren_conv_top_inst_0" "ren_conv_top" 3 76, 4 11 0, S_00000000009274d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_000000000091d920 .param/l "COL_WIDTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_000000000091d958 .param/l "IMG_ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000000110>;
P_000000000091d990 .param/l "KERN_CNT_WIDTH" 0 4 18, +C4<00000000000000000000000000000011>;
P_000000000091d9c8 .param/l "KERN_COL_WIDTH" 0 4 16, +C4<00000000000000000000000000000011>;
P_000000000091da00 .param/l "MY_ADDR" 0 4 13, C4<000000000000000000000000000110000>;
P_000000000091da38 .param/l "MY_ADDR_LSB" 0 4 15, +C4<00000000000000000000000000011000>;
P_000000000091da70 .param/l "MY_ADDR_MSB" 0 4 14, +C4<00000000000000000000000000100000>;
P_000000000091daa8 .param/l "RSLT_ADDR_WIDTH" 0 4 20, +C4<00000000000000000000000000000110>;
L_00000000013cca30 .functor BUFZ 1, v0000000001484a70_0, C4<0>, C4<0>, C4<0>;
L_00000000013ccb10 .functor BUFZ 1, v0000000001484bb0_0, C4<0>, C4<0>, C4<0>;
L_00000000013cc410 .functor AND 1, L_0000000001485150, v0000000001485470_0, C4<1>, C4<1>;
L_00000000013cbe60 .functor AND 1, L_00000000013cc410, v0000000001484d90_0, C4<1>, C4<1>;
L_00000000013cc020 .functor BUFZ 32, v00000000014529f0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000013cc250 .functor AND 1, L_00000000014ecb80, L_00000000013cbe60, C4<1>, C4<1>;
L_00000000013cbdf0 .functor AND 1, L_00000000013cc250, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cc2c0 .functor AND 1, L_00000000014eac40, L_00000000013cbe60, C4<1>, C4<1>;
L_00000000013cce20 .functor AND 1, L_00000000013cc2c0, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cd590 .functor AND 1, L_00000000014eb320, L_00000000013cbe60, C4<1>, C4<1>;
L_00000000013ccf00 .functor AND 1, L_00000000013cd590, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cc330 .functor AND 1, L_00000000014eace0, L_00000000013cbe60, C4<1>, C4<1>;
L_00000000013cc8e0 .functor AND 1, L_00000000013cc330, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cc3a0 .functor OR 1, L_00000000013ccb10, L_00000000014eb8c0, C4<0>, C4<0>;
L_00000000013cd440 .functor NOT 1, v000000000137cc40_0, C4<0>, C4<0>, C4<0>;
L_00000000013cc560 .functor AND 1, v00000000013a33c0_0, L_00000000013cd440, C4<1>, C4<1>;
L_00000000014900d0 .functor BUFT 1, C4<000000000000000000000000000110000>, C4<0>, C4<0>, C4<0>;
v0000000001450a10_0 .net/2u *"_s10", 32 0, L_00000000014900d0;  1 drivers
v0000000001450510_0 .net *"_s12", 0 0, L_0000000001485150;  1 drivers
v0000000001450790_0 .net *"_s14", 0 0, L_00000000013cc410;  1 drivers
v0000000001451cd0_0 .net *"_s23", 1 0, L_00000000014853d0;  1 drivers
v000000000144fed0_0 .net *"_s24", 31 0, L_0000000001484e30;  1 drivers
L_0000000001490118 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001451410_0 .net *"_s27", 29 0, L_0000000001490118;  1 drivers
L_0000000001490160 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014517d0_0 .net/2u *"_s28", 31 0, L_0000000001490160;  1 drivers
v00000000014506f0_0 .net *"_s30", 0 0, L_00000000014ecb80;  1 drivers
v0000000001452630_0 .net *"_s32", 0 0, L_00000000013cc250;  1 drivers
v0000000001450fb0_0 .net *"_s37", 1 0, L_00000000014eaa60;  1 drivers
v0000000001450830_0 .net *"_s38", 31 0, L_00000000014ebbe0;  1 drivers
L_00000000014901a8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014514b0_0 .net *"_s41", 29 0, L_00000000014901a8;  1 drivers
L_00000000014901f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001451550_0 .net/2u *"_s42", 31 0, L_00000000014901f0;  1 drivers
v00000000014515f0_0 .net *"_s44", 0 0, L_00000000014eac40;  1 drivers
v0000000001450c90_0 .net *"_s46", 0 0, L_00000000013cc2c0;  1 drivers
v000000000144ff70_0 .net *"_s5", 7 0, L_00000000014850b0;  1 drivers
v0000000001451690_0 .net *"_s51", 1 0, L_00000000014ebaa0;  1 drivers
v0000000001451910_0 .net *"_s52", 31 0, L_00000000014ebdc0;  1 drivers
L_0000000001490238 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001452270_0 .net *"_s55", 29 0, L_0000000001490238;  1 drivers
L_0000000001490280 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001451050_0 .net/2u *"_s56", 31 0, L_0000000001490280;  1 drivers
v00000000014508d0_0 .net *"_s58", 0 0, L_00000000014eb320;  1 drivers
v0000000001450970_0 .net *"_s6", 32 0, L_0000000001485330;  1 drivers
v0000000001450ab0_0 .net *"_s60", 0 0, L_00000000013cd590;  1 drivers
v00000000014519b0_0 .net *"_s65", 1 0, L_00000000014ecf40;  1 drivers
v0000000001450b50_0 .net *"_s66", 31 0, L_00000000014ec180;  1 drivers
L_00000000014902c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001451a50_0 .net *"_s69", 29 0, L_00000000014902c8;  1 drivers
L_0000000001490310 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000014500b0_0 .net/2u *"_s70", 31 0, L_0000000001490310;  1 drivers
v0000000001450bf0_0 .net *"_s72", 0 0, L_00000000014eace0;  1 drivers
v0000000001451c30_0 .net *"_s74", 0 0, L_00000000013cc330;  1 drivers
L_0000000001490088 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001451d70_0 .net *"_s9", 24 0, L_0000000001490088;  1 drivers
v0000000001451e10_0 .net *"_s94", 0 0, L_00000000013cd440;  1 drivers
v00000000014510f0_0 .net "accum_ovrflow", 0 0, v0000000001343160_0;  1 drivers
v00000000014512d0_0 .net "clk", 0 0, L_00000000013cca30;  1 drivers
v0000000001451eb0_0 .net "cols", 7 0, L_00000000014eb460;  1 drivers
v0000000001450150_0 .net "data_out_regs", 31 0, v00000000013d5e70_0;  1 drivers
v0000000001451f50_0 .net "data_out_result", 7 0, v0000000001450dd0_0;  1 drivers
v00000000014524f0_0 .net "done", 0 0, v000000000137cc40_0;  1 drivers
v0000000001451ff0_0 .net "en_max_pool", 0 0, L_00000000014eab00;  1 drivers
v00000000014521d0_0 .net "img_addr", 5 0, v000000000137b200_0;  1 drivers
v0000000001451190_0 .net "img_data", 23 0, v00000000013d8df0_0;  1 drivers
v0000000001451230_0 .net "kern_addr", 5 0, v000000000137e220_0;  1 drivers
v0000000001451370_0 .net "kern_addr_mode", 0 0, L_00000000014ecfe0;  1 drivers
v00000000014523b0_0 .net "kern_cols", 2 0, L_00000000014ecea0;  1 drivers
v0000000001453d50_0 .net "kern_data", 23 0, v00000000013d8850_0;  1 drivers
v0000000001452950_0 .net "kerns", 2 0, L_00000000014ecc20;  1 drivers
v0000000001453210_0 .net "mask", 2 0, L_00000000014ecd60;  1 drivers
v00000000014529f0_0 .var "rdata", 31 0;
v0000000001453170_0 .var "ready", 0 0;
v0000000001452770_0 .net "reset", 0 0, L_00000000013ccb10;  1 drivers
v0000000001453530_0 .net "result_addr", 5 0, v000000000137d460_0;  1 drivers
v0000000001453990_0 .net "result_cols", 7 0, L_00000000014ec4a0;  1 drivers
v00000000014533f0_0 .net "result_data", 7 0, v00000000013a3dc0_0;  1 drivers
v0000000001452810_0 .net "result_valid", 0 0, v00000000013a33c0_0;  1 drivers
v00000000014535d0_0 .net "shift", 3 0, L_00000000014eccc0;  1 drivers
v00000000014526d0_0 .net "soft_reset", 0 0, L_00000000014eb8c0;  1 drivers
v0000000001453030_0 .net "start", 0 0, L_00000000014ebd20;  1 drivers
v00000000014537b0_0 .net "stride", 7 0, L_00000000014ec220;  1 drivers
v0000000001453490_0 .net "valid", 0 0, L_00000000013cbe60;  1 drivers
v0000000001452ef0_0 .net "wb_clk_i", 0 0, v0000000001484a70_0;  alias, 1 drivers
v00000000014532b0_0 .net "wb_rst_i", 0 0, v0000000001484bb0_0;  alias, 1 drivers
v0000000001453710_0 .net "wbs_ack_o", 0 0, v0000000001453170_0;  alias, 1 drivers
v0000000001453670_0 .net "wbs_adr_i", 31 0, v0000000001484ed0_0;  alias, 1 drivers
v0000000001453850_0 .net "wbs_cyc_i", 0 0, v0000000001485470_0;  alias, 1 drivers
v0000000001453a30_0 .net "wbs_dat_i", 31 0, v0000000001484f70_0;  alias, 1 drivers
v0000000001453c10_0 .net "wbs_dat_o", 31 0, L_00000000013cc020;  alias, 1 drivers
v0000000001452d10_0 .net "wbs_sel_i", 3 0, v0000000001485010_0;  alias, 1 drivers
v0000000001452b30_0 .net "wbs_stb_i", 0 0, v0000000001484d90_0;  alias, 1 drivers
v0000000001452a90_0 .net "wbs_we_i", 0 0, v00000000014851f0_0;  alias, 1 drivers
v0000000001452c70_0 .net "we_img_ram", 0 0, L_00000000013cce20;  1 drivers
v0000000001452bd0_0 .net "we_kern_ram", 0 0, L_00000000013ccf00;  1 drivers
v00000000014538f0_0 .net "we_regs", 0 0, L_00000000013cbdf0;  1 drivers
v00000000014530d0_0 .net "we_res_ram", 0 0, L_00000000013cc8e0;  1 drivers
L_00000000014850b0 .part v0000000001484ed0_0, 24, 8;
L_0000000001485330 .concat [ 8 25 0 0], L_00000000014850b0, L_0000000001490088;
L_0000000001485150 .cmp/eq 33, L_0000000001485330, L_00000000014900d0;
L_00000000014853d0 .part v0000000001484ed0_0, 8, 2;
L_0000000001484e30 .concat [ 2 30 0 0], L_00000000014853d0, L_0000000001490118;
L_00000000014ecb80 .cmp/eq 32, L_0000000001484e30, L_0000000001490160;
L_00000000014eaa60 .part v0000000001484ed0_0, 8, 2;
L_00000000014ebbe0 .concat [ 2 30 0 0], L_00000000014eaa60, L_00000000014901a8;
L_00000000014eac40 .cmp/eq 32, L_00000000014ebbe0, L_00000000014901f0;
L_00000000014ebaa0 .part v0000000001484ed0_0, 8, 2;
L_00000000014ebdc0 .concat [ 2 30 0 0], L_00000000014ebaa0, L_0000000001490238;
L_00000000014eb320 .cmp/eq 32, L_00000000014ebdc0, L_0000000001490280;
L_00000000014ecf40 .part v0000000001484ed0_0, 8, 2;
L_00000000014ec180 .concat [ 2 30 0 0], L_00000000014ecf40, L_00000000014902c8;
L_00000000014eace0 .cmp/eq 32, L_00000000014ec180, L_0000000001490310;
L_00000000014eb960 .part v0000000001484ed0_0, 2, 2;
L_00000000014ec400 .part L_00000000014ec220, 0, 6;
L_00000000014ead80 .part L_00000000014ec4a0, 0, 6;
L_00000000014ed080 .part v0000000001484f70_0, 0, 24;
L_00000000014eca40 .part v0000000001484ed0_0, 2, 6;
L_00000000014eb640 .part v0000000001484f70_0, 0, 24;
L_00000000014eae20 .part v0000000001484ed0_0, 2, 6;
L_00000000014ebf00 .part v0000000001484ed0_0, 2, 6;
S_0000000000916180 .scope module, "cfg_regs_inst" "regs" 4 94, 5 12 0, S_000000000091d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_00000000013adcd0 .param/l "DWIDTH" 0 5 14, +C4<00000000000000000000000000100000>;
v00000000013d7e50_0 .net *"_s6", 29 0, L_00000000014eb140;  1 drivers
v00000000013d7ef0_0 .net "accum_ovrflow", 0 0, v0000000001343160_0;  alias, 1 drivers
v00000000013d6eb0_0 .net "addr", 1 0, L_00000000014eb960;  1 drivers
v00000000013d7130_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013d74f0_0 .net "cols", 7 0, L_00000000014eb460;  alias, 1 drivers
v00000000013d7590_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v00000000013d9570_0 .net "data_out", 31 0, v00000000013d5e70_0;  alias, 1 drivers
v00000000013d8b70_0 .net "done", 0 0, v000000000137cc40_0;  alias, 1 drivers
v00000000013d8e90_0 .net "en_max_pool", 0 0, L_00000000014eab00;  alias, 1 drivers
v00000000013d8a30_0 .net "kern_addr_mode", 0 0, L_00000000014ecfe0;  alias, 1 drivers
v00000000013d9070_0 .net "kern_cols", 2 0, L_00000000014ecea0;  alias, 1 drivers
v00000000013d87b0_0 .net "kerns", 2 0, L_00000000014ecc20;  alias, 1 drivers
v00000000013d8f30_0 .net "mask", 2 0, L_00000000014ecd60;  alias, 1 drivers
v00000000013d9610 .array "regs", 4 0;
v00000000013d9610_0 .net v00000000013d9610 0, 31 0, v00000000013d5bf0_0; 1 drivers
v00000000013d9610_1 .net v00000000013d9610 1, 31 0, v00000000013d6c30_0; 1 drivers
v00000000013d9610_2 .net v00000000013d9610 2, 31 0, v00000000013d5fb0_0; 1 drivers
v00000000013d9610_3 .net v00000000013d9610 3, 31 0, v00000000013d7c70_0; 1 drivers
o00000000013ff7e8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000013d9610_4 .net v00000000013d9610 4, 31 0, o00000000013ff7e8; 0 drivers
v00000000013d8fd0_0 .net "reset", 0 0, L_00000000013ccb10;  alias, 1 drivers
v00000000013d8490_0 .net "result_cols", 7 0, L_00000000014ec4a0;  alias, 1 drivers
v00000000013d8ad0_0 .net "shift", 3 0, L_00000000014eccc0;  alias, 1 drivers
v00000000013d9110_0 .net "soft_reset", 0 0, L_00000000014eb8c0;  alias, 1 drivers
v00000000013d91b0_0 .net "start", 0 0, L_00000000014ebd20;  alias, 1 drivers
v00000000013d8530_0 .net "stride", 7 0, L_00000000014ec220;  alias, 1 drivers
v00000000013d8c10_0 .net "wr_en", 0 0, L_00000000013cbdf0;  alias, 1 drivers
L_00000000014eb140 .part v00000000013d5bf0_0, 2, 30;
L_00000000014ebb40 .concat [ 1 1 30 0], v000000000137cc40_0, v0000000001343160_0, L_00000000014eb140;
L_00000000014ebd20 .part v00000000013d5bf0_0, 2, 1;
L_00000000014eb8c0 .part v00000000013d5bf0_0, 3, 1;
L_00000000014ecea0 .part v00000000013d6c30_0, 0, 3;
L_00000000014eb460 .part v00000000013d6c30_0, 8, 8;
L_00000000014ecc20 .part v00000000013d6c30_0, 16, 3;
L_00000000014ec220 .part v00000000013d6c30_0, 24, 8;
L_00000000014ec4a0 .part v00000000013d5fb0_0, 0, 8;
L_00000000014eccc0 .part v00000000013d5fb0_0, 8, 4;
L_00000000014ecfe0 .part v00000000013d5fb0_0, 16, 1;
L_00000000014eab00 .part v00000000013d5fb0_0, 17, 1;
L_00000000014ecd60 .part v00000000013d5fb0_0, 18, 3;
S_0000000000911530 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 51, 6 15 0, S_0000000000916180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_00000000013ae050 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v00000000013d6730_0 .net "addr", 1 0, L_00000000014eb960;  alias, 1 drivers
v00000000013d6af0_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013d5bf0_0 .var "ctrl0", 31 0;
v00000000013d6c30_0 .var "ctrl1", 31 0;
v00000000013d5fb0_0 .var "ctrl2", 31 0;
v00000000013d7c70_0 .var "ctrl3", 31 0;
v00000000013d6cd0_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v00000000013d5e70_0 .var "data_out", 31 0;
v00000000013d7d10_0 .net "reset", 0 0, L_00000000013ccb10;  alias, 1 drivers
v00000000013d82b0_0 .net "status0", 31 0, L_00000000014ebb40;  1 drivers
v00000000013d5c90_0 .net "status1", 31 0, v00000000013d6c30_0;  alias, 1 drivers
v00000000013d6050_0 .net "status2", 31 0, v00000000013d5fb0_0;  alias, 1 drivers
v00000000013d6d70_0 .net "status3", 31 0, v00000000013d7c70_0;  alias, 1 drivers
v00000000013d6e10_0 .net "wr_en", 0 0, L_00000000013cbdf0;  alias, 1 drivers
E_00000000013ae3d0/0 .event edge, v00000000013d6730_0, v00000000013d82b0_0, v00000000013d6c30_0, v00000000013d5fb0_0;
E_00000000013ae3d0/1 .event edge, v00000000013d7c70_0;
E_00000000013ae3d0 .event/or E_00000000013ae3d0/0, E_00000000013ae3d0/1;
E_00000000013ae590 .event posedge, v00000000013d6af0_0;
S_00000000009116c0 .scope module, "img_dffram" "dffram" 4 156, 7 1 0, S_000000000091d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4100 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c4138 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v00000000013d7bd0_0 .net "adr_r", 5 0, v000000000137b200_0;  alias, 1 drivers
v00000000013d9430_0 .net "adr_w", 5 0, L_00000000014eca40;  1 drivers
v00000000013d9250_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013d92f0_0 .net "dat_i", 23 0, L_00000000014ed080;  1 drivers
v00000000013d9a70_0 .var "dat_o", 23 0;
v00000000013d8df0_0 .var "dat_o2", 23 0;
v00000000013d8d50 .array "r", 63 0, 23 0;
v00000000013d96b0_0 .net "we", 0 0, L_00000000013cce20;  alias, 1 drivers
S_0000000000910420 .scope module, "kerns_dffram" "dffram" 4 172, 7 1 0, S_000000000091d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4400 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c4438 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v00000000013d85d0_0 .net "adr_r", 5 0, v000000000137e220_0;  alias, 1 drivers
v00000000013d8670_0 .net "adr_w", 5 0, L_00000000014eae20;  1 drivers
v00000000013d8cb0_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013d94d0_0 .net "dat_i", 23 0, L_00000000014eb640;  1 drivers
v00000000013d97f0_0 .var "dat_o", 23 0;
v00000000013d8850_0 .var "dat_o2", 23 0;
v00000000013d9750 .array "r", 63 0, 23 0;
v00000000013d9890_0 .net "we", 0 0, L_00000000013ccf00;  alias, 1 drivers
S_00000000009105b0 .scope module, "ren_conv_inst" "ren_conv" 4 126, 8 25 0, S_000000000091d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_000000000090b150 .param/l "COL_WIDTH" 0 8 28, +C4<00000000000000000000000000001000>;
P_000000000090b188 .param/l "IMG_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
P_000000000090b1c0 .param/l "IMG_DWIDTH" 0 8 33, +C4<00000000000000000000000000011000>;
P_000000000090b1f8 .param/l "KERN_CNT_WIDTH" 0 8 29, +C4<00000000000000000000000000000011>;
P_000000000090b230 .param/l "KERN_COL_WIDTH" 0 8 27, +C4<00000000000000000000000000000011>;
P_000000000090b268 .param/l "KERN_DWIDTH" 0 8 34, +C4<00000000000000000000000000011000>;
P_000000000090b2a0 .param/l "RESULT_DWIDTH" 0 8 35, +C4<00000000000000000000000000001000>;
P_000000000090b2d8 .param/l "RSLT_ADDR_WIDTH" 0 8 31, +C4<00000000000000000000000000000110>;
P_000000000090b310 .param/l "SHFT_WIDTH" 0 8 32, +C4<00000000000000000000000000000100>;
v0000000001356890_0 .net "accum_ovrflow", 0 0, v0000000001343160_0;  alias, 1 drivers
v0000000001356bb0_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v0000000001356ed0_0 .net "clr_col_cnt", 0 0, v00000000013d8990_0;  1 drivers
v0000000001356f70_0 .net "clr_k_col_cnt", 0 0, v000000000137c2e0_0;  1 drivers
v0000000000998c80_0 .net "cols", 7 0, L_00000000014eb460;  alias, 1 drivers
v0000000000999860_0 .net "done", 0 0, v000000000137cc40_0;  alias, 1 drivers
v00000000009999a0_0 .net "en_max_pool", 0 0, L_00000000014eab00;  alias, 1 drivers
v0000000000999cc0_0 .net "img_addr", 5 0, v000000000137b200_0;  alias, 1 drivers
v0000000000999d60_0 .net "img_data", 23 0, v00000000013d8df0_0;  alias, 1 drivers
v000000000099a3a0_0 .net "kern_addr", 5 0, v000000000137e220_0;  alias, 1 drivers
v0000000001451b90_0 .net "kern_addr_mode", 0 0, L_00000000014ecfe0;  alias, 1 drivers
v0000000001452590_0 .net "kern_cols", 2 0, L_00000000014ecea0;  alias, 1 drivers
v0000000001451730_0 .net "kern_data", 23 0, v00000000013d8850_0;  alias, 1 drivers
v0000000001452450_0 .net "kerns", 2 0, L_00000000014ecc20;  alias, 1 drivers
v0000000001451870_0 .net "mask", 2 0, L_00000000014ecd60;  alias, 1 drivers
v0000000001451af0_0 .net "reset", 0 0, L_00000000013cc3a0;  1 drivers
v0000000001450650_0 .net "result_addr", 5 0, v000000000137d460_0;  alias, 1 drivers
v0000000001450d30_0 .net "result_cols", 5 0, L_00000000014ead80;  1 drivers
v00000000014503d0_0 .net "result_data", 7 0, v00000000013a3dc0_0;  alias, 1 drivers
v0000000001452130_0 .net "result_valid", 0 0, v00000000013a33c0_0;  alias, 1 drivers
v0000000001450470_0 .net "shift", 3 0, L_00000000014eccc0;  alias, 1 drivers
v0000000001452310_0 .net "start", 0 0, L_00000000014ebd20;  alias, 1 drivers
v0000000001450290_0 .net "stride", 5 0, L_00000000014ec400;  1 drivers
S_00000000008fa6d0 .scope module, "agu_inst" "agu" 8 81, 9 24 0, S_00000000009105b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000138b160 .param/l "COL_WIDTH" 0 9 27, +C4<00000000000000000000000000001000>;
P_000000000138b198 .param/l "IMG_ADDR_WIDTH" 0 9 29, +C4<00000000000000000000000000000110>;
P_000000000138b1d0 .param/l "KERN_CNT_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_000000000138b208 .param/l "KERN_COL_WIDTH" 0 9 26, +C4<00000000000000000000000000000011>;
P_000000000138b240 .param/l "RSLT_ADDR_WIDTH" 0 9 30, +C4<00000000000000000000000000000110>;
v00000000013d88f0_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013d8990_0 .var "clr_col_cnt", 0 0;
v000000000137c560_0 .var "clr_img_addr", 0 0;
v000000000137d140_0 .var "clr_img_st", 0 0;
v000000000137c2e0_0 .var "clr_k_col_cnt", 0 0;
v000000000137b8e0_0 .var "clr_kerns_cnt", 0 0;
v000000000137bc00_0 .net "clr_kerns_cnt_d", 7 0, v00000000013d99d0_0;  1 drivers
v000000000137d1e0_0 .var "clr_result_addr", 0 0;
v000000000137bd40_0 .var "col_cnt", 7 0;
v000000000137c420_0 .net "cols", 7 0, L_00000000014eb460;  alias, 1 drivers
v000000000137cc40_0 .var "done", 0 0;
v000000000137cf60_0 .var "en_col_cnt", 0 0;
v000000000137ad00_0 .var "en_img_addr", 0 0;
v000000000137cce0_0 .var "en_img_st", 0 0;
v000000000137d280_0 .var "en_k_col_cnt", 0 0;
v000000000137ae40_0 .var "en_kerns_cnt", 0 0;
v000000000137b160_0 .net "en_result_addr", 0 0, v00000000013a33c0_0;  alias, 1 drivers
v000000000137b200_0 .var "img_addr", 5 0;
v000000000137e040_0 .var "img_st", 5 0;
v000000000137e0e0_0 .var "k_col_cnt", 2 0;
v000000000137e220_0 .var "kern_addr", 5 0;
v000000000137e360_0 .net "kern_addr_mode", 0 0, L_00000000014ecfe0;  alias, 1 drivers
v000000000137e400_0 .net "kern_cols", 2 0, L_00000000014ecea0;  alias, 1 drivers
v000000000137e900_0 .net "kerns", 2 0, L_00000000014ecc20;  alias, 1 drivers
v000000000137ea40_0 .var "kerns_cnt", 2 0;
v000000000137eae0_0 .net "reset", 0 0, L_00000000013cc3a0;  alias, 1 drivers
v000000000137d460_0 .var "result_addr", 5 0;
v000000000137d500_0 .net "result_cols", 5 0, L_00000000014ead80;  alias, 1 drivers
v00000000013a3fa0_0 .net "start", 0 0, L_00000000014ebd20;  alias, 1 drivers
v00000000013a3d20_0 .var "start_d", 0 0;
v00000000013a4220_0 .var "start_pedge", 0 0;
v00000000013a42c0_0 .net "stride", 5 0, L_00000000014ec400;  alias, 1 drivers
E_00000000013afd50 .event edge, v000000000137d460_0, v000000000137d500_0, v000000000137b160_0;
E_00000000013afb10 .event edge, v00000000013d91b0_0, v00000000013a3d20_0;
E_00000000013afb50 .event edge, v00000000013d8a30_0, v000000000137ea40_0, v000000000137e0e0_0;
E_00000000013b0190 .event edge, v00000000013d91b0_0;
E_00000000013af890 .event edge, v000000000137c2e0_0;
E_00000000013b0210 .event edge, v00000000013d8990_0;
E_00000000013afc10 .event edge, v000000000137ea40_0, v00000000013d87b0_0, v000000000137ae40_0;
E_00000000013aff10 .event edge, v000000000137bd40_0, v00000000013d74f0_0, v000000000137cf60_0;
E_00000000013b0050 .event edge, v000000000137e0e0_0, v00000000013d9070_0, v00000000013d91b0_0;
S_00000000008fa860 .scope module, "ser_shift_done" "serial_shift" 9 147, 10 1 0, S_00000000008fa6d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013b0650 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v00000000013d9930_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013d99d0_0 .var "par_out", 7 0;
v00000000013d83f0_0 .net "reset", 0 0, L_00000000013cc3a0;  alias, 1 drivers
v00000000013d8710_0 .net "ser_in", 0 0, v000000000137b8e0_0;  1 drivers
S_000000000144f680 .scope module, "datapath_inst" "datapath" 8 109, 11 1 0, S_00000000009105b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_000000000144eeb0 .param/l "CLR_DLY" 0 11 162, +C4<00000000000000000000000000000010>;
P_000000000144eee8 .param/l "CLR_DLY_WIDTH" 0 11 163, +C4<00000000000000000000000000000011>;
P_000000000144ef20 .param/l "DLY_WIDTH" 0 11 146, +C4<00000000000000000000000000010000>;
P_000000000144ef58 .param/l "IMG_DWIDTH" 0 11 3, +C4<00000000000000000000000000011000>;
P_000000000144ef90 .param/l "KERN_DWIDTH" 0 11 4, +C4<00000000000000000000000000011000>;
P_000000000144efc8 .param/l "RESULT_DWIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_000000000144f000 .param/l "SHFT_WIDTH" 0 11 6, +C4<00000000000000000000000000000100>;
L_00000000013cc4f0 .functor OR 1, L_00000000013cc3a0, L_00000000014ebc80, C4<0>, C4<0>;
L_00000000013ccfe0 .functor AND 1, v00000000013432a0_0, L_00000000014ec360, C4<1>, C4<1>;
v0000000001343c00_0 .net *"_s13", 0 0, L_00000000014ebc80;  1 drivers
v0000000001344560_0 .net *"_s17", 0 0, L_00000000014ec360;  1 drivers
v0000000001343160_0 .var "accum_ovrflow", 0 0;
v0000000001344740_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v0000000001343200_0 .net "clr_col_cnt", 0 0, v00000000013d8990_0;  alias, 1 drivers
v0000000001344060_0 .net "clr_col_cnt_d", 7 0, v00000000013a2b00_0;  1 drivers
v00000000013447e0_0 .net "clr_k_col_cnt", 0 0, v000000000137c2e0_0;  alias, 1 drivers
v0000000001342d00_0 .net "clr_k_col_cnt_d", 2 0, v0000000001343fc0_0;  1 drivers
v00000000013432a0_0 .var "clr_mult_accum", 0 0;
v0000000001363160_0 .net "en_max_pool", 0 0, L_00000000014eab00;  alias, 1 drivers
v0000000001363480_0 .net "img_data", 23 0, v00000000013d8df0_0;  alias, 1 drivers
v0000000001364060_0 .net "kern_data", 23 0, v00000000013d8850_0;  alias, 1 drivers
v0000000001362da0_0 .net "mask", 2 0, L_00000000014ecd60;  alias, 1 drivers
v0000000001364240_0 .var "mult_accum", 19 0;
v00000000013635c0_0 .var "mult_accum_mux", 20 0;
v0000000001363ac0_0 .var "mult_accum_r", 20 0;
v0000000001363d40_0 .net "mult_out0", 15 0, v00000000013a35a0_0;  1 drivers
v0000000001364420_0 .var "mult_out0_r", 15 0;
v0000000001363020_0 .net "mult_out1", 15 0, v00000000013a1700_0;  1 drivers
v00000000013646a0_0 .var "mult_out1_r", 15 0;
v0000000001362e40_0 .net "mult_out2", 15 0, v00000000013a2740_0;  1 drivers
v0000000001364740_0 .var "mult_out2_r", 15 0;
v0000000001363660_0 .net "reset", 0 0, L_00000000013cc3a0;  alias, 1 drivers
v00000000013647e0_0 .net "result_data", 7 0, v00000000013a3dc0_0;  alias, 1 drivers
v00000000013629e0_0 .net "result_valid", 0 0, v00000000013a33c0_0;  alias, 1 drivers
v00000000013630c0_0 .net "shift", 3 0, L_00000000014eccc0;  alias, 1 drivers
v0000000001355df0_0 .net "shift_out", 7 0, v0000000001343ca0_0;  1 drivers
v0000000001355e90_0 .net "start", 0 0, L_00000000014ebd20;  alias, 1 drivers
v00000000013566b0_0 .net "start_d", 15 0, v0000000001342f80_0;  1 drivers
E_00000000013aff90 .event edge, v0000000001343fc0_0, v0000000001342f80_0;
E_00000000013afc50 .event edge, v0000000001363ac0_0;
E_00000000013afb90 .event edge, v00000000013432a0_0, v0000000001363ac0_0;
L_00000000014eb0a0 .part v00000000013d8df0_0, 0, 8;
L_00000000014ece00 .part v00000000013d8850_0, 0, 8;
L_00000000014ec2c0 .part v00000000013d8df0_0, 8, 8;
L_00000000014eb5a0 .part v00000000013d8850_0, 8, 8;
L_00000000014ebe60 .part v00000000013d8df0_0, 16, 8;
L_00000000014eb000 .part v00000000013d8850_0, 16, 8;
L_00000000014ebc80 .part v00000000013a2b00_0, 3, 1;
L_00000000014ec360 .part v0000000001342f80_0, 2, 1;
S_000000000144f810 .scope module, "max_pool_inst" "max_pool" 11 135, 12 12 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_00000000013b0490 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v00000000013a4d60_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013a44a0_0 .net "data_in", 7 0, v0000000001343ca0_0;  alias, 1 drivers
v00000000013a3dc0_0 .var "data_out", 7 0;
v00000000013a4860_0 .var "data_r", 7 0;
v00000000013a4e00_0 .net "en_maxpool", 0 0, L_00000000014eab00;  alias, 1 drivers
v00000000013a4900_0 .var "max_pool_out", 7 0;
v00000000013a3e60_0 .var "max_pool_valid", 0 0;
v00000000013a3f00_0 .net "reset", 0 0, L_00000000013cc4f0;  1 drivers
v00000000013a49a0_0 .var "toggle", 0 0;
v00000000013a2380_0 .net "valid_in", 0 0, L_00000000013ccfe0;  1 drivers
v00000000013a33c0_0 .var "valid_out", 0 0;
E_00000000013af750 .event edge, v00000000013a49a0_0, v00000000013a2380_0;
E_00000000013afc90 .event edge, v00000000013a4860_0, v00000000013a44a0_0;
S_000000000144fb30 .scope module, "mult_inst0" "mult" 11 53, 13 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c3b80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c3bb8 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v00000000013a3500_0 .net/s "a", 7 0, L_00000000014eb0a0;  1 drivers
v00000000013a2c40_0 .net/s "b", 7 0, L_00000000014ece00;  1 drivers
v00000000013a35a0_0 .var/s "out", 15 0;
E_00000000013af710 .event edge, v00000000013a3500_0, v00000000013a2c40_0;
S_000000000144f1d0 .scope module, "mult_inst1" "mult" 11 65, 13 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c3f00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c3f38 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v00000000013a2a60_0 .net/s "a", 7 0, L_00000000014ec2c0;  1 drivers
v00000000013a3780_0 .net/s "b", 7 0, L_00000000014eb5a0;  1 drivers
v00000000013a1700_0 .var/s "out", 15 0;
E_00000000013afbd0 .event edge, v00000000013a2a60_0, v00000000013a3780_0;
S_000000000144f040 .scope module, "mult_inst2" "mult" 11 77, 13 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c3f80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c3fb8 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v00000000013a1d40_0 .net/s "a", 7 0, L_00000000014ebe60;  1 drivers
v00000000013a26a0_0 .net/s "b", 7 0, L_00000000014eb000;  1 drivers
v00000000013a2740_0 .var/s "out", 15 0;
E_00000000013b0590 .event edge, v00000000013a1d40_0, v00000000013a26a0_0;
S_000000000144f4f0 .scope module, "ser_shift_clr_col" "serial_shift" 11 186, 10 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013af810 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v00000000013a2920_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000013a2b00_0 .var "par_out", 7 0;
v0000000001342ee0_0 .net "reset", 0 0, L_00000000013cc3a0;  alias, 1 drivers
v0000000001343700_0 .net "ser_in", 0 0, v00000000013d8990_0;  alias, 1 drivers
S_000000000144f9a0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 170, 10 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_00000000013afd10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v00000000013438e0_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v0000000001343fc0_0 .var "par_out", 2 0;
v0000000001343840_0 .net "reset", 0 0, L_00000000013cc3a0;  alias, 1 drivers
v00000000013435c0_0 .net "ser_in", 0 0, v000000000137c2e0_0;  alias, 1 drivers
S_000000000144f360 .scope module, "ser_shift_start" "serial_shift" 11 153, 10 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_00000000013af950 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0000000001343b60_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v0000000001342f80_0 .var "par_out", 15 0;
v0000000001344240_0 .net "reset", 0 0, L_00000000013cc3a0;  alias, 1 drivers
v0000000001343980_0 .net "ser_in", 0 0, L_00000000014ebd20;  alias, 1 drivers
S_000000000144fcc0 .scope module, "shifter_inst" "shifter" 11 123, 14 1 0, S_000000000144f680;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0000000001318bd0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0000000001318c08 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0000000001318c40 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v00000000013433e0_0 .net "in", 19 0, v0000000001364240_0;  1 drivers
v0000000001343ca0_0 .var "out", 7 0;
v0000000001343e80_0 .net "shift", 3 0, L_00000000014eccc0;  alias, 1 drivers
E_00000000013afcd0 .event edge, v00000000013d8ad0_0, v00000000013433e0_0;
S_0000000001454b50 .scope module, "results_dffram" "dffram" 4 188, 7 1 0, S_000000000091d790;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c3900 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c3938 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0000000001452090_0 .net "adr_r", 5 0, L_00000000014ebf00;  1 drivers
v0000000001450330_0 .net "adr_w", 5 0, v000000000137d460_0;  alias, 1 drivers
v00000000014501f0_0 .net "clk", 0 0, L_00000000013cca30;  alias, 1 drivers
v00000000014505b0_0 .net "dat_i", 7 0, v00000000013a3dc0_0;  alias, 1 drivers
v0000000001450010_0 .var "dat_o", 7 0;
v0000000001450dd0_0 .var "dat_o2", 7 0;
v0000000001450f10 .array "r", 63 0, 7 0;
v0000000001450e70_0 .net "we", 0 0, L_00000000013cc560;  1 drivers
S_0000000001454830 .scope module, "ren_conv_top_inst_1" "ren_conv_top" 3 102, 4 11 0, S_00000000009274d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_00000000008f1a40 .param/l "COL_WIDTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_00000000008f1a78 .param/l "IMG_ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000000110>;
P_00000000008f1ab0 .param/l "KERN_CNT_WIDTH" 0 4 18, +C4<00000000000000000000000000000011>;
P_00000000008f1ae8 .param/l "KERN_COL_WIDTH" 0 4 16, +C4<00000000000000000000000000000011>;
P_00000000008f1b20 .param/l "MY_ADDR" 0 4 13, C4<000000000000000000000000000110001>;
P_00000000008f1b58 .param/l "MY_ADDR_LSB" 0 4 15, +C4<00000000000000000000000000011000>;
P_00000000008f1b90 .param/l "MY_ADDR_MSB" 0 4 14, +C4<00000000000000000000000000100000>;
P_00000000008f1bc8 .param/l "RSLT_ADDR_WIDTH" 0 4 20, +C4<00000000000000000000000000000110>;
L_00000000013cc5d0 .functor BUFZ 1, v0000000001484a70_0, C4<0>, C4<0>, C4<0>;
L_00000000013cbca0 .functor BUFZ 1, v0000000001484bb0_0, C4<0>, C4<0>, C4<0>;
L_00000000013cd0c0 .functor AND 1, L_00000000014ebfa0, v0000000001485470_0, C4<1>, C4<1>;
L_00000000013cd130 .functor AND 1, L_00000000013cd0c0, v0000000001484d90_0, C4<1>, C4<1>;
L_00000000013cc640 .functor BUFZ 32, v00000000014699d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000013cbd80 .functor AND 1, L_00000000014ea9c0, L_00000000013cd130, C4<1>, C4<1>;
L_00000000013cd4b0 .functor AND 1, L_00000000013cbd80, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cd600 .functor AND 1, L_00000000014ec540, L_00000000013cd130, C4<1>, C4<1>;
L_00000000013cd670 .functor AND 1, L_00000000013cd600, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cc790 .functor AND 1, L_00000000014ecae0, L_00000000013cd130, C4<1>, C4<1>;
L_00000000013cd1a0 .functor AND 1, L_00000000013cc790, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cbed0 .functor AND 1, L_00000000014ec860, L_00000000013cd130, C4<1>, C4<1>;
L_00000000013cd280 .functor AND 1, L_00000000013cbed0, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013cbfb0 .functor OR 1, L_00000000013cbca0, L_00000000014eb3c0, C4<0>, C4<0>;
L_00000000013cbb50 .functor NOT 1, v000000000145a8b0_0, C4<0>, C4<0>, C4<0>;
L_00000000013cc6b0 .functor AND 1, v000000000145bad0_0, L_00000000013cbb50, C4<1>, C4<1>;
L_00000000014903a0 .functor BUFT 1, C4<000000000000000000000000000110001>, C4<0>, C4<0>, C4<0>;
v00000000014577f0_0 .net/2u *"_s10", 32 0, L_00000000014903a0;  1 drivers
v0000000001457ed0_0 .net *"_s12", 0 0, L_00000000014ebfa0;  1 drivers
v00000000014583d0_0 .net *"_s14", 0 0, L_00000000013cd0c0;  1 drivers
v0000000001457930_0 .net *"_s23", 1 0, L_00000000014eaba0;  1 drivers
v00000000014565d0_0 .net *"_s24", 31 0, L_00000000014ec720;  1 drivers
L_00000000014903e8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001457110_0 .net *"_s27", 29 0, L_00000000014903e8;  1 drivers
L_0000000001490430 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001456c10_0 .net/2u *"_s28", 31 0, L_0000000001490430;  1 drivers
v00000000014571b0_0 .net *"_s30", 0 0, L_00000000014ea9c0;  1 drivers
v00000000014563f0_0 .net *"_s32", 0 0, L_00000000013cbd80;  1 drivers
v0000000001457a70_0 .net *"_s37", 1 0, L_00000000014eaec0;  1 drivers
v0000000001457b10_0 .net *"_s38", 31 0, L_00000000014eb1e0;  1 drivers
L_0000000001490478 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014581f0_0 .net *"_s41", 29 0, L_0000000001490478;  1 drivers
L_00000000014904c0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001457f70_0 .net/2u *"_s42", 31 0, L_00000000014904c0;  1 drivers
v0000000001458470_0 .net *"_s44", 0 0, L_00000000014ec540;  1 drivers
v0000000001458010_0 .net *"_s46", 0 0, L_00000000013cd600;  1 drivers
v0000000001458290_0 .net *"_s5", 7 0, L_00000000014eb6e0;  1 drivers
v00000000014580b0_0 .net *"_s51", 1 0, L_00000000014ec7c0;  1 drivers
v0000000001458150_0 .net *"_s52", 31 0, L_00000000014eb500;  1 drivers
L_0000000001490508 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014585b0_0 .net *"_s55", 29 0, L_0000000001490508;  1 drivers
L_0000000001490550 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001458330_0 .net/2u *"_s56", 31 0, L_0000000001490550;  1 drivers
v0000000001458510_0 .net *"_s58", 0 0, L_00000000014ecae0;  1 drivers
v0000000001458650_0 .net *"_s6", 32 0, L_00000000014ea920;  1 drivers
v00000000014586f0_0 .net *"_s60", 0 0, L_00000000013cc790;  1 drivers
v0000000001458790_0 .net *"_s65", 1 0, L_00000000014eb780;  1 drivers
v0000000001456030_0 .net *"_s66", 31 0, L_00000000014eb820;  1 drivers
L_0000000001490598 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001456170_0 .net *"_s69", 29 0, L_0000000001490598;  1 drivers
L_00000000014905e0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001456210_0 .net/2u *"_s70", 31 0, L_00000000014905e0;  1 drivers
v0000000001456490_0 .net *"_s72", 0 0, L_00000000014ec860;  1 drivers
v0000000001453ad0_0 .net *"_s74", 0 0, L_00000000013cbed0;  1 drivers
L_0000000001490358 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000146a010_0 .net *"_s9", 24 0, L_0000000001490358;  1 drivers
v0000000001468f30_0 .net *"_s94", 0 0, L_00000000013cbb50;  1 drivers
v0000000001468fd0_0 .net "accum_ovrflow", 0 0, v000000000145c110_0;  1 drivers
v0000000001469cf0_0 .net "clk", 0 0, L_00000000013cc5d0;  1 drivers
v00000000014696b0_0 .net "cols", 7 0, L_00000000014ec040;  1 drivers
v000000000146aa10_0 .net "data_out_regs", 31 0, v0000000001459870_0;  1 drivers
v000000000146a150_0 .net "data_out_result", 7 0, v0000000001457750_0;  1 drivers
v0000000001469c50_0 .net "done", 0 0, v000000000145a8b0_0;  1 drivers
v000000000146a510_0 .net "en_max_pool", 0 0, L_00000000014ee200;  1 drivers
v000000000146af10_0 .net "img_addr", 5 0, v000000000145bf30_0;  1 drivers
v0000000001469a70_0 .net "img_data", 23 0, v0000000001459e10_0;  1 drivers
v0000000001469250_0 .net "kern_addr", 5 0, v000000000145d6f0_0;  1 drivers
v000000000146add0_0 .net "kern_addr_mode", 0 0, L_00000000014ed6c0;  1 drivers
v000000000146a1f0_0 .net "kern_cols", 2 0, L_00000000014ec5e0;  1 drivers
v000000000146a290_0 .net "kern_data", 23 0, v000000000145ad10_0;  1 drivers
v00000000014688f0_0 .net "kerns", 2 0, L_00000000014ec0e0;  1 drivers
v0000000001469070_0 .net "mask", 2 0, L_00000000014ee660;  1 drivers
v00000000014699d0_0 .var "rdata", 31 0;
v000000000146afb0_0 .var "ready", 0 0;
v0000000001468d50_0 .net "reset", 0 0, L_00000000013cbca0;  1 drivers
v0000000001469d90_0 .net "result_addr", 5 0, v000000000145bdf0_0;  1 drivers
v0000000001468df0_0 .net "result_cols", 7 0, L_00000000014ec900;  1 drivers
v0000000001469b10_0 .net "result_data", 7 0, v000000000145c250_0;  1 drivers
v0000000001469110_0 .net "result_valid", 0 0, v000000000145bad0_0;  1 drivers
v00000000014692f0_0 .net "shift", 3 0, L_00000000014ec9a0;  1 drivers
v0000000001469bb0_0 .net "soft_reset", 0 0, L_00000000014eb3c0;  1 drivers
v0000000001469390_0 .net "start", 0 0, L_00000000014eb280;  1 drivers
v000000000146a0b0_0 .net "stride", 7 0, L_00000000014ec680;  1 drivers
v000000000146a330_0 .net "valid", 0 0, L_00000000013cd130;  1 drivers
v0000000001469570_0 .net "wb_clk_i", 0 0, v0000000001484a70_0;  alias, 1 drivers
v00000000014691b0_0 .net "wb_rst_i", 0 0, v0000000001484bb0_0;  alias, 1 drivers
v00000000014694d0_0 .net "wbs_ack_o", 0 0, v000000000146afb0_0;  alias, 1 drivers
v000000000146a3d0_0 .net "wbs_adr_i", 31 0, v0000000001484ed0_0;  alias, 1 drivers
v0000000001469430_0 .net "wbs_cyc_i", 0 0, v0000000001485470_0;  alias, 1 drivers
v0000000001469e30_0 .net "wbs_dat_i", 31 0, v0000000001484f70_0;  alias, 1 drivers
v000000000146a470_0 .net "wbs_dat_o", 31 0, L_00000000013cc640;  alias, 1 drivers
v000000000146a5b0_0 .net "wbs_sel_i", 3 0, v0000000001485010_0;  alias, 1 drivers
v000000000146a650_0 .net "wbs_stb_i", 0 0, v0000000001484d90_0;  alias, 1 drivers
v000000000146a830_0 .net "wbs_we_i", 0 0, v00000000014851f0_0;  alias, 1 drivers
v000000000146aab0_0 .net "we_img_ram", 0 0, L_00000000013cd670;  1 drivers
v000000000146ab50_0 .net "we_kern_ram", 0 0, L_00000000013cd1a0;  1 drivers
v0000000001468cb0_0 .net "we_regs", 0 0, L_00000000013cd4b0;  1 drivers
v0000000001468e90_0 .net "we_res_ram", 0 0, L_00000000013cd280;  1 drivers
L_00000000014eb6e0 .part v0000000001484ed0_0, 24, 8;
L_00000000014ea920 .concat [ 8 25 0 0], L_00000000014eb6e0, L_0000000001490358;
L_00000000014ebfa0 .cmp/eq 33, L_00000000014ea920, L_00000000014903a0;
L_00000000014eaba0 .part v0000000001484ed0_0, 8, 2;
L_00000000014ec720 .concat [ 2 30 0 0], L_00000000014eaba0, L_00000000014903e8;
L_00000000014ea9c0 .cmp/eq 32, L_00000000014ec720, L_0000000001490430;
L_00000000014eaec0 .part v0000000001484ed0_0, 8, 2;
L_00000000014eb1e0 .concat [ 2 30 0 0], L_00000000014eaec0, L_0000000001490478;
L_00000000014ec540 .cmp/eq 32, L_00000000014eb1e0, L_00000000014904c0;
L_00000000014ec7c0 .part v0000000001484ed0_0, 8, 2;
L_00000000014eb500 .concat [ 2 30 0 0], L_00000000014ec7c0, L_0000000001490508;
L_00000000014ecae0 .cmp/eq 32, L_00000000014eb500, L_0000000001490550;
L_00000000014eb780 .part v0000000001484ed0_0, 8, 2;
L_00000000014eb820 .concat [ 2 30 0 0], L_00000000014eb780, L_0000000001490598;
L_00000000014ec860 .cmp/eq 32, L_00000000014eb820, L_00000000014905e0;
L_00000000014ed800 .part v0000000001484ed0_0, 2, 2;
L_00000000014ed260 .part L_00000000014ec680, 0, 6;
L_00000000014edbc0 .part L_00000000014ec900, 0, 6;
L_00000000014ee480 .part v0000000001484f70_0, 0, 24;
L_00000000014ee8e0 .part v0000000001484ed0_0, 2, 6;
L_00000000014eeac0 .part v0000000001484f70_0, 0, 24;
L_00000000014ee0c0 .part v0000000001484ed0_0, 2, 6;
L_00000000014ee160 .part v0000000001484ed0_0, 2, 6;
S_00000000014549c0 .scope module, "cfg_regs_inst" "regs" 4 94, 5 12 0, S_0000000001454830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_00000000013b0010 .param/l "DWIDTH" 0 5 14, +C4<00000000000000000000000000100000>;
v000000000145abd0_0 .net *"_s6", 29 0, L_00000000014eba00;  1 drivers
v000000000145a1d0_0 .net "accum_ovrflow", 0 0, v000000000145c110_0;  alias, 1 drivers
v00000000014594b0_0 .net "addr", 1 0, L_00000000014ed800;  1 drivers
v000000000145a9f0_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145af90_0 .net "cols", 7 0, L_00000000014ec040;  alias, 1 drivers
v000000000145ac70_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v0000000001459690_0 .net "data_out", 31 0, v0000000001459870_0;  alias, 1 drivers
v0000000001459af0_0 .net "done", 0 0, v000000000145a8b0_0;  alias, 1 drivers
v000000000145a130_0 .net "en_max_pool", 0 0, L_00000000014ee200;  alias, 1 drivers
v0000000001459c30_0 .net "kern_addr_mode", 0 0, L_00000000014ed6c0;  alias, 1 drivers
v000000000145ab30_0 .net "kern_cols", 2 0, L_00000000014ec5e0;  alias, 1 drivers
v0000000001459a50_0 .net "kerns", 2 0, L_00000000014ec0e0;  alias, 1 drivers
v0000000001459b90_0 .net "mask", 2 0, L_00000000014ee660;  alias, 1 drivers
v0000000001459410 .array "regs", 4 0;
v0000000001459410_0 .net v0000000001459410 0, 31 0, v0000000001453cb0_0; 1 drivers
v0000000001459410_1 .net v0000000001459410 1, 31 0, v0000000001452f90_0; 1 drivers
v0000000001459410_2 .net v0000000001459410 2, 31 0, v00000000014528b0_0; 1 drivers
v0000000001459410_3 .net v0000000001459410 3, 31 0, v0000000001452db0_0; 1 drivers
o0000000001402d88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000000001459410_4 .net v0000000001459410 4, 31 0, o0000000001402d88; 0 drivers
v0000000001459cd0_0 .net "reset", 0 0, L_00000000013cbca0;  alias, 1 drivers
v000000000145aef0_0 .net "result_cols", 7 0, L_00000000014ec900;  alias, 1 drivers
v0000000001459550_0 .net "shift", 3 0, L_00000000014ec9a0;  alias, 1 drivers
v0000000001458bf0_0 .net "soft_reset", 0 0, L_00000000014eb3c0;  alias, 1 drivers
v0000000001459d70_0 .net "start", 0 0, L_00000000014eb280;  alias, 1 drivers
v0000000001458970_0 .net "stride", 7 0, L_00000000014ec680;  alias, 1 drivers
v0000000001459730_0 .net "wr_en", 0 0, L_00000000013cd4b0;  alias, 1 drivers
L_00000000014eba00 .part v0000000001453cb0_0, 2, 30;
L_00000000014eaf60 .concat [ 1 1 30 0], v000000000145a8b0_0, v000000000145c110_0, L_00000000014eba00;
L_00000000014eb280 .part v0000000001453cb0_0, 2, 1;
L_00000000014eb3c0 .part v0000000001453cb0_0, 3, 1;
L_00000000014ec5e0 .part v0000000001452f90_0, 0, 3;
L_00000000014ec040 .part v0000000001452f90_0, 8, 8;
L_00000000014ec0e0 .part v0000000001452f90_0, 16, 3;
L_00000000014ec680 .part v0000000001452f90_0, 24, 8;
L_00000000014ec900 .part v00000000014528b0_0, 0, 8;
L_00000000014ec9a0 .part v00000000014528b0_0, 8, 4;
L_00000000014ed6c0 .part v00000000014528b0_0, 16, 1;
L_00000000014ee200 .part v00000000014528b0_0, 17, 1;
L_00000000014ee660 .part v00000000014528b0_0, 18, 3;
S_0000000001454e70 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 51, 6 15 0, S_00000000014549c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_00000000013b0110 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0000000001453350_0 .net "addr", 1 0, L_00000000014ed800;  alias, 1 drivers
v0000000001453b70_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v0000000001453cb0_0 .var "ctrl0", 31 0;
v0000000001452f90_0 .var "ctrl1", 31 0;
v00000000014528b0_0 .var "ctrl2", 31 0;
v0000000001452db0_0 .var "ctrl3", 31 0;
v0000000001452e50_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v0000000001459870_0 .var "data_out", 31 0;
v00000000014592d0_0 .net "reset", 0 0, L_00000000013cbca0;  alias, 1 drivers
v0000000001459370_0 .net "status0", 31 0, L_00000000014eaf60;  1 drivers
v0000000001459230_0 .net "status1", 31 0, v0000000001452f90_0;  alias, 1 drivers
v00000000014595f0_0 .net "status2", 31 0, v00000000014528b0_0;  alias, 1 drivers
v00000000014588d0_0 .net "status3", 31 0, v0000000001452db0_0;  alias, 1 drivers
v0000000001459eb0_0 .net "wr_en", 0 0, L_00000000013cd4b0;  alias, 1 drivers
E_00000000013afa90/0 .event edge, v0000000001453350_0, v0000000001459370_0, v0000000001452f90_0, v00000000014528b0_0;
E_00000000013afa90/1 .event edge, v0000000001452db0_0;
E_00000000013afa90 .event/or E_00000000013afa90/0, E_00000000013afa90/1;
E_00000000013afd90 .event posedge, v0000000001453b70_0;
S_0000000001454ce0 .scope module, "img_dffram" "dffram" 4 156, 7 1 0, S_0000000001454830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4a00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c4a38 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0000000001459190_0 .net "adr_r", 5 0, v000000000145bf30_0;  alias, 1 drivers
v000000000145a810_0 .net "adr_w", 5 0, L_00000000014ee8e0;  1 drivers
v0000000001458d30_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v0000000001458a10_0 .net "dat_i", 23 0, L_00000000014ee480;  1 drivers
v000000000145a630_0 .var "dat_o", 23 0;
v0000000001459e10_0 .var "dat_o2", 23 0;
v0000000001458830 .array "r", 63 0, 23 0;
v000000000145a270_0 .net "we", 0 0, L_00000000013cd670;  alias, 1 drivers
S_0000000001455960 .scope module, "kerns_dffram" "dffram" 4 172, 7 1 0, S_0000000001454830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c3c00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c3c38 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v000000000145ae50_0 .net "adr_r", 5 0, v000000000145d6f0_0;  alias, 1 drivers
v0000000001458dd0_0 .net "adr_w", 5 0, L_00000000014ee0c0;  1 drivers
v0000000001458ab0_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145adb0_0 .net "dat_i", 23 0, L_00000000014eeac0;  1 drivers
v0000000001459f50_0 .var "dat_o", 23 0;
v000000000145ad10_0 .var "dat_o2", 23 0;
v0000000001459ff0 .array "r", 63 0, 23 0;
v0000000001458b50_0 .net "we", 0 0, L_00000000013cd1a0;  alias, 1 drivers
S_0000000001455640 .scope module, "ren_conv_inst" "ren_conv" 4 126, 8 25 0, S_0000000001454830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_00000000008f1c10 .param/l "COL_WIDTH" 0 8 28, +C4<00000000000000000000000000001000>;
P_00000000008f1c48 .param/l "IMG_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
P_00000000008f1c80 .param/l "IMG_DWIDTH" 0 8 33, +C4<00000000000000000000000000011000>;
P_00000000008f1cb8 .param/l "KERN_CNT_WIDTH" 0 8 29, +C4<00000000000000000000000000000011>;
P_00000000008f1cf0 .param/l "KERN_COL_WIDTH" 0 8 27, +C4<00000000000000000000000000000011>;
P_00000000008f1d28 .param/l "KERN_DWIDTH" 0 8 34, +C4<00000000000000000000000000011000>;
P_00000000008f1d60 .param/l "RESULT_DWIDTH" 0 8 35, +C4<00000000000000000000000000001000>;
P_00000000008f1d98 .param/l "RSLT_ADDR_WIDTH" 0 8 31, +C4<00000000000000000000000000000110>;
P_00000000008f1dd0 .param/l "SHFT_WIDTH" 0 8 32, +C4<00000000000000000000000000000100>;
v00000000014562b0_0 .net "accum_ovrflow", 0 0, v000000000145c110_0;  alias, 1 drivers
v0000000001457cf0_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v0000000001456e90_0 .net "clr_col_cnt", 0 0, v0000000001458c90_0;  1 drivers
v00000000014572f0_0 .net "clr_k_col_cnt", 0 0, v0000000001458e70_0;  1 drivers
v0000000001457390_0 .net "cols", 7 0, L_00000000014ec040;  alias, 1 drivers
v0000000001456cb0_0 .net "done", 0 0, v000000000145a8b0_0;  alias, 1 drivers
v0000000001456670_0 .net "en_max_pool", 0 0, L_00000000014ee200;  alias, 1 drivers
v0000000001457430_0 .net "img_addr", 5 0, v000000000145bf30_0;  alias, 1 drivers
v0000000001456d50_0 .net "img_data", 23 0, v0000000001459e10_0;  alias, 1 drivers
v0000000001456850_0 .net "kern_addr", 5 0, v000000000145d6f0_0;  alias, 1 drivers
v0000000001456710_0 .net "kern_addr_mode", 0 0, L_00000000014ed6c0;  alias, 1 drivers
v0000000001456350_0 .net "kern_cols", 2 0, L_00000000014ec5e0;  alias, 1 drivers
v00000000014567b0_0 .net "kern_data", 23 0, v000000000145ad10_0;  alias, 1 drivers
v0000000001456990_0 .net "kerns", 2 0, L_00000000014ec0e0;  alias, 1 drivers
v00000000014568f0_0 .net "mask", 2 0, L_00000000014ee660;  alias, 1 drivers
v0000000001456530_0 .net "reset", 0 0, L_00000000013cbfb0;  1 drivers
v0000000001456a30_0 .net "result_addr", 5 0, v000000000145bdf0_0;  alias, 1 drivers
v00000000014574d0_0 .net "result_cols", 5 0, L_00000000014edbc0;  1 drivers
v0000000001456df0_0 .net "result_data", 7 0, v000000000145c250_0;  alias, 1 drivers
v00000000014576b0_0 .net "result_valid", 0 0, v000000000145bad0_0;  alias, 1 drivers
v0000000001457570_0 .net "shift", 3 0, L_00000000014ec9a0;  alias, 1 drivers
v0000000001456f30_0 .net "start", 0 0, L_00000000014eb280;  alias, 1 drivers
v0000000001457610_0 .net "stride", 5 0, L_00000000014ed260;  1 drivers
S_00000000014546a0 .scope module, "agu_inst" "agu" 8 81, 9 24 0, S_0000000001455640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000138a080 .param/l "COL_WIDTH" 0 9 27, +C4<00000000000000000000000000001000>;
P_000000000138a0b8 .param/l "IMG_ADDR_WIDTH" 0 9 29, +C4<00000000000000000000000000000110>;
P_000000000138a0f0 .param/l "KERN_CNT_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_000000000138a128 .param/l "KERN_COL_WIDTH" 0 9 26, +C4<00000000000000000000000000000011>;
P_000000000138a160 .param/l "RSLT_ADDR_WIDTH" 0 9 30, +C4<00000000000000000000000000000110>;
v000000000145a310_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v0000000001458c90_0 .var "clr_col_cnt", 0 0;
v000000000145a4f0_0 .var "clr_img_addr", 0 0;
v0000000001459910_0 .var "clr_img_st", 0 0;
v0000000001458e70_0 .var "clr_k_col_cnt", 0 0;
v00000000014599b0_0 .var "clr_kerns_cnt", 0 0;
v000000000145a590_0 .net "clr_kerns_cnt_d", 7 0, v000000000145a090_0;  1 drivers
v000000000145a6d0_0 .var "clr_result_addr", 0 0;
v0000000001458f10_0 .var "col_cnt", 7 0;
v000000000145a770_0 .net "cols", 7 0, L_00000000014ec040;  alias, 1 drivers
v000000000145a8b0_0 .var "done", 0 0;
v000000000145a950_0 .var "en_col_cnt", 0 0;
v000000000145aa90_0 .var "en_img_addr", 0 0;
v0000000001458fb0_0 .var "en_img_st", 0 0;
v00000000014590f0_0 .var "en_k_col_cnt", 0 0;
v000000000145bc10_0 .var "en_kerns_cnt", 0 0;
v000000000145b210_0 .net "en_result_addr", 0 0, v000000000145bad0_0;  alias, 1 drivers
v000000000145bf30_0 .var "img_addr", 5 0;
v000000000145cbb0_0 .var "img_st", 5 0;
v000000000145ce30_0 .var "k_col_cnt", 2 0;
v000000000145d6f0_0 .var "kern_addr", 5 0;
v000000000145bfd0_0 .net "kern_addr_mode", 0 0, L_00000000014ed6c0;  alias, 1 drivers
v000000000145b5d0_0 .net "kern_cols", 2 0, L_00000000014ec5e0;  alias, 1 drivers
v000000000145b8f0_0 .net "kerns", 2 0, L_00000000014ec0e0;  alias, 1 drivers
v000000000145d150_0 .var "kerns_cnt", 2 0;
v000000000145b530_0 .net "reset", 0 0, L_00000000013cbfb0;  alias, 1 drivers
v000000000145bdf0_0 .var "result_addr", 5 0;
v000000000145c570_0 .net "result_cols", 5 0, L_00000000014edbc0;  alias, 1 drivers
v000000000145c890_0 .net "start", 0 0, L_00000000014eb280;  alias, 1 drivers
v000000000145b7b0_0 .var "start_d", 0 0;
v000000000145d1f0_0 .var "start_pedge", 0 0;
v000000000145c430_0 .net "stride", 5 0, L_00000000014ed260;  alias, 1 drivers
E_00000000013b0250 .event edge, v000000000145bdf0_0, v000000000145c570_0, v000000000145b210_0;
E_00000000013b00d0 .event edge, v0000000001459d70_0, v000000000145b7b0_0;
E_00000000013b0290 .event edge, v0000000001459c30_0, v000000000145d150_0, v000000000145ce30_0;
E_00000000013b0150 .event edge, v0000000001459d70_0;
E_00000000013afe10 .event edge, v0000000001458e70_0;
E_00000000013b04d0 .event edge, v0000000001458c90_0;
E_00000000013b0390 .event edge, v000000000145d150_0, v0000000001459a50_0, v000000000145bc10_0;
E_00000000013af910 .event edge, v0000000001458f10_0, v000000000145af90_0, v000000000145a950_0;
E_00000000013af8d0 .event edge, v000000000145ce30_0, v000000000145ab30_0, v0000000001459d70_0;
S_00000000014554b0 .scope module, "ser_shift_done" "serial_shift" 9 147, 10 1 0, S_00000000014546a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013afa10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v00000000014597d0_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145a090_0 .var "par_out", 7 0;
v000000000145a450_0 .net "reset", 0 0, L_00000000013cbfb0;  alias, 1 drivers
v0000000001459050_0 .net "ser_in", 0 0, v00000000014599b0_0;  1 drivers
S_0000000001453ed0 .scope module, "datapath_inst" "datapath" 8 109, 11 1 0, S_0000000001455640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_0000000001455190 .param/l "CLR_DLY" 0 11 162, +C4<00000000000000000000000000000010>;
P_00000000014551c8 .param/l "CLR_DLY_WIDTH" 0 11 163, +C4<00000000000000000000000000000011>;
P_0000000001455200 .param/l "DLY_WIDTH" 0 11 146, +C4<00000000000000000000000000010000>;
P_0000000001455238 .param/l "IMG_DWIDTH" 0 11 3, +C4<00000000000000000000000000011000>;
P_0000000001455270 .param/l "KERN_DWIDTH" 0 11 4, +C4<00000000000000000000000000011000>;
P_00000000014552a8 .param/l "RESULT_DWIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_00000000014552e0 .param/l "SHFT_WIDTH" 0 11 6, +C4<00000000000000000000000000000100>;
L_00000000013cd2f0 .functor OR 1, L_00000000013cbfb0, L_00000000014ee3e0, C4<0>, C4<0>;
L_00000000013cd360 .functor AND 1, v000000000145cf70_0, L_00000000014eea20, C4<1>, C4<1>;
v000000000145c070_0 .net *"_s13", 0 0, L_00000000014ee3e0;  1 drivers
v000000000145c750_0 .net *"_s17", 0 0, L_00000000014eea20;  1 drivers
v000000000145c110_0 .var "accum_ovrflow", 0 0;
v000000000145c930_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145ccf0_0 .net "clr_col_cnt", 0 0, v0000000001458c90_0;  alias, 1 drivers
v000000000145cd90_0 .net "clr_col_cnt_d", 7 0, v000000000145c390_0;  1 drivers
v000000000145d510_0 .net "clr_k_col_cnt", 0 0, v0000000001458e70_0;  alias, 1 drivers
v000000000145ced0_0 .net "clr_k_col_cnt_d", 2 0, v000000000145b490_0;  1 drivers
v000000000145cf70_0 .var "clr_mult_accum", 0 0;
v000000000145d010_0 .net "en_max_pool", 0 0, L_00000000014ee200;  alias, 1 drivers
v000000000145d0b0_0 .net "img_data", 23 0, v0000000001459e10_0;  alias, 1 drivers
v000000000145d650_0 .net "kern_data", 23 0, v000000000145ad10_0;  alias, 1 drivers
v000000000145dbf0_0 .net "mask", 2 0, L_00000000014ee660;  alias, 1 drivers
v000000000145dc90_0 .var "mult_accum", 19 0;
v000000000145d8d0_0 .var "mult_accum_mux", 20 0;
v000000000145d970_0 .var "mult_accum_r", 20 0;
v000000000145da10_0 .net "mult_out0", 15 0, v000000000145d3d0_0;  1 drivers
v000000000145dab0_0 .var "mult_out0_r", 15 0;
v000000000145db50_0 .net "mult_out1", 15 0, v000000000145b990_0;  1 drivers
v000000000145dd30_0 .var "mult_out1_r", 15 0;
v000000000145ddd0_0 .net "mult_out2", 15 0, v000000000145b0d0_0;  1 drivers
v000000000145de70_0 .var "mult_out2_r", 15 0;
v000000000145df10_0 .net "reset", 0 0, L_00000000013cbfb0;  alias, 1 drivers
v000000000145d830_0 .net "result_data", 7 0, v000000000145c250_0;  alias, 1 drivers
v0000000001457250_0 .net "result_valid", 0 0, v000000000145bad0_0;  alias, 1 drivers
v0000000001457d90_0 .net "shift", 3 0, L_00000000014ec9a0;  alias, 1 drivers
v00000000014579d0_0 .net "shift_out", 7 0, v000000000145bd50_0;  1 drivers
v0000000001457c50_0 .net "start", 0 0, L_00000000014eb280;  alias, 1 drivers
v00000000014560d0_0 .net "start_d", 15 0, v000000000145c6b0_0;  1 drivers
E_00000000013afad0 .event edge, v000000000145b490_0, v000000000145c6b0_0;
E_00000000013aff50 .event edge, v000000000145d970_0;
E_00000000013af690 .event edge, v000000000145cf70_0, v000000000145d970_0;
L_00000000014ee2a0 .part v0000000001459e10_0, 0, 8;
L_00000000014edf80 .part v000000000145ad10_0, 0, 8;
L_00000000014eef20 .part v0000000001459e10_0, 8, 8;
L_00000000014edb20 .part v000000000145ad10_0, 8, 8;
L_00000000014ef420 .part v0000000001459e10_0, 16, 8;
L_00000000014ee340 .part v000000000145ad10_0, 16, 8;
L_00000000014ee3e0 .part v000000000145c390_0, 3, 1;
L_00000000014eea20 .part v000000000145c6b0_0, 2, 1;
S_00000000014557d0 .scope module, "max_pool_inst" "max_pool" 11 135, 12 12 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_00000000013b02d0 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v000000000145d330_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145d5b0_0 .net "data_in", 7 0, v000000000145bd50_0;  alias, 1 drivers
v000000000145c250_0 .var "data_out", 7 0;
v000000000145c9d0_0 .var "data_r", 7 0;
v000000000145cc50_0 .net "en_maxpool", 0 0, L_00000000014ee200;  alias, 1 drivers
v000000000145c1b0_0 .var "max_pool_out", 7 0;
v000000000145d790_0 .var "max_pool_valid", 0 0;
v000000000145b670_0 .net "reset", 0 0, L_00000000013cd2f0;  1 drivers
v000000000145c2f0_0 .var "toggle", 0 0;
v000000000145b850_0 .net "valid_in", 0 0, L_00000000013cd360;  1 drivers
v000000000145bad0_0 .var "valid_out", 0 0;
E_00000000013b0310 .event edge, v000000000145c2f0_0, v000000000145b850_0;
E_00000000013b03d0 .event edge, v000000000145c9d0_0, v000000000145d5b0_0;
S_0000000001455000 .scope module, "mult_inst0" "mult" 11 53, 13 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4a80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4ab8 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v000000000145d290_0 .net/s "a", 7 0, L_00000000014ee2a0;  1 drivers
v000000000145b350_0 .net/s "b", 7 0, L_00000000014edf80;  1 drivers
v000000000145d3d0_0 .var/s "out", 15 0;
E_00000000013b0550 .event edge, v000000000145d290_0, v000000000145b350_0;
S_0000000001455320 .scope module, "mult_inst1" "mult" 11 65, 13 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4b00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4b38 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v000000000145c4d0_0 .net/s "a", 7 0, L_00000000014eef20;  1 drivers
v000000000145d470_0 .net/s "b", 7 0, L_00000000014edb20;  1 drivers
v000000000145b990_0 .var/s "out", 15 0;
E_00000000013b05d0 .event edge, v000000000145c4d0_0, v000000000145d470_0;
S_0000000001455af0 .scope module, "mult_inst2" "mult" 11 77, 13 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c3b00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c3b38 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v000000000145bb70_0 .net/s "a", 7 0, L_00000000014ef420;  1 drivers
v000000000145ca70_0 .net/s "b", 7 0, L_00000000014ee340;  1 drivers
v000000000145b0d0_0 .var/s "out", 15 0;
E_00000000013b1050 .event edge, v000000000145bb70_0, v000000000145ca70_0;
S_0000000001455c80 .scope module, "ser_shift_clr_col" "serial_shift" 11 186, 10 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013b1350 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v000000000145b2b0_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145c390_0 .var "par_out", 7 0;
v000000000145b3f0_0 .net "reset", 0 0, L_00000000013cbfb0;  alias, 1 drivers
v000000000145b170_0 .net "ser_in", 0 0, v0000000001458c90_0;  alias, 1 drivers
S_0000000001454060 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 170, 10 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_00000000013b0b90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v000000000145c7f0_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145b490_0 .var "par_out", 2 0;
v000000000145b710_0 .net "reset", 0 0, L_00000000013cbfb0;  alias, 1 drivers
v000000000145ba30_0 .net "ser_in", 0 0, v0000000001458e70_0;  alias, 1 drivers
S_00000000014541f0 .scope module, "ser_shift_start" "serial_shift" 11 153, 10 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_00000000013b0a90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v000000000145c610_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v000000000145c6b0_0 .var "par_out", 15 0;
v000000000145cb10_0 .net "reset", 0 0, L_00000000013cbfb0;  alias, 1 drivers
v000000000145b030_0 .net "ser_in", 0 0, L_00000000014eb280;  alias, 1 drivers
S_0000000001454380 .scope module, "shifter_inst" "shifter" 11 123, 14 1 0, S_0000000001453ed0;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_00000000013184f0 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0000000001318528 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0000000001318560 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v000000000145bcb0_0 .net "in", 19 0, v000000000145dc90_0;  1 drivers
v000000000145bd50_0 .var "out", 7 0;
v000000000145be90_0 .net "shift", 3 0, L_00000000014ec9a0;  alias, 1 drivers
E_00000000013b0d50 .event edge, v0000000001459550_0, v000000000145bcb0_0;
S_0000000001454510 .scope module, "results_dffram" "dffram" 4 188, 7 1 0, S_0000000001454830;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4580 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c45b8 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0000000001457e30_0 .net "adr_r", 5 0, L_00000000014ee160;  1 drivers
v0000000001456fd0_0 .net "adr_w", 5 0, v000000000145bdf0_0;  alias, 1 drivers
v0000000001456b70_0 .net "clk", 0 0, L_00000000013cc5d0;  alias, 1 drivers
v0000000001457890_0 .net "dat_i", 7 0, v000000000145c250_0;  alias, 1 drivers
v0000000001456ad0_0 .var "dat_o", 7 0;
v0000000001457750_0 .var "dat_o2", 7 0;
v0000000001457bb0 .array "r", 63 0, 7 0;
v0000000001457070_0 .net "we", 0 0, L_00000000013cc6b0;  1 drivers
S_000000000146e780 .scope module, "ren_conv_top_inst_2" "ren_conv_top" 3 128, 4 11 0, S_00000000009274d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_00000000008b2670 .param/l "COL_WIDTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_00000000008b26a8 .param/l "IMG_ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000000110>;
P_00000000008b26e0 .param/l "KERN_CNT_WIDTH" 0 4 18, +C4<00000000000000000000000000000011>;
P_00000000008b2718 .param/l "KERN_COL_WIDTH" 0 4 16, +C4<00000000000000000000000000000011>;
P_00000000008b2750 .param/l "MY_ADDR" 0 4 13, C4<000000000000000000000000000110010>;
P_00000000008b2788 .param/l "MY_ADDR_LSB" 0 4 15, +C4<00000000000000000000000000011000>;
P_00000000008b27c0 .param/l "MY_ADDR_MSB" 0 4 14, +C4<00000000000000000000000000100000>;
P_00000000008b27f8 .param/l "RSLT_ADDR_WIDTH" 0 4 20, +C4<00000000000000000000000000000110>;
L_00000000013cd9f0 .functor BUFZ 1, v0000000001484a70_0, C4<0>, C4<0>, C4<0>;
L_00000000013cd8a0 .functor BUFZ 1, v0000000001484bb0_0, C4<0>, C4<0>, C4<0>;
L_00000000013cd980 .functor AND 1, L_00000000014ed8a0, v0000000001485470_0, C4<1>, C4<1>;
L_00000000013cd6e0 .functor AND 1, L_00000000013cd980, v0000000001484d90_0, C4<1>, C4<1>;
L_00000000013cd750 .functor BUFZ 32, v00000000014757b0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000000013cd910 .functor AND 1, L_00000000014ed940, L_00000000013cd6e0, C4<1>, C4<1>;
L_00000000013cd830 .functor AND 1, L_00000000013cd910, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136da90 .functor AND 1, L_00000000014ef380, L_00000000013cd6e0, C4<1>, C4<1>;
L_000000000136dbe0 .functor AND 1, L_000000000136da90, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136def0 .functor AND 1, L_00000000014ed9e0, L_00000000013cd6e0, C4<1>, C4<1>;
L_000000000136d2b0 .functor AND 1, L_000000000136def0, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136dc50 .functor AND 1, L_00000000014edda0, L_00000000013cd6e0, C4<1>, C4<1>;
L_000000000136cd00 .functor AND 1, L_000000000136dc50, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136cd70 .functor OR 1, L_00000000013cd8a0, L_00000000014edc60, C4<0>, C4<0>;
L_000000000136d7f0 .functor NOT 1, v000000000146b690_0, C4<0>, C4<0>, C4<0>;
L_000000000136cde0 .functor AND 1, v0000000001466a50_0, L_000000000136d7f0, C4<1>, C4<1>;
L_0000000001490670 .functor BUFT 1, C4<000000000000000000000000000110010>, C4<0>, C4<0>, C4<0>;
v0000000001473190_0 .net/2u *"_s10", 32 0, L_0000000001490670;  1 drivers
v0000000001473910_0 .net *"_s12", 0 0, L_00000000014ed8a0;  1 drivers
v00000000014749f0_0 .net *"_s14", 0 0, L_00000000013cd980;  1 drivers
v00000000014739b0_0 .net *"_s23", 1 0, L_00000000014ed760;  1 drivers
v0000000001474130_0 .net *"_s24", 31 0, L_00000000014ee520;  1 drivers
L_00000000014906b8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001475210_0 .net *"_s27", 29 0, L_00000000014906b8;  1 drivers
L_0000000001490700 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001474db0_0 .net/2u *"_s28", 31 0, L_0000000001490700;  1 drivers
v00000000014734b0_0 .net *"_s30", 0 0, L_00000000014ed940;  1 drivers
v0000000001474810_0 .net *"_s32", 0 0, L_00000000013cd910;  1 drivers
v0000000001474ef0_0 .net *"_s37", 1 0, L_00000000014ee5c0;  1 drivers
v00000000014735f0_0 .net *"_s38", 31 0, L_00000000014ee700;  1 drivers
L_0000000001490748 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001473690_0 .net *"_s41", 29 0, L_0000000001490748;  1 drivers
L_0000000001490790 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001472d30_0 .net/2u *"_s42", 31 0, L_0000000001490790;  1 drivers
v00000000014748b0_0 .net *"_s44", 0 0, L_00000000014ef380;  1 drivers
v0000000001473730_0 .net *"_s46", 0 0, L_000000000136da90;  1 drivers
v0000000001473230_0 .net *"_s5", 7 0, L_00000000014edee0;  1 drivers
v0000000001474450_0 .net *"_s51", 1 0, L_00000000014eefc0;  1 drivers
v00000000014732d0_0 .net *"_s52", 31 0, L_00000000014ef7e0;  1 drivers
L_00000000014907d8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014737d0_0 .net *"_s55", 29 0, L_00000000014907d8;  1 drivers
L_0000000001490820 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000001473870_0 .net/2u *"_s56", 31 0, L_0000000001490820;  1 drivers
v0000000001474f90_0 .net *"_s58", 0 0, L_00000000014ed9e0;  1 drivers
v0000000001473a50_0 .net *"_s6", 32 0, L_00000000014ef4c0;  1 drivers
v0000000001473cd0_0 .net *"_s60", 0 0, L_000000000136def0;  1 drivers
v0000000001473d70_0 .net *"_s65", 1 0, L_00000000014eda80;  1 drivers
v0000000001474270_0 .net *"_s66", 31 0, L_00000000014ee7a0;  1 drivers
L_0000000001490868 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001473eb0_0 .net *"_s69", 29 0, L_0000000001490868;  1 drivers
L_00000000014908b0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001472c90_0 .net/2u *"_s70", 31 0, L_00000000014908b0;  1 drivers
v0000000001473e10_0 .net *"_s72", 0 0, L_00000000014edda0;  1 drivers
v0000000001475030_0 .net *"_s74", 0 0, L_000000000136dc50;  1 drivers
L_0000000001490628 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000014744f0_0 .net *"_s9", 24 0, L_0000000001490628;  1 drivers
v0000000001473ff0_0 .net *"_s94", 0 0, L_000000000136d7f0;  1 drivers
v00000000014752b0_0 .net "accum_ovrflow", 0 0, v0000000001466230_0;  1 drivers
v0000000001475350_0 .net "clk", 0 0, L_00000000013cd9f0;  1 drivers
v0000000001474090_0 .net "cols", 7 0, L_00000000014ed1c0;  1 drivers
v0000000001474590_0 .net "data_out_regs", 31 0, v00000000014697f0_0;  1 drivers
v0000000001474950_0 .net "data_out_result", 7 0, v0000000001473c30_0;  1 drivers
v0000000001474a90_0 .net "done", 0 0, v000000000146b690_0;  1 drivers
v0000000001474b30_0 .net "en_max_pool", 0 0, L_00000000014ee020;  1 drivers
v0000000001474c70_0 .net "img_addr", 5 0, v000000000146cd10_0;  1 drivers
v0000000001474d10_0 .net "img_data", 23 0, v000000000146bb90_0;  1 drivers
v00000000014750d0_0 .net "kern_addr", 5 0, v000000000146cf90_0;  1 drivers
v0000000001472bf0_0 .net "kern_addr_mode", 0 0, L_00000000014ee980;  1 drivers
v00000000014758f0_0 .net "kern_cols", 2 0, L_00000000014edd00;  1 drivers
v00000000014767f0_0 .net "kern_data", 23 0, v000000000146cc70_0;  1 drivers
v0000000001475990_0 .net "kerns", 2 0, L_00000000014ef560;  1 drivers
v0000000001477830_0 .net "mask", 2 0, L_00000000014eeb60;  1 drivers
v00000000014757b0_0 .var "rdata", 31 0;
v0000000001476cf0_0 .var "ready", 0 0;
v0000000001477510_0 .net "reset", 0 0, L_00000000013cd8a0;  1 drivers
v00000000014766b0_0 .net "result_addr", 5 0, v000000000146d350_0;  1 drivers
v0000000001475e90_0 .net "result_cols", 7 0, L_00000000014ede40;  1 drivers
v0000000001475670_0 .net "result_data", 7 0, v000000000146da30_0;  1 drivers
v0000000001476110_0 .net "result_valid", 0 0, v0000000001466a50_0;  1 drivers
v0000000001475d50_0 .net "shift", 3 0, L_00000000014ed620;  1 drivers
v00000000014771f0_0 .net "soft_reset", 0 0, L_00000000014edc60;  1 drivers
v0000000001475b70_0 .net "start", 0 0, L_00000000014ee840;  1 drivers
v0000000001476610_0 .net "stride", 7 0, L_00000000014ef240;  1 drivers
v0000000001476570_0 .net "valid", 0 0, L_00000000013cd6e0;  1 drivers
v0000000001476d90_0 .net "wb_clk_i", 0 0, v0000000001484a70_0;  alias, 1 drivers
v0000000001476930_0 .net "wb_rst_i", 0 0, v0000000001484bb0_0;  alias, 1 drivers
v0000000001475490_0 .net "wbs_ack_o", 0 0, v0000000001476cf0_0;  alias, 1 drivers
v0000000001476e30_0 .net "wbs_adr_i", 31 0, v0000000001484ed0_0;  alias, 1 drivers
v00000000014761b0_0 .net "wbs_cyc_i", 0 0, v0000000001485470_0;  alias, 1 drivers
v0000000001475df0_0 .net "wbs_dat_i", 31 0, v0000000001484f70_0;  alias, 1 drivers
v0000000001475850_0 .net "wbs_dat_o", 31 0, L_00000000013cd750;  alias, 1 drivers
v0000000001475a30_0 .net "wbs_sel_i", 3 0, v0000000001485010_0;  alias, 1 drivers
v0000000001475ad0_0 .net "wbs_stb_i", 0 0, v0000000001484d90_0;  alias, 1 drivers
v0000000001475530_0 .net "wbs_we_i", 0 0, v00000000014851f0_0;  alias, 1 drivers
v00000000014770b0_0 .net "we_img_ram", 0 0, L_000000000136dbe0;  1 drivers
v0000000001476890_0 .net "we_kern_ram", 0 0, L_000000000136d2b0;  1 drivers
v00000000014753f0_0 .net "we_regs", 0 0, L_00000000013cd830;  1 drivers
v0000000001476b10_0 .net "we_res_ram", 0 0, L_000000000136cd00;  1 drivers
L_00000000014edee0 .part v0000000001484ed0_0, 24, 8;
L_00000000014ef4c0 .concat [ 8 25 0 0], L_00000000014edee0, L_0000000001490628;
L_00000000014ed8a0 .cmp/eq 33, L_00000000014ef4c0, L_0000000001490670;
L_00000000014ed760 .part v0000000001484ed0_0, 8, 2;
L_00000000014ee520 .concat [ 2 30 0 0], L_00000000014ed760, L_00000000014906b8;
L_00000000014ed940 .cmp/eq 32, L_00000000014ee520, L_0000000001490700;
L_00000000014ee5c0 .part v0000000001484ed0_0, 8, 2;
L_00000000014ee700 .concat [ 2 30 0 0], L_00000000014ee5c0, L_0000000001490748;
L_00000000014ef380 .cmp/eq 32, L_00000000014ee700, L_0000000001490790;
L_00000000014eefc0 .part v0000000001484ed0_0, 8, 2;
L_00000000014ef7e0 .concat [ 2 30 0 0], L_00000000014eefc0, L_00000000014907d8;
L_00000000014ed9e0 .cmp/eq 32, L_00000000014ef7e0, L_0000000001490820;
L_00000000014eda80 .part v0000000001484ed0_0, 8, 2;
L_00000000014ee7a0 .concat [ 2 30 0 0], L_00000000014eda80, L_0000000001490868;
L_00000000014edda0 .cmp/eq 32, L_00000000014ee7a0, L_00000000014908b0;
L_00000000014eec00 .part v0000000001484ed0_0, 2, 2;
L_00000000014ef6a0 .part L_00000000014ef240, 0, 6;
L_00000000014ef740 .part L_00000000014ede40, 0, 6;
L_00000000014ef880 .part v0000000001484f70_0, 0, 24;
L_00000000014ed300 .part v0000000001484ed0_0, 2, 6;
L_00000000014ed3a0 .part v0000000001484f70_0, 0, 24;
L_00000000014ed120 .part v0000000001484ed0_0, 2, 6;
L_00000000014ed4e0 .part v0000000001484ed0_0, 2, 6;
S_000000000146fa40 .scope module, "cfg_regs_inst" "regs" 4 94, 5 12 0, S_000000000146e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_00000000013b0950 .param/l "DWIDTH" 0 5 14, +C4<00000000000000000000000000100000>;
v0000000001469ed0_0 .net *"_s6", 29 0, L_00000000014ef2e0;  1 drivers
v000000000146ac90_0 .net "accum_ovrflow", 0 0, v0000000001466230_0;  alias, 1 drivers
v000000000146ad30_0 .net "addr", 1 0, L_00000000014eec00;  1 drivers
v0000000001468a30_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v0000000001468b70_0 .net "cols", 7 0, L_00000000014ed1c0;  alias, 1 drivers
v0000000001468c10_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v000000000146b5f0_0 .net "data_out", 31 0, v00000000014697f0_0;  alias, 1 drivers
v000000000146c310_0 .net "done", 0 0, v000000000146b690_0;  alias, 1 drivers
v000000000146b7d0_0 .net "en_max_pool", 0 0, L_00000000014ee020;  alias, 1 drivers
v000000000146baf0_0 .net "kern_addr_mode", 0 0, L_00000000014ee980;  alias, 1 drivers
v000000000146bff0_0 .net "kern_cols", 2 0, L_00000000014edd00;  alias, 1 drivers
v000000000146beb0_0 .net "kerns", 2 0, L_00000000014ef560;  alias, 1 drivers
v000000000146c9f0_0 .net "mask", 2 0, L_00000000014eeb60;  alias, 1 drivers
v000000000146bcd0 .array "regs", 4 0;
v000000000146bcd0_0 .net v000000000146bcd0 0, 31 0, v000000000146a790_0; 1 drivers
v000000000146bcd0_1 .net v000000000146bcd0 1, 31 0, v0000000001469750_0; 1 drivers
v000000000146bcd0_2 .net v000000000146bcd0 2, 31 0, v000000000146a8d0_0; 1 drivers
v000000000146bcd0_3 .net v000000000146bcd0 3, 31 0, v0000000001469930_0; 1 drivers
o00000000014061d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000000000146bcd0_4 .net v000000000146bcd0 4, 31 0, o00000000014061d8; 0 drivers
v000000000146b730_0 .net "reset", 0 0, L_00000000013cd8a0;  alias, 1 drivers
v000000000146b0f0_0 .net "result_cols", 7 0, L_00000000014ede40;  alias, 1 drivers
v000000000146bf50_0 .net "shift", 3 0, L_00000000014ed620;  alias, 1 drivers
v000000000146ce50_0 .net "soft_reset", 0 0, L_00000000014edc60;  alias, 1 drivers
v000000000146b370_0 .net "start", 0 0, L_00000000014ee840;  alias, 1 drivers
v000000000146c450_0 .net "stride", 7 0, L_00000000014ef240;  alias, 1 drivers
v000000000146d710_0 .net "wr_en", 0 0, L_00000000013cd830;  alias, 1 drivers
L_00000000014ef2e0 .part v000000000146a790_0, 2, 30;
L_00000000014ed440 .concat [ 1 1 30 0], v000000000146b690_0, v0000000001466230_0, L_00000000014ef2e0;
L_00000000014ee840 .part v000000000146a790_0, 2, 1;
L_00000000014edc60 .part v000000000146a790_0, 3, 1;
L_00000000014edd00 .part v0000000001469750_0, 0, 3;
L_00000000014ed1c0 .part v0000000001469750_0, 8, 8;
L_00000000014ef560 .part v0000000001469750_0, 16, 3;
L_00000000014ef240 .part v0000000001469750_0, 24, 8;
L_00000000014ede40 .part v000000000146a8d0_0, 0, 8;
L_00000000014ed620 .part v000000000146a8d0_0, 8, 4;
L_00000000014ee980 .part v000000000146a8d0_0, 16, 1;
L_00000000014ee020 .part v000000000146a8d0_0, 17, 1;
L_00000000014eeb60 .part v000000000146a8d0_0, 18, 3;
S_000000000146f0e0 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 51, 6 15 0, S_000000000146fa40;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_00000000013b08d0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v000000000146a6f0_0 .net "addr", 1 0, L_00000000014eec00;  alias, 1 drivers
v0000000001468990_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v000000000146a790_0 .var "ctrl0", 31 0;
v0000000001469750_0 .var "ctrl1", 31 0;
v000000000146a8d0_0 .var "ctrl2", 31 0;
v0000000001469930_0 .var "ctrl3", 31 0;
v0000000001469610_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v00000000014697f0_0 .var "data_out", 31 0;
v000000000146a970_0 .net "reset", 0 0, L_00000000013cd8a0;  alias, 1 drivers
v0000000001469890_0 .net "status0", 31 0, L_00000000014ed440;  1 drivers
v000000000146abf0_0 .net "status1", 31 0, v0000000001469750_0;  alias, 1 drivers
v0000000001468850_0 .net "status2", 31 0, v000000000146a8d0_0;  alias, 1 drivers
v0000000001468ad0_0 .net "status3", 31 0, v0000000001469930_0;  alias, 1 drivers
v0000000001469f70_0 .net "wr_en", 0 0, L_00000000013cd830;  alias, 1 drivers
E_00000000013b1150/0 .event edge, v000000000146a6f0_0, v0000000001469890_0, v0000000001469750_0, v000000000146a8d0_0;
E_00000000013b1150/1 .event edge, v0000000001469930_0;
E_00000000013b1150 .event/or E_00000000013b1150/0, E_00000000013b1150/1;
E_00000000013b0690 .event posedge, v0000000001468990_0;
S_000000000146f400 .scope module, "img_dffram" "dffram" 4 156, 7 1 0, S_000000000146e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4000 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c4038 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v000000000146ae70_0 .net "adr_r", 5 0, v000000000146cd10_0;  alias, 1 drivers
v000000000146c810_0 .net "adr_w", 5 0, L_00000000014ed300;  1 drivers
v000000000146b9b0_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v000000000146ba50_0 .net "dat_i", 23 0, L_00000000014ef880;  1 drivers
v000000000146cef0_0 .var "dat_o", 23 0;
v000000000146bb90_0 .var "dat_o2", 23 0;
v000000000146c090 .array "r", 63 0, 23 0;
v000000000146d7b0_0 .net "we", 0 0, L_000000000136dbe0;  alias, 1 drivers
S_000000000146eaa0 .scope module, "kerns_dffram" "dffram" 4 172, 7 1 0, S_000000000146e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4180 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c41b8 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v000000000146c3b0_0 .net "adr_r", 5 0, v000000000146cf90_0;  alias, 1 drivers
v000000000146b2d0_0 .net "adr_w", 5 0, L_00000000014ed120;  1 drivers
v000000000146b410_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v000000000146d5d0_0 .net "dat_i", 23 0, L_00000000014ed3a0;  1 drivers
v000000000146c4f0_0 .var "dat_o", 23 0;
v000000000146cc70_0 .var "dat_o2", 23 0;
v000000000146b870 .array "r", 63 0, 23 0;
v000000000146c8b0_0 .net "we", 0 0, L_000000000136d2b0;  alias, 1 drivers
S_000000000146f720 .scope module, "ren_conv_inst" "ren_conv" 4 126, 8 25 0, S_000000000146e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_0000000001470420 .param/l "COL_WIDTH" 0 8 28, +C4<00000000000000000000000000001000>;
P_0000000001470458 .param/l "IMG_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
P_0000000001470490 .param/l "IMG_DWIDTH" 0 8 33, +C4<00000000000000000000000000011000>;
P_00000000014704c8 .param/l "KERN_CNT_WIDTH" 0 8 29, +C4<00000000000000000000000000000011>;
P_0000000001470500 .param/l "KERN_COL_WIDTH" 0 8 27, +C4<00000000000000000000000000000011>;
P_0000000001470538 .param/l "KERN_DWIDTH" 0 8 34, +C4<00000000000000000000000000011000>;
P_0000000001470570 .param/l "RESULT_DWIDTH" 0 8 35, +C4<00000000000000000000000000001000>;
P_00000000014705a8 .param/l "RSLT_ADDR_WIDTH" 0 8 31, +C4<00000000000000000000000000000110>;
P_00000000014705e0 .param/l "SHFT_WIDTH" 0 8 32, +C4<00000000000000000000000000000100>;
v00000000014667d0_0 .net "accum_ovrflow", 0 0, v0000000001466230_0;  alias, 1 drivers
v0000000001466870_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v0000000001466910_0 .net "clr_col_cnt", 0 0, v000000000146c130_0;  1 drivers
v0000000001468210_0 .net "clr_k_col_cnt", 0 0, v000000000146b550_0;  1 drivers
v0000000001468350_0 .net "cols", 7 0, L_00000000014ed1c0;  alias, 1 drivers
v00000000014683f0_0 .net "done", 0 0, v000000000146b690_0;  alias, 1 drivers
v00000000014669b0_0 .net "en_max_pool", 0 0, L_00000000014ee020;  alias, 1 drivers
v0000000001468490_0 .net "img_addr", 5 0, v000000000146cd10_0;  alias, 1 drivers
v0000000001468530_0 .net "img_data", 23 0, v000000000146bb90_0;  alias, 1 drivers
v00000000014730f0_0 .net "kern_addr", 5 0, v000000000146cf90_0;  alias, 1 drivers
v00000000014746d0_0 .net "kern_addr_mode", 0 0, L_00000000014ee980;  alias, 1 drivers
v00000000014743b0_0 .net "kern_cols", 2 0, L_00000000014edd00;  alias, 1 drivers
v0000000001472e70_0 .net "kern_data", 23 0, v000000000146cc70_0;  alias, 1 drivers
v0000000001473370_0 .net "kerns", 2 0, L_00000000014ef560;  alias, 1 drivers
v0000000001473550_0 .net "mask", 2 0, L_00000000014eeb60;  alias, 1 drivers
v0000000001473410_0 .net "reset", 0 0, L_000000000136cd70;  1 drivers
v0000000001473b90_0 .net "result_addr", 5 0, v000000000146d350_0;  alias, 1 drivers
v0000000001472f10_0 .net "result_cols", 5 0, L_00000000014ef740;  1 drivers
v0000000001473050_0 .net "result_data", 7 0, v000000000146da30_0;  alias, 1 drivers
v0000000001475170_0 .net "result_valid", 0 0, v0000000001466a50_0;  alias, 1 drivers
v0000000001474bd0_0 .net "shift", 3 0, L_00000000014ed620;  alias, 1 drivers
v0000000001474310_0 .net "start", 0 0, L_00000000014ee840;  alias, 1 drivers
v0000000001473af0_0 .net "stride", 5 0, L_00000000014ef6a0;  1 drivers
S_000000000146fef0 .scope module, "agu_inst" "agu" 8 81, 9 24 0, S_000000000146f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_000000000138a1a0 .param/l "COL_WIDTH" 0 9 27, +C4<00000000000000000000000000001000>;
P_000000000138a1d8 .param/l "IMG_ADDR_WIDTH" 0 9 29, +C4<00000000000000000000000000000110>;
P_000000000138a210 .param/l "KERN_CNT_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_000000000138a248 .param/l "KERN_COL_WIDTH" 0 9 26, +C4<00000000000000000000000000000011>;
P_000000000138a280 .param/l "RSLT_ADDR_WIDTH" 0 9 30, +C4<00000000000000000000000000000110>;
v000000000146b190_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v000000000146c130_0 .var "clr_col_cnt", 0 0;
v000000000146b910_0 .var "clr_img_addr", 0 0;
v000000000146c1d0_0 .var "clr_img_st", 0 0;
v000000000146b550_0 .var "clr_k_col_cnt", 0 0;
v000000000146c590_0 .var "clr_kerns_cnt", 0 0;
v000000000146d030_0 .net "clr_kerns_cnt_d", 7 0, v000000000146be10_0;  1 drivers
v000000000146c630_0 .var "clr_result_addr", 0 0;
v000000000146c6d0_0 .var "col_cnt", 7 0;
v000000000146c770_0 .net "cols", 7 0, L_00000000014ed1c0;  alias, 1 drivers
v000000000146b690_0 .var "done", 0 0;
v000000000146c950_0 .var "en_col_cnt", 0 0;
v000000000146ca90_0 .var "en_img_addr", 0 0;
v000000000146b230_0 .var "en_img_st", 0 0;
v000000000146cb30_0 .var "en_k_col_cnt", 0 0;
v000000000146d670_0 .var "en_kerns_cnt", 0 0;
v000000000146cbd0_0 .net "en_result_addr", 0 0, v0000000001466a50_0;  alias, 1 drivers
v000000000146cd10_0 .var "img_addr", 5 0;
v000000000146b050_0 .var "img_st", 5 0;
v000000000146cdb0_0 .var "k_col_cnt", 2 0;
v000000000146cf90_0 .var "kern_addr", 5 0;
v000000000146d490_0 .net "kern_addr_mode", 0 0, L_00000000014ee980;  alias, 1 drivers
v000000000146d0d0_0 .net "kern_cols", 2 0, L_00000000014edd00;  alias, 1 drivers
v000000000146d170_0 .net "kerns", 2 0, L_00000000014ef560;  alias, 1 drivers
v000000000146d210_0 .var "kerns_cnt", 2 0;
v000000000146d2b0_0 .net "reset", 0 0, L_000000000136cd70;  alias, 1 drivers
v000000000146d350_0 .var "result_addr", 5 0;
v000000000146d3f0_0 .net "result_cols", 5 0, L_00000000014ef740;  alias, 1 drivers
v000000000146d530_0 .net "start", 0 0, L_00000000014ee840;  alias, 1 drivers
v000000000146d850_0 .var "start_d", 0 0;
v000000000146dc10_0 .var "start_pedge", 0 0;
v000000000146de90_0 .net "stride", 5 0, L_00000000014ef6a0;  alias, 1 drivers
E_00000000013b1110 .event edge, v000000000146d350_0, v000000000146d3f0_0, v000000000146cbd0_0;
E_00000000013b0bd0 .event edge, v000000000146b370_0, v000000000146d850_0;
E_00000000013b12d0 .event edge, v000000000146baf0_0, v000000000146d210_0, v000000000146cdb0_0;
E_00000000013b06d0 .event edge, v000000000146b370_0;
E_00000000013b0790 .event edge, v000000000146b550_0;
E_00000000013b0fd0 .event edge, v000000000146c130_0;
E_00000000013b0990 .event edge, v000000000146d210_0, v000000000146beb0_0, v000000000146d670_0;
E_00000000013b1650 .event edge, v000000000146c6d0_0, v0000000001468b70_0, v000000000146c950_0;
E_00000000013b0cd0 .event edge, v000000000146cdb0_0, v000000000146bff0_0, v000000000146b370_0;
S_000000000146f270 .scope module, "ser_shift_done" "serial_shift" 9 147, 10 1 0, S_000000000146fef0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013b0ad0 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v000000000146bc30_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v000000000146be10_0 .var "par_out", 7 0;
v000000000146bd70_0 .net "reset", 0 0, L_000000000136cd70;  alias, 1 drivers
v000000000146b4b0_0 .net "ser_in", 0 0, v000000000146c590_0;  1 drivers
S_000000000146ec30 .scope module, "datapath_inst" "datapath" 8 109, 11 1 0, S_000000000146f720;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_000000000146edc0 .param/l "CLR_DLY" 0 11 162, +C4<00000000000000000000000000000010>;
P_000000000146edf8 .param/l "CLR_DLY_WIDTH" 0 11 163, +C4<00000000000000000000000000000011>;
P_000000000146ee30 .param/l "DLY_WIDTH" 0 11 146, +C4<00000000000000000000000000010000>;
P_000000000146ee68 .param/l "IMG_DWIDTH" 0 11 3, +C4<00000000000000000000000000011000>;
P_000000000146eea0 .param/l "KERN_DWIDTH" 0 11 4, +C4<00000000000000000000000000011000>;
P_000000000146eed8 .param/l "RESULT_DWIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_000000000146ef10 .param/l "SHFT_WIDTH" 0 11 6, +C4<00000000000000000000000000000100>;
L_000000000136dda0 .functor OR 1, L_000000000136cd70, L_00000000014ef100, C4<0>, C4<0>;
L_000000000136e270 .functor AND 1, v0000000001468670_0, L_00000000014ef1a0, C4<1>, C4<1>;
v0000000001466f50_0 .net *"_s13", 0 0, L_00000000014ef100;  1 drivers
v0000000001466730_0 .net *"_s17", 0 0, L_00000000014ef1a0;  1 drivers
v0000000001466230_0 .var "accum_ovrflow", 0 0;
v0000000001467130_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v0000000001467a90_0 .net "clr_col_cnt", 0 0, v000000000146c130_0;  alias, 1 drivers
v0000000001467e50_0 .net "clr_col_cnt_d", 7 0, v00000000014682b0_0;  1 drivers
v00000000014671d0_0 .net "clr_k_col_cnt", 0 0, v000000000146b550_0;  alias, 1 drivers
v0000000001467db0_0 .net "clr_k_col_cnt_d", 2 0, v0000000001467bd0_0;  1 drivers
v0000000001468670_0 .var "clr_mult_accum", 0 0;
v0000000001467270_0 .net "en_max_pool", 0 0, L_00000000014ee020;  alias, 1 drivers
v00000000014687b0_0 .net "img_data", 23 0, v000000000146bb90_0;  alias, 1 drivers
v0000000001467b30_0 .net "kern_data", 23 0, v000000000146cc70_0;  alias, 1 drivers
v0000000001467ef0_0 .net "mask", 2 0, L_00000000014eeb60;  alias, 1 drivers
v0000000001467310_0 .var "mult_accum", 19 0;
v0000000001466050_0 .var "mult_accum_mux", 20 0;
v00000000014673b0_0 .var "mult_accum_r", 20 0;
v0000000001466550_0 .net "mult_out0", 15 0, v0000000001466190_0;  1 drivers
v00000000014665f0_0 .var "mult_out0_r", 15 0;
v0000000001467f90_0 .net "mult_out1", 15 0, v00000000014660f0_0;  1 drivers
v0000000001468030_0 .var "mult_out1_r", 15 0;
v00000000014674f0_0 .net "mult_out2", 15 0, v0000000001468710_0;  1 drivers
v00000000014662d0_0 .var "mult_out2_r", 15 0;
v0000000001467590_0 .net "reset", 0 0, L_000000000136cd70;  alias, 1 drivers
v0000000001466690_0 .net "result_data", 7 0, v000000000146da30_0;  alias, 1 drivers
v00000000014676d0_0 .net "result_valid", 0 0, v0000000001466a50_0;  alias, 1 drivers
v00000000014678b0_0 .net "shift", 3 0, L_00000000014ed620;  alias, 1 drivers
v0000000001467770_0 .net "shift_out", 7 0, v0000000001466e10_0;  1 drivers
v0000000001467810_0 .net "start", 0 0, L_00000000014ee840;  alias, 1 drivers
v00000000014680d0_0 .net "start_d", 15 0, v0000000001466ff0_0;  1 drivers
E_00000000013b1010 .event edge, v0000000001467bd0_0, v0000000001466ff0_0;
E_00000000013b0c10 .event edge, v00000000014673b0_0;
E_00000000013b0b10 .event edge, v0000000001468670_0, v00000000014673b0_0;
L_00000000014eeca0 .part v000000000146bb90_0, 0, 8;
L_00000000014eed40 .part v000000000146cc70_0, 0, 8;
L_00000000014ef600 .part v000000000146bb90_0, 8, 8;
L_00000000014eede0 .part v000000000146cc70_0, 8, 8;
L_00000000014eee80 .part v000000000146bb90_0, 16, 8;
L_00000000014ef060 .part v000000000146cc70_0, 16, 8;
L_00000000014ef100 .part v00000000014682b0_0, 3, 1;
L_00000000014ef1a0 .part v0000000001466ff0_0, 2, 1;
S_000000000146e910 .scope module, "max_pool_inst" "max_pool" 11 135, 12 12 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_00000000013b1090 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v000000000146db70_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v000000000146d8f0_0 .net "data_in", 7 0, v0000000001466e10_0;  alias, 1 drivers
v000000000146da30_0 .var "data_out", 7 0;
v000000000146dcb0_0 .var "data_r", 7 0;
v000000000146ddf0_0 .net "en_maxpool", 0 0, L_00000000014ee020;  alias, 1 drivers
v000000000146dad0_0 .var "max_pool_out", 7 0;
v000000000146dd50_0 .var "max_pool_valid", 0 0;
v000000000146df30_0 .net "reset", 0 0, L_000000000136dda0;  1 drivers
v000000000146d990_0 .var "toggle", 0 0;
v0000000001467950_0 .net "valid_in", 0 0, L_000000000136e270;  1 drivers
v0000000001466a50_0 .var "valid_out", 0 0;
E_00000000013b0d10 .event edge, v000000000146d990_0, v0000000001467950_0;
E_00000000013b09d0 .event edge, v000000000146dcb0_0, v000000000146d8f0_0;
S_0000000001470080 .scope module, "mult_inst0" "mult" 11 53, 13 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4e00 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4e38 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0000000001466d70_0 .net/s "a", 7 0, L_00000000014eeca0;  1 drivers
v0000000001466410_0 .net/s "b", 7 0, L_00000000014eed40;  1 drivers
v0000000001466190_0 .var/s "out", 15 0;
E_00000000013b1610 .event edge, v0000000001466d70_0, v0000000001466410_0;
S_000000000146ef50 .scope module, "mult_inst1" "mult" 11 65, 13 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4200 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4238 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0000000001466b90_0 .net/s "a", 7 0, L_00000000014ef600;  1 drivers
v00000000014679f0_0 .net/s "b", 7 0, L_00000000014eede0;  1 drivers
v00000000014660f0_0 .var/s "out", 15 0;
E_00000000013b10d0 .event edge, v0000000001466b90_0, v00000000014679f0_0;
S_0000000001470210 .scope module, "mult_inst2" "mult" 11 77, 13 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4300 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4338 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v0000000001466eb0_0 .net/s "a", 7 0, L_00000000014eee80;  1 drivers
v00000000014664b0_0 .net/s "b", 7 0, L_00000000014ef060;  1 drivers
v0000000001468710_0 .var/s "out", 15 0;
E_00000000013b0dd0 .event edge, v0000000001466eb0_0, v00000000014664b0_0;
S_000000000146f590 .scope module, "ser_shift_clr_col" "serial_shift" 11 186, 10 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013b1190 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0000000001467c70_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v00000000014682b0_0 .var "par_out", 7 0;
v0000000001467630_0 .net "reset", 0 0, L_000000000136cd70;  alias, 1 drivers
v0000000001466af0_0 .net "ser_in", 0 0, v000000000146c130_0;  alias, 1 drivers
S_000000000146f8b0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 170, 10 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_00000000013b0d90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v0000000001466c30_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v0000000001467bd0_0 .var "par_out", 2 0;
v0000000001468170_0 .net "reset", 0 0, L_000000000136cd70;  alias, 1 drivers
v0000000001467d10_0 .net "ser_in", 0 0, v000000000146b550_0;  alias, 1 drivers
S_000000000146fbd0 .scope module, "ser_shift_start" "serial_shift" 11 153, 10 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_00000000013b1250 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v0000000001467450_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v0000000001466ff0_0 .var "par_out", 15 0;
v00000000014685d0_0 .net "reset", 0 0, L_000000000136cd70;  alias, 1 drivers
v0000000001466cd0_0 .net "ser_in", 0 0, L_00000000014ee840;  alias, 1 drivers
S_000000000146e460 .scope module, "shifter_inst" "shifter" 11 123, 14 1 0, S_000000000146ec30;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0000000001471170 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_00000000014711a8 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_00000000014711e0 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v0000000001467090_0 .net "in", 19 0, v0000000001467310_0;  1 drivers
v0000000001466e10_0 .var "out", 7 0;
v0000000001466370_0 .net "shift", 3 0, L_00000000014ed620;  alias, 1 drivers
E_00000000013b14d0 .event edge, v000000000146bf50_0, v0000000001467090_0;
S_000000000146fd60 .scope module, "results_dffram" "dffram" 4 188, 7 1 0, S_000000000146e780;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c3a00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c3a38 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v0000000001474770_0 .net "adr_r", 5 0, L_00000000014ed4e0;  1 drivers
v0000000001474630_0 .net "adr_w", 5 0, v000000000146d350_0;  alias, 1 drivers
v0000000001474e50_0 .net "clk", 0 0, L_00000000013cd9f0;  alias, 1 drivers
v0000000001472dd0_0 .net "dat_i", 7 0, v000000000146da30_0;  alias, 1 drivers
v00000000014741d0_0 .var "dat_o", 7 0;
v0000000001473c30_0 .var "dat_o2", 7 0;
v0000000001472fb0 .array "r", 63 0, 7 0;
v0000000001473f50_0 .net "we", 0 0, L_000000000136cde0;  1 drivers
S_000000000146e5f0 .scope module, "ren_conv_top_inst_3" "ren_conv_top" 3 154, 4 11 0, S_00000000009274d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "wb_clk_i";
    .port_info 1 /INPUT 1 "wb_rst_i";
    .port_info 2 /INPUT 1 "wbs_stb_i";
    .port_info 3 /INPUT 1 "wbs_cyc_i";
    .port_info 4 /INPUT 1 "wbs_we_i";
    .port_info 5 /INPUT 4 "wbs_sel_i";
    .port_info 6 /INPUT 32 "wbs_dat_i";
    .port_info 7 /INPUT 32 "wbs_adr_i";
    .port_info 8 /OUTPUT 1 "wbs_ack_o";
    .port_info 9 /OUTPUT 32 "wbs_dat_o";
P_000000000147aba0 .param/l "COL_WIDTH" 0 4 17, +C4<00000000000000000000000000001000>;
P_000000000147abd8 .param/l "IMG_ADDR_WIDTH" 0 4 19, +C4<00000000000000000000000000000110>;
P_000000000147ac10 .param/l "KERN_CNT_WIDTH" 0 4 18, +C4<00000000000000000000000000000011>;
P_000000000147ac48 .param/l "KERN_COL_WIDTH" 0 4 16, +C4<00000000000000000000000000000011>;
P_000000000147ac80 .param/l "MY_ADDR" 0 4 13, C4<000000000000000000000000000110011>;
P_000000000147acb8 .param/l "MY_ADDR_LSB" 0 4 15, +C4<00000000000000000000000000011000>;
P_000000000147acf0 .param/l "MY_ADDR_MSB" 0 4 14, +C4<00000000000000000000000000100000>;
P_000000000147ad28 .param/l "RSLT_ADDR_WIDTH" 0 4 20, +C4<00000000000000000000000000000110>;
L_000000000136d320 .functor BUFZ 1, v0000000001484a70_0, C4<0>, C4<0>, C4<0>;
L_000000000136d470 .functor BUFZ 1, v0000000001484bb0_0, C4<0>, C4<0>, C4<0>;
L_000000000136d9b0 .functor AND 1, L_00000000014f1540, v0000000001485470_0, C4<1>, C4<1>;
L_000000000136e3c0 .functor AND 1, L_000000000136d9b0, v0000000001484d90_0, C4<1>, C4<1>;
L_000000000136e5f0 .functor BUFZ 32, v00000000014812d0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000136cec0 .functor AND 1, L_00000000014efec0, L_000000000136e3c0, C4<1>, C4<1>;
L_000000000136d630 .functor AND 1, L_000000000136cec0, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136d710 .functor AND 1, L_00000000014f15e0, L_000000000136e3c0, C4<1>, C4<1>;
L_000000000136e660 .functor AND 1, L_000000000136d710, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136cfa0 .functor AND 1, L_00000000014eff60, L_000000000136e3c0, C4<1>, C4<1>;
L_000000000136d010 .functor AND 1, L_000000000136cfa0, v00000000014851f0_0, C4<1>, C4<1>;
L_000000000136e7b0 .functor AND 1, L_00000000014f1040, L_000000000136e3c0, C4<1>, C4<1>;
L_000000000136ea50 .functor AND 1, L_000000000136e7b0, v00000000014851f0_0, C4<1>, C4<1>;
L_00000000013a6780 .functor OR 1, L_000000000136d470, L_00000000014f10e0, C4<0>, C4<0>;
L_00000000013a6860 .functor NOT 1, v0000000001479090_0, C4<0>, C4<0>, C4<0>;
L_00000000013a58a0 .functor AND 1, v000000000147a3f0_0, L_00000000013a6860, C4<1>, C4<1>;
L_0000000001490940 .functor BUFT 1, C4<000000000000000000000000000110011>, C4<0>, C4<0>, C4<0>;
v0000000001480650_0 .net/2u *"_s10", 32 0, L_0000000001490940;  1 drivers
v00000000014814b0_0 .net *"_s12", 0 0, L_00000000014f1540;  1 drivers
v0000000001480790_0 .net *"_s14", 0 0, L_000000000136d9b0;  1 drivers
v0000000001481870_0 .net *"_s23", 1 0, L_00000000014f14a0;  1 drivers
v0000000001480510_0 .net *"_s24", 31 0, L_00000000014f1720;  1 drivers
L_0000000001490988 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000147fe30_0 .net *"_s27", 29 0, L_0000000001490988;  1 drivers
L_00000000014909d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001481c30_0 .net/2u *"_s28", 31 0, L_00000000014909d0;  1 drivers
v0000000001481f50_0 .net *"_s30", 0 0, L_00000000014efec0;  1 drivers
v0000000001482090_0 .net *"_s32", 0 0, L_000000000136cec0;  1 drivers
v00000000014801f0_0 .net *"_s37", 1 0, L_00000000014f0fa0;  1 drivers
v0000000001480330_0 .net *"_s38", 31 0, L_00000000014f1f40;  1 drivers
L_0000000001490a18 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000000000147ff70_0 .net *"_s41", 29 0, L_0000000001490a18;  1 drivers
L_0000000001490a60 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000001481b90_0 .net/2u *"_s42", 31 0, L_0000000001490a60;  1 drivers
v0000000001481cd0_0 .net *"_s44", 0 0, L_00000000014f15e0;  1 drivers
v0000000001480830_0 .net *"_s46", 0 0, L_000000000136d710;  1 drivers
v0000000001482310_0 .net *"_s5", 7 0, L_00000000014ed580;  1 drivers
v00000000014815f0_0 .net *"_s51", 1 0, L_00000000014f0140;  1 drivers
v0000000001481eb0_0 .net *"_s52", 31 0, L_00000000014f03c0;  1 drivers
L_0000000001490aa8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001482130_0 .net *"_s55", 29 0, L_0000000001490aa8;  1 drivers
L_0000000001490af0 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000014800b0_0 .net/2u *"_s56", 31 0, L_0000000001490af0;  1 drivers
v0000000001481690_0 .net *"_s58", 0 0, L_00000000014eff60;  1 drivers
v0000000001480010_0 .net *"_s6", 32 0, L_00000000014f0320;  1 drivers
v0000000001481730_0 .net *"_s60", 0 0, L_000000000136cfa0;  1 drivers
v0000000001480d30_0 .net *"_s65", 1 0, L_00000000014f0dc0;  1 drivers
v00000000014808d0_0 .net *"_s66", 31 0, L_00000000014efb00;  1 drivers
L_0000000001490b38 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001482450_0 .net *"_s69", 29 0, L_0000000001490b38;  1 drivers
L_0000000001490b80 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000001480f10_0 .net/2u *"_s70", 31 0, L_0000000001490b80;  1 drivers
v0000000001480150_0 .net *"_s72", 0 0, L_00000000014f1040;  1 drivers
v00000000014810f0_0 .net *"_s74", 0 0, L_000000000136e7b0;  1 drivers
L_00000000014908f8 .functor BUFT 1, C4<0000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000000001480dd0_0 .net *"_s9", 24 0, L_00000000014908f8;  1 drivers
v000000000147fd90_0 .net *"_s94", 0 0, L_00000000013a6860;  1 drivers
v00000000014819b0_0 .net "accum_ovrflow", 0 0, v000000000147d590_0;  1 drivers
v0000000001481230_0 .net "clk", 0 0, L_000000000136d320;  1 drivers
v0000000001481ff0_0 .net "cols", 7 0, L_00000000014f2080;  1 drivers
v0000000001480970_0 .net "data_out_regs", 31 0, v0000000001475f30_0;  1 drivers
v0000000001481370_0 .net "data_out_result", 7 0, v00000000014803d0_0;  1 drivers
v0000000001480e70_0 .net "done", 0 0, v0000000001479090_0;  1 drivers
v0000000001480c90_0 .net "en_max_pool", 0 0, L_00000000014f01e0;  1 drivers
v0000000001480a10_0 .net "img_addr", 5 0, v00000000014796d0_0;  1 drivers
v0000000001481190_0 .net "img_data", 23 0, v00000000014780f0_0;  1 drivers
v0000000001481d70_0 .net "kern_addr", 5 0, v00000000014791d0_0;  1 drivers
v0000000001480ab0_0 .net "kern_addr_mode", 0 0, L_00000000014f1860;  1 drivers
v0000000001480bf0_0 .net "kern_cols", 2 0, L_00000000014f00a0;  1 drivers
v0000000001480fb0_0 .net "kern_data", 23 0, v0000000001478410_0;  1 drivers
v0000000001481050_0 .net "kerns", 2 0, L_00000000014f17c0;  1 drivers
v00000000014817d0_0 .net "mask", 2 0, L_00000000014ef9c0;  1 drivers
v00000000014812d0_0 .var "rdata", 31 0;
v00000000014821d0_0 .var "ready", 0 0;
v0000000001481910_0 .net "reset", 0 0, L_000000000136d470;  1 drivers
v0000000001481a50_0 .net "result_addr", 5 0, v0000000001479810_0;  1 drivers
v0000000001481410_0 .net "result_cols", 7 0, L_00000000014f0460;  1 drivers
v0000000001481af0_0 .net "result_data", 7 0, v0000000001479ef0_0;  1 drivers
v00000000014823b0_0 .net "result_valid", 0 0, v000000000147a3f0_0;  1 drivers
v0000000001481e10_0 .net "shift", 3 0, L_00000000014f0a00;  1 drivers
v0000000001482270_0 .net "soft_reset", 0 0, L_00000000014f10e0;  1 drivers
v0000000001483530_0 .net "start", 0 0, L_00000000014f1fe0;  1 drivers
v0000000001484110_0 .net "stride", 7 0, L_00000000014f1ea0;  1 drivers
v0000000001484b10_0 .net "valid", 0 0, L_000000000136e3c0;  1 drivers
v0000000001483030_0 .net "wb_clk_i", 0 0, v0000000001484a70_0;  alias, 1 drivers
v00000000014830d0_0 .net "wb_rst_i", 0 0, v0000000001484bb0_0;  alias, 1 drivers
v0000000001482e50_0 .net "wbs_ack_o", 0 0, v00000000014821d0_0;  alias, 1 drivers
v0000000001483ad0_0 .net "wbs_adr_i", 31 0, v0000000001484ed0_0;  alias, 1 drivers
v0000000001482f90_0 .net "wbs_cyc_i", 0 0, v0000000001485470_0;  alias, 1 drivers
v0000000001483cb0_0 .net "wbs_dat_i", 31 0, v0000000001484f70_0;  alias, 1 drivers
v0000000001483350_0 .net "wbs_dat_o", 31 0, L_000000000136e5f0;  alias, 1 drivers
v0000000001482630_0 .net "wbs_sel_i", 3 0, v0000000001485010_0;  alias, 1 drivers
v0000000001484930_0 .net "wbs_stb_i", 0 0, v0000000001484d90_0;  alias, 1 drivers
v0000000001483c10_0 .net "wbs_we_i", 0 0, v00000000014851f0_0;  alias, 1 drivers
v00000000014829f0_0 .net "we_img_ram", 0 0, L_000000000136e660;  1 drivers
v0000000001483e90_0 .net "we_kern_ram", 0 0, L_000000000136d010;  1 drivers
v00000000014826d0_0 .net "we_regs", 0 0, L_000000000136d630;  1 drivers
v00000000014849d0_0 .net "we_res_ram", 0 0, L_000000000136ea50;  1 drivers
L_00000000014ed580 .part v0000000001484ed0_0, 24, 8;
L_00000000014f0320 .concat [ 8 25 0 0], L_00000000014ed580, L_00000000014908f8;
L_00000000014f1540 .cmp/eq 33, L_00000000014f0320, L_0000000001490940;
L_00000000014f14a0 .part v0000000001484ed0_0, 8, 2;
L_00000000014f1720 .concat [ 2 30 0 0], L_00000000014f14a0, L_0000000001490988;
L_00000000014efec0 .cmp/eq 32, L_00000000014f1720, L_00000000014909d0;
L_00000000014f0fa0 .part v0000000001484ed0_0, 8, 2;
L_00000000014f1f40 .concat [ 2 30 0 0], L_00000000014f0fa0, L_0000000001490a18;
L_00000000014f15e0 .cmp/eq 32, L_00000000014f1f40, L_0000000001490a60;
L_00000000014f0140 .part v0000000001484ed0_0, 8, 2;
L_00000000014f03c0 .concat [ 2 30 0 0], L_00000000014f0140, L_0000000001490aa8;
L_00000000014eff60 .cmp/eq 32, L_00000000014f03c0, L_0000000001490af0;
L_00000000014f0dc0 .part v0000000001484ed0_0, 8, 2;
L_00000000014efb00 .concat [ 2 30 0 0], L_00000000014f0dc0, L_0000000001490b38;
L_00000000014f1040 .cmp/eq 32, L_00000000014efb00, L_0000000001490b80;
L_00000000014f1180 .part v0000000001484ed0_0, 2, 2;
L_00000000014f1c20 .part L_00000000014f1ea0, 0, 6;
L_00000000014f0b40 .part L_00000000014f0460, 0, 6;
L_00000000014f0be0 .part v0000000001484f70_0, 0, 24;
L_00000000014f0640 .part v0000000001484ed0_0, 2, 6;
L_00000000014efa60 .part v0000000001484f70_0, 0, 24;
L_00000000014f12c0 .part v0000000001484ed0_0, 2, 6;
L_00000000014efce0 .part v0000000001484ed0_0, 2, 6;
S_000000000147c020 .scope module, "cfg_regs_inst" "regs" 4 94, 5 12 0, S_000000000146e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 1 "start";
    .port_info 7 /OUTPUT 1 "soft_reset";
    .port_info 8 /OUTPUT 3 "kern_cols";
    .port_info 9 /OUTPUT 8 "cols";
    .port_info 10 /OUTPUT 3 "kerns";
    .port_info 11 /OUTPUT 8 "stride";
    .port_info 12 /OUTPUT 1 "kern_addr_mode";
    .port_info 13 /OUTPUT 8 "result_cols";
    .port_info 14 /OUTPUT 4 "shift";
    .port_info 15 /OUTPUT 1 "en_max_pool";
    .port_info 16 /OUTPUT 3 "mask";
    .port_info 17 /INPUT 1 "done";
    .port_info 18 /INPUT 1 "accum_ovrflow";
P_00000000013b0a10 .param/l "DWIDTH" 0 5 14, +C4<00000000000000000000000000100000>;
v0000000001476c50_0 .net *"_s6", 29 0, L_00000000014f1680;  1 drivers
v0000000001477970_0 .net "accum_ovrflow", 0 0, v000000000147d590_0;  alias, 1 drivers
v0000000001477150_0 .net "addr", 1 0, L_00000000014f1180;  1 drivers
v0000000001476250_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v0000000001477290_0 .net "cols", 7 0, L_00000000014f2080;  alias, 1 drivers
v0000000001477330_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v00000000014762f0_0 .net "data_out", 31 0, v0000000001475f30_0;  alias, 1 drivers
v0000000001476390_0 .net "done", 0 0, v0000000001479090_0;  alias, 1 drivers
v00000000014778d0_0 .net "en_max_pool", 0 0, L_00000000014f01e0;  alias, 1 drivers
v00000000014755d0_0 .net "kern_addr_mode", 0 0, L_00000000014f1860;  alias, 1 drivers
v00000000014773d0_0 .net "kern_cols", 2 0, L_00000000014f00a0;  alias, 1 drivers
v0000000001477470_0 .net "kerns", 2 0, L_00000000014f17c0;  alias, 1 drivers
v00000000014764d0_0 .net "mask", 2 0, L_00000000014ef9c0;  alias, 1 drivers
v00000000014775b0 .array "regs", 4 0;
v00000000014775b0_0 .net v00000000014775b0 0, 31 0, v0000000001477790_0; 1 drivers
v00000000014775b0_1 .net v00000000014775b0 1, 31 0, v0000000001476ed0_0; 1 drivers
v00000000014775b0_2 .net v00000000014775b0 2, 31 0, v0000000001475c10_0; 1 drivers
v00000000014775b0_3 .net v00000000014775b0 3, 31 0, v0000000001476430_0; 1 drivers
o0000000001409628 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000014775b0_4 .net v00000000014775b0 4, 31 0, o0000000001409628; 0 drivers
v0000000001477650_0 .net "reset", 0 0, L_000000000136d470;  alias, 1 drivers
v00000000014776f0_0 .net "result_cols", 7 0, L_00000000014f0460;  alias, 1 drivers
v0000000001477a10_0 .net "shift", 3 0, L_00000000014f0a00;  alias, 1 drivers
v0000000001477b50_0 .net "soft_reset", 0 0, L_00000000014f10e0;  alias, 1 drivers
v0000000001477ab0_0 .net "start", 0 0, L_00000000014f1fe0;  alias, 1 drivers
v00000000014793b0_0 .net "stride", 7 0, L_00000000014f1ea0;  alias, 1 drivers
v0000000001479bd0_0 .net "wr_en", 0 0, L_000000000136d630;  alias, 1 drivers
L_00000000014f1680 .part v0000000001477790_0, 2, 30;
L_00000000014f1a40 .concat [ 1 1 30 0], v0000000001479090_0, v000000000147d590_0, L_00000000014f1680;
L_00000000014f1fe0 .part v0000000001477790_0, 2, 1;
L_00000000014f10e0 .part v0000000001477790_0, 3, 1;
L_00000000014f00a0 .part v0000000001476ed0_0, 0, 3;
L_00000000014f2080 .part v0000000001476ed0_0, 8, 8;
L_00000000014f17c0 .part v0000000001476ed0_0, 16, 3;
L_00000000014f1ea0 .part v0000000001476ed0_0, 24, 8;
L_00000000014f0460 .part v0000000001475c10_0, 0, 8;
L_00000000014f0a00 .part v0000000001475c10_0, 8, 4;
L_00000000014f1860 .part v0000000001475c10_0, 16, 1;
L_00000000014f01e0 .part v0000000001475c10_0, 17, 1;
L_00000000014ef9c0 .part v0000000001475c10_0, 18, 3;
S_000000000147b850 .scope module, "ctrl_status_regs_4_inst" "ctrl_status_regs_4" 5 51, 6 15 0, S_000000000147c020;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "addr";
    .port_info 3 /INPUT 1 "wr_en";
    .port_info 4 /INPUT 32 "data_in";
    .port_info 5 /OUTPUT 32 "data_out";
    .port_info 6 /OUTPUT 32 "ctrl0";
    .port_info 7 /OUTPUT 32 "ctrl1";
    .port_info 8 /OUTPUT 32 "ctrl2";
    .port_info 9 /OUTPUT 32 "ctrl3";
    .port_info 10 /INPUT 32 "status0";
    .port_info 11 /INPUT 32 "status1";
    .port_info 12 /INPUT 32 "status2";
    .port_info 13 /INPUT 32 "status3";
P_00000000013b13d0 .param/l "DWIDTH" 0 6 17, +C4<00000000000000000000000000100000>;
v0000000001476bb0_0 .net "addr", 1 0, L_00000000014f1180;  alias, 1 drivers
v0000000001476f70_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v0000000001477790_0 .var "ctrl0", 31 0;
v0000000001476ed0_0 .var "ctrl1", 31 0;
v0000000001475c10_0 .var "ctrl2", 31 0;
v0000000001476430_0 .var "ctrl3", 31 0;
v0000000001475cb0_0 .net "data_in", 31 0, v0000000001484f70_0;  alias, 1 drivers
v0000000001475f30_0 .var "data_out", 31 0;
v0000000001475710_0 .net "reset", 0 0, L_000000000136d470;  alias, 1 drivers
v0000000001477010_0 .net "status0", 31 0, L_00000000014f1a40;  1 drivers
v0000000001476070_0 .net "status1", 31 0, v0000000001476ed0_0;  alias, 1 drivers
v0000000001476a70_0 .net "status2", 31 0, v0000000001475c10_0;  alias, 1 drivers
v0000000001475fd0_0 .net "status3", 31 0, v0000000001476430_0;  alias, 1 drivers
v0000000001476750_0 .net "wr_en", 0 0, L_000000000136d630;  alias, 1 drivers
E_00000000013b0b50/0 .event edge, v0000000001476bb0_0, v0000000001477010_0, v0000000001476ed0_0, v0000000001475c10_0;
E_00000000013b0b50/1 .event edge, v0000000001476430_0;
E_00000000013b0b50 .event/or E_00000000013b0b50/0, E_00000000013b0b50/1;
E_00000000013b0f10 .event posedge, v0000000001476f70_0;
S_000000000147b530 .scope module, "img_dffram" "dffram" 4 156, 7 1 0, S_000000000146e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c3a80 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c3ab8 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v00000000014769d0_0 .net "adr_r", 5 0, v00000000014796d0_0;  alias, 1 drivers
v0000000001478230_0 .net "adr_w", 5 0, L_00000000014f0640;  1 drivers
v0000000001479310_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v00000000014782d0_0 .net "dat_i", 23 0, L_00000000014f0be0;  1 drivers
v000000000147a210_0 .var "dat_o", 23 0;
v00000000014780f0_0 .var "dat_o2", 23 0;
v00000000014785f0 .array "r", 63 0, 23 0;
v0000000001478ff0_0 .net "we", 0 0, L_000000000136e660;  alias, 1 drivers
S_000000000147c660 .scope module, "kerns_dffram" "dffram" 4 172, 7 1 0, S_000000000146e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 24 "dat_o";
    .port_info 3 /OUTPUT 24 "dat_o2";
    .port_info 4 /INPUT 24 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4d00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c4d38 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000011000>;
v0000000001479950_0 .net "adr_r", 5 0, v00000000014791d0_0;  alias, 1 drivers
v000000000147a170_0 .net "adr_w", 5 0, L_00000000014f12c0;  1 drivers
v000000000147a2b0_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v00000000014784b0_0 .net "dat_i", 23 0, L_00000000014efa60;  1 drivers
v0000000001478370_0 .var "dat_o", 23 0;
v0000000001478410_0 .var "dat_o2", 23 0;
v0000000001478eb0 .array "r", 63 0, 23 0;
v0000000001478550_0 .net "we", 0 0, L_000000000136d010;  alias, 1 drivers
S_000000000147b9e0 .scope module, "ren_conv_inst" "ren_conv" 4 126, 8 25 0, S_000000000146e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 1 "done";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /INPUT 4 "shift";
    .port_info 11 /INPUT 1 "en_max_pool";
    .port_info 12 /INPUT 3 "mask";
    .port_info 13 /INPUT 24 "img_data";
    .port_info 14 /INPUT 24 "kern_data";
    .port_info 15 /OUTPUT 6 "kern_addr";
    .port_info 16 /OUTPUT 6 "img_addr";
    .port_info 17 /OUTPUT 6 "result_addr";
    .port_info 18 /OUTPUT 8 "result_data";
    .port_info 19 /OUTPUT 1 "result_valid";
    .port_info 20 /OUTPUT 1 "accum_ovrflow";
P_000000000147d1d0 .param/l "COL_WIDTH" 0 8 28, +C4<00000000000000000000000000001000>;
P_000000000147d208 .param/l "IMG_ADDR_WIDTH" 0 8 30, +C4<00000000000000000000000000000110>;
P_000000000147d240 .param/l "IMG_DWIDTH" 0 8 33, +C4<00000000000000000000000000011000>;
P_000000000147d278 .param/l "KERN_CNT_WIDTH" 0 8 29, +C4<00000000000000000000000000000011>;
P_000000000147d2b0 .param/l "KERN_COL_WIDTH" 0 8 27, +C4<00000000000000000000000000000011>;
P_000000000147d2e8 .param/l "KERN_DWIDTH" 0 8 34, +C4<00000000000000000000000000011000>;
P_000000000147d320 .param/l "RESULT_DWIDTH" 0 8 35, +C4<00000000000000000000000000001000>;
P_000000000147d358 .param/l "RSLT_ADDR_WIDTH" 0 8 31, +C4<00000000000000000000000000000110>;
P_000000000147d390 .param/l "SHFT_WIDTH" 0 8 32, +C4<00000000000000000000000000000100>;
v000000000147ddb0_0 .net "accum_ovrflow", 0 0, v000000000147d590_0;  alias, 1 drivers
v000000000147e710_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v000000000147d8b0_0 .net "clr_col_cnt", 0 0, v0000000001478730_0;  1 drivers
v000000000147e490_0 .net "clr_k_col_cnt", 0 0, v00000000014787d0_0;  1 drivers
v000000000147ef30_0 .net "cols", 7 0, L_00000000014f2080;  alias, 1 drivers
v000000000147e7b0_0 .net "done", 0 0, v0000000001479090_0;  alias, 1 drivers
v000000000147ee90_0 .net "en_max_pool", 0 0, L_00000000014f01e0;  alias, 1 drivers
v000000000147f070_0 .net "img_addr", 5 0, v00000000014796d0_0;  alias, 1 drivers
v000000000147e850_0 .net "img_data", 23 0, v00000000014780f0_0;  alias, 1 drivers
v000000000147e0d0_0 .net "kern_addr", 5 0, v00000000014791d0_0;  alias, 1 drivers
v000000000147f6b0_0 .net "kern_addr_mode", 0 0, L_00000000014f1860;  alias, 1 drivers
v000000000147f750_0 .net "kern_cols", 2 0, L_00000000014f00a0;  alias, 1 drivers
v000000000147db30_0 .net "kern_data", 23 0, v0000000001478410_0;  alias, 1 drivers
v000000000147f890_0 .net "kerns", 2 0, L_00000000014f17c0;  alias, 1 drivers
v000000000147d630_0 .net "mask", 2 0, L_00000000014ef9c0;  alias, 1 drivers
v000000000147e170_0 .net "reset", 0 0, L_00000000013a6780;  1 drivers
v000000000147f930_0 .net "result_addr", 5 0, v0000000001479810_0;  alias, 1 drivers
v000000000147f9d0_0 .net "result_cols", 5 0, L_00000000014f0b40;  1 drivers
v000000000147fa70_0 .net "result_data", 7 0, v0000000001479ef0_0;  alias, 1 drivers
v000000000147d6d0_0 .net "result_valid", 0 0, v000000000147a3f0_0;  alias, 1 drivers
v000000000147e210_0 .net "shift", 3 0, L_00000000014f0a00;  alias, 1 drivers
v000000000147e3f0_0 .net "start", 0 0, L_00000000014f1fe0;  alias, 1 drivers
v0000000001480290_0 .net "stride", 5 0, L_00000000014f1c20;  1 drivers
S_000000000147be90 .scope module, "agu_inst" "agu" 8 81, 9 24 0, S_000000000147b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 1 "en_result_addr";
    .port_info 4 /INPUT 3 "kern_cols";
    .port_info 5 /INPUT 8 "cols";
    .port_info 6 /INPUT 3 "kerns";
    .port_info 7 /INPUT 6 "stride";
    .port_info 8 /INPUT 1 "kern_addr_mode";
    .port_info 9 /INPUT 6 "result_cols";
    .port_info 10 /OUTPUT 6 "kern_addr";
    .port_info 11 /OUTPUT 6 "img_addr";
    .port_info 12 /OUTPUT 6 "result_addr";
    .port_info 13 /OUTPUT 1 "clr_k_col_cnt";
    .port_info 14 /OUTPUT 1 "clr_col_cnt";
    .port_info 15 /OUTPUT 1 "done";
P_0000000001388340 .param/l "COL_WIDTH" 0 9 27, +C4<00000000000000000000000000001000>;
P_0000000001388378 .param/l "IMG_ADDR_WIDTH" 0 9 29, +C4<00000000000000000000000000000110>;
P_00000000013883b0 .param/l "KERN_CNT_WIDTH" 0 9 28, +C4<00000000000000000000000000000011>;
P_00000000013883e8 .param/l "KERN_COL_WIDTH" 0 9 26, +C4<00000000000000000000000000000011>;
P_0000000001388420 .param/l "RSLT_ADDR_WIDTH" 0 9 30, +C4<00000000000000000000000000000110>;
v0000000001478690_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v0000000001478730_0 .var "clr_col_cnt", 0 0;
v0000000001477f10_0 .var "clr_img_addr", 0 0;
v0000000001479590_0 .var "clr_img_st", 0 0;
v00000000014787d0_0 .var "clr_k_col_cnt", 0 0;
v0000000001478870_0 .var "clr_kerns_cnt", 0 0;
v0000000001479130_0 .net "clr_kerns_cnt_d", 7 0, v0000000001479f90_0;  1 drivers
v0000000001478f50_0 .var "clr_result_addr", 0 0;
v0000000001478d70_0 .var "col_cnt", 7 0;
v0000000001478a50_0 .net "cols", 7 0, L_00000000014f2080;  alias, 1 drivers
v0000000001479090_0 .var "done", 0 0;
v0000000001479630_0 .var "en_col_cnt", 0 0;
v0000000001478910_0 .var "en_img_addr", 0 0;
v00000000014798b0_0 .var "en_img_st", 0 0;
v000000000147a350_0 .var "en_k_col_cnt", 0 0;
v0000000001478e10_0 .var "en_kerns_cnt", 0 0;
v00000000014789b0_0 .net "en_result_addr", 0 0, v000000000147a3f0_0;  alias, 1 drivers
v00000000014796d0_0 .var "img_addr", 5 0;
v0000000001479270_0 .var "img_st", 5 0;
v0000000001478af0_0 .var "k_col_cnt", 2 0;
v00000000014791d0_0 .var "kern_addr", 5 0;
v00000000014799f0_0 .net "kern_addr_mode", 0 0, L_00000000014f1860;  alias, 1 drivers
v0000000001478b90_0 .net "kern_cols", 2 0, L_00000000014f00a0;  alias, 1 drivers
v0000000001478c30_0 .net "kerns", 2 0, L_00000000014f17c0;  alias, 1 drivers
v0000000001479450_0 .var "kerns_cnt", 2 0;
v0000000001478cd0_0 .net "reset", 0 0, L_00000000013a6780;  alias, 1 drivers
v0000000001479810_0 .var "result_addr", 5 0;
v0000000001479a90_0 .net "result_cols", 5 0, L_00000000014f0b40;  alias, 1 drivers
v0000000001479b30_0 .net "start", 0 0, L_00000000014f1fe0;  alias, 1 drivers
v0000000001477e70_0 .var "start_d", 0 0;
v0000000001479c70_0 .var "start_pedge", 0 0;
v0000000001477fb0_0 .net "stride", 5 0, L_00000000014f1c20;  alias, 1 drivers
E_00000000013b1410 .event edge, v0000000001479810_0, v0000000001479a90_0, v00000000014789b0_0;
E_00000000013b0890 .event edge, v0000000001477ab0_0, v0000000001477e70_0;
E_00000000013b0c90 .event edge, v00000000014755d0_0, v0000000001479450_0, v0000000001478af0_0;
E_00000000013b0f90 .event edge, v0000000001477ab0_0;
E_00000000013b15d0 .event edge, v00000000014787d0_0;
E_00000000013b1490 .event edge, v0000000001478730_0;
E_00000000013b0e50 .event edge, v0000000001479450_0, v0000000001477470_0, v0000000001478e10_0;
E_00000000013b1510 .event edge, v0000000001478d70_0, v0000000001477290_0, v0000000001479630_0;
E_00000000013b1550 .event edge, v0000000001478af0_0, v00000000014773d0_0, v0000000001477ab0_0;
S_000000000147bb70 .scope module, "ser_shift_done" "serial_shift" 9 147, 10 1 0, S_000000000147be90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013b0e90 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v0000000001479770_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v0000000001479f90_0 .var "par_out", 7 0;
v00000000014794f0_0 .net "reset", 0 0, L_00000000013a6780;  alias, 1 drivers
v0000000001478190_0 .net "ser_in", 0 0, v0000000001478870_0;  1 drivers
S_000000000147c980 .scope module, "datapath_inst" "datapath" 8 109, 11 1 0, S_000000000147b9e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 4 "shift";
    .port_info 4 /INPUT 1 "en_max_pool";
    .port_info 5 /INPUT 3 "mask";
    .port_info 6 /INPUT 24 "img_data";
    .port_info 7 /INPUT 24 "kern_data";
    .port_info 8 /OUTPUT 8 "result_data";
    .port_info 9 /OUTPUT 1 "result_valid";
    .port_info 10 /INPUT 1 "clr_k_col_cnt";
    .port_info 11 /INPUT 1 "clr_col_cnt";
    .port_info 12 /OUTPUT 1 "accum_ovrflow";
P_000000000147bd00 .param/l "CLR_DLY" 0 11 162, +C4<00000000000000000000000000000010>;
P_000000000147bd38 .param/l "CLR_DLY_WIDTH" 0 11 163, +C4<00000000000000000000000000000011>;
P_000000000147bd70 .param/l "DLY_WIDTH" 0 11 146, +C4<00000000000000000000000000010000>;
P_000000000147bda8 .param/l "IMG_DWIDTH" 0 11 3, +C4<00000000000000000000000000011000>;
P_000000000147bde0 .param/l "KERN_DWIDTH" 0 11 4, +C4<00000000000000000000000000011000>;
P_000000000147be18 .param/l "RESULT_DWIDTH" 0 11 5, +C4<00000000000000000000000000001000>;
P_000000000147be50 .param/l "SHFT_WIDTH" 0 11 6, +C4<00000000000000000000000000000100>;
L_000000000136e970 .functor OR 1, L_00000000013a6780, L_00000000014f05a0, C4<0>, C4<0>;
L_00000000013a6400 .functor AND 1, v000000000147ecb0_0, L_00000000014f0000, C4<1>, C4<1>;
v000000000147d950_0 .net *"_s13", 0 0, L_00000000014f05a0;  1 drivers
v000000000147f430_0 .net *"_s17", 0 0, L_00000000014f0000;  1 drivers
v000000000147d590_0 .var "accum_ovrflow", 0 0;
v000000000147f1b0_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v000000000147ea30_0 .net "clr_col_cnt", 0 0, v0000000001478730_0;  alias, 1 drivers
v000000000147d770_0 .net "clr_col_cnt_d", 7 0, v000000000147aa30_0;  1 drivers
v000000000147eb70_0 .net "clr_k_col_cnt", 0 0, v00000000014787d0_0;  alias, 1 drivers
v000000000147df90_0 .net "clr_k_col_cnt_d", 2 0, v000000000147d810_0;  1 drivers
v000000000147ecb0_0 .var "clr_mult_accum", 0 0;
v000000000147e8f0_0 .net "en_max_pool", 0 0, L_00000000014f01e0;  alias, 1 drivers
v000000000147f570_0 .net "img_data", 23 0, v00000000014780f0_0;  alias, 1 drivers
v000000000147fc50_0 .net "kern_data", 23 0, v0000000001478410_0;  alias, 1 drivers
v000000000147e670_0 .net "mask", 2 0, L_00000000014ef9c0;  alias, 1 drivers
v000000000147efd0_0 .var "mult_accum", 19 0;
v000000000147e2b0_0 .var "mult_accum_mux", 20 0;
v000000000147f610_0 .var "mult_accum_r", 20 0;
v000000000147f250_0 .net "mult_out0", 15 0, v000000000147a5d0_0;  1 drivers
v000000000147dd10_0 .var "mult_out0_r", 15 0;
v000000000147fcf0_0 .net "mult_out1", 15 0, v000000000147a710_0;  1 drivers
v000000000147d9f0_0 .var "mult_out1_r", 15 0;
v000000000147ead0_0 .net "mult_out2", 15 0, v000000000147a850_0;  1 drivers
v000000000147f110_0 .var "mult_out2_r", 15 0;
v000000000147fb10_0 .net "reset", 0 0, L_00000000013a6780;  alias, 1 drivers
v000000000147f7f0_0 .net "result_data", 7 0, v0000000001479ef0_0;  alias, 1 drivers
v000000000147de50_0 .net "result_valid", 0 0, v000000000147a3f0_0;  alias, 1 drivers
v000000000147ed50_0 .net "shift", 3 0, L_00000000014f0a00;  alias, 1 drivers
v000000000147edf0_0 .net "shift_out", 7 0, v000000000147e530_0;  1 drivers
v000000000147e350_0 .net "start", 0 0, L_00000000014f1fe0;  alias, 1 drivers
v000000000147f2f0_0 .net "start_d", 15 0, v000000000147e030_0;  1 drivers
E_00000000013b1590 .event edge, v000000000147d810_0, v000000000147e030_0;
E_00000000013b0ed0 .event edge, v000000000147f610_0;
E_00000000013b0f50 .event edge, v000000000147ecb0_0, v000000000147f610_0;
L_00000000014f1220 .part v00000000014780f0_0, 0, 8;
L_00000000014f1cc0 .part v0000000001478410_0, 0, 8;
L_00000000014f0280 .part v00000000014780f0_0, 8, 8;
L_00000000014f0500 .part v0000000001478410_0, 8, 8;
L_00000000014f1d60 .part v00000000014780f0_0, 16, 8;
L_00000000014f0820 .part v0000000001478410_0, 16, 8;
L_00000000014f05a0 .part v000000000147aa30_0, 3, 1;
L_00000000014f0000 .part v000000000147e030_0, 2, 1;
S_000000000147c1b0 .scope module, "max_pool_inst" "max_pool" 11 135, 12 12 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en_maxpool";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "valid_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "valid_out";
P_00000000013b0750 .param/l "DWIDTH" 0 12 14, +C4<00000000000000000000000000001000>;
v0000000001479d10_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v0000000001479e50_0 .net "data_in", 7 0, v000000000147e530_0;  alias, 1 drivers
v0000000001479ef0_0 .var "data_out", 7 0;
v000000000147a030_0 .var "data_r", 7 0;
v000000000147a0d0_0 .net "en_maxpool", 0 0, L_00000000014f01e0;  alias, 1 drivers
v0000000001477bf0_0 .var "max_pool_out", 7 0;
v0000000001477c90_0 .var "max_pool_valid", 0 0;
v0000000001477d30_0 .net "reset", 0 0, L_000000000136e970;  1 drivers
v0000000001477dd0_0 .var "toggle", 0 0;
v0000000001478050_0 .net "valid_in", 0 0, L_00000000013a6400;  1 drivers
v000000000147a3f0_0 .var "valid_out", 0 0;
E_00000000013b0850 .event edge, v0000000001477dd0_0, v0000000001478050_0;
E_00000000013b1f10 .event edge, v000000000147a030_0, v0000000001479e50_0;
S_000000000147c340 .scope module, "mult_inst0" "mult" 11 53, 13 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4b80 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4bb8 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v000000000147a8f0_0 .net/s "a", 7 0, L_00000000014f1220;  1 drivers
v000000000147a490_0 .net/s "b", 7 0, L_00000000014f1cc0;  1 drivers
v000000000147a5d0_0 .var/s "out", 15 0;
E_00000000013b23d0 .event edge, v000000000147a8f0_0, v000000000147a490_0;
S_000000000147c4d0 .scope module, "mult_inst1" "mult" 11 65, 13 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c5580 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c55b8 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v000000000147a670_0 .net/s "a", 7 0, L_00000000014f0280;  1 drivers
v000000000147aad0_0 .net/s "b", 7 0, L_00000000014f0500;  1 drivers
v000000000147a710_0 .var/s "out", 15 0;
E_00000000013b2350 .event edge, v000000000147a670_0, v000000000147aad0_0;
S_000000000147b3a0 .scope module, "mult_inst2" "mult" 11 77, 13 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 16 "out";
P_00000000013c4800 .param/l "WIDTH_A" 0 13 3, +C4<00000000000000000000000000001000>;
P_00000000013c4838 .param/l "WIDTH_B" 0 13 4, +C4<00000000000000000000000000001000>;
v000000000147a530_0 .net/s "a", 7 0, L_00000000014f1d60;  1 drivers
v000000000147a7b0_0 .net/s "b", 7 0, L_00000000014f0820;  1 drivers
v000000000147a850_0 .var/s "out", 15 0;
E_00000000013b1c90 .event edge, v000000000147a530_0, v000000000147a7b0_0;
S_000000000147b6c0 .scope module, "ser_shift_clr_col" "serial_shift" 11 186, 10 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 8 "par_out";
P_00000000013b1890 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000001000>;
v000000000147a990_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v000000000147aa30_0 .var "par_out", 7 0;
v000000000147f4d0_0 .net "reset", 0 0, L_00000000013a6780;  alias, 1 drivers
v000000000147e990_0 .net "ser_in", 0 0, v0000000001478730_0;  alias, 1 drivers
S_000000000147cca0 .scope module, "ser_shift_clr_k_col" "serial_shift" 11 170, 10 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 3 "par_out";
P_00000000013b1750 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000000011>;
v000000000147e5d0_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v000000000147d810_0 .var "par_out", 2 0;
v000000000147f390_0 .net "reset", 0 0, L_00000000013a6780;  alias, 1 drivers
v000000000147dbd0_0 .net "ser_in", 0 0, v00000000014787d0_0;  alias, 1 drivers
S_000000000147c7f0 .scope module, "ser_shift_start" "serial_shift" 11 153, 10 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "ser_in";
    .port_info 3 /OUTPUT 16 "par_out";
P_00000000013b1a10 .param/l "DLY_WIDTH" 0 10 3, +C4<00000000000000000000000000010000>;
v000000000147da90_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v000000000147e030_0 .var "par_out", 15 0;
v000000000147ec10_0 .net "reset", 0 0, L_00000000013a6780;  alias, 1 drivers
v000000000147fbb0_0 .net "ser_in", 0 0, L_00000000014f1fe0;  alias, 1 drivers
S_000000000147cb10 .scope module, "shifter_inst" "shifter" 11 123, 14 1 0, S_000000000147c980;
 .timescale 0 0;
    .port_info 0 /INPUT 20 "in";
    .port_info 1 /INPUT 4 "shift";
    .port_info 2 /OUTPUT 8 "out";
P_0000000001471d20 .param/l "IN_WIDTH" 0 14 3, +C4<00000000000000000000000000010100>;
P_0000000001471d58 .param/l "OUT_WIDTH" 0 14 5, +C4<00000000000000000000000000001000>;
P_0000000001471d90 .param/l "SHFT_WIDTH" 0 14 4, +C4<00000000000000000000000000000100>;
v000000000147def0_0 .net "in", 19 0, v000000000147efd0_0;  1 drivers
v000000000147e530_0 .var "out", 7 0;
v000000000147dc70_0 .net "shift", 3 0, L_00000000014f0a00;  alias, 1 drivers
E_00000000013b19d0 .event edge, v0000000001477a10_0, v000000000147def0_0;
S_000000000147ce30 .scope module, "results_dffram" "dffram" 4 188, 7 1 0, S_000000000146e5f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /OUTPUT 8 "dat_o";
    .port_info 3 /OUTPUT 8 "dat_o2";
    .port_info 4 /INPUT 8 "dat_i";
    .port_info 5 /INPUT 6 "adr_w";
    .port_info 6 /INPUT 6 "adr_r";
P_00000000013c4c00 .param/l "AWIDTH" 0 7 4, +C4<00000000000000000000000000000110>;
P_00000000013c4c38 .param/l "DWIDTH" 0 7 3, +C4<00000000000000000000000000001000>;
v00000000014824f0_0 .net "adr_r", 5 0, L_00000000014efce0;  1 drivers
v0000000001481550_0 .net "adr_w", 5 0, v0000000001479810_0;  alias, 1 drivers
v0000000001480b50_0 .net "clk", 0 0, L_000000000136d320;  alias, 1 drivers
v00000000014806f0_0 .net "dat_i", 7 0, v0000000001479ef0_0;  alias, 1 drivers
v00000000014805b0_0 .var "dat_o", 7 0;
v00000000014803d0_0 .var "dat_o2", 7 0;
v0000000001480470 .array "r", 63 0, 7 0;
v000000000147fed0_0 .net "we", 0 0, L_00000000013a58a0;  1 drivers
S_000000000147cfc0 .scope task, "wb_read" "wb_read" 2 414, 2 414 0, S_000000000094adb0;
 .timescale 0 0;
v0000000001482ef0_0 .var "addr", 31 0;
v0000000001483fd0_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_read ;
    %wait E_00000000013adc90;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001485470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014851f0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001485010_0, 0, 4;
    %load/vec4 v0000000001482ef0_0;
    %store/vec4 v0000000001484ed0_0, 0, 32;
    %wait E_00000000013adc90;
T_7.50 ;
    %load/vec4 v0000000001482590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_7.51, 8;
    %wait E_00000000013adc90;
    %jmp T_7.50;
T_7.51 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000001484d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001485470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000014851f0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000000001485010_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000001484ed0_0, 0, 32;
    %load/vec4 v0000000001485290_0;
    %store/vec4 v0000000001483fd0_0, 0, 32;
    %end;
S_000000000147b210 .scope task, "wb_write" "wb_write" 2 387, 2 387 0, S_000000000094adb0;
 .timescale 0 0;
v00000000014835d0_0 .var "addr", 31 0;
v0000000001482950_0 .var "data", 31 0;
TD_tb_ren_conv_top_wrapper.wb_write ;
    %wait E_00000000013adc90;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484d90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001485470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000014851f0_0, 0, 1;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v0000000001485010_0, 0, 4;
    %load/vec4 v0000000001482950_0;
    %store/vec4 v0000000001484f70_0, 0, 32;
    %load/vec4 v00000000014835d0_0;
    %store/vec4 v0000000001484ed0_0, 0, 32;
    %wait E_00000000013adc90;
T_8.52 ;
    %load/vec4 v0000000001482590_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz T_8.53, 8;
    %wait E_00000000013adc90;
    %jmp T_8.52;
T_8.53 ;
    %delay 1, 0;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0000000001484d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001485470_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000000014851f0_0, 0, 1;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000000001485010_0, 0, 4;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000001484f70_0, 0, 32;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0000000001484ed0_0, 0, 32;
    %end;
S_0000000001488840 .scope task, "write_image" "write_image" 2 329, 2 329 0, S_000000000094adb0;
 .timescale 0 0;
v0000000001482db0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_image ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_9.54 ;
    %load/vec4 v0000000001483170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_9.55, 5;
    %pushi/vec4 805306624, 0, 32;
    %load/vec4 v0000000001482db0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001483170_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000001483170_0;
    %load/vec4a v0000000001482bd0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_9.54;
T_9.55 ;
    %end;
S_0000000001489330 .scope task, "write_kernel" "write_kernel" 2 339, 2 339 0, S_000000000094adb0;
 .timescale 0 0;
v00000000014842f0_0 .var "inst_no", 7 0;
TD_tb_ren_conv_top_wrapper.write_kernel ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_10.56 ;
    %load/vec4 v0000000001483170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.57, 5;
    %pushi/vec4 805306880, 0, 32;
    %load/vec4 v00000000014842f0_0;
    %pad/u 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %load/vec4 v0000000001483170_0;
    %muli 4, 0, 32;
    %add;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000000001483170_0;
    %load/vec4a v0000000001484430, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_10.56;
T_10.57 ;
    %end;
    .scope S_0000000000911530;
T_11 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013d7d10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013d5bf0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013d6c30_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013d5fb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000013d7c70_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v00000000013d6e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v00000000013d6730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %jmp T_11.8;
T_11.4 ;
    %load/vec4 v00000000013d6cd0_0;
    %assign/vec4 v00000000013d5bf0_0, 0;
    %jmp T_11.8;
T_11.5 ;
    %load/vec4 v00000000013d6cd0_0;
    %assign/vec4 v00000000013d6c30_0, 0;
    %jmp T_11.8;
T_11.6 ;
    %load/vec4 v00000000013d6cd0_0;
    %assign/vec4 v00000000013d5fb0_0, 0;
    %jmp T_11.8;
T_11.7 ;
    %load/vec4 v00000000013d6cd0_0;
    %assign/vec4 v00000000013d7c70_0, 0;
    %jmp T_11.8;
T_11.8 ;
    %pop/vec4 1;
T_11.2 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000911530;
T_12 ;
    %wait E_00000000013ae3d0;
    %load/vec4 v00000000013d6730_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_12.3, 6;
    %jmp T_12.4;
T_12.0 ;
    %load/vec4 v00000000013d82b0_0;
    %store/vec4 v00000000013d5e70_0, 0, 32;
    %jmp T_12.4;
T_12.1 ;
    %load/vec4 v00000000013d5c90_0;
    %store/vec4 v00000000013d5e70_0, 0, 32;
    %jmp T_12.4;
T_12.2 ;
    %load/vec4 v00000000013d6050_0;
    %store/vec4 v00000000013d5e70_0, 0, 32;
    %jmp T_12.4;
T_12.3 ;
    %load/vec4 v00000000013d6d70_0;
    %store/vec4 v00000000013d5e70_0, 0, 32;
    %jmp T_12.4;
T_12.4 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_00000000008fa860;
T_13 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013d83f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013d99d0_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v00000000013d99d0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v00000000013d8710_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000013d99d0_0, 0;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000008fa6d0;
T_14 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %load/vec4 v000000000137c2e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000137e0e0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000000000137d280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000000000137e0e0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000137e0e0_0, 0;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000000008fa6d0;
T_15 ;
    %wait E_00000000013b0050;
    %load/vec4 v000000000137e0e0_0;
    %load/vec4 v000000000137e400_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000013a3fa0_0;
    %and;
    %store/vec4 v000000000137c2e0_0, 0, 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000008fa6d0;
T_16 ;
    %wait E_00000000013b0190;
    %load/vec4 v00000000013a3fa0_0;
    %store/vec4 v000000000137d280_0, 0, 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000008fa6d0;
T_17 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %load/vec4 v00000000013d8990_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000137bd40_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v000000000137cf60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %load/vec4 v000000000137bd40_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000137bd40_0, 0;
T_17.2 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_00000000008fa6d0;
T_18 ;
    %wait E_00000000013aff10;
    %load/vec4 v000000000137bd40_0;
    %load/vec4 v000000000137c420_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000137cf60_0;
    %and;
    %store/vec4 v00000000013d8990_0, 0, 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_00000000008fa6d0;
T_19 ;
    %wait E_00000000013af890;
    %load/vec4 v000000000137c2e0_0;
    %store/vec4 v000000000137cf60_0, 0, 1;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000008fa6d0;
T_20 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %load/vec4 v000000000137b8e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000137ea40_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v000000000137ae40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v000000000137ea40_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000137ea40_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_00000000008fa6d0;
T_21 ;
    %wait E_00000000013afc10;
    %load/vec4 v000000000137ea40_0;
    %load/vec4 v000000000137e900_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000137ae40_0;
    %and;
    %store/vec4 v000000000137b8e0_0, 0, 1;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000008fa6d0;
T_22 ;
    %wait E_00000000013b0210;
    %load/vec4 v00000000013d8990_0;
    %store/vec4 v000000000137ae40_0, 0, 1;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000008fa6d0;
T_23 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %load/vec4 v000000000137d140_0;
    %or;
    %load/vec4 v00000000013a4220_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %load/vec4 v00000000013a42c0_0;
    %assign/vec4 v000000000137e040_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v000000000137cce0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v000000000137e040_0;
    %load/vec4 v00000000013a42c0_0;
    %add;
    %assign/vec4 v000000000137e040_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_00000000008fa6d0;
T_24 ;
    %wait E_00000000013b0210;
    %load/vec4 v00000000013d8990_0;
    %store/vec4 v000000000137d140_0, 0, 1;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_00000000008fa6d0;
T_25 ;
    %wait E_00000000013af890;
    %load/vec4 v000000000137c2e0_0;
    %store/vec4 v000000000137cce0_0, 0, 1;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_00000000008fa6d0;
T_26 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %load/vec4 v000000000137d140_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000137b200_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v000000000137c560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v000000000137e040_0;
    %assign/vec4 v000000000137b200_0, 0;
    %jmp T_26.3;
T_26.2 ;
    %load/vec4 v000000000137ad00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.4, 8;
    %load/vec4 v000000000137b200_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000137b200_0, 0;
T_26.4 ;
T_26.3 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_00000000008fa6d0;
T_27 ;
    %wait E_00000000013af890;
    %load/vec4 v000000000137c2e0_0;
    %store/vec4 v000000000137c560_0, 0, 1;
    %jmp T_27;
    .thread T_27, $push;
    .scope S_00000000008fa6d0;
T_28 ;
    %wait E_00000000013b0190;
    %load/vec4 v00000000013a3fa0_0;
    %store/vec4 v000000000137ad00_0, 0, 1;
    %jmp T_28;
    .thread T_28, $push;
    .scope S_00000000008fa6d0;
T_29 ;
    %wait E_00000000013afb50;
    %load/vec4 v000000000137e360_0;
    %flag_set/vec4 8;
    %jmp/0 T_29.0, 8;
    %load/vec4 v000000000137ea40_0;
    %load/vec4 v000000000137e0e0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_29.1, 8;
T_29.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000137ea40_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000137e0e0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_29.1, 8;
 ; End of false expr.
    %blend;
T_29.1;
    %store/vec4 v000000000137e220_0, 0, 6;
    %jmp T_29;
    .thread T_29, $push;
    .scope S_00000000008fa6d0;
T_30 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013a3d20_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000000013a3fa0_0;
    %assign/vec4 v00000000013a3d20_0, 0;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_00000000008fa6d0;
T_31 ;
    %wait E_00000000013afb10;
    %load/vec4 v00000000013a3fa0_0;
    %load/vec4 v00000000013a3d20_0;
    %inv;
    %and;
    %store/vec4 v00000000013a4220_0, 0, 1;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_00000000008fa6d0;
T_32 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %load/vec4 v000000000137d1e0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000137d460_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v000000000137b160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v000000000137d460_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000137d460_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_00000000008fa6d0;
T_33 ;
    %wait E_00000000013afd50;
    %load/vec4 v000000000137d460_0;
    %load/vec4 v000000000137d500_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000137b160_0;
    %and;
    %store/vec4 v000000000137d1e0_0, 0, 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000000008fa6d0;
T_34 ;
    %wait E_00000000013ae590;
    %load/vec4 v000000000137eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000137cc40_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v000000000137bc00_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000137cc40_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_000000000144fb30;
T_35 ;
    %wait E_00000000013af710;
    %load/vec4 v00000000013a3500_0;
    %pad/s 16;
    %load/vec4 v00000000013a2c40_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000013a35a0_0, 0, 16;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_000000000144f1d0;
T_36 ;
    %wait E_00000000013afbd0;
    %load/vec4 v00000000013a2a60_0;
    %pad/s 16;
    %load/vec4 v00000000013a3780_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000013a1700_0, 0, 16;
    %jmp T_36;
    .thread T_36, $push;
    .scope S_000000000144f040;
T_37 ;
    %wait E_00000000013b0590;
    %load/vec4 v00000000013a1d40_0;
    %pad/s 16;
    %load/vec4 v00000000013a26a0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000013a2740_0, 0, 16;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_000000000144fcc0;
T_38 ;
    %wait E_00000000013afcd0;
    %load/vec4 v0000000001343e80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_38.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_38.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_38.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_38.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_38.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_38.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_38.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_38.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_38.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_38.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_38.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_38.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_38.12, 6;
    %jmp T_38.13;
T_38.0 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.1 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.2 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.3 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.4 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.5 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.6 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.7 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.8 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.9 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.10 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.11 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v00000000013433e0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000000001343ca0_0, 0, 8;
    %jmp T_38.13;
T_38.13 ;
    %pop/vec4 1;
    %jmp T_38;
    .thread T_38, $push;
    .scope S_000000000144f810;
T_39 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013a3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013a4860_0, 0;
    %jmp T_39.1;
T_39.0 ;
    %load/vec4 v00000000013a2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_39.2, 8;
    %load/vec4 v00000000013a44a0_0;
    %assign/vec4 v00000000013a4860_0, 0;
T_39.2 ;
T_39.1 ;
    %jmp T_39;
    .thread T_39;
    .scope S_000000000144f810;
T_40 ;
    %wait E_00000000013afc90;
    %load/vec4 v00000000013a44a0_0;
    %load/vec4 v00000000013a4860_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_40.0, 8;
    %load/vec4 v00000000013a4860_0;
    %jmp/1 T_40.1, 8;
T_40.0 ; End of true expr.
    %load/vec4 v00000000013a44a0_0;
    %jmp/0 T_40.1, 8;
 ; End of false expr.
    %blend;
T_40.1;
    %assign/vec4 v00000000013a4900_0, 0;
    %jmp T_40;
    .thread T_40, $push;
    .scope S_000000000144f810;
T_41 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013a3f00_0;
    %load/vec4 v00000000013a4e00_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013a49a0_0, 0;
    %jmp T_41.1;
T_41.0 ;
    %load/vec4 v00000000013a2380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_41.2, 8;
    %load/vec4 v00000000013a49a0_0;
    %inv;
    %assign/vec4 v00000000013a49a0_0, 0;
T_41.2 ;
T_41.1 ;
    %jmp T_41;
    .thread T_41;
    .scope S_000000000144f810;
T_42 ;
    %wait E_00000000013af750;
    %load/vec4 v00000000013a49a0_0;
    %load/vec4 v00000000013a2380_0;
    %and;
    %assign/vec4 v00000000013a3e60_0, 0;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_000000000144f810;
T_43 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013a3f00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_43.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013a3dc0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013a33c0_0, 0;
    %jmp T_43.1;
T_43.0 ;
    %load/vec4 v00000000013a4e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.2, 8;
    %load/vec4 v00000000013a4900_0;
    %jmp/1 T_43.3, 8;
T_43.2 ; End of true expr.
    %load/vec4 v00000000013a44a0_0;
    %jmp/0 T_43.3, 8;
 ; End of false expr.
    %blend;
T_43.3;
    %assign/vec4 v00000000013a3dc0_0, 0;
    %load/vec4 v00000000013a4e00_0;
    %flag_set/vec4 8;
    %jmp/0 T_43.4, 8;
    %load/vec4 v00000000013a3e60_0;
    %jmp/1 T_43.5, 8;
T_43.4 ; End of true expr.
    %load/vec4 v00000000013a2380_0;
    %jmp/0 T_43.5, 8;
 ; End of false expr.
    %blend;
T_43.5;
    %assign/vec4 v00000000013a33c0_0, 0;
T_43.1 ;
    %jmp T_43;
    .thread T_43;
    .scope S_000000000144f360;
T_44 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001344240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_44.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001342f80_0, 0;
    %jmp T_44.1;
T_44.0 ;
    %load/vec4 v0000000001342f80_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000000001343980_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001342f80_0, 0;
T_44.1 ;
    %jmp T_44;
    .thread T_44;
    .scope S_000000000144f9a0;
T_45 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001343840_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_45.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001343fc0_0, 0;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000001343fc0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v00000000013435c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001343fc0_0, 0;
T_45.1 ;
    %jmp T_45;
    .thread T_45;
    .scope S_000000000144f4f0;
T_46 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001342ee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_46.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000013a2b00_0, 0;
    %jmp T_46.1;
T_46.0 ;
    %load/vec4 v00000000013a2b00_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001343700_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000013a2b00_0, 0;
T_46.1 ;
    %jmp T_46;
    .thread T_46;
    .scope S_000000000144f680;
T_47 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001363660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_47.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001364420_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000013646a0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001364740_0, 0;
    %jmp T_47.1;
T_47.0 ;
    %load/vec4 v0000000001362da0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0000000001363d40_0;
    %and;
    %assign/vec4 v0000000001364420_0, 0;
    %load/vec4 v0000000001362da0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0000000001363020_0;
    %and;
    %assign/vec4 v00000000013646a0_0, 0;
    %load/vec4 v0000000001362da0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v0000000001362e40_0;
    %and;
    %assign/vec4 v0000000001364740_0, 0;
T_47.1 ;
    %jmp T_47;
    .thread T_47;
    .scope S_000000000144f680;
T_48 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001363660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_48.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v0000000001363ac0_0, 0;
    %jmp T_48.1;
T_48.0 ;
    %load/vec4 v00000000013635c0_0;
    %load/vec4 v0000000001364420_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001364420_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v00000000013646a0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000013646a0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000000001364740_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001364740_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v0000000001363ac0_0, 0;
T_48.1 ;
    %jmp T_48;
    .thread T_48;
    .scope S_000000000144f680;
T_49 ;
    %wait E_00000000013afb90;
    %load/vec4 v00000000013432a0_0;
    %flag_set/vec4 8;
    %jmp/0 T_49.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_49.1, 8;
T_49.0 ; End of true expr.
    %load/vec4 v0000000001363ac0_0;
    %jmp/0 T_49.1, 8;
 ; End of false expr.
    %blend;
T_49.1;
    %store/vec4 v00000000013635c0_0, 0, 21;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_000000000144f680;
T_50 ;
    %wait E_00000000013afc50;
    %load/vec4 v0000000001363ac0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0000000001364240_0, 0, 20;
    %jmp T_50;
    .thread T_50, $push;
    .scope S_000000000144f680;
T_51 ;
    %wait E_00000000013afc50;
    %load/vec4 v0000000001363ac0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000000001363ac0_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v0000000001343160_0, 0, 1;
    %jmp T_51;
    .thread T_51, $push;
    .scope S_000000000144f680;
T_52 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001363660_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001343160_0, 0;
    %jmp T_52.1;
T_52.0 ;
    %load/vec4 v0000000001363ac0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v0000000001363ac0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v00000000013566b0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_52.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001343160_0, 0;
T_52.2 ;
T_52.1 ;
    %jmp T_52;
    .thread T_52;
    .scope S_000000000144f680;
T_53 ;
    %wait E_00000000013aff90;
    %load/vec4 v0000000001342d00_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000013566b0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v00000000013432a0_0, 0, 1;
    %jmp T_53;
    .thread T_53, $push;
    .scope S_00000000009116c0;
T_54 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013d96b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_54.0, 8;
    %load/vec4 v00000000013d92f0_0;
    %load/vec4 v00000000013d9430_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000013d8d50, 0, 4;
T_54.0 ;
    %load/vec4 v00000000013d9430_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000013d8d50, 4;
    %assign/vec4 v00000000013d9a70_0, 0;
    %load/vec4 v00000000013d7bd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000013d8d50, 4;
    %assign/vec4 v00000000013d8df0_0, 0;
    %jmp T_54;
    .thread T_54;
    .scope S_0000000000910420;
T_55 ;
    %wait E_00000000013ae590;
    %load/vec4 v00000000013d9890_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_55.0, 8;
    %load/vec4 v00000000013d94d0_0;
    %load/vec4 v00000000013d8670_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000013d9750, 0, 4;
T_55.0 ;
    %load/vec4 v00000000013d8670_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000013d9750, 4;
    %assign/vec4 v00000000013d97f0_0, 0;
    %load/vec4 v00000000013d85d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000013d9750, 4;
    %assign/vec4 v00000000013d8850_0, 0;
    %jmp T_55;
    .thread T_55;
    .scope S_0000000001454b50;
T_56 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001450e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_56.0, 8;
    %load/vec4 v00000000014505b0_0;
    %load/vec4 v0000000001450330_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001450f10, 0, 4;
T_56.0 ;
    %load/vec4 v0000000001450330_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001450f10, 4;
    %assign/vec4 v0000000001450010_0, 0;
    %load/vec4 v0000000001452090_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001450f10, 4;
    %assign/vec4 v0000000001450dd0_0, 0;
    %jmp T_56;
    .thread T_56;
    .scope S_000000000091d790;
T_57 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001452770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_57.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014529f0_0, 0;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000000001453670_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_57.2, 4;
    %load/vec4 v0000000001450150_0;
    %assign/vec4 v00000000014529f0_0, 0;
    %jmp T_57.3;
T_57.2 ;
    %load/vec4 v0000000001453670_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_57.4, 4;
    %load/vec4 v0000000001451f50_0;
    %pad/u 32;
    %assign/vec4 v00000000014529f0_0, 0;
T_57.4 ;
T_57.3 ;
T_57.1 ;
    %jmp T_57;
    .thread T_57;
    .scope S_000000000091d790;
T_58 ;
    %wait E_00000000013ae590;
    %load/vec4 v0000000001452770_0;
    %load/vec4 v0000000001453170_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001453170_0, 0;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000000001453490_0;
    %load/vec4 v0000000001453170_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_58.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001453170_0, 0;
T_58.2 ;
T_58.1 ;
    %jmp T_58;
    .thread T_58;
    .scope S_0000000001454e70;
T_59 ;
    %wait E_00000000013afd90;
    %load/vec4 v00000000014592d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001453cb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001452f90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014528b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001452db0_0, 0;
    %jmp T_59.1;
T_59.0 ;
    %load/vec4 v0000000001459eb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_59.2, 8;
    %load/vec4 v0000000001453350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_59.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_59.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_59.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_59.7, 6;
    %jmp T_59.8;
T_59.4 ;
    %load/vec4 v0000000001452e50_0;
    %assign/vec4 v0000000001453cb0_0, 0;
    %jmp T_59.8;
T_59.5 ;
    %load/vec4 v0000000001452e50_0;
    %assign/vec4 v0000000001452f90_0, 0;
    %jmp T_59.8;
T_59.6 ;
    %load/vec4 v0000000001452e50_0;
    %assign/vec4 v00000000014528b0_0, 0;
    %jmp T_59.8;
T_59.7 ;
    %load/vec4 v0000000001452e50_0;
    %assign/vec4 v0000000001452db0_0, 0;
    %jmp T_59.8;
T_59.8 ;
    %pop/vec4 1;
T_59.2 ;
T_59.1 ;
    %jmp T_59;
    .thread T_59;
    .scope S_0000000001454e70;
T_60 ;
    %wait E_00000000013afa90;
    %load/vec4 v0000000001453350_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_60.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_60.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_60.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_60.3, 6;
    %jmp T_60.4;
T_60.0 ;
    %load/vec4 v0000000001459370_0;
    %store/vec4 v0000000001459870_0, 0, 32;
    %jmp T_60.4;
T_60.1 ;
    %load/vec4 v0000000001459230_0;
    %store/vec4 v0000000001459870_0, 0, 32;
    %jmp T_60.4;
T_60.2 ;
    %load/vec4 v00000000014595f0_0;
    %store/vec4 v0000000001459870_0, 0, 32;
    %jmp T_60.4;
T_60.3 ;
    %load/vec4 v00000000014588d0_0;
    %store/vec4 v0000000001459870_0, 0, 32;
    %jmp T_60.4;
T_60.4 ;
    %pop/vec4 1;
    %jmp T_60;
    .thread T_60, $push;
    .scope S_00000000014554b0;
T_61 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145a450_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_61.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000145a090_0, 0;
    %jmp T_61.1;
T_61.0 ;
    %load/vec4 v000000000145a090_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001459050_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000145a090_0, 0;
T_61.1 ;
    %jmp T_61;
    .thread T_61;
    .scope S_00000000014546a0;
T_62 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %load/vec4 v0000000001458e70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000145ce30_0, 0;
    %jmp T_62.1;
T_62.0 ;
    %load/vec4 v00000000014590f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_62.2, 8;
    %load/vec4 v000000000145ce30_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000145ce30_0, 0;
T_62.2 ;
T_62.1 ;
    %jmp T_62;
    .thread T_62;
    .scope S_00000000014546a0;
T_63 ;
    %wait E_00000000013af8d0;
    %load/vec4 v000000000145ce30_0;
    %load/vec4 v000000000145b5d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145c890_0;
    %and;
    %store/vec4 v0000000001458e70_0, 0, 1;
    %jmp T_63;
    .thread T_63, $push;
    .scope S_00000000014546a0;
T_64 ;
    %wait E_00000000013b0150;
    %load/vec4 v000000000145c890_0;
    %store/vec4 v00000000014590f0_0, 0, 1;
    %jmp T_64;
    .thread T_64, $push;
    .scope S_00000000014546a0;
T_65 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %load/vec4 v0000000001458c90_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001458f10_0, 0;
    %jmp T_65.1;
T_65.0 ;
    %load/vec4 v000000000145a950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_65.2, 8;
    %load/vec4 v0000000001458f10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001458f10_0, 0;
T_65.2 ;
T_65.1 ;
    %jmp T_65;
    .thread T_65;
    .scope S_00000000014546a0;
T_66 ;
    %wait E_00000000013af910;
    %load/vec4 v0000000001458f10_0;
    %load/vec4 v000000000145a770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145a950_0;
    %and;
    %store/vec4 v0000000001458c90_0, 0, 1;
    %jmp T_66;
    .thread T_66, $push;
    .scope S_00000000014546a0;
T_67 ;
    %wait E_00000000013afe10;
    %load/vec4 v0000000001458e70_0;
    %store/vec4 v000000000145a950_0, 0, 1;
    %jmp T_67;
    .thread T_67, $push;
    .scope S_00000000014546a0;
T_68 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %load/vec4 v00000000014599b0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000145d150_0, 0;
    %jmp T_68.1;
T_68.0 ;
    %load/vec4 v000000000145bc10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_68.2, 8;
    %load/vec4 v000000000145d150_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000145d150_0, 0;
T_68.2 ;
T_68.1 ;
    %jmp T_68;
    .thread T_68;
    .scope S_00000000014546a0;
T_69 ;
    %wait E_00000000013b0390;
    %load/vec4 v000000000145d150_0;
    %load/vec4 v000000000145b8f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145bc10_0;
    %and;
    %store/vec4 v00000000014599b0_0, 0, 1;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_00000000014546a0;
T_70 ;
    %wait E_00000000013b04d0;
    %load/vec4 v0000000001458c90_0;
    %store/vec4 v000000000145bc10_0, 0, 1;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_00000000014546a0;
T_71 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %load/vec4 v0000000001459910_0;
    %or;
    %load/vec4 v000000000145d1f0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.0, 8;
    %load/vec4 v000000000145c430_0;
    %assign/vec4 v000000000145cbb0_0, 0;
    %jmp T_71.1;
T_71.0 ;
    %load/vec4 v0000000001458fb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_71.2, 8;
    %load/vec4 v000000000145cbb0_0;
    %load/vec4 v000000000145c430_0;
    %add;
    %assign/vec4 v000000000145cbb0_0, 0;
T_71.2 ;
T_71.1 ;
    %jmp T_71;
    .thread T_71;
    .scope S_00000000014546a0;
T_72 ;
    %wait E_00000000013b04d0;
    %load/vec4 v0000000001458c90_0;
    %store/vec4 v0000000001459910_0, 0, 1;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_00000000014546a0;
T_73 ;
    %wait E_00000000013afe10;
    %load/vec4 v0000000001458e70_0;
    %store/vec4 v0000000001458fb0_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_00000000014546a0;
T_74 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %load/vec4 v0000000001459910_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000145bf30_0, 0;
    %jmp T_74.1;
T_74.0 ;
    %load/vec4 v000000000145a4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.2, 8;
    %load/vec4 v000000000145cbb0_0;
    %assign/vec4 v000000000145bf30_0, 0;
    %jmp T_74.3;
T_74.2 ;
    %load/vec4 v000000000145aa90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_74.4, 8;
    %load/vec4 v000000000145bf30_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000145bf30_0, 0;
T_74.4 ;
T_74.3 ;
T_74.1 ;
    %jmp T_74;
    .thread T_74;
    .scope S_00000000014546a0;
T_75 ;
    %wait E_00000000013afe10;
    %load/vec4 v0000000001458e70_0;
    %store/vec4 v000000000145a4f0_0, 0, 1;
    %jmp T_75;
    .thread T_75, $push;
    .scope S_00000000014546a0;
T_76 ;
    %wait E_00000000013b0150;
    %load/vec4 v000000000145c890_0;
    %store/vec4 v000000000145aa90_0, 0, 1;
    %jmp T_76;
    .thread T_76, $push;
    .scope S_00000000014546a0;
T_77 ;
    %wait E_00000000013b0290;
    %load/vec4 v000000000145bfd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_77.0, 8;
    %load/vec4 v000000000145d150_0;
    %load/vec4 v000000000145ce30_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_77.1, 8;
T_77.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000145d150_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000145ce30_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_77.1, 8;
 ; End of false expr.
    %blend;
T_77.1;
    %store/vec4 v000000000145d6f0_0, 0, 6;
    %jmp T_77;
    .thread T_77, $push;
    .scope S_00000000014546a0;
T_78 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_78.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145b7b0_0, 0;
    %jmp T_78.1;
T_78.0 ;
    %load/vec4 v000000000145c890_0;
    %assign/vec4 v000000000145b7b0_0, 0;
T_78.1 ;
    %jmp T_78;
    .thread T_78;
    .scope S_00000000014546a0;
T_79 ;
    %wait E_00000000013b00d0;
    %load/vec4 v000000000145c890_0;
    %load/vec4 v000000000145b7b0_0;
    %inv;
    %and;
    %store/vec4 v000000000145d1f0_0, 0, 1;
    %jmp T_79;
    .thread T_79, $push;
    .scope S_00000000014546a0;
T_80 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %load/vec4 v000000000145a6d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000145bdf0_0, 0;
    %jmp T_80.1;
T_80.0 ;
    %load/vec4 v000000000145b210_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_80.2, 8;
    %load/vec4 v000000000145bdf0_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000145bdf0_0, 0;
T_80.2 ;
T_80.1 ;
    %jmp T_80;
    .thread T_80;
    .scope S_00000000014546a0;
T_81 ;
    %wait E_00000000013b0250;
    %load/vec4 v000000000145bdf0_0;
    %load/vec4 v000000000145c570_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000145b210_0;
    %and;
    %store/vec4 v000000000145a6d0_0, 0, 1;
    %jmp T_81;
    .thread T_81, $push;
    .scope S_00000000014546a0;
T_82 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145a8b0_0, 0;
    %jmp T_82.1;
T_82.0 ;
    %load/vec4 v000000000145a590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_82.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000145a8b0_0, 0;
T_82.2 ;
T_82.1 ;
    %jmp T_82;
    .thread T_82;
    .scope S_0000000001455000;
T_83 ;
    %wait E_00000000013b0550;
    %load/vec4 v000000000145d290_0;
    %pad/s 16;
    %load/vec4 v000000000145b350_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000145d3d0_0, 0, 16;
    %jmp T_83;
    .thread T_83, $push;
    .scope S_0000000001455320;
T_84 ;
    %wait E_00000000013b05d0;
    %load/vec4 v000000000145c4d0_0;
    %pad/s 16;
    %load/vec4 v000000000145d470_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000145b990_0, 0, 16;
    %jmp T_84;
    .thread T_84, $push;
    .scope S_0000000001455af0;
T_85 ;
    %wait E_00000000013b1050;
    %load/vec4 v000000000145bb70_0;
    %pad/s 16;
    %load/vec4 v000000000145ca70_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000145b0d0_0, 0, 16;
    %jmp T_85;
    .thread T_85, $push;
    .scope S_0000000001454380;
T_86 ;
    %wait E_00000000013b0d50;
    %load/vec4 v000000000145be90_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_86.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_86.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_86.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_86.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_86.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_86.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_86.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_86.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_86.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_86.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_86.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_86.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_86.12, 6;
    %jmp T_86.13;
T_86.0 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.1 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.2 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.3 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.4 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.5 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.6 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.7 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.8 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.9 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.10 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.11 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.12 ;
    %load/vec4 v000000000145bcb0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000145bd50_0, 0, 8;
    %jmp T_86.13;
T_86.13 ;
    %pop/vec4 1;
    %jmp T_86;
    .thread T_86, $push;
    .scope S_00000000014557d0;
T_87 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000145c9d0_0, 0;
    %jmp T_87.1;
T_87.0 ;
    %load/vec4 v000000000145b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_87.2, 8;
    %load/vec4 v000000000145d5b0_0;
    %assign/vec4 v000000000145c9d0_0, 0;
T_87.2 ;
T_87.1 ;
    %jmp T_87;
    .thread T_87;
    .scope S_00000000014557d0;
T_88 ;
    %wait E_00000000013b03d0;
    %load/vec4 v000000000145d5b0_0;
    %load/vec4 v000000000145c9d0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_88.0, 8;
    %load/vec4 v000000000145c9d0_0;
    %jmp/1 T_88.1, 8;
T_88.0 ; End of true expr.
    %load/vec4 v000000000145d5b0_0;
    %jmp/0 T_88.1, 8;
 ; End of false expr.
    %blend;
T_88.1;
    %assign/vec4 v000000000145c1b0_0, 0;
    %jmp T_88;
    .thread T_88, $push;
    .scope S_00000000014557d0;
T_89 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b670_0;
    %load/vec4 v000000000145cc50_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145c2f0_0, 0;
    %jmp T_89.1;
T_89.0 ;
    %load/vec4 v000000000145b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_89.2, 8;
    %load/vec4 v000000000145c2f0_0;
    %inv;
    %assign/vec4 v000000000145c2f0_0, 0;
T_89.2 ;
T_89.1 ;
    %jmp T_89;
    .thread T_89;
    .scope S_00000000014557d0;
T_90 ;
    %wait E_00000000013b0310;
    %load/vec4 v000000000145c2f0_0;
    %load/vec4 v000000000145b850_0;
    %and;
    %assign/vec4 v000000000145d790_0, 0;
    %jmp T_90;
    .thread T_90, $push;
    .scope S_00000000014557d0;
T_91 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_91.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000145c250_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145bad0_0, 0;
    %jmp T_91.1;
T_91.0 ;
    %load/vec4 v000000000145cc50_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.2, 8;
    %load/vec4 v000000000145c1b0_0;
    %jmp/1 T_91.3, 8;
T_91.2 ; End of true expr.
    %load/vec4 v000000000145d5b0_0;
    %jmp/0 T_91.3, 8;
 ; End of false expr.
    %blend;
T_91.3;
    %assign/vec4 v000000000145c250_0, 0;
    %load/vec4 v000000000145cc50_0;
    %flag_set/vec4 8;
    %jmp/0 T_91.4, 8;
    %load/vec4 v000000000145d790_0;
    %jmp/1 T_91.5, 8;
T_91.4 ; End of true expr.
    %load/vec4 v000000000145b850_0;
    %jmp/0 T_91.5, 8;
 ; End of false expr.
    %blend;
T_91.5;
    %assign/vec4 v000000000145bad0_0, 0;
T_91.1 ;
    %jmp T_91;
    .thread T_91;
    .scope S_00000000014541f0;
T_92 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145cb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_92.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000145c6b0_0, 0;
    %jmp T_92.1;
T_92.0 ;
    %load/vec4 v000000000145c6b0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000000000145b030_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000145c6b0_0, 0;
T_92.1 ;
    %jmp T_92;
    .thread T_92;
    .scope S_0000000001454060;
T_93 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_93.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000145b490_0, 0;
    %jmp T_93.1;
T_93.0 ;
    %load/vec4 v000000000145b490_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000000000145ba30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000145b490_0, 0;
T_93.1 ;
    %jmp T_93;
    .thread T_93;
    .scope S_0000000001455c80;
T_94 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145b3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_94.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000145c390_0, 0;
    %jmp T_94.1;
T_94.0 ;
    %load/vec4 v000000000145c390_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000145b170_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000145c390_0, 0;
T_94.1 ;
    %jmp T_94;
    .thread T_94;
    .scope S_0000000001453ed0;
T_95 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_95.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000145dab0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000145dd30_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000145de70_0, 0;
    %jmp T_95.1;
T_95.0 ;
    %load/vec4 v000000000145dbf0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v000000000145da10_0;
    %and;
    %assign/vec4 v000000000145dab0_0, 0;
    %load/vec4 v000000000145dbf0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v000000000145db50_0;
    %and;
    %assign/vec4 v000000000145dd30_0, 0;
    %load/vec4 v000000000145dbf0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v000000000145ddd0_0;
    %and;
    %assign/vec4 v000000000145de70_0, 0;
T_95.1 ;
    %jmp T_95;
    .thread T_95;
    .scope S_0000000001453ed0;
T_96 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_96.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000000000145d970_0, 0;
    %jmp T_96.1;
T_96.0 ;
    %load/vec4 v000000000145d8d0_0;
    %load/vec4 v000000000145dab0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000145dab0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000145dd30_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000145dd30_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000145de70_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000145de70_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000000000145d970_0, 0;
T_96.1 ;
    %jmp T_96;
    .thread T_96;
    .scope S_0000000001453ed0;
T_97 ;
    %wait E_00000000013af690;
    %load/vec4 v000000000145cf70_0;
    %flag_set/vec4 8;
    %jmp/0 T_97.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_97.1, 8;
T_97.0 ; End of true expr.
    %load/vec4 v000000000145d970_0;
    %jmp/0 T_97.1, 8;
 ; End of false expr.
    %blend;
T_97.1;
    %store/vec4 v000000000145d8d0_0, 0, 21;
    %jmp T_97;
    .thread T_97, $push;
    .scope S_0000000001453ed0;
T_98 ;
    %wait E_00000000013aff50;
    %load/vec4 v000000000145d970_0;
    %parti/s 20, 0, 2;
    %store/vec4 v000000000145dc90_0, 0, 20;
    %jmp T_98;
    .thread T_98, $push;
    .scope S_0000000001453ed0;
T_99 ;
    %wait E_00000000013aff50;
    %load/vec4 v000000000145d970_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000000000145d970_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v000000000145c110_0, 0, 1;
    %jmp T_99;
    .thread T_99, $push;
    .scope S_0000000001453ed0;
T_100 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145df10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000145c110_0, 0;
    %jmp T_100.1;
T_100.0 ;
    %load/vec4 v000000000145d970_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000000000145d970_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v00000000014560d0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_100.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000145c110_0, 0;
T_100.2 ;
T_100.1 ;
    %jmp T_100;
    .thread T_100;
    .scope S_0000000001453ed0;
T_101 ;
    %wait E_00000000013afad0;
    %load/vec4 v000000000145ced0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000014560d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v000000000145cf70_0, 0, 1;
    %jmp T_101;
    .thread T_101, $push;
    .scope S_0000000001454ce0;
T_102 ;
    %wait E_00000000013afd90;
    %load/vec4 v000000000145a270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_102.0, 8;
    %load/vec4 v0000000001458a10_0;
    %load/vec4 v000000000145a810_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001458830, 0, 4;
T_102.0 ;
    %load/vec4 v000000000145a810_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001458830, 4;
    %assign/vec4 v000000000145a630_0, 0;
    %load/vec4 v0000000001459190_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001458830, 4;
    %assign/vec4 v0000000001459e10_0, 0;
    %jmp T_102;
    .thread T_102;
    .scope S_0000000001455960;
T_103 ;
    %wait E_00000000013afd90;
    %load/vec4 v0000000001458b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_103.0, 8;
    %load/vec4 v000000000145adb0_0;
    %load/vec4 v0000000001458dd0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001459ff0, 0, 4;
T_103.0 ;
    %load/vec4 v0000000001458dd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001459ff0, 4;
    %assign/vec4 v0000000001459f50_0, 0;
    %load/vec4 v000000000145ae50_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001459ff0, 4;
    %assign/vec4 v000000000145ad10_0, 0;
    %jmp T_103;
    .thread T_103;
    .scope S_0000000001454510;
T_104 ;
    %wait E_00000000013afd90;
    %load/vec4 v0000000001457070_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_104.0, 8;
    %load/vec4 v0000000001457890_0;
    %load/vec4 v0000000001456fd0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001457bb0, 0, 4;
T_104.0 ;
    %load/vec4 v0000000001456fd0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001457bb0, 4;
    %assign/vec4 v0000000001456ad0_0, 0;
    %load/vec4 v0000000001457e30_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001457bb0, 4;
    %assign/vec4 v0000000001457750_0, 0;
    %jmp T_104;
    .thread T_104;
    .scope S_0000000001454830;
T_105 ;
    %wait E_00000000013afd90;
    %load/vec4 v0000000001468d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_105.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014699d0_0, 0;
    %jmp T_105.1;
T_105.0 ;
    %load/vec4 v000000000146a3d0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_105.2, 4;
    %load/vec4 v000000000146aa10_0;
    %assign/vec4 v00000000014699d0_0, 0;
    %jmp T_105.3;
T_105.2 ;
    %load/vec4 v000000000146a3d0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_105.4, 4;
    %load/vec4 v000000000146a150_0;
    %pad/u 32;
    %assign/vec4 v00000000014699d0_0, 0;
T_105.4 ;
T_105.3 ;
T_105.1 ;
    %jmp T_105;
    .thread T_105;
    .scope S_0000000001454830;
T_106 ;
    %wait E_00000000013afd90;
    %load/vec4 v0000000001468d50_0;
    %load/vec4 v000000000146afb0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000146afb0_0, 0;
    %jmp T_106.1;
T_106.0 ;
    %load/vec4 v000000000146a330_0;
    %load/vec4 v000000000146afb0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_106.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000146afb0_0, 0;
T_106.2 ;
T_106.1 ;
    %jmp T_106;
    .thread T_106;
    .scope S_000000000146f0e0;
T_107 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146a970_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000146a790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001469750_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000000000146a8d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001469930_0, 0;
    %jmp T_107.1;
T_107.0 ;
    %load/vec4 v0000000001469f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_107.2, 8;
    %load/vec4 v000000000146a6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_107.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_107.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_107.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_107.7, 6;
    %jmp T_107.8;
T_107.4 ;
    %load/vec4 v0000000001469610_0;
    %assign/vec4 v000000000146a790_0, 0;
    %jmp T_107.8;
T_107.5 ;
    %load/vec4 v0000000001469610_0;
    %assign/vec4 v0000000001469750_0, 0;
    %jmp T_107.8;
T_107.6 ;
    %load/vec4 v0000000001469610_0;
    %assign/vec4 v000000000146a8d0_0, 0;
    %jmp T_107.8;
T_107.7 ;
    %load/vec4 v0000000001469610_0;
    %assign/vec4 v0000000001469930_0, 0;
    %jmp T_107.8;
T_107.8 ;
    %pop/vec4 1;
T_107.2 ;
T_107.1 ;
    %jmp T_107;
    .thread T_107;
    .scope S_000000000146f0e0;
T_108 ;
    %wait E_00000000013b1150;
    %load/vec4 v000000000146a6f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_108.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_108.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_108.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_108.3, 6;
    %jmp T_108.4;
T_108.0 ;
    %load/vec4 v0000000001469890_0;
    %store/vec4 v00000000014697f0_0, 0, 32;
    %jmp T_108.4;
T_108.1 ;
    %load/vec4 v000000000146abf0_0;
    %store/vec4 v00000000014697f0_0, 0, 32;
    %jmp T_108.4;
T_108.2 ;
    %load/vec4 v0000000001468850_0;
    %store/vec4 v00000000014697f0_0, 0, 32;
    %jmp T_108.4;
T_108.3 ;
    %load/vec4 v0000000001468ad0_0;
    %store/vec4 v00000000014697f0_0, 0, 32;
    %jmp T_108.4;
T_108.4 ;
    %pop/vec4 1;
    %jmp T_108;
    .thread T_108, $push;
    .scope S_000000000146f270;
T_109 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146bd70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_109.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000146be10_0, 0;
    %jmp T_109.1;
T_109.0 ;
    %load/vec4 v000000000146be10_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000146b4b0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000146be10_0, 0;
T_109.1 ;
    %jmp T_109;
    .thread T_109;
    .scope S_000000000146fef0;
T_110 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %load/vec4 v000000000146b550_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000146cdb0_0, 0;
    %jmp T_110.1;
T_110.0 ;
    %load/vec4 v000000000146cb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_110.2, 8;
    %load/vec4 v000000000146cdb0_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000146cdb0_0, 0;
T_110.2 ;
T_110.1 ;
    %jmp T_110;
    .thread T_110;
    .scope S_000000000146fef0;
T_111 ;
    %wait E_00000000013b0cd0;
    %load/vec4 v000000000146cdb0_0;
    %load/vec4 v000000000146d0d0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000146d530_0;
    %and;
    %store/vec4 v000000000146b550_0, 0, 1;
    %jmp T_111;
    .thread T_111, $push;
    .scope S_000000000146fef0;
T_112 ;
    %wait E_00000000013b06d0;
    %load/vec4 v000000000146d530_0;
    %store/vec4 v000000000146cb30_0, 0, 1;
    %jmp T_112;
    .thread T_112, $push;
    .scope S_000000000146fef0;
T_113 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %load/vec4 v000000000146c130_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000146c6d0_0, 0;
    %jmp T_113.1;
T_113.0 ;
    %load/vec4 v000000000146c950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_113.2, 8;
    %load/vec4 v000000000146c6d0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000000000146c6d0_0, 0;
T_113.2 ;
T_113.1 ;
    %jmp T_113;
    .thread T_113;
    .scope S_000000000146fef0;
T_114 ;
    %wait E_00000000013b1650;
    %load/vec4 v000000000146c6d0_0;
    %load/vec4 v000000000146c770_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000146c950_0;
    %and;
    %store/vec4 v000000000146c130_0, 0, 1;
    %jmp T_114;
    .thread T_114, $push;
    .scope S_000000000146fef0;
T_115 ;
    %wait E_00000000013b0790;
    %load/vec4 v000000000146b550_0;
    %store/vec4 v000000000146c950_0, 0, 1;
    %jmp T_115;
    .thread T_115, $push;
    .scope S_000000000146fef0;
T_116 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %load/vec4 v000000000146c590_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000146d210_0, 0;
    %jmp T_116.1;
T_116.0 ;
    %load/vec4 v000000000146d670_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_116.2, 8;
    %load/vec4 v000000000146d210_0;
    %addi 1, 0, 3;
    %assign/vec4 v000000000146d210_0, 0;
T_116.2 ;
T_116.1 ;
    %jmp T_116;
    .thread T_116;
    .scope S_000000000146fef0;
T_117 ;
    %wait E_00000000013b0990;
    %load/vec4 v000000000146d210_0;
    %load/vec4 v000000000146d170_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000146d670_0;
    %and;
    %store/vec4 v000000000146c590_0, 0, 1;
    %jmp T_117;
    .thread T_117, $push;
    .scope S_000000000146fef0;
T_118 ;
    %wait E_00000000013b0fd0;
    %load/vec4 v000000000146c130_0;
    %store/vec4 v000000000146d670_0, 0, 1;
    %jmp T_118;
    .thread T_118, $push;
    .scope S_000000000146fef0;
T_119 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %load/vec4 v000000000146c1d0_0;
    %or;
    %load/vec4 v000000000146dc10_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.0, 8;
    %load/vec4 v000000000146de90_0;
    %assign/vec4 v000000000146b050_0, 0;
    %jmp T_119.1;
T_119.0 ;
    %load/vec4 v000000000146b230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_119.2, 8;
    %load/vec4 v000000000146b050_0;
    %load/vec4 v000000000146de90_0;
    %add;
    %assign/vec4 v000000000146b050_0, 0;
T_119.2 ;
T_119.1 ;
    %jmp T_119;
    .thread T_119;
    .scope S_000000000146fef0;
T_120 ;
    %wait E_00000000013b0fd0;
    %load/vec4 v000000000146c130_0;
    %store/vec4 v000000000146c1d0_0, 0, 1;
    %jmp T_120;
    .thread T_120, $push;
    .scope S_000000000146fef0;
T_121 ;
    %wait E_00000000013b0790;
    %load/vec4 v000000000146b550_0;
    %store/vec4 v000000000146b230_0, 0, 1;
    %jmp T_121;
    .thread T_121, $push;
    .scope S_000000000146fef0;
T_122 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %load/vec4 v000000000146c1d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000146cd10_0, 0;
    %jmp T_122.1;
T_122.0 ;
    %load/vec4 v000000000146b910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.2, 8;
    %load/vec4 v000000000146b050_0;
    %assign/vec4 v000000000146cd10_0, 0;
    %jmp T_122.3;
T_122.2 ;
    %load/vec4 v000000000146ca90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_122.4, 8;
    %load/vec4 v000000000146cd10_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000146cd10_0, 0;
T_122.4 ;
T_122.3 ;
T_122.1 ;
    %jmp T_122;
    .thread T_122;
    .scope S_000000000146fef0;
T_123 ;
    %wait E_00000000013b0790;
    %load/vec4 v000000000146b550_0;
    %store/vec4 v000000000146b910_0, 0, 1;
    %jmp T_123;
    .thread T_123, $push;
    .scope S_000000000146fef0;
T_124 ;
    %wait E_00000000013b06d0;
    %load/vec4 v000000000146d530_0;
    %store/vec4 v000000000146ca90_0, 0, 1;
    %jmp T_124;
    .thread T_124, $push;
    .scope S_000000000146fef0;
T_125 ;
    %wait E_00000000013b12d0;
    %load/vec4 v000000000146d490_0;
    %flag_set/vec4 8;
    %jmp/0 T_125.0, 8;
    %load/vec4 v000000000146d210_0;
    %load/vec4 v000000000146cdb0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_125.1, 8;
T_125.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v000000000146d210_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000000000146cdb0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_125.1, 8;
 ; End of false expr.
    %blend;
T_125.1;
    %store/vec4 v000000000146cf90_0, 0, 6;
    %jmp T_125;
    .thread T_125, $push;
    .scope S_000000000146fef0;
T_126 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_126.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000146d850_0, 0;
    %jmp T_126.1;
T_126.0 ;
    %load/vec4 v000000000146d530_0;
    %assign/vec4 v000000000146d850_0, 0;
T_126.1 ;
    %jmp T_126;
    .thread T_126;
    .scope S_000000000146fef0;
T_127 ;
    %wait E_00000000013b0bd0;
    %load/vec4 v000000000146d530_0;
    %load/vec4 v000000000146d850_0;
    %inv;
    %and;
    %store/vec4 v000000000146dc10_0, 0, 1;
    %jmp T_127;
    .thread T_127, $push;
    .scope S_000000000146fef0;
T_128 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %load/vec4 v000000000146c630_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v000000000146d350_0, 0;
    %jmp T_128.1;
T_128.0 ;
    %load/vec4 v000000000146cbd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_128.2, 8;
    %load/vec4 v000000000146d350_0;
    %addi 1, 0, 6;
    %assign/vec4 v000000000146d350_0, 0;
T_128.2 ;
T_128.1 ;
    %jmp T_128;
    .thread T_128;
    .scope S_000000000146fef0;
T_129 ;
    %wait E_00000000013b1110;
    %load/vec4 v000000000146d350_0;
    %load/vec4 v000000000146d3f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000000000146cbd0_0;
    %and;
    %store/vec4 v000000000146c630_0, 0, 1;
    %jmp T_129;
    .thread T_129, $push;
    .scope S_000000000146fef0;
T_130 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d2b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000146b690_0, 0;
    %jmp T_130.1;
T_130.0 ;
    %load/vec4 v000000000146d030_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_130.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000146b690_0, 0;
T_130.2 ;
T_130.1 ;
    %jmp T_130;
    .thread T_130;
    .scope S_0000000001470080;
T_131 ;
    %wait E_00000000013b1610;
    %load/vec4 v0000000001466d70_0;
    %pad/s 16;
    %load/vec4 v0000000001466410_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0000000001466190_0, 0, 16;
    %jmp T_131;
    .thread T_131, $push;
    .scope S_000000000146ef50;
T_132 ;
    %wait E_00000000013b10d0;
    %load/vec4 v0000000001466b90_0;
    %pad/s 16;
    %load/vec4 v00000000014679f0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v00000000014660f0_0, 0, 16;
    %jmp T_132;
    .thread T_132, $push;
    .scope S_0000000001470210;
T_133 ;
    %wait E_00000000013b0dd0;
    %load/vec4 v0000000001466eb0_0;
    %pad/s 16;
    %load/vec4 v00000000014664b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v0000000001468710_0, 0, 16;
    %jmp T_133;
    .thread T_133, $push;
    .scope S_000000000146e460;
T_134 ;
    %wait E_00000000013b14d0;
    %load/vec4 v0000000001466370_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_134.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_134.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_134.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_134.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_134.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_134.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_134.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_134.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_134.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_134.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_134.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_134.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_134.12, 6;
    %jmp T_134.13;
T_134.0 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 12, 5;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.1 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 11, 5;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.2 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 10, 5;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.3 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 9, 5;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.4 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.5 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 7, 4;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.6 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 6, 4;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.7 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 5, 4;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.8 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 4, 4;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.9 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 3, 3;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.10 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 2, 3;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.11 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 1, 2;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.12 ;
    %load/vec4 v0000000001467090_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0000000001466e10_0, 0, 8;
    %jmp T_134.13;
T_134.13 ;
    %pop/vec4 1;
    %jmp T_134;
    .thread T_134, $push;
    .scope S_000000000146e910;
T_135 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000146dcb0_0, 0;
    %jmp T_135.1;
T_135.0 ;
    %load/vec4 v0000000001467950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_135.2, 8;
    %load/vec4 v000000000146d8f0_0;
    %assign/vec4 v000000000146dcb0_0, 0;
T_135.2 ;
T_135.1 ;
    %jmp T_135;
    .thread T_135;
    .scope S_000000000146e910;
T_136 ;
    %wait E_00000000013b09d0;
    %load/vec4 v000000000146d8f0_0;
    %load/vec4 v000000000146dcb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_136.0, 8;
    %load/vec4 v000000000146dcb0_0;
    %jmp/1 T_136.1, 8;
T_136.0 ; End of true expr.
    %load/vec4 v000000000146d8f0_0;
    %jmp/0 T_136.1, 8;
 ; End of false expr.
    %blend;
T_136.1;
    %assign/vec4 v000000000146dad0_0, 0;
    %jmp T_136;
    .thread T_136, $push;
    .scope S_000000000146e910;
T_137 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146df30_0;
    %load/vec4 v000000000146ddf0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000146d990_0, 0;
    %jmp T_137.1;
T_137.0 ;
    %load/vec4 v0000000001467950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_137.2, 8;
    %load/vec4 v000000000146d990_0;
    %inv;
    %assign/vec4 v000000000146d990_0, 0;
T_137.2 ;
T_137.1 ;
    %jmp T_137;
    .thread T_137;
    .scope S_000000000146e910;
T_138 ;
    %wait E_00000000013b0d10;
    %load/vec4 v000000000146d990_0;
    %load/vec4 v0000000001467950_0;
    %and;
    %assign/vec4 v000000000146dd50_0, 0;
    %jmp T_138;
    .thread T_138, $push;
    .scope S_000000000146e910;
T_139 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146df30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_139.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000146da30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001466a50_0, 0;
    %jmp T_139.1;
T_139.0 ;
    %load/vec4 v000000000146ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.2, 8;
    %load/vec4 v000000000146dad0_0;
    %jmp/1 T_139.3, 8;
T_139.2 ; End of true expr.
    %load/vec4 v000000000146d8f0_0;
    %jmp/0 T_139.3, 8;
 ; End of false expr.
    %blend;
T_139.3;
    %assign/vec4 v000000000146da30_0, 0;
    %load/vec4 v000000000146ddf0_0;
    %flag_set/vec4 8;
    %jmp/0 T_139.4, 8;
    %load/vec4 v000000000146dd50_0;
    %jmp/1 T_139.5, 8;
T_139.4 ; End of true expr.
    %load/vec4 v0000000001467950_0;
    %jmp/0 T_139.5, 8;
 ; End of false expr.
    %blend;
T_139.5;
    %assign/vec4 v0000000001466a50_0, 0;
T_139.1 ;
    %jmp T_139;
    .thread T_139;
    .scope S_000000000146fbd0;
T_140 ;
    %wait E_00000000013b0690;
    %load/vec4 v00000000014685d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_140.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001466ff0_0, 0;
    %jmp T_140.1;
T_140.0 ;
    %load/vec4 v0000000001466ff0_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0000000001466cd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001466ff0_0, 0;
T_140.1 ;
    %jmp T_140;
    .thread T_140;
    .scope S_000000000146f8b0;
T_141 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001468170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_141.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001467bd0_0, 0;
    %jmp T_141.1;
T_141.0 ;
    %load/vec4 v0000000001467bd0_0;
    %parti/s 2, 0, 2;
    %load/vec4 v0000000001467d10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001467bd0_0, 0;
T_141.1 ;
    %jmp T_141;
    .thread T_141;
    .scope S_000000000146f590;
T_142 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001467630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_142.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000014682b0_0, 0;
    %jmp T_142.1;
T_142.0 ;
    %load/vec4 v00000000014682b0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001466af0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v00000000014682b0_0, 0;
T_142.1 ;
    %jmp T_142;
    .thread T_142;
    .scope S_000000000146ec30;
T_143 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001467590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_143.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000014665f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000001468030_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v00000000014662d0_0, 0;
    %jmp T_143.1;
T_143.0 ;
    %load/vec4 v0000000001467ef0_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v0000000001466550_0;
    %and;
    %assign/vec4 v00000000014665f0_0, 0;
    %load/vec4 v0000000001467ef0_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v0000000001467f90_0;
    %and;
    %assign/vec4 v0000000001468030_0, 0;
    %load/vec4 v0000000001467ef0_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v00000000014674f0_0;
    %and;
    %assign/vec4 v00000000014662d0_0, 0;
T_143.1 ;
    %jmp T_143;
    .thread T_143;
    .scope S_000000000146ec30;
T_144 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001467590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_144.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v00000000014673b0_0, 0;
    %jmp T_144.1;
T_144.0 ;
    %load/vec4 v0000000001466050_0;
    %load/vec4 v00000000014665f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000014665f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v0000000001468030_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v0000000001468030_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v00000000014662d0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v00000000014662d0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v00000000014673b0_0, 0;
T_144.1 ;
    %jmp T_144;
    .thread T_144;
    .scope S_000000000146ec30;
T_145 ;
    %wait E_00000000013b0b10;
    %load/vec4 v0000000001468670_0;
    %flag_set/vec4 8;
    %jmp/0 T_145.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_145.1, 8;
T_145.0 ; End of true expr.
    %load/vec4 v00000000014673b0_0;
    %jmp/0 T_145.1, 8;
 ; End of false expr.
    %blend;
T_145.1;
    %store/vec4 v0000000001466050_0, 0, 21;
    %jmp T_145;
    .thread T_145, $push;
    .scope S_000000000146ec30;
T_146 ;
    %wait E_00000000013b0c10;
    %load/vec4 v00000000014673b0_0;
    %parti/s 20, 0, 2;
    %store/vec4 v0000000001467310_0, 0, 20;
    %jmp T_146;
    .thread T_146, $push;
    .scope S_000000000146ec30;
T_147 ;
    %wait E_00000000013b0c10;
    %load/vec4 v00000000014673b0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000000014673b0_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v0000000001466230_0, 0, 1;
    %jmp T_147;
    .thread T_147, $push;
    .scope S_000000000146ec30;
T_148 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001467590_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001466230_0, 0;
    %jmp T_148.1;
T_148.0 ;
    %load/vec4 v00000000014673b0_0;
    %parti/s 1, 20, 6;
    %load/vec4 v00000000014673b0_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v00000000014680d0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_148.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001466230_0, 0;
T_148.2 ;
T_148.1 ;
    %jmp T_148;
    .thread T_148;
    .scope S_000000000146ec30;
T_149 ;
    %wait E_00000000013b1010;
    %load/vec4 v0000000001467db0_0;
    %parti/s 1, 2, 3;
    %load/vec4 v00000000014680d0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v0000000001468670_0, 0, 1;
    %jmp T_149;
    .thread T_149, $push;
    .scope S_000000000146f400;
T_150 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146d7b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_150.0, 8;
    %load/vec4 v000000000146ba50_0;
    %load/vec4 v000000000146c810_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000146c090, 0, 4;
T_150.0 ;
    %load/vec4 v000000000146c810_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000146c090, 4;
    %assign/vec4 v000000000146cef0_0, 0;
    %load/vec4 v000000000146ae70_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000146c090, 4;
    %assign/vec4 v000000000146bb90_0, 0;
    %jmp T_150;
    .thread T_150;
    .scope S_000000000146eaa0;
T_151 ;
    %wait E_00000000013b0690;
    %load/vec4 v000000000146c8b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_151.0, 8;
    %load/vec4 v000000000146d5d0_0;
    %load/vec4 v000000000146b2d0_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000000000146b870, 0, 4;
T_151.0 ;
    %load/vec4 v000000000146b2d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000146b870, 4;
    %assign/vec4 v000000000146c4f0_0, 0;
    %load/vec4 v000000000146c3b0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v000000000146b870, 4;
    %assign/vec4 v000000000146cc70_0, 0;
    %jmp T_151;
    .thread T_151;
    .scope S_000000000146fd60;
T_152 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001473f50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_152.0, 8;
    %load/vec4 v0000000001472dd0_0;
    %load/vec4 v0000000001474630_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001472fb0, 0, 4;
T_152.0 ;
    %load/vec4 v0000000001474630_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001472fb0, 4;
    %assign/vec4 v00000000014741d0_0, 0;
    %load/vec4 v0000000001474770_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001472fb0, 4;
    %assign/vec4 v0000000001473c30_0, 0;
    %jmp T_152;
    .thread T_152;
    .scope S_000000000146e780;
T_153 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001477510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_153.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014757b0_0, 0;
    %jmp T_153.1;
T_153.0 ;
    %load/vec4 v0000000001476e30_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_153.2, 4;
    %load/vec4 v0000000001474590_0;
    %assign/vec4 v00000000014757b0_0, 0;
    %jmp T_153.3;
T_153.2 ;
    %load/vec4 v0000000001476e30_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_153.4, 4;
    %load/vec4 v0000000001474950_0;
    %pad/u 32;
    %assign/vec4 v00000000014757b0_0, 0;
T_153.4 ;
T_153.3 ;
T_153.1 ;
    %jmp T_153;
    .thread T_153;
    .scope S_000000000146e780;
T_154 ;
    %wait E_00000000013b0690;
    %load/vec4 v0000000001477510_0;
    %load/vec4 v0000000001476cf0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001476cf0_0, 0;
    %jmp T_154.1;
T_154.0 ;
    %load/vec4 v0000000001476570_0;
    %load/vec4 v0000000001476cf0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_154.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001476cf0_0, 0;
T_154.2 ;
T_154.1 ;
    %jmp T_154;
    .thread T_154;
    .scope S_000000000147b850;
T_155 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001475710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001477790_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001476ed0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001475c10_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001476430_0, 0;
    %jmp T_155.1;
T_155.0 ;
    %load/vec4 v0000000001476750_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_155.2, 8;
    %load/vec4 v0000000001476bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_155.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_155.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_155.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_155.7, 6;
    %jmp T_155.8;
T_155.4 ;
    %load/vec4 v0000000001475cb0_0;
    %assign/vec4 v0000000001477790_0, 0;
    %jmp T_155.8;
T_155.5 ;
    %load/vec4 v0000000001475cb0_0;
    %assign/vec4 v0000000001476ed0_0, 0;
    %jmp T_155.8;
T_155.6 ;
    %load/vec4 v0000000001475cb0_0;
    %assign/vec4 v0000000001475c10_0, 0;
    %jmp T_155.8;
T_155.7 ;
    %load/vec4 v0000000001475cb0_0;
    %assign/vec4 v0000000001476430_0, 0;
    %jmp T_155.8;
T_155.8 ;
    %pop/vec4 1;
T_155.2 ;
T_155.1 ;
    %jmp T_155;
    .thread T_155;
    .scope S_000000000147b850;
T_156 ;
    %wait E_00000000013b0b50;
    %load/vec4 v0000000001476bb0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_156.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_156.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_156.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_156.3, 6;
    %jmp T_156.4;
T_156.0 ;
    %load/vec4 v0000000001477010_0;
    %store/vec4 v0000000001475f30_0, 0, 32;
    %jmp T_156.4;
T_156.1 ;
    %load/vec4 v0000000001476070_0;
    %store/vec4 v0000000001475f30_0, 0, 32;
    %jmp T_156.4;
T_156.2 ;
    %load/vec4 v0000000001476a70_0;
    %store/vec4 v0000000001475f30_0, 0, 32;
    %jmp T_156.4;
T_156.3 ;
    %load/vec4 v0000000001475fd0_0;
    %store/vec4 v0000000001475f30_0, 0, 32;
    %jmp T_156.4;
T_156.4 ;
    %pop/vec4 1;
    %jmp T_156;
    .thread T_156, $push;
    .scope S_000000000147bb70;
T_157 ;
    %wait E_00000000013b0f10;
    %load/vec4 v00000000014794f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001479f90_0, 0;
    %jmp T_157.1;
T_157.0 ;
    %load/vec4 v0000000001479f90_0;
    %parti/s 7, 0, 2;
    %load/vec4 v0000000001478190_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000000001479f90_0, 0;
T_157.1 ;
    %jmp T_157;
    .thread T_157;
    .scope S_000000000147be90;
T_158 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %load/vec4 v00000000014787d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001478af0_0, 0;
    %jmp T_158.1;
T_158.0 ;
    %load/vec4 v000000000147a350_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_158.2, 8;
    %load/vec4 v0000000001478af0_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001478af0_0, 0;
T_158.2 ;
T_158.1 ;
    %jmp T_158;
    .thread T_158;
    .scope S_000000000147be90;
T_159 ;
    %wait E_00000000013b1550;
    %load/vec4 v0000000001478af0_0;
    %load/vec4 v0000000001478b90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001479b30_0;
    %and;
    %store/vec4 v00000000014787d0_0, 0, 1;
    %jmp T_159;
    .thread T_159, $push;
    .scope S_000000000147be90;
T_160 ;
    %wait E_00000000013b0f90;
    %load/vec4 v0000000001479b30_0;
    %store/vec4 v000000000147a350_0, 0, 1;
    %jmp T_160;
    .thread T_160, $push;
    .scope S_000000000147be90;
T_161 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %load/vec4 v0000000001478730_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001478d70_0, 0;
    %jmp T_161.1;
T_161.0 ;
    %load/vec4 v0000000001479630_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_161.2, 8;
    %load/vec4 v0000000001478d70_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000001478d70_0, 0;
T_161.2 ;
T_161.1 ;
    %jmp T_161;
    .thread T_161;
    .scope S_000000000147be90;
T_162 ;
    %wait E_00000000013b1510;
    %load/vec4 v0000000001478d70_0;
    %load/vec4 v0000000001478a50_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001479630_0;
    %and;
    %store/vec4 v0000000001478730_0, 0, 1;
    %jmp T_162;
    .thread T_162, $push;
    .scope S_000000000147be90;
T_163 ;
    %wait E_00000000013b15d0;
    %load/vec4 v00000000014787d0_0;
    %store/vec4 v0000000001479630_0, 0, 1;
    %jmp T_163;
    .thread T_163, $push;
    .scope S_000000000147be90;
T_164 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %load/vec4 v0000000001478870_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000001479450_0, 0;
    %jmp T_164.1;
T_164.0 ;
    %load/vec4 v0000000001478e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_164.2, 8;
    %load/vec4 v0000000001479450_0;
    %addi 1, 0, 3;
    %assign/vec4 v0000000001479450_0, 0;
T_164.2 ;
T_164.1 ;
    %jmp T_164;
    .thread T_164;
    .scope S_000000000147be90;
T_165 ;
    %wait E_00000000013b0e50;
    %load/vec4 v0000000001479450_0;
    %load/vec4 v0000000001478c30_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000001478e10_0;
    %and;
    %store/vec4 v0000000001478870_0, 0, 1;
    %jmp T_165;
    .thread T_165, $push;
    .scope S_000000000147be90;
T_166 ;
    %wait E_00000000013b1490;
    %load/vec4 v0000000001478730_0;
    %store/vec4 v0000000001478e10_0, 0, 1;
    %jmp T_166;
    .thread T_166, $push;
    .scope S_000000000147be90;
T_167 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %load/vec4 v0000000001479590_0;
    %or;
    %load/vec4 v0000000001479c70_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.0, 8;
    %load/vec4 v0000000001477fb0_0;
    %assign/vec4 v0000000001479270_0, 0;
    %jmp T_167.1;
T_167.0 ;
    %load/vec4 v00000000014798b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_167.2, 8;
    %load/vec4 v0000000001479270_0;
    %load/vec4 v0000000001477fb0_0;
    %add;
    %assign/vec4 v0000000001479270_0, 0;
T_167.2 ;
T_167.1 ;
    %jmp T_167;
    .thread T_167;
    .scope S_000000000147be90;
T_168 ;
    %wait E_00000000013b1490;
    %load/vec4 v0000000001478730_0;
    %store/vec4 v0000000001479590_0, 0, 1;
    %jmp T_168;
    .thread T_168, $push;
    .scope S_000000000147be90;
T_169 ;
    %wait E_00000000013b15d0;
    %load/vec4 v00000000014787d0_0;
    %store/vec4 v00000000014798b0_0, 0, 1;
    %jmp T_169;
    .thread T_169, $push;
    .scope S_000000000147be90;
T_170 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %load/vec4 v0000000001479590_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v00000000014796d0_0, 0;
    %jmp T_170.1;
T_170.0 ;
    %load/vec4 v0000000001477f10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.2, 8;
    %load/vec4 v0000000001479270_0;
    %assign/vec4 v00000000014796d0_0, 0;
    %jmp T_170.3;
T_170.2 ;
    %load/vec4 v0000000001478910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_170.4, 8;
    %load/vec4 v00000000014796d0_0;
    %addi 1, 0, 6;
    %assign/vec4 v00000000014796d0_0, 0;
T_170.4 ;
T_170.3 ;
T_170.1 ;
    %jmp T_170;
    .thread T_170;
    .scope S_000000000147be90;
T_171 ;
    %wait E_00000000013b15d0;
    %load/vec4 v00000000014787d0_0;
    %store/vec4 v0000000001477f10_0, 0, 1;
    %jmp T_171;
    .thread T_171, $push;
    .scope S_000000000147be90;
T_172 ;
    %wait E_00000000013b0f90;
    %load/vec4 v0000000001479b30_0;
    %store/vec4 v0000000001478910_0, 0, 1;
    %jmp T_172;
    .thread T_172, $push;
    .scope S_000000000147be90;
T_173 ;
    %wait E_00000000013b0c90;
    %load/vec4 v00000000014799f0_0;
    %flag_set/vec4 8;
    %jmp/0 T_173.0, 8;
    %load/vec4 v0000000001479450_0;
    %load/vec4 v0000000001478af0_0;
    %concat/vec4; draw_concat_vec4
    %jmp/1 T_173.1, 8;
T_173.0 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000000001479450_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001478af0_0;
    %parti/s 2, 0, 2;
    %concat/vec4; draw_concat_vec4
    %jmp/0 T_173.1, 8;
 ; End of false expr.
    %blend;
T_173.1;
    %store/vec4 v00000000014791d0_0, 0, 6;
    %jmp T_173;
    .thread T_173, $push;
    .scope S_000000000147be90;
T_174 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_174.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001477e70_0, 0;
    %jmp T_174.1;
T_174.0 ;
    %load/vec4 v0000000001479b30_0;
    %assign/vec4 v0000000001477e70_0, 0;
T_174.1 ;
    %jmp T_174;
    .thread T_174;
    .scope S_000000000147be90;
T_175 ;
    %wait E_00000000013b0890;
    %load/vec4 v0000000001479b30_0;
    %load/vec4 v0000000001477e70_0;
    %inv;
    %and;
    %store/vec4 v0000000001479c70_0, 0, 1;
    %jmp T_175;
    .thread T_175, $push;
    .scope S_000000000147be90;
T_176 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %load/vec4 v0000000001478f50_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000000001479810_0, 0;
    %jmp T_176.1;
T_176.0 ;
    %load/vec4 v00000000014789b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_176.2, 8;
    %load/vec4 v0000000001479810_0;
    %addi 1, 0, 6;
    %assign/vec4 v0000000001479810_0, 0;
T_176.2 ;
T_176.1 ;
    %jmp T_176;
    .thread T_176;
    .scope S_000000000147be90;
T_177 ;
    %wait E_00000000013b1410;
    %load/vec4 v0000000001479810_0;
    %load/vec4 v0000000001479a90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000014789b0_0;
    %and;
    %store/vec4 v0000000001478f50_0, 0, 1;
    %jmp T_177;
    .thread T_177, $push;
    .scope S_000000000147be90;
T_178 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478cd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001479090_0, 0;
    %jmp T_178.1;
T_178.0 ;
    %load/vec4 v0000000001479130_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_178.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000001479090_0, 0;
T_178.2 ;
T_178.1 ;
    %jmp T_178;
    .thread T_178;
    .scope S_000000000147c340;
T_179 ;
    %wait E_00000000013b23d0;
    %load/vec4 v000000000147a8f0_0;
    %pad/s 16;
    %load/vec4 v000000000147a490_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000147a5d0_0, 0, 16;
    %jmp T_179;
    .thread T_179, $push;
    .scope S_000000000147c4d0;
T_180 ;
    %wait E_00000000013b2350;
    %load/vec4 v000000000147a670_0;
    %pad/s 16;
    %load/vec4 v000000000147aad0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000147a710_0, 0, 16;
    %jmp T_180;
    .thread T_180, $push;
    .scope S_000000000147b3a0;
T_181 ;
    %wait E_00000000013b1c90;
    %load/vec4 v000000000147a530_0;
    %pad/s 16;
    %load/vec4 v000000000147a7b0_0;
    %pad/s 16;
    %mul;
    %store/vec4 v000000000147a850_0, 0, 16;
    %jmp T_181;
    .thread T_181, $push;
    .scope S_000000000147cb10;
T_182 ;
    %wait E_00000000013b19d0;
    %load/vec4 v000000000147dc70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_182.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_182.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_182.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_182.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_182.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_182.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_182.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_182.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_182.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_182.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_182.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_182.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_182.12, 6;
    %jmp T_182.13;
T_182.0 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 12, 5;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.1 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 11, 5;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.2 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 10, 5;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.3 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 9, 5;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.4 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 8, 5;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.5 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 7, 4;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.6 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 6, 4;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.7 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 5, 4;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.8 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 4, 4;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.9 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 3, 3;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.10 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 2, 3;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.11 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 1, 2;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.12 ;
    %load/vec4 v000000000147def0_0;
    %parti/s 8, 0, 2;
    %store/vec4 v000000000147e530_0, 0, 8;
    %jmp T_182.13;
T_182.13 ;
    %pop/vec4 1;
    %jmp T_182;
    .thread T_182, $push;
    .scope S_000000000147c1b0;
T_183 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001477d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000147a030_0, 0;
    %jmp T_183.1;
T_183.0 ;
    %load/vec4 v0000000001478050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_183.2, 8;
    %load/vec4 v0000000001479e50_0;
    %assign/vec4 v000000000147a030_0, 0;
T_183.2 ;
T_183.1 ;
    %jmp T_183;
    .thread T_183;
    .scope S_000000000147c1b0;
T_184 ;
    %wait E_00000000013b1f10;
    %load/vec4 v0000000001479e50_0;
    %load/vec4 v000000000147a030_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_184.0, 8;
    %load/vec4 v000000000147a030_0;
    %jmp/1 T_184.1, 8;
T_184.0 ; End of true expr.
    %load/vec4 v0000000001479e50_0;
    %jmp/0 T_184.1, 8;
 ; End of false expr.
    %blend;
T_184.1;
    %assign/vec4 v0000000001477bf0_0, 0;
    %jmp T_184;
    .thread T_184, $push;
    .scope S_000000000147c1b0;
T_185 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001477d30_0;
    %load/vec4 v000000000147a0d0_0;
    %inv;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000001477dd0_0, 0;
    %jmp T_185.1;
T_185.0 ;
    %load/vec4 v0000000001478050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_185.2, 8;
    %load/vec4 v0000000001477dd0_0;
    %inv;
    %assign/vec4 v0000000001477dd0_0, 0;
T_185.2 ;
T_185.1 ;
    %jmp T_185;
    .thread T_185;
    .scope S_000000000147c1b0;
T_186 ;
    %wait E_00000000013b0850;
    %load/vec4 v0000000001477dd0_0;
    %load/vec4 v0000000001478050_0;
    %and;
    %assign/vec4 v0000000001477c90_0, 0;
    %jmp T_186;
    .thread T_186, $push;
    .scope S_000000000147c1b0;
T_187 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001477d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_187.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000001479ef0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000147a3f0_0, 0;
    %jmp T_187.1;
T_187.0 ;
    %load/vec4 v000000000147a0d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.2, 8;
    %load/vec4 v0000000001477bf0_0;
    %jmp/1 T_187.3, 8;
T_187.2 ; End of true expr.
    %load/vec4 v0000000001479e50_0;
    %jmp/0 T_187.3, 8;
 ; End of false expr.
    %blend;
T_187.3;
    %assign/vec4 v0000000001479ef0_0, 0;
    %load/vec4 v000000000147a0d0_0;
    %flag_set/vec4 8;
    %jmp/0 T_187.4, 8;
    %load/vec4 v0000000001477c90_0;
    %jmp/1 T_187.5, 8;
T_187.4 ; End of true expr.
    %load/vec4 v0000000001478050_0;
    %jmp/0 T_187.5, 8;
 ; End of false expr.
    %blend;
T_187.5;
    %assign/vec4 v000000000147a3f0_0, 0;
T_187.1 ;
    %jmp T_187;
    .thread T_187;
    .scope S_000000000147c7f0;
T_188 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147ec10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_188.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000147e030_0, 0;
    %jmp T_188.1;
T_188.0 ;
    %load/vec4 v000000000147e030_0;
    %parti/s 15, 0, 2;
    %load/vec4 v000000000147fbb0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000147e030_0, 0;
T_188.1 ;
    %jmp T_188;
    .thread T_188;
    .scope S_000000000147cca0;
T_189 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147f390_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_189.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000000000147d810_0, 0;
    %jmp T_189.1;
T_189.0 ;
    %load/vec4 v000000000147d810_0;
    %parti/s 2, 0, 2;
    %load/vec4 v000000000147dbd0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000147d810_0, 0;
T_189.1 ;
    %jmp T_189;
    .thread T_189;
    .scope S_000000000147b6c0;
T_190 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147f4d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_190.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000000000147aa30_0, 0;
    %jmp T_190.1;
T_190.0 ;
    %load/vec4 v000000000147aa30_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000000000147e990_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000000000147aa30_0, 0;
T_190.1 ;
    %jmp T_190;
    .thread T_190;
    .scope S_000000000147c980;
T_191 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_191.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000147dd10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000147d9f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000000000147f110_0, 0;
    %jmp T_191.1;
T_191.0 ;
    %load/vec4 v000000000147e670_0;
    %parti/s 1, 0, 2;
    %replicate 16;
    %load/vec4 v000000000147f250_0;
    %and;
    %assign/vec4 v000000000147dd10_0, 0;
    %load/vec4 v000000000147e670_0;
    %parti/s 1, 1, 2;
    %replicate 16;
    %load/vec4 v000000000147fcf0_0;
    %and;
    %assign/vec4 v000000000147d9f0_0, 0;
    %load/vec4 v000000000147e670_0;
    %parti/s 1, 2, 3;
    %replicate 16;
    %load/vec4 v000000000147ead0_0;
    %and;
    %assign/vec4 v000000000147f110_0, 0;
T_191.1 ;
    %jmp T_191;
    .thread T_191;
    .scope S_000000000147c980;
T_192 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_192.0, 8;
    %pushi/vec4 0, 0, 21;
    %assign/vec4 v000000000147f610_0, 0;
    %jmp T_192.1;
T_192.0 ;
    %load/vec4 v000000000147e2b0_0;
    %load/vec4 v000000000147dd10_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000147dd10_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000147d9f0_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000147d9f0_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %load/vec4 v000000000147f110_0;
    %parti/s 1, 15, 5;
    %replicate 5;
    %load/vec4 v000000000147f110_0;
    %concat/vec4; draw_concat_vec4
    %add;
    %assign/vec4 v000000000147f610_0, 0;
T_192.1 ;
    %jmp T_192;
    .thread T_192;
    .scope S_000000000147c980;
T_193 ;
    %wait E_00000000013b0f50;
    %load/vec4 v000000000147ecb0_0;
    %flag_set/vec4 8;
    %jmp/0 T_193.0, 8;
    %pushi/vec4 0, 0, 21;
    %jmp/1 T_193.1, 8;
T_193.0 ; End of true expr.
    %load/vec4 v000000000147f610_0;
    %jmp/0 T_193.1, 8;
 ; End of false expr.
    %blend;
T_193.1;
    %store/vec4 v000000000147e2b0_0, 0, 21;
    %jmp T_193;
    .thread T_193, $push;
    .scope S_000000000147c980;
T_194 ;
    %wait E_00000000013b0ed0;
    %load/vec4 v000000000147f610_0;
    %parti/s 20, 0, 2;
    %store/vec4 v000000000147efd0_0, 0, 20;
    %jmp T_194;
    .thread T_194, $push;
    .scope S_000000000147c980;
T_195 ;
    %wait E_00000000013b0ed0;
    %load/vec4 v000000000147f610_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000000000147f610_0;
    %parti/s 1, 19, 6;
    %xor;
    %store/vec4 v000000000147d590_0, 0, 1;
    %jmp T_195;
    .thread T_195, $push;
    .scope S_000000000147c980;
T_196 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147fb10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000000000147d590_0, 0;
    %jmp T_196.1;
T_196.0 ;
    %load/vec4 v000000000147f610_0;
    %parti/s 1, 20, 6;
    %load/vec4 v000000000147f610_0;
    %parti/s 1, 19, 6;
    %xor;
    %load/vec4 v000000000147f2f0_0;
    %parti/s 1, 2, 3;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_196.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000000000147d590_0, 0;
T_196.2 ;
T_196.1 ;
    %jmp T_196;
    .thread T_196;
    .scope S_000000000147c980;
T_197 ;
    %wait E_00000000013b1590;
    %load/vec4 v000000000147df90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v000000000147f2f0_0;
    %parti/s 1, 2, 3;
    %inv;
    %or;
    %store/vec4 v000000000147ecb0_0, 0, 1;
    %jmp T_197;
    .thread T_197, $push;
    .scope S_000000000147b530;
T_198 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478ff0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_198.0, 8;
    %load/vec4 v00000000014782d0_0;
    %load/vec4 v0000000001478230_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014785f0, 0, 4;
T_198.0 ;
    %load/vec4 v0000000001478230_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000014785f0, 4;
    %assign/vec4 v000000000147a210_0, 0;
    %load/vec4 v00000000014769d0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v00000000014785f0, 4;
    %assign/vec4 v00000000014780f0_0, 0;
    %jmp T_198;
    .thread T_198;
    .scope S_000000000147c660;
T_199 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001478550_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_199.0, 8;
    %load/vec4 v00000000014784b0_0;
    %load/vec4 v000000000147a170_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001478eb0, 0, 4;
T_199.0 ;
    %load/vec4 v000000000147a170_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001478eb0, 4;
    %assign/vec4 v0000000001478370_0, 0;
    %load/vec4 v0000000001479950_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001478eb0, 4;
    %assign/vec4 v0000000001478410_0, 0;
    %jmp T_199;
    .thread T_199;
    .scope S_000000000147ce30;
T_200 ;
    %wait E_00000000013b0f10;
    %load/vec4 v000000000147fed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_200.0, 8;
    %load/vec4 v00000000014806f0_0;
    %load/vec4 v0000000001481550_0;
    %pad/u 8;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001480470, 0, 4;
T_200.0 ;
    %load/vec4 v0000000001481550_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001480470, 4;
    %assign/vec4 v00000000014805b0_0, 0;
    %load/vec4 v00000000014824f0_0;
    %pad/u 8;
    %ix/vec4 4;
    %load/vec4a v0000000001480470, 4;
    %assign/vec4 v00000000014803d0_0, 0;
    %jmp T_200;
    .thread T_200;
    .scope S_000000000146e5f0;
T_201 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001481910_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_201.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000014812d0_0, 0;
    %jmp T_201.1;
T_201.0 ;
    %load/vec4 v0000000001483ad0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_201.2, 4;
    %load/vec4 v0000000001480970_0;
    %assign/vec4 v00000000014812d0_0, 0;
    %jmp T_201.3;
T_201.2 ;
    %load/vec4 v0000000001483ad0_0;
    %parti/s 2, 8, 5;
    %pad/u 32;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_201.4, 4;
    %load/vec4 v0000000001481370_0;
    %pad/u 32;
    %assign/vec4 v00000000014812d0_0, 0;
T_201.4 ;
T_201.3 ;
T_201.1 ;
    %jmp T_201;
    .thread T_201;
    .scope S_000000000146e5f0;
T_202 ;
    %wait E_00000000013b0f10;
    %load/vec4 v0000000001481910_0;
    %load/vec4 v00000000014821d0_0;
    %or;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000014821d0_0, 0;
    %jmp T_202.1;
T_202.0 ;
    %load/vec4 v0000000001484b10_0;
    %load/vec4 v00000000014821d0_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_202.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000014821d0_0, 0;
T_202.2 ;
T_202.1 ;
    %jmp T_202;
    .thread T_202;
    .scope S_00000000009274d0;
T_203 ;
    %wait E_00000000013adc10;
    %load/vec4 v0000000001484c50_0;
    %parti/s 2, 24, 6;
    %assign/vec4 v0000000001483b70_0, 0;
    %jmp T_203;
    .thread T_203;
    .scope S_00000000009274d0;
T_204 ;
    %wait E_00000000013ae010;
    %load/vec4 v0000000001483b70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_204.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_204.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_204.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_204.3, 6;
    %jmp T_204.4;
T_204.0 ;
    %load/vec4 v0000000001483d50_0;
    %store/vec4 v0000000001483f30_0, 0, 32;
    %jmp T_204.4;
T_204.1 ;
    %load/vec4 v0000000001482d10_0;
    %store/vec4 v0000000001483f30_0, 0, 32;
    %jmp T_204.4;
T_204.2 ;
    %load/vec4 v0000000001483850_0;
    %store/vec4 v0000000001483f30_0, 0, 32;
    %jmp T_204.4;
T_204.3 ;
    %load/vec4 v00000000014832b0_0;
    %store/vec4 v0000000001483f30_0, 0, 32;
    %jmp T_204.4;
T_204.4 ;
    %pop/vec4 1;
    %jmp T_204;
    .thread T_204, $push;
    .scope S_000000000094adb0;
T_205 ;
    %wait E_00000000013adbd0;
    %load/vec4 v0000000001484cf0_0;
    %store/vec4 v0000000001484a70_0, 0, 1;
    %jmp T_205;
    .thread T_205, $push;
    .scope S_000000000094adb0;
T_206 ;
    %wait E_00000000013ae310;
    %load/vec4 v0000000001484610_0;
    %store/vec4 v0000000001484bb0_0, 0, 1;
    %jmp T_206;
    .thread T_206, $push;
    .scope S_000000000094adb0;
T_207 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001484cf0_0, 0, 1;
T_207.0 ;
    %delay 5, 0;
    %load/vec4 v0000000001484cf0_0;
    %inv;
    %store/vec4 v0000000001484cf0_0, 0, 1;
    %jmp T_207.0;
    %end;
    .thread T_207;
    .scope S_000000000094adb0;
T_208 ;
    %vpi_call 2 95 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call 2 96 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000094adb0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001484a70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001484d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001485470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000014851f0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000000001485010_0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001484f70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001484ed0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001484610_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_208.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_208.1, 5;
    %jmp/1 T_208.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000013adc90;
    %jmp T_208.0;
T_208.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000001484610_0, 0, 1;
    %pushi/vec4 2, 0, 32;
T_208.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_208.3, 5;
    %jmp/1 T_208.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000013adc90;
    %jmp T_208.2;
T_208.3 ;
    %pop/vec4 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000001484610_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_208.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_208.5, 5;
    %jmp/1 T_208.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000013adc90;
    %jmp T_208.4;
T_208.5 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013d64b0_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.config_test, S_0000000000945140;
    %join;
    %fork TD_tb_ren_conv_top_wrapper.load_data, S_00000000009452d0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483670_0, 0, 32;
    %pushi/vec4 4, 0, 32;
T_208.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_208.7, 5;
    %jmp/1 T_208.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0000000001483670_0;
    %pad/s 8;
    %store/vec4 v0000000001482db0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_image, S_0000000001488840;
    %join;
    %load/vec4 v0000000001483670_0;
    %pad/s 8;
    %store/vec4 v00000000014842f0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.write_kernel, S_0000000001489330;
    %join;
    %vpi_call 2 125 "$display", "-------- iteration %0d ----------", v0000000001483670_0 {0 0 0};
    %fork TD_tb_ren_conv_top_wrapper.calculate_results, S_000000000094af40;
    %join;
    %load/vec4 v0000000001483670_0;
    %pad/s 8;
    %store/vec4 v00000000013d5f10_0, 0, 8;
    %load/vec4 v0000000001483990_0;
    %subi 1, 0, 3;
    %store/vec4 v00000000013d6870_0, 0, 3;
    %load/vec4 v0000000001482b30_0;
    %subi 1, 0, 8;
    %store/vec4 v00000000013d6370_0, 0, 8;
    %load/vec4 v00000000014844d0_0;
    %subi 1, 0, 3;
    %store/vec4 v00000000013d7db0_0, 0, 3;
    %load/vec4 v0000000001484890_0;
    %store/vec4 v00000000013d7b30_0, 0, 8;
    %load/vec4 v0000000001483710_0;
    %store/vec4 v00000000013d6410_0, 0, 1;
    %load/vec4 v00000000014841b0_0;
    %subi 1, 0, 8;
    %store/vec4 v00000000013d80d0_0, 0, 8;
    %load/vec4 v00000000014847f0_0;
    %store/vec4 v00000000013d6a50_0, 0, 4;
    %load/vec4 v0000000001484570_0;
    %store/vec4 v00000000013d62d0_0, 0, 1;
    %load/vec4 v0000000001483a30_0;
    %store/vec4 v00000000013d7a90_0, 0, 3;
    %fork TD_tb_ren_conv_top_wrapper.config_hw, S_0000000000949700;
    %join;
    %load/vec4 v0000000001483670_0;
    %pad/s 8;
    %store/vec4 v00000000013d69b0_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.poll_done, S_000000000093a460;
    %join;
    %pushi/vec4 10, 0, 32;
T_208.8 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_208.9, 5;
    %jmp/1 T_208.9, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000013adc90;
    %jmp T_208.8;
T_208.9 ;
    %pop/vec4 1;
    %load/vec4 v0000000001483670_0;
    %pad/s 8;
    %store/vec4 v00000000013d7090_0, 0, 8;
    %fork TD_tb_ren_conv_top_wrapper.readback_results, S_000000000093a5f0;
    %join;
    %pushi/vec4 10, 0, 32;
T_208.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_208.11, 5;
    %jmp/1 T_208.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_00000000013adc90;
    %jmp T_208.10;
T_208.11 ;
    %pop/vec4 1;
    %fork TD_tb_ren_conv_top_wrapper.compare_results, S_0000000000949570;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0000000001483670_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0000000001483670_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
T_208.12 ;
    %load/vec4 v0000000001483170_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_208.13, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000001483170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000014846b0, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 3, v0000000001483170_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001484070, 0, 4;
    %load/vec4 v0000000001483170_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483170_0, 0, 32;
    %jmp T_208.12;
T_208.13 ;
    %pushi/vec4 805306368, 0, 32;
    %load/vec4 v0000000001483670_0;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %add;
    %store/vec4 v00000000014835d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001482950_0, 0, 32;
    %fork TD_tb_ren_conv_top_wrapper.wb_write, S_000000000147b210;
    %join;
    %load/vec4 v0000000001483670_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001483670_0, 0, 32;
    %jmp T_208.6;
T_208.7 ;
    %pop/vec4 1;
    %vpi_call 2 146 "$display", "STATUS: Simulation complete" {0 0 0};
    %vpi_call 2 148 "$finish" {0 0 0};
    %end;
    .thread T_208;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "tb_ren_conv_top_wrapper.v";
    "..\rtl\ren_conv_top_wrapper.v";
    "..\rtl\ren_conv_top.v";
    "..\rtl\regs.v";
    "..\rtl\ctrl_status_regs_4.v";
    "..\rtl\dffram.v";
    "..\rtl\ren_conv.v";
    "..\rtl\agu.v";
    "..\rtl\serial_shift.v";
    "..\rtl\datapath.v";
    "..\rtl\max_pool.v";
    "..\rtl\mult.v";
    "..\rtl\shifter.v";
