// Seed: 540926836
module module_0;
  reg id_1;
  assign module_1.id_42 = 0;
  always @(posedge id_1, posedge -1);
  always @(posedge -1 > id_1) begin : LABEL_0
    #1
    if (1) id_1 <= id_1 - id_1;
    else id_1 = 1;
    id_1 <= id_1;
  end
endmodule
module module_0 (
    input tri1 module_1,
    input wor id_1,
    input supply1 id_2,
    output supply1 id_3,
    output supply1 id_4,
    output wire id_5,
    output wire id_6,
    input tri1 id_7,
    output uwire id_8,
    output tri1 id_9,
    input tri id_10,
    input uwire id_11,
    input supply0 id_12,
    output wire id_13,
    input tri id_14,
    output tri id_15,
    input tri0 id_16,
    input tri id_17,
    input wire id_18,
    input wand id_19,
    input tri0 id_20,
    output wor id_21,
    input supply1 id_22,
    input supply0 id_23,
    output supply0 id_24,
    input uwire id_25,
    output tri id_26,
    output wand id_27,
    input wire id_28,
    output uwire id_29,
    output tri1 id_30,
    output tri id_31,
    input wand id_32,
    output tri0 id_33,
    output supply1 id_34,
    output supply0 id_35,
    input tri id_36,
    output uwire id_37,
    output supply0 id_38,
    input supply1 id_39,
    input supply1 id_40,
    input wor id_41,
    output tri id_42,
    input supply1 id_43,
    input uwire id_44,
    input tri0 id_45,
    input wand id_46,
    input tri0 id_47,
    output wire id_48,
    input uwire id_49,
    input tri0 id_50
);
  wire id_52;
  assign id_24 = -1;
  module_0 modCall_1 ();
  wand  id_53 = id_44 !=? -1;
  uwire id_54 = 1 != 1'b0;
endmodule
