# NMOS-driver-resistive-load-OR-Gate
Designed and simulated a two-input OR gate using a resistive-load NMOS architecture in Cadence Virtuoso and Microwind
