Quartus II 64-Bit
Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
42
2641
OFF
OFF
OFF
ON
ON
ON
FV_OFF
Level2
0
0
VRSM_ON
VHSM_ON
0
-- Start Library Paths --

nco-library|

nco-library|

fir_compiler-library|
-- End Library Paths --
-- Start VHDL Libraries --
-- End VHDL Libraries --
# entity
DE4_DCC_HSMB
# storage
db|DE4_DCC_HSMB.(0).cnf
db|DE4_DCC_HSMB.(0).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
de4_dcc_hsmb.v
4db5f2011b25782e1665d4afa3e7e9
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
|
}
# macro_sequence

# end
# entity
SevenSegmentDisplayDecoder
# storage
db|DE4_DCC_HSMB.(1).cnf
db|DE4_DCC_HSMB.(1).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sevensegmentdisplaydecoder.v
6ce1041b41e17fbea9d5cf7987da6ed
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
SevenSegmentDisplayDecoder:comb_56
SevenSegmentDisplayDecoder:comb_57
}
# macro_sequence

# end
# entity
pll
# storage
db|DE4_DCC_HSMB.(2).cnf
db|DE4_DCC_HSMB.(2).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
pll.v
51d750f35cea98ee8610ff7c66b2fbcb
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pll:pll_inst
}
# macro_sequence

# end
# entity
altpll
# storage
db|DE4_DCC_HSMB.(3).cnf
db|DE4_DCC_HSMB.(3).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altpll.tdf
2ba9eb5c4b9bddd84f6c12efd8fd6af
7
# user_parameter {
OPERATION_MODE
NORMAL
PARAMETER_UNKNOWN
USR
PLL_TYPE
AUTO
PARAMETER_UNKNOWN
USR
QUALIFY_CONF_DONE
OFF
PARAMETER_UNKNOWN
DEF
COMPENSATE_CLOCK
CLK0
PARAMETER_UNKNOWN
USR
SCAN_CHAIN
LONG
PARAMETER_UNKNOWN
DEF
PRIMARY_CLOCK
INCLK0
PARAMETER_UNKNOWN
DEF
INCLK0_INPUT_FREQUENCY
20000
PARAMETER_SIGNED_DEC
USR
INCLK1_INPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
GATE_LOCK_SIGNAL
NO
PARAMETER_UNKNOWN
DEF
GATE_LOCK_COUNTER
0
PARAMETER_UNKNOWN
DEF
LOCK_HIGH
1
PARAMETER_UNKNOWN
DEF
LOCK_LOW
1
PARAMETER_UNKNOWN
DEF
VALID_LOCK_MULTIPLIER
1
PARAMETER_UNKNOWN
DEF
INVALID_LOCK_MULTIPLIER
5
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_LOSSCLK
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_ON_GATED_LOCK
OFF
PARAMETER_UNKNOWN
DEF
ENABLE_SWITCH_OVER_COUNTER
OFF
PARAMETER_UNKNOWN
DEF
SKIP_VCO
OFF
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_COUNTER
0
PARAMETER_UNKNOWN
DEF
SWITCH_OVER_TYPE
AUTO
PARAMETER_UNKNOWN
DEF
FEEDBACK_SOURCE
EXTCLK0
PARAMETER_UNKNOWN
DEF
BANDWIDTH
0
PARAMETER_UNKNOWN
DEF
BANDWIDTH_TYPE
AUTO
PARAMETER_UNKNOWN
USR
SPREAD_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
DOWN_SPREAD
0
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_GATED_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
DEF
SELF_RESET_ON_LOSS_LOCK
OFF
PARAMETER_UNKNOWN
USR
CLK9_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK2_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK1_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK0_MULTIPLY_BY
2
PARAMETER_SIGNED_DEC
USR
CLK9_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK8_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK7_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK6_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
CLK5_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK4_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
CLK3_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK2_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK1_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK0_DIVIDE_BY
1
PARAMETER_SIGNED_DEC
USR
CLK9_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK8_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK7_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK6_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK5_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK4_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
CLK3_PHASE_SHIFT
7500
PARAMETER_UNKNOWN
USR
CLK2_PHASE_SHIFT
5000
PARAMETER_UNKNOWN
USR
CLK1_PHASE_SHIFT
2500
PARAMETER_UNKNOWN
USR
CLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
USR
CLK5_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK4_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
CLK9_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK8_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK7_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK6_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK5_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK4_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
CLK3_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK2_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK1_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK0_DUTY_CYCLE
50
PARAMETER_SIGNED_DEC
USR
CLK9_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_MODE
OFF
PARAMETER_UNKNOWN
DEF
CLK9_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK8_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK7_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK6_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK5_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK4_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK3_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK2_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK1_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
CLK0_USE_EVEN_COUNTER_VALUE
OFF
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI
 0.05
PARAMETER_UNKNOWN
DEF
LOCK_WINDOW_UI_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_LOW_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
VCO_RANGE_DETECTOR_HIGH_BITS
UNUSED
PARAMETER_UNKNOWN
DEF
DPA_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
DPA_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
DPA_DIVIDER
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_MULTIPLY_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK2_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK1_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK0_DIVIDE_BY
1
PARAMETER_UNKNOWN
DEF
EXTCLK3_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK2_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK1_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
EXTCLK0_DUTY_CYCLE
50
PARAMETER_UNKNOWN
DEF
VCO_MULTIPLY_BY
0
PARAMETER_UNKNOWN
DEF
VCO_DIVIDE_BY
0
PARAMETER_UNKNOWN
DEF
SCLKOUT0_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
SCLKOUT1_PHASE_SHIFT
0
PARAMETER_UNKNOWN
DEF
VCO_MIN
0
PARAMETER_UNKNOWN
DEF
VCO_MAX
0
PARAMETER_UNKNOWN
DEF
VCO_CENTER
0
PARAMETER_UNKNOWN
DEF
PFD_MIN
0
PARAMETER_UNKNOWN
DEF
PFD_MAX
0
PARAMETER_UNKNOWN
DEF
M_INITIAL
0
PARAMETER_UNKNOWN
DEF
M
0
PARAMETER_UNKNOWN
DEF
N
1
PARAMETER_UNKNOWN
DEF
M2
1
PARAMETER_UNKNOWN
DEF
N2
1
PARAMETER_UNKNOWN
DEF
SS
1
PARAMETER_UNKNOWN
DEF
C0_HIGH
0
PARAMETER_UNKNOWN
DEF
C1_HIGH
0
PARAMETER_UNKNOWN
DEF
C2_HIGH
0
PARAMETER_UNKNOWN
DEF
C3_HIGH
0
PARAMETER_UNKNOWN
DEF
C4_HIGH
0
PARAMETER_UNKNOWN
DEF
C5_HIGH
0
PARAMETER_UNKNOWN
DEF
C6_HIGH
0
PARAMETER_UNKNOWN
DEF
C7_HIGH
0
PARAMETER_UNKNOWN
DEF
C8_HIGH
0
PARAMETER_UNKNOWN
DEF
C9_HIGH
0
PARAMETER_UNKNOWN
DEF
C0_LOW
0
PARAMETER_UNKNOWN
DEF
C1_LOW
0
PARAMETER_UNKNOWN
DEF
C2_LOW
0
PARAMETER_UNKNOWN
DEF
C3_LOW
0
PARAMETER_UNKNOWN
DEF
C4_LOW
0
PARAMETER_UNKNOWN
DEF
C5_LOW
0
PARAMETER_UNKNOWN
DEF
C6_LOW
0
PARAMETER_UNKNOWN
DEF
C7_LOW
0
PARAMETER_UNKNOWN
DEF
C8_LOW
0
PARAMETER_UNKNOWN
DEF
C9_LOW
0
PARAMETER_UNKNOWN
DEF
C0_INITIAL
0
PARAMETER_UNKNOWN
DEF
C1_INITIAL
0
PARAMETER_UNKNOWN
DEF
C2_INITIAL
0
PARAMETER_UNKNOWN
DEF
C3_INITIAL
0
PARAMETER_UNKNOWN
DEF
C4_INITIAL
0
PARAMETER_UNKNOWN
DEF
C5_INITIAL
0
PARAMETER_UNKNOWN
DEF
C6_INITIAL
0
PARAMETER_UNKNOWN
DEF
C7_INITIAL
0
PARAMETER_UNKNOWN
DEF
C8_INITIAL
0
PARAMETER_UNKNOWN
DEF
C9_INITIAL
0
PARAMETER_UNKNOWN
DEF
C0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C4_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C5_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C6_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C7_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C8_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C9_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
C0_PH
0
PARAMETER_UNKNOWN
DEF
C1_PH
0
PARAMETER_UNKNOWN
DEF
C2_PH
0
PARAMETER_UNKNOWN
DEF
C3_PH
0
PARAMETER_UNKNOWN
DEF
C4_PH
0
PARAMETER_UNKNOWN
DEF
C5_PH
0
PARAMETER_UNKNOWN
DEF
C6_PH
0
PARAMETER_UNKNOWN
DEF
C7_PH
0
PARAMETER_UNKNOWN
DEF
C8_PH
0
PARAMETER_UNKNOWN
DEF
C9_PH
0
PARAMETER_UNKNOWN
DEF
L0_HIGH
1
PARAMETER_UNKNOWN
DEF
L1_HIGH
1
PARAMETER_UNKNOWN
DEF
G0_HIGH
1
PARAMETER_UNKNOWN
DEF
G1_HIGH
1
PARAMETER_UNKNOWN
DEF
G2_HIGH
1
PARAMETER_UNKNOWN
DEF
G3_HIGH
1
PARAMETER_UNKNOWN
DEF
E0_HIGH
1
PARAMETER_UNKNOWN
DEF
E1_HIGH
1
PARAMETER_UNKNOWN
DEF
E2_HIGH
1
PARAMETER_UNKNOWN
DEF
E3_HIGH
1
PARAMETER_UNKNOWN
DEF
L0_LOW
1
PARAMETER_UNKNOWN
DEF
L1_LOW
1
PARAMETER_UNKNOWN
DEF
G0_LOW
1
PARAMETER_UNKNOWN
DEF
G1_LOW
1
PARAMETER_UNKNOWN
DEF
G2_LOW
1
PARAMETER_UNKNOWN
DEF
G3_LOW
1
PARAMETER_UNKNOWN
DEF
E0_LOW
1
PARAMETER_UNKNOWN
DEF
E1_LOW
1
PARAMETER_UNKNOWN
DEF
E2_LOW
1
PARAMETER_UNKNOWN
DEF
E3_LOW
1
PARAMETER_UNKNOWN
DEF
L0_INITIAL
1
PARAMETER_UNKNOWN
DEF
L1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G0_INITIAL
1
PARAMETER_UNKNOWN
DEF
G1_INITIAL
1
PARAMETER_UNKNOWN
DEF
G2_INITIAL
1
PARAMETER_UNKNOWN
DEF
G3_INITIAL
1
PARAMETER_UNKNOWN
DEF
E0_INITIAL
1
PARAMETER_UNKNOWN
DEF
E1_INITIAL
1
PARAMETER_UNKNOWN
DEF
E2_INITIAL
1
PARAMETER_UNKNOWN
DEF
E3_INITIAL
1
PARAMETER_UNKNOWN
DEF
L0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
G3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E0_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E1_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E2_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
E3_MODE
BYPASS
PARAMETER_UNKNOWN
DEF
L0_PH
0
PARAMETER_UNKNOWN
DEF
L1_PH
0
PARAMETER_UNKNOWN
DEF
G0_PH
0
PARAMETER_UNKNOWN
DEF
G1_PH
0
PARAMETER_UNKNOWN
DEF
G2_PH
0
PARAMETER_UNKNOWN
DEF
G3_PH
0
PARAMETER_UNKNOWN
DEF
E0_PH
0
PARAMETER_UNKNOWN
DEF
E1_PH
0
PARAMETER_UNKNOWN
DEF
E2_PH
0
PARAMETER_UNKNOWN
DEF
E3_PH
0
PARAMETER_UNKNOWN
DEF
M_PH
0
PARAMETER_UNKNOWN
DEF
C1_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C2_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C3_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C4_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C5_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C6_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C7_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C8_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
C9_USE_CASC_IN
OFF
PARAMETER_UNKNOWN
DEF
CLK0_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK1_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK2_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK3_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK4_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK5_COUNTER
G0
PARAMETER_UNKNOWN
DEF
CLK6_COUNTER
E0
PARAMETER_UNKNOWN
DEF
CLK7_COUNTER
E1
PARAMETER_UNKNOWN
DEF
CLK8_COUNTER
E2
PARAMETER_UNKNOWN
DEF
CLK9_COUNTER
E3
PARAMETER_UNKNOWN
DEF
L0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
L1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
G3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E0_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E1_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E2_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
E3_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
M_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
N_TIME_DELAY
0
PARAMETER_UNKNOWN
DEF
EXTCLK3_COUNTER
E3
PARAMETER_UNKNOWN
DEF
EXTCLK2_COUNTER
E2
PARAMETER_UNKNOWN
DEF
EXTCLK1_COUNTER
E1
PARAMETER_UNKNOWN
DEF
EXTCLK0_COUNTER
E0
PARAMETER_UNKNOWN
DEF
ENABLE0_COUNTER
L0
PARAMETER_UNKNOWN
DEF
ENABLE1_COUNTER
L0
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT
2
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R
 1.000000
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C
5
PARAMETER_UNKNOWN
DEF
CHARGE_PUMP_CURRENT_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_R_BITS
9999
PARAMETER_UNKNOWN
DEF
LOOP_FILTER_C_BITS
9999
PARAMETER_UNKNOWN
DEF
VCO_POST_SCALE
0
PARAMETER_UNKNOWN
DEF
CLK2_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK1_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
CLK0_OUTPUT_FREQUENCY
0
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
PORT_CLKENA0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA2
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA3
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKENA5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_EXTCLKENA0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLKENA3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK2
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_EXTCLK3
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_CLKBAD0
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKBAD1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK1
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK2
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK3
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CLK4
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK5
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK6
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK7
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK8
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLK9
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDATAOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCLKOUT1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_SCLKOUT0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ACTIVECLOCK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKLOSS
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK1
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_INCLK0
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_FBIN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PLLENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_CLKSWITCH
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ARESET
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PFDENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLK
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANACLR
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANREAD
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANWRITE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_ENABLE0
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_ENABLE1
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_LOCKED
PORT_USED
PARAMETER_UNKNOWN
USR
PORT_CONFIGUPDATE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_FBOUT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEDONE
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASESTEP
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASEUPDOWN
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_SCANCLKENA
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_PHASECOUNTERSELECT
PORT_UNUSED
PARAMETER_UNKNOWN
USR
PORT_VCOOVERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
PORT_VCOUNDERRANGE
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
M_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C0_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C1_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C2_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C3_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C4_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C5_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C6_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C7_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C8_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
C9_TEST_SOURCE
5
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
pll_altpll
PARAMETER_UNKNOWN
USR
VCO_FREQUENCY_CONTROL
AUTO
PARAMETER_UNKNOWN
DEF
VCO_PHASE_SHIFT_STEP
0
PARAMETER_UNKNOWN
DEF
WIDTH_CLOCK
10
PARAMETER_SIGNED_DEC
USR
WIDTH_PHASECOUNTERSELECT
4
PARAMETER_UNKNOWN
DEF
USING_FBMIMICBIDIR_PORT
OFF
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
SCAN_CHAIN_MIF_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
SIM_GATE_LOCK_DEVICE_BEHAVIOR
OFF
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
locked
-1
3
inclk
-1
3
clk
-1
3
scanwrite
-1
1
scanread
-1
1
scandata
-1
1
scanclk
-1
1
scanaclr
-1
1
configupdate
-1
1
clkswitch
-1
1
areset
-1
1
scanclkena
-1
2
pllena
-1
2
phaseupdown
-1
2
phasestep
-1
2
phasecounterselect
-1
2
pfdena
-1
2
fbin
-1
2
extclkena
-1
2
clkena
-1
2
}
# hierarchies {
pll:pll_inst|altpll:altpll_component
}
# macro_sequence

# end
# entity
pll_altpll
# storage
db|DE4_DCC_HSMB.(4).cnf
db|DE4_DCC_HSMB.(4).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
db|pll_altpll.v
b42448f94476321622e28bf63cfe3ef
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
pll:pll_inst|altpll:altpll_component|pll_altpll:auto_generated
}
# macro_sequence
ALTERA_RESERVED_QISALTERA_RESERVED_QIS
# end
# entity
NCO_1MHz
# storage
db|DE4_DCC_HSMB.(5).cnf
db|DE4_DCC_HSMB.(5).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco_1mhz.v
bbbb3532cbe26a1b6ae1c145cc52e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst
}
# macro_sequence

# end
# entity
NCO_1MHz_st
# storage
db|DE4_DCC_HSMB.(6).cnf
db|DE4_DCC_HSMB.(6).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco_1mhz_st.v
b8eaeb02b3385e2beab775341a51c2
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
DEF
opr
26
PARAMETER_SIGNED_DEC
DEF
oprp1
27
PARAMETER_SIGNED_DEC
DEF
apr
32
PARAMETER_SIGNED_DEC
DEF
apri
16
PARAMETER_SIGNED_DEC
DEF
aprf
32
PARAMETER_SIGNED_DEC
DEF
aprp
16
PARAMETER_SIGNED_DEC
DEF
aprid
21
PARAMETER_SIGNED_DEC
DEF
dpri
5
PARAMETER_SIGNED_DEC
DEF
rdw
13
PARAMETER_SIGNED_DEC
DEF
rawc
8
PARAMETER_SIGNED_DEC
DEF
rnwc
256
PARAMETER_SIGNED_DEC
DEF
rawf
8
PARAMETER_SIGNED_DEC
DEF
rnwf
256
PARAMETER_SIGNED_DEC
DEF
Pn
16384
PARAMETER_SIGNED_DEC
DEF
mxnbc
3328
PARAMETER_SIGNED_DEC
DEF
mxnbf
3328
PARAMETER_SIGNED_DEC
DEF
rsfc
NCO_1MHz_sin_c.hex
PARAMETER_STRING
DEF
rsff
NCO_1MHz_sin_f.hex
PARAMETER_STRING
DEF
rcfc
NCO_1MHz_cos_c.hex
PARAMETER_STRING
DEF
rcff
NCO_1MHz_cos_f.hex
PARAMETER_STRING
DEF
nc
1
PARAMETER_SIGNED_DEC
DEF
log2nc
0
PARAMETER_SIGNED_DEC
DEF
outselinit
0
PARAMETER_SIGNED_DEC
DEF
paci0
0
PARAMETER_SIGNED_DEC
DEF
paci1
0
PARAMETER_SIGNED_DEC
DEF
paci2
0
PARAMETER_SIGNED_DEC
DEF
paci3
0
PARAMETER_SIGNED_DEC
DEF
paci4
0
PARAMETER_SIGNED_DEC
DEF
paci5
0
PARAMETER_SIGNED_DEC
DEF
paci6
0
PARAMETER_SIGNED_DEC
DEF
paci7
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst
}
# macro_sequence

# end
# entity
asj_altqmcpipe
# storage
db|DE4_DCC_HSMB.(7).cnf
db|DE4_DCC_HSMB.(7).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_altqmcpipe.v
a2668b70191b8c06da6aee0f9c010b0
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
apr
32
PARAMETER_SIGNED_DEC
USR
lat
1
PARAMETER_SIGNED_DEC
USR
nc
1
PARAMETER_SIGNED_DEC
USR
paci0
0
PARAMETER_SIGNED_DEC
USR
paci1
0
PARAMETER_SIGNED_DEC
USR
paci2
0
PARAMETER_SIGNED_DEC
USR
paci3
0
PARAMETER_SIGNED_DEC
USR
paci4
0
PARAMETER_SIGNED_DEC
USR
paci5
0
PARAMETER_SIGNED_DEC
USR
paci6
0
PARAMETER_SIGNED_DEC
USR
paci7
0
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_altqmcpipe:ux000
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_altqmcpipe:ux000
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE4_DCC_HSMB.(8).cnf
db|DE4_DCC_HSMB.(8).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
74821f847e545ce9ad847cbce0ef11
7
# user_parameter {
LPM_WIDTH
32
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
UNSIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_s1i
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc
}
# macro_sequence

# end
# entity
add_sub_s1i
# storage
db|DE4_DCC_HSMB.(9).cnf
db|DE4_DCC_HSMB.(9).cnf
# case_insensitive
# source_file
db|add_sub_s1i.tdf
35f2b26833a9a55de66bcdf93f4bdad
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result31
-1
3
result30
-1
3
result3
-1
3
result29
-1
3
result28
-1
3
result27
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab31
-1
3
datab30
-1
3
datab3
-1
3
datab29
-1
3
datab28
-1
3
datab27
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa31
-1
3
dataa30
-1
3
dataa3
-1
3
dataa29
-1
3
dataa28
-1
3
dataa27
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
aclr
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_s1i:auto_generated
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_altqmcpipe:ux000|lpm_add_sub:acc|add_sub_s1i:auto_generated
}
# macro_sequence

# end
# entity
asj_gam_dp
# storage
db|DE4_DCC_HSMB.(10).cnf
db|DE4_DCC_HSMB.(10).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_gam_dp.v
b4e61444f2efdc910f470ff0302687
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
apr
16
PARAMETER_SIGNED_DEC
USR
rawc
8
PARAMETER_SIGNED_DEC
USR
rawf
8
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_gam_dp:ux008
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_gam_dp:ux008
}
# macro_sequence

# end
# entity
asj_nco_as_m_dp_cen
# storage
db|DE4_DCC_HSMB.(11).cnf
db|DE4_DCC_HSMB.(11).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_as_m_dp_cen.v
fa9ba3c1c499ef3628225d5b1ba8d0ee
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
USR
raw
8
PARAMETER_SIGNED_DEC
USR
rdw
13
PARAMETER_SIGNED_DEC
USR
rnw
256
PARAMETER_SIGNED_DEC
USR
rf
NCO_1MHz_sin_c.hex
PARAMETER_STRING
USR
dev
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_dp_cen:ux0220
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(12).cnf
db|DE4_DCC_HSMB.(12).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
NCO_1MHz_sin_c.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_n9b2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
data_b
-1
1
data_a
-1
1
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_n9b2
# storage
db|DE4_DCC_HSMB.(13).cnf
db|DE4_DCC_HSMB.(13).cnf
# case_insensitive
# source_file
db|altsyncram_n9b2.tdf
c981a86299ed246c43f20cd62b1e549
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
nco_1mhz_sin_c.hex
cceca6319d59f37eb3c4899618636c94
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_n9b2:auto_generated
}
# macro_sequence

# end
# entity
asj_nco_as_m_cen
# storage
db|DE4_DCC_HSMB.(14).cnf
db|DE4_DCC_HSMB.(14).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_as_m_cen.v
33c144605f3a0bac2cd8e5e2e545f8c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
raw
8
PARAMETER_SIGNED_DEC
USR
mpr
13
PARAMETER_SIGNED_DEC
USR
rdw
13
PARAMETER_SIGNED_DEC
USR
rnw
256
PARAMETER_SIGNED_DEC
USR
rf
NCO_1MHz_sin_f.hex
PARAMETER_STRING
USR
dev
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0122
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(15).cnf
db|DE4_DCC_HSMB.(15).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
NCO_1MHz_sin_f.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_f1d1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
}
# macro_sequence

# end
# entity
altsyncram_f1d1
# storage
db|DE4_DCC_HSMB.(16).cnf
db|DE4_DCC_HSMB.(16).cnf
# case_insensitive
# source_file
db|altsyncram_f1d1.tdf
4ab2c8c598d7d3e3ec832631dd8d44e
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
nco_1mhz_sin_f.hex
f338a69061659ae9c3d082abf53e54a3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_f1d1:auto_generated
}
# macro_sequence

# end
# entity
asj_nco_as_m_cen
# storage
db|DE4_DCC_HSMB.(17).cnf
db|DE4_DCC_HSMB.(17).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_as_m_cen.v
33c144605f3a0bac2cd8e5e2e545f8c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
raw
8
PARAMETER_SIGNED_DEC
USR
mpr
13
PARAMETER_SIGNED_DEC
USR
rdw
13
PARAMETER_SIGNED_DEC
USR
rnw
256
PARAMETER_SIGNED_DEC
USR
rf
NCO_1MHz_cos_f.hex
PARAMETER_STRING
USR
dev
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0123
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(18).cnf
db|DE4_DCC_HSMB.(18).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
NCO_1MHz_cos_f.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_a1d1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
}
# macro_sequence

# end
# entity
altsyncram_a1d1
# storage
db|DE4_DCC_HSMB.(19).cnf
db|DE4_DCC_HSMB.(19).cnf
# case_insensitive
# source_file
db|altsyncram_a1d1.tdf
451aa183755bb355877248673be96768
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
nco_1mhz_cos_f.hex
6564f2d48a23e85373aa2b68c213045
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_a1d1:auto_generated
}
# macro_sequence

# end
# entity
mac_i_lpmd
# storage
db|DE4_DCC_HSMB.(20).cnf
db|DE4_DCC_HSMB.(20).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|mac_i_lpmd.v
da3ab94cca568eb2ca54591225ac2a85
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
USR
opr
26
PARAMETER_SIGNED_DEC
USR
oprp1
27
PARAMETER_SIGNED_DEC
USR
add_p
1
PARAMETER_SIGNED_DEC
DEF
m_p
3
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0
}
# macro_sequence

# end
# entity
lmsd
# storage
db|DE4_DCC_HSMB.(21).cnf
db|DE4_DCC_HSMB.(21).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|lmsd.v
89278eb6af7e9e3c75768e523e858d3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
USR
opr
26
PARAMETER_SIGNED_DEC
USR
sgn
SIGNED
PARAMETER_STRING
USR
pipeline
3
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1
}
# macro_sequence

# end
# entity
lpm_mult
# storage
db|DE4_DCC_HSMB.(22).cnf
db|DE4_DCC_HSMB.(22).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mult.tdf
6ec8d746e6da2f4aae33fe9d4e4dfb1
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTHA
13
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHB
13
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHP
26
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHR
0
PARAMETER_UNKNOWN
DEF
LPM_WIDTHS
26
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
3
PARAMETER_SIGNED_DEC
USR
LATENCY
0
PARAMETER_UNKNOWN
DEF
INPUT_A_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
INPUT_B_IS_CONSTANT
NO
PARAMETER_UNKNOWN
DEF
USE_EAB
OFF
PARAMETER_UNKNOWN
DEF
MAXIMIZE_SPEED
7
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
APEX20K_TECHNOLOGY_MAPPER
LUT
TECH_MAPPER_APEX20K
USR
DEDICATED_MULTIPLIER_CIRCUITRY
YES
PARAMETER_UNKNOWN
USR
DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mult_4gu
PARAMETER_UNKNOWN
USR
INPUT_A_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
INPUT_B_FIXED_VALUE
Bx
PARAMETER_UNKNOWN
DEF
USE_AHDL_IMPLEMENTATION
OFF
PARAMETER_UNKNOWN
DEF
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component
}
# macro_sequence

# end
# entity
mult_4gu
# storage
db|DE4_DCC_HSMB.(23).cnf
db|DE4_DCC_HSMB.(23).cnf
# case_insensitive
# source_file
db|mult_4gu.tdf
d7d6a380e9fa3f9ecdd7cccf1030fa
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_0|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|lmsd:m_1|lpm_mult:lpm_mult_component|mult_4gu:auto_generated
}
# macro_sequence

# end
# entity
las
# storage
db|DE4_DCC_HSMB.(24).cnf
db|DE4_DCC_HSMB.(24).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|las.v
a6fe1092282d4f9fe2af2ae24e09bd8
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
27
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|las:a_0
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|las:a_0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE4_DCC_HSMB.(25).cnf
db|DE4_DCC_HSMB.(25).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
74821f847e545ce9ad847cbce0ef11
7
# user_parameter {
LPM_WIDTH
27
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_dti
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
datab
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_dti
# storage
db|DE4_DCC_HSMB.(26).cnf
db|DE4_DCC_HSMB.(26).cnf
# case_insensitive
# source_file
db|add_sub_dti.tdf
2951e2ae7cc590dedf2dfcee30d0367
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result26
-1
3
result25
-1
3
result24
-1
3
result23
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab26
-1
3
datab25
-1
3
datab24
-1
3
datab23
-1
3
datab22
-1
3
datab21
-1
3
datab20
-1
3
datab2
-1
3
datab19
-1
3
datab18
-1
3
datab17
-1
3
datab16
-1
3
datab15
-1
3
datab14
-1
3
datab13
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa26
-1
3
dataa25
-1
3
dataa24
-1
3
dataa23
-1
3
dataa22
-1
3
dataa21
-1
3
dataa20
-1
3
dataa2
-1
3
dataa19
-1
3
dataa18
-1
3
dataa17
-1
3
dataa16
-1
3
dataa15
-1
3
dataa14
-1
3
dataa13
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
add_sub
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_dti:auto_generated
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|mac_i_lpmd:m0|las:a_0|lpm_add_sub:lpm_add_sub_component|add_sub_dti:auto_generated
}
# macro_sequence

# end
# entity
asj_nco_derot
# storage
db|DE4_DCC_HSMB.(27).cnf
db|DE4_DCC_HSMB.(27).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_derot.v
5e226f260201be34c183918ca05765
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
USR
rxt
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_derot:ux0136
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_derot:ux0136
}
# macro_sequence

# end
# entity
asj_nco_mob_w
# storage
db|DE4_DCC_HSMB.(28).cnf
db|DE4_DCC_HSMB.(28).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_mob_w.v
d3c5ae53e9a640a1de42c7fc57ac912c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
USR
opr
26
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_mob_w:blk0
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_mob_w:blk0
}
# macro_sequence

# end
# entity
lpm_add_sub
# storage
db|DE4_DCC_HSMB.(29).cnf
db|DE4_DCC_HSMB.(29).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_add_sub.tdf
74821f847e545ce9ad847cbce0ef11
7
# user_parameter {
LPM_WIDTH
13
PARAMETER_SIGNED_DEC
USR
LPM_REPRESENTATION
SIGNED
PARAMETER_UNKNOWN
USR
LPM_DIRECTION
ADD
PARAMETER_UNKNOWN
USR
ONE_INPUT_IS_CONSTANT
NO
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
1
PARAMETER_SIGNED_DEC
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
REGISTERED_AT_END
0
PARAMETER_UNKNOWN
DEF
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
USE_CS_BUFFERS
1
PARAMETER_UNKNOWN
DEF
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
USE_WYS
OFF
PARAMETER_UNKNOWN
DEF
STYLE
FAST
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
add_sub_f4l
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
result
-1
3
dataa
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
aclr
-1
3
datab
-1
1
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component
}
# macro_sequence

# end
# entity
add_sub_f4l
# storage
db|DE4_DCC_HSMB.(30).cnf
db|DE4_DCC_HSMB.(30).cnf
# case_insensitive
# source_file
db|add_sub_f4l.tdf
525ea794efaeef33a275da29fc3f47fe
7
# used_port {
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result2
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
datab9
-1
3
datab8
-1
3
datab7
-1
3
datab6
-1
3
datab5
-1
3
datab4
-1
3
datab3
-1
3
datab2
-1
3
datab12
-1
3
datab11
-1
3
datab10
-1
3
datab1
-1
3
datab0
-1
3
dataa9
-1
3
dataa8
-1
3
dataa7
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa12
-1
3
dataa11
-1
3
dataa10
-1
3
dataa1
-1
3
dataa0
-1
3
clock
-1
3
clken
-1
3
cin
-1
3
aclr
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_f4l:auto_generated
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_mob_w:blk0|lpm_add_sub:lpm_add_sub_component|add_sub_f4l:auto_generated
}
# macro_sequence

# end
# entity
asj_nco_isdr
# storage
db|DE4_DCC_HSMB.(31).cnf
db|DE4_DCC_HSMB.(31).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_isdr.v
de21b11447d84d2b8ec8d8bc5b8f814
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
ctc
10
PARAMETER_SIGNED_DEC
USR
cpr
4
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_isdr:ux710isdr
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_isdr:ux710isdr
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_DCC_HSMB.(32).cnf
db|DE4_DCC_HSMB.(32).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
151f75e8fcf5e87e72b7df6bb2ea
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
UP
PARAMETER_UNKNOWN
USR
LPM_MODULUS
0
PARAMETER_UNKNOWN
DEF
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
ON
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_loi
PARAMETER_UNKNOWN
USR
}
# used_port {
q
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component
}
# macro_sequence

# end
# entity
cntr_loi
# storage
db|DE4_DCC_HSMB.(33).cnf
db|DE4_DCC_HSMB.(33).cnf
# case_insensitive
# source_file
db|cntr_loi.tdf
1c90224e94f51e6d2c3345d7b271c7f2
7
# used_port {
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
aclr
-1
3
}
# hierarchies {
NCO_1MHz:NCO_1MHz_inst|NCO_1MHz_st:NCO_1MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_loi:auto_generated
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_isdr:ux710isdr|lpm_counter:lpm_counter_component|cntr_loi:auto_generated
}
# macro_sequence

# end
# entity
NCO_10MHz
# storage
db|DE4_DCC_HSMB.(34).cnf
db|DE4_DCC_HSMB.(34).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco_10mhz.v
6be3f3af38ecc151063371540bdd8c3
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst
}
# macro_sequence

# end
# entity
NCO_10MHz_st
# storage
db|DE4_DCC_HSMB.(35).cnf
db|DE4_DCC_HSMB.(35).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco_10mhz_st.v
156299c41a52233338224910465a3871
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
DEF
opr
26
PARAMETER_SIGNED_DEC
DEF
oprp1
27
PARAMETER_SIGNED_DEC
DEF
apr
32
PARAMETER_SIGNED_DEC
DEF
apri
16
PARAMETER_SIGNED_DEC
DEF
aprf
32
PARAMETER_SIGNED_DEC
DEF
aprp
16
PARAMETER_SIGNED_DEC
DEF
aprid
21
PARAMETER_SIGNED_DEC
DEF
dpri
5
PARAMETER_SIGNED_DEC
DEF
rdw
13
PARAMETER_SIGNED_DEC
DEF
rawc
8
PARAMETER_SIGNED_DEC
DEF
rnwc
256
PARAMETER_SIGNED_DEC
DEF
rawf
8
PARAMETER_SIGNED_DEC
DEF
rnwf
256
PARAMETER_SIGNED_DEC
DEF
Pn
16384
PARAMETER_SIGNED_DEC
DEF
mxnbc
3328
PARAMETER_SIGNED_DEC
DEF
mxnbf
3328
PARAMETER_SIGNED_DEC
DEF
rsfc
NCO_10MHz_sin_c.hex
PARAMETER_STRING
DEF
rsff
NCO_10MHz_sin_f.hex
PARAMETER_STRING
DEF
rcfc
NCO_10MHz_cos_c.hex
PARAMETER_STRING
DEF
rcff
NCO_10MHz_cos_f.hex
PARAMETER_STRING
DEF
nc
1
PARAMETER_SIGNED_DEC
DEF
log2nc
0
PARAMETER_SIGNED_DEC
DEF
outselinit
0
PARAMETER_SIGNED_DEC
DEF
paci0
0
PARAMETER_SIGNED_DEC
DEF
paci1
0
PARAMETER_SIGNED_DEC
DEF
paci2
0
PARAMETER_SIGNED_DEC
DEF
paci3
0
PARAMETER_SIGNED_DEC
DEF
paci4
0
PARAMETER_SIGNED_DEC
DEF
paci5
0
PARAMETER_SIGNED_DEC
DEF
paci6
0
PARAMETER_SIGNED_DEC
DEF
paci7
0
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst
}
# macro_sequence

# end
# entity
asj_nco_as_m_dp_cen
# storage
db|DE4_DCC_HSMB.(36).cnf
db|DE4_DCC_HSMB.(36).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_as_m_dp_cen.v
fa9ba3c1c499ef3628225d5b1ba8d0ee
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
mpr
13
PARAMETER_SIGNED_DEC
USR
raw
8
PARAMETER_SIGNED_DEC
USR
rdw
13
PARAMETER_SIGNED_DEC
USR
rnw
256
PARAMETER_SIGNED_DEC
USR
rf
NCO_10MHz_sin_c.hex
PARAMETER_STRING
USR
dev
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_dp_cen:ux0220
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(37).cnf
db|DE4_DCC_HSMB.(37).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
BIDIR_DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
256
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
CLOCK0
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
NCO_10MHz_sin_c.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_7bb2
PARAMETER_UNKNOWN
USR
}
# used_port {
q_b
-1
3
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_b
-1
3
address_a
-1
3
wren_b
-1
1
wren_a
-1
1
data_b
-1
1
data_a
-1
1
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component
}
# macro_sequence

# end
# entity
altsyncram_7bb2
# storage
db|DE4_DCC_HSMB.(38).cnf
db|DE4_DCC_HSMB.(38).cnf
# case_insensitive
# source_file
db|altsyncram_7bb2.tdf
374e832955f908c9e65429381f6d5e1
7
# used_port {
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
data_b9
-1
3
data_b8
-1
3
data_b7
-1
3
data_b6
-1
3
data_b5
-1
3
data_b4
-1
3
data_b3
-1
3
data_b2
-1
3
data_b12
-1
3
data_b11
-1
3
data_b10
-1
3
data_b1
-1
3
data_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
nco_10mhz_sin_c.hex
cceca6319d59f37eb3c4899618636c94
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_dp_cen:ux0220|altsyncram:altsyncram_component|altsyncram_7bb2:auto_generated
}
# macro_sequence

# end
# entity
asj_nco_as_m_cen
# storage
db|DE4_DCC_HSMB.(39).cnf
db|DE4_DCC_HSMB.(39).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_as_m_cen.v
33c144605f3a0bac2cd8e5e2e545f8c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
raw
8
PARAMETER_SIGNED_DEC
USR
mpr
13
PARAMETER_SIGNED_DEC
USR
rdw
13
PARAMETER_SIGNED_DEC
USR
rnw
256
PARAMETER_SIGNED_DEC
USR
rf
NCO_10MHz_sin_f.hex
PARAMETER_STRING
USR
dev
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0122
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(40).cnf
db|DE4_DCC_HSMB.(40).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
NCO_10MHz_sin_f.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_v2d1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0
}
# macro_sequence

# end
# entity
altsyncram_v2d1
# storage
db|DE4_DCC_HSMB.(41).cnf
db|DE4_DCC_HSMB.(41).cnf
# case_insensitive
# source_file
db|altsyncram_v2d1.tdf
55a73d8fc8d988ac47ba4ff09fa5c31
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
nco_10mhz_sin_f.hex
f338a69061659ae9c3d082abf53e54a3
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0122|altsyncram:altsyncram_component0|altsyncram_v2d1:auto_generated
}
# macro_sequence

# end
# entity
asj_nco_as_m_cen
# storage
db|DE4_DCC_HSMB.(42).cnf
db|DE4_DCC_HSMB.(42).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
nco-library|asj_nco_as_m_cen.v
33c144605f3a0bac2cd8e5e2e545f8c
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
raw
8
PARAMETER_SIGNED_DEC
USR
mpr
13
PARAMETER_SIGNED_DEC
USR
rdw
13
PARAMETER_SIGNED_DEC
USR
rnw
256
PARAMETER_SIGNED_DEC
USR
rf
NCO_10MHz_cos_f.hex
PARAMETER_STRING
USR
dev
Stratix
PARAMETER_STRING
USR
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0123
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(43).cnf
db|DE4_DCC_HSMB.(43).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
ROM
PARAMETER_UNKNOWN
USR
WIDTH_A
13
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
8
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
256
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
CLOCK0
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_B
1
PARAMETER_UNKNOWN
DEF
WIDTHAD_B
1
PARAMETER_UNKNOWN
DEF
NUMWORDS_B
1
PARAMETER_UNKNOWN
DEF
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
DEF
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
DEF
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
DEF
INIT_FILE
NCO_10MHz_cos_f.hex
PARAMETER_UNKNOWN
USR
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
DEF
MAXIMUM_DEPTH
0
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
DEF
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_q2d1
PARAMETER_UNKNOWN
USR
}
# used_port {
q_a
-1
3
clocken0
-1
3
clock0
-1
3
address_a
-1
3
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0
}
# macro_sequence

# end
# entity
altsyncram_q2d1
# storage
db|DE4_DCC_HSMB.(44).cnf
db|DE4_DCC_HSMB.(44).cnf
# case_insensitive
# source_file
db|altsyncram_q2d1.tdf
d8293f9eef9366366dc36f707e25e1
7
# used_port {
q_a9
-1
3
q_a8
-1
3
q_a7
-1
3
q_a6
-1
3
q_a5
-1
3
q_a4
-1
3
q_a3
-1
3
q_a2
-1
3
q_a12
-1
3
q_a11
-1
3
q_a10
-1
3
q_a1
-1
3
q_a0
-1
3
clocken0
-1
3
clock0
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# memory_file {
nco_10mhz_cos_f.hex
6564f2d48a23e85373aa2b68c213045
}
# hierarchies {
NCO_10MHz:NCO_10MHz_inst|NCO_10MHz_st:NCO_10MHz_st_inst|asj_nco_as_m_cen:ux0123|altsyncram:altsyncram_component0|altsyncram_q2d1:auto_generated
}
# macro_sequence

# end
# entity
FIR_3MHz_low
# storage
db|DE4_DCC_HSMB.(45).cnf
db|DE4_DCC_HSMB.(45).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_3mhz_low.v
c7de995c136ec521a38f247435432a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst
}
# macro_sequence

# end
# entity
FIR_3MHz_low_ast
# storage
db|DE4_DCC_HSMB.(46).cnf
db|DE4_DCC_HSMB.(46).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_3mhz_low_ast.vhd
f27f67def721b3d7da73929e9ed0c046
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# include_file {
fir_compiler-library|auk_dspip_math_pkg_fir_91.vhd
878892bae351c8eeaf3b5bdcabffc5bb
fir_compiler-library|auk_dspip_lib_pkg_fir_91.vhd
fa6383663e63fd5936615f74fb21ef
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
auk_dspip_avalon_streaming_sink_fir_91
# storage
db|DE4_DCC_HSMB.(47).cnf
db|DE4_DCC_HSMB.(47).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_compiler-library|auk_dspip_avalon_streaming_sink_fir_91.vhd
b8e27f6e62aa67711c3dbe9b1c2872e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width_g
14
PARAMETER_SIGNED_DEC
USR
packet_size_g
1
PARAMETER_SIGNED_DEC
USR
fifo_depth_g
7
PARAMETER_SIGNED_DEC
USR
min_data_count_g
2
PARAMETER_SIGNED_DEC
USR
pfc_mode_g
false
PARAMETER_ENUM
USR
sop_eop_calc_g
false
PARAMETER_ENUM
USR
family_g
Stratix IV
PARAMETER_STRING
USR
mem_type_g
Auto
PARAMETER_STRING
USR
 constraint(family_g)
1 to 10
PARAMETER_STRING
USR
 constraint(mem_type_g)
1 to 4
PARAMETER_STRING
USR
 constraint(data)
13 downto 0
PARAMETER_STRING
USR
 constraint(packet_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(at_sink_data)
13 downto 0
PARAMETER_STRING
USR
 constraint(at_sink_error)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
scfifo
# storage
db|DE4_DCC_HSMB.(48).cnf
db|DE4_DCC_HSMB.(48).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|scfifo.tdf
6bb49df923185e87680b8bd7d463c
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
lpm_width
16
PARAMETER_SIGNED_DEC
USR
LPM_NUMWORDS
7
PARAMETER_SIGNED_DEC
USR
LPM_WIDTHU
3
PARAMETER_SIGNED_DEC
USR
LPM_SHOWAHEAD
OFF
PARAMETER_UNKNOWN
USR
UNDERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
OVERFLOW_CHECKING
OFF
PARAMETER_UNKNOWN
USR
ALLOW_RWCYCLE_WHEN_FULL
OFF
PARAMETER_UNKNOWN
USR
ADD_RAM_OUTPUT_REGISTER
ON
PARAMETER_UNKNOWN
USR
ALMOST_FULL_VALUE
5
PARAMETER_SIGNED_DEC
USR
ALMOST_EMPTY_VALUE
1
PARAMETER_SIGNED_DEC
USR
USE_EAB
ON
PARAMETER_UNKNOWN
USR
MAXIMIZE_SPEED
5
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
OPTIMIZE_FOR_SPEED
5
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
scfifo_8bh1
PARAMETER_UNKNOWN
USR
}
# used_port {
wrreq
-1
3
usedw0
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
sclr
-1
1
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo
}
# macro_sequence

# end
# entity
scfifo_8bh1
# storage
db|DE4_DCC_HSMB.(49).cnf
db|DE4_DCC_HSMB.(49).cnf
# case_insensitive
# source_file
db|scfifo_8bh1.tdf
daf99231bf8ead4d35367faee40fb8f
7
# used_port {
wrreq
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rdreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
almost_full
-1
3
aclr
-1
3
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated
}
# macro_sequence

# end
# entity
a_dpfifo_1m81
# storage
db|DE4_DCC_HSMB.(50).cnf
db|DE4_DCC_HSMB.(50).cnf
# case_insensitive
# source_file
db|a_dpfifo_1m81.tdf
f741c5e8824241997e30b9eb88b9741c
7
# used_port {
wreq
-1
3
usedw2
-1
3
usedw1
-1
3
usedw0
-1
3
sclr
-1
3
rreq
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
empty
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data2
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo
}
# macro_sequence

# end
# entity
altsyncram_ppf1
# storage
db|DE4_DCC_HSMB.(51).cnf
db|DE4_DCC_HSMB.(51).cnf
# case_insensitive
# source_file
db|altsyncram_ppf1.tdf
eb7cf460c328956788dc19bc8fd7732
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b8
-1
3
q_b7
-1
3
q_b6
-1
3
q_b5
-1
3
q_b4
-1
3
q_b3
-1
3
q_b2
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a8
-1
3
data_a7
-1
3
data_a6
-1
3
data_a5
-1
3
data_a4
-1
3
data_a3
-1
3
data_a2
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b2
-1
3
address_b1
-1
3
address_b0
-1
3
address_a2
-1
3
address_a1
-1
3
address_a0
-1
3
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|altsyncram_ppf1:FIFOram
}
# macro_sequence

# end
# entity
cmpr_dp8
# storage
db|DE4_DCC_HSMB.(52).cnf
db|DE4_DCC_HSMB.(52).cnf
# case_insensitive
# source_file
db|cmpr_dp8.tdf
c7d9fd4f6a965cfed08f60fe92e24fac
7
# used_port {
datab2
-1
3
datab1
-1
3
datab0
-1
3
aeb
-1
3
dataa0
-1
1
dataa2
-1
2
dataa1
-1
2
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cmpr_dp8:almost_full_comparer
}
# macro_sequence

# end
# entity
cmpr_dp8
# storage
db|DE4_DCC_HSMB.(53).cnf
db|DE4_DCC_HSMB.(53).cnf
# case_insensitive
# source_file
db|cmpr_dp8.tdf
c7d9fd4f6a965cfed08f60fe92e24fac
7
# used_port {
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab2
-1
1
datab0
-1
1
datab1
-1
2
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cmpr_dp8:two_comparison
}
# macro_sequence

# end
# entity
cntr_qkb
# storage
db|DE4_DCC_HSMB.(54).cnf
db|DE4_DCC_HSMB.(54).cnf
# case_insensitive
# source_file
db|cntr_qkb.tdf
5dae4dd1a6e9aa80ec159c21841a2cd1
7
# used_port {
sclr
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cntr_qkb:rd_ptr_msb
}
# macro_sequence

# end
# entity
cntr_7l7
# storage
db|DE4_DCC_HSMB.(55).cnf
db|DE4_DCC_HSMB.(55).cnf
# case_insensitive
# source_file
db|cntr_7l7.tdf
65c62154f0c067a5b62d80c1f5f6d15
7
# used_port {
updown
-1
3
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cntr_7l7:usedw_counter
}
# macro_sequence

# end
# entity
cntr_rkb
# storage
db|DE4_DCC_HSMB.(56).cnf
db|DE4_DCC_HSMB.(56).cnf
# case_insensitive
# source_file
db|cntr_rkb.tdf
516bf0578ea140d48e6ff2fdeada812a
7
# used_port {
sclr
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
cnt_en
-1
3
clock
-1
3
aclr
-1
3
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_sink_fir_91:sink|scfifo:\normal_fifo:fifo_eab_on:in_fifo|scfifo_8bh1:auto_generated|a_dpfifo_1m81:dpfifo|cntr_rkb:wr_ptr
}
# macro_sequence

# end
# entity
auk_dspip_avalon_streaming_source_fir_91
# storage
db|DE4_DCC_HSMB.(57).cnf
db|DE4_DCC_HSMB.(57).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_compiler-library|auk_dspip_avalon_streaming_source_fir_91.vhd
4093f94512fe6644892decd6ee948e8
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
width_g
14
PARAMETER_SIGNED_DEC
USR
packet_size_g
1
PARAMETER_SIGNED_DEC
USR
have_counter_g
false
PARAMETER_ENUM
USR
counter_limit_g
4
PARAMETER_SIGNED_DEC
USR
multi_channel_g
true
PARAMETER_ENUM
USR
 constraint(data)
13 downto 0
PARAMETER_STRING
USR
 constraint(data_count)
0 downto 0
PARAMETER_STRING
USR
 constraint(packet_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(at_source_data)
13 downto 0
PARAMETER_STRING
USR
 constraint(at_source_channel)
0 downto 0
PARAMETER_STRING
USR
 constraint(at_source_error)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_source_fir_91:source
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
auk_dspip_avalon_streaming_controller_fir_91
# storage
db|DE4_DCC_HSMB.(58).cnf
db|DE4_DCC_HSMB.(58).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
fir_compiler-library|auk_dspip_avalon_streaming_controller_fir_91.vhd
68bcb3c2ddd94136c4424ba9a88a19d
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
 constraint(sink_packet_error)
1 downto 0
PARAMETER_STRING
USR
 constraint(source_packet_error)
1 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|auk_dspip_avalon_streaming_controller_fir_91:intf_ctrl
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
FIR_3MHz_low_st
# storage
db|DE4_DCC_HSMB.(59).cnf
db|DE4_DCC_HSMB.(59).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_3mhz_low_st.v
6fe774d75024c4a1ee128d84b55266dc
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
14
PARAMETER_SIGNED_DEC
DEF
COEF_WIDTH
13
PARAMETER_SIGNED_DEC
DEF
ACCUM_WIDTH
31
PARAMETER_SIGNED_DEC
DEF
MSB_RM
0
PARAMETER_SIGNED_DEC
DEF
LSB_RM
17
PARAMETER_SIGNED_DEC
DEF
WIDTH_SAT
14
PARAMETER_SIGNED_DEC
DEF
TOT_WIDTH
31
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore
}
# macro_sequence

# end
# entity
tdl_da_lc
# storage
db|DE4_DCC_HSMB.(60).cnf
db|DE4_DCC_HSMB.(60).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|tdl_da_lc.v
ed37896c296f8348bc86fe754313d7ca
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
WIDTH
14
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc0n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc1n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc2n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc3n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc4n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc5n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc6n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc7n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc8n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc9n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc10n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc11n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc12n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc13n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc14n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc15n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc16n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc17n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc18n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc19n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc20n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc21n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc22n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc23n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc24n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc25n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc26n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc27n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc28n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc29n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc30n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc31n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc32n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc33n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc34n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc35n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tdl_da_lc:Utdldalc36n
}
# macro_sequence

# end
# entity
sadd_cen
# storage
db|DE4_DCC_HSMB.(61).cnf
db|DE4_DCC_HSMB.(61).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_cen.v
dd9f63c68a393e4ab7da6cea2cd2e
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
14
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_0_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_1_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_2_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_3_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_4_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_5_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_6_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_7_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_8_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_9_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_10_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_11_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_12_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_13_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_14_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_15_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_16_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_17_sym_add
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_cen:U_18_sym_add
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(62).cnf
db|DE4_DCC_HSMB.(62).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
0000000000
PARAMETER_UNSIGNED_BIN
USR
C1
0000000011
PARAMETER_UNSIGNED_BIN
USR
C2
0000011000
PARAMETER_UNSIGNED_BIN
USR
C3
0000011011
PARAMETER_UNSIGNED_BIN
USR
C4
0001001100
PARAMETER_UNSIGNED_BIN
USR
C5
0001001111
PARAMETER_UNSIGNED_BIN
USR
C6
0001100100
PARAMETER_UNSIGNED_BIN
USR
C7
0001100111
PARAMETER_UNSIGNED_BIN
USR
C8
0010110100
PARAMETER_UNSIGNED_BIN
USR
C9
0010110111
PARAMETER_UNSIGNED_BIN
USR
CA
0011001100
PARAMETER_UNSIGNED_BIN
USR
CB
0011001111
PARAMETER_UNSIGNED_BIN
USR
CC
0100000000
PARAMETER_UNSIGNED_BIN
USR
CD
0100000011
PARAMETER_UNSIGNED_BIN
USR
CE
0100011000
PARAMETER_UNSIGNED_BIN
USR
CF
0100011011
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_0_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_1_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_2_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_3_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_4_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_5_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_6_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_7_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_8_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_9_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_10_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_11_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_12_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_13_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(63).cnf
db|DE4_DCC_HSMB.(63).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
0000000000
PARAMETER_UNSIGNED_BIN
USR
C1
1111111101
PARAMETER_UNSIGNED_BIN
USR
C2
1111101000
PARAMETER_UNSIGNED_BIN
USR
C3
1111100101
PARAMETER_UNSIGNED_BIN
USR
C4
1110110100
PARAMETER_UNSIGNED_BIN
USR
C5
1110110001
PARAMETER_UNSIGNED_BIN
USR
C6
1110011100
PARAMETER_UNSIGNED_BIN
USR
C7
1110011001
PARAMETER_UNSIGNED_BIN
USR
C8
1101001100
PARAMETER_UNSIGNED_BIN
USR
C9
1101001001
PARAMETER_UNSIGNED_BIN
USR
CA
1100110100
PARAMETER_UNSIGNED_BIN
USR
CB
1100110001
PARAMETER_UNSIGNED_BIN
USR
CC
1100000000
PARAMETER_UNSIGNED_BIN
USR
CD
1011111101
PARAMETER_UNSIGNED_BIN
USR
CE
1011101000
PARAMETER_UNSIGNED_BIN
USR
CF
1011100101
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
10
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur0_n_14_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(64).cnf
db|DE4_DCC_HSMB.(64).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
0000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
0000101101011
PARAMETER_UNSIGNED_BIN
USR
C2
0001010001010
PARAMETER_UNSIGNED_BIN
USR
C3
0001111110101
PARAMETER_UNSIGNED_BIN
USR
C4
0010000101011
PARAMETER_UNSIGNED_BIN
USR
C5
0010110010110
PARAMETER_UNSIGNED_BIN
USR
C6
0011010110101
PARAMETER_UNSIGNED_BIN
USR
C7
0100000100000
PARAMETER_UNSIGNED_BIN
USR
C8
0011001011101
PARAMETER_UNSIGNED_BIN
USR
C9
0011111001000
PARAMETER_UNSIGNED_BIN
USR
CA
0100011100111
PARAMETER_UNSIGNED_BIN
USR
CB
0101001010010
PARAMETER_UNSIGNED_BIN
USR
CC
0101010001000
PARAMETER_UNSIGNED_BIN
USR
CD
0101111110011
PARAMETER_UNSIGNED_BIN
USR
CE
0110100010010
PARAMETER_UNSIGNED_BIN
USR
CF
0111001111101
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_0_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_1_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_2_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_3_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_4_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_5_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_6_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_7_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_8_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_9_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_10_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_11_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_12_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_13_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(65).cnf
db|DE4_DCC_HSMB.(65).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
0000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
1111010010101
PARAMETER_UNSIGNED_BIN
USR
C2
1110101110110
PARAMETER_UNSIGNED_BIN
USR
C3
1110000001011
PARAMETER_UNSIGNED_BIN
USR
C4
1101111010101
PARAMETER_UNSIGNED_BIN
USR
C5
1101001101010
PARAMETER_UNSIGNED_BIN
USR
C6
1100101001011
PARAMETER_UNSIGNED_BIN
USR
C7
1011111100000
PARAMETER_UNSIGNED_BIN
USR
C8
1100110100011
PARAMETER_UNSIGNED_BIN
USR
C9
1100000111000
PARAMETER_UNSIGNED_BIN
USR
CA
1011100011001
PARAMETER_UNSIGNED_BIN
USR
CB
1010110101110
PARAMETER_UNSIGNED_BIN
USR
CC
1010101111000
PARAMETER_UNSIGNED_BIN
USR
CD
1010000001101
PARAMETER_UNSIGNED_BIN
USR
CE
1001011101110
PARAMETER_UNSIGNED_BIN
USR
CF
1000110000011
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
13
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur1_n_14_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(66).cnf
db|DE4_DCC_HSMB.(66).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
000000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
000100100100101
PARAMETER_UNSIGNED_BIN
USR
C2
000110001110010
PARAMETER_UNSIGNED_BIN
USR
C3
001010110010111
PARAMETER_UNSIGNED_BIN
USR
C4
001000000100001
PARAMETER_UNSIGNED_BIN
USR
C5
001100101000110
PARAMETER_UNSIGNED_BIN
USR
C6
001110010010011
PARAMETER_UNSIGNED_BIN
USR
C7
010010110111000
PARAMETER_UNSIGNED_BIN
USR
C8
001001111111100
PARAMETER_UNSIGNED_BIN
USR
C9
001110100100001
PARAMETER_UNSIGNED_BIN
USR
CA
010000001101110
PARAMETER_UNSIGNED_BIN
USR
CB
010100110010011
PARAMETER_UNSIGNED_BIN
USR
CC
010010000011101
PARAMETER_UNSIGNED_BIN
USR
CD
010110101000010
PARAMETER_UNSIGNED_BIN
USR
CE
011000010001111
PARAMETER_UNSIGNED_BIN
USR
CF
011100110110100
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
15
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_0_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_1_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_2_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_3_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_4_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_5_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_6_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_7_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_8_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_9_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_10_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_11_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_12_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_13_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(67).cnf
db|DE4_DCC_HSMB.(67).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
000000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
111011011011011
PARAMETER_UNSIGNED_BIN
USR
C2
111001110001110
PARAMETER_UNSIGNED_BIN
USR
C3
110101001101001
PARAMETER_UNSIGNED_BIN
USR
C4
110111111011111
PARAMETER_UNSIGNED_BIN
USR
C5
110011010111010
PARAMETER_UNSIGNED_BIN
USR
C6
110001101101101
PARAMETER_UNSIGNED_BIN
USR
C7
101101001001000
PARAMETER_UNSIGNED_BIN
USR
C8
110110000000100
PARAMETER_UNSIGNED_BIN
USR
C9
110001011011111
PARAMETER_UNSIGNED_BIN
USR
CA
101111110010010
PARAMETER_UNSIGNED_BIN
USR
CB
101011001101101
PARAMETER_UNSIGNED_BIN
USR
CC
101101111100011
PARAMETER_UNSIGNED_BIN
USR
CD
101001010111110
PARAMETER_UNSIGNED_BIN
USR
CE
100111101110001
PARAMETER_UNSIGNED_BIN
USR
CF
100011001001100
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
15
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur2_n_14_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(68).cnf
db|DE4_DCC_HSMB.(68).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
0000000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
0001011110111011
PARAMETER_UNSIGNED_BIN
USR
C2
0001101100010011
PARAMETER_UNSIGNED_BIN
USR
C3
0011001011001110
PARAMETER_UNSIGNED_BIN
USR
C4
0001110110110111
PARAMETER_UNSIGNED_BIN
USR
C5
0011010101110010
PARAMETER_UNSIGNED_BIN
USR
C6
0011100011001010
PARAMETER_UNSIGNED_BIN
USR
C7
0101000010000101
PARAMETER_UNSIGNED_BIN
USR
C8
0001111101101001
PARAMETER_UNSIGNED_BIN
USR
C9
0011011100100100
PARAMETER_UNSIGNED_BIN
USR
CA
0011101001111100
PARAMETER_UNSIGNED_BIN
USR
CB
0101001000110111
PARAMETER_UNSIGNED_BIN
USR
CC
0011110100100000
PARAMETER_UNSIGNED_BIN
USR
CD
0101010011011011
PARAMETER_UNSIGNED_BIN
USR
CE
0101100000110011
PARAMETER_UNSIGNED_BIN
USR
CF
0110111111101110
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_0_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_1_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_2_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_3_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_4_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_5_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_6_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_7_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_8_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_9_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_10_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_11_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_12_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_13_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(69).cnf
db|DE4_DCC_HSMB.(69).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
0000000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
1110100001000101
PARAMETER_UNSIGNED_BIN
USR
C2
1110010011101101
PARAMETER_UNSIGNED_BIN
USR
C3
1100110100110010
PARAMETER_UNSIGNED_BIN
USR
C4
1110001001001001
PARAMETER_UNSIGNED_BIN
USR
C5
1100101010001110
PARAMETER_UNSIGNED_BIN
USR
C6
1100011100110110
PARAMETER_UNSIGNED_BIN
USR
C7
1010111101111011
PARAMETER_UNSIGNED_BIN
USR
C8
1110000010010111
PARAMETER_UNSIGNED_BIN
USR
C9
1100100011011100
PARAMETER_UNSIGNED_BIN
USR
CA
1100010110000100
PARAMETER_UNSIGNED_BIN
USR
CB
1010110111001001
PARAMETER_UNSIGNED_BIN
USR
CC
1100001011100000
PARAMETER_UNSIGNED_BIN
USR
CD
1010101100100101
PARAMETER_UNSIGNED_BIN
USR
CE
1010011111001101
PARAMETER_UNSIGNED_BIN
USR
CF
1001000000010010
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
16
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur3_n_14_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(70).cnf
db|DE4_DCC_HSMB.(70).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
01111111111111
PARAMETER_UNSIGNED_BIN
USR
C2
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C3
01111111111111
PARAMETER_UNSIGNED_BIN
USR
C4
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C5
01111111111111
PARAMETER_UNSIGNED_BIN
USR
C6
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C7
01111111111111
PARAMETER_UNSIGNED_BIN
USR
C8
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C9
01111111111111
PARAMETER_UNSIGNED_BIN
USR
CA
00000000000000
PARAMETER_UNSIGNED_BIN
USR
CB
01111111111111
PARAMETER_UNSIGNED_BIN
USR
CC
00000000000000
PARAMETER_UNSIGNED_BIN
USR
CD
01111111111111
PARAMETER_UNSIGNED_BIN
USR
CE
00000000000000
PARAMETER_UNSIGNED_BIN
USR
CF
01111111111111
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
14
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_0_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_1_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_2_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_3_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_4_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_5_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_6_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_7_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_8_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_9_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_10_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_11_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_12_pp
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_13_pp
}
# macro_sequence

# end
# entity
rom_lut
# storage
db|DE4_DCC_HSMB.(71).cnf
db|DE4_DCC_HSMB.(71).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rom_lut.v
81f3f98d3b87b3482bdfa0216c33e4b9
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
C0
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C1
10000000000001
PARAMETER_UNSIGNED_BIN
USR
C2
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C3
10000000000001
PARAMETER_UNSIGNED_BIN
USR
C4
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C5
10000000000001
PARAMETER_UNSIGNED_BIN
USR
C6
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C7
10000000000001
PARAMETER_UNSIGNED_BIN
USR
C8
00000000000000
PARAMETER_UNSIGNED_BIN
USR
C9
10000000000001
PARAMETER_UNSIGNED_BIN
USR
CA
00000000000000
PARAMETER_UNSIGNED_BIN
USR
CB
10000000000001
PARAMETER_UNSIGNED_BIN
USR
CC
00000000000000
PARAMETER_UNSIGNED_BIN
USR
CD
10000000000001
PARAMETER_UNSIGNED_BIN
USR
CE
00000000000000
PARAMETER_UNSIGNED_BIN
USR
CF
10000000000001
PARAMETER_UNSIGNED_BIN
USR
DATA_WIDTH
14
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rom_lut:Ur4_n_14_pp
}
# macro_sequence

# end
# entity
sadd_lpm_cen
# storage
db|DE4_DCC_HSMB.(72).cnf
db|DE4_DCC_HSMB.(72).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|sadd_lpm_cen.v
5d636b74788bede2211c6cd548609555
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
30
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_7_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_7_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_7_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_3_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_4_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_5_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_6_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_3_lut_l_0_n_7_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_3_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_4_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_5_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_6_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|sadd_lpm_cen:Uadd_4_lut_l_0_n_7_n
}
# macro_sequence

# end
# entity
tsadd_lpm_cen
# storage
db|DE4_DCC_HSMB.(73).cnf
db|DE4_DCC_HSMB.(73).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|tsadd_lpm_cen.v
3cd9791d1d62992b1646393c9c827b7
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
31
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_1_n_2_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_1_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_1_n_2_n
}
# macro_sequence

# end
# entity
tsadd_lpm_cen
# storage
db|DE4_DCC_HSMB.(74).cnf
db|DE4_DCC_HSMB.(74).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|tsadd_lpm_cen.v
3cd9791d1d62992b1646393c9c827b7
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
33
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_3_lut_l_2_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_4_lut_l_2_n_0_n
}
# macro_sequence

# end
# entity
tsadd_lpm_cen
# storage
db|DE4_DCC_HSMB.(75).cnf
db|DE4_DCC_HSMB.(75).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|tsadd_lpm_cen.v
3cd9791d1d62992b1646393c9c827b7
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
35
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_cen_l_0_n_0_n
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_cen_l_0_n_1_n
}
# macro_sequence

# end
# entity
tsadd_lpm_cen
# storage
db|DE4_DCC_HSMB.(76).cnf
db|DE4_DCC_HSMB.(76).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|tsadd_lpm_cen.v
3cd9791d1d62992b1646393c9c827b7
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
37
PARAMETER_SIGNED_DEC
USR
PIPE_DEPTH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|tsadd_lpm_cen:Uadd_cen_l_1_n_0_n
}
# macro_sequence

# end
# entity
mac_tl
# storage
db|DE4_DCC_HSMB.(77).cnf
db|DE4_DCC_HSMB.(77).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|mac_tl.v
758823b05a898d06fdf20405b1e79b6
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
DATA_WIDTH
38
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|mac_tl:Umtl
}
# macro_sequence

# end
# entity
rnd_dat
# storage
db|DE4_DCC_HSMB.(78).cnf
db|DE4_DCC_HSMB.(78).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|rnd_dat.v
639e783115c0145fbe2f9087699cdd3
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
IN_WIDTH
31
PARAMETER_SIGNED_DEC
USR
LOSE_BITS
17
PARAMETER_SIGNED_DEC
USR
IN_1
30
PARAMETER_SIGNED_DEC
DEF
LOSE_B_1
16
PARAMETER_SIGNED_DEC
DEF
LOSE_B_2
15
PARAMETER_SIGNED_DEC
DEF
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|rnd_dat:Urnd
}
# macro_sequence

# end
# entity
par_ctrl
# storage
db|DE4_DCC_HSMB.(79).cnf
db|DE4_DCC_HSMB.(79).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_compiler-library|par_ctrl.v
49261abd71b49867f0a3a79edf7a55fb
8
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
REG_LEN
7
PARAMETER_SIGNED_DEC
USR
REG_BIT
3
PARAMETER_SIGNED_DEC
USR
CH_WIDTH
0
PARAMETER_SIGNED_DEC
USR
NUM_CH
1
PARAMETER_SIGNED_DEC
USR
}
# hierarchies {
FIR_3MHz_low:FIR_3MHz_low_inst|FIR_3MHz_low_ast:FIR_3MHz_low_ast_inst|FIR_3MHz_low_st:fircore|par_ctrl:Uctrl
}
# macro_sequence

# end
# entity
sine_1
# storage
db|DE4_DCC_HSMB.(80).cnf
db|DE4_DCC_HSMB.(80).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sine_1.v
42e8a4c77287373dc0f7d0fbc3904a5e
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
sine_1:sin1_inst
}
# macro_sequence

# end
# entity
altsource_probe
# storage
db|DE4_DCC_HSMB.(81).cnf
db|DE4_DCC_HSMB.(81).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe.v
b982d3d595e01ce635875291e79af0c7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_type
altsource_probe
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4746752
PARAMETER_SIGNED_DEC
DEF
sld_ir_width
4
PARAMETER_SIGNED_DEC
DEF
instance_id
sin1
PARAMETER_STRING
USR
probe_width
13
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
sine_1:sin1_inst|altsource_probe:altsource_probe_component
}
# macro_sequence

# end
# entity
altsource_probe_body
# storage
db|DE4_DCC_HSMB.(82).cnf
db|DE4_DCC_HSMB.(82).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
SLD_IR_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
instance_id
sin1
PARAMETER_STRING
USR
probe_width
13
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
sine_1:sin1_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsource_probe_impl
# storage
db|DE4_DCC_HSMB.(83).cnf
db|DE4_DCC_HSMB.(83).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
probe_width
13
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
instr_width
4
PARAMETER_SIGNED_DEC
USR
shift_width
13
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
instance_id
sin1
PARAMETER_STRING
USR
 constraint(source_initial_value)
1 to 2
PARAMETER_STRING
USR
 constraint(enable_metastability)
1 to 2
PARAMETER_STRING
USR
 constraint(instance_id)
1 to 4
PARAMETER_STRING
USR
 constraint(probe)
12 downto 0
PARAMETER_STRING
USR
 constraint(source)
0 downto 0
PARAMETER_STRING
USR
 constraint(vjtag_ir_in)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
sine_1:sin1_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE4_DCC_HSMB.(84).cnf
db|DE4_DCC_HSMB.(84).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_rom_sr.vhd
403ad82cf625816652d145ddc1a2fc5
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
52
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
51 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
sine_1:sin1_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sine_10
# storage
db|DE4_DCC_HSMB.(85).cnf
db|DE4_DCC_HSMB.(85).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
sine_10.v
e2ad955483d54f1d49389722c54c4911
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
sine_10:sin10_inst
}
# macro_sequence

# end
# entity
altsource_probe
# storage
db|DE4_DCC_HSMB.(86).cnf
db|DE4_DCC_HSMB.(86).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe.v
b982d3d595e01ce635875291e79af0c7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_type
altsource_probe
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4746752
PARAMETER_SIGNED_DEC
DEF
sld_ir_width
4
PARAMETER_SIGNED_DEC
DEF
instance_id
si10
PARAMETER_STRING
USR
probe_width
13
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
sine_10:sin10_inst|altsource_probe:altsource_probe_component
}
# macro_sequence

# end
# entity
altsource_probe_body
# storage
db|DE4_DCC_HSMB.(87).cnf
db|DE4_DCC_HSMB.(87).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
SLD_IR_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
instance_id
si10
PARAMETER_STRING
USR
probe_width
13
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
sine_10:sin10_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsource_probe_impl
# storage
db|DE4_DCC_HSMB.(88).cnf
db|DE4_DCC_HSMB.(88).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
probe_width
13
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
instr_width
4
PARAMETER_SIGNED_DEC
USR
shift_width
13
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
instance_id
si10
PARAMETER_STRING
USR
 constraint(source_initial_value)
1 to 2
PARAMETER_STRING
USR
 constraint(enable_metastability)
1 to 2
PARAMETER_STRING
USR
 constraint(instance_id)
1 to 4
PARAMETER_STRING
USR
 constraint(probe)
12 downto 0
PARAMETER_STRING
USR
 constraint(source)
0 downto 0
PARAMETER_STRING
USR
 constraint(vjtag_ir_in)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
sine_10:sin10_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE4_DCC_HSMB.(89).cnf
db|DE4_DCC_HSMB.(89).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_rom_sr.vhd
403ad82cf625816652d145ddc1a2fc5
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
52
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
51 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
sine_10:sin10_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
p_sine:p_sine_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst|sld_rom_sr:\instance_id_gen:rom_info_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
p_sine
# storage
db|DE4_DCC_HSMB.(90).cnf
db|DE4_DCC_HSMB.(90).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
p_sine.v
727ce67139561c487e9a285a4d0b737
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
p_sine:p_sine_inst
}
# macro_sequence

# end
# entity
altsource_probe
# storage
db|DE4_DCC_HSMB.(91).cnf
db|DE4_DCC_HSMB.(91).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe.v
b982d3d595e01ce635875291e79af0c7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_type
altsource_probe
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4746752
PARAMETER_SIGNED_DEC
DEF
sld_ir_width
4
PARAMETER_SIGNED_DEC
DEF
instance_id
sine
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
p_sine:p_sine_inst|altsource_probe:altsource_probe_component
}
# macro_sequence

# end
# entity
altsource_probe_body
# storage
db|DE4_DCC_HSMB.(92).cnf
db|DE4_DCC_HSMB.(92).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
SLD_IR_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
instance_id
sine
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
p_sine:p_sine_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsource_probe_impl
# storage
db|DE4_DCC_HSMB.(93).cnf
db|DE4_DCC_HSMB.(93).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
instr_width
4
PARAMETER_SIGNED_DEC
USR
shift_width
14
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
instance_id
sine
PARAMETER_STRING
USR
 constraint(source_initial_value)
1 to 2
PARAMETER_STRING
USR
 constraint(enable_metastability)
1 to 2
PARAMETER_STRING
USR
 constraint(instance_id)
1 to 4
PARAMETER_STRING
USR
 constraint(probe)
13 downto 0
PARAMETER_STRING
USR
 constraint(source)
0 downto 0
PARAMETER_STRING
USR
 constraint(vjtag_ir_in)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
p_sine:p_sine_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
a2d_data_a
# storage
db|DE4_DCC_HSMB.(94).cnf
db|DE4_DCC_HSMB.(94).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
a2d_data_a.v
9cc8af4b77b86c2fd9b23932825a35bf
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
a2d_data_a:a2d_data_a_inst
}
# macro_sequence

# end
# entity
altsource_probe
# storage
db|DE4_DCC_HSMB.(95).cnf
db|DE4_DCC_HSMB.(95).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe.v
b982d3d595e01ce635875291e79af0c7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_type
altsource_probe
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4746752
PARAMETER_SIGNED_DEC
DEF
sld_ir_width
4
PARAMETER_SIGNED_DEC
DEF
instance_id
a2da
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component
}
# macro_sequence

# end
# entity
altsource_probe_body
# storage
db|DE4_DCC_HSMB.(96).cnf
db|DE4_DCC_HSMB.(96).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
SLD_IR_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
instance_id
a2da
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsource_probe_impl
# storage
db|DE4_DCC_HSMB.(97).cnf
db|DE4_DCC_HSMB.(97).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
instr_width
4
PARAMETER_SIGNED_DEC
USR
shift_width
14
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
instance_id
a2da
PARAMETER_STRING
USR
 constraint(source_initial_value)
1 to 2
PARAMETER_STRING
USR
 constraint(enable_metastability)
1 to 2
PARAMETER_STRING
USR
 constraint(instance_id)
1 to 4
PARAMETER_STRING
USR
 constraint(probe)
13 downto 0
PARAMETER_STRING
USR
 constraint(source)
0 downto 0
PARAMETER_STRING
USR
 constraint(vjtag_ir_in)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
a2d_data_a:a2d_data_a_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
a2d_data_b
# storage
db|DE4_DCC_HSMB.(98).cnf
db|DE4_DCC_HSMB.(98).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
a2d_data_b.v
e9f4d4d71733bfee833cf169322af54a
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
a2d_data_b:a2d_data_b_inst
}
# macro_sequence

# end
# entity
altsource_probe
# storage
db|DE4_DCC_HSMB.(99).cnf
db|DE4_DCC_HSMB.(99).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe.v
b982d3d595e01ce635875291e79af0c7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_type
altsource_probe
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4746752
PARAMETER_SIGNED_DEC
DEF
sld_ir_width
4
PARAMETER_SIGNED_DEC
DEF
instance_id
a2db
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component
}
# macro_sequence

# end
# entity
altsource_probe_body
# storage
db|DE4_DCC_HSMB.(100).cnf
db|DE4_DCC_HSMB.(100).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
SLD_IR_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
instance_id
a2db
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsource_probe_impl
# storage
db|DE4_DCC_HSMB.(101).cnf
db|DE4_DCC_HSMB.(101).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
instr_width
4
PARAMETER_SIGNED_DEC
USR
shift_width
14
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
instance_id
a2db
PARAMETER_STRING
USR
 constraint(source_initial_value)
1 to 2
PARAMETER_STRING
USR
 constraint(enable_metastability)
1 to 2
PARAMETER_STRING
USR
 constraint(instance_id)
1 to 4
PARAMETER_STRING
USR
 constraint(probe)
13 downto 0
PARAMETER_STRING
USR
 constraint(source)
0 downto 0
PARAMETER_STRING
USR
 constraint(vjtag_ir_in)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
a2d_data_b:a2d_data_b_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
fir_out
# storage
db|DE4_DCC_HSMB.(102).cnf
db|DE4_DCC_HSMB.(102).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
fir_out.v
8d97215818ff2a6ec07493b1367d5e12
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# hierarchies {
fir_out:fir_out_inst
}
# macro_sequence

# end
# entity
altsource_probe
# storage
db|DE4_DCC_HSMB.(103).cnf
db|DE4_DCC_HSMB.(103).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_sensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe.v
b982d3d595e01ce635875291e79af0c7
8
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
IGNORE_VERILOG_INITIAL_CONSTRUCTS
OFF
VERILOG_CONSTANT_LOOP_LIMIT
5000
VERILOG_NON_CONSTANT_LOOP_LIMIT
250
}
# user_parameter {
lpm_type
altsource_probe
PARAMETER_STRING
DEF
lpm_hint
UNUSED
PARAMETER_STRING
DEF
sld_auto_instance_index
YES
PARAMETER_STRING
USR
sld_instance_index
0
PARAMETER_SIGNED_DEC
USR
SLD_NODE_INFO
4746752
PARAMETER_SIGNED_DEC
DEF
sld_ir_width
4
PARAMETER_SIGNED_DEC
DEF
instance_id
fir0
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
fir_out:fir_out_inst|altsource_probe:altsource_probe_component
}
# macro_sequence

# end
# entity
altsource_probe_body
# storage
db|DE4_DCC_HSMB.(104).cnf
db|DE4_DCC_HSMB.(104).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
SLD_IR_WIDTH
4
PARAMETER_SIGNED_DEC
DEF
instance_id
fir0
PARAMETER_STRING
USR
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
}
# hierarchies {
fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
altsource_probe_impl
# storage
db|DE4_DCC_HSMB.(105).cnf
db|DE4_DCC_HSMB.(105).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsource_probe_body.vhd
59b23549bfb9e39663feb8e18f7ac32f
5
# internal_option {
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
probe_width
14
PARAMETER_SIGNED_DEC
USR
source_width
1
PARAMETER_SIGNED_DEC
USR
instr_width
4
PARAMETER_SIGNED_DEC
USR
shift_width
14
PARAMETER_SIGNED_DEC
USR
source_initial_value
 0
PARAMETER_STRING
USR
enable_metastability
NO
PARAMETER_STRING
USR
instance_id
fir0
PARAMETER_STRING
USR
 constraint(source_initial_value)
1 to 2
PARAMETER_STRING
USR
 constraint(enable_metastability)
1 to 2
PARAMETER_STRING
USR
 constraint(instance_id)
1 to 4
PARAMETER_STRING
USR
 constraint(probe)
13 downto 0
PARAMETER_STRING
USR
 constraint(source)
0 downto 0
PARAMETER_STRING
USR
 constraint(vjtag_ir_in)
3 downto 0
PARAMETER_STRING
USR
}
# hierarchies {
fir_out:fir_out_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_probe_gen:wider_probe_inst
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_signaltap
# storage
db|DE4_DCC_HSMB.(106).cnf
db|DE4_DCC_HSMB.(106).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_signaltap.vhd
92de9654371521166ce93e16628db9e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
lpm_type
sld_signaltap
PARAMETER_STRING
DEF
sld_node_info
805334528
PARAMETER_UNKNOWN
USR
SLD_IP_VERSION
6
PARAMETER_SIGNED_DEC
DEF
SLD_IP_MINOR_VERSION
0
PARAMETER_SIGNED_DEC
DEF
SLD_COMMON_IP_VERSION
0
PARAMETER_SIGNED_DEC
DEF
sld_data_bits
82
PARAMETER_UNKNOWN
USR
sld_trigger_bits
82
PARAMETER_UNKNOWN
USR
SLD_NODE_CRC_BITS
32
PARAMETER_SIGNED_DEC
DEF
sld_node_crc_hiword
20997
PARAMETER_UNKNOWN
USR
sld_node_crc_loword
16720
PARAMETER_UNKNOWN
USR
SLD_INCREMENTAL_ROUTING
0
PARAMETER_SIGNED_DEC
DEF
sld_sample_depth
2048
PARAMETER_UNKNOWN
USR
sld_segment_size
2048
PARAMETER_UNKNOWN
USR
sld_ram_block_type
AUTO
PARAMETER_UNKNOWN
USR
sld_state_bits
11
PARAMETER_UNKNOWN
USR
sld_buffer_full_stop
1
PARAMETER_UNKNOWN
USR
SLD_MEM_ADDRESS_BITS
7
PARAMETER_SIGNED_DEC
DEF
SLD_DATA_BIT_CNTR_BITS
4
PARAMETER_SIGNED_DEC
DEF
sld_trigger_level
1
PARAMETER_UNKNOWN
USR
sld_trigger_in_enabled
0
PARAMETER_UNKNOWN
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_UNKNOWN
USR
sld_trigger_level_pipeline
1
PARAMETER_UNKNOWN
USR
sld_enable_advanced_trigger
0
PARAMETER_UNKNOWN
USR
SLD_ADVANCED_TRIGGER_1
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_2
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_3
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_4
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_5
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_6
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_7
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_8
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_9
NONE
PARAMETER_STRING
DEF
SLD_ADVANCED_TRIGGER_10
NONE
PARAMETER_STRING
DEF
sld_inversion_mask_length
271
PARAMETER_UNKNOWN
USR
sld_inversion_mask
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNKNOWN
USR
sld_power_up_trigger
0
PARAMETER_UNKNOWN
USR
SLD_STATE_FLOW_MGR_ENTITY
state_flow_mgr_entity.vhd
PARAMETER_STRING
DEF
sld_state_flow_use_generated
0
PARAMETER_UNKNOWN
USR
sld_current_resource_width
1
PARAMETER_UNKNOWN
USR
sld_attribute_mem_mode
OFF
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_BITS
1
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_GAP_RECORD
0
PARAMETER_SIGNED_DEC
DEF
SLD_STORAGE_QUALIFIER_MODE
OFF
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION
0
PARAMETER_SIGNED_DEC
DEF
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_UNKNOWN
USR
SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY
basic
PARAMETER_STRING
DEF
SLD_STORAGE_QUALIFIER_PIPELINE
0
PARAMETER_SIGNED_DEC
DEF
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_signaltap_impl
# storage
db|DE4_DCC_HSMB.(107).cnf
db|DE4_DCC_HSMB.(107).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_signaltap.vhd
92de9654371521166ce93e16628db9e
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_ip_version
6
PARAMETER_SIGNED_DEC
USR
sld_ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
sld_common_ip_version
0
PARAMETER_SIGNED_DEC
USR
sld_data_bits
82
PARAMETER_SIGNED_DEC
USR
sld_trigger_bits
82
PARAMETER_SIGNED_DEC
USR
sld_node_crc_bits
32
PARAMETER_SIGNED_DEC
USR
sld_node_crc_hiword
20997
PARAMETER_SIGNED_DEC
USR
sld_node_crc_loword
16720
PARAMETER_SIGNED_DEC
USR
sld_incremental_routing
0
PARAMETER_SIGNED_DEC
USR
sld_sample_depth
2048
PARAMETER_SIGNED_DEC
USR
sld_segment_size
2048
PARAMETER_SIGNED_DEC
USR
sld_ram_block_type
AUTO
PARAMETER_STRING
USR
sld_state_bits
11
PARAMETER_SIGNED_DEC
USR
sld_buffer_full_stop
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_level
1
PARAMETER_SIGNED_DEC
USR
sld_trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
sld_trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
sld_enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_advanced_trigger_1
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_2
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_3
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_4
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_5
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_6
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_7
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_8
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_9
NONE
PARAMETER_STRING
USR
sld_advanced_trigger_10
NONE
PARAMETER_STRING
USR
sld_inversion_mask_length
271
PARAMETER_SIGNED_DEC
USR
sld_inversion_mask
0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
PARAMETER_UNSIGNED_BIN
USR
sld_power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
sld_state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
sld_state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
sld_current_resource_width
1
PARAMETER_SIGNED_DEC
USR
sld_attribute_mem_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_bits
1
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_gap_record
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_mode
OFF
PARAMETER_STRING
USR
sld_storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
sld_storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
sld_storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(sld_ram_block_type)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_1)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_2)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_3)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_4)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_5)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_6)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_7)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_8)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_9)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_advanced_trigger_10)
1 to 4
PARAMETER_STRING
USR
 constraint(sld_inversion_mask)
0 to 270
PARAMETER_STRING
USR
 constraint(sld_state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(sld_attribute_mem_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(sld_storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_data_in)
81 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
81 downto 0
PARAMETER_STRING
USR
 constraint(acq_storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(crc)
31 downto 0
PARAMETER_STRING
USR
 constraint(ir_in)
7 downto 0
PARAMETER_STRING
USR
 constraint(ir_out)
7 downto 0
PARAMETER_STRING
USR
 constraint(acq_data_out)
81 downto 0
PARAMETER_STRING
USR
 constraint(acq_trigger_out)
81 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_ela_control
# storage
db|DE4_DCC_HSMB.(108).cnf
db|DE4_DCC_HSMB.(108).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_ela_control.vhd
1190991d4ca7f96c845418d1a309122
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_input_width
82
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
trigger_in_enabled
0
PARAMETER_SIGNED_DEC
USR
advanced_trigger_entity
basic,1,
PARAMETER_STRING
USR
enable_advanced_trigger
0
PARAMETER_SIGNED_DEC
USR
trigger_level_pipeline
1
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
mem_address_bits
11
PARAMETER_SIGNED_DEC
USR
sample_depth
2048
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
11
PARAMETER_SIGNED_DEC
USR
state_flow_mgr_entity
state_flow_mgr_entity.vhd
PARAMETER_STRING
USR
state_flow_use_generated
0
PARAMETER_SIGNED_DEC
USR
current_resource_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_width
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
storage_qualifier_enable_advanced_condition
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_inversion_mask_length
0
PARAMETER_SIGNED_DEC
USR
storage_qualifier_advanced_condition_entity
basic
PARAMETER_STRING
USR
storage_qualifier_pipeline
0
PARAMETER_SIGNED_DEC
USR
 constraint(advanced_trigger_entity)
1 to 8
PARAMETER_STRING
USR
 constraint(inversion_mask)
270 downto 270
PARAMETER_STRING
USR
 constraint(state_flow_mgr_entity)
1 to 25
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(storage_qualifier_advanced_condition_entity)
1 to 5
PARAMETER_STRING
USR
 constraint(acq_trigger_in)
81 downto 0
PARAMETER_STRING
USR
 constraint(storage_qualifier_in)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
10 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_out_mode)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_resource_value)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(109).cnf
db|DE4_DCC_HSMB.(109).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
4
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_ela_basic_multi_level_trigger
# storage
db|DE4_DCC_HSMB.(110).cnf
db|DE4_DCC_HSMB.(110).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_ela_control.vhd
1190991d4ca7f96c845418d1a309122
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
data_bits
82
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(data_in)
81 downto 0
PARAMETER_STRING
USR
 constraint(trigger_level_match_out)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(111).cnf
db|DE4_DCC_HSMB.(111).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
246
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q99
-1
3
Q98
-1
3
Q97
-1
3
Q96
-1
3
Q95
-1
3
Q94
-1
3
Q93
-1
3
Q92
-1
3
Q91
-1
3
Q90
-1
3
Q9
-1
3
Q89
-1
3
Q88
-1
3
Q87
-1
3
Q86
-1
3
Q85
-1
3
Q84
-1
3
Q83
-1
3
Q82
-1
3
Q81
-1
3
Q80
-1
3
Q8
-1
3
Q79
-1
3
Q78
-1
3
Q77
-1
3
Q76
-1
3
Q75
-1
3
Q74
-1
3
Q73
-1
3
Q72
-1
3
Q71
-1
3
Q70
-1
3
Q7
-1
3
Q69
-1
3
Q68
-1
3
Q67
-1
3
Q66
-1
3
Q65
-1
3
Q64
-1
3
Q63
-1
3
Q62
-1
3
Q61
-1
3
Q60
-1
3
Q6
-1
3
Q59
-1
3
Q58
-1
3
Q57
-1
3
Q56
-1
3
Q55
-1
3
Q54
-1
3
Q53
-1
3
Q52
-1
3
Q51
-1
3
Q50
-1
3
Q5
-1
3
Q49
-1
3
Q48
-1
3
Q47
-1
3
Q46
-1
3
Q45
-1
3
Q44
-1
3
Q43
-1
3
Q42
-1
3
Q41
-1
3
Q40
-1
3
Q4
-1
3
Q39
-1
3
Q38
-1
3
Q37
-1
3
Q36
-1
3
Q35
-1
3
Q34
-1
3
Q33
-1
3
Q32
-1
3
Q31
-1
3
Q30
-1
3
Q3
-1
3
Q29
-1
3
Q28
-1
3
Q27
-1
3
Q26
-1
3
Q25
-1
3
Q245
-1
3
Q244
-1
3
Q243
-1
3
Q242
-1
3
Q241
-1
3
Q240
-1
3
Q24
-1
3
Q239
-1
3
Q238
-1
3
Q237
-1
3
Q236
-1
3
Q235
-1
3
Q234
-1
3
Q233
-1
3
Q232
-1
3
Q231
-1
3
Q230
-1
3
Q23
-1
3
Q229
-1
3
Q228
-1
3
Q227
-1
3
Q226
-1
3
Q225
-1
3
Q224
-1
3
Q223
-1
3
Q222
-1
3
Q221
-1
3
Q220
-1
3
Q22
-1
3
Q219
-1
3
Q218
-1
3
Q217
-1
3
Q216
-1
3
Q215
-1
3
Q214
-1
3
Q213
-1
3
Q212
-1
3
Q211
-1
3
Q210
-1
3
Q21
-1
3
Q209
-1
3
Q208
-1
3
Q207
-1
3
Q206
-1
3
Q205
-1
3
Q204
-1
3
Q203
-1
3
Q202
-1
3
Q201
-1
3
Q200
-1
3
Q20
-1
3
Q2
-1
3
Q199
-1
3
Q198
-1
3
Q197
-1
3
Q196
-1
3
Q195
-1
3
Q194
-1
3
Q193
-1
3
Q192
-1
3
Q191
-1
3
Q190
-1
3
Q19
-1
3
Q189
-1
3
Q188
-1
3
Q187
-1
3
Q186
-1
3
Q185
-1
3
Q184
-1
3
Q183
-1
3
Q182
-1
3
Q181
-1
3
Q180
-1
3
Q18
-1
3
Q179
-1
3
Q178
-1
3
Q177
-1
3
Q176
-1
3
Q175
-1
3
Q174
-1
3
Q173
-1
3
Q172
-1
3
Q171
-1
3
Q170
-1
3
Q17
-1
3
Q169
-1
3
Q168
-1
3
Q167
-1
3
Q166
-1
3
Q165
-1
3
Q164
-1
3
Q163
-1
3
Q162
-1
3
Q161
-1
3
Q160
-1
3
Q16
-1
3
Q159
-1
3
Q158
-1
3
Q157
-1
3
Q156
-1
3
Q155
-1
3
Q154
-1
3
Q153
-1
3
Q152
-1
3
Q151
-1
3
Q150
-1
3
Q15
-1
3
Q149
-1
3
Q148
-1
3
Q147
-1
3
Q146
-1
3
Q145
-1
3
Q144
-1
3
Q143
-1
3
Q142
-1
3
Q141
-1
3
Q140
-1
3
Q14
-1
3
Q139
-1
3
Q138
-1
3
Q137
-1
3
Q136
-1
3
Q135
-1
3
Q134
-1
3
Q133
-1
3
Q132
-1
3
Q131
-1
3
Q130
-1
3
Q13
-1
3
Q129
-1
3
Q128
-1
3
Q127
-1
3
Q126
-1
3
Q125
-1
3
Q124
-1
3
Q123
-1
3
Q122
-1
3
Q121
-1
3
Q120
-1
3
Q12
-1
3
Q119
-1
3
Q118
-1
3
Q117
-1
3
Q116
-1
3
Q115
-1
3
Q114
-1
3
Q113
-1
3
Q112
-1
3
Q111
-1
3
Q110
-1
3
Q11
-1
3
Q109
-1
3
Q108
-1
3
Q107
-1
3
Q106
-1
3
Q105
-1
3
Q104
-1
3
Q103
-1
3
Q102
-1
3
Q101
-1
3
Q100
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_mbpmg
# storage
db|DE4_DCC_HSMB.(112).cnf
db|DE4_DCC_HSMB.(112).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_mbpmg.vhd
673975d29c714e3a7bdc15c1199d7e3
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
data_bits
82
PARAMETER_SIGNED_DEC
USR
pattern_bits
3
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
sync_enabled
1
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
 constraint(data_in)
81 downto 0
PARAMETER_STRING
USR
 constraint(pattern_in)
245 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_sbpmg
# storage
db|DE4_DCC_HSMB.(113).cnf
db|DE4_DCC_HSMB.(113).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_mbpmg.vhd
673975d29c714e3a7bdc15c1199d7e3
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
async_enabled
0
PARAMETER_SIGNED_DEC
USR
pipeline
1
PARAMETER_SIGNED_DEC
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_ela_trigger_flow_mgr
# storage
db|DE4_DCC_HSMB.(114).cnf
db|DE4_DCC_HSMB.(114).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_ela_trigger_flow_mgr.vhd
54b4e96651b97ec28a57c8b6d87fce
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
trigger_level
1
PARAMETER_SIGNED_DEC
USR
segment_size_bits
11
PARAMETER_SIGNED_DEC
USR
state_bits
11
PARAMETER_SIGNED_DEC
USR
power_up_trigger
0
PARAMETER_SIGNED_DEC
USR
inversion_mask_length
1
PARAMETER_SIGNED_DEC
USR
inversion_mask
0
PARAMETER_UNSIGNED_BIN
USR
 constraint(inversion_mask)
0 downto 0
PARAMETER_STRING
USR
 constraint(condition_met)
0 downto 0
PARAMETER_STRING
USR
 constraint(post_fill_count)
10 downto 0
PARAMETER_STRING
USR
 constraint(current_state)
10 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(115).cnf
db|DE4_DCC_HSMB.(115).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
10
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
sld_buffer_manager
# storage
db|DE4_DCC_HSMB.(116).cnf
db|DE4_DCC_HSMB.(116).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_buffer_manager.vhd
c614e4b418d5e637460e3af81116487
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
address_bits
11
PARAMETER_SIGNED_DEC
USR
segment_size_bits
11
PARAMETER_SIGNED_DEC
USR
num_segments_bits
1
PARAMETER_SIGNED_DEC
USR
storage_qualifier_mode
OFF
PARAMETER_STRING
USR
 constraint(storage_qualifier_mode)
1 to 3
PARAMETER_STRING
USR
 constraint(address)
10 downto 0
PARAMETER_STRING
USR
 constraint(post_count)
10 downto 0
PARAMETER_STRING
USR
 constraint(current_segment)
0 downto 0
PARAMETER_STRING
USR
 constraint(current_offset)
10 downto 0
PARAMETER_STRING
USR
 constraint(last_trigger_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
10 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(117).cnf
db|DE4_DCC_HSMB.(117).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
11
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
ENABLE
-1
3
CLOCK
-1
3
ACLR
-1
3
}
# macro_sequence

# end
# entity
altsyncram
# storage
db|DE4_DCC_HSMB.(118).cnf
db|DE4_DCC_HSMB.(118).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altsyncram.tdf
67d9a3902c8a461c1d5750189e124f2
7
# user_parameter {
BYTE_SIZE_BLOCK
8
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
WIDTH_BYTEENA
1
PARAMETER_UNKNOWN
DEF
OPERATION_MODE
DUAL_PORT
PARAMETER_UNKNOWN
USR
WIDTH_A
82
PARAMETER_SIGNED_DEC
USR
WIDTHAD_A
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_A
0
PARAMETER_SIGNED_DEC
USR
OUTDATA_REG_A
UNREGISTERED
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
INDATA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_A
NONE
PARAMETER_UNKNOWN
USR
WIDTH_B
82
PARAMETER_SIGNED_DEC
USR
WIDTHAD_B
11
PARAMETER_SIGNED_DEC
USR
NUMWORDS_B
0
PARAMETER_SIGNED_DEC
USR
INDATA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
WRCONTROL_WRADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
RDCONTROL_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
ADDRESS_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
OUTDATA_REG_B
UNREGISTERED
PARAMETER_UNKNOWN
USR
BYTEENA_REG_B
CLOCK1
PARAMETER_UNKNOWN
USR
INDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
ADDRESS_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
BYTEENA_ACLR_B
NONE
PARAMETER_UNKNOWN
USR
WIDTH_BYTEENA_A
1
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA_B
1
PARAMETER_SIGNED_DEC
USR
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
BYTE_SIZE
8
PARAMETER_SIGNED_DEC
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_A
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_PORT_B
NEW_DATA_NO_NBE_READ
PARAMETER_UNKNOWN
USR
INIT_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INIT_FILE_LAYOUT
PORT_A
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
CLOCK_ENABLE_INPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_INPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_A
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_OUTPUT_B
NORMAL
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_A
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
CLOCK_ENABLE_CORE_B
USE_INPUT_CLKEN
PARAMETER_UNKNOWN
USR
ENABLE_ECC
FALSE
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
altsyncram_0us3
PARAMETER_UNKNOWN
USR
}
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altsyncram_0us3
# storage
db|DE4_DCC_HSMB.(119).cnf
db|DE4_DCC_HSMB.(119).cnf
# case_insensitive
# source_file
db|altsyncram_0us3.tdf
87ee87857b51e4e19ace83d6df2c2344
7
# used_port {
wren_a
-1
3
q_b9
-1
3
q_b81
-1
3
q_b80
-1
3
q_b8
-1
3
q_b79
-1
3
q_b78
-1
3
q_b77
-1
3
q_b76
-1
3
q_b75
-1
3
q_b74
-1
3
q_b73
-1
3
q_b72
-1
3
q_b71
-1
3
q_b70
-1
3
q_b7
-1
3
q_b69
-1
3
q_b68
-1
3
q_b67
-1
3
q_b66
-1
3
q_b65
-1
3
q_b64
-1
3
q_b63
-1
3
q_b62
-1
3
q_b61
-1
3
q_b60
-1
3
q_b6
-1
3
q_b59
-1
3
q_b58
-1
3
q_b57
-1
3
q_b56
-1
3
q_b55
-1
3
q_b54
-1
3
q_b53
-1
3
q_b52
-1
3
q_b51
-1
3
q_b50
-1
3
q_b5
-1
3
q_b49
-1
3
q_b48
-1
3
q_b47
-1
3
q_b46
-1
3
q_b45
-1
3
q_b44
-1
3
q_b43
-1
3
q_b42
-1
3
q_b41
-1
3
q_b40
-1
3
q_b4
-1
3
q_b39
-1
3
q_b38
-1
3
q_b37
-1
3
q_b36
-1
3
q_b35
-1
3
q_b34
-1
3
q_b33
-1
3
q_b32
-1
3
q_b31
-1
3
q_b30
-1
3
q_b3
-1
3
q_b29
-1
3
q_b28
-1
3
q_b27
-1
3
q_b26
-1
3
q_b25
-1
3
q_b24
-1
3
q_b23
-1
3
q_b22
-1
3
q_b21
-1
3
q_b20
-1
3
q_b2
-1
3
q_b19
-1
3
q_b18
-1
3
q_b17
-1
3
q_b16
-1
3
q_b15
-1
3
q_b14
-1
3
q_b13
-1
3
q_b12
-1
3
q_b11
-1
3
q_b10
-1
3
q_b1
-1
3
q_b0
-1
3
data_a9
-1
3
data_a81
-1
3
data_a80
-1
3
data_a8
-1
3
data_a79
-1
3
data_a78
-1
3
data_a77
-1
3
data_a76
-1
3
data_a75
-1
3
data_a74
-1
3
data_a73
-1
3
data_a72
-1
3
data_a71
-1
3
data_a70
-1
3
data_a7
-1
3
data_a69
-1
3
data_a68
-1
3
data_a67
-1
3
data_a66
-1
3
data_a65
-1
3
data_a64
-1
3
data_a63
-1
3
data_a62
-1
3
data_a61
-1
3
data_a60
-1
3
data_a6
-1
3
data_a59
-1
3
data_a58
-1
3
data_a57
-1
3
data_a56
-1
3
data_a55
-1
3
data_a54
-1
3
data_a53
-1
3
data_a52
-1
3
data_a51
-1
3
data_a50
-1
3
data_a5
-1
3
data_a49
-1
3
data_a48
-1
3
data_a47
-1
3
data_a46
-1
3
data_a45
-1
3
data_a44
-1
3
data_a43
-1
3
data_a42
-1
3
data_a41
-1
3
data_a40
-1
3
data_a4
-1
3
data_a39
-1
3
data_a38
-1
3
data_a37
-1
3
data_a36
-1
3
data_a35
-1
3
data_a34
-1
3
data_a33
-1
3
data_a32
-1
3
data_a31
-1
3
data_a30
-1
3
data_a3
-1
3
data_a29
-1
3
data_a28
-1
3
data_a27
-1
3
data_a26
-1
3
data_a25
-1
3
data_a24
-1
3
data_a23
-1
3
data_a22
-1
3
data_a21
-1
3
data_a20
-1
3
data_a2
-1
3
data_a19
-1
3
data_a18
-1
3
data_a17
-1
3
data_a16
-1
3
data_a15
-1
3
data_a14
-1
3
data_a13
-1
3
data_a12
-1
3
data_a11
-1
3
data_a10
-1
3
data_a1
-1
3
data_a0
-1
3
clocken1
-1
3
clock1
-1
3
clock0
-1
3
address_b9
-1
3
address_b8
-1
3
address_b7
-1
3
address_b6
-1
3
address_b5
-1
3
address_b4
-1
3
address_b3
-1
3
address_b2
-1
3
address_b10
-1
3
address_b1
-1
3
address_b0
-1
3
address_a9
-1
3
address_a8
-1
3
address_a7
-1
3
address_a6
-1
3
address_a5
-1
3
address_a4
-1
3
address_a3
-1
3
address_a2
-1
3
address_a10
-1
3
address_a1
-1
3
address_a0
-1
3
}
# macro_sequence

# end
# entity
altdpram
# storage
db|DE4_DCC_HSMB.(120).cnf
db|DE4_DCC_HSMB.(120).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|altdpram.tdf
dd404883fac1dd4b973eafe15e4bc5
7
# user_parameter {
WIDTH_BYTEENA_A
1
PARAMETER_UNKNOWN
DEF
WIDTH_BYTEENA_B
1
PARAMETER_UNKNOWN
DEF
WIDTH
23
PARAMETER_SIGNED_DEC
USR
WIDTHAD
1
PARAMETER_SIGNED_DEC
USR
NUMWORDS
0
PARAMETER_SIGNED_DEC
USR
FILE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_FILE
UNUSED
PARAMETER_UNKNOWN
DEF
INDATA_REG
INCLOCK
PARAMETER_UNKNOWN
USR
INDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRADDRESS_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
WRCONTROL_REG
INCLOCK
PARAMETER_UNKNOWN
USR
WRCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDADDRESS_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
RDADDRESS_ACLR
OFF
PARAMETER_UNKNOWN
USR
RDCONTROL_REG
UNREGISTERED
PARAMETER_UNKNOWN
USR
RDCONTROL_ACLR
OFF
PARAMETER_UNKNOWN
USR
OUTDATA_REG
OUTCLOCK
PARAMETER_UNKNOWN
USR
OUTDATA_ACLR
OFF
PARAMETER_UNKNOWN
USR
USE_EAB
OFF
PARAMETER_UNKNOWN
USR
MAXIMUM_DEPTH
0
PARAMETER_SIGNED_DEC
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
SUPPRESS_MEMORY_CONVERSION_WARNINGS
OFF
PARAMETER_UNKNOWN
DEF
INTENDED_DEVICE_FAMILY
Stratix
PARAMETER_UNKNOWN
DEF
ENABLE_RAM_BENCHMARKING_MODE
OFF
PARAMETER_UNKNOWN
DEF
RAM_BLOCK_TYPE
AUTO
PARAMETER_UNKNOWN
USR
READ_DURING_WRITE_MODE_MIXED_PORTS
DONT_CARE
PARAMETER_UNKNOWN
USR
BYTE_SIZE
0
PARAMETER_SIGNED_DEC
USR
WIDTH_BYTEENA
1
PARAMETER_SIGNED_DEC
USR
DISABLE_LE_RAM_LIMIT_CHECK
on
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
NOTHING
PARAMETER_UNKNOWN
DEF
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
wren
-1
3
wraddress0
-1
3
rdaddress0
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q22
-1
3
q21
-1
3
q20
-1
3
q2
-1
3
q19
-1
3
q18
-1
3
q17
-1
3
q16
-1
3
q15
-1
3
q14
-1
3
q13
-1
3
q12
-1
3
q11
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
outclocken
-1
3
outclock
-1
3
inclocken
-1
3
inclock
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data4
-1
3
data3
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_mux
# storage
db|DE4_DCC_HSMB.(121).cnf
db|DE4_DCC_HSMB.(121).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_mux.tdf
9d45665215a7636e457c26f5f1517
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
23
PARAMETER_UNKNOWN
USR
LPM_SIZE
2
PARAMETER_UNKNOWN
USR
LPM_WIDTHS
1
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
mux_opc
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
}
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data1_9
-1
3
data1_8
-1
3
data1_7
-1
3
data1_6
-1
3
data1_5
-1
3
data1_4
-1
3
data1_3
-1
3
data1_22
-1
3
data1_21
-1
3
data1_20
-1
3
data1_2
-1
3
data1_19
-1
3
data1_18
-1
3
data1_17
-1
3
data1_16
-1
3
data1_15
-1
3
data1_14
-1
3
data1_13
-1
3
data1_12
-1
3
data1_11
-1
3
data1_10
-1
3
data1_1
-1
3
data1_0
-1
3
data0_9
-1
3
data0_8
-1
3
data0_7
-1
3
data0_6
-1
3
data0_5
-1
3
data0_4
-1
3
data0_3
-1
3
data0_22
-1
3
data0_21
-1
3
data0_20
-1
3
data0_2
-1
3
data0_19
-1
3
data0_18
-1
3
data0_17
-1
3
data0_16
-1
3
data0_15
-1
3
data0_14
-1
3
data0_13
-1
3
data0_12
-1
3
data0_11
-1
3
data0_10
-1
3
data0_1
-1
3
data0_0
-1
3
}
# macro_sequence

# end
# entity
mux_opc
# storage
db|DE4_DCC_HSMB.(122).cnf
db|DE4_DCC_HSMB.(122).cnf
# case_insensitive
# source_file
db|mux_opc.tdf
b62c617a874a5e0c8d873c45c7836
7
# used_port {
sel0
-1
3
result9
-1
3
result8
-1
3
result7
-1
3
result6
-1
3
result5
-1
3
result4
-1
3
result3
-1
3
result22
-1
3
result21
-1
3
result20
-1
3
result2
-1
3
result19
-1
3
result18
-1
3
result17
-1
3
result16
-1
3
result15
-1
3
result14
-1
3
result13
-1
3
result12
-1
3
result11
-1
3
result10
-1
3
result1
-1
3
result0
-1
3
data9
-1
3
data8
-1
3
data7
-1
3
data6
-1
3
data5
-1
3
data45
-1
3
data44
-1
3
data43
-1
3
data42
-1
3
data41
-1
3
data40
-1
3
data4
-1
3
data39
-1
3
data38
-1
3
data37
-1
3
data36
-1
3
data35
-1
3
data34
-1
3
data33
-1
3
data32
-1
3
data31
-1
3
data30
-1
3
data3
-1
3
data29
-1
3
data28
-1
3
data27
-1
3
data26
-1
3
data25
-1
3
data24
-1
3
data23
-1
3
data22
-1
3
data21
-1
3
data20
-1
3
data2
-1
3
data19
-1
3
data18
-1
3
data17
-1
3
data16
-1
3
data15
-1
3
data14
-1
3
data13
-1
3
data12
-1
3
data11
-1
3
data10
-1
3
data1
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
lpm_decode
# storage
db|DE4_DCC_HSMB.(123).cnf
db|DE4_DCC_HSMB.(123).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_decode.tdf
801b50bb3ab97a9f41a27f6333e6c69e
7
# user_parameter {
LPM_WIDTH
1
PARAMETER_UNKNOWN
USR
LPM_DECODES
2
PARAMETER_UNKNOWN
USR
LPM_PIPELINE
0
PARAMETER_UNKNOWN
DEF
CASCADE_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CBXI_PARAMETER
decode_asf
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
decode_asf
# storage
db|DE4_DCC_HSMB.(124).cnf
db|DE4_DCC_HSMB.(124).cnf
# case_insensitive
# source_file
db|decode_asf.tdf
e76fc79e39eda0f44423c57a93b93a
7
# used_port {
eq1
-1
3
eq0
-1
3
enable
-1
3
data0
-1
3
}
# macro_sequence

# end
# entity
sld_offload_buffer_mgr
# storage
db|DE4_DCC_HSMB.(125).cnf
db|DE4_DCC_HSMB.(125).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_buffer_manager.vhd
c614e4b418d5e637460e3af81116487
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
6
PARAMETER_SIGNED_DEC
USR
ip_minor_version
0
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
buffer_depth
2048
PARAMETER_SIGNED_DEC
USR
segment_count
1
PARAMETER_SIGNED_DEC
USR
mem_address_bits
11
PARAMETER_SIGNED_DEC
USR
status_address_bits
1
PARAMETER_SIGNED_DEC
USR
data_bits
82
PARAMETER_SIGNED_DEC
USR
status_bits
23
PARAMETER_SIGNED_DEC
USR
data_bit_cntr_bits
7
PARAMETER_SIGNED_DEC
USR
status_bit_cntr_bits
5
PARAMETER_SIGNED_DEC
USR
ela_status_bits
4
PARAMETER_SIGNED_DEC
USR
 constraint(buffer_read_data_out)
81 downto 0
PARAMETER_STRING
USR
 constraint(status_read_data_out)
22 downto 0
PARAMETER_STRING
USR
 constraint(trigger_write_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(last_buffer_write_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(buffer_read_address)
10 downto 0
PARAMETER_STRING
USR
 constraint(status_read_address)
0 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_DCC_HSMB.(126).cnf
db|DE4_DCC_HSMB.(126).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
151f75e8fcf5e87e72b7df6bb2ea
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
7
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
82
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_idi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# macro_sequence

# end
# entity
cntr_idi
# storage
db|DE4_DCC_HSMB.(127).cnf
db|DE4_DCC_HSMB.(127).cnf
# case_insensitive
# source_file
db|cntr_idi.tdf
6df7ffd4d4884de4a13e8b3988b1eb89
7
# used_port {
sclr
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_qdc
# storage
db|DE4_DCC_HSMB.(128).cnf
db|DE4_DCC_HSMB.(128).cnf
# case_insensitive
# source_file
db|cmpr_qdc.tdf
c4d63ca784ea547b9b7ccb40b4d3bf5f
7
# used_port {
datab5
-1
3
datab3
-1
3
datab2
-1
3
datab1
-1
3
dataa6
-1
3
dataa5
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab6
-1
2
datab4
-1
2
datab0
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_DCC_HSMB.(129).cnf
db|DE4_DCC_HSMB.(129).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
151f75e8fcf5e87e72b7df6bb2ea
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
11
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
2048
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_d6j
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q9
-1
3
Q8
-1
3
Q7
-1
3
Q6
-1
3
Q5
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q10
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# macro_sequence

# end
# entity
cntr_d6j
# storage
db|DE4_DCC_HSMB.(130).cnf
db|DE4_DCC_HSMB.(130).cnf
# case_insensitive
# source_file
db|cntr_d6j.tdf
0ca2951a23fcc8f3f24bc215c193ae
7
# used_port {
sclr
-1
3
q9
-1
3
q8
-1
3
q7
-1
3
q6
-1
3
q5
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q10
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(131).cnf
db|DE4_DCC_HSMB.(131).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
82
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA81
-1
3
DATA80
-1
3
DATA8
-1
3
DATA79
-1
3
DATA78
-1
3
DATA77
-1
3
DATA76
-1
3
DATA75
-1
3
DATA74
-1
3
DATA73
-1
3
DATA72
-1
3
DATA71
-1
3
DATA70
-1
3
DATA7
-1
3
DATA69
-1
3
DATA68
-1
3
DATA67
-1
3
DATA66
-1
3
DATA65
-1
3
DATA64
-1
3
DATA63
-1
3
DATA62
-1
3
DATA61
-1
3
DATA60
-1
3
DATA6
-1
3
DATA59
-1
3
DATA58
-1
3
DATA57
-1
3
DATA56
-1
3
DATA55
-1
3
DATA54
-1
3
DATA53
-1
3
DATA52
-1
3
DATA51
-1
3
DATA50
-1
3
DATA5
-1
3
DATA49
-1
3
DATA48
-1
3
DATA47
-1
3
DATA46
-1
3
DATA45
-1
3
DATA44
-1
3
DATA43
-1
3
DATA42
-1
3
DATA41
-1
3
DATA40
-1
3
DATA4
-1
3
DATA39
-1
3
DATA38
-1
3
DATA37
-1
3
DATA36
-1
3
DATA35
-1
3
DATA34
-1
3
DATA33
-1
3
DATA32
-1
3
DATA31
-1
3
DATA30
-1
3
DATA3
-1
3
DATA29
-1
3
DATA28
-1
3
DATA27
-1
3
DATA26
-1
3
DATA25
-1
3
DATA24
-1
3
DATA23
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(132).cnf
db|DE4_DCC_HSMB.(132).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
23
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
ENABLE
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_DCC_HSMB.(133).cnf
db|DE4_DCC_HSMB.(133).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
151f75e8fcf5e87e72b7df6bb2ea
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
5
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
23
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_bdi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q4
-1
3
Q3
-1
3
Q2
-1
3
Q1
-1
3
Q0
-1
3
CLOCK
-1
3
}
# macro_sequence

# end
# entity
cntr_bdi
# storage
db|DE4_DCC_HSMB.(134).cnf
db|DE4_DCC_HSMB.(134).cnf
# case_insensitive
# source_file
db|cntr_bdi.tdf
6516ea56cf3a519c76059aa8a8aea58
7
# used_port {
sclr
-1
3
q4
-1
3
q3
-1
3
q2
-1
3
q1
-1
3
q0
-1
3
clock
-1
3
}
# macro_sequence

# end
# entity
cmpr_odc
# storage
db|DE4_DCC_HSMB.(135).cnf
db|DE4_DCC_HSMB.(135).cnf
# case_insensitive
# source_file
db|cmpr_odc.tdf
ff81a08e8b944bce9572b7f5b1f4b1d3
7
# used_port {
datab3
-1
3
datab0
-1
3
dataa4
-1
3
dataa3
-1
3
dataa2
-1
3
dataa1
-1
3
dataa0
-1
3
aeb
-1
3
datab4
-1
2
datab2
-1
2
datab1
-1
2
}
# macro_sequence

# end
# entity
lpm_counter
# storage
db|DE4_DCC_HSMB.(136).cnf
db|DE4_DCC_HSMB.(136).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_counter.tdf
151f75e8fcf5e87e72b7df6bb2ea
7
# user_parameter {
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
LPM_WIDTH
1
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
DEFAULT
PARAMETER_UNKNOWN
DEF
LPM_MODULUS
1
PARAMETER_SIGNED_DEC
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_PORT_UPDOWN
PORT_CONNECTIVITY
PARAMETER_UNKNOWN
USR
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
CARRY_CHAIN
MANUAL
PARAMETER_UNKNOWN
USR
CARRY_CHAIN_LENGTH
48
CARRY_CHAIN_LENGTH
USR
NOT_GATE_PUSH_BACK
OFF
NOT_GATE_PUSH_BACK
USR
CARRY_CNT_EN
SMART
PARAMETER_UNKNOWN
DEF
LABWIDE_SCLR
ON
PARAMETER_UNKNOWN
DEF
USE_NEW_VERSION
TRUE
PARAMETER_UNKNOWN
DEF
CBXI_PARAMETER
cntr_vvi
PARAMETER_UNKNOWN
USR
}
# used_port {
SCLR
-1
3
Q0
-1
3
CLOCK
-1
3
CLK_EN
-1
3
}
# macro_sequence

# end
# entity
cntr_vvi
# storage
db|DE4_DCC_HSMB.(137).cnf
db|DE4_DCC_HSMB.(137).cnf
# case_insensitive
# source_file
db|cntr_vvi.tdf
7b835046d77c13d3fddfbae90ff278d
7
# used_port {
sclr
-1
3
q0
-1
3
clock
-1
3
clk_en
-1
3
}
# macro_sequence

# end
# entity
cmpr_kdc
# storage
db|DE4_DCC_HSMB.(138).cnf
db|DE4_DCC_HSMB.(138).cnf
# case_insensitive
# source_file
db|cmpr_kdc.tdf
fa74eaafa434a5b085f8c3389a65d88b
7
# used_port {
datab0
-1
3
dataa0
-1
3
aeb
-1
3
}
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(139).cnf
db|DE4_DCC_HSMB.(139).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
23
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
LOAD
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA3
-1
3
DATA22
-1
3
DATA21
-1
3
DATA20
-1
3
DATA2
-1
3
DATA19
-1
3
DATA18
-1
3
DATA17
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
ACLR
-1
3
SHIFTIN
-1
2
ENABLE
-1
2
}
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE4_DCC_HSMB.(140).cnf
db|DE4_DCC_HSMB.(140).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_rom_sr.vhd
403ad82cf625816652d145ddc1a2fc5
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
32
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
31 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
LPM_SHIFTREG
# storage
db|DE4_DCC_HSMB.(141).cnf
db|DE4_DCC_HSMB.(141).cnf
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|lpm_shiftreg.tdf
da99a65952a97e3c68facd67112efbfd
7
# user_parameter {
LPM_WIDTH
17
PARAMETER_SIGNED_DEC
USR
LPM_DIRECTION
RIGHT
PARAMETER_UNKNOWN
USR
LPM_AVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
LPM_SVALUE
UNUSED
PARAMETER_UNKNOWN
DEF
DEVICE_FAMILY
Stratix IV
PARAMETER_UNKNOWN
USR
AUTO_CARRY_CHAINS
ON
AUTO_CARRY
USR
IGNORE_CARRY_BUFFERS
OFF
IGNORE_CARRY
USR
AUTO_CASCADE_CHAINS
ON
AUTO_CASCADE
USR
IGNORE_CASCADE_BUFFERS
OFF
IGNORE_CASCADE
USR
}
# used_port {
SHIFTOUT
-1
3
SHIFTIN
-1
3
LOAD
-1
3
ENABLE
-1
3
DATA9
-1
3
DATA8
-1
3
DATA7
-1
3
DATA6
-1
3
DATA5
-1
3
DATA4
-1
3
DATA2
-1
3
DATA16
-1
3
DATA15
-1
3
DATA14
-1
3
DATA13
-1
3
DATA12
-1
3
DATA11
-1
3
DATA10
-1
3
DATA1
-1
3
DATA0
-1
3
CLOCK
-1
3
DATA3
-1
1
}
# macro_sequence

# end
# entity
sld_hub
# storage
db|DE4_DCC_HSMB.(142).cnf
db|DE4_DCC_HSMB.(142).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_hub.vhd
ccef528ead5f54c6336194113d19219
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
sld_hub_ip_version
1
PARAMETER_UNKNOWN
USR
sld_hub_ip_minor_version
4
PARAMETER_UNKNOWN
USR
sld_common_ip_version
0
PARAMETER_UNKNOWN
USR
device_family
Stratix IV
PARAMETER_UNKNOWN
USR
n_nodes
7
PARAMETER_UNKNOWN
USR
n_sel_bits
3
PARAMETER_UNKNOWN
USR
n_node_ir_bits
8
PARAMETER_UNKNOWN
USR
node_info
00110000000000000110111000000000000000000100100001101110000001010000000001001000011011100000010000000000010010000110111000000011000000000100100001101110000000100000000001001000011011100000000100000000010010000110111000000000
PARAMETER_UNSIGNED_BIN
USR
compilation_mode
1
PARAMETER_UNKNOWN
USR
BROADCAST_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
FORCE_IR_CAPTURE_FEATURE
1
PARAMETER_SIGNED_DEC
DEF
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_shadow_jsm
# storage
db|DE4_DCC_HSMB.(143).cnf
db|DE4_DCC_HSMB.(143).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_hub.vhd
ccef528ead5f54c6336194113d19219
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
ON
}
# user_parameter {
ip_major_version
1
PARAMETER_SIGNED_DEC
USR
ip_minor_version
4
PARAMETER_SIGNED_DEC
USR
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
 constraint(jtag_state)
15 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# entity
sld_rom_sr
# storage
db|DE4_DCC_HSMB.(144).cnf
db|DE4_DCC_HSMB.(144).cnf
# logic_option {
AUTO_RAM_RECOGNITION
ON
}
# case_insensitive
# source_file
c:|altera|91|quartus|libraries|megafunctions|sld_rom_sr.vhd
403ad82cf625816652d145ddc1a2fc5
5
# internal_option {
IP_SHOW_ELABORATION_MESSAGES
OFF
HDL_INITIAL_FANOUT_LIMIT
OFF
AUTO_RESOURCE_SHARING
OFF
AUTO_RAM_RECOGNITION
ON
AUTO_ROM_RECOGNITION
OFF
}
# user_parameter {
common_ip_version
0
PARAMETER_SIGNED_DEC
USR
n_bits
256
PARAMETER_SIGNED_DEC
USR
word_size
4
PARAMETER_SIGNED_DEC
USR
 constraint(rom_data)
255 downto 0
PARAMETER_STRING
USR
}
# lmf
c:|altera|91|quartus|lmf|maxplus2.lmf
a36c8ec425c8a2589af98b2d4daabc3
# macro_sequence

# end
# complete
