

================================================================
== Vivado HLS Report for 'matrixmul'
================================================================
* Date:           Tue Feb 11 18:23:39 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        matrixmul_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 13.33 ns | 7.566 ns |   1.67 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        5|        5| 66.665 ns | 66.665 ns |    5|    5| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 5, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.73>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%a_addr = getelementptr [3 x i24]* %a, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 7 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [2/2] (0.73ns)   --->   "%a_load = load i24* %a_addr, align 4" [matrixmul.cpp:60]   --->   Operation 8 'load' 'a_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%b_addr = getelementptr [3 x i24]* %b, i64 0, i64 0" [matrixmul.cpp:60]   --->   Operation 9 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [2/2] (0.73ns)   --->   "%b_load = load i24* %b_addr, align 4" [matrixmul.cpp:60]   --->   Operation 10 'load' 'b_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr [3 x i24]* %b, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 11 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [2/2] (0.73ns)   --->   "%b_load_1 = load i24* %b_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 12 'load' 'b_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr [3 x i24]* %a, i64 0, i64 1" [matrixmul.cpp:60]   --->   Operation 13 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.73ns)   --->   "%a_load_1 = load i24* %a_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 14 'load' 'a_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 2 <SV = 1> <Delay = 7.56>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%res_addr = getelementptr [9 x i16]* %res, i64 0, i64 0" [matrixmul.cpp:57]   --->   Operation 15 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%res_addr_1 = getelementptr [9 x i16]* %res, i64 0, i64 1" [matrixmul.cpp:57]   --->   Operation 16 'getelementptr' 'res_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/2] (0.73ns)   --->   "%a_load = load i24* %a_addr, align 4" [matrixmul.cpp:60]   --->   Operation 17 'load' 'a_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln60 = trunc i24 %a_load to i8" [matrixmul.cpp:60]   --->   Operation 18 'trunc' 'trunc_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sext_ln60 = sext i8 %trunc_ln60 to i16" [matrixmul.cpp:60]   --->   Operation 19 'sext' 'sext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.73ns)   --->   "%b_load = load i24* %b_addr, align 4" [matrixmul.cpp:60]   --->   Operation 20 'load' 'b_load' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln60_1 = trunc i24 %b_load to i8" [matrixmul.cpp:60]   --->   Operation 21 'trunc' 'trunc_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln60_1 = sext i8 %trunc_ln60_1 to i16" [matrixmul.cpp:60]   --->   Operation 22 'sext' 'sext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.63ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i16 %sext_ln60_1, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 23 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 24 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln60_2 = sext i8 %tmp_2 to i16" [matrixmul.cpp:60]   --->   Operation 25 'sext' 'sext_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_3 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 26 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln60_3 = sext i8 %tmp_3 to i16" [matrixmul.cpp:60]   --->   Operation 27 'sext' 'sext_ln60_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_1)   --->   "%mul_ln60_1 = mul i16 %sext_ln60_3, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 28 'mul' 'mul_ln60_1' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 29 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln60_4 = sext i8 %tmp_4 to i16" [matrixmul.cpp:60]   --->   Operation 30 'sext' 'sext_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 31 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%sext_ln60_5 = sext i8 %tmp_5 to i16" [matrixmul.cpp:60]   --->   Operation 32 'sext' 'sext_ln60_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.69ns)   --->   "%mul_ln60_2 = mul i16 %sext_ln60_5, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 33 'mul' 'mul_ln60_2' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60 = add i16 %mul_ln60_2, %mul_ln60" [matrixmul.cpp:60]   --->   Operation 34 'add' 'add_ln60' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_1 = add i16 %mul_ln60_1, %add_ln60" [matrixmul.cpp:60]   --->   Operation 35 'add' 'add_ln60_1' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.73ns)   --->   "store i16 %add_ln60_1, i16* %res_addr, align 2" [matrixmul.cpp:60]   --->   Operation 36 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 37 [1/2] (0.73ns)   --->   "%b_load_1 = load i24* %b_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 37 'load' 'b_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln60_2 = trunc i24 %b_load_1 to i8" [matrixmul.cpp:60]   --->   Operation 38 'trunc' 'trunc_ln60_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln60_6 = sext i8 %trunc_ln60_2 to i16" [matrixmul.cpp:60]   --->   Operation 39 'sext' 'sext_ln60_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_2)   --->   "%mul_ln60_3 = mul i16 %sext_ln60_6, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 40 'mul' 'mul_ln60_3' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 41 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln60_7 = sext i8 %tmp_7 to i16" [matrixmul.cpp:60]   --->   Operation 42 'sext' 'sext_ln60_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_3)   --->   "%mul_ln60_4 = mul i16 %sext_ln60_7, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 43 'mul' 'mul_ln60_4' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_1, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 44 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%sext_ln60_8 = sext i8 %tmp_8 to i16" [matrixmul.cpp:60]   --->   Operation 45 'sext' 'sext_ln60_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.69ns)   --->   "%mul_ln60_5 = mul i16 %sext_ln60_8, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 46 'mul' 'mul_ln60_5' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_2 = add i16 %mul_ln60_5, %mul_ln60_3" [matrixmul.cpp:60]   --->   Operation 47 'add' 'add_ln60_2' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_3 = add i16 %mul_ln60_4, %add_ln60_2" [matrixmul.cpp:60]   --->   Operation 48 'add' 'add_ln60_3' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.73ns)   --->   "store i16 %add_ln60_3, i16* %res_addr_1, align 2" [matrixmul.cpp:60]   --->   Operation 49 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr [3 x i24]* %b, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 50 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [2/2] (0.73ns)   --->   "%b_load_2 = load i24* %b_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 51 'load' 'b_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 52 [1/2] (0.73ns)   --->   "%a_load_1 = load i24* %a_addr_1, align 4" [matrixmul.cpp:60]   --->   Operation 52 'load' 'a_load_1' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln60_4 = trunc i24 %a_load_1 to i8" [matrixmul.cpp:60]   --->   Operation 53 'trunc' 'trunc_ln60_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 54 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_9 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_1, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 55 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr [3 x i24]* %a, i64 0, i64 2" [matrixmul.cpp:60]   --->   Operation 56 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [2/2] (0.73ns)   --->   "%a_load_2 = load i24* %a_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 57 'load' 'a_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 3 <SV = 2> <Delay = 7.56>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%res_addr_2 = getelementptr [9 x i16]* %res, i64 0, i64 2" [matrixmul.cpp:57]   --->   Operation 58 'getelementptr' 'res_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%res_addr_3 = getelementptr [9 x i16]* %res, i64 0, i64 3" [matrixmul.cpp:57]   --->   Operation 59 'getelementptr' 'res_addr_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/2] (0.73ns)   --->   "%b_load_2 = load i24* %b_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 60 'load' 'b_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%trunc_ln60_3 = trunc i24 %b_load_2 to i8" [matrixmul.cpp:60]   --->   Operation 61 'trunc' 'trunc_ln60_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%sext_ln60_9 = sext i8 %trunc_ln60_3 to i16" [matrixmul.cpp:60]   --->   Operation 62 'sext' 'sext_ln60_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_4)   --->   "%mul_ln60_6 = mul i16 %sext_ln60_9, %sext_ln60" [matrixmul.cpp:60]   --->   Operation 63 'mul' 'mul_ln60_6' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 64 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln60_10 = sext i8 %tmp_s to i16" [matrixmul.cpp:60]   --->   Operation 65 'sext' 'sext_ln60_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_5)   --->   "%mul_ln60_7 = mul i16 %sext_ln60_10, %sext_ln60_2" [matrixmul.cpp:60]   --->   Operation 66 'mul' 'mul_ln60_7' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_1 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %b_load_2, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 67 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln60_11 = sext i8 %tmp_1 to i16" [matrixmul.cpp:60]   --->   Operation 68 'sext' 'sext_ln60_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (1.69ns)   --->   "%mul_ln60_8 = mul i16 %sext_ln60_11, %sext_ln60_4" [matrixmul.cpp:60]   --->   Operation 69 'mul' 'mul_ln60_8' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_4 = add i16 %mul_ln60_8, %mul_ln60_6" [matrixmul.cpp:60]   --->   Operation 70 'add' 'add_ln60_4' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_5 = add i16 %mul_ln60_7, %add_ln60_4" [matrixmul.cpp:60]   --->   Operation 71 'add' 'add_ln60_5' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.73ns)   --->   "store i16 %add_ln60_5, i16* %res_addr_2, align 2" [matrixmul.cpp:60]   --->   Operation 72 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln60_12 = sext i8 %trunc_ln60_4 to i16" [matrixmul.cpp:60]   --->   Operation 73 'sext' 'sext_ln60_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_6)   --->   "%mul_ln60_9 = mul i16 %sext_ln60_1, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 74 'mul' 'mul_ln60_9' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln60_13 = sext i8 %tmp_6 to i16" [matrixmul.cpp:60]   --->   Operation 75 'sext' 'sext_ln60_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_7)   --->   "%mul_ln60_10 = mul i16 %sext_ln60_3, %sext_ln60_13" [matrixmul.cpp:60]   --->   Operation 76 'mul' 'mul_ln60_10' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%sext_ln60_14 = sext i8 %tmp_9 to i16" [matrixmul.cpp:60]   --->   Operation 77 'sext' 'sext_ln60_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.69ns)   --->   "%mul_ln60_11 = mul i16 %sext_ln60_5, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 78 'mul' 'mul_ln60_11' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_6 = add i16 %mul_ln60_11, %mul_ln60_9" [matrixmul.cpp:60]   --->   Operation 79 'add' 'add_ln60_6' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_7 = add i16 %mul_ln60_10, %add_ln60_6" [matrixmul.cpp:60]   --->   Operation 80 'add' 'add_ln60_7' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 81 [1/1] (0.73ns)   --->   "store i16 %add_ln60_7, i16* %res_addr_3, align 2" [matrixmul.cpp:60]   --->   Operation 81 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 82 [1/2] (0.73ns)   --->   "%a_load_2 = load i24* %a_addr_2, align 4" [matrixmul.cpp:60]   --->   Operation 82 'load' 'a_load_2' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%trunc_ln60_5 = trunc i24 %a_load_2 to i8" [matrixmul.cpp:60]   --->   Operation 83 'trunc' 'trunc_ln60_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 8, i32 15)" [matrixmul.cpp:60]   --->   Operation 84 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_11 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %a_load_2, i32 16, i32 23)" [matrixmul.cpp:60]   --->   Operation 85 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.83>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%res_addr_4 = getelementptr [9 x i16]* %res, i64 0, i64 4" [matrixmul.cpp:57]   --->   Operation 86 'getelementptr' 'res_addr_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%res_addr_5 = getelementptr [9 x i16]* %res, i64 0, i64 5" [matrixmul.cpp:57]   --->   Operation 87 'getelementptr' 'res_addr_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_8)   --->   "%mul_ln60_12 = mul i16 %sext_ln60_6, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 88 'mul' 'mul_ln60_12' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 89 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_9)   --->   "%mul_ln60_13 = mul i16 %sext_ln60_7, %sext_ln60_13" [matrixmul.cpp:60]   --->   Operation 89 'mul' 'mul_ln60_13' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 90 [1/1] (1.69ns)   --->   "%mul_ln60_14 = mul i16 %sext_ln60_8, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 90 'mul' 'mul_ln60_14' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_8 = add i16 %mul_ln60_14, %mul_ln60_12" [matrixmul.cpp:60]   --->   Operation 91 'add' 'add_ln60_8' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 92 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_9 = add i16 %mul_ln60_13, %add_ln60_8" [matrixmul.cpp:60]   --->   Operation 92 'add' 'add_ln60_9' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 93 [1/1] (0.73ns)   --->   "store i16 %add_ln60_9, i16* %res_addr_4, align 2" [matrixmul.cpp:60]   --->   Operation 93 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_4 : Operation 94 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_10)   --->   "%mul_ln60_15 = mul i16 %sext_ln60_9, %sext_ln60_12" [matrixmul.cpp:60]   --->   Operation 94 'mul' 'mul_ln60_15' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 95 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_11)   --->   "%mul_ln60_16 = mul i16 %sext_ln60_10, %sext_ln60_13" [matrixmul.cpp:60]   --->   Operation 95 'mul' 'mul_ln60_16' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 96 [1/1] (1.69ns)   --->   "%mul_ln60_17 = mul i16 %sext_ln60_11, %sext_ln60_14" [matrixmul.cpp:60]   --->   Operation 96 'mul' 'mul_ln60_17' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_10 = add i16 %mul_ln60_17, %mul_ln60_15" [matrixmul.cpp:60]   --->   Operation 97 'add' 'add_ln60_10' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 98 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_11 = add i16 %mul_ln60_16, %add_ln60_10" [matrixmul.cpp:60]   --->   Operation 98 'add' 'add_ln60_11' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 99 [1/1] (0.73ns)   --->   "store i16 %add_ln60_11, i16* %res_addr_5, align 2" [matrixmul.cpp:60]   --->   Operation 99 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 5 <SV = 4> <Delay = 6.83>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%res_addr_6 = getelementptr [9 x i16]* %res, i64 0, i64 6" [matrixmul.cpp:57]   --->   Operation 100 'getelementptr' 'res_addr_6' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%res_addr_7 = getelementptr [9 x i16]* %res, i64 0, i64 7" [matrixmul.cpp:57]   --->   Operation 101 'getelementptr' 'res_addr_7' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln60_15 = sext i8 %trunc_ln60_5 to i16" [matrixmul.cpp:60]   --->   Operation 102 'sext' 'sext_ln60_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_12)   --->   "%mul_ln60_18 = mul i16 %sext_ln60_1, %sext_ln60_15" [matrixmul.cpp:60]   --->   Operation 103 'mul' 'mul_ln60_18' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln60_16 = sext i8 %tmp_10 to i16" [matrixmul.cpp:60]   --->   Operation 104 'sext' 'sext_ln60_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_13)   --->   "%mul_ln60_19 = mul i16 %sext_ln60_3, %sext_ln60_16" [matrixmul.cpp:60]   --->   Operation 105 'mul' 'mul_ln60_19' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%sext_ln60_17 = sext i8 %tmp_11 to i16" [matrixmul.cpp:60]   --->   Operation 106 'sext' 'sext_ln60_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (1.69ns)   --->   "%mul_ln60_20 = mul i16 %sext_ln60_5, %sext_ln60_17" [matrixmul.cpp:60]   --->   Operation 107 'mul' 'mul_ln60_20' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_12 = add i16 %mul_ln60_20, %mul_ln60_18" [matrixmul.cpp:60]   --->   Operation 108 'add' 'add_ln60_12' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 109 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_13 = add i16 %mul_ln60_19, %add_ln60_12" [matrixmul.cpp:60]   --->   Operation 109 'add' 'add_ln60_13' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 110 [1/1] (0.73ns)   --->   "store i16 %add_ln60_13, i16* %res_addr_6, align 2" [matrixmul.cpp:60]   --->   Operation 110 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_5 : Operation 111 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_14)   --->   "%mul_ln60_21 = mul i16 %sext_ln60_6, %sext_ln60_15" [matrixmul.cpp:60]   --->   Operation 111 'mul' 'mul_ln60_21' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 112 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_15)   --->   "%mul_ln60_22 = mul i16 %sext_ln60_7, %sext_ln60_16" [matrixmul.cpp:60]   --->   Operation 112 'mul' 'mul_ln60_22' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 113 [1/1] (1.69ns)   --->   "%mul_ln60_23 = mul i16 %sext_ln60_8, %sext_ln60_17" [matrixmul.cpp:60]   --->   Operation 113 'mul' 'mul_ln60_23' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_14 = add i16 %mul_ln60_23, %mul_ln60_21" [matrixmul.cpp:60]   --->   Operation 114 'add' 'add_ln60_14' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 115 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_15 = add i16 %mul_ln60_22, %add_ln60_14" [matrixmul.cpp:60]   --->   Operation 115 'add' 'add_ln60_15' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 116 [1/1] (0.73ns)   --->   "store i16 %add_ln60_15, i16* %res_addr_7, align 2" [matrixmul.cpp:60]   --->   Operation 116 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>

State 6 <SV = 5> <Delay = 6.83>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%res_addr_8 = getelementptr [9 x i16]* %res, i64 0, i64 8" [matrixmul.cpp:57]   --->   Operation 117 'getelementptr' 'res_addr_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %b), !map !7"   --->   Operation 118 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3 x i24]* %a), !map !24"   --->   Operation 119 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([9 x i16]* %res), !map !37"   --->   Operation 120 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @matrixmul_str) nounwind"   --->   Operation 121 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [matrixmul.cpp:53]   --->   Operation 122 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_16)   --->   "%mul_ln60_24 = mul i16 %sext_ln60_9, %sext_ln60_15" [matrixmul.cpp:60]   --->   Operation 123 'mul' 'mul_ln60_24' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 124 [1/1] (0.63ns) (grouped into DSP with root node add_ln60_17)   --->   "%mul_ln60_25 = mul i16 %sext_ln60_10, %sext_ln60_16" [matrixmul.cpp:60]   --->   Operation 124 'mul' 'mul_ln60_25' <Predicate = true> <Delay = 0.63> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 125 [1/1] (1.69ns)   --->   "%mul_ln60_26 = mul i16 %sext_ln60_11, %sext_ln60_17" [matrixmul.cpp:60]   --->   Operation 125 'mul' 'mul_ln60_26' <Predicate = true> <Delay = 1.69> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 1.69> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_16 = add i16 %mul_ln60_26, %mul_ln60_24" [matrixmul.cpp:60]   --->   Operation 126 'add' 'add_ln60_16' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (2.20ns) (root node of the DSP)   --->   "%add_ln60_17 = add i16 %mul_ln60_25, %add_ln60_16" [matrixmul.cpp:60]   --->   Operation 127 'add' 'add_ln60_17' <Predicate = true> <Delay = 2.20> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 2.84> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 128 [1/1] (0.73ns)   --->   "store i16 %add_ln60_17, i16* %res_addr_8, align 2" [matrixmul.cpp:60]   --->   Operation 128 'store' <Predicate = true> <Delay = 0.73> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "ret void" [matrixmul.cpp:65]   --->   Operation 129 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
a_addr            (getelementptr) [ 0010000]
b_addr            (getelementptr) [ 0010000]
b_addr_1          (getelementptr) [ 0010000]
a_addr_1          (getelementptr) [ 0010000]
res_addr          (getelementptr) [ 0000000]
res_addr_1        (getelementptr) [ 0000000]
a_load            (load         ) [ 0000000]
trunc_ln60        (trunc        ) [ 0000000]
sext_ln60         (sext         ) [ 0001000]
b_load            (load         ) [ 0000000]
trunc_ln60_1      (trunc        ) [ 0000000]
sext_ln60_1       (sext         ) [ 0001110]
mul_ln60          (mul          ) [ 0000000]
tmp_2             (partselect   ) [ 0000000]
sext_ln60_2       (sext         ) [ 0001000]
tmp_3             (partselect   ) [ 0000000]
sext_ln60_3       (sext         ) [ 0001110]
mul_ln60_1        (mul          ) [ 0000000]
tmp_4             (partselect   ) [ 0000000]
sext_ln60_4       (sext         ) [ 0001000]
tmp_5             (partselect   ) [ 0000000]
sext_ln60_5       (sext         ) [ 0001110]
mul_ln60_2        (mul          ) [ 0000000]
add_ln60          (add          ) [ 0000000]
add_ln60_1        (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
b_load_1          (load         ) [ 0000000]
trunc_ln60_2      (trunc        ) [ 0000000]
sext_ln60_6       (sext         ) [ 0001110]
mul_ln60_3        (mul          ) [ 0000000]
tmp_7             (partselect   ) [ 0000000]
sext_ln60_7       (sext         ) [ 0001110]
mul_ln60_4        (mul          ) [ 0000000]
tmp_8             (partselect   ) [ 0000000]
sext_ln60_8       (sext         ) [ 0001110]
mul_ln60_5        (mul          ) [ 0000000]
add_ln60_2        (add          ) [ 0000000]
add_ln60_3        (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
b_addr_2          (getelementptr) [ 0001000]
a_load_1          (load         ) [ 0000000]
trunc_ln60_4      (trunc        ) [ 0001000]
tmp_6             (partselect   ) [ 0001000]
tmp_9             (partselect   ) [ 0001000]
a_addr_2          (getelementptr) [ 0001000]
res_addr_2        (getelementptr) [ 0000000]
res_addr_3        (getelementptr) [ 0000000]
b_load_2          (load         ) [ 0000000]
trunc_ln60_3      (trunc        ) [ 0000000]
sext_ln60_9       (sext         ) [ 0100111]
mul_ln60_6        (mul          ) [ 0000000]
tmp_s             (partselect   ) [ 0000000]
sext_ln60_10      (sext         ) [ 0100111]
mul_ln60_7        (mul          ) [ 0000000]
tmp_1             (partselect   ) [ 0000000]
sext_ln60_11      (sext         ) [ 0100111]
mul_ln60_8        (mul          ) [ 0000000]
add_ln60_4        (add          ) [ 0000000]
add_ln60_5        (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
sext_ln60_12      (sext         ) [ 0000100]
mul_ln60_9        (mul          ) [ 0000000]
sext_ln60_13      (sext         ) [ 0000100]
mul_ln60_10       (mul          ) [ 0000000]
sext_ln60_14      (sext         ) [ 0000100]
mul_ln60_11       (mul          ) [ 0000000]
add_ln60_6        (add          ) [ 0000000]
add_ln60_7        (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
a_load_2          (load         ) [ 0000000]
trunc_ln60_5      (trunc        ) [ 0000110]
tmp_10            (partselect   ) [ 0000110]
tmp_11            (partselect   ) [ 0000110]
res_addr_4        (getelementptr) [ 0000000]
res_addr_5        (getelementptr) [ 0000000]
mul_ln60_12       (mul          ) [ 0000000]
mul_ln60_13       (mul          ) [ 0000000]
mul_ln60_14       (mul          ) [ 0000000]
add_ln60_8        (add          ) [ 0000000]
add_ln60_9        (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
mul_ln60_15       (mul          ) [ 0000000]
mul_ln60_16       (mul          ) [ 0000000]
mul_ln60_17       (mul          ) [ 0000000]
add_ln60_10       (add          ) [ 0000000]
add_ln60_11       (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
res_addr_6        (getelementptr) [ 0000000]
res_addr_7        (getelementptr) [ 0000000]
sext_ln60_15      (sext         ) [ 0100001]
mul_ln60_18       (mul          ) [ 0000000]
sext_ln60_16      (sext         ) [ 0100001]
mul_ln60_19       (mul          ) [ 0000000]
sext_ln60_17      (sext         ) [ 0100001]
mul_ln60_20       (mul          ) [ 0000000]
add_ln60_12       (add          ) [ 0000000]
add_ln60_13       (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
mul_ln60_21       (mul          ) [ 0000000]
mul_ln60_22       (mul          ) [ 0000000]
mul_ln60_23       (mul          ) [ 0000000]
add_ln60_14       (add          ) [ 0000000]
add_ln60_15       (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
res_addr_8        (getelementptr) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
specbitsmap_ln0   (specbitsmap  ) [ 0000000]
spectopmodule_ln0 (spectopmodule) [ 0000000]
specpipeline_ln53 (specpipeline ) [ 0000000]
mul_ln60_24       (mul          ) [ 0000000]
mul_ln60_25       (mul          ) [ 0000000]
mul_ln60_26       (mul          ) [ 0000000]
add_ln60_16       (add          ) [ 0000000]
add_ln60_17       (add          ) [ 0000000]
store_ln60        (store        ) [ 0000000]
ret_ln65          (ret          ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="matrixmul_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="a_addr_gep_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="24" slack="0"/>
<pin id="52" dir="0" index="1" bw="1" slack="0"/>
<pin id="53" dir="0" index="2" bw="1" slack="0"/>
<pin id="54" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="2" slack="0"/>
<pin id="60" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="0"/>
<pin id="99" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="100" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="101" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="24" slack="0"/>
<pin id="102" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load/1 a_load_1/1 a_load_2/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="b_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="24" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="1" slack="0"/>
<pin id="68" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_access_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="2" slack="0"/>
<pin id="74" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="75" dir="0" index="2" bw="0" slack="0"/>
<pin id="86" dir="0" index="4" bw="2" slack="2147483647"/>
<pin id="87" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="88" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="76" dir="1" index="3" bw="24" slack="0"/>
<pin id="89" dir="1" index="7" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load/1 b_load_1/1 b_load_2/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="b_addr_1_gep_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="24" slack="0"/>
<pin id="80" dir="0" index="1" bw="1" slack="0"/>
<pin id="81" dir="0" index="2" bw="1" slack="0"/>
<pin id="82" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/1 "/>
</bind>
</comp>

<comp id="91" class="1004" name="a_addr_1_gep_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="24" slack="0"/>
<pin id="93" dir="0" index="1" bw="1" slack="0"/>
<pin id="94" dir="0" index="2" bw="1" slack="0"/>
<pin id="95" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="res_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="1" slack="0"/>
<pin id="108" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="res_addr_1_gep_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="16" slack="0"/>
<pin id="114" dir="0" index="1" bw="1" slack="0"/>
<pin id="115" dir="0" index="2" bw="1" slack="0"/>
<pin id="116" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_1/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_access_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="4" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="0" index="2" bw="0" slack="0"/>
<pin id="126" dir="0" index="4" bw="4" slack="0"/>
<pin id="127" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="128" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="124" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="129" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln60/2 store_ln60/2 store_ln60/3 store_ln60/3 store_ln60/4 store_ln60/4 store_ln60/5 store_ln60/5 store_ln60/6 "/>
</bind>
</comp>

<comp id="131" class="1004" name="b_addr_2_gep_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="24" slack="0"/>
<pin id="133" dir="0" index="1" bw="1" slack="0"/>
<pin id="134" dir="0" index="2" bw="3" slack="0"/>
<pin id="135" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="a_addr_2_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="24" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="3" slack="0"/>
<pin id="144" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="res_addr_2_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="16" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="3" slack="0"/>
<pin id="153" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_2/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="res_addr_3_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="3" slack="0"/>
<pin id="161" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_3/3 "/>
</bind>
</comp>

<comp id="167" class="1004" name="res_addr_4_gep_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="16" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="0" index="2" bw="4" slack="0"/>
<pin id="171" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_4/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="res_addr_5_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="16" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="4" slack="0"/>
<pin id="179" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_5/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="res_addr_6_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="16" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="4" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_6/5 "/>
</bind>
</comp>

<comp id="193" class="1004" name="res_addr_7_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="4" slack="0"/>
<pin id="197" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_7/5 "/>
</bind>
</comp>

<comp id="203" class="1004" name="res_addr_8_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="16" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="5" slack="0"/>
<pin id="207" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr_8/6 "/>
</bind>
</comp>

<comp id="212" class="1004" name="grp_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="8" slack="0"/>
<pin id="214" dir="0" index="1" bw="24" slack="0"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="5" slack="0"/>
<pin id="217" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/2 tmp_10/3 "/>
</bind>
</comp>

<comp id="222" class="1004" name="grp_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="8" slack="0"/>
<pin id="224" dir="0" index="1" bw="24" slack="0"/>
<pin id="225" dir="0" index="2" bw="5" slack="0"/>
<pin id="226" dir="0" index="3" bw="5" slack="0"/>
<pin id="227" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 tmp_s/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="8" slack="0"/>
<pin id="234" dir="0" index="1" bw="24" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="0" index="3" bw="6" slack="0"/>
<pin id="237" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/2 tmp_11/3 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="8" slack="0"/>
<pin id="244" dir="0" index="1" bw="24" slack="0"/>
<pin id="245" dir="0" index="2" bw="6" slack="0"/>
<pin id="246" dir="0" index="3" bw="6" slack="0"/>
<pin id="247" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/2 tmp_1/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln60_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="24" slack="0"/>
<pin id="254" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60/2 "/>
</bind>
</comp>

<comp id="256" class="1004" name="sext_ln60_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="8" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="trunc_ln60_1_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="24" slack="0"/>
<pin id="262" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_1/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="sext_ln60_1_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="sext_ln60_2_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="0"/>
<pin id="270" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_2/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="sext_ln60_3_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="8" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_3/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="sext_ln60_4_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="8" slack="0"/>
<pin id="278" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="sext_ln60_5_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="8" slack="0"/>
<pin id="282" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_5/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="mul_ln60_2_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="0"/>
<pin id="286" dir="0" index="1" bw="8" slack="0"/>
<pin id="287" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_2/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="trunc_ln60_2_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="24" slack="0"/>
<pin id="292" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_2/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="sext_ln60_6_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="8" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_6/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="tmp_7_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="24" slack="0"/>
<pin id="301" dir="0" index="2" bw="5" slack="0"/>
<pin id="302" dir="0" index="3" bw="5" slack="0"/>
<pin id="303" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="308" class="1004" name="sext_ln60_7_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="8" slack="0"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_7/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="8" slack="0"/>
<pin id="314" dir="0" index="1" bw="24" slack="0"/>
<pin id="315" dir="0" index="2" bw="6" slack="0"/>
<pin id="316" dir="0" index="3" bw="6" slack="0"/>
<pin id="317" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="sext_ln60_8_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_8/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="mul_ln60_5_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="0"/>
<pin id="328" dir="0" index="1" bw="8" slack="0"/>
<pin id="329" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_5/2 "/>
</bind>
</comp>

<comp id="332" class="1004" name="trunc_ln60_4_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="24" slack="0"/>
<pin id="334" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_4/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_6_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="0"/>
<pin id="339" dir="0" index="2" bw="5" slack="0"/>
<pin id="340" dir="0" index="3" bw="5" slack="0"/>
<pin id="341" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_9_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="24" slack="0"/>
<pin id="349" dir="0" index="2" bw="6" slack="0"/>
<pin id="350" dir="0" index="3" bw="6" slack="0"/>
<pin id="351" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln60_3_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="24" slack="0"/>
<pin id="358" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_3/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="sext_ln60_9_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="0"/>
<pin id="362" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_9/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="sext_ln60_10_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_10/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="sext_ln60_11_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_11/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="mul_ln60_8_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="8" slack="1"/>
<pin id="375" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_8/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="sext_ln60_12_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="1"/>
<pin id="379" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_12/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln60_13_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="1"/>
<pin id="382" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_13/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="sext_ln60_14_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="8" slack="1"/>
<pin id="385" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_14/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="mul_ln60_11_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="1"/>
<pin id="388" dir="0" index="1" bw="8" slack="0"/>
<pin id="389" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_11/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="trunc_ln60_5_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="24" slack="0"/>
<pin id="393" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln60_5/3 "/>
</bind>
</comp>

<comp id="395" class="1004" name="mul_ln60_14_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="8" slack="2"/>
<pin id="397" dir="0" index="1" bw="8" slack="1"/>
<pin id="398" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_14/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="mul_ln60_17_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="1"/>
<pin id="401" dir="0" index="1" bw="8" slack="1"/>
<pin id="402" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_17/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="sext_ln60_15_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="2"/>
<pin id="405" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_15/5 "/>
</bind>
</comp>

<comp id="406" class="1004" name="sext_ln60_16_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="2"/>
<pin id="408" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_16/5 "/>
</bind>
</comp>

<comp id="409" class="1004" name="sext_ln60_17_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="8" slack="2"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln60_17/5 "/>
</bind>
</comp>

<comp id="412" class="1004" name="mul_ln60_20_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="8" slack="3"/>
<pin id="414" dir="0" index="1" bw="8" slack="0"/>
<pin id="415" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_20/5 "/>
</bind>
</comp>

<comp id="417" class="1004" name="mul_ln60_23_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="8" slack="3"/>
<pin id="419" dir="0" index="1" bw="8" slack="0"/>
<pin id="420" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_23/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="mul_ln60_26_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="8" slack="3"/>
<pin id="424" dir="0" index="1" bw="8" slack="1"/>
<pin id="425" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln60_26/6 "/>
</bind>
</comp>

<comp id="426" class="1007" name="grp_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="8" slack="0"/>
<pin id="429" dir="0" index="2" bw="16" slack="0"/>
<pin id="430" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60/2 add_ln60/2 "/>
</bind>
</comp>

<comp id="434" class="1007" name="grp_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="8" slack="0"/>
<pin id="436" dir="0" index="1" bw="8" slack="0"/>
<pin id="437" dir="0" index="2" bw="16" slack="0"/>
<pin id="438" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_1/2 add_ln60_1/2 "/>
</bind>
</comp>

<comp id="443" class="1007" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="8" slack="0"/>
<pin id="445" dir="0" index="1" bw="8" slack="0"/>
<pin id="446" dir="0" index="2" bw="16" slack="0"/>
<pin id="447" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_3/2 add_ln60_2/2 "/>
</bind>
</comp>

<comp id="451" class="1007" name="grp_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="8" slack="0"/>
<pin id="453" dir="0" index="1" bw="8" slack="0"/>
<pin id="454" dir="0" index="2" bw="16" slack="0"/>
<pin id="455" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_4/2 add_ln60_3/2 "/>
</bind>
</comp>

<comp id="460" class="1007" name="grp_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="8" slack="0"/>
<pin id="462" dir="0" index="1" bw="8" slack="1"/>
<pin id="463" dir="0" index="2" bw="16" slack="0"/>
<pin id="464" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_6/3 add_ln60_4/3 "/>
</bind>
</comp>

<comp id="467" class="1007" name="grp_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="8" slack="1"/>
<pin id="470" dir="0" index="2" bw="16" slack="0"/>
<pin id="471" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_7/3 add_ln60_5/3 "/>
</bind>
</comp>

<comp id="475" class="1007" name="grp_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="1"/>
<pin id="477" dir="0" index="1" bw="8" slack="0"/>
<pin id="478" dir="0" index="2" bw="16" slack="0"/>
<pin id="479" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_9/3 add_ln60_6/3 "/>
</bind>
</comp>

<comp id="482" class="1007" name="grp_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="8" slack="1"/>
<pin id="484" dir="0" index="1" bw="8" slack="0"/>
<pin id="485" dir="0" index="2" bw="16" slack="0"/>
<pin id="486" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_10/3 add_ln60_7/3 "/>
</bind>
</comp>

<comp id="490" class="1007" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="2"/>
<pin id="492" dir="0" index="1" bw="8" slack="1"/>
<pin id="493" dir="0" index="2" bw="16" slack="0"/>
<pin id="494" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_12/4 add_ln60_8/4 "/>
</bind>
</comp>

<comp id="496" class="1007" name="grp_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="8" slack="2"/>
<pin id="498" dir="0" index="1" bw="8" slack="1"/>
<pin id="499" dir="0" index="2" bw="16" slack="0"/>
<pin id="500" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_13/4 add_ln60_9/4 "/>
</bind>
</comp>

<comp id="503" class="1007" name="grp_fu_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="8" slack="1"/>
<pin id="505" dir="0" index="1" bw="8" slack="1"/>
<pin id="506" dir="0" index="2" bw="16" slack="0"/>
<pin id="507" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_15/4 add_ln60_10/4 "/>
</bind>
</comp>

<comp id="509" class="1007" name="grp_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="8" slack="1"/>
<pin id="511" dir="0" index="1" bw="8" slack="1"/>
<pin id="512" dir="0" index="2" bw="16" slack="0"/>
<pin id="513" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_16/4 add_ln60_11/4 "/>
</bind>
</comp>

<comp id="516" class="1007" name="grp_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="8" slack="3"/>
<pin id="518" dir="0" index="1" bw="8" slack="0"/>
<pin id="519" dir="0" index="2" bw="16" slack="0"/>
<pin id="520" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_18/5 add_ln60_12/5 "/>
</bind>
</comp>

<comp id="523" class="1007" name="grp_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="8" slack="3"/>
<pin id="525" dir="0" index="1" bw="8" slack="0"/>
<pin id="526" dir="0" index="2" bw="16" slack="0"/>
<pin id="527" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_19/5 add_ln60_13/5 "/>
</bind>
</comp>

<comp id="531" class="1007" name="grp_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="3"/>
<pin id="533" dir="0" index="1" bw="8" slack="0"/>
<pin id="534" dir="0" index="2" bw="16" slack="0"/>
<pin id="535" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_21/5 add_ln60_14/5 "/>
</bind>
</comp>

<comp id="538" class="1007" name="grp_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="8" slack="3"/>
<pin id="540" dir="0" index="1" bw="8" slack="0"/>
<pin id="541" dir="0" index="2" bw="16" slack="0"/>
<pin id="542" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_22/5 add_ln60_15/5 "/>
</bind>
</comp>

<comp id="546" class="1007" name="grp_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="8" slack="3"/>
<pin id="548" dir="0" index="1" bw="8" slack="1"/>
<pin id="549" dir="0" index="2" bw="16" slack="0"/>
<pin id="550" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_24/6 add_ln60_16/6 "/>
</bind>
</comp>

<comp id="552" class="1007" name="grp_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="3"/>
<pin id="554" dir="0" index="1" bw="8" slack="1"/>
<pin id="555" dir="0" index="2" bw="16" slack="0"/>
<pin id="556" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln60_25/6 add_ln60_17/6 "/>
</bind>
</comp>

<comp id="559" class="1005" name="a_addr_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="2" slack="1"/>
<pin id="561" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="564" class="1005" name="b_addr_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="1"/>
<pin id="566" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="569" class="1005" name="b_addr_1_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="2" slack="1"/>
<pin id="571" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="574" class="1005" name="a_addr_1_reg_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="2" slack="1"/>
<pin id="576" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="579" class="1005" name="sext_ln60_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="16" slack="1"/>
<pin id="581" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60 "/>
</bind>
</comp>

<comp id="584" class="1005" name="sext_ln60_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="16" slack="1"/>
<pin id="586" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_1 "/>
</bind>
</comp>

<comp id="590" class="1005" name="sext_ln60_2_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="16" slack="1"/>
<pin id="592" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="sext_ln60_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="16" slack="1"/>
<pin id="597" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_3 "/>
</bind>
</comp>

<comp id="601" class="1005" name="sext_ln60_4_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_4 "/>
</bind>
</comp>

<comp id="606" class="1005" name="sext_ln60_5_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="16" slack="1"/>
<pin id="608" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_5 "/>
</bind>
</comp>

<comp id="612" class="1005" name="sext_ln60_6_reg_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="16" slack="2"/>
<pin id="614" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_6 "/>
</bind>
</comp>

<comp id="618" class="1005" name="sext_ln60_7_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="16" slack="2"/>
<pin id="620" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_7 "/>
</bind>
</comp>

<comp id="624" class="1005" name="sext_ln60_8_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="16" slack="2"/>
<pin id="626" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln60_8 "/>
</bind>
</comp>

<comp id="630" class="1005" name="b_addr_2_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="2" slack="1"/>
<pin id="632" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="635" class="1005" name="trunc_ln60_4_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="8" slack="1"/>
<pin id="637" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln60_4 "/>
</bind>
</comp>

<comp id="640" class="1005" name="tmp_6_reg_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="8" slack="1"/>
<pin id="642" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="645" class="1005" name="tmp_9_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="8" slack="1"/>
<pin id="647" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="650" class="1005" name="a_addr_2_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="2" slack="1"/>
<pin id="652" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="655" class="1005" name="sext_ln60_9_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="16" slack="1"/>
<pin id="657" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_9 "/>
</bind>
</comp>

<comp id="661" class="1005" name="sext_ln60_10_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="16" slack="1"/>
<pin id="663" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_10 "/>
</bind>
</comp>

<comp id="667" class="1005" name="sext_ln60_11_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="16" slack="1"/>
<pin id="669" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_11 "/>
</bind>
</comp>

<comp id="673" class="1005" name="sext_ln60_12_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="16" slack="1"/>
<pin id="675" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_12 "/>
</bind>
</comp>

<comp id="679" class="1005" name="sext_ln60_13_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="16" slack="1"/>
<pin id="681" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_13 "/>
</bind>
</comp>

<comp id="685" class="1005" name="sext_ln60_14_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="16" slack="1"/>
<pin id="687" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_14 "/>
</bind>
</comp>

<comp id="691" class="1005" name="trunc_ln60_5_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="8" slack="2"/>
<pin id="693" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln60_5 "/>
</bind>
</comp>

<comp id="696" class="1005" name="tmp_10_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="8" slack="2"/>
<pin id="698" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

<comp id="701" class="1005" name="tmp_11_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="8" slack="2"/>
<pin id="703" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="tmp_11 "/>
</bind>
</comp>

<comp id="706" class="1005" name="sext_ln60_15_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="16" slack="1"/>
<pin id="708" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_15 "/>
</bind>
</comp>

<comp id="711" class="1005" name="sext_ln60_16_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="16" slack="1"/>
<pin id="713" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_16 "/>
</bind>
</comp>

<comp id="716" class="1005" name="sext_ln60_17_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="16" slack="1"/>
<pin id="718" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln60_17 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="56"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="50" pin=2"/></net>

<net id="63"><net_src comp="50" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="6" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="78" pin=2"/></net>

<net id="90"><net_src comp="78" pin="3"/><net_sink comp="72" pin=2"/></net>

<net id="96"><net_src comp="0" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="98"><net_src comp="8" pin="0"/><net_sink comp="91" pin=2"/></net>

<net id="103"><net_src comp="91" pin="3"/><net_sink comp="58" pin=2"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="6" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="119"><net_src comp="8" pin="0"/><net_sink comp="112" pin=2"/></net>

<net id="125"><net_src comp="104" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="130"><net_src comp="112" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="136"><net_src comp="2" pin="0"/><net_sink comp="131" pin=0"/></net>

<net id="137"><net_src comp="6" pin="0"/><net_sink comp="131" pin=1"/></net>

<net id="138"><net_src comp="20" pin="0"/><net_sink comp="131" pin=2"/></net>

<net id="139"><net_src comp="131" pin="3"/><net_sink comp="72" pin=0"/></net>

<net id="145"><net_src comp="0" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="6" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="20" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="148"><net_src comp="140" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="154"><net_src comp="4" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="149" pin=2"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="6" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="164"><net_src comp="22" pin="0"/><net_sink comp="157" pin=2"/></net>

<net id="165"><net_src comp="149" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="166"><net_src comp="157" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="172"><net_src comp="4" pin="0"/><net_sink comp="167" pin=0"/></net>

<net id="173"><net_src comp="6" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="174"><net_src comp="24" pin="0"/><net_sink comp="167" pin=2"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="6" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="175" pin=2"/></net>

<net id="183"><net_src comp="167" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="184"><net_src comp="175" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="190"><net_src comp="4" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="28" pin="0"/><net_sink comp="185" pin=2"/></net>

<net id="198"><net_src comp="4" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="201"><net_src comp="185" pin="3"/><net_sink comp="120" pin=2"/></net>

<net id="202"><net_src comp="193" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="208"><net_src comp="4" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="32" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="211"><net_src comp="203" pin="3"/><net_sink comp="120" pin=0"/></net>

<net id="218"><net_src comp="10" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="58" pin="3"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="12" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="14" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="10" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="72" pin="3"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="12" pin="0"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="14" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="10" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="58" pin="3"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="16" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="18" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="10" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="72" pin="3"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="16" pin="0"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="18" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="255"><net_src comp="58" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="263"><net_src comp="72" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="267"><net_src comp="260" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="212" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="275"><net_src comp="222" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="232" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="242" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="276" pin="1"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="72" pin="7"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="304"><net_src comp="10" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="305"><net_src comp="72" pin="7"/><net_sink comp="298" pin=1"/></net>

<net id="306"><net_src comp="12" pin="0"/><net_sink comp="298" pin=2"/></net>

<net id="307"><net_src comp="14" pin="0"/><net_sink comp="298" pin=3"/></net>

<net id="311"><net_src comp="298" pin="4"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="10" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="72" pin="7"/><net_sink comp="312" pin=1"/></net>

<net id="320"><net_src comp="16" pin="0"/><net_sink comp="312" pin=2"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="312" pin=3"/></net>

<net id="325"><net_src comp="312" pin="4"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="276" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="58" pin="7"/><net_sink comp="332" pin=0"/></net>

<net id="342"><net_src comp="10" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="343"><net_src comp="58" pin="7"/><net_sink comp="336" pin=1"/></net>

<net id="344"><net_src comp="12" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="345"><net_src comp="14" pin="0"/><net_sink comp="336" pin=3"/></net>

<net id="352"><net_src comp="10" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="353"><net_src comp="58" pin="7"/><net_sink comp="346" pin=1"/></net>

<net id="354"><net_src comp="16" pin="0"/><net_sink comp="346" pin=2"/></net>

<net id="355"><net_src comp="18" pin="0"/><net_sink comp="346" pin=3"/></net>

<net id="359"><net_src comp="72" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="356" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="222" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="242" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="368" pin="1"/><net_sink comp="372" pin=0"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="394"><net_src comp="58" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="416"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="421"><net_src comp="409" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="431"><net_src comp="264" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="256" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="284" pin="2"/><net_sink comp="426" pin=2"/></net>

<net id="439"><net_src comp="272" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="440"><net_src comp="268" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="441"><net_src comp="426" pin="3"/><net_sink comp="434" pin=2"/></net>

<net id="442"><net_src comp="434" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="448"><net_src comp="294" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="449"><net_src comp="256" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="450"><net_src comp="326" pin="2"/><net_sink comp="443" pin=2"/></net>

<net id="456"><net_src comp="308" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="457"><net_src comp="268" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="458"><net_src comp="443" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="459"><net_src comp="451" pin="3"/><net_sink comp="120" pin=4"/></net>

<net id="465"><net_src comp="360" pin="1"/><net_sink comp="460" pin=0"/></net>

<net id="466"><net_src comp="372" pin="2"/><net_sink comp="460" pin=2"/></net>

<net id="472"><net_src comp="364" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="460" pin="3"/><net_sink comp="467" pin=2"/></net>

<net id="474"><net_src comp="467" pin="3"/><net_sink comp="120" pin=4"/></net>

<net id="480"><net_src comp="377" pin="1"/><net_sink comp="475" pin=1"/></net>

<net id="481"><net_src comp="386" pin="2"/><net_sink comp="475" pin=2"/></net>

<net id="487"><net_src comp="380" pin="1"/><net_sink comp="482" pin=1"/></net>

<net id="488"><net_src comp="475" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="489"><net_src comp="482" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="495"><net_src comp="395" pin="2"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="496" pin=2"/></net>

<net id="502"><net_src comp="496" pin="3"/><net_sink comp="120" pin=4"/></net>

<net id="508"><net_src comp="399" pin="2"/><net_sink comp="503" pin=2"/></net>

<net id="514"><net_src comp="503" pin="3"/><net_sink comp="509" pin=2"/></net>

<net id="515"><net_src comp="509" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="521"><net_src comp="403" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="522"><net_src comp="412" pin="2"/><net_sink comp="516" pin=2"/></net>

<net id="528"><net_src comp="406" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="529"><net_src comp="516" pin="3"/><net_sink comp="523" pin=2"/></net>

<net id="530"><net_src comp="523" pin="3"/><net_sink comp="120" pin=4"/></net>

<net id="536"><net_src comp="403" pin="1"/><net_sink comp="531" pin=1"/></net>

<net id="537"><net_src comp="417" pin="2"/><net_sink comp="531" pin=2"/></net>

<net id="543"><net_src comp="406" pin="1"/><net_sink comp="538" pin=1"/></net>

<net id="544"><net_src comp="531" pin="3"/><net_sink comp="538" pin=2"/></net>

<net id="545"><net_src comp="538" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="551"><net_src comp="422" pin="2"/><net_sink comp="546" pin=2"/></net>

<net id="557"><net_src comp="546" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="558"><net_src comp="552" pin="3"/><net_sink comp="120" pin=1"/></net>

<net id="562"><net_src comp="50" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="567"><net_src comp="64" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="572"><net_src comp="78" pin="3"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="577"><net_src comp="91" pin="3"/><net_sink comp="574" pin=0"/></net>

<net id="578"><net_src comp="574" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="582"><net_src comp="256" pin="1"/><net_sink comp="579" pin=0"/></net>

<net id="583"><net_src comp="579" pin="1"/><net_sink comp="460" pin=1"/></net>

<net id="587"><net_src comp="264" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="593"><net_src comp="268" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="598"><net_src comp="272" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="604"><net_src comp="276" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="609"><net_src comp="280" pin="1"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="611"><net_src comp="606" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="615"><net_src comp="294" pin="1"/><net_sink comp="612" pin=0"/></net>

<net id="616"><net_src comp="612" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="617"><net_src comp="612" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="621"><net_src comp="308" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="627"><net_src comp="322" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="629"><net_src comp="624" pin="1"/><net_sink comp="417" pin=0"/></net>

<net id="633"><net_src comp="131" pin="3"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="638"><net_src comp="332" pin="1"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="643"><net_src comp="336" pin="4"/><net_sink comp="640" pin=0"/></net>

<net id="644"><net_src comp="640" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="648"><net_src comp="346" pin="4"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="653"><net_src comp="140" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="658"><net_src comp="360" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="503" pin=0"/></net>

<net id="660"><net_src comp="655" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="664"><net_src comp="364" pin="1"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="670"><net_src comp="368" pin="1"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="672"><net_src comp="667" pin="1"/><net_sink comp="422" pin=0"/></net>

<net id="676"><net_src comp="377" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="678"><net_src comp="673" pin="1"/><net_sink comp="503" pin=1"/></net>

<net id="682"><net_src comp="380" pin="1"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="688"><net_src comp="383" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="395" pin=1"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="694"><net_src comp="391" pin="1"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="699"><net_src comp="212" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="704"><net_src comp="232" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="709"><net_src comp="403" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="546" pin=1"/></net>

<net id="714"><net_src comp="406" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="552" pin=1"/></net>

<net id="719"><net_src comp="409" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="422" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {2 3 4 5 6 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 }
	Port: matrixmul : b | {1 2 3 }
  - Chain level:
	State 1
		a_load : 1
		b_load : 1
		b_load_1 : 1
		a_load_1 : 1
	State 2
		trunc_ln60 : 1
		sext_ln60 : 2
		trunc_ln60_1 : 1
		sext_ln60_1 : 2
		mul_ln60 : 3
		tmp_2 : 1
		sext_ln60_2 : 2
		tmp_3 : 1
		sext_ln60_3 : 2
		mul_ln60_1 : 3
		tmp_4 : 1
		sext_ln60_4 : 2
		tmp_5 : 1
		sext_ln60_5 : 2
		mul_ln60_2 : 3
		add_ln60 : 4
		add_ln60_1 : 5
		store_ln60 : 6
		trunc_ln60_2 : 1
		sext_ln60_6 : 2
		mul_ln60_3 : 3
		tmp_7 : 1
		sext_ln60_7 : 2
		mul_ln60_4 : 3
		tmp_8 : 1
		sext_ln60_8 : 2
		mul_ln60_5 : 3
		add_ln60_2 : 4
		add_ln60_3 : 5
		store_ln60 : 6
		b_load_2 : 1
		trunc_ln60_4 : 1
		tmp_6 : 1
		tmp_9 : 1
		a_load_2 : 1
	State 3
		trunc_ln60_3 : 1
		sext_ln60_9 : 2
		mul_ln60_6 : 3
		tmp_s : 1
		sext_ln60_10 : 2
		mul_ln60_7 : 3
		tmp_1 : 1
		sext_ln60_11 : 2
		mul_ln60_8 : 3
		add_ln60_4 : 4
		add_ln60_5 : 5
		store_ln60 : 6
		mul_ln60_9 : 1
		mul_ln60_10 : 1
		mul_ln60_11 : 1
		add_ln60_6 : 2
		add_ln60_7 : 3
		store_ln60 : 4
		trunc_ln60_5 : 1
		tmp_10 : 1
		tmp_11 : 1
	State 4
		add_ln60_8 : 1
		add_ln60_9 : 2
		store_ln60 : 3
		add_ln60_10 : 1
		add_ln60_11 : 2
		store_ln60 : 3
	State 5
		mul_ln60_18 : 1
		mul_ln60_19 : 1
		mul_ln60_20 : 1
		add_ln60_12 : 2
		add_ln60_13 : 3
		store_ln60 : 4
		mul_ln60_21 : 1
		mul_ln60_22 : 1
		mul_ln60_23 : 1
		add_ln60_14 : 2
		add_ln60_15 : 3
		store_ln60 : 4
	State 6
		add_ln60_16 : 1
		add_ln60_17 : 2
		store_ln60 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  mul_ln60_2_fu_284  |    0    |    0    |    40   |
|          |  mul_ln60_5_fu_326  |    0    |    0    |    40   |
|          |  mul_ln60_8_fu_372  |    0    |    0    |    40   |
|          |  mul_ln60_11_fu_386 |    0    |    0    |    40   |
|    mul   |  mul_ln60_14_fu_395 |    0    |    0    |    40   |
|          |  mul_ln60_17_fu_399 |    0    |    0    |    40   |
|          |  mul_ln60_20_fu_412 |    0    |    0    |    40   |
|          |  mul_ln60_23_fu_417 |    0    |    0    |    40   |
|          |  mul_ln60_26_fu_422 |    0    |    0    |    40   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_426     |    1    |    0    |    0    |
|          |      grp_fu_434     |    1    |    0    |    0    |
|          |      grp_fu_443     |    1    |    0    |    0    |
|          |      grp_fu_451     |    1    |    0    |    0    |
|          |      grp_fu_460     |    1    |    0    |    0    |
|          |      grp_fu_467     |    1    |    0    |    0    |
|          |      grp_fu_475     |    1    |    0    |    0    |
|          |      grp_fu_482     |    1    |    0    |    0    |
|  muladd  |      grp_fu_490     |    1    |    0    |    0    |
|          |      grp_fu_496     |    1    |    0    |    0    |
|          |      grp_fu_503     |    1    |    0    |    0    |
|          |      grp_fu_509     |    1    |    0    |    0    |
|          |      grp_fu_516     |    1    |    0    |    0    |
|          |      grp_fu_523     |    1    |    0    |    0    |
|          |      grp_fu_531     |    1    |    0    |    0    |
|          |      grp_fu_538     |    1    |    0    |    0    |
|          |      grp_fu_546     |    1    |    0    |    0    |
|          |      grp_fu_552     |    1    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_212     |    0    |    0    |    0    |
|          |      grp_fu_222     |    0    |    0    |    0    |
|          |      grp_fu_232     |    0    |    0    |    0    |
|partselect|      grp_fu_242     |    0    |    0    |    0    |
|          |     tmp_7_fu_298    |    0    |    0    |    0    |
|          |     tmp_8_fu_312    |    0    |    0    |    0    |
|          |     tmp_6_fu_336    |    0    |    0    |    0    |
|          |     tmp_9_fu_346    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  trunc_ln60_fu_252  |    0    |    0    |    0    |
|          | trunc_ln60_1_fu_260 |    0    |    0    |    0    |
|   trunc  | trunc_ln60_2_fu_290 |    0    |    0    |    0    |
|          | trunc_ln60_4_fu_332 |    0    |    0    |    0    |
|          | trunc_ln60_3_fu_356 |    0    |    0    |    0    |
|          | trunc_ln60_5_fu_391 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   sext_ln60_fu_256  |    0    |    0    |    0    |
|          |  sext_ln60_1_fu_264 |    0    |    0    |    0    |
|          |  sext_ln60_2_fu_268 |    0    |    0    |    0    |
|          |  sext_ln60_3_fu_272 |    0    |    0    |    0    |
|          |  sext_ln60_4_fu_276 |    0    |    0    |    0    |
|          |  sext_ln60_5_fu_280 |    0    |    0    |    0    |
|          |  sext_ln60_6_fu_294 |    0    |    0    |    0    |
|          |  sext_ln60_7_fu_308 |    0    |    0    |    0    |
|   sext   |  sext_ln60_8_fu_322 |    0    |    0    |    0    |
|          |  sext_ln60_9_fu_360 |    0    |    0    |    0    |
|          | sext_ln60_10_fu_364 |    0    |    0    |    0    |
|          | sext_ln60_11_fu_368 |    0    |    0    |    0    |
|          | sext_ln60_12_fu_377 |    0    |    0    |    0    |
|          | sext_ln60_13_fu_380 |    0    |    0    |    0    |
|          | sext_ln60_14_fu_383 |    0    |    0    |    0    |
|          | sext_ln60_15_fu_403 |    0    |    0    |    0    |
|          | sext_ln60_16_fu_406 |    0    |    0    |    0    |
|          | sext_ln60_17_fu_409 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |    0    |   360   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  a_addr_1_reg_574  |    2   |
|  a_addr_2_reg_650  |    2   |
|   a_addr_reg_559   |    2   |
|  b_addr_1_reg_569  |    2   |
|  b_addr_2_reg_630  |    2   |
|   b_addr_reg_564   |    2   |
|sext_ln60_10_reg_661|   16   |
|sext_ln60_11_reg_667|   16   |
|sext_ln60_12_reg_673|   16   |
|sext_ln60_13_reg_679|   16   |
|sext_ln60_14_reg_685|   16   |
|sext_ln60_15_reg_706|   16   |
|sext_ln60_16_reg_711|   16   |
|sext_ln60_17_reg_716|   16   |
| sext_ln60_1_reg_584|   16   |
| sext_ln60_2_reg_590|   16   |
| sext_ln60_3_reg_595|   16   |
| sext_ln60_4_reg_601|   16   |
| sext_ln60_5_reg_606|   16   |
| sext_ln60_6_reg_612|   16   |
| sext_ln60_7_reg_618|   16   |
| sext_ln60_8_reg_624|   16   |
| sext_ln60_9_reg_655|   16   |
|  sext_ln60_reg_579 |   16   |
|   tmp_10_reg_696   |    8   |
|   tmp_11_reg_701   |    8   |
|    tmp_6_reg_640   |    8   |
|    tmp_9_reg_645   |    8   |
|trunc_ln60_4_reg_635|    8   |
|trunc_ln60_5_reg_691|    8   |
+--------------------+--------+
|        Total       |   348  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_58 |  p0  |   4  |   2  |    8   ||    21   |
|  grp_access_fu_58 |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_72 |  p0  |   4  |   2  |    8   ||    21   |
|  grp_access_fu_72 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_120 |  p0  |   5  |   4  |   20   ||    27   |
| grp_access_fu_120 |  p1  |   5  |  16  |   80   ||    27   |
| grp_access_fu_120 |  p2  |   4  |   0  |    0   ||    21   |
| grp_access_fu_120 |  p4  |   4  |   4  |   16   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   132  ||  6.658  ||   156   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   360  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    6   |    -   |   156  |
|  Register |    -   |    -   |   348  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    6   |   348  |   516  |
+-----------+--------+--------+--------+--------+
