# This script segment is generated automatically by AutoPilot

if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler activation_accelerator_sparsemux_129_6_32_1_1 BINDTYPE {op} TYPE {sparsemux} IMPL {compactencoding_dontcare}
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1313 \
    name y_sum_sq_64 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_64 \
    op interface \
    ports { y_sum_sq_64_i { I 32 vector } y_sum_sq_64_o { O 32 vector } y_sum_sq_64_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1314 \
    name y_sum_sq_127 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_127 \
    op interface \
    ports { y_sum_sq_127_i { I 32 vector } y_sum_sq_127_o { O 32 vector } y_sum_sq_127_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1315 \
    name y_sum_sq_126 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_126 \
    op interface \
    ports { y_sum_sq_126_i { I 32 vector } y_sum_sq_126_o { O 32 vector } y_sum_sq_126_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1316 \
    name y_sum_sq_125 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_125 \
    op interface \
    ports { y_sum_sq_125_i { I 32 vector } y_sum_sq_125_o { O 32 vector } y_sum_sq_125_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1317 \
    name y_sum_sq_124 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_124 \
    op interface \
    ports { y_sum_sq_124_i { I 32 vector } y_sum_sq_124_o { O 32 vector } y_sum_sq_124_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1318 \
    name y_sum_sq_123 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_123 \
    op interface \
    ports { y_sum_sq_123_i { I 32 vector } y_sum_sq_123_o { O 32 vector } y_sum_sq_123_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1319 \
    name y_sum_sq_122 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_122 \
    op interface \
    ports { y_sum_sq_122_i { I 32 vector } y_sum_sq_122_o { O 32 vector } y_sum_sq_122_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1320 \
    name y_sum_sq_121 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_121 \
    op interface \
    ports { y_sum_sq_121_i { I 32 vector } y_sum_sq_121_o { O 32 vector } y_sum_sq_121_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1321 \
    name y_sum_sq_120 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_120 \
    op interface \
    ports { y_sum_sq_120_i { I 32 vector } y_sum_sq_120_o { O 32 vector } y_sum_sq_120_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1322 \
    name y_sum_sq_119 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_119 \
    op interface \
    ports { y_sum_sq_119_i { I 32 vector } y_sum_sq_119_o { O 32 vector } y_sum_sq_119_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1323 \
    name y_sum_sq_118 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_118 \
    op interface \
    ports { y_sum_sq_118_i { I 32 vector } y_sum_sq_118_o { O 32 vector } y_sum_sq_118_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1324 \
    name y_sum_sq_117 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_117 \
    op interface \
    ports { y_sum_sq_117_i { I 32 vector } y_sum_sq_117_o { O 32 vector } y_sum_sq_117_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1325 \
    name y_sum_sq_116 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_116 \
    op interface \
    ports { y_sum_sq_116_i { I 32 vector } y_sum_sq_116_o { O 32 vector } y_sum_sq_116_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1326 \
    name y_sum_sq_115 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_115 \
    op interface \
    ports { y_sum_sq_115_i { I 32 vector } y_sum_sq_115_o { O 32 vector } y_sum_sq_115_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1327 \
    name y_sum_sq_114 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_114 \
    op interface \
    ports { y_sum_sq_114_i { I 32 vector } y_sum_sq_114_o { O 32 vector } y_sum_sq_114_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1328 \
    name y_sum_sq_113 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_113 \
    op interface \
    ports { y_sum_sq_113_i { I 32 vector } y_sum_sq_113_o { O 32 vector } y_sum_sq_113_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1329 \
    name y_sum_sq_112 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_112 \
    op interface \
    ports { y_sum_sq_112_i { I 32 vector } y_sum_sq_112_o { O 32 vector } y_sum_sq_112_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1330 \
    name y_sum_sq_111 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_111 \
    op interface \
    ports { y_sum_sq_111_i { I 32 vector } y_sum_sq_111_o { O 32 vector } y_sum_sq_111_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1331 \
    name y_sum_sq_110 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_110 \
    op interface \
    ports { y_sum_sq_110_i { I 32 vector } y_sum_sq_110_o { O 32 vector } y_sum_sq_110_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1332 \
    name y_sum_sq_109 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_109 \
    op interface \
    ports { y_sum_sq_109_i { I 32 vector } y_sum_sq_109_o { O 32 vector } y_sum_sq_109_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1333 \
    name y_sum_sq_108 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_108 \
    op interface \
    ports { y_sum_sq_108_i { I 32 vector } y_sum_sq_108_o { O 32 vector } y_sum_sq_108_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1334 \
    name y_sum_sq_107 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_107 \
    op interface \
    ports { y_sum_sq_107_i { I 32 vector } y_sum_sq_107_o { O 32 vector } y_sum_sq_107_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1335 \
    name y_sum_sq_106 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_106 \
    op interface \
    ports { y_sum_sq_106_i { I 32 vector } y_sum_sq_106_o { O 32 vector } y_sum_sq_106_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1336 \
    name y_sum_sq_105 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_105 \
    op interface \
    ports { y_sum_sq_105_i { I 32 vector } y_sum_sq_105_o { O 32 vector } y_sum_sq_105_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1337 \
    name y_sum_sq_104 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_104 \
    op interface \
    ports { y_sum_sq_104_i { I 32 vector } y_sum_sq_104_o { O 32 vector } y_sum_sq_104_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1338 \
    name y_sum_sq_103 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_103 \
    op interface \
    ports { y_sum_sq_103_i { I 32 vector } y_sum_sq_103_o { O 32 vector } y_sum_sq_103_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1339 \
    name y_sum_sq_102 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_102 \
    op interface \
    ports { y_sum_sq_102_i { I 32 vector } y_sum_sq_102_o { O 32 vector } y_sum_sq_102_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1340 \
    name y_sum_sq_101 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_101 \
    op interface \
    ports { y_sum_sq_101_i { I 32 vector } y_sum_sq_101_o { O 32 vector } y_sum_sq_101_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1341 \
    name y_sum_sq_100 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_100 \
    op interface \
    ports { y_sum_sq_100_i { I 32 vector } y_sum_sq_100_o { O 32 vector } y_sum_sq_100_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1342 \
    name y_sum_sq_99 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_99 \
    op interface \
    ports { y_sum_sq_99_i { I 32 vector } y_sum_sq_99_o { O 32 vector } y_sum_sq_99_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1343 \
    name y_sum_sq_98 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_98 \
    op interface \
    ports { y_sum_sq_98_i { I 32 vector } y_sum_sq_98_o { O 32 vector } y_sum_sq_98_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1344 \
    name y_sum_sq_97 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_97 \
    op interface \
    ports { y_sum_sq_97_i { I 32 vector } y_sum_sq_97_o { O 32 vector } y_sum_sq_97_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1345 \
    name y_sum_sq_96 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_96 \
    op interface \
    ports { y_sum_sq_96_i { I 32 vector } y_sum_sq_96_o { O 32 vector } y_sum_sq_96_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1346 \
    name y_sum_sq_95 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_95 \
    op interface \
    ports { y_sum_sq_95_i { I 32 vector } y_sum_sq_95_o { O 32 vector } y_sum_sq_95_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1347 \
    name y_sum_sq_94 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_94 \
    op interface \
    ports { y_sum_sq_94_i { I 32 vector } y_sum_sq_94_o { O 32 vector } y_sum_sq_94_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1348 \
    name y_sum_sq_93 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_93 \
    op interface \
    ports { y_sum_sq_93_i { I 32 vector } y_sum_sq_93_o { O 32 vector } y_sum_sq_93_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1349 \
    name y_sum_sq_92 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_92 \
    op interface \
    ports { y_sum_sq_92_i { I 32 vector } y_sum_sq_92_o { O 32 vector } y_sum_sq_92_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1350 \
    name y_sum_sq_91 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_91 \
    op interface \
    ports { y_sum_sq_91_i { I 32 vector } y_sum_sq_91_o { O 32 vector } y_sum_sq_91_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1351 \
    name y_sum_sq_90 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_90 \
    op interface \
    ports { y_sum_sq_90_i { I 32 vector } y_sum_sq_90_o { O 32 vector } y_sum_sq_90_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1352 \
    name y_sum_sq_89 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_89 \
    op interface \
    ports { y_sum_sq_89_i { I 32 vector } y_sum_sq_89_o { O 32 vector } y_sum_sq_89_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1353 \
    name y_sum_sq_88 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_88 \
    op interface \
    ports { y_sum_sq_88_i { I 32 vector } y_sum_sq_88_o { O 32 vector } y_sum_sq_88_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1354 \
    name y_sum_sq_87 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_87 \
    op interface \
    ports { y_sum_sq_87_i { I 32 vector } y_sum_sq_87_o { O 32 vector } y_sum_sq_87_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1355 \
    name y_sum_sq_86 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_86 \
    op interface \
    ports { y_sum_sq_86_i { I 32 vector } y_sum_sq_86_o { O 32 vector } y_sum_sq_86_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1356 \
    name y_sum_sq_85 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_85 \
    op interface \
    ports { y_sum_sq_85_i { I 32 vector } y_sum_sq_85_o { O 32 vector } y_sum_sq_85_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1357 \
    name y_sum_sq_84 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_84 \
    op interface \
    ports { y_sum_sq_84_i { I 32 vector } y_sum_sq_84_o { O 32 vector } y_sum_sq_84_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1358 \
    name y_sum_sq_83 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_83 \
    op interface \
    ports { y_sum_sq_83_i { I 32 vector } y_sum_sq_83_o { O 32 vector } y_sum_sq_83_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1359 \
    name y_sum_sq_82 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_82 \
    op interface \
    ports { y_sum_sq_82_i { I 32 vector } y_sum_sq_82_o { O 32 vector } y_sum_sq_82_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1360 \
    name y_sum_sq_81 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_81 \
    op interface \
    ports { y_sum_sq_81_i { I 32 vector } y_sum_sq_81_o { O 32 vector } y_sum_sq_81_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1361 \
    name y_sum_sq_80 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_80 \
    op interface \
    ports { y_sum_sq_80_i { I 32 vector } y_sum_sq_80_o { O 32 vector } y_sum_sq_80_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1362 \
    name y_sum_sq_79 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_79 \
    op interface \
    ports { y_sum_sq_79_i { I 32 vector } y_sum_sq_79_o { O 32 vector } y_sum_sq_79_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1363 \
    name y_sum_sq_78 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_78 \
    op interface \
    ports { y_sum_sq_78_i { I 32 vector } y_sum_sq_78_o { O 32 vector } y_sum_sq_78_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1364 \
    name y_sum_sq_77 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_77 \
    op interface \
    ports { y_sum_sq_77_i { I 32 vector } y_sum_sq_77_o { O 32 vector } y_sum_sq_77_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1365 \
    name y_sum_sq_76 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_76 \
    op interface \
    ports { y_sum_sq_76_i { I 32 vector } y_sum_sq_76_o { O 32 vector } y_sum_sq_76_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1366 \
    name y_sum_sq_75 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_75 \
    op interface \
    ports { y_sum_sq_75_i { I 32 vector } y_sum_sq_75_o { O 32 vector } y_sum_sq_75_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1367 \
    name y_sum_sq_74 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_74 \
    op interface \
    ports { y_sum_sq_74_i { I 32 vector } y_sum_sq_74_o { O 32 vector } y_sum_sq_74_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1368 \
    name y_sum_sq_73 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_73 \
    op interface \
    ports { y_sum_sq_73_i { I 32 vector } y_sum_sq_73_o { O 32 vector } y_sum_sq_73_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1369 \
    name y_sum_sq_72 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_72 \
    op interface \
    ports { y_sum_sq_72_i { I 32 vector } y_sum_sq_72_o { O 32 vector } y_sum_sq_72_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1370 \
    name y_sum_sq_71 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_71 \
    op interface \
    ports { y_sum_sq_71_i { I 32 vector } y_sum_sq_71_o { O 32 vector } y_sum_sq_71_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1371 \
    name y_sum_sq_70 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_70 \
    op interface \
    ports { y_sum_sq_70_i { I 32 vector } y_sum_sq_70_o { O 32 vector } y_sum_sq_70_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1372 \
    name y_sum_sq_69 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_69 \
    op interface \
    ports { y_sum_sq_69_i { I 32 vector } y_sum_sq_69_o { O 32 vector } y_sum_sq_69_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1373 \
    name y_sum_sq_68 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_68 \
    op interface \
    ports { y_sum_sq_68_i { I 32 vector } y_sum_sq_68_o { O 32 vector } y_sum_sq_68_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1374 \
    name y_sum_sq_67 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_67 \
    op interface \
    ports { y_sum_sq_67_i { I 32 vector } y_sum_sq_67_o { O 32 vector } y_sum_sq_67_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1375 \
    name y_sum_sq_66 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_66 \
    op interface \
    ports { y_sum_sq_66_i { I 32 vector } y_sum_sq_66_o { O 32 vector } y_sum_sq_66_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1376 \
    name y_sum_sq_65 \
    type other \
    dir IO \
    reset_level 1 \
    sync_rst true \
    corename dc_y_sum_sq_65 \
    op interface \
    ports { y_sum_sq_65_i { I 32 vector } y_sum_sq_65_o { O 32 vector } y_sum_sq_65_o_ap_vld { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1377 \
    name div29_i \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i \
    op interface \
    ports { div29_i { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1378 \
    name div29_i_1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_1 \
    op interface \
    ports { div29_i_1 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1379 \
    name div29_i_2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_2 \
    op interface \
    ports { div29_i_2 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1380 \
    name div29_i_3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_3 \
    op interface \
    ports { div29_i_3 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1381 \
    name div29_i_4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_4 \
    op interface \
    ports { div29_i_4 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1382 \
    name div29_i_5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_5 \
    op interface \
    ports { div29_i_5 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1383 \
    name div29_i_6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_6 \
    op interface \
    ports { div29_i_6 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1384 \
    name div29_i_7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_7 \
    op interface \
    ports { div29_i_7 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1385 \
    name div29_i_8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_8 \
    op interface \
    ports { div29_i_8 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1386 \
    name div29_i_9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_9 \
    op interface \
    ports { div29_i_9 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1387 \
    name div29_i_s \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_s \
    op interface \
    ports { div29_i_s { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1388 \
    name div29_i_10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_10 \
    op interface \
    ports { div29_i_10 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1389 \
    name div29_i_11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_11 \
    op interface \
    ports { div29_i_11 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1390 \
    name div29_i_12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_12 \
    op interface \
    ports { div29_i_12 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1391 \
    name div29_i_13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_13 \
    op interface \
    ports { div29_i_13 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1392 \
    name div29_i_14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_14 \
    op interface \
    ports { div29_i_14 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1393 \
    name div29_i_15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_15 \
    op interface \
    ports { div29_i_15 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1394 \
    name div29_i_16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_16 \
    op interface \
    ports { div29_i_16 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1395 \
    name div29_i_17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_17 \
    op interface \
    ports { div29_i_17 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1396 \
    name div29_i_18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_18 \
    op interface \
    ports { div29_i_18 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1397 \
    name div29_i_19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_19 \
    op interface \
    ports { div29_i_19 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1398 \
    name div29_i_20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_20 \
    op interface \
    ports { div29_i_20 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1399 \
    name div29_i_21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_21 \
    op interface \
    ports { div29_i_21 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1400 \
    name div29_i_22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_22 \
    op interface \
    ports { div29_i_22 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1401 \
    name div29_i_23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_23 \
    op interface \
    ports { div29_i_23 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1402 \
    name div29_i_24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_24 \
    op interface \
    ports { div29_i_24 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1403 \
    name div29_i_25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_25 \
    op interface \
    ports { div29_i_25 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1404 \
    name div29_i_26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_26 \
    op interface \
    ports { div29_i_26 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1405 \
    name div29_i_27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_27 \
    op interface \
    ports { div29_i_27 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1406 \
    name div29_i_28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_28 \
    op interface \
    ports { div29_i_28 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1407 \
    name div29_i_29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_29 \
    op interface \
    ports { div29_i_29 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1408 \
    name div29_i_30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_30 \
    op interface \
    ports { div29_i_30 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1409 \
    name div29_i_31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_31 \
    op interface \
    ports { div29_i_31 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1410 \
    name div29_i_32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_32 \
    op interface \
    ports { div29_i_32 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1411 \
    name div29_i_33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_33 \
    op interface \
    ports { div29_i_33 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1412 \
    name div29_i_34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_34 \
    op interface \
    ports { div29_i_34 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1413 \
    name div29_i_35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_35 \
    op interface \
    ports { div29_i_35 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1414 \
    name div29_i_36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_36 \
    op interface \
    ports { div29_i_36 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1415 \
    name div29_i_37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_37 \
    op interface \
    ports { div29_i_37 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1416 \
    name div29_i_38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_38 \
    op interface \
    ports { div29_i_38 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1417 \
    name div29_i_39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_39 \
    op interface \
    ports { div29_i_39 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1418 \
    name div29_i_40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_40 \
    op interface \
    ports { div29_i_40 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1419 \
    name div29_i_41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_41 \
    op interface \
    ports { div29_i_41 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1420 \
    name div29_i_42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_42 \
    op interface \
    ports { div29_i_42 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1421 \
    name div29_i_43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_43 \
    op interface \
    ports { div29_i_43 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1422 \
    name div29_i_44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_44 \
    op interface \
    ports { div29_i_44 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1423 \
    name div29_i_45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_45 \
    op interface \
    ports { div29_i_45 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1424 \
    name div29_i_46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_46 \
    op interface \
    ports { div29_i_46 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1425 \
    name div29_i_47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_47 \
    op interface \
    ports { div29_i_47 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1426 \
    name div29_i_48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_48 \
    op interface \
    ports { div29_i_48 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1427 \
    name div29_i_49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_49 \
    op interface \
    ports { div29_i_49 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1428 \
    name div29_i_50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_50 \
    op interface \
    ports { div29_i_50 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1429 \
    name div29_i_51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_51 \
    op interface \
    ports { div29_i_51 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1430 \
    name div29_i_52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_52 \
    op interface \
    ports { div29_i_52 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1431 \
    name div29_i_53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_53 \
    op interface \
    ports { div29_i_53 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1432 \
    name div29_i_54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_54 \
    op interface \
    ports { div29_i_54 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1433 \
    name div29_i_55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_55 \
    op interface \
    ports { div29_i_55 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1434 \
    name div29_i_56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_56 \
    op interface \
    ports { div29_i_56 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1435 \
    name div29_i_57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_57 \
    op interface \
    ports { div29_i_57 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1436 \
    name div29_i_58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_58 \
    op interface \
    ports { div29_i_58 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1437 \
    name div29_i_59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_59 \
    op interface \
    ports { div29_i_59 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1438 \
    name div29_i_60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_60 \
    op interface \
    ports { div29_i_60 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1439 \
    name div29_i_61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_61 \
    op interface \
    ports { div29_i_61 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1440 \
    name div29_i_62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_div29_i_62 \
    op interface \
    ports { div29_i_62 { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName activation_accelerator_flow_control_loop_pipe_sequential_init_U
set CompName activation_accelerator_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix activation_accelerator_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


