<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.4"/>
<title>OpenWSN Firmware: SPI_MemMap Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">OpenWSN Firmware
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="classes.html"><span>Data&#160;Structure&#160;Index</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('struct_s_p_i___mem_map.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">SPI_MemMap Struct Reference<div class="ingroups"><a class="el" href="group___s_p_i___peripheral.html">SPI</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="_m_k20_d7_8h_source.html">MK20D7.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:ab603c8e2ca1916ef6262af4b6a969e17"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#ab603c8e2ca1916ef6262af4b6a969e17">MCR</a></td></tr>
<tr class="separator:ab603c8e2ca1916ef6262af4b6a969e17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e9acdb4074b33ce4f5dffacbb4cc9f2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a7e9acdb4074b33ce4f5dffacbb4cc9f2">RESERVED_0</a> [4]</td></tr>
<tr class="separator:a7e9acdb4074b33ce4f5dffacbb4cc9f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a53e49441f15ba5815fbffc87f2819f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a9a53e49441f15ba5815fbffc87f2819f">TCR</a></td></tr>
<tr class="separator:a9a53e49441f15ba5815fbffc87f2819f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef57e3b1d76219ada4ee1729c60cd730"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bfc32fbf293ff03a1ae0618c387baeb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a0bfc32fbf293ff03a1ae0618c387baeb">CTAR</a> [2]</td></tr>
<tr class="separator:a0bfc32fbf293ff03a1ae0618c387baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cedcbfc9b1bae5f98bd140859c8f2ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a2cedcbfc9b1bae5f98bd140859c8f2ac">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a2cedcbfc9b1bae5f98bd140859c8f2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef57e3b1d76219ada4ee1729c60cd730"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:aef57e3b1d76219ada4ee1729c60cd730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46b4b47fc906636777ee746c3af485a5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a46b4b47fc906636777ee746c3af485a5">RESERVED_1</a> [24]</td></tr>
<tr class="separator:a46b4b47fc906636777ee746c3af485a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a081f4304e18753e5e8d0afd71ccca45e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a081f4304e18753e5e8d0afd71ccca45e">SR</a></td></tr>
<tr class="separator:a081f4304e18753e5e8d0afd71ccca45e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb953e3965fbfd29624e7bd3d3894b2c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#acb953e3965fbfd29624e7bd3d3894b2c">RSER</a></td></tr>
<tr class="separator:acb953e3965fbfd29624e7bd3d3894b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111eb25c8ccf7f1b85757d9145344eb7"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a40c80c75ac71192bf6f1efd09f738c00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a40c80c75ac71192bf6f1efd09f738c00">PUSHR</a></td></tr>
<tr class="separator:a40c80c75ac71192bf6f1efd09f738c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6606658db71ec9229de754b6480cc8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a1a6606658db71ec9229de754b6480cc8">PUSHR_SLAVE</a></td></tr>
<tr class="separator:a1a6606658db71ec9229de754b6480cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a111eb25c8ccf7f1b85757d9145344eb7"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a111eb25c8ccf7f1b85757d9145344eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ab5f41ceba938530595ed60a5daf29"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a61ab5f41ceba938530595ed60a5daf29">POPR</a></td></tr>
<tr class="separator:a61ab5f41ceba938530595ed60a5daf29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b8c5d22287f1614d0ef711b23945fe"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#ad6b8c5d22287f1614d0ef711b23945fe">TXFR0</a></td></tr>
<tr class="separator:ad6b8c5d22287f1614d0ef711b23945fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad41ebdd789d6386cbd3ded40c6daa147"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#ad41ebdd789d6386cbd3ded40c6daa147">TXFR1</a></td></tr>
<tr class="separator:ad41ebdd789d6386cbd3ded40c6daa147"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa117decff56ef4c7482a47e51bc8a5a7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#aa117decff56ef4c7482a47e51bc8a5a7">TXFR2</a></td></tr>
<tr class="separator:aa117decff56ef4c7482a47e51bc8a5a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebaa05d3c6c2991daad9326de171094d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#aebaa05d3c6c2991daad9326de171094d">TXFR3</a></td></tr>
<tr class="separator:aebaa05d3c6c2991daad9326de171094d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a706c2d15baae148e27937613d7a3e73d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a706c2d15baae148e27937613d7a3e73d">RESERVED_2</a> [48]</td></tr>
<tr class="separator:a706c2d15baae148e27937613d7a3e73d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebeaf3c9a4322c6e906cc7c6e884f117"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#aebeaf3c9a4322c6e906cc7c6e884f117">RXFR0</a></td></tr>
<tr class="separator:aebeaf3c9a4322c6e906cc7c6e884f117"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf881d32bed6793fd4a0ad39508bd6a6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#adf881d32bed6793fd4a0ad39508bd6a6">RXFR1</a></td></tr>
<tr class="separator:adf881d32bed6793fd4a0ad39508bd6a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40f05cbf983635aeeb2fdd4915fe7867"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#a40f05cbf983635aeeb2fdd4915fe7867">RXFR2</a></td></tr>
<tr class="separator:a40f05cbf983635aeeb2fdd4915fe7867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad23ffd2be301f8c557aca6e4ca41aa4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_s_p_i___mem_map.html#aad23ffd2be301f8c557aca6e4ca41aa4">RXFR3</a></td></tr>
<tr class="separator:aad23ffd2be301f8c557aca6e4ca41aa4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698911c18ebefb3ca920b6f60d5e1e5b"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a0bfc32fbf293ff03a1ae0618c387baeb"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a0bfc32fbf293ff03a1ae0618c387baeb">CTAR</a> [2]</td></tr>
<tr class="separator:a0bfc32fbf293ff03a1ae0618c387baeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2cedcbfc9b1bae5f98bd140859c8f2ac"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a2cedcbfc9b1bae5f98bd140859c8f2ac">CTAR_SLAVE</a> [1]</td></tr>
<tr class="separator:a2cedcbfc9b1bae5f98bd140859c8f2ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a698911c18ebefb3ca920b6f60d5e1e5b"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a698911c18ebefb3ca920b6f60d5e1e5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed4a6078440c5b64d77580869ec3daa"><td class="memItemLeft" >union {</td></tr>
<tr class="memitem:a40c80c75ac71192bf6f1efd09f738c00"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a40c80c75ac71192bf6f1efd09f738c00">PUSHR</a></td></tr>
<tr class="separator:a40c80c75ac71192bf6f1efd09f738c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a6606658db71ec9229de754b6480cc8"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a>&#160;&#160;&#160;<a class="el" href="struct_s_p_i___mem_map.html#a1a6606658db71ec9229de754b6480cc8">PUSHR_SLAVE</a></td></tr>
<tr class="separator:a1a6606658db71ec9229de754b6480cc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ed4a6078440c5b64d77580869ec3daa"><td class="memItemLeft" valign="top">};&#160;</td><td class="memItemRight" valign="bottom"></td></tr>
<tr class="separator:a0ed4a6078440c5b64d77580869ec3daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SPI - Peripheral register structure </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="aef57e3b1d76219ada4ee1729c60cd730"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a111eb25c8ccf7f1b85757d9145344eb7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a698911c18ebefb3ca920b6f60d5e1e5b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0ed4a6078440c5b64d77580869ec3daa"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">union { ... } </td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a0bfc32fbf293ff03a1ae0618c387baeb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTAR[2]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Clock and Transfer Attributes Register (In Master Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="a2cedcbfc9b1bae5f98bd140859c8f2ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> CTAR_SLAVE[1]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Clock and Transfer Attributes Register (In Slave Mode), array offset: 0xC, array step: 0x4 </p>

</div>
</div>
<a class="anchor" id="ab603c8e2ca1916ef6262af4b6a969e17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> MCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Module Configuration Register, offset: 0x0 </p>

</div>
</div>
<a class="anchor" id="a61ab5f41ceba938530595ed60a5daf29"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> POPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI POP RX FIFO Register, offset: 0x38 </p>

</div>
</div>
<a class="anchor" id="a40c80c75ac71192bf6f1efd09f738c00"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PUSHR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI PUSH TX FIFO Register In Master Mode, offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="a1a6606658db71ec9229de754b6480cc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> PUSHR_SLAVE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI PUSH TX FIFO Register In Slave Mode, offset: 0x34 </p>

</div>
</div>
<a class="anchor" id="a7e9acdb4074b33ce4f5dffacbb4cc9f2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_0</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a46b4b47fc906636777ee746c3af485a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a706c2d15baae148e27937613d7a3e73d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> RESERVED_2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="acb953e3965fbfd29624e7bd3d3894b2c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RSER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI DMA/Interrupt Request Select and Enable Register, offset: 0x30 </p>

</div>
</div>
<a class="anchor" id="aebeaf3c9a4322c6e906cc7c6e884f117"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x7C </p>

</div>
</div>
<a class="anchor" id="adf881d32bed6793fd4a0ad39508bd6a6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x80 </p>

</div>
</div>
<a class="anchor" id="a40f05cbf983635aeeb2fdd4915fe7867"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x84 </p>

</div>
</div>
<a class="anchor" id="aad23ffd2be301f8c557aca6e4ca41aa4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> RXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Receive FIFO Registers, offset: 0x88 </p>

</div>
</div>
<a class="anchor" id="a081f4304e18753e5e8d0afd71ccca45e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> SR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Status Register, offset: 0x2C </p>

</div>
</div>
<a class="anchor" id="a9a53e49441f15ba5815fbffc87f2819f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TCR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transfer Count Register, offset: 0x8 </p>

</div>
</div>
<a class="anchor" id="ad6b8c5d22287f1614d0ef711b23945fe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x3C </p>

</div>
</div>
<a class="anchor" id="ad41ebdd789d6386cbd3ded40c6daa147"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x40 </p>

</div>
</div>
<a class="anchor" id="aa117decff56ef4c7482a47e51bc8a5a7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x44 </p>

</div>
</div>
<a class="anchor" id="aebaa05d3c6c2991daad9326de171094d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_p_e___types_8h.html#a33594304e786b158f3fb30289278f5af">uint32_t</a> TXFR3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>DSPI Transmit FIFO Registers, offset: 0x48 </p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/k20/cpu/headers/<a class="el" href="_m_k20_d7_8h_source.html">MK20D7.h</a></li>
<li>C:/Jenkins/jobs/Firmware Docs/workspace/firmware/openos/bsp/boards/k20/cpu/headers/<a class="el" href="_m_k20_d_z10_8h_source.html">MK20DZ10.h</a></li>
</ul>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="struct_s_p_i___mem_map.html">SPI_MemMap</a></li>
    <li class="footer">Generated on Mon Sep 9 2013 23:10:56 for OpenWSN Firmware by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.4 </li>
  </ul>
</div>
</body>
</html>
