<stg><name>mux_onehot</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:0  %sel_V_read = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %sel_V)

]]></Node>
<StgValue><ssdm name="sel_V_read"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:1  %din_7_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_7_V_read)

]]></Node>
<StgValue><ssdm name="din_7_V_read_2"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:2  %din_6_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_6_V_read)

]]></Node>
<StgValue><ssdm name="din_6_V_read_2"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:3  %din_5_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_5_V_read)

]]></Node>
<StgValue><ssdm name="din_5_V_read_2"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:4  %din_4_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_4_V_read)

]]></Node>
<StgValue><ssdm name="din_4_V_read_2"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:5  %din_3_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_3_V_read)

]]></Node>
<StgValue><ssdm name="din_3_V_read_2"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:6  %din_2_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_2_V_read)

]]></Node>
<StgValue><ssdm name="din_2_V_read_2"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:7  %din_1_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_1_V_read)

]]></Node>
<StgValue><ssdm name="din_1_V_read_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:8  %din_0_V_read_2 = call i8 @_ssdm_op_Read.ap_auto.i8(i8 %din_0_V_read)

]]></Node>
<StgValue><ssdm name="din_0_V_read_2"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:9  %icmp_ln7 = icmp eq i8 %sel_V_read, -128

]]></Node>
<StgValue><ssdm name="icmp_ln7"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:10  %icmp_ln7_1 = icmp eq i8 %sel_V_read, 64

]]></Node>
<StgValue><ssdm name="icmp_ln7_1"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:11  %icmp_ln7_2 = icmp eq i8 %sel_V_read, 32

]]></Node>
<StgValue><ssdm name="icmp_ln7_2"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:12  %icmp_ln7_3 = icmp eq i8 %sel_V_read, 16

]]></Node>
<StgValue><ssdm name="icmp_ln7_3"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:13  %icmp_ln7_4 = icmp eq i8 %sel_V_read, 8

]]></Node>
<StgValue><ssdm name="icmp_ln7_4"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:14  %icmp_ln7_5 = icmp eq i8 %sel_V_read, 4

]]></Node>
<StgValue><ssdm name="icmp_ln7_5"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:15  %icmp_ln7_6 = icmp eq i8 %sel_V_read, 2

]]></Node>
<StgValue><ssdm name="icmp_ln7_6"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
_ifconv:16  %icmp_ln7_7 = icmp eq i8 %sel_V_read, 1

]]></Node>
<StgValue><ssdm name="icmp_ln7_7"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7" val="1"/>
<literal name="or_ln7_4" val="1"/>
<literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:17  %select_ln7 = select i1 %icmp_ln7_7, i8 %din_0_V_read_2, i8 %din_1_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:18  %or_ln7 = or i1 %icmp_ln7_7, %icmp_ln7_6

]]></Node>
<StgValue><ssdm name="or_ln7"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7" val="0"/>
<literal name="or_ln7_4" val="1"/>
<literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:19  %select_ln7_1 = select i1 %icmp_ln7_5, i8 %din_2_V_read_2, i8 %din_3_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln7_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:20  %or_ln7_1 = or i1 %icmp_ln7_5, %icmp_ln7_4

]]></Node>
<StgValue><ssdm name="or_ln7_1"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7_2" val="1"/>
<literal name="or_ln7_4" val="0"/>
<literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:21  %select_ln7_2 = select i1 %icmp_ln7_3, i8 %din_4_V_read_2, i8 %din_5_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln7_2"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:22  %or_ln7_2 = or i1 %icmp_ln7_3, %icmp_ln7_2

]]></Node>
<StgValue><ssdm name="or_ln7_2"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7_2" val="0"/>
<literal name="or_ln7_4" val="0"/>
<literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:23  %select_ln7_3 = select i1 %icmp_ln7_1, i8 %din_6_V_read_2, i8 %din_7_V_read_2

]]></Node>
<StgValue><ssdm name="select_ln7_3"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:24  %or_ln7_3 = or i1 %icmp_ln7_1, %icmp_ln7

]]></Node>
<StgValue><ssdm name="or_ln7_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7_4" val="1"/>
<literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:25  %select_ln7_4 = select i1 %or_ln7, i8 %select_ln7, i8 %select_ln7_1

]]></Node>
<StgValue><ssdm name="select_ln7_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:26  %or_ln7_4 = or i1 %or_ln7, %or_ln7_1

]]></Node>
<StgValue><ssdm name="or_ln7_4"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7_4" val="0"/>
<literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:27  %select_ln7_5 = select i1 %or_ln7_2, i8 %select_ln7_2, i8 %select_ln7_3

]]></Node>
<StgValue><ssdm name="select_ln7_5"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:28  %or_ln7_5 = or i1 %or_ln7_2, %or_ln7_3

]]></Node>
<StgValue><ssdm name="or_ln7_5"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln7_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:29  %select_ln7_6 = select i1 %or_ln7_4, i8 %select_ln7_4, i8 %select_ln7_5

]]></Node>
<StgValue><ssdm name="select_ln7_6"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
_ifconv:30  %or_ln7_6 = or i1 %or_ln7_4, %or_ln7_5

]]></Node>
<StgValue><ssdm name="or_ln7_6"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
_ifconv:31  %tmp_V = select i1 %or_ln7_6, i8 %select_ln7_6, i8 0

]]></Node>
<StgValue><ssdm name="tmp_V"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="8">
<![CDATA[
_ifconv:32  ret i8 %tmp_V

]]></Node>
<StgValue><ssdm name="ret_ln36"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
