# Signed_calculator_Gate_level_modelling
I developed this Signed calculator using Verilog gate level modelling. All the components used in this project are made by me. It perform basic operations which are controlled by Mode input.
