`timescale 1ns / 1ps

`include "defines.vh"

module miniRV_SoC (
    input  wire         fpga_rst,   // High active
    input  wire         fpga_clk,

    input  wire [23:0]  sw,
    input  wire [ 4:0]  button,
    output wire [ 7:0]  dig_en,
    output wire         DN_A,
    output wire         DN_B,
    output wire         DN_C,
    output wire         DN_D,
    output wire         DN_E,
    output wire         DN_F,
    output wire         DN_G,
    output wire         DN_DP,
    output wire [23:0]  led

`ifdef RUN_TRACE
    ,// Debug Interface
    output wire         debug_wb_have_inst, // å½“å‰æ—¶é’Ÿå‘¨æœŸæ˜¯å¦æœ‰æŒ‡ä»¤å†™å›? (å¯¹å•å‘¨æœŸCPUï¼Œå¯åœ¨å¤ä½åæ’ç½®1)
    output wire [31:0]  debug_wb_pc,        // å½“å‰å†™å›çš„æŒ‡ä»¤çš„PC (è‹¥wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„å??)
    output              debug_wb_ena,       // æŒ‡ä»¤å†™å›æ—¶ï¼Œå¯„å­˜å™¨å †çš„å†™ä½¿èƒ½ (è‹¥wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„å??)
    output wire [ 4:0]  debug_wb_reg,       // æŒ‡ä»¤å†™å›æ—¶ï¼Œå†™å…¥çš„å¯„å­˜å™¨å? (è‹¥wb_enaæˆ–wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„å??)
    output wire [31:0]  debug_wb_value      // æŒ‡ä»¤å†™å›æ—¶ï¼Œå†™å…¥å¯„å­˜å™¨çš„å€? (è‹¥wb_enaæˆ–wb_have_inst=0ï¼Œæ­¤é¡¹å¯ä¸ºä»»æ„å??)
`endif
);

    wire        pll_lock;
    wire        pll_clk;
    wire        cpu_clk;

    // Interface between CPU and IROM
`ifdef RUN_TRACE
    wire [15:0] inst_addr;
`else
    wire [13:0] inst_addr;
`endif
    wire [31:0] inst;

    // Interface between CPU and Bridge
    wire [31:0] Bus_rdata;
    wire [31:0] Bus_addr;
    wire        Bus_wen;
    wire [31:0] Bus_wdata;
    
    // Interface between bridge and DRAM
    // wire         rst_bridge2dram;
    wire         clk_bridge2dram;
    wire [31:0]  addr_bridge2dram;
    wire [31:0]  rdata_dram2bridge;
    wire         wen_bridge2dram;
    wire [31:0]  wdata_bridge2dram;
    
    // Interface between bridge and peripherals
    // TODO done: åœ¨æ­¤å®šä¹‰æ€»çº¿æ¡¥ä¸å¤–è®¾I/Oæ¥å£ç”µè·¯æ¨¡å—çš„è¿æ¥ä¿¡å?
    //è¾“å‡ºï¼šæ•°ç æ˜¾ç¤ºç®¡dig
	wire         rst_bridge2dig;
	wire         clk_bridge2dig;
    wire [11:0]  addr_bridge2dig;
    wire         wen_bridge2dig;
    wire [31:0]  wdata_bridge2dig;
	//è¾“å‡ºï¼šLEDæ˜¾ç¤º
	wire         rst_bridge2led;
	wire         clk_bridge2led;
    wire [11:0]  addr_bridge2led;
    wire         wen_bridge2led;
    wire [31:0]  wdata_bridge2led;
	//è¾“å…¥ï¼šæ‹¨ç å¼€å…?
	wire         rst_bridge2sw;
    wire         clk_bridge2sw;
    wire [11:0]  addr_bridge2sw;
    wire [31:0]  rdata_sw2bridge;
	//è¾“å…¥ï¼šæŒ‰é”®å¼€å…?
	wire         rst_bridge2btn;
    wire         clk_bridge2btn;
    wire [11:0]  addr_bridge2btn;
    wire [31:0]  rdata_btn2bridge;
    

    
`ifdef RUN_TRACE
    // Traceè°ƒè¯•æ—¶ï¼Œç›´æ¥ä½¿ç”¨å¤–éƒ¨è¾“å…¥æ—¶é’Ÿ
    assign cpu_clk = fpga_clk;
`else
    // ä¸‹æ¿æ—¶ï¼Œä½¿ç”¨PLLåˆ†é¢‘åçš„æ—¶é’Ÿ
    assign cpu_clk = pll_clk & pll_lock;
    cpuclk Clkgen (
        // .resetn     (!fpga_rst),
        .clk_in1    (fpga_clk),
        .clk_out1   (pll_clk),
        .locked     (pll_lock)
    );
`endif
    
    myCPU Core_cpu (
        .cpu_rst            (fpga_rst),
        .cpu_clk            (cpu_clk),

        // Interface to IROM
        .inst_addr          (inst_addr),
        .inst               (inst),

        // Interface to Bridge
        .Bus_addr           (Bus_addr),
        .Bus_rdata          (Bus_rdata),
        .Bus_wen            (Bus_wen),
        .Bus_wdata          (Bus_wdata)

`ifdef RUN_TRACE
        ,// Debug Interface
        .debug_wb_have_inst (debug_wb_have_inst),
        .debug_wb_pc        (debug_wb_pc),
        .debug_wb_ena       (debug_wb_ena),
        .debug_wb_reg       (debug_wb_reg),
        .debug_wb_value     (debug_wb_value)
`endif
    );
    
    IROM Mem_IROM (
        .a          (inst_addr),
        .spo        (inst)
    );
    
    Bridge Bridge (       
        // Interface to CPU
        .rst_from_cpu       (fpga_rst),
        .clk_from_cpu       (cpu_clk),
        .addr_from_cpu      (Bus_addr),
        .wen_from_cpu       (Bus_wen),
        .wdata_from_cpu     (Bus_wdata),
        .rdata_to_cpu       (Bus_rdata),
        
        // Interface to DRAM
        // .rst_to_dram    (rst_bridge2dram),
        .clk_to_dram        (clk_bridge2dram),
        .addr_to_dram       (addr_bridge2dram),
        .rdata_from_dram    (rdata_dram2bridge),
        .wen_to_dram        (wen_bridge2dram),
        .wdata_to_dram      (wdata_bridge2dram),
        
        // Interface to 7-seg digital LEDs
        .rst_to_dig         (rst_bridge2dig	),
        .clk_to_dig         (clk_bridge2dig	),
        .addr_to_dig        (addr_bridge2dig),
        .wen_to_dig         (wen_bridge2dig	),
        .wdata_to_dig       (wdata_bridge2dig),

        // Interface to LEDs
        .rst_to_led         (rst_bridge2led	),
        .clk_to_led         (clk_bridge2led	),
        .addr_to_led        (addr_bridge2led),
        .wen_to_led         (wen_bridge2led	),
        .wdata_to_led       (wdata_bridge2led),

        // Interface to switches
        .rst_to_sw          (rst_bridge2sw),
        .clk_to_sw          (clk_bridge2sw),
        .addr_to_sw         (addr_bridge2sw),
        .rdata_from_sw      (rdata_sw2bridge),

        // Interface to buttons
        .rst_to_btn         (rst_bridge2btn),
        .clk_to_btn         (clk_bridge2btn),
        .addr_to_btn        (addr_bridge2btn),
        .rdata_from_btn     (rdata_btn2bridge)
    );

//ä¸‹æ¿éœ?è¦å‡å?0x0000 4000 traceéªŒè¯ç­‰ä¸ç”?
wire [31:0] waddr_temp = addr_bridge2dram-32'h4000;//ä¸‹æ¿ç”?
//wire [31:0] waddr_temp = addr_bridge2dram;  //traceç”?


    DRAM Mem_DRAM (
        .clk        (clk_bridge2dram),
        .a          (waddr_temp[15:2]),
        .spo        (rdata_dram2bridge),
        .we         (wen_bridge2dram),
        .d          (wdata_bridge2dram)
    );
    
    // TODO: åœ¨æ­¤å®ä¾‹åŒ–ä½ çš„å¤–è®¾I/Oæ¥å£ç”µè·¯æ¨¡å—
	// pe_digital(tube)  pe_led  pe_switch  pe_button


	wire [6:0] led_cx;	
	assign DN_A = led_cx[0];
	assign DN_B = led_cx[1];
	assign DN_C = led_cx[2];
	assign DN_D = led_cx[3];
	assign DN_E = led_cx[4];
	assign DN_F = led_cx[5];
	assign DN_G = led_cx[6];
	assign DN_DP = 1;//ä½ç”µå¹³æœ‰æ•? å°æ•°ç‚¹å§‹ç»ˆä¸äº?
	
	pe_digital DIGs (
        .rst        (rst_bridge2dig),
        .clk        (clk_bridge2dig),
        .addr       (addr_bridge2dig),//å†™æ•°ç ç®¡çš„åœ°å?[11:0]  åˆ¤æ–­å¦‚æœè¿™ä¸ªåœ°å€ç¡®å®æ˜¯æ•°ç ç®¡çš„åœ°å?000 åˆ™æœ‰ååº”
        .wen        (wen_bridge2dig),//æ•°ç ç®¡çš„å†™ä½¿èƒ?
		.data       (wdata_bridge2dig),//è¦æ•°ç ç®¡æ˜¾ç¤ºçš„æ•°æ®[31:0]
		
        .led_en     (dig_en),
        .led_cx     (led_cx)	
    );
	pe_led LEDs (//0xFFFF_F060
        .rst        (rst_bridge2led),
        .clk        (clk_bridge2led),
        .addr       (addr_bridge2led),//å†™æ•°ç ç®¡çš„åœ°å?[11:0]  åˆ¤æ–­å¦‚æœè¿™ä¸ªåœ°å€ç¡®å®æ˜¯æ•°ç ç®¡çš„åœ°å?060 åˆ™æœ‰ååº”  
        .wen        (wen_bridge2led),//æ•°ç ç®¡çš„å†™ä½¿èƒ?
		.data       (wdata_bridge2led),//é«˜ç”µå¹³æœ‰æ•ˆ[31:0]
		
        .led     (led)//[23:0] è¾“å‡º æ§åˆ¶24ä¸ªå°led é«˜ç”µå¹³æœ‰æ•?
    );
	
	pe_switch SWITCHes (//0xFFFF_F070
        .rst        (rst_bridge2sw),
        .clk        (clk_bridge2sw),
        .addr       (addr_bridge2sw),//å†™æ‹¨ç å¼€å…³çš„åœ°å€[11:0]  070
        .sw     (sw),//[23:0] 24ä¸ªæ‹¨ç å¼€å…³çš„è¾“å…¥ é«˜ç”µå¹³æœ‰æ•?
		
		.data       (rdata_sw2bridge)//è¾“å‡ºï¼šä»æ‹¨ç å¼?å…³ä¸­è¯»åˆ°çš„æ•°æ?
    );
	
	pe_button BUTTONs (//0xFFFF_F078
        .rst        (rst_bridge2btn),
        .clk        (clk_bridge2btn),
        .addr       (addr_bridge2btn),//å†™æ‹¨ç å¼€å…³çš„åœ°å€[11:0]  078
        .button     (button),//5 ä½? æŒ‰é”®å¼?å…³çš„è¾“å…¥[ 4:0]
		
		.data       (rdata_btn2bridge)//è¾“å‡ºï¼šä»æ‹¨ç å¼?å…³ä¸­è¯»åˆ°çš„æ•°æ?
    );

endmodule
