<!doctype html>
<html>
<head>
<title>csu_isr (CSU) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="{{url_for('static', filename='css/_register_reference.css')}}">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___csu.html")>CSU Module</a> &gt; csu_isr (CSU) Register</p><h1>csu_isr (CSU) Register</h1>
<h2>csu_isr (CSU) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>csu_isr</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class=noborder id="registerOffset">0x0000000020</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
0x00FFCA0020 (CSU)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2 noborder">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class=noborder>0x00000000</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>CSU Interrupt Status</td></tr>
</table>
<p></p>
<h2>csu_isr (CSU) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>CSU_PL_ISO</td><td class="center">15</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates that the CSU has enabled the isolation for the PS / PL. Communication between the PS and PL has been disabled.</td></tr>
<tr valign=top><td>CSU_RAM_ECC_ERROR</td><td class="center">14</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Uncorrectable ECC error encountered on CSU RAM. CSU Secure Processor will automatically reset to clear the error.</td></tr>
<tr valign=top><td>tamper</td><td class="center">13</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Tamper response interrupt. See tamper response Status register to see which tamper occurred.</td></tr>
<tr valign=top><td>apb_slverr</td><td class="center">11</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>APB slave error</td></tr>
<tr valign=top><td>tmr_fatal</td><td class="center">10</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>CSU SPB has encountered a fatal error in the triple-redundant implementation and will reset</td></tr>
<tr valign=top><td>pl_seu_error</td><td class="center"> 9</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PL SEU error, the feature must be enabled in the PL bitstream.</td></tr>
<tr valign=top><td>aes_error</td><td class="center"> 8</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AES decryption error</td></tr>
<tr valign=top><td>pcap_wr_overflow</td><td class="center"> 7</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PCAP write FIFO overflow</td></tr>
<tr valign=top><td>pcap_rd_overflow</td><td class="center"> 6</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PCAP read FIFO overflow</td></tr>
<tr valign=top><td>pl_por_b</td><td class="center"> 5</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>Indicates the PL is powered up</td></tr>
<tr valign=top><td>pl_init</td><td class="center"> 4</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PL initialization complete</td></tr>
<tr valign=top><td>pl_done</td><td class="center"> 3</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>PL done</td></tr>
<tr valign=top><td>sha_done</td><td class="center"> 2</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>SHA done</td></tr>
<tr valign=top><td>rsa_done</td><td class="center"> 1</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>RSA done</td></tr>
<tr valign=top><td>aes_done</td><td class="center"> 0</td><td class="tooltip">wtc<span class="tooltiptext">Readable, write a 1 to clear</span></td><td class="hex">0x0</td><td>AES done</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>