# 1_Tinyriscv_zj

This project documents the cpu of RISCV designed from 0 to 1.

## -------2023.04.07---------
The first phase of instruction ADD related was successfully completed!

## -------2023.04.15---------
Add test work related code section!

## -------2023.04.19---------
Complete python script that to test all instructions at once!

## -------2023.04.21---------
Complete type R、I instructions successfully.<br />
Add new continue function for script instruction test of test_all_inst.py!

## -------2023.05.04---------
Complete type B instructions successfully.

## -------2023.05.08---------
Complete inst jalr.
至此，基于三级流水线的单周期CPU设计已完成，支持RV32I(除了Load和Store指令)指令集，通过RISC-V指令兼容性测试，基本完成简历项目第一项.
