Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date             : Sat Dec 28 12:24:02 2019
| Host             : LAPTOP-ATT53B95 running 64-bit major release  (build 9200)
| Command          : report_power -file i2s_playback_power_routed.rpt -pb i2s_playback_power_summary_routed.pb -rpx i2s_playback_power_routed.rpx
| Design           : i2s_playback
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.230 |
| Dynamic (W)              | 0.126 |
| Device Static (W)        | 0.103 |
| Effective TJA (C/W)      | 4.6   |
| Max Ambient (C)          | 84.0  |
| Junction Temperature (C) | 26.0  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.006 |        6 |       --- |             --- |
| Slice Logic             |     0.001 |    65748 |       --- |             --- |
|   LUT as Logic          |     0.001 |     9851 |     63400 |           15.54 |
|   CARRY4                |    <0.001 |      404 |     15850 |            2.55 |
|   Register              |    <0.001 |    34325 |    126800 |           27.07 |
|   F7/F8 Muxes           |    <0.001 |     1789 |     63400 |            2.82 |
|   LUT as Shift Register |    <0.001 |    18246 |     19000 |           96.03 |
|   Others                |     0.000 |      191 |       --- |             --- |
|   BUFG                  |     0.000 |        1 |        32 |            3.13 |
| Signals                 |     0.002 |    46883 |       --- |             --- |
| Block RAM               |     0.002 |      128 |       135 |           94.81 |
| PLL                     |     0.111 |        1 |         6 |           16.67 |
| DSPs                    |    <0.001 |        4 |       240 |            1.67 |
| I/O                     |     0.005 |       61 |       210 |           29.05 |
| Static Power            |     0.103 |          |           |                 |
| Total                   |     0.230 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.040 |       0.021 |      0.018 |
| Vccaux    |       1.800 |     0.074 |       0.056 |      0.018 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.003 |       0.000 |      0.003 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------+-----------------------------------+-----------------+
| Clock              | Domain                            | Constraint (ns) |
+--------------------+-----------------------------------+-----------------+
| clk_out1_clk_wiz_1 | i2s_clock/inst/clk_out1_clk_wiz_1 |            88.6 |
| clkfbout_clk_wiz_1 | i2s_clock/inst/clkfbout_clk_wiz_1 |            20.0 |
| sys_clk_pin        | clock                             |            10.0 |
| sys_clk_pin        | clock_IBUF                        |            10.0 |
+--------------------+-----------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------+-----------+
| Name                                             | Power (W) |
+--------------------------------------------------+-----------+
| i2s_playback                                     |     0.126 |
|   displays                                       |    <0.001 |
|     counter_assig                                |    <0.001 |
|   i2s_clock                                      |     0.112 |
|     inst                                         |     0.112 |
|   unit_digital_efects                            |     0.008 |
|     Unit_EfectAUTOWAH                            |    <0.001 |
|     Unit_EfectBANKFILTER                         |    <0.001 |
|       Unit_FIR_Filter_bankfilter_L               |    <0.001 |
|         U0                                       |    <0.001 |
|           reg0                                   |    <0.001 |
|           reg1                                   |    <0.001 |
|           reg10                                  |    <0.001 |
|           reg11                                  |    <0.001 |
|           reg12                                  |    <0.001 |
|           reg13                                  |    <0.001 |
|           reg14                                  |    <0.001 |
|           reg15                                  |    <0.001 |
|           reg2                                   |    <0.001 |
|           reg3                                   |    <0.001 |
|           reg4                                   |    <0.001 |
|           reg5                                   |    <0.001 |
|           reg6                                   |    <0.001 |
|           reg7                                   |    <0.001 |
|           reg8                                   |    <0.001 |
|           reg9                                   |    <0.001 |
|         U1                                       |    <0.001 |
|       Unit_FIR_Filter_bankfilter_R               |    <0.001 |
|         U0                                       |    <0.001 |
|           reg0                                   |    <0.001 |
|           reg1                                   |    <0.001 |
|           reg10                                  |    <0.001 |
|           reg11                                  |    <0.001 |
|           reg12                                  |    <0.001 |
|           reg13                                  |    <0.001 |
|           reg14                                  |    <0.001 |
|           reg15                                  |    <0.001 |
|           reg2                                   |    <0.001 |
|           reg3                                   |    <0.001 |
|           reg4                                   |    <0.001 |
|           reg5                                   |    <0.001 |
|           reg6                                   |    <0.001 |
|           reg7                                   |    <0.001 |
|           reg8                                   |    <0.001 |
|           reg9                                   |    <0.001 |
|         U1                                       |    <0.001 |
|       Unit_sine_wave_bankfilter                  |    <0.001 |
|     Unit_EfectCHORUS                             |     0.001 |
|       Unit_sine_wave_chorus                      |    <0.001 |
|     Unit_EfectCOMPRESSOR                         |    <0.001 |
|     Unit_EfectDELAY                              |    <0.001 |
|     Unit_EfectECO                                |     0.001 |
|     Unit_EfectES                                 |    <0.001 |
|     Unit_EfectLOOPER                             |     0.002 |
|       Unit_RAM                                   |     0.002 |
|         U0                                       |     0.002 |
|           inst_blk_mem_gen                       |     0.002 |
|             gnbram.gnativebmg.native_blk_mem_gen |     0.002 |
|               valid.cstr                         |     0.002 |
|                 has_mux_a.A                      |    <0.001 |
|                 ramloop[0].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[10].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[11].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[12].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[13].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[14].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[15].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[16].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[17].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[18].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[19].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[1].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[20].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[21].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[22].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[23].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[24].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[25].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[26].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[27].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[28].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[29].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[2].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[30].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[31].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[32].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[33].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[34].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[35].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[36].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[37].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[38].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[39].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[3].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[40].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[41].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[42].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[43].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[44].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[45].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[46].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[47].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[48].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[49].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[4].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[50].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[51].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[52].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[53].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[54].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[55].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[56].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[57].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[58].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[59].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[5].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[60].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[61].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[62].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[63].ram.r                |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[6].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[7].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[8].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|                 ramloop[9].ram.r                 |    <0.001 |
|                   prim_noinit.ram                |    <0.001 |
|     Unit_EfectOVERDRIVE                          |    <0.001 |
|     Unit_EfectREVERB                             |    <0.001 |
|     Unit_EfectREVERB_PARAMETRIZADO               |     0.001 |
|     Unit_EfectVIBRATO                            |    <0.001 |
|       Unit_sine_wave                             |    <0.001 |
|   unit_i2s                                       |    <0.001 |
|   unit_leds                                      |    <0.001 |
+--------------------------------------------------+-----------+


