<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="VegaVAD.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="VegaVAD_main.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="VegaVAD_main.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="VegaVAD_main.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="VegaVAD_main.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VegaVAD_main.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="VegaVAD_main.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="VegaVAD_main.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="VegaVAD_main.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VegaVAD_main_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="VegaVAD_main_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VegaVAD_main_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="VegaVAD_main_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="VegaVAD_main_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="VegaVAD_main_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/floating_point_add_readme.txt"/>
    <file xil_pn:fileType="FILE_USERDOC" xil_pn:name="ipcore_dir/floating_point_mult_readme.txt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb_ADC_PCM1808_controller_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1641801232" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1641801232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641822998" xil_pn:in_ck="-637230017146573549" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1641822998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_PCM1808_controller.v"/>
      <outfile xil_pn:name="DAC_PCM5102A_controller.v"/>
      <outfile xil_pn:name="Pre_emphasis.v"/>
      <outfile xil_pn:name="VegaVAD_main.v"/>
      <outfile xil_pn:name="VegaVAD_main_tb.vhd"/>
      <outfile xil_pn:name="get_features.v"/>
      <outfile xil_pn:name="get_frames.vhd"/>
      <outfile xil_pn:name="power_spectrum.v"/>
      <outfile xil_pn:name="tb_ADC_PCM1808_controller.vhd"/>
      <outfile xil_pn:name="windowing.v"/>
    </transform>
    <transform xil_pn:end_ts="1641801232" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2437983781403752343" xil_pn:start_ts="1641801232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641801232" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4948274986059586901" xil_pn:start_ts="1641801232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1641822998" xil_pn:in_ck="-6874638650648685635" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3178132786082908526" xil_pn:start_ts="1641822998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/ClockManager.v"/>
      <outfile xil_pn:name="ipcore_dir/fft_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_block.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo_play.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fifo_play.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_add.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_add.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_div.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_div.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_int24_to_float32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_int24_to_float32.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_mult.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_mult.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_square_root.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_square_root.v"/>
    </transform>
    <transform xil_pn:end_ts="1641822998" xil_pn:in_ck="-4429870842367626320" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1641822998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ADC_PCM1808_controller.v"/>
      <outfile xil_pn:name="DAC_PCM5102A_controller.v"/>
      <outfile xil_pn:name="Pre_emphasis.v"/>
      <outfile xil_pn:name="VegaVAD_main.v"/>
      <outfile xil_pn:name="VegaVAD_main_tb.vhd"/>
      <outfile xil_pn:name="get_features.v"/>
      <outfile xil_pn:name="get_frames.vhd"/>
      <outfile xil_pn:name="ipcore_dir/ClockManager.v"/>
      <outfile xil_pn:name="ipcore_dir/fft_block.v"/>
      <outfile xil_pn:name="ipcore_dir/fifo_play.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_add.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_div.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_int24_to_float32.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_mult.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_square_root.v"/>
      <outfile xil_pn:name="power_spectrum.v"/>
      <outfile xil_pn:name="tb_ADC_PCM1808_controller.vhd"/>
      <outfile xil_pn:name="windowing.v"/>
    </transform>
    <transform xil_pn:end_ts="1641823014" xil_pn:in_ck="-4429870842367626320" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7993108863068159524" xil_pn:start_ts="1641822998">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VegaVAD_main_tb_beh.prj"/>
      <outfile xil_pn:name="VegaVAD_main_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1641823015" xil_pn:in_ck="2814239591638949061" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-9053458976198117465" xil_pn:start_ts="1641823014">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VegaVAD_main_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1640600745" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1640600745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640600745" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="3241489124479225943" xil_pn:start_ts="1640600745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640785026" xil_pn:in_ck="-7982969635059538723" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3178132786082908526" xil_pn:start_ts="1640785026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/ClockManager.v"/>
      <outfile xil_pn:name="ipcore_dir/fft_block.ngc"/>
      <outfile xil_pn:name="ipcore_dir/fft_block.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_add.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_add.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_div.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_div.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_int24_to_float32.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_int24_to_float32.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_mult.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_mult.v"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_square_root.ngc"/>
      <outfile xil_pn:name="ipcore_dir/floating_point_square_root.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640600745" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4758072327075372199" xil_pn:start_ts="1640600745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1640600745" xil_pn:in_ck="-440263351216978947" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426877399996" xil_pn:start_ts="1640600745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1640600745" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8495257578195117192" xil_pn:start_ts="1640600745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1640785226" xil_pn:in_ck="-5145309481207408122" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="4385572236219151997" xil_pn:start_ts="1640785026">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="VegaVAD_main.lso"/>
      <outfile xil_pn:name="VegaVAD_main.ngc"/>
      <outfile xil_pn:name="VegaVAD_main.ngr"/>
      <outfile xil_pn:name="VegaVAD_main.prj"/>
      <outfile xil_pn:name="VegaVAD_main.stx"/>
      <outfile xil_pn:name="VegaVAD_main.syr"/>
      <outfile xil_pn:name="VegaVAD_main.xst"/>
      <outfile xil_pn:name="VegaVAD_main_tb_beh.prj"/>
      <outfile xil_pn:name="VegaVAD_main_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
  </transforms>

</generated_project>
