{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1360073635551 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition " "Version 12.0 Build 263 08/02/2012 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1360073635551 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 05 12:13:55 2013 " "Processing started: Tue Feb 05 12:13:55 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1360073635551 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1360073635551 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore " "Command: quartus_map --read_settings_files=on --write_settings_files=off semaphore -c semaphore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1360073635551 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1360073636426 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "semaphore.vhd 2 1 " "Found 2 design units, including 1 entities, in source file semaphore.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 semaphore-behaviour " "Found design unit 1: semaphore-behaviour" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1360073637661 ""} { "Info" "ISGN_ENTITY_NAME" "1 semaphore " "Found entity 1: semaphore" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360073637661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360073637661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/timer_ctl/timer_ctl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/timer_ctl/timer_ctl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timer_ctl-timer_behaviour " "Found design unit 1: timer_ctl-timer_behaviour" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1360073637676 ""} { "Info" "ISGN_ENTITY_NAME" "1 timer_ctl " "Found entity 1: timer_ctl" {  } { { "../timer_ctl/timer_ctl.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/timer_ctl/timer_ctl.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360073637676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360073637676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /workspace/mestrado/sistemasvlsi/clk_converter/clk_converter_60hz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_converter_60hz-behaviour_clk_converter " "Found design unit 1: clk_converter_60hz-behaviour_clk_converter" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1360073637708 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_converter_60hz " "Found entity 1: clk_converter_60hz" {  } { { "../clk_converter/clk_converter_60hz.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/clk_converter/clk_converter_60hz.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1360073637708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1360073637708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "semaphore " "Elaborating entity \"semaphore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1360073637895 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "timer_reset semaphore.vhd(30) " "VHDL Signal Declaration warning at semaphore.vhd(30): used explicit default value for signal \"timer_reset\" because signal was never assigned a value" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 30 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "" 0 -1 1360073637895 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "state\[0\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"state\[0\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] semaphore.vhd(58) " "Inferred latch for \"state\[0\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "state\[1\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"state\[1\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] semaphore.vhd(58) " "Inferred latch for \"state\[1\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "state\[2\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"state\[2\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] semaphore.vhd(58) " "Inferred latch for \"state\[2\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "state\[3\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"state\[3\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] semaphore.vhd(58) " "Inferred latch for \"state\[3\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "state\[4\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"state\[4\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] semaphore.vhd(58) " "Inferred latch for \"state\[4\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "state\[5\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"state\[5\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] semaphore.vhd(58) " "Inferred latch for \"state\[5\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "trafic_light_ctl\[0\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"trafic_light_ctl\[0\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trafic_light_ctl\[0\] semaphore.vhd(58) " "Inferred latch for \"trafic_light_ctl\[0\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "trafic_light_ctl\[1\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"trafic_light_ctl\[1\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trafic_light_ctl\[1\] semaphore.vhd(58) " "Inferred latch for \"trafic_light_ctl\[1\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "trafic_light_ctl\[2\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"trafic_light_ctl\[2\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trafic_light_ctl\[2\] semaphore.vhd(58) " "Inferred latch for \"trafic_light_ctl\[2\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "trafic_light_ctl\[3\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"trafic_light_ctl\[3\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trafic_light_ctl\[3\] semaphore.vhd(58) " "Inferred latch for \"trafic_light_ctl\[3\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "trafic_light_ctl\[4\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"trafic_light_ctl\[4\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trafic_light_ctl\[4\] semaphore.vhd(58) " "Inferred latch for \"trafic_light_ctl\[4\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "trafic_light_ctl\[5\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"trafic_light_ctl\[5\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "trafic_light_ctl\[5\] semaphore.vhd(58) " "Inferred latch for \"trafic_light_ctl\[5\]\" at semaphore.vhd(58)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 58 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "always:state_holder\[0\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"always:state_holder\[0\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:state_holder\[0\] semaphore.vhd(64) " "Inferred latch for \"always:state_holder\[0\]\" at semaphore.vhd(64)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "always:state_holder\[1\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"always:state_holder\[1\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:state_holder\[1\] semaphore.vhd(64) " "Inferred latch for \"always:state_holder\[1\]\" at semaphore.vhd(64)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "always:state_holder\[2\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"always:state_holder\[2\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:state_holder\[2\] semaphore.vhd(64) " "Inferred latch for \"always:state_holder\[2\]\" at semaphore.vhd(64)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "always:state_holder\[3\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"always:state_holder\[3\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:state_holder\[3\] semaphore.vhd(64) " "Inferred latch for \"always:state_holder\[3\]\" at semaphore.vhd(64)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "always:state_holder\[4\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"always:state_holder\[4\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:state_holder\[4\] semaphore.vhd(64) " "Inferred latch for \"always:state_holder\[4\]\" at semaphore.vhd(64)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_REG_MATCHES_NO_TEMPLATE" "always:state_holder\[5\] semaphore.vhd(64) " "HDL error at semaphore.vhd(64): can't infer register for \"always:state_holder\[5\]\" because its behavior does not match any supported register model" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10821 "HDL error at %2!s!: can't infer register for \"%1!s!\" because its behavior does not match any supported register model" 0 0 "" 0 -1 1360073637958 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "always:state_holder\[5\] semaphore.vhd(64) " "Inferred latch for \"always:state_holder\[5\]\" at semaphore.vhd(64)" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1360073637958 "|semaphore"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "semaphore.vhd(64) " "HDL error at semaphore.vhd(64): couldn't implement registers for assignments on this clock edge" {  } { { "semaphore.vhd" "" { Text "Z:/workspace/mestrado/sistemasVLSI/semaphoreVHDL/semaphore.vhd" 64 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "" 0 -1 1360073637958 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1 1360073637958 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 20 s 2 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 20 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "316 " "Peak virtual memory: 316 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1360073638489 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 05 12:13:58 2013 " "Processing ended: Tue Feb 05 12:13:58 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1360073638489 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1360073638489 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1360073638489 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1360073638489 ""}
