// Seed: 1445552909
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  input id_3;
  inout id_2;
  inout id_1;
  always @(posedge 1 or posedge 1) begin
    if (id_3) id_2 <= id_2.id_3;
    else if (id_3 + 1) begin
      id_2 = 1;
    end
  end
  reg id_3;
  type_8(
      1, id_1, 1 & 1, 1, id_2, id_1
  );
  reg id_4;
  logic id_5, id_6;
  assign id_4 = 1;
  assign id_1 = id_4;
  assign id_5 = 1 - id_2;
endmodule
