<stg><name>resnet50_3</name>


<trans_list>

<trans id="176" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="2" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="3" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="7" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="1024">
<![CDATA[
._crit_edge:0  call void (...)* @_ssdm_op_SpecBRAMWithByteEnable([16 x i1024]* @fc_in_V)

]]></Node>
<StgValue><ssdm name="specbramwithbyteenable_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="176">
<![CDATA[
._crit_edge:1  call void (...)* @_ssdm_op_SpecBitsMap(i176* %sw0in_V), !map !220

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
._crit_edge:2  call void (...)* @_ssdm_op_SpecBitsMap([1000 x float]* %output_r), !map !226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
._crit_edge:3  call void (...)* @_ssdm_op_SpecBitsMap(i128* %ddr_V), !map !232

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %startt_V), !map !238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
._crit_edge:5  call void (...)* @_ssdm_op_SpecBitsMap(i8* %stopt_V), !map !242

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
._crit_edge:6  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @resnet50_3_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:7  call void (...)* @_ssdm_op_SpecMemCore([1000 x float]* %output_r, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln355"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:8  call void (...)* @_ssdm_op_SpecInterface([1000 x float]* %output_r, [10 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln355"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:9  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str40, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln356"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="176" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:10  call void (...)* @_ssdm_op_SpecInterface(i176* %sw0in_V, [5 x i8]* @p_str41, i32 1, i32 1, [5 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln357"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:11  call void (...)* @_ssdm_op_SpecInterface(i8* %startt_V, [5 x i8]* @p_str41, i32 1, i32 1, [5 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln358"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:12  call void (...)* @_ssdm_op_SpecInterface(i8* %stopt_V, [5 x i8]* @p_str41, i32 1, i32 1, [5 x i8]* @p_str42, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln359"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
._crit_edge:13  call void (...)* @_ssdm_op_SpecInterface(i128* %ddr_V, [6 x i8]* @p_str43, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 1024, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln360"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:14  call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* @buf0_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:15  call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* @buf1_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:16  call void (...)* @_ssdm_op_SpecMemCore([3136 x i288]* @buf2_V, [1 x i8]* @p_str, [12 x i8]* @p_str33, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1536" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:17  call void (...)* @_ssdm_op_SpecMemCore([1568 x i1536]* @outbuf_V, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
._crit_edge:18  call void (...)* @_ssdm_op_SpecMemCore([16 x i1024]* @fc_in_V, [1 x i8]* @p_str, [12 x i8]* @p_str44, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:19  br label %0

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0  %l_0 = phi i12 [ 0, %._crit_edge ], [ %l, %hls_label_31 ]

]]></Node>
<StgValue><ssdm name="l_0"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:1  %icmp_ln380 = icmp eq i12 %l_0, -960

]]></Node>
<StgValue><ssdm name="icmp_ln380"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3136, i64 3136, i64 3136)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:3  %l = add i12 %l_0, 1

]]></Node>
<StgValue><ssdm name="l"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln380, label %1, label %hls_label_31

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="176" op_0_bw="176" op_1_bw="176">
<![CDATA[
hls_label_31:3  %sw0in_V_read = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)

]]></Node>
<StgValue><ssdm name="sw0in_V_read"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="176">
<![CDATA[
hls_label_31:4  %trunc_ln647 = trunc i176 %sw0in_V_read to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:7  %p_Result_0_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_0_1"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:9  %p_Result_0_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_0_2"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:11  %p_Result_0_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_0_3"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:13  %p_Result_0_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_0_4"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:15  %p_Result_0_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_0_5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:17  %p_Result_0_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_0_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:19  %p_Result_0_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_0_7"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:21  %p_Result_0_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_0_8"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:23  %p_Result_0_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_0_9"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:25  %p_Result_0_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_0_s"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:27  %p_Result_0_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_0_10"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:29  %p_Result_0_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_0_11"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:31  %p_Result_0_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_0_12"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:33  %p_Result_0_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_0_13"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln380" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:35  %p_Result_0_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_0_14"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_31:0  %tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str45)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_31:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln381"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="12">
<![CDATA[
hls_label_31:2  %zext_ln388 = zext i12 %l_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln388"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:5  %zext_ln78 = zext i8 %trunc_ln647 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="288" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_31:6  %buf0_V_addr = getelementptr [3136 x i288]* @buf0_V, i64 0, i64 %zext_ln388

]]></Node>
<StgValue><ssdm name="buf0_V_addr"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:8  %zext_ln78_1 = zext i8 %p_Result_0_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:10  %zext_ln78_2 = zext i8 %p_Result_0_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_2"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:12  %zext_ln78_3 = zext i8 %p_Result_0_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_3"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:14  %zext_ln78_4 = zext i8 %p_Result_0_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:16  %zext_ln78_5 = zext i8 %p_Result_0_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_5"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:18  %zext_ln78_6 = zext i8 %p_Result_0_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_6"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:20  %zext_ln78_7 = zext i8 %p_Result_0_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_7"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:22  %zext_ln78_8 = zext i8 %p_Result_0_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_8"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:24  %zext_ln78_9 = zext i8 %p_Result_0_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_9"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:26  %zext_ln78_10 = zext i8 %p_Result_0_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_10"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:28  %zext_ln78_11 = zext i8 %p_Result_0_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_11"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:30  %zext_ln78_12 = zext i8 %p_Result_0_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_12"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:32  %zext_ln78_13 = zext i8 %p_Result_0_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_13"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:34  %zext_ln78_14 = zext i8 %p_Result_0_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_14"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:36  %zext_ln78_15 = zext i8 %p_Result_0_14 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_15"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="176" op_0_bw="176" op_1_bw="176" op_2_bw="176">
<![CDATA[
hls_label_31:37  %sw0in_V_read_1 = call i176 @_ssdm_op_Read.axis.volatile.i176P(i176* %sw0in_V)

]]></Node>
<StgValue><ssdm name="sw0in_V_read_1"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="8" op_0_bw="176">
<![CDATA[
hls_label_31:38  %trunc_ln647_1 = trunc i176 %sw0in_V_read_1 to i8

]]></Node>
<StgValue><ssdm name="trunc_ln647_1"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:39  %zext_ln78_16 = zext i8 %trunc_ln647_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_16"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:40  %p_Result_1_1 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 8, i32 15)

]]></Node>
<StgValue><ssdm name="p_Result_1_1"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:41  %zext_ln78_17 = zext i8 %p_Result_1_1 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_17"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:42  %p_Result_1_2 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 16, i32 23)

]]></Node>
<StgValue><ssdm name="p_Result_1_2"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:43  %zext_ln78_18 = zext i8 %p_Result_1_2 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_18"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:44  %p_Result_1_3 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 24, i32 31)

]]></Node>
<StgValue><ssdm name="p_Result_1_3"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:45  %zext_ln78_19 = zext i8 %p_Result_1_3 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_19"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:46  %p_Result_1_4 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 32, i32 39)

]]></Node>
<StgValue><ssdm name="p_Result_1_4"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:47  %zext_ln78_20 = zext i8 %p_Result_1_4 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_20"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:48  %p_Result_1_5 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 40, i32 47)

]]></Node>
<StgValue><ssdm name="p_Result_1_5"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:49  %zext_ln78_21 = zext i8 %p_Result_1_5 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_21"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:50  %p_Result_1_6 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 48, i32 55)

]]></Node>
<StgValue><ssdm name="p_Result_1_6"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:51  %zext_ln78_22 = zext i8 %p_Result_1_6 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_22"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:52  %p_Result_1_7 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 56, i32 63)

]]></Node>
<StgValue><ssdm name="p_Result_1_7"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:53  %zext_ln78_23 = zext i8 %p_Result_1_7 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_23"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:54  %p_Result_1_8 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 64, i32 71)

]]></Node>
<StgValue><ssdm name="p_Result_1_8"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:55  %zext_ln78_24 = zext i8 %p_Result_1_8 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_24"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:56  %p_Result_1_9 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 72, i32 79)

]]></Node>
<StgValue><ssdm name="p_Result_1_9"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:57  %zext_ln78_25 = zext i8 %p_Result_1_9 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_25"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:58  %p_Result_1_s = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 80, i32 87)

]]></Node>
<StgValue><ssdm name="p_Result_1_s"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:59  %zext_ln78_26 = zext i8 %p_Result_1_s to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_26"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:60  %p_Result_1_10 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 88, i32 95)

]]></Node>
<StgValue><ssdm name="p_Result_1_10"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:61  %zext_ln78_27 = zext i8 %p_Result_1_10 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_27"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:62  %p_Result_1_11 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 96, i32 103)

]]></Node>
<StgValue><ssdm name="p_Result_1_11"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:63  %zext_ln78_28 = zext i8 %p_Result_1_11 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_28"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:64  %p_Result_1_12 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 104, i32 111)

]]></Node>
<StgValue><ssdm name="p_Result_1_12"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:65  %zext_ln78_29 = zext i8 %p_Result_1_12 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_29"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:66  %p_Result_1_13 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 112, i32 119)

]]></Node>
<StgValue><ssdm name="p_Result_1_13"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="8">
<![CDATA[
hls_label_31:67  %zext_ln78_30 = zext i8 %p_Result_1_13 to i9

]]></Node>
<StgValue><ssdm name="zext_ln78_30"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="176" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_31:68  %p_Result_1_14 = call i8 @_ssdm_op_PartSelect.i8.i176.i32.i32(i176 %sw0in_V_read_1, i32 120, i32 127)

]]></Node>
<StgValue><ssdm name="p_Result_1_14"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="287" op_0_bw="287" op_1_bw="8" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="9" op_7_bw="9" op_8_bw="9" op_9_bw="9" op_10_bw="9" op_11_bw="9" op_12_bw="9" op_13_bw="9" op_14_bw="9" op_15_bw="9" op_16_bw="9" op_17_bw="9" op_18_bw="9" op_19_bw="9" op_20_bw="9" op_21_bw="9" op_22_bw="9" op_23_bw="9" op_24_bw="9" op_25_bw="9" op_26_bw="9" op_27_bw="9" op_28_bw="9" op_29_bw="9" op_30_bw="9" op_31_bw="9" op_32_bw="9">
<![CDATA[
hls_label_31:69  %tmp = call i287 @_ssdm_op_BitConcatenate.i287.i8.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9.i9(i8 %p_Result_1_14, i9 %zext_ln78_30, i9 %zext_ln78_29, i9 %zext_ln78_28, i9 %zext_ln78_27, i9 %zext_ln78_26, i9 %zext_ln78_25, i9 %zext_ln78_24, i9 %zext_ln78_23, i9 %zext_ln78_22, i9 %zext_ln78_21, i9 %zext_ln78_20, i9 %zext_ln78_19, i9 %zext_ln78_18, i9 %zext_ln78_17, i9 %zext_ln78_16, i9 %zext_ln78_15, i9 %zext_ln78_14, i9 %zext_ln78_13, i9 %zext_ln78_12, i9 %zext_ln78_11, i9 %zext_ln78_10, i9 %zext_ln78_9, i9 %zext_ln78_8, i9 %zext_ln78_7, i9 %zext_ln78_6, i9 %zext_ln78_5, i9 %zext_ln78_4, i9 %zext_ln78_3, i9 %zext_ln78_2, i9 %zext_ln78_1, i9 %zext_ln78)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="288" op_0_bw="287">
<![CDATA[
hls_label_31:70  %zext_ln180 = zext i287 %tmp to i288

]]></Node>
<StgValue><ssdm name="zext_ln180"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="288" op_1_bw="12">
<![CDATA[
hls_label_31:71  store i288 %zext_ln180, i288* %buf0_V_addr, align 8

]]></Node>
<StgValue><ssdm name="store_ln388"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_31:72  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str45, i32 %tmp_s)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
hls_label_31:73  br label %0

]]></Node>
<StgValue><ssdm name="br_ln380"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="130" st_id="4" stage="2" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="288" op_0_bw="288">
<![CDATA[
:0  %buf0_V_load = load i288* getelementptr inbounds ([3136 x i288]* @buf0_V, i64 0, i64 3135), align 8

]]></Node>
<StgValue><ssdm name="buf0_V_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="131" st_id="5" stage="1" lat="2">
<core>RAM_2P_URAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="288" op_0_bw="288">
<![CDATA[
:0  %buf0_V_load = load i288* getelementptr inbounds ([3136 x i288]* @buf0_V, i64 0, i64 3135), align 8

]]></Node>
<StgValue><ssdm name="buf0_V_load"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="4" op_0_bw="4" op_1_bw="288" op_2_bw="32" op_3_bw="32">
<![CDATA[
:1  %trunc_ln = call i4 @_ssdm_op_PartSelect.i4.i288.i32.i32(i288 %buf0_V_load, i32 279, i32 282)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="8" op_0_bw="4">
<![CDATA[
:2  %zext_ln321 = zext i4 %trunc_ln to i8

]]></Node>
<StgValue><ssdm name="zext_ln321"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_ln393"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="135" st_id="6" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:3  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %startt_V, i8 %zext_ln321)

]]></Node>
<StgValue><ssdm name="write_ln393"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %2

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="137" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:0  %i1_0 = phi i11 [ 0, %1 ], [ %i, %hls_label_32 ]

]]></Node>
<StgValue><ssdm name="i1_0"/></StgValue>
</operation>

<operation id="138" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %icmp_ln395 = icmp eq i11 %i1_0, -480

]]></Node>
<StgValue><ssdm name="icmp_ln395"/></StgValue>
</operation>

<operation id="139" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 1568, i64 1568, i64 1568)

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="140" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:3  %i = add i11 %i1_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="141" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln395, label %3, label %hls_label_32

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>

<operation id="142" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_32:0  %tmp_354 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str46)

]]></Node>
<StgValue><ssdm name="tmp_354"/></StgValue>
</operation>

<operation id="143" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_32:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln396"/></StgValue>
</operation>

<operation id="144" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="11">
<![CDATA[
hls_label_32:2  %zext_ln398 = zext i11 %i1_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln398"/></StgValue>
</operation>

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="11" op_0_bw="1536" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_32:3  %outbuf_V_addr = getelementptr [1568 x i1536]* @outbuf_V, i64 0, i64 %zext_ln398

]]></Node>
<StgValue><ssdm name="outbuf_V_addr"/></StgValue>
</operation>

<operation id="146" st_id="7" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1536" op_1_bw="11">
<![CDATA[
hls_label_32:4  store i1536 0, i1536* %outbuf_V_addr, align 16

]]></Node>
<StgValue><ssdm name="store_ln398"/></StgValue>
</operation>

<operation id="147" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_32:5  %empty_42 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str46, i32 %tmp_354)

]]></Node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="148" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln395" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
hls_label_32:6  br label %2

]]></Node>
<StgValue><ssdm name="br_ln395"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="149" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24">
<![CDATA[
:0  call fastcc void @conv_layer([3136 x i288]* @buf0_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 64, i4 1, i1 false, i24 0)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="150" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24">
<![CDATA[
:0  call fastcc void @conv_layer([3136 x i288]* @buf0_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 64, i4 1, i1 false, i24 0)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="151" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:1  call fastcc void @conv_layer([3136 x i288]* @buf1_V, [3136 x i288]* @buf2_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 16, i4 3, i1 true, i24 1052672)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="152" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:1  call fastcc void @conv_layer([3136 x i288]* @buf1_V, [3136 x i288]* @buf2_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 16, i4 3, i1 true, i24 1052672)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="153" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:2  call fastcc void @conv_layer([3136 x i288]* @buf2_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 32, i8 16, i4 1, i1 false, i24 3416064)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="154" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:2  call fastcc void @conv_layer([3136 x i288]* @buf2_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 32, i8 16, i4 1, i1 false, i24 3416064)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="155" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="32" op_4_bw="32" op_5_bw="288" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:3  call fastcc void @add([3136 x i288]* @buf0_V, [3136 x i288]* @buf2_V, float 0x3FEAC587A0000000, float 0x3FF35EDAE0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="156" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="32" op_4_bw="32" op_5_bw="288" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:3  call fastcc void @add([3136 x i288]* @buf0_V, [3136 x i288]* @buf2_V, float 0x3FEAC587A0000000, float 0x3FF35EDAE0000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="157" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:4  call fastcc void @conv_layer([3136 x i288]* @buf2_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 64, i4 1, i1 false, i24 4481024)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="158" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:4  call fastcc void @conv_layer([3136 x i288]* @buf2_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 64, i4 1, i1 false, i24 4481024)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="159" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:5  call fastcc void @conv_layer([3136 x i288]* @buf1_V, [3136 x i288]* @buf0_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 16, i4 3, i1 true, i24 5533696)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="160" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:5  call fastcc void @conv_layer([3136 x i288]* @buf1_V, [3136 x i288]* @buf0_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 8, i8 16, i4 3, i1 true, i24 5533696)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="161" st_id="20" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:6  call fastcc void @conv_layer([3136 x i288]* @buf0_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 32, i8 16, i4 1, i1 false, i24 7897088)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="162" st_id="21" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="1536" op_4_bw="128" op_5_bw="7" op_6_bw="8" op_7_bw="4" op_8_bw="1" op_9_bw="24" op_10_bw="23" op_11_bw="24" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:6  call fastcc void @conv_layer([3136 x i288]* @buf0_V, [3136 x i288]* @buf1_V, [1568 x i1536]* @outbuf_V, i128* %ddr_V, i7 32, i8 16, i4 1, i1 false, i24 7897088)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="163" st_id="22" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="32" op_4_bw="32" op_5_bw="288" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:7  call fastcc void @add([3136 x i288]* @buf2_V, [3136 x i288]* @buf0_V, float 0x3FE23D6540000000, float 0x3FE8E55080000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="164" st_id="23" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="288" op_3_bw="32" op_4_bw="32" op_5_bw="288" op_6_bw="23" op_7_bw="24" op_8_bw="0" op_9_bw="0">
<![CDATA[
:7  call fastcc void @add([3136 x i288]* @buf2_V, [3136 x i288]* @buf0_V, float 0x3FE23D6540000000, float 0x3FE8E55080000000)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="165" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="1024" op_3_bw="23" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:8  call fastcc void @average_pool([3136 x i288]* @buf0_V, [16 x i1024]* @fc_in_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="166" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0" op_1_bw="288" op_2_bw="1024" op_3_bw="23" op_4_bw="24" op_5_bw="0" op_6_bw="0">
<![CDATA[
:8  call fastcc void @average_pool([3136 x i288]* @buf0_V, [16 x i1024]* @fc_in_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="167" st_id="26" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="32" op_3_bw="128" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:9  call fastcc void @fc([16 x i1024]* @fc_in_V, [1000 x float]* %output_r, i128* %ddr_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="168" st_id="27" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="0" op_1_bw="1024" op_2_bw="32" op_3_bw="128" op_4_bw="0" op_5_bw="0" op_6_bw="0">
<![CDATA[
:9  call fastcc void @fc([16 x i1024]* @fc_in_V, [1000 x float]* %output_r, i128* %ddr_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="169" st_id="28" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
:10  %fc_in_V_load = load i1024* getelementptr inbounds ([16 x i1024]* @fc_in_V, i64 0, i64 15), align 16

]]></Node>
<StgValue><ssdm name="fc_in_V_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="170" st_id="29" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="1024" op_0_bw="1024" op_1_bw="0">
<![CDATA[
:10  %fc_in_V_load = load i1024* getelementptr inbounds ([16 x i1024]* @fc_in_V, i64 0, i64 15), align 16

]]></Node>
<StgValue><ssdm name="fc_in_V_load"/></StgValue>
</operation>

<operation id="171" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="4" op_0_bw="4" op_1_bw="1024" op_2_bw="32" op_3_bw="32">
<![CDATA[
:11  %trunc_ln296_2 = call i4 @_ssdm_op_PartSelect.i4.i1024.i32.i32(i1024 %fc_in_V_load, i32 1016, i32 1019)

]]></Node>
<StgValue><ssdm name="trunc_ln296_2"/></StgValue>
</operation>

<operation id="172" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="8" op_0_bw="4">
<![CDATA[
:12  %zext_ln321_1 = zext i4 %trunc_ln296_2 to i8

]]></Node>
<StgValue><ssdm name="zext_ln321_1"/></StgValue>
</operation>

<operation id="173" st_id="29" stage="2" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:13  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)

]]></Node>
<StgValue><ssdm name="write_ln416"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="174" st_id="30" stage="1" lat="2">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:13  call void @_ssdm_op_Write.axis.volatile.i8P(i8* %stopt_V, i8 %zext_ln321_1)

]]></Node>
<StgValue><ssdm name="write_ln416"/></StgValue>
</operation>

<operation id="175" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0">
<![CDATA[
:14  ret void

]]></Node>
<StgValue><ssdm name="ret_ln418"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
