Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Feb 24 10:35:43 2022
| Host         : nm running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_utilization -file mmwave_streamer_wrapper_utilization_placed.rpt -pb mmwave_streamer_wrapper_utilization_placed.pb
| Design       : mmwave_streamer_wrapper
| Device       : xczu3egsbva484-1
| Design State : Fully Placed
-------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+-----------+-------+
|          Site Type         | Used | Fixed | Available | Util% |
+----------------------------+------+-------+-----------+-------+
| CLB LUTs                   | 3160 |     0 |     70560 |  4.48 |
|   LUT as Logic             | 3096 |     0 |     70560 |  4.39 |
|   LUT as Memory            |   64 |     0 |     28800 |  0.22 |
|     LUT as Distributed RAM |   64 |     0 |           |       |
|     LUT as Shift Register  |    0 |     0 |           |       |
| CLB Registers              | 9079 |     0 |    141120 |  6.43 |
|   Register as Flip Flop    | 9076 |     0 |    141120 |  6.43 |
|   Register as Latch        |    3 |     0 |    141120 | <0.01 |
| CARRY8                     |   32 |     0 |      8820 |  0.36 |
| F7 Muxes                   | 1024 |     0 |     35280 |  2.90 |
| F8 Muxes                   |  512 |     0 |     17640 |  2.90 |
| F9 Muxes                   |    0 |     0 |      8820 |  0.00 |
+----------------------------+------+-------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 0     |          Yes |           - |          Set |
| 6     |          Yes |           - |        Reset |
| 8     |          Yes |         Set |            - |
| 9065  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+-----------+-------+
|                  Site Type                 | Used | Fixed | Available | Util% |
+--------------------------------------------+------+-------+-----------+-------+
| CLB                                        | 2140 |     0 |      8820 | 24.26 |
|   CLBL                                     | 1319 |     0 |           |       |
|   CLBM                                     |  821 |     0 |           |       |
| LUT as Logic                               | 3096 |     0 |     70560 |  4.39 |
|   using O5 output only                     |    5 |       |           |       |
|   using O6 output only                     | 2886 |       |           |       |
|   using O5 and O6                          |  205 |       |           |       |
| LUT as Memory                              |   64 |     0 |     28800 |  0.22 |
|   LUT as Distributed RAM                   |   64 |     0 |           |       |
|     using O5 output only                   |    0 |       |           |       |
|     using O6 output only                   |    0 |       |           |       |
|     using O5 and O6                        |   64 |       |           |       |
|   LUT as Shift Register                    |    0 |     0 |           |       |
| CLB Registers                              | 9079 |     0 |    141120 |  6.43 |
|   Register driven from within the CLB      |  799 |       |           |       |
|   Register driven from outside the CLB     | 8280 |       |           |       |
|     LUT in front of the register is unused | 6744 |       |           |       |
|     LUT in front of the register is used   | 1536 |       |           |       |
| Unique Control Sets                        |  130 |       |     17640 |  0.74 |
+--------------------------------------------+------+-------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+-----------+-------+
|    Site Type   | Used | Fixed | Available | Util% |
+----------------+------+-------+-----------+-------+
| Block RAM Tile |    0 |     0 |       216 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |       216 |  0.00 |
|   RAMB18       |    0 |     0 |       432 |  0.00 |
+----------------+------+-------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| DSPs      |    0 |     0 |       360 |  0.00 |
+-----------+------+-------+-----------+-------+


5. I/O
------

+------------------+------+-------+-----------+-------+
|     Site Type    | Used | Fixed | Available | Util% |
+------------------+------+-------+-----------+-------+
| Bonded IOB       |   46 |     0 |        82 | 56.10 |
| HPIOB_M          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   20 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOB_S          |   22 |     0 |        26 | 84.62 |
|   INPUT          |    2 |       |           |       |
|   OUTPUT         |   20 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HDIOB_M          |    0 |     0 |        12 |  0.00 |
| HDIOB_S          |    0 |     0 |        12 |  0.00 |
| HPIOB_SNGL       |    2 |     0 |         6 | 33.33 |
|   INPUT          |    0 |       |           |       |
|   OUTPUT         |    2 |       |           |       |
|   BIDIR          |    0 |       |           |       |
| HPIOBDIFFINBUF   |    0 |     0 |        72 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |        72 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |        48 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |        24 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |       156 |  0.00 |
| BITSLICE_TX      |    0 |     0 |        24 |  0.00 |
| RIU_OR           |    0 |     0 |        12 |  0.00 |
+------------------+------+-------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+-----------+-------+
|       Site Type      | Used | Fixed | Available | Util% |
+----------------------+------+-------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    1 |     0 |       196 |  0.51 |
|   BUFGCE             |    1 |     0 |        88 |  1.14 |
|   BUFGCE_DIV         |    0 |     0 |        12 |  0.00 |
|   BUFG_PS            |    0 |     0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |        24 |  0.00 |
| PLL                  |    0 |     0 |         6 |  0.00 |
| MMCM                 |    0 |     0 |         3 |  0.00 |
+----------------------+------+-------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------+------+-------+-----------+-------+
| Site Type | Used | Fixed | Available | Util% |
+-----------+------+-------+-----------+-------+
| PS8       |    0 |     0 |         1 |  0.00 |
| SYSMONE4  |    0 |     0 |         1 |  0.00 |
+-----------+------+-------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+-----------+-------+
|  Site Type  | Used | Fixed | Available | Util% |
+-------------+------+-------+-----------+-------+
| BSCANE2     |    0 |     0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |         1 |  0.00 |
+-------------+------+-------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| FDRE     | 9065 |            Register |
| LUT6     | 2433 |                 CLB |
| MUXF7    | 1024 |                 CLB |
| MUXF8    |  512 |                 CLB |
| LUT2     |  331 |                 CLB |
| LUT4     |  262 |                 CLB |
| LUT3     |  142 |                 CLB |
| LUT5     |  130 |                 CLB |
| RAMS32   |  128 |                 CLB |
| OBUF     |   42 |                 I/O |
| CARRY8   |   32 |                 CLB |
| FDSE     |    8 |            Register |
| INBUF    |    4 |                 I/O |
| IBUFCTRL |    4 |              Others |
| LUT1     |    3 |                 CLB |
| LDCE     |    3 |            Register |
| FDCE     |    3 |            Register |
| BUFGCE   |    1 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------------------------------+------+
|                Ref Name               | Used |
+---------------------------------------+------+
| mmwave_streamer_stream_controller_0_0 |    1 |
| mmwave_streamer_points_RAM_0_0        |    1 |
| mmwave_streamer_mmWaveStreamer_0_0    |    1 |
| mmwave_streamer_data_parser_0_0       |    1 |
| mmwave_streamer_UART_RX_0_0           |    1 |
| mmwave_streamer_NOT_gate_0_0          |    1 |
+---------------------------------------+------+


