<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.7 Trace  (nt)</twExecVer><twCopyright>Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 2 -n
3 -fastpaths -xml all_digital_modulator_fil.twx all_digital_modulator_fil.ncd
-o all_digital_modulator_fil.twr all_digital_modulator_fil.pcf

</twCmdLine><twDesign>all_digital_modulator_fil.ncd</twDesign><twDesignPath>all_digital_modulator_fil.ncd</twDesignPath><twPCF>all_digital_modulator_fil.pcf</twPCF><twPcfPath>all_digital_modulator_fil.pcf</twPcfPath><twDevInfo arch="spartan6" pkg="csg324"><twDevName>xc6slx45</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-2</twSpeedGrade><twSpeedVer>PRODUCTION 1.23 2013-10-13</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twWarn anchorID="2">WARNING:Timing:3223 - Timing constraint PATH &quot;TS_TXCLK_RXCLK_path&quot; TIG; ignored during timing analysis.</twWarn><twInfo anchorID="3">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="4">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="5">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="6">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="7" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;</twConstName><twItemCnt>231430</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2431</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.669</twMinPer></twConstHead><twPathRptBanner iPaths="18889" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13 (SLICE_X53Y26.C4), 18889 paths
</twPathRptBanner><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.331</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twTotPathDel>7.616</twTotPathDel><twClkSkew dest = "0.288" src = "0.306">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;11&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N32</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172&lt;13&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twBEL></twPathDel><twLogDel>3.301</twLogDel><twRouteDel>4.315</twRouteDel><twTotDel>7.616</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.3</twPctLog><twPctRoute>56.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.391</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twTotPathDel>7.556</twTotPathDel><twClkSkew dest = "0.288" src = "0.306">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;11&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172&lt;13&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twBEL></twPathDel><twLogDel>3.175</twLogDel><twRouteDel>4.381</twRouteDel><twTotDel>7.556</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>42.0</twPctLog><twPctRoute>58.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.547</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twTotPathDel>7.406</twTotPathDel><twClkSkew dest = "0.288" src = "0.300">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X54Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;3&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N32</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y27.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.310</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172&lt;13&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_13</twBEL></twPathDel><twLogDel>3.434</twLogDel><twRouteDel>3.972</twRouteDel><twTotDel>7.406</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>46.4</twPctLog><twPctRoute>53.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="131" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg (SLICE_X57Y37.SR), 131 paths
</twPathRptBanner><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.356</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twDest><twTotPathDel>7.566</twTotPathDel><twClkSkew dest = "0.585" src = "0.628">0.043</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X59Y29.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X59Y29.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd24</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111113</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y29.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.748</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y37.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twBEL></twPathDel><twLogDel>2.653</twLogDel><twRouteDel>4.913</twRouteDel><twTotDel>7.566</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>35.1</twPctLog><twPctRoute>64.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.424</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twDest><twTotPathDel>7.510</twTotPathDel><twClkSkew dest = "0.585" src = "0.616">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X57Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X57Y24.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd46</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y26.D3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.867</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd25</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11114</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11118</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y37.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twBEL></twPathDel><twLogDel>2.648</twLogDel><twRouteDel>4.862</twRouteDel><twTotDel>7.510</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.442</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twDest><twTotPathDel>7.492</twTotPathDel><twClkSkew dest = "0.585" src = "0.616">0.031</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X57Y24.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X57Y24.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd46</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y26.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.849</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd27</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd15</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11114</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y29.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.515</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11118</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd12</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11115</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.335</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv1115</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.360</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv111</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_FSM_FFd75</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y36.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.592</twDelInfo><twComp>N254</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y36.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y36.A5</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.282</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv112</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y36.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv113</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y37.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.333</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2834_inv11</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y37.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable1</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y37.SR</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.578</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/Reset_OR_DriverANDClockEnable</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y37.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.410</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/replypingreg</twBEL></twPathDel><twLogDel>2.648</twLogDel><twRouteDel>4.844</twRouteDel><twTotDel>7.492</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>35.3</twPctLog><twPctRoute>64.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="21583" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15 (SLICE_X53Y26.D5), 21583 paths
</twPathRptBanner><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.407</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twTotPathDel>7.540</twTotPathDel><twClkSkew dest = "0.288" src = "0.306">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.DMUX</twSite><twDelType>Topdd</twDelType><twDelInfo twEdge="twRising">0.446</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;11&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.581</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N32</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y27.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twBEL></twPathDel><twLogDel>3.311</twLogDel><twRouteDel>4.229</twRouteDel><twTotDel>7.540</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>43.9</twPctLog><twPctRoute>56.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.467</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twTotPathDel>7.480</twTotPathDel><twClkSkew dest = "0.288" src = "0.306">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twLogLvls>10</twLogLvls><twSrcSite>SLICE_X54Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y26.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y25.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.402</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y25.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;11&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y26.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.148</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y27.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twBEL></twPathDel><twLogDel>3.185</twLogDel><twRouteDel>4.295</twRouteDel><twTotDel>7.480</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>42.6</twPctLog><twPctRoute>57.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.623</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twTotPathDel>7.330</twTotPathDel><twClkSkew dest = "0.288" src = "0.300">0.012</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twDest><twLogLvls>11</twLogLvls><twSrcSite>SLICE_X54Y23.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X54Y23.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y23.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.807</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y23.COUT</twSite><twDelType>Topcyd</twDelType><twDelInfo twEdge="twRising">0.290</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_lut&lt;3&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y24.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.082</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y24.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.289</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen2reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Msub_GND_17_o_GND_17_o_sub_131_OUT&lt;15:0&gt;_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y25.B2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.751</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_sub_131_OUT&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y25.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>N32</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.504</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o&lt;15&gt;3</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>23</twFanCnt><twDelInfo twEdge="twRising">0.286</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/GND_17_o_GND_17_o_equal_132_o</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y26.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplen1reg&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv5</twBEL></twPathDel><twPathDel><twSite>SLICE_X55Y24.C6</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.554</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_AS_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X55Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount[15]_GND_17_o_equal_141_o&lt;15&gt;1</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y24.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.451</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y24.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_lut&lt;0&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y25.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y25.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y26.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y26.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y27.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y27.DMUX</twSite><twDelType>Tcind</twDelType><twDelInfo twEdge="twRising">0.320</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/Mmux__n2171_rs_xor&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X53Y26.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.442</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/_n2171&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X53Y26.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/current_state_u_mwrxmac/_n2172&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/udplencount_15</twBEL></twPathDel><twLogDel>3.444</twLogDel><twRouteDel>3.886</twRouteDel><twTotDel>7.330</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>47.0</twPctLog><twPctRoute>53.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X3Y24.ADDRA12), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr_9</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.269</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr_9</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X55Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X55Y49.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y24.ADDRA12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.137</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/wrAddr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y24.CLKA</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.132</twLogDel><twRouteDel>0.137</twRouteDel><twTotDel>0.269</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>49.1</twPctLog><twPctRoute>50.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X3Y24.DIA0), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_0</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.304</twTotPathDel><twClkSkew dest = "0.076" src = "0.072">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_0</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y48.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y48.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_0</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y24.DIA0</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.159</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y24.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.159</twRouteDel><twTotDel>0.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>47.7</twPctLog><twPctRoute>52.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory (RAMB16_X3Y24.DIA4), 1 path
</twPathRptBanner><twPathRpt anchorID="30"><twConstPath anchorID="31" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.371</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.404</twTotPathDel><twClkSkew dest = "0.220" src = "0.187">-0.033</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X53Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X53Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData_4</twBEL></twPathDel><twPathDel><twSite>RAMB16_X3Y24.DIA4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/RxData&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X3Y24.CLKA</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.259</twRouteDel><twTotDel>0.404</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">ETH_RXCLK_BUFGP</twDestClk><twPctLog>35.9</twPctLog><twPctRoute>64.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="32"><twPinLimitBanner>Component Switching Limit Checks: TS_ETH_RXCLK = PERIOD TIMEGRP &quot;ETH_RXCLK&quot; 8 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKA" locationPin="RAMB16_X3Y24.CLKA" clockNet="ETH_RXCLK_BUFGP"/><twPinLimit anchorID="34" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILUDPCRC/u_MWDPRAM/Mram_memory/CLKB" locationPin="RAMB16_X3Y24.CLKB" clockNet="ETH_RXCLK_BUFGP"/><twPinLimit anchorID="35" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/dpram/Mram_memory1/CLKA" locationPin="RAMB16_X3Y30.CLKA" clockNet="ETH_RXCLK_BUFGP"/></twPinLimitRpt></twConst><twConst anchorID="36" twConstType="PERIOD" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.340</twMinPer></twConstHead><twPinLimitRpt anchorID="37"><twPinLimitBanner>Component Switching Limit Checks: TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="38" type="MINLOWPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="u_ClockManager/u_dcm/CLKIN" logResource="u_ClockManager/u_dcm/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_ClockManager/u_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="39" type="MINHIGHPULSE" name="Tdcmpw_CLKIN_100_150" slack="4.660" period="10.000" constraintValue="5.000" deviceLimit="2.670" physResource="u_ClockManager/u_dcm/CLKIN" logResource="u_ClockManager/u_dcm/CLKIN" locationPin="DCM_X0Y2.CLKIN" clockNet="u_ClockManager/u_dcm_ML_NEW_DIVCLK"/><twPinLimit anchorID="40" type="MINPERIOD" name="Tdcmper_CLKFX" slack="5.000" period="8.000" constraintValue="8.000" deviceLimit="3.000" freqLimit="333.333" physResource="u_ClockManager/u_dcm/CLKFX" logResource="u_ClockManager/u_dcm/CLKFX" locationPin="DCM_X0Y2.CLKFX" clockNet="u_ClockManager/dcmclk125"/></twPinLimitRpt></twConst><twConst anchorID="41" twConstType="PATHBLOCK" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RXCLK_DUTCLK_path&quot; TIG;</twConstName><twItemCnt>15</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X41Y42.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="42"><twUnconstPath anchorID="43" twDataPathType="twDataPathMaxDelay" ><twTotDel>5.020</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twDel>1.394</twDel><twSUTime>0.373</twSUTime><twTotPathDel>1.767</twTotPathDel><twClkSkew dest = "1.015" src = "3.933">2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y45.AMUX</twSite><twDelType>Tshcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y42.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.876</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/fpga_rst_reg&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twBEL></twPathDel><twLogDel>0.891</twLogDel><twRouteDel>0.876</twRouteDel><twTotDel>1.767</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s (SLICE_X41Y42.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="44"><twUnconstPath anchorID="45" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.997</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twDel>1.371</twDel><twSUTime>0.373</twSUTime><twTotPathDel>1.744</twTotPathDel><twClkSkew dest = "1.015" src = "3.933">2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X45Y45.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X45Y45.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg_15</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y42.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.941</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dut_rst_reg&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y42.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/reset_fpga_rst_reg[15]_OR_56_o&lt;15&gt;1</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst_s</twBEL></twPathDel><twLogDel>0.803</twLogDel><twRouteDel>0.941</twRouteDel><twTotDel>1.744</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>46.0</twPctLog><twPctRoute>54.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4 (SLICE_X56Y73.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="46"><twUnconstPath anchorID="47" twDataPathType="twDataPathMaxDelay" ><twTotDel>4.764</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4</twDest><twDel>1.426</twDel><twSUTime>0.085</twSUTime><twTotPathDel>1.511</twTotPathDel><twClkSkew dest = "1.038" src = "3.956">2.918</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X57Y68.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X57Y68.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y73.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.996</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X56Y73.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_4</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>0.996</twRouteDel><twTotDel>1.511</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RXCLK_DUTCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0 (SLICE_X59Y66.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="48"><twUnconstPath anchorID="49" twDataPathType="twDataPathMinDelay" ><twTotDel>0.707</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0</twDest><twDel>0.341</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.400</twTotPathDel><twClkSkew dest = "0.673" src = "1.315">0.642</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X58Y66.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y66.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.141</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.141</twRouteDel><twTotDel>0.400</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>64.8</twPctLog><twPctRoute>35.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2 (SLICE_X59Y66.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="50"><twUnconstPath anchorID="51" twDataPathType="twDataPathMinDelay" ><twTotDel>0.710</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2</twDest><twDel>0.344</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.403</twTotPathDel><twClkSkew dest = "0.673" src = "1.315">0.642</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X58Y66.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X58Y66.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y66.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.144</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X59Y66.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_2</twBEL></twPathDel><twLogDel>0.259</twLogDel><twRouteDel>0.144</twRouteDel><twTotDel>0.403</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>64.3</twPctLog><twPctRoute>35.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11 (SLICE_X56Y74.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="52"><twUnconstPath anchorID="53" twDataPathType="twDataPathMinDelay" ><twTotDel>0.806</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_11</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11</twDest><twDel>0.464</twDel><twSUTime>-0.041</twSUTime><twTotPathDel>0.505</twTotPathDel><twClkSkew dest = "0.668" src = "1.304">0.636</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_11</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X56Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X56Y74.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.230</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X56Y74.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.041</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/wr_addr_gray_sync1_11</twBEL></twPathDel><twLogDel>0.275</twLogDel><twRouteDel>0.230</twRouteDel><twTotDel>0.505</twTotDel><twDestClk twEdge ="twRising">dutClk</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="54" twConstType="PATHBLOCK" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_DUTCLK_RXCLK_path&quot; TIG;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12 (SLICE_X57Y71.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="55"><twUnconstPath anchorID="56" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.742</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12</twDest><twDel>0.966</twDel><twSUTime>0.070</twSUTime><twTotPathDel>1.036</twTotPathDel><twClkSkew dest = "1.305" src = "0.676">-0.629</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X56Y79.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X56Y79.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin&lt;12&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin_12</twBEL></twPathDel><twPathDel><twSite>SLICE_X57Y71.AX</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.718</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_bin&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X57Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;12&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_12</twBEL></twPathDel><twLogDel>0.318</twLogDel><twRouteDel>0.718</twRouteDel><twTotDel>1.036</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>30.7</twPctLog><twPctRoute>69.3</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2 (SLICE_X44Y42.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="57"><twUnconstPath anchorID="58" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.524</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twDest><twDel>0.776</twDel><twSUTime>0.057</twSUTime><twTotPathDel>0.833</twTotPathDel><twClkSkew dest = "1.283" src = "0.639">-0.644</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X41Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y42.CI</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.566</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twComp></twPathDel><twPathDel><twSite>SLICE_X44Y42.CLK</twSite><twDelType>Tds</twDelType><twDelInfo twEdge="twRising">0.057</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/rxrst_int</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/Mshreg_rst_clkin_sync2</twBEL></twPathDel><twLogDel>0.267</twLogDel><twRouteDel>0.566</twRouteDel><twTotDel>0.833</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>32.1</twPctLog><twPctRoute>67.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11 (SLICE_X59Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="59"><twUnconstPath anchorID="60" twDataPathType="twDataPathMaxDelay" ><twTotDel>0.384</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11</twDest><twDel>0.619</twDel><twSUTime>0.070</twSUTime><twTotPathDel>0.689</twTotPathDel><twClkSkew dest = "1.305" src = "0.665">-0.640</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y73.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X59Y73.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.210</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X59Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.409</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X59Y71.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.070</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_11</twBEL></twPathDel><twLogDel>0.280</twLogDel><twRouteDel>0.409</twRouteDel><twTotDel>0.689</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>40.6</twPctLog><twPctRoute>59.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_DUTCLK_RXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6 (SLICE_X58Y71.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="61"><twUnconstPath anchorID="62" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.487</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6</twDest><twDel>0.855</twDel><twSUTime>0.093</twSUTime><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "3.949" src = "1.035">-2.914</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X59Y72.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_6</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7 (SLICE_X58Y71.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="63"><twUnconstPath anchorID="64" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.487</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twDest><twDel>0.855</twDel><twSUTime>0.093</twSUTime><twTotPathDel>0.762</twTotPathDel><twClkSkew dest = "3.949" src = "1.035">-2.914</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X59Y72.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.450</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_7</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.450</twRouteDel><twTotDel>0.762</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>40.9</twPctLog><twPctRoute>59.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5 (SLICE_X58Y71.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="65"><twUnconstPath anchorID="66" twDataPathType="twDataPathMinDelay" ><twTotDel>-2.473</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twDest><twDel>0.869</twDel><twSUTime>0.093</twSUTime><twTotPathDel>0.776</twTotPathDel><twClkSkew dest = "3.949" src = "1.035">-2.914</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.335</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X59Y72.CLK</twSrcSite><twSrcClk twEdge ="twRising">dutClk</twSrcClk><twPathDel><twSite>SLICE_X59Y72.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.405</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y71.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.464</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X58Y71.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_rxFIFO/rd_addr_gray_sync1_5</twBEL></twPathDel><twLogDel>0.312</twLogDel><twRouteDel>0.464</twRouteDel><twTotDel>0.776</twTotDel><twDestClk twEdge ="twRising">ETH_RXCLK_BUFGP</twDestClk><twPctLog>40.2</twPctLog><twPctRoute>59.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="67" twConstType="PATHBLOCK" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_DUTCLK_TXCLK_path&quot; TIG;</twConstName><twItemCnt>13</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>13</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3 (SLICE_X3Y43.DX), 1 path
</twPathRptBanner><twPathRpt anchorID="68"><twUnconstPath anchorID="69" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.684</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3</twDest><twDel>1.661</twDel><twSUTime>0.114</twSUTime><twTotPathDel>1.775</twTotPathDel><twClkSkew dest = "2.380" src = "2.854">0.474</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X2Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;5&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.DX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.136</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_3</twBEL></twPathDel><twLogDel>0.639</twLogDel><twRouteDel>1.136</twRouteDel><twTotDel>1.775</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">txclk</twDestClk><twPctLog>36.0</twPctLog><twPctRoute>64.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10 (SLICE_X2Y43.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="70"><twUnconstPath anchorID="71" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.659</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twDest><twDel>1.668</twDel><twSUTime>0.085</twSUTime><twTotPathDel>1.753</twTotPathDel><twClkSkew dest = "2.380" src = "2.851">0.471</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X7Y46.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;10&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.238</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;10&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_10</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>1.238</twRouteDel><twTotDel>1.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">txclk</twDestClk><twPctLog>29.4</twPctLog><twPctRoute>70.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9 (SLICE_X2Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twUnconstPath anchorID="73" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.596</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9</twDest><twDel>1.605</twDel><twSUTime>0.085</twSUTime><twTotPathDel>1.690</twTotPathDel><twClkSkew dest = "2.380" src = "2.851">0.471</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X7Y46.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X7Y46.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;10&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_9</twBEL></twPathDel><twPathDel><twSite>SLICE_X2Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.175</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X2Y43.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.085</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_9</twBEL></twPathDel><twLogDel>0.515</twLogDel><twRouteDel>1.175</twRouteDel><twTotDel>1.690</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="24.000">txclk</twDestClk><twPctLog>30.5</twPctLog><twPctRoute>69.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_DUTCLK_TXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0 (SLICE_X3Y43.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twUnconstPath anchorID="75" twDataPathType="twDataPathMinDelay" ><twTotDel>-0.041</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0</twDest><twDel>0.389</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.448</twTotPathDel><twClkSkew dest = "1.073" src = "1.019">-0.054</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X3Y44.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;2&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.191</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_0</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.191</twRouteDel><twTotDel>0.448</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">txclk</twDestClk><twPctLog>57.4</twPctLog><twPctRoute>42.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2 (SLICE_X38Y40.CI), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twUnconstPath anchorID="77" twDataPathType="twDataPathMinDelay" ><twTotDel>0.058</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twDest><twDel>0.497</twDel><twSUTime>-0.050</twSUTime><twTotPathDel>0.547</twTotPathDel><twClkSkew dest = "1.044" src = "0.990">-0.054</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y41.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X41Y41.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y40.CI</twSite><twDelType>net</twDelType><twFanCnt>104</twFanCnt><twDelInfo twEdge="twRising">0.299</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/dutrst</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X38Y40.CLK</twSite><twDelType>Tdh</twDelType><twDelInfo twEdge="twRising">0.050</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILCmdProc/txrst_int</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/Mshreg_rst_clkout_sync2</twBEL></twPathDel><twLogDel>0.248</twLogDel><twRouteDel>0.299</twRouteDel><twTotDel>0.547</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">txclk</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1 (SLICE_X3Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="78"><twUnconstPath anchorID="79" twDataPathType="twDataPathMinDelay" ><twTotDel>0.089</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1</twDest><twDel>0.519</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.578</twTotPathDel><twClkSkew dest = "1.073" src = "1.019">-0.054</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X3Y44.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X3Y44.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;2&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.321</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X3Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/wr_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.321</twRouteDel><twTotDel>0.578</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="16.000">txclk</twDestClk><twPctLog>44.5</twPctLog><twPctRoute>55.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="80" twConstType="PATHBLOCK" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TXCLK_DUTCLK_path&quot; TIG;</twConstName><twItemCnt>12</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>12</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4 (SLICE_X0Y46.A2), 1 path
</twPathRptBanner><twPathRpt anchorID="81"><twUnconstPath anchorID="82" twDataPathType="twDataPathMaxDelay" ><twTotDel>3.068</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4</twDest><twDel>1.844</twDel><twSUTime>0.328</twSUTime><twTotPathDel>2.172</twTotPathDel><twClkSkew dest = "2.384" src = "2.845">0.461</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X3Y37.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.414</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;4&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_4</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>1.414</twRouteDel><twTotDel>2.172</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5 (SLICE_X0Y46.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twUnconstPath anchorID="84" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.729</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_5</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5</twDest><twDel>1.510</twDel><twSUTime>0.328</twSUTime><twTotPathDel>1.838</twTotPathDel><twClkSkew dest = "2.384" src = "2.840">0.456</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_5</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X3Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X3Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;8&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.080</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;5&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;5&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_5</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>1.080</twRouteDel><twTotDel>1.838</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>41.2</twPctLog><twPctRoute>58.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6 (SLICE_X0Y46.C3), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twUnconstPath anchorID="86" twDataPathType="twDataPathMaxDelay" ><twTotDel>2.673</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6</twDest><twDel>1.454</twDel><twSUTime>0.328</twSUTime><twTotPathDel>1.782</twTotPathDel><twClkSkew dest = "2.384" src = "2.840">0.456</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="16.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X1Y39.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;2&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.024</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;6&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.328</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;6&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_6</twBEL></twPathDel><twLogDel>0.758</twLogDel><twRouteDel>1.024</twRouteDel><twTotDel>1.782</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>42.5</twPctLog><twPctRoute>57.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_TXCLK_DUTCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2 (SLICE_X1Y43.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twUnconstPath anchorID="88" twDataPathType="twDataPathMinDelay" ><twTotDel>0.107</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2</twDest><twDel>0.547</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.606</twTotPathDel><twClkSkew dest = "1.073" src = "1.009">-0.064</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X1Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X1Y39.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;2&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.349</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_2</twBEL></twPathDel><twLogDel>0.257</twLogDel><twRouteDel>0.349</twRouteDel><twTotDel>0.606</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>42.4</twPctLog><twPctRoute>57.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7 (SLICE_X0Y46.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="89"><twUnconstPath anchorID="90" twDataPathType="twDataPathMinDelay" ><twTotDel>0.250</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7</twDest><twDel>0.576</twDel><twSUTime>-0.177</twSUTime><twTotPathDel>0.753</twTotPathDel><twClkSkew dest = "1.077" src = "1.009">-0.068</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X1Y40.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.198</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;10&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y46.D3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y46.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;7&gt;_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_7</twBEL></twPathDel><twLogDel>0.375</twLogDel><twRouteDel>0.378</twRouteDel><twTotDel>0.753</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>49.8</twPctLog><twPctRoute>50.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1 (SLICE_X1Y43.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="91"><twUnconstPath anchorID="92" twDataPathType="twDataPathMinDelay" ><twTotDel>0.136</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twDest><twDel>0.576</twDel><twSUTime>-0.059</twSUTime><twTotPathDel>0.635</twTotPathDel><twClkSkew dest = "1.073" src = "1.009">-0.064</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.220" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.435</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="24.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X2Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X1Y43.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.342</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X1Y43.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">0.059</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_FILDataProc/u_txFIFO/rd_addr_gray_sync1_1</twBEL></twPathDel><twLogDel>0.293</twLogDel><twRouteDel>0.342</twRouteDel><twTotDel>0.635</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>46.1</twPctLog><twPctRoute>53.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="93" twConstType="PATHBLOCK" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_TXCLK_RXCLK_path&quot; TIG;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead></twConst><twConst anchorID="94" twConstType="PATHBLOCK" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_RXCLK_TXCLK_path&quot; TIG;</twConstName><twItemCnt>1015</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>310</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg (SLICE_X19Y26.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="95"><twUnconstPath anchorID="96" twDataPathType="twDataPathMaxDelay" ><twTotDel>12.728</twTotDel><twSrc BELType="FF">crs</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg</twDest><twDel>8.719</twDel><twSUTime>0.114</twSUTime><twTotPathDel>8.833</twTotPathDel><twClkSkew dest = "1.040" src = "4.570">3.530</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>crs</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg</twDest><twLogLvls>0</twLogLvls><twSrcSite>ILOGIC_X27Y84.CLK0</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X27Y84.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>crs</twComp><twBEL>crs</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y26.AX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">6.941</twDelInfo><twComp>crs</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y26.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_crs_reg</twBEL></twPathDel><twLogDel>1.892</twLogDel><twRouteDel>6.941</twRouteDel><twTotDel>8.833</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>21.4</twPctLog><twPctRoute>78.6</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg (SLICE_X30Y35.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="97"><twUnconstPath anchorID="98" twDataPathType="twDataPathMaxDelay" ><twTotDel>11.613</twTotDel><twSrc BELType="FF">col</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg</twDest><twDel>7.378</twDel><twSUTime>0.319</twSUTime><twTotPathDel>7.697</twTotPathDel><twClkSkew dest = "1.019" src = "4.570">3.551</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>col</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg</twDest><twLogLvls>1</twLogLvls><twSrcSite>ILOGIC_X27Y85.CLK0</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>ILOGIC_X27Y85.Q4</twSite><twDelType>Tickq</twDelType><twDelInfo twEdge="twRising">1.778</twDelInfo><twComp>col</twComp><twBEL>col</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y35.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">5.600</twDelInfo><twComp>col</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y35.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.319</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg</twComp><twBEL>col_rt</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/gmii_col_reg</twBEL></twPathDel><twLogDel>2.097</twLogDel><twRouteDel>5.600</twRouteDel><twTotDel>7.697</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="68" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15 (SLICE_X14Y21.CIN), 68 paths
</twPathRptBanner><twPathRpt anchorID="99"><twUnconstPath anchorID="100" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.202</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>6.633</twDel><twSUTime>0.313</twSUTime><twTotPathDel>6.946</twTotPathDel><twClkSkew dest = "1.038" src = "3.929">2.891</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.768</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.726</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_lut&lt;0&gt;4</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.990</twLogDel><twRouteDel>4.956</twRouteDel><twTotDel>6.946</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>28.6</twPctLog><twPctRoute>71.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="101"><twUnconstPath anchorID="102" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.061</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_4</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>6.492</twDel><twSUTime>0.313</twSUTime><twTotPathDel>6.805</twTotPathDel><twClkSkew dest = "1.038" src = "3.929">2.891</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_4</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y26.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X34Y20.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.921</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X34Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B111</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.664</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;4&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.BX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.547</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs4</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.COUT</twSite><twDelType>Tbxcy</twDelType><twDelInfo twEdge="twRising">0.156</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.667</twLogDel><twRouteDel>5.138</twRouteDel><twTotDel>6.805</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRpt anchorID="103"><twUnconstPath anchorID="104" twDataPathType="twDataPathMaxDelay" ><twTotDel>10.031</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twDel>6.462</twDel><twSUTime>0.313</twSUTime><twTotPathDel>6.775</twTotPathDel><twClkSkew dest = "1.038" src = "3.929">2.891</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X44Y26.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X44Y26.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg&lt;6&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X31Y19.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">2.768</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr2reg&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X31Y19.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_B101</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y18.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_A_rs_B&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y18.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y19.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.781</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs3</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y19.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_6</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y20.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;7</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y20.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_10</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y21.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;11</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y21.CLK</twSite><twDelType>Tcinck</twDelType><twDelInfo twEdge="twRising">0.313</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux__n3319_rs_cy&lt;0&gt;_14</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/hdrchecksum_15</twBEL></twPathDel><twLogDel>1.764</twLogDel><twRouteDel>5.011</twRouteDel><twTotDel>6.775</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>26.0</twPctLog><twPctRoute>74.0</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_RXCLK_TXCLK_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67 (SLICE_X43Y29.D5), 1 path
</twPathRptBanner><twPathRpt anchorID="105"><twUnconstPath anchorID="106" twDataPathType="twDataPathMinDelay" ><twTotDel>1.134</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67</twDest><twDel>0.653</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.868</twTotPathDel><twClkSkew dest = "0.651" src = "1.282">0.631</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X50Y25.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y29.D5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.453</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X43Y29.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;67&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;67&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_67</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.453</twRouteDel><twTotDel>0.868</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>47.8</twPctLog><twPctRoute>52.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26 (SLICE_X41Y21.A4), 1 path
</twPathRptBanner><twPathRpt anchorID="107"><twUnconstPath anchorID="108" twDataPathType="twDataPathMinDelay" ><twTotDel>1.150</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26</twDest><twDel>0.662</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.877</twTotPathDel><twClkSkew dest = "0.645" src = "1.283">0.638</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X42Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X42Y25.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg_2</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y21.A4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.462</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostipaddr1reg&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X41Y21.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;29&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;26&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_26</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.462</twRouteDel><twTotDel>0.877</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>47.3</twPctLog><twPctRoute>52.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64 (SLICE_X45Y31.A5), 1 path
</twPathRptBanner><twPathRpt anchorID="109"><twUnconstPath anchorID="110" twDataPathType="twDataPathMinDelay" ><twTotDel>1.157</twTotDel><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64</twDest><twDel>0.676</twDel><twSUTime>-0.215</twSUTime><twTotPathDel>0.891</twTotPathDel><twClkSkew dest = "0.651" src = "1.282">0.631</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.150" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.365</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X50Y25.CLK</twSrcSite><twSrcClk twEdge ="twRising">ETH_RXCLK_BUFGP</twSrcClk><twPathDel><twSite>SLICE_X50Y25.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.200</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X45Y31.A5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwrxmac/hostmacaddr2reg&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X45Y31.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twRising">0.215</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader&lt;66&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader[399]_current_state[5]_mux_175_OUT&lt;64&gt;</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/EthHeader_64</twBEL></twPathDel><twLogDel>0.415</twLogDel><twRouteDel>0.476</twRouteDel><twTotDel>0.891</twTotDel><twDestClk twEdge ="twRising">txclk</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="111" twConstType="PERIOD" ><twConstHead uID="9"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;         TS_sysclk / 1.25 HIGH 50%;</twConstName><twItemCnt>124952</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>4936</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>7.766</twMinPer></twConstHead><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24 (SLICE_X7Y18.C3), 90 paths
</twPathRptBanner><twPathRpt anchorID="112"><twConstPath anchorID="113" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.234</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twDest><twTotPathDel>7.533</twTotPathDel><twClkSkew dest = "0.295" src = "0.313">0.018</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X18Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1025</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>4.937</twRouteDel><twTotDel>7.533</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>34.5</twPctLog><twPctRoute>65.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="114"><twConstPath anchorID="115" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.308</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twDest><twTotPathDel>7.461</twTotPathDel><twClkSkew dest = "0.295" src = "0.311">0.016</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X18Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1025</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>4.865</twRouteDel><twTotDel>7.461</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>34.8</twPctLog><twPctRoute>65.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="116"><twConstPath anchorID="117" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.369</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twDest><twTotPathDel>7.408</twTotPathDel><twClkSkew dest = "0.295" src = "0.303">0.008</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X13Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y18.C3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;24&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1025</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_24</twBEL></twPathDel><twLogDel>2.501</twLogDel><twRouteDel>4.907</twRouteDel><twTotDel>7.408</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>33.8</twPctLog><twPctRoute>66.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="90" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18 (SLICE_X7Y19.C6), 90 paths
</twPathRptBanner><twPathRpt anchorID="118"><twConstPath anchorID="119" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.265</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twTotPathDel>7.501</twTotPathDel><twClkSkew dest = "0.294" src = "0.313">0.019</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X18Y28.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;3&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.116</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;18&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT603</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>4.905</twRouteDel><twTotDel>7.501</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>34.6</twPctLog><twPctRoute>65.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="120"><twConstPath anchorID="121" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.339</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twTotPathDel>7.429</twTotPathDel><twClkSkew dest = "0.294" src = "0.311">0.017</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X18Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X18Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.525</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;9&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count_8</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.C4</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.044</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count&lt;8&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twBEL></twPathDel><twPathDel><twSite>SLICE_X16Y26.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp></twPathDel><twPathDel><twSite>SLICE_X16Y26.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3401_inv62</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o&lt;15&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.C5</twSite><twDelType>net</twDelType><twFanCnt>17</twFanCnt><twDelInfo twEdge="twRising">0.924</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/byte_count[15]_GND_18_o_equal_97_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;18&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT603</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twBEL></twPathDel><twLogDel>2.596</twLogDel><twRouteDel>4.833</twRouteDel><twTotDel>7.429</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>34.9</twPctLog><twPctRoute>65.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.400</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twTotPathDel>7.376</twTotPathDel><twClkSkew dest = "0.294" src = "0.303">0.009</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twDest><twLogLvls>7</twLogLvls><twSrcSite>SLICE_X13Y22.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X13Y22.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;15&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.C1</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o21</twBEL></twPathDel><twPathDel><twSite>SLICE_X12Y24.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.532</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o2</twComp></twPathDel><twPathDel><twSite>SLICE_X12Y24.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.235</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg&lt;4&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o23</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y22.C1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">0.995</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/iptotallenreg[15]_GND_18_o_LessThan_98_o</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y22.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1082</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT4931</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y20.C5</twSite><twDelType>net</twDelType><twFanCnt>31</twFanCnt><twDelInfo twEdge="twRising">0.830</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT493</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y20.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.541</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10212</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.254</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y18.D1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.598</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y18.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10214</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215_F</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT10215</twBEL></twPathDel><twPathDel><twSite>SLICE_X7Y19.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.357</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1021</twComp></twPathDel><twPathDel><twSite>SLICE_X7Y19.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.373</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;18&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT603</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_18</twBEL></twPathDel><twLogDel>2.501</twLogDel><twRouteDel>4.875</twRouteDel><twTotDel>7.376</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>33.9</twPctLog><twPctRoute>66.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="23" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11 (SLICE_X4Y21.C3), 23 paths
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_25</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twDest><twTotPathDel>7.459</twTotPathDel><twClkSkew dest = "0.288" src = "0.311">0.023</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_25</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X8Y18.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X8Y18.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;26&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_25</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.C3</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT365</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n38751</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3875</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1817</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor__n4074_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n4074</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1321</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor_fcs[3]_EthHeader[399]_XOR_27654_o_xo&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs[3]_EthHeader[399]_XOR_27654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1144</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT185</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823_G</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twBEL></twPathDel><twLogDel>2.012</twLogDel><twRouteDel>5.447</twRouteDel><twTotDel>7.459</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>27.0</twPctLog><twPctRoute>73.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.562</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twDest><twTotPathDel>7.203</twTotPathDel><twClkSkew dest = "0.288" src = "0.308">0.020</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X7Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X7Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.430</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_31</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y19.C4</twSite><twDelType>net</twDelType><twFanCnt>20</twFanCnt><twDelInfo twEdge="twRising">0.759</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;31&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y19.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT365</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n38751</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.A4</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.503</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n3875</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1817</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor__n4074_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n4074</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1321</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor_fcs[3]_EthHeader[399]_XOR_27654_o_xo&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs[3]_EthHeader[399]_XOR_27654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1144</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT185</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823_G</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twBEL></twPathDel><twLogDel>1.966</twLogDel><twRouteDel>5.237</twRouteDel><twTotDel>7.203</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>27.3</twPctLog><twPctRoute>72.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.601</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_30</twSrc><twDest BELType="FF">u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twDest><twTotPathDel>7.160</twTotPathDel><twClkSkew dest = "0.288" src = "0.312">0.024</twClkSkew><twDelConst>8.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.360" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.215</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_30</twSrc><twDest BELType='FF'>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X8Y17.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X8Y17.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.476</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;30&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_30</twBEL></twPathDel><twPathDel><twSite>SLICE_X5Y20.A3</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">1.432</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;30&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X5Y20.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1817</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor__n4074_xo&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y18.A5</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.253</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/_n4074</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y18.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1321</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mxor_fcs[3]_EthHeader[399]_XOR_27654_o_xo&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y16.B5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.797</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs[3]_EthHeader[399]_XOR_27654_o</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y16.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1144</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT185</twBEL></twPathDel><twPathDel><twSite>SLICE_X4Y21.C3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.925</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT184</twComp></twPathDel><twPathDel><twSite>SLICE_X4Y21.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.433</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823_G</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/Mmux_current_state[5]_X_11_o_wide_mux_141_OUT1823</twBEL><twBEL>u_FILCore/u_FILCommLayer/u_MWMAC/u_mwtxmac/fcs_11</twBEL></twPathDel><twLogDel>1.753</twLogDel><twRouteDel>5.407</twRouteDel><twTotDel>7.160</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>24.5</twPctLog><twPctRoute>75.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;
        TS_sysclk / 1.25 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAMB16_X0Y16.ADDRB11), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.302</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_8</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.306</twTotPathDel><twClkSkew dest = "0.078" src = "0.074">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_8</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X2Y34.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_8</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.ADDRB11</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.138</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;8&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y16.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.138</twRouteDel><twTotDel>0.306</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>54.9</twPctLog><twPctRoute>45.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAMB16_X0Y16.ADDRB12), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_9</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.308</twTotPathDel><twClkSkew dest = "0.078" src = "0.074">-0.004</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_9</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y34.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X2Y34.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;11&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_9</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.ADDRB12</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.140</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y16.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.140</twRouteDel><twTotDel>0.308</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>54.5</twPctLog><twPctRoute>45.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory (RAMB16_X0Y16.ADDRB8), 1 path
</twPathRptBanner><twPathRpt anchorID="134"><twConstPath anchorID="135" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.347</twSlack><twSrc BELType="FF">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_5</twSrc><twDest BELType="RAM">u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twDest><twTotPathDel>0.350</twTotPathDel><twClkSkew dest = "0.078" src = "0.075">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_5</twSrc><twDest BELType='RAM'>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X2Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="8.000">txclk</twSrcClk><twPathDel><twSite>SLICE_X2Y33.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.234</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;7&gt;</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr_5</twBEL></twPathDel><twPathDel><twSite>RAMB16_X0Y16.ADDRB8</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.182</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/rdAddr&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB16_X0Y16.CLKB</twSite><twDelType>Trckc_ADDRB</twDelType><twDelInfo twEdge="twFalling">-0.066</twDelInfo><twComp>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twComp><twBEL>u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory</twBEL></twPathDel><twLogDel>0.168</twLogDel><twRouteDel>0.182</twRouteDel><twTotDel>0.350</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="8.000">txclk</twDestClk><twPctLog>48.0</twPctLog><twPctRoute>52.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="136"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;
        TS_sysclk / 1.25 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="137" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory/CLKBRDCLK" logResource="u_FILCore/u_FILCommLayer/u_MWMAC/u_mwpingram/dpram_1/Mram_memory/CLKBRDCLK" locationPin="RAMB8_X0Y13.CLKBRDCLK" clockNet="txclk"/><twPinLimit anchorID="138" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKA" locationPin="RAMB16_X0Y16.CLKA" clockNet="txclk"/><twPinLimit anchorID="139" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="4.430" period="8.000" constraintValue="8.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB" logResource="u_FILCore/u_FILCommLayer/u_FILPktProc/u_MWUDPPKTBuilder/u_DATA_BUF/u_MWDPRAM/Mram_memory/CLKB" locationPin="RAMB16_X0Y16.CLKB" clockNet="txclk"/></twPinLimitRpt></twConst><twConst anchorID="140" twConstType="PERIOD" ><twConstHead uID="10"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;</twConstName><twItemCnt>0</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="FALSE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>0</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>2.666</twMinPer></twConstHead><twPinLimitRpt anchorID="141"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP
        &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="142" type="MINPERIOD" name="Tbcper_I" slack="5.334" period="8.000" constraintValue="8.000" deviceLimit="2.666" freqLimit="375.094" physResource="u_ClockManager/u_BUFG_inst2/I0" logResource="u_ClockManager/u_BUFG_inst2/I0" locationPin="BUFGMUX_X3Y8.I0" clockNet="u_ClockManager/dcmclk125_180"/><twPinLimit anchorID="143" type="MINPERIOD" name="Tockper" slack="5.960" period="8.000" constraintValue="8.000" deviceLimit="2.040" freqLimit="490.196" physResource="ETH_GTXCLK_OBUF/CLK1" logResource="u_ClockManager/u_ODDR2/CK1" locationPin="OLOGIC_X27Y63.CLK1" clockNet="u_ClockManager/clk125_180"/></twPinLimitRpt></twConst><twConst anchorID="144" twConstType="PERIOD" ><twConstHead uID="11"><twConstName UCFConstName="" ScopeName="">TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2         HIGH 50%;</twConstName><twItemCnt>18508</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>3121</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>13.879</twMinPer></twConstHead><twPathRptBanner iPaths="930" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X1Y33.DIPBDIP1), 930 paths
</twPathRptBanner><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.121</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.675</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;26</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;27</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.031</twLogDel><twRouteDel>9.644</twRouteDel><twTotDel>13.675</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.373</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.423</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;26</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>3.805</twLogDel><twRouteDel>9.618</twRouteDel><twTotDel>13.423</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>28.3</twPctLog><twPctRoute>71.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.582</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.214</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;28</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPBDIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.611</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>9.174</twRouteDel><twTotDel>13.214</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="930" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X1Y33.DIPADIP1), 930 paths
</twPathRptBanner><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.142</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.654</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;26</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;27</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.590</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.031</twLogDel><twRouteDel>9.623</twRouteDel><twTotDel>13.654</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>29.5</twPctLog><twPctRoute>70.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.394</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.402</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;26</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.590</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>3.805</twLogDel><twRouteDel>9.597</twRouteDel><twTotDel>13.402</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>28.4</twPctLog><twPctRoute>71.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.603</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.193</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;28</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPADIP1</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.590</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPA</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>9.153</twRouteDel><twTotDel>13.193</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>30.6</twPctLog><twPctRoute>69.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="930" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1 (RAMB8_X1Y33.DIPBDIP0), 930 paths
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.326</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.470</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;26</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.768</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.474</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;27</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.031</twLogDel><twRouteDel>9.439</twRouteDel><twTotDel>13.470</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>29.9</twPctLog><twPctRoute>70.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="159"><twConstPath anchorID="160" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.578</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.218</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y80.A1</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.841</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y80.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y63.D5</twSite><twDelType>net</twDelType><twFanCnt>15</twFanCnt><twDelInfo twEdge="twRising">1.993</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;22&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y63.DMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;26</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out125</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Taxcy</twDelType><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>3.805</twLogDel><twRouteDel>9.413</twRouteDel><twTotDel>13.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="161"><twConstPath anchorID="162" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.787</twSlack><twSrc BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>13.009</twTotPathDel><twClkSkew dest = "0.729" src = "0.748">0.019</twClkSkew><twDelConst>20.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.300" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.185</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>6</twLogLvls><twSrcSite>RAMB8_X2Y31.CLKBRDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">dutClk</twSrcClk><twPathDel><twSite>RAMB8_X2Y31.DOADO0</twSite><twDelType>Trcko_DOA</twDelType><twDelInfo twEdge="twRising">2.100</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y64.B5</twSite><twDelType>net</twDelType><twFanCnt>55</twFanCnt><twDelInfo twEdge="twRising">1.425</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/rd_dout&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y64.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/reg_out&lt;8&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/Mmux_q_tmp12</twBEL></twPathDel><twPathDel><twSite>SLICE_X47Y79.A5</twSite><twDelType>net</twDelType><twFanCnt>264</twFanCnt><twDelInfo twEdge="twRising">2.532</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_din&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X47Y79.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.259</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand11</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.A1</twSite><twDelType>net</twDelType><twFanCnt>13</twFanCnt><twDelInfo twEdge="twRising">2.260</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/Baseband_signal_slv&lt;23&gt;_mand1</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.326</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y64.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.340</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out126</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y64.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.483</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_lut&lt;0&gt;28</twBEL><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_29</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y65.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;30</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y65.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;_33</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y66.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.003</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_cy&lt;0&gt;34</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y66.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.220</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_dut/u_all_digital_modulator/U10/Madd_Add1_out1_xor&lt;0&gt;_34</twBEL></twPathDel><twPathDel><twSite>RAMB8_X1Y33.DIPBDIP0</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">2.406</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/dut_dout&lt;33&gt;</twComp></twPathDel><twPathDel><twSite>RAMB8_X1Y33.CLKAWRCLK</twSite><twDelType>Trdck_DIPB</twDelType><twDelInfo twEdge="twRising">0.300</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/u_d2bfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>4.040</twLogDel><twRouteDel>8.969</twRouteDel><twTotDel>13.009</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>31.1</twPctLog><twPctRoute>68.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2
        HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1 (RAMB8_X2Y31.DIADI1), 1 path
</twPathRptBanner><twPathRpt anchorID="163"><twConstPath anchorID="164" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.270</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_9</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twDest><twTotPathDel>0.272</twTotPathDel><twClkSkew dest = "0.078" src = "0.076">-0.002</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_9</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X40Y62.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X40Y62.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.200</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg&lt;11&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_9</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y31.DIADI1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.125</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg&lt;9&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y31.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1</twBEL></twPathDel><twLogDel>0.147</twLogDel><twRouteDel>0.125</twRouteDel><twTotDel>0.272</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>54.0</twPctLog><twPctRoute>46.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2 (RAMB8_X2Y28.DIADI12), 1 path
</twPathRptBanner><twPathRpt anchorID="165"><twConstPath anchorID="166" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_56</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twDest><twTotPathDel>0.278</twTotPathDel><twClkSkew dest = "0.068" src = "0.063">-0.005</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_56</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y56.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X41Y56.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg&lt;59&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_56</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIADI12</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.133</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg&lt;56&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trckd_DIA</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.133</twRouteDel><twTotDel>0.278</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>52.2</twPctLog><twPctRoute>47.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2 (RAMB8_X2Y28.DIBDI1), 1 path
</twPathRptBanner><twPathRpt anchorID="167"><twConstPath anchorID="168" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.273</twSlack><twSrc BELType="FF">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_61</twSrc><twDest BELType="RAM">u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twDest><twTotPathDel>0.276</twTotPathDel><twClkSkew dest = "0.068" src = "0.065">-0.003</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="21" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_61</twSrc><twDest BELType='RAM'>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X41Y57.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twSrcClk><twPathDel><twSite>SLICE_X41Y57.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.198</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg&lt;63&gt;</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg_61</twBEL></twPathDel><twPathDel><twSite>RAMB8_X2Y28.DIBDI1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.131</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_bus2dut/shiftreg&lt;61&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB8_X2Y28.CLKAWRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.053</twDelInfo><twComp>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twComp><twBEL>u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2</twBEL></twPathDel><twLogDel>0.145</twLogDel><twRouteDel>0.131</twRouteDel><twTotDel>0.276</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.000">dutClk</twDestClk><twPctLog>52.5</twPctLog><twPctRoute>47.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="169"><twPinLimitBanner>Component Switching Limit Checks: TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2
        HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="170" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKAWRCLK" logResource="u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKAWRCLK" locationPin="RAMB8_X2Y31.CLKAWRCLK" clockNet="dutClk"/><twPinLimit anchorID="171" type="MINPERIOD" name="Trper_CLKB(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKBRDCLK" logResource="u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem1/CLKBRDCLK" locationPin="RAMB8_X2Y31.CLKBRDCLK" clockNet="dutClk"/><twPinLimit anchorID="172" type="MINPERIOD" name="Trper_CLKA(Fmax)" slack="16.430" period="20.000" constraintValue="20.000" deviceLimit="3.570" freqLimit="280.112" physResource="u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2/CLKAWRCLK" logResource="u_FILCore/u_mwfil_chiftop/u_mwfil_chifcore/NormalBlock.u_b2dfifo/u_dpscram/Mram_mem2/CLKAWRCLK" locationPin="RAMB8_X2Y28.CLKAWRCLK" clockNet="dutClk"/></twPinLimitRpt></twConst><twConstRollupTable uID="2" anchorID="173"><twConstRollup name="TS_sysclk" fullName="TS_sysclk = PERIOD TIMEGRP &quot;sysclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.340" actualRollup="9.707" errors="0" errorRollup="0" items="0" itemsRollup="143460"/><twConstRollup name="TS_u_ClockManager_dcmclk125" fullName="TS_u_ClockManager_dcmclk125 = PERIOD TIMEGRP &quot;u_ClockManager_dcmclk125&quot;         TS_sysclk / 1.25 HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="7.766" actualRollup="N/A" errors="0" errorRollup="0" items="124952" itemsRollup="0"/><twConstRollup name="TS_u_ClockManager_dcmclk125_180" fullName="TS_u_ClockManager_dcmclk125_180 = PERIOD TIMEGRP         &quot;u_ClockManager_dcmclk125_180&quot; TS_sysclk / 1.25 PHASE 4 ns HIGH 50%;" type="child" depth="1" requirement="8.000" prefType="period" actual="2.666" actualRollup="N/A" errors="0" errorRollup="0" items="0" itemsRollup="0"/><twConstRollup name="TS_u_ClockManager_CLKDV" fullName="TS_u_ClockManager_CLKDV = PERIOD TIMEGRP &quot;u_ClockManager_CLKDV&quot; TS_sysclk * 2         HIGH 50%;" type="child" depth="1" requirement="20.000" prefType="period" actual="13.879" actualRollup="N/A" errors="0" errorRollup="0" items="18508" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="174">0</twUnmetConstCnt><twDataSheet anchorID="175" twNameLen="15"><twClk2SUList anchorID="176" twDestWidth="9"><twDest>ETH_RXCLK</twDest><twClk2SU><twSrc>ETH_RXCLK</twSrc><twRiseRise>7.669</twRiseRise></twClk2SU><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>0.742</twRiseRise></twClk2SU></twClk2SUList><twClk2SUList anchorID="177" twDestWidth="9"><twDest>sysclk</twDest><twClk2SU><twSrc>ETH_RXCLK</twSrc><twRiseRise>12.728</twRiseRise></twClk2SU><twClk2SU><twSrc>sysclk</twSrc><twRiseRise>13.879</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="178"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>375959</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>16709</twConnCnt></twConstCov><twStats anchorID="179"><twMinPer>13.879</twMinPer><twFootnote number="1" /><twMaxFreq>72.051</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Fri Dec 29 22:21:59 2017 </twTimestamp></twFoot><twClientInfo anchorID="180"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 301 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
