<dec f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='510' type='ARMCC::CondCodes llvm::getInstrPredicate(const llvm::MachineInstr &amp; MI, unsigned int &amp; PredReg)'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.h' l='507'>/// getInstrPredicate - If instruction is predicated, returns its predicate
/// condition, otherwise returns AL. It also returns the condition code
/// register by reference.</doc>
<def f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1994' ll='2004' type='ARMCC::CondCodes llvm::getInstrPredicate(const llvm::MachineInstr &amp; MI, unsigned int &amp; PredReg)'/>
<use f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='5243' u='c' c='_ZN4llvm20findCMPToFoldIntoCBZEPNS_12MachineInstrEPKNS_18TargetRegisterInfoE'/>
<doc f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='1991'>/// getInstrPredicate - If instruction is predicated, returns its predicate
/// condition, otherwise returns AL. It also returns the condition code
/// register by reference.</doc>
<use f='llvm/llvm/lib/Target/ARM/ARMConstantIslandPass.cpp' l='1893' u='c' c='_ZN12_GLOBAL__N_118ARMConstantIslands22optimizeThumb2BranchesEv'/>
<use f='llvm/llvm/lib/Target/ARM/ARMExpandPseudoInsts.cpp' l='831' u='c' c='_ZN12_GLOBAL__N_115ARMExpandPseudo17ExpandMOV32BitImmERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='899' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt14MergeOpsUpdateERKNS0_14MergeCandidateE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1200' u='c' c='_ZL22isIncrementOrDecrementRKN4llvm12MachineInstrEjNS_5ARMCC9CondCodesEj'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1267' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt25MergeBaseUpdateLSMultipleEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1409' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt24MergeBaseUpdateLoadStoreEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1522' u='c' c='_ZNK12_GLOBAL__N_115ARMLoadStoreOpt23MergeBaseUpdateLSDoubleERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1689' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt19FixInvalidRegPairOpERN4llvm17MachineBasicBlockERNS1_26MachineInstrBundleIteratorINS1_12MachineInstrELb0EEE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='1789' u='c' c='_ZN12_GLOBAL__N_115ARMLoadStoreOpt21LoadStoreMultipleOptiERN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2210' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt16CanFormLdStDWordEPN4llvm12MachineInstrES3_RNS1_8DebugLocERjS6_S6_S6_RiS6_RNS1_5ARMCC9CondCodesERb'/>
<use f='llvm/llvm/lib/Target/ARM/ARMLoadStoreOptimizer.cpp' l='2413' u='c' c='_ZN12_GLOBAL__N_123ARMPreAllocLoadStoreOpt25RescheduleLoadStoreInstrsEPN4llvm17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='70' u='c' c='_ZNK4llvm15Thumb2InstrInfo23ReplaceTailWithBranchToENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEPNS_17MachineBasicBlockE'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2InstrInfo.cpp' l='686' u='c' c='_ZN4llvm19getITInstrPredicateERKNS_12MachineInstrERj'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='793' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce13ReduceTo2AddrERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
<use f='llvm/llvm/lib/Target/ARM/Thumb2SizeReduction.cpp' l='886' u='c' c='_ZN12_GLOBAL__N_116Thumb2SizeReduce14ReduceToNarrowERN4llvm17MachineBasicBlockEPNS1_12MachineInstrERKNS_11ReduceEntryEbb'/>
