# system info nios on 2023.06.05.22:54:23
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1685962433
#
#
# Files generated for nios on 2023.06.05.22:54:23
files:
filepath,kind,attributes,module,is_top
simulation/nios.vhd,VHDL,,nios,true
simulation/nios_rst_controller.vhd,VHDL,,nios,false
simulation/nios_rst_controller_001.vhd,VHDL,,nios,false
simulation/submodules/nios_hex_0.vhd,VHDL,,nios_hex_0,false
simulation/submodules/nios_key.vhd,VHDL,,nios_key,false
simulation/submodules/nios_ledr.vhd,VHDL,,nios_ledr,false
simulation/submodules/nios_nios2_gen2_0.v,VERILOG,,nios_nios2_gen2_0,false
simulation/submodules/nios_onchip_memory2_0.hex,HEX,,nios_onchip_memory2_0,false
simulation/submodules/nios_onchip_memory2_0.vhd,VHDL,,nios_onchip_memory2_0,false
simulation/submodules/nios_recv_addr.vhd,VHDL,,nios_recv_addr,false
simulation/submodules/nios_recv_data.vhd,VHDL,,nios_recv_data,false
simulation/submodules/nios_reset_recop.vhd,VHDL,,nios_reset_recop,false
simulation/submodules/nios_send_addr.vhd,VHDL,,nios_send_addr,false
simulation/submodules/nios_send_data.vhd,VHDL,,nios_send_data,false
simulation/submodules/nios_sw.vhd,VHDL,,nios_sw,false
simulation/submodules/nios_mm_interconnect_0.v,VERILOG,,nios_mm_interconnect_0,false
simulation/submodules/nios_irq_mapper.sv,SYSTEM_VERILOG,,nios_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/nios_nios2_gen2_0_cpu.sdc,SDC,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu.vo,VERILOG,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_bht_ram.dat,DAT,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_bht_ram.hex,HEX,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_bht_ram.mif,MIF,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_dc_tag_ram.dat,DAT,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_dc_tag_ram.hex,HEX,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_dc_tag_ram.mif,MIF,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_ic_tag_ram.dat,DAT,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_ic_tag_ram.hex,HEX,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_ic_tag_ram.mif,MIF,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_mult_cell.v,VERILOG,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,nios_nios2_gen2_0_cpu,false
simulation/submodules/nios_nios2_gen2_0_cpu_test_bench.v,VERILOG,,nios_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/nios_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router,false
simulation/submodules/nios_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_router_002,false
simulation/submodules/altera_merlin_traffic_limiter.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_sc_fifo.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_merlin_traffic_limiter,false
simulation/submodules/nios_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_demux,false
simulation/submodules/nios_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_cmd_mux,false
simulation/submodules/nios_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_demux,false
simulation/submodules/nios_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_rsp_mux,false
simulation/submodules/nios_mm_interconnect_0_avalon_st_adapter.vhd,VHDL,,nios_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
nios.hex_0,nios_hex_0
nios.hex_1,nios_hex_0
nios.hex_2,nios_hex_0
nios.hex_3,nios_hex_0
nios.hex_4,nios_hex_0
nios.hex_5,nios_hex_0
nios.key,nios_key
nios.ledr,nios_ledr
nios.nios2_gen2_0,nios_nios2_gen2_0
nios.nios2_gen2_0.cpu,nios_nios2_gen2_0_cpu
nios.onchip_memory2_0,nios_onchip_memory2_0
nios.recv_addr,nios_recv_addr
nios.recv_data,nios_recv_data
nios.reset_recop,nios_reset_recop
nios.send_addr,nios_send_addr
nios.send_data,nios_send_data
nios.sw,nios_sw
nios.mm_interconnect_0,nios_mm_interconnect_0
nios.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
nios.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
nios.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.onchip_memory2_0_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.recv_data_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.send_addr_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.recv_addr_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.send_data_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.hex_0_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.hex_1_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.ledr_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.key_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.sw_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.hex_5_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.hex_4_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.hex_3_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.hex_2_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.reset_recop_s1_translator,altera_merlin_slave_translator
nios.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
nios.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
nios.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.onchip_memory2_0_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.recv_data_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.send_addr_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.recv_addr_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.send_data_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.hex_0_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.hex_1_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.ledr_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.key_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.sw_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.hex_5_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.hex_4_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.hex_3_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.hex_2_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.reset_recop_s1_agent,altera_merlin_slave_agent
nios.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.onchip_memory2_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.recv_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.send_addr_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.recv_addr_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.send_data_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.hex_0_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.hex_1_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.ledr_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.key_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.sw_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.hex_5_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.hex_4_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.hex_3_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.hex_2_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.reset_recop_s1_agent_rsp_fifo,altera_avalon_sc_fifo
nios.mm_interconnect_0.router,nios_mm_interconnect_0_router
nios.mm_interconnect_0.router_001,nios_mm_interconnect_0_router
nios.mm_interconnect_0.router_002,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_003,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_004,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_005,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_006,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_007,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_008,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_009,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_010,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_011,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_012,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_013,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_014,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_015,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_016,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.router_017,nios_mm_interconnect_0_router_002
nios.mm_interconnect_0.nios2_gen2_0_data_master_limiter,altera_merlin_traffic_limiter
nios.mm_interconnect_0.nios2_gen2_0_instruction_master_limiter,altera_merlin_traffic_limiter
nios.mm_interconnect_0.cmd_demux,nios_mm_interconnect_0_cmd_demux
nios.mm_interconnect_0.cmd_demux_001,nios_mm_interconnect_0_cmd_demux
nios.mm_interconnect_0.cmd_mux,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_001,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_002,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_003,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_004,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_005,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_006,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_007,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_008,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_009,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_010,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_011,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_012,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_013,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_014,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.cmd_mux_015,nios_mm_interconnect_0_cmd_mux
nios.mm_interconnect_0.rsp_demux,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_001,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_002,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_003,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_004,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_005,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_006,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_007,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_008,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_009,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_010,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_011,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_012,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_013,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_014,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_demux_015,nios_mm_interconnect_0_rsp_demux
nios.mm_interconnect_0.rsp_mux,nios_mm_interconnect_0_rsp_mux
nios.mm_interconnect_0.rsp_mux_001,nios_mm_interconnect_0_rsp_mux
nios.mm_interconnect_0.avalon_st_adapter,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_001,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_002,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_003,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_004,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_005,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_006,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_007,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_008,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_009,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_009.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_010,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_010.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_011,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_011.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_012,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_012.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_013,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_013.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_014,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_014.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.mm_interconnect_0.avalon_st_adapter_015,nios_mm_interconnect_0_avalon_st_adapter
nios.mm_interconnect_0.avalon_st_adapter_015.error_adapter_0,nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0
nios.irq_mapper,nios_irq_mapper
nios.rst_controller,altera_reset_controller
nios.rst_controller_001,altera_reset_controller
nios.rst_controller,altera_reset_controller
nios.rst_controller_001,altera_reset_controller
