// Seed: 1632818036
module module_0 (
    input wor id_0
);
  id_2 :
  assert property (@(posedge 1) 1)
  else $display(id_0);
  wire id_3;
  module_3(
      id_3, id_2, id_2, id_2, id_3, id_2
  );
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1
);
  assign id_0 = id_1;
  module_0(
      id_1
  );
endmodule
module module_2 (
    output tri0 id_0,
    input  wire id_1,
    output tri  id_2
);
  assign id_2 = id_0++;
  module_0(
      id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  supply1 id_7;
  wire id_8;
  assign id_7 = 1;
  id_9();
endmodule
