{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1746713625311 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1746713625312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  8 22:13:45 2025 " "Processing started: Thu May  8 22:13:45 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1746713625312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713625312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BPSK_demodulator -c BPSK_demodulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off BPSK_demodulator -c BPSK_demodulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713625312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1746713625401 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 32 " "Parallel compilation is enabled and will use 16 of the 32 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1746713625401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/loop_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/loop_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 loop_filter " "Found entity 1: loop_filter" {  } { { "../rtl/loop_filter.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/loop_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" { { "Info" "ISGN_ENTITY_NAME" "1 mixer " "Found entity 1: mixer" {  } { { "../rtl/mixer.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" { { "Info" "ISGN_ENTITY_NAME" "1 costas " "Found entity 1: costas" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628961 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628961 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/_NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file /home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/_NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 _NCO " "Found entity 1: _NCO" {  } { { "../rtl/_NCO.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/_NCO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/pll/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/pll/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll " "Found entity 1: pll" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/pll/pll.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore/rom/rom_256x8b.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore/rom/rom_256x8b.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_256x8b " "Found entity 1: rom_256x8b" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/rom/rom_256x8b.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713628962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713628962 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst Costas.v(39) " "Verilog HDL Implicit Net warning at Costas.v(39): created implicit net for \"rst\"" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713628963 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "costas " "Elaborating entity \"costas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1746713628998 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_bit Costas.v(123) " "Verilog HDL or VHDL warning at Costas.v(123): object \"data_bit\" assigned a value but never read" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 123 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1746713628998 "|costas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Costas.v(48) " "Verilog HDL assignment warning at Costas.v(48): truncated value with size 32 to match size of target (8)" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746713628998 "|costas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 Costas.v(96) " "Verilog HDL assignment warning at Costas.v(96): truncated value with size 32 to match size of target (7)" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746713628999 "|costas"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 8 Costas.v(168) " "Verilog HDL assignment warning at Costas.v(168): truncated value with size 16 to match size of target (8)" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1746713628999 "|costas"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll pll:pll_inst " "Elaborating entity \"pll\" for hierarchy \"pll:pll_inst\"" {  } { { "../rtl/Costas.v" "pll_inst" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll:pll_inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "altpll_component" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629021 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll:pll_inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll:pll_inst\|altpll:altpll_component\"" {  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629022 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll:pll_inst\|altpll:altpll_component " "Instantiated megafunction \"pll:pll_inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 3 " "Parameter \"clk1_multiply_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 8 " "Parameter \"clk2_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629022 ""}  } { { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/pll/pll.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_altpll " "Found entity 1: pll_altpll" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/pll_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_altpll pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated " "Elaborating entity \"pll_altpll\" for hierarchy \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mixer mixer:u_mixer " "Elaborating entity \"mixer\" for hierarchy \"mixer:u_mixer\"" {  } { { "../rtl/Costas.v" "u_mixer" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR FIR:fir_I " "Elaborating entity \"FIR\" for hierarchy \"FIR:fir_I\"" {  } { { "../rtl/Costas.v" "fir_I" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629043 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "loop_filter loop_filter:u_loop_filter " "Elaborating entity \"loop_filter\" for hierarchy \"loop_filter:u_loop_filter\"" {  } { { "../rtl/Costas.v" "u_loop_filter" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NCO _NCO:ncoSin " "Elaborating entity \"_NCO\" for hierarchy \"_NCO:ncoSin\"" {  } { { "../rtl/Costas.v" "ncoSin" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_256x8b _NCO:ncoSin\|rom_256x8b:u_rom_256x8b " "Elaborating entity \"rom_256x8b\" for hierarchy \"_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\"" {  } { { "../rtl/_NCO.v" "u_rom_256x8b" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/_NCO.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram _NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "altsyncram_component" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629057 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\"" {  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629057 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component " "Instantiated megafunction \"_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file dds_256x8b_wave.mif " "Parameter \"init_file\" = \"dds_256x8b_wave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629058 ""}  } { { "ipcore/rom/rom_256x8b.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/rom/rom_256x8b.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gla1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gla1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gla1 " "Found entity 1: altsyncram_gla1" {  } { { "db/altsyncram_gla1.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/altsyncram_gla1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gla1 _NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated " "Elaborating entity \"altsyncram_gla1\" for hierarchy \"_NCO:ncoSin\|rom_256x8b:u_rom_256x8b\|altsyncram:altsyncram_component\|altsyncram_gla1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_NCO _NCO:ncoCos " "Elaborating entity \"_NCO\" for hierarchy \"_NCO:ncoCos\"" {  } { { "../rtl/Costas.v" "ncoCos" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629076 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "31 " "Inferred 31 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mixer:u_mixer\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixer:u_mixer\|Mult0\"" {  } { { "../rtl/mixer.v" "Mult0" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 12 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult0\"" {  } { { "../rtl/Costas.v" "Mult0" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 162 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult11\"" {  } { { "../rtl/FIR.v" "Mult11" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult10\"" {  } { { "../rtl/FIR.v" "Mult10" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult12\"" {  } { { "../rtl/FIR.v" "Mult12" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult13\"" {  } { { "../rtl/FIR.v" "Mult13" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult8\"" {  } { { "../rtl/FIR.v" "Mult8" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult9\"" {  } { { "../rtl/FIR.v" "Mult9" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult7\"" {  } { { "../rtl/FIR.v" "Mult7" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult11 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult11\"" {  } { { "../rtl/FIR.v" "Mult11" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult10 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult10\"" {  } { { "../rtl/FIR.v" "Mult10" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 46 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult12 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult12\"" {  } { { "../rtl/FIR.v" "Mult12" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 48 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult13 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult13\"" {  } { { "../rtl/FIR.v" "Mult13" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 49 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult8 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult8\"" {  } { { "../rtl/FIR.v" "Mult8" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 44 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult9 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult9\"" {  } { { "../rtl/FIR.v" "Mult9" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 45 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult7\"" {  } { { "../rtl/FIR.v" "Mult7" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 43 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult6\"" {  } { { "../rtl/FIR.v" "Mult6" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult6\"" {  } { { "../rtl/FIR.v" "Mult6" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult5\"" {  } { { "../rtl/FIR.v" "Mult5" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult4\"" {  } { { "../rtl/FIR.v" "Mult4" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult0\"" {  } { { "../rtl/FIR.v" "Mult0" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult1\"" {  } { { "../rtl/FIR.v" "Mult1" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult2\"" {  } { { "../rtl/FIR.v" "Mult2" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_I\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_I\|Mult3\"" {  } { { "../rtl/FIR.v" "Mult3" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult5\"" {  } { { "../rtl/FIR.v" "Mult5" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult4\"" {  } { { "../rtl/FIR.v" "Mult4" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult0\"" {  } { { "../rtl/FIR.v" "Mult0" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult1\"" {  } { { "../rtl/FIR.v" "Mult1" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 36 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult2\"" {  } { { "../rtl/FIR.v" "Mult2" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 37 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "FIR:fir_Q\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"FIR:fir_Q\|Mult3\"" {  } { { "../rtl/FIR.v" "Mult3" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 38 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "mixer:u_mixer\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mixer:u_mixer\|Mult1\"" {  } { { "../rtl/mixer.v" "Mult1" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 13 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1746713629509 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1746713629509 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:u_mixer\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mixer:u_mixer\|lpm_mult:Mult0\"" {  } { { "../rtl/mixer.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:u_mixer\|lpm_mult:Mult0 " "Instantiated megafunction \"mixer:u_mixer\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629526 ""}  } { { "../rtl/mixer.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_73t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_73t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_73t " "Found entity 1: mult_73t" {  } { { "db/mult_73t.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/mult_73t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629543 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult0 " "Elaborated megafunction instantiation \"lpm_mult:Mult0\"" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 162 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629544 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult0 " "Instantiated megafunction \"lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629544 ""}  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 162 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_36t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_36t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_36t " "Found entity 1: mult_36t" {  } { { "db/mult_36t.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/mult_36t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629561 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629563 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult11 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult11\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629563 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629563 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629569 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629571 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_l9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_l9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_l9h " "Found entity 1: add_sub_l9h" {  } { { "db/add_sub_l9h.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_l9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629593 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629594 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_jkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_jkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_jkh " "Found entity 1: add_sub_jkh" {  } { { "db/add_sub_jkh.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_jkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629611 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629611 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult11\|altshift:external_latency_ffs FIR:fir_I\|lpm_mult:Mult11 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult11\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 47 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629614 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult10 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult10\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 46 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629615 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult10 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult10\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629615 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 46 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629615 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult12 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult12\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 48 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629620 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult12 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult12\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629620 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 48 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629620 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult13 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult13\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 49 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629624 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult13 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult13\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629624 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 49 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629624 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult8 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult8\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 44 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629629 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult8 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629629 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 44 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629629 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult9 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult9\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 45 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629634 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult9 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629634 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 45 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629634 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult7\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 43 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629639 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult7 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 20 " "Parameter \"LPM_WIDTHP\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 20 " "Parameter \"LPM_WIDTHR\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629639 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 43 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629639 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult6 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629672 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629672 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629673 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_k9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_k9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_k9h " "Found entity 1: add_sub_k9h" {  } { { "db/add_sub_k9h.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_k9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629691 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629692 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_ikh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_ikh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_ikh " "Found entity 1: add_sub_ikh" {  } { { "db/add_sub_ikh.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_ikh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629709 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult6\|altshift:external_latency_ffs FIR:fir_I\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult6\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 41 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629710 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult5 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult5\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 40 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629716 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult5 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 10 " "Parameter \"LPM_WIDTHB\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 19 " "Parameter \"LPM_WIDTHP\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 19 " "Parameter \"LPM_WIDTHR\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629716 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 40 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629716 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629720 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult4 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629720 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629720 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629721 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629722 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_j9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_j9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_j9h " "Found entity 1: add_sub_j9h" {  } { { "db/add_sub_j9h.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_j9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629739 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629740 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hkh " "Found entity 1: add_sub_hkh" {  } { { "db/add_sub_hkh.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_hkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629757 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult4\|altshift:external_latency_ffs FIR:fir_I\|lpm_mult:Mult4 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult4\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 39 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult0 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629759 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 309 5 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/multcore.tdf" 229 7 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629760 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_i9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_i9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_i9h " "Found entity 1: add_sub_i9h" {  } { { "db/add_sub_i9h.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_i9h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629777 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629778 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_gkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_gkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_gkh " "Found entity 1: add_sub_gkh" {  } { { "db/add_sub_gkh.tdf" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/add_sub_gkh.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1746713629795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713629795 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "FIR:fir_I\|lpm_mult:Mult0\|altshift:external_latency_ffs FIR:fir_I\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/lpm_mult.tdf" 352 4 0 } } { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 35 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629796 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult1\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 36 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629797 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult1 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629797 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 36 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult2\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 37 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629802 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult2 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 17 " "Parameter \"LPM_WIDTHP\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 17 " "Parameter \"LPM_WIDTHR\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629802 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 37 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR:fir_I\|lpm_mult:Mult3 " "Elaborated megafunction instantiation \"FIR:fir_I\|lpm_mult:Mult3\"" {  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 38 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629806 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR:fir_I\|lpm_mult:Mult3 " "Instantiated megafunction \"FIR:fir_I\|lpm_mult:Mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 9 " "Parameter \"LPM_WIDTHA\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629806 ""}  } { { "../rtl/FIR.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/FIR.v" 38 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629806 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mixer:u_mixer\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"mixer:u_mixer\|lpm_mult:Mult1\"" {  } { { "../rtl/mixer.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713629835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mixer:u_mixer\|lpm_mult:Mult1 " "Instantiated megafunction \"mixer:u_mixer\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 8 " "Parameter \"LPM_WIDTHA\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 16 " "Parameter \"LPM_WIDTHP\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 16 " "Parameter \"LPM_WIDTHR\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1746713629835 ""}  } { { "../rtl/mixer.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/mixer.v" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1746713629835 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1746713630252 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "view2\[31\] GND " "Pin \"view2\[31\]\" is stuck at GND" {  } { { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1746713630600 "|costas|view2[31]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1746713630600 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1746713630686 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1746713631227 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1746713631381 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1746713631381 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"pll:pll_inst\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/pll_altpll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/db/pll_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/visier/altera_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "ipcore/pll/pll.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/prj/ipcore/pll/pll.v" 112 0 0 } } { "../rtl/Costas.v" "" { Text "/home/visier/FPGA_Porject/VisierCustom/22.BPSK_demodulator/rtl/Costas.v" 31 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1746713631415 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2945 " "Implemented 2945 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1746713631463 ""} { "Info" "ICUT_CUT_TM_OPINS" "106 " "Implemented 106 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1746713631463 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2808 " "Implemented 2808 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1746713631463 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1746713631463 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1746713631463 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1746713631463 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1746713631463 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1746713631473 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May  8 22:13:51 2025 " "Processing ended: Thu May  8 22:13:51 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1746713631473 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1746713631473 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1746713631473 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1746713631473 ""}
