// Seed: 1137668136
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  inout wire id_12;
  assign module_1.id_10 = 0;
  input wire id_11;
  input wire id_10;
  output wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  assign id_9 = id_4 !=? 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri id_1,
    input tri id_2,
    output wand id_3,
    input wand id_4,
    output supply0 id_5
    , id_22,
    input wand id_6,
    output uwire id_7,
    output tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input tri0 id_11,
    output logic id_12,
    output tri id_13,
    output tri0 id_14,
    input tri id_15,
    input tri0 id_16
    , id_23,
    input uwire id_17,
    input tri id_18,
    input wor id_19,
    output wire id_20
);
  bit id_24;
  always @(id_15 or posedge id_24) begin : LABEL_0
    if (1) id_12 <= -1;
    else id_24 <= -1;
  end
  assign id_23 = id_23++;
  assign id_14 = id_11 == -1;
  module_0 modCall_1 (
      id_23,
      id_22,
      id_22,
      id_23,
      id_23,
      id_23,
      id_23,
      id_22,
      id_23,
      id_22,
      id_23,
      id_22,
      id_23
  );
endmodule
