0.7
2020.1
May 27 2020
19:59:15
/home/thishakyabb/Documents/skill_surf/mini_processor/src/mini_processor.sv,1757657464,systemVerilog,,/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.srcs/sim_1/new/MiniRiscV_withRam_tb.sv,,MiniRiscV,,,,,,,,
/home/thishakyabb/Documents/skill_surf/mini_processor/tb/mini_processor_tb.sv,1757653440,systemVerilog,,,,MiniRiscV_tb,,,,,,,,
/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.sim/sim_1/behav/xsim/glbl.v,1590624368,verilog,,,,glbl,,,,,,,,
/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.srcs/sim_1/new/MiniRiscV_withRam_tb.sv,1757657955,systemVerilog,,,,tb_MiniRiscV,,,,,,,,
/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.srcs/sources_1/new/MiniRiscV_withRam.sv,1757657892,systemVerilog,,/home/thishakyabb/Documents/skill_surf/mini_processor/work_proj/project_1.srcs/sim_1/new/MiniRiscV_withRam_tb.sv,,MiniRiscV_withRam,,,,,,,,
