/*
 * #############################################################################
 * # DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!   DO NOT EDIT THIS FILE!  #
 * #############################################################################
 *  This file was automatically generated using the following command:
 *    sxra c_header --namespace CatsonVersion1Registers -o modem_syscfg_2000_2799.h ../../catson_registers_secure_without_sxips_ASSY4.6_modified_amykyta.xml --set-top MAP_CATSON.MODEM_SYSCFG_2000_2799_SYSCFG_2000_2799
 * -----------------------------------------------------------------------------
 */
#ifndef MODEM_SYSCFG_2000_2799__H
#define MODEM_SYSCFG_2000_2799__H

#ifndef __KERNEL__
#include <stdint.h>
#endif

#ifdef __cplusplus
    namespace CatsonVersion1Registers {
#endif

/*
 * Register: SYSTEM_CONFIG2000
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2000_REG_OFFSET    0x00000000u

#define SYSTEM_CONFIG2000__NTW_PROC_RST_N_bp    0u
#define SYSTEM_CONFIG2000__NTW_PROC_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2000__NTW_PROC_RST_N_bc    1u
#define SYSTEM_CONFIG2000__NTW_PROC2_RST_N_bp    1u
#define SYSTEM_CONFIG2000__NTW_PROC2_RST_N_bm    0x00000002u
#define SYSTEM_CONFIG2000__NTW_PROC2_RST_N_bc    1u
#define SYSTEM_CONFIG2000__NTW_PROC1_RST_N_bp    2u
#define SYSTEM_CONFIG2000__NTW_PROC1_RST_N_bm    0x00000004u
#define SYSTEM_CONFIG2000__NTW_PROC1_RST_N_bc    1u
#define SYSTEM_CONFIG2000__NTW_DBF_PROC_RST_N_bp    3u
#define SYSTEM_CONFIG2000__NTW_DBF_PROC_RST_N_bm    0x00000008u
#define SYSTEM_CONFIG2000__NTW_DBF_PROC_RST_N_bc    1u
#define SYSTEM_CONFIG2000__NTW_AXIM_RST_N_bp    5u
#define SYSTEM_CONFIG2000__NTW_AXIM_RST_N_bm    0x00000020u
#define SYSTEM_CONFIG2000__NTW_AXIM_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2001
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2001_REG_OFFSET    0x00000004u

#define SYSTEM_CONFIG2001__NTW_PROC_CLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2001__NTW_PROC_CLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2001__NTW_PROC_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2001__NTW_PROC2_CLK_CLKEN_bp    1u
#define SYSTEM_CONFIG2001__NTW_PROC2_CLK_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2001__NTW_PROC2_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2001__NTW_PROC1_CLK_CLKEN_bp    2u
#define SYSTEM_CONFIG2001__NTW_PROC1_CLK_CLKEN_bm    0x00000004u
#define SYSTEM_CONFIG2001__NTW_PROC1_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2001__NTW_DBF_PROC_CLK_CLKEN_bp    3u
#define SYSTEM_CONFIG2001__NTW_DBF_PROC_CLK_CLKEN_bm    0x00000008u
#define SYSTEM_CONFIG2001__NTW_DBF_PROC_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2001__NTW_CLK_PTP_REF_CLKEN_bp    4u
#define SYSTEM_CONFIG2001__NTW_CLK_PTP_REF_CLKEN_bm    0x00000010u
#define SYSTEM_CONFIG2001__NTW_CLK_PTP_REF_CLKEN_bc    1u
#define SYSTEM_CONFIG2001__NTW_AXIM_CLK_CLKEN_bp    5u
#define SYSTEM_CONFIG2001__NTW_AXIM_CLK_CLKEN_bm    0x00000020u
#define SYSTEM_CONFIG2001__NTW_AXIM_CLK_CLKEN_bc    1u

/*
 * Register: SYSTEM_CONFIG2002
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2002_REG_OFFSET    0x00000008u

#define SYSTEM_CONFIG2002__MDM_RX_PROC_RST_N_bp    0u
#define SYSTEM_CONFIG2002__MDM_RX_PROC_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2002__MDM_RX_PROC_RST_N_bc    1u
#define SYSTEM_CONFIG2002__MDM_RX_NTW_RST_N_bp    1u
#define SYSTEM_CONFIG2002__MDM_RX_NTW_RST_N_bm    0x00000002u
#define SYSTEM_CONFIG2002__MDM_RX_NTW_RST_N_bc    1u
#define SYSTEM_CONFIG2002__MDM_RX_INIT_RST_N_bp    2u
#define SYSTEM_CONFIG2002__MDM_RX_INIT_RST_N_bm    0x00000004u
#define SYSTEM_CONFIG2002__MDM_RX_INIT_RST_N_bc    1u
#define SYSTEM_CONFIG2002__MDM_RX_AXIM_RST_N_bp    3u
#define SYSTEM_CONFIG2002__MDM_RX_AXIM_RST_N_bm    0x00000008u
#define SYSTEM_CONFIG2002__MDM_RX_AXIM_RST_N_bc    1u
#define SYSTEM_CONFIG2002__MDM_RX_DBF_PROC_RST_N_bp    4u
#define SYSTEM_CONFIG2002__MDM_RX_DBF_PROC_RST_N_bm    0x00000010u
#define SYSTEM_CONFIG2002__MDM_RX_DBF_PROC_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2003
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2003_REG_OFFSET    0x0000000Cu

#define SYSTEM_CONFIG2003__MDM_RX_PROC_CLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2003__MDM_RX_PROC_CLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2003__MDM_RX_PROC_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2003__MDM_RX_NTW_CLK_CLKEN_bp    1u
#define SYSTEM_CONFIG2003__MDM_RX_NTW_CLK_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2003__MDM_RX_NTW_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2003__MDM_RX_AXIM_CLK_CLKEN_bp    3u
#define SYSTEM_CONFIG2003__MDM_RX_AXIM_CLK_CLKEN_bm    0x00000008u
#define SYSTEM_CONFIG2003__MDM_RX_AXIM_CLK_CLKEN_bc    1u

/*
 * Register: SYSTEM_CONFIG2004
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2004_REG_OFFSET    0x00000010u

#define SYSTEM_CONFIG2004__MDM_TX_PROC_RST_N_bp    0u
#define SYSTEM_CONFIG2004__MDM_TX_PROC_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2004__MDM_TX_PROC_RST_N_bc    1u
#define SYSTEM_CONFIG2004__MDM_TX_PROC1_GATED_RST_N_bp    1u
#define SYSTEM_CONFIG2004__MDM_TX_PROC1_GATED_RST_N_bm    0x00000002u
#define SYSTEM_CONFIG2004__MDM_TX_PROC1_GATED_RST_N_bc    1u
#define SYSTEM_CONFIG2004__MDM_TX_NTW_RST_N_bp    2u
#define SYSTEM_CONFIG2004__MDM_TX_NTW_RST_N_bm    0x00000004u
#define SYSTEM_CONFIG2004__MDM_TX_NTW_RST_N_bc    1u
#define SYSTEM_CONFIG2004__MDM_TX_AXIM_RST_N_bp    4u
#define SYSTEM_CONFIG2004__MDM_TX_AXIM_RST_N_bm    0x00000010u
#define SYSTEM_CONFIG2004__MDM_TX_AXIM_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2005
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2005_REG_OFFSET    0x00000014u

#define SYSTEM_CONFIG2005__MDM_TX_PROC_CLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2005__MDM_TX_PROC_CLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2005__MDM_TX_PROC_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2005__MDM_TX_PROC1_GATED_CLK_CLKEN_bp    1u
#define SYSTEM_CONFIG2005__MDM_TX_PROC1_GATED_CLK_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2005__MDM_TX_PROC1_GATED_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2005__MDM_TX_NTW_CLK_CLKEN_bp    2u
#define SYSTEM_CONFIG2005__MDM_TX_NTW_CLK_CLKEN_bm    0x00000004u
#define SYSTEM_CONFIG2005__MDM_TX_NTW_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2005__MDM_TX_AXIM_CLK_CLKEN_bp    3u
#define SYSTEM_CONFIG2005__MDM_TX_AXIM_CLK_CLKEN_bm    0x00000008u
#define SYSTEM_CONFIG2005__MDM_TX_AXIM_CLK_CLKEN_bc    1u

/*
 * Register: SYSTEM_CONFIG2006
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2006_REG_OFFSET    0x00000018u

#define SYSTEM_CONFIG2006__DT_ML_RST_N_bp    0u
#define SYSTEM_CONFIG2006__DT_ML_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2006__DT_ML_RST_N_bc    1u
#define SYSTEM_CONFIG2006__DT_ADC_RST_N_bp    1u
#define SYSTEM_CONFIG2006__DT_ADC_RST_N_bm    0x00000002u
#define SYSTEM_CONFIG2006__DT_ADC_RST_N_bc    1u
#define SYSTEM_CONFIG2006__DT_DAC_XPHY_RST_N_bp    2u
#define SYSTEM_CONFIG2006__DT_DAC_XPHY_RST_N_bm    0x00000004u
#define SYSTEM_CONFIG2006__DT_DAC_XPHY_RST_N_bc    1u
#define SYSTEM_CONFIG2006__DT_CPL_RST_N_bp    3u
#define SYSTEM_CONFIG2006__DT_CPL_RST_N_bm    0x00000008u
#define SYSTEM_CONFIG2006__DT_CPL_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2007
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2007_REG_OFFSET    0x0000001Cu

#define SYSTEM_CONFIG2007__DT_ML_CLK_EN_bp    0u
#define SYSTEM_CONFIG2007__DT_ML_CLK_EN_bm    0x00000001u
#define SYSTEM_CONFIG2007__DT_ML_CLK_EN_bc    1u
#define SYSTEM_CONFIG2007__DT_ADC_CLK_EN_bp    1u
#define SYSTEM_CONFIG2007__DT_ADC_CLK_EN_bm    0x00000002u
#define SYSTEM_CONFIG2007__DT_ADC_CLK_EN_bc    1u
#define SYSTEM_CONFIG2007__DT_DAC_XPHY_CLK_EN_bp    2u
#define SYSTEM_CONFIG2007__DT_DAC_XPHY_CLK_EN_bm    0x00000004u
#define SYSTEM_CONFIG2007__DT_DAC_XPHY_CLK_EN_bc    1u
#define SYSTEM_CONFIG2007__DT_CPL_CLK_EN_bp    3u
#define SYSTEM_CONFIG2007__DT_CPL_CLK_EN_bm    0x00000008u
#define SYSTEM_CONFIG2007__DT_CPL_CLK_EN_bc    1u

/*
 * Register: SYSTEM_CONFIG2008
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2008_REG_OFFSET    0x00000020u

#define SYSTEM_CONFIG2008__RST_DCM_N_bp    0u
#define SYSTEM_CONFIG2008__RST_DCM_N_bm    0x00000001u
#define SYSTEM_CONFIG2008__RST_DCM_N_bc    1u
#define SYSTEM_CONFIG2008__RST_ADCSS_N_bp    1u
#define SYSTEM_CONFIG2008__RST_ADCSS_N_bm    0x00000002u
#define SYSTEM_CONFIG2008__RST_ADCSS_N_bc    1u
#define SYSTEM_CONFIG2008__RST_ADCBIST_BETI_PLLBIST_N_bp    2u
#define SYSTEM_CONFIG2008__RST_ADCBIST_BETI_PLLBIST_N_bm    0x00000004u
#define SYSTEM_CONFIG2008__RST_ADCBIST_BETI_PLLBIST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2009
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2009_REG_OFFSET    0x00000024u

#define SYSTEM_CONFIG2009__MDM_RXCKADCBISTBETI_CLKEN_bp    0u
#define SYSTEM_CONFIG2009__MDM_RXCKADCBISTBETI_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2009__MDM_RXCKADCBISTBETI_CLKEN_bc    1u
#define SYSTEM_CONFIG2009__MDM_RXCK_DCM_CLKEN_bp    1u
#define SYSTEM_CONFIG2009__MDM_RXCK_DCM_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2009__MDM_RXCK_DCM_CLKEN_bc    1u

/*
 * Register: SYSTEM_CONFIG2010
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2010_REG_OFFSET    0x00000028u

#define SYSTEM_CONFIG2010__DAC_RESET_N_bp    0u
#define SYSTEM_CONFIG2010__DAC_RESET_N_bm    0x00000001u
#define SYSTEM_CONFIG2010__DAC_RESET_N_bc    1u
#define SYSTEM_CONFIG2010__DAC_IF_RST_CONF_N_bp    1u
#define SYSTEM_CONFIG2010__DAC_IF_RST_CONF_N_bm    0x00000002u
#define SYSTEM_CONFIG2010__DAC_IF_RST_CONF_N_bc    1u
#define SYSTEM_CONFIG2010__DAC_IF_RST_IPL_N_bp    2u
#define SYSTEM_CONFIG2010__DAC_IF_RST_IPL_N_bm    0x00000004u
#define SYSTEM_CONFIG2010__DAC_IF_RST_IPL_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2011
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2011_REG_OFFSET    0x0000002Cu


/*
 * Register: SYSTEM_CONFIG2012
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2012_REG_OFFSET    0x00000030u

#define SYSTEM_CONFIG2012__CGFM_SW_RST_N_bp    0u
#define SYSTEM_CONFIG2012__CGFM_SW_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2012__CGFM_SW_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2013
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2013_REG_OFFSET    0x00000034u

#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_TX_CLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_TX_CLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_TX_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RX_CLK_CLKEN_bp    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RX_CLK_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RX_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_CLK_BITRATE_DIV64_CLKEN_bp    2u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_CLK_BITRATE_DIV64_CLKEN_bm    0x00000004u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_CLK_BITRATE_DIV64_CLKEN_bc    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_TX_RST_N_bp    16u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_TX_RST_N_bm    0x00010000u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_TX_RST_N_bc    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RX_RST_N_bp    17u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RX_RST_N_bm    0x00020000u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RX_RST_N_bc    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_INIT_RST_N_bp    18u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_INIT_RST_N_bm    0x00040000u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_INIT_RST_N_bc    1u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RST_BITRATE_DIV64_N_bp    19u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RST_BITRATE_DIV64_N_bm    0x00080000u
#define SYSTEM_CONFIG2013__NTW_DBF_XPHY_RST_BITRATE_DIV64_N_bc    1u
#define SYSTEM_CONFIG2013__XPHY_0_RST_XPHY_N_bp    20u
#define SYSTEM_CONFIG2013__XPHY_0_RST_XPHY_N_bm    0x00100000u
#define SYSTEM_CONFIG2013__XPHY_0_RST_XPHY_N_bc    1u
#define SYSTEM_CONFIG2013__XPHY_0_APB_RESET_N_bp    21u
#define SYSTEM_CONFIG2013__XPHY_0_APB_RESET_N_bm    0x00200000u
#define SYSTEM_CONFIG2013__XPHY_0_APB_RESET_N_bc    1u
#define SYSTEM_CONFIG2013__XPHY_0_PX_RST_TX_DATAPATH_N_bp    22u
#define SYSTEM_CONFIG2013__XPHY_0_PX_RST_TX_DATAPATH_N_bm    0x00400000u
#define SYSTEM_CONFIG2013__XPHY_0_PX_RST_TX_DATAPATH_N_bc    1u
#define SYSTEM_CONFIG2013__XPHY_0_PX_RST_RX_DATAPATH_N_bp    23u
#define SYSTEM_CONFIG2013__XPHY_0_PX_RST_RX_DATAPATH_N_bm    0x00800000u
#define SYSTEM_CONFIG2013__XPHY_0_PX_RST_RX_DATAPATH_N_bc    1u
#define SYSTEM_CONFIG2013__MODEM_XPHY_0_CLKDIV4_0_RST_N_bp    24u
#define SYSTEM_CONFIG2013__MODEM_XPHY_0_CLKDIV4_0_RST_N_bm    0x01000000u
#define SYSTEM_CONFIG2013__MODEM_XPHY_0_CLKDIV4_0_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2014
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2014_REG_OFFSET    0x00000038u

#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK2_CLKEN_bp    0u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK2_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK2_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK1_CLKEN_bp    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK1_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK1_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK0_CLKEN_bp    2u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK0_CLKEN_bm    0x00000004u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_TX_CLK0_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK2_CLKEN_bp    3u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK2_CLKEN_bm    0x00000008u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK2_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK1_CLKEN_bp    4u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK1_CLKEN_bm    0x00000010u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK1_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK0_CLKEN_bp    5u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK0_CLKEN_bm    0x00000020u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RX_CLK0_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_CLK_VCODIV32_CLKEN_bp    6u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_CLK_VCODIV32_CLKEN_bm    0x00000040u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_CLK_VCODIV32_CLKEN_bc    1u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RST_N_bp    22u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RST_N_bm    0x00400000u
#define SYSTEM_CONFIG2014__MDM_RX_XPOL_MIPHY_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2015
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2015_REG_OFFSET    0x0000003Cu

#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_TX_CLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_TX_CLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_TX_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RX_CLK_CLKEN_bp    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RX_CLK_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RX_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_CLK_VCODIV32_CLKEN_bp    2u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_CLK_VCODIV32_CLKEN_bm    0x00000004u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_CLK_VCODIV32_CLKEN_bc    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_TX_RST_N_bp    16u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_TX_RST_N_bm    0x00010000u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_TX_RST_N_bc    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RX_RST_N_bp    17u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RX_RST_N_bm    0x00020000u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RX_RST_N_bc    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_INIT_RST_N_bp    18u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_INIT_RST_N_bm    0x00040000u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_INIT_RST_N_bc    1u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RST_VCODIV32_N_bp    19u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RST_VCODIV32_N_bm    0x00080000u
#define SYSTEM_CONFIG2015__NTW_CAT_MIPHY_RST_VCODIV32_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2016
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2016_REG_OFFSET    0x00000040u

#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_TX_CLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_TX_CLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_TX_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RX_CLK_CLKEN_bp    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RX_CLK_CLKEN_bm    0x00000002u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RX_CLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_CLK_VCODIV32_CLKEN_bp    2u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_CLK_VCODIV32_CLKEN_bm    0x00000004u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_CLK_VCODIV32_CLKEN_bc    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_TX_RST_N_bp    16u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_TX_RST_N_bm    0x00010000u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_TX_RST_N_bc    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RX_RST_N_bp    17u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RX_RST_N_bm    0x00020000u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RX_RST_N_bc    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_INIT_RST_N_bp    18u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_INIT_RST_N_bm    0x00040000u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_INIT_RST_N_bc    1u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RST_VCODIV32_N_bp    19u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RST_VCODIV32_N_bm    0x00080000u
#define SYSTEM_CONFIG2016__NTW_FCNET_MIPHY_RST_VCODIV32_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2017
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2017_REG_OFFSET    0x00000044u

#define SYSTEM_CONFIG2017__SCP_MASTER_AXICLK_CLKEN_bp    0u
#define SYSTEM_CONFIG2017__SCP_MASTER_AXICLK_CLKEN_bm    0x00000001u
#define SYSTEM_CONFIG2017__SCP_MASTER_AXICLK_CLKEN_bc    1u
#define SYSTEM_CONFIG2017__SCP_MASTER_RST_N_bp    16u
#define SYSTEM_CONFIG2017__SCP_MASTER_RST_N_bm    0x00010000u
#define SYSTEM_CONFIG2017__SCP_MASTER_RST_N_bc    1u
#define SYSTEM_CONFIG2017__SCP_PLL_CLKDIV8_RST_N_bp    17u
#define SYSTEM_CONFIG2017__SCP_PLL_CLKDIV8_RST_N_bm    0x00020000u
#define SYSTEM_CONFIG2017__SCP_PLL_CLKDIV8_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2018
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2018_REG_OFFSET    0x00000048u

#define SYSTEM_CONFIG2018__RX_CPL_TX_2_PDRX_RST_N_bp    0u
#define SYSTEM_CONFIG2018__RX_CPL_TX_2_PDRX_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2018__RX_CPL_TX_2_PDRX_RST_N_bc    1u
#define SYSTEM_CONFIG2018__RX_CPL_RX_2_PDRX_RST_N_bp    1u
#define SYSTEM_CONFIG2018__RX_CPL_RX_2_PDRX_RST_N_bm    0x00000002u
#define SYSTEM_CONFIG2018__RX_CPL_RX_2_PDRX_RST_N_bc    1u
#define SYSTEM_CONFIG2018__RX_CPL_TX_1_PDRX_RST_N_bp    2u
#define SYSTEM_CONFIG2018__RX_CPL_TX_1_PDRX_RST_N_bm    0x00000004u
#define SYSTEM_CONFIG2018__RX_CPL_TX_1_PDRX_RST_N_bc    1u
#define SYSTEM_CONFIG2018__RX_CPL_RX_1_PDRX_RST_N_bp    3u
#define SYSTEM_CONFIG2018__RX_CPL_RX_1_PDRX_RST_N_bm    0x00000008u
#define SYSTEM_CONFIG2018__RX_CPL_RX_1_PDRX_RST_N_bc    1u
#define SYSTEM_CONFIG2018__RX_CPL_TX_0_PDRX_RST_N_bp    4u
#define SYSTEM_CONFIG2018__RX_CPL_TX_0_PDRX_RST_N_bm    0x00000010u
#define SYSTEM_CONFIG2018__RX_CPL_TX_0_PDRX_RST_N_bc    1u
#define SYSTEM_CONFIG2018__RX_CPL_RX_0_PDRX_RST_N_bp    5u
#define SYSTEM_CONFIG2018__RX_CPL_RX_0_PDRX_RST_N_bm    0x00000020u
#define SYSTEM_CONFIG2018__RX_CPL_RX_0_PDRX_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2019
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2019_REG_OFFSET    0x0000004Cu

#define SYSTEM_CONFIG2019__RX_CPL_TX_2_AO_RST_N_bp    0u
#define SYSTEM_CONFIG2019__RX_CPL_TX_2_AO_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2019__RX_CPL_TX_2_AO_RST_N_bc    1u
#define SYSTEM_CONFIG2019__RX_CPL_RX_2_AO_RST_N_bp    1u
#define SYSTEM_CONFIG2019__RX_CPL_RX_2_AO_RST_N_bm    0x00000002u
#define SYSTEM_CONFIG2019__RX_CPL_RX_2_AO_RST_N_bc    1u
#define SYSTEM_CONFIG2019__RX_CPL_TX_1_AO_RST_N_bp    2u
#define SYSTEM_CONFIG2019__RX_CPL_TX_1_AO_RST_N_bm    0x00000004u
#define SYSTEM_CONFIG2019__RX_CPL_TX_1_AO_RST_N_bc    1u
#define SYSTEM_CONFIG2019__RX_CPL_RX_1_AO_RST_N_bp    3u
#define SYSTEM_CONFIG2019__RX_CPL_RX_1_AO_RST_N_bm    0x00000008u
#define SYSTEM_CONFIG2019__RX_CPL_RX_1_AO_RST_N_bc    1u
#define SYSTEM_CONFIG2019__RX_CPL_TX_0_AO_RST_N_bp    4u
#define SYSTEM_CONFIG2019__RX_CPL_TX_0_AO_RST_N_bm    0x00000010u
#define SYSTEM_CONFIG2019__RX_CPL_TX_0_AO_RST_N_bc    1u
#define SYSTEM_CONFIG2019__RX_CPL_RX_0_AO_RST_N_bp    5u
#define SYSTEM_CONFIG2019__RX_CPL_RX_0_AO_RST_N_bm    0x00000020u
#define SYSTEM_CONFIG2019__RX_CPL_RX_0_AO_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2020
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2020_REG_OFFSET    0x00000050u

#define SYSTEM_CONFIG2020__CS_CLK_REF1_SEL_bp    0u
#define SYSTEM_CONFIG2020__CS_CLK_REF1_SEL_bm    0x00000001u
#define SYSTEM_CONFIG2020__CS_CLK_REF1_SEL_bc    1u
#define SYSTEM_CONFIG2020__PX_XLANE_START_bp    1u
#define SYSTEM_CONFIG2020__PX_XLANE_START_bm    0x00000006u
#define SYSTEM_CONFIG2020__PX_XLANE_START_bc    2u
#define SYSTEM_CONFIG2020__PX_TX_SPDSEL_bp    3u
#define SYSTEM_CONFIG2020__PX_TX_SPDSEL_bm    0x00000018u
#define SYSTEM_CONFIG2020__PX_TX_SPDSEL_bc    2u
#define SYSTEM_CONFIG2020__PX_RX_SPDSEL_bp    5u
#define SYSTEM_CONFIG2020__PX_RX_SPDSEL_bm    0x00000060u
#define SYSTEM_CONFIG2020__PX_RX_SPDSEL_bc    2u
#define SYSTEM_CONFIG2020__PX_TX_SEND_CLK_REF_bp    7u
#define SYSTEM_CONFIG2020__PX_TX_SEND_CLK_REF_bm    0x00000080u
#define SYSTEM_CONFIG2020__PX_TX_SEND_CLK_REF_bc    1u
#define SYSTEM_CONFIG2020__PX_TXANA_DATA_FIFO_SEL_bp    10u
#define SYSTEM_CONFIG2020__PX_TXANA_DATA_FIFO_SEL_bm    0x00000400u
#define SYSTEM_CONFIG2020__PX_TXANA_DATA_FIFO_SEL_bc    1u
#define SYSTEM_CONFIG2020__PX_NEARAFELB_bp    11u
#define SYSTEM_CONFIG2020__PX_NEARAFELB_bm    0x00000800u
#define SYSTEM_CONFIG2020__PX_NEARAFELB_bc    1u
#define SYSTEM_CONFIG2020__PX_LOAD_INTEGRAL_VALUE_bp    12u
#define SYSTEM_CONFIG2020__PX_LOAD_INTEGRAL_VALUE_bm    0x00001000u
#define SYSTEM_CONFIG2020__PX_LOAD_INTEGRAL_VALUE_bc    1u
#define SYSTEM_CONFIG2020__PX_DS_EBF_EN_bp    13u
#define SYSTEM_CONFIG2020__PX_DS_EBF_EN_bm    0x00002000u
#define SYSTEM_CONFIG2020__PX_DS_EBF_EN_bc    1u
#define SYSTEM_CONFIG2020__CS_NOT_P1_DEBUG_SEL_bp    14u
#define SYSTEM_CONFIG2020__CS_NOT_P1_DEBUG_SEL_bm    0x00004000u
#define SYSTEM_CONFIG2020__CS_NOT_P1_DEBUG_SEL_bc    1u
#define SYSTEM_CONFIG2020__PX_RX_INTEGRAL_VALUE_bp    16u
#define SYSTEM_CONFIG2020__PX_RX_INTEGRAL_VALUE_bm    0x00FF0000u
#define SYSTEM_CONFIG2020__PX_RX_INTEGRAL_VALUE_bc    8u

/*
 * Register: SYSTEM_CONFIG2021
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2021_REG_OFFSET    0x00000054u

#define SYSTEM_CONFIG2021__SW_SET_CS_PLL_UNLOCK_XPHY_INT_bp    0u
#define SYSTEM_CONFIG2021__SW_SET_CS_PLL_UNLOCK_XPHY_INT_bm    0x00000001u
#define SYSTEM_CONFIG2021__SW_SET_CS_PLL_UNLOCK_XPHY_INT_bc    1u
#define SYSTEM_CONFIG2021__SW_SET_LOSS_CLK_RX_XPHY_INT_bp    1u
#define SYSTEM_CONFIG2021__SW_SET_LOSS_CLK_RX_XPHY_INT_bm    0x00000002u
#define SYSTEM_CONFIG2021__SW_SET_LOSS_CLK_RX_XPHY_INT_bc    1u
#define SYSTEM_CONFIG2021__SW_SET_LOSS_CLK_TX_XPHY_INT_bp    2u
#define SYSTEM_CONFIG2021__SW_SET_LOSS_CLK_TX_XPHY_INT_bm    0x00000004u
#define SYSTEM_CONFIG2021__SW_SET_LOSS_CLK_TX_XPHY_INT_bc    1u
#define SYSTEM_CONFIG2021__SW_CLR_XPHY_INT_bp    8u
#define SYSTEM_CONFIG2021__SW_CLR_XPHY_INT_bm    0x00000100u
#define SYSTEM_CONFIG2021__SW_CLR_XPHY_INT_bc    1u

/*
 * Register: SYSTEM_CONFIG2022
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2022_REG_OFFSET    0x00000058u

#define SYSTEM_CONFIG2022__ATI2ARI_LB_ENABLE_bp    0u
#define SYSTEM_CONFIG2022__ATI2ARI_LB_ENABLE_bm    0x00000001u
#define SYSTEM_CONFIG2022__ATI2ARI_LB_ENABLE_bc    1u
#define SYSTEM_CONFIG2022__ARI2ATI_LB_ENABLE_bp    1u
#define SYSTEM_CONFIG2022__ARI2ATI_LB_ENABLE_bm    0x00000002u
#define SYSTEM_CONFIG2022__ARI2ATI_LB_ENABLE_bc    1u

/*
 * Register: SYSTEM_CONFIG2023
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2023_REG_OFFSET    0x0000005Cu

#define SYSTEM_CONFIG2023__DT_ENABLE_ALL_bp    0u
#define SYSTEM_CONFIG2023__DT_ENABLE_ALL_bm    0x00000001u
#define SYSTEM_CONFIG2023__DT_ENABLE_ALL_bc    1u

/*
 * Register: SYSTEM_CONFIG2024
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2024_REG_OFFSET    0x00000060u

#define SYSTEM_CONFIG2024__ISOLATE_MODEM_RX_bp    0u
#define SYSTEM_CONFIG2024__ISOLATE_MODEM_RX_bm    0x00000001u
#define SYSTEM_CONFIG2024__ISOLATE_MODEM_RX_bc    1u

/*
 * Register: SYSTEM_CONFIG2025
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2025_REG_OFFSET    0x00000064u

#define SYSTEM_CONFIG2025__NTW_L3_MEM_STBY_bp    0u
#define SYSTEM_CONFIG2025__NTW_L3_MEM_STBY_bm    0x00000001u
#define SYSTEM_CONFIG2025__NTW_L3_MEM_STBY_bc    1u
#define SYSTEM_CONFIG2025__MDM_TX_MEM_STDBY_bp    1u
#define SYSTEM_CONFIG2025__MDM_TX_MEM_STDBY_bm    0x00000002u
#define SYSTEM_CONFIG2025__MDM_TX_MEM_STDBY_bc    1u

/*
 * Register: SYSTEM_CONFIG2026
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2026_REG_OFFSET    0x00000068u

#define SYSTEM_CONFIG2026__PLL_MDM_RX_ENABLE_bp    0u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_ENABLE_bm    0x00000001u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_ENABLE_bc    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_STRB_bp    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_STRB_bm    0x00000002u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_STRB_bc    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_STRB_BYPASS_bp    2u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_STRB_BYPASS_bm    0x00000004u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_STRB_BYPASS_bc    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_SSCG_CONTROL_bp    3u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_SSCG_CONTROL_bm    0x00000008u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_SSCG_CONTROL_bc    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_SPREAD_CONTROL_bp    4u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_SPREAD_CONTROL_bm    0x00000010u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_SPREAD_CONTROL_bc    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_ODF_bp    5u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_ODF_bm    0x000000E0u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_ODF_bc    3u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_N_RESET_ASYNC_bp    8u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_N_RESET_ASYNC_bm    0x00000100u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_N_RESET_ASYNC_bc    1u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_NDIV_bp    9u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_NDIV_bm    0x0000FE00u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_NDIV_bc    7u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_MOD_PERIOD_bp    16u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_MOD_PERIOD_bm    0x1FFF0000u
#define SYSTEM_CONFIG2026__PLL_MDM_RX_MOD_PERIOD_bc    13u

/*
 * Register: SYSTEM_CONFIG2027
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2027_REG_OFFSET    0x0000006Cu

#define SYSTEM_CONFIG2027__PLL_MDM_RX_INC_STEP_bp    0u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_INC_STEP_bm    0x00007FFFu
#define SYSTEM_CONFIG2027__PLL_MDM_RX_INC_STEP_bc    15u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_IDF_bp    15u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_IDF_bm    0x00038000u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_IDF_bc    3u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_FRAC_CONTROL_bp    18u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_FRAC_CONTROL_bm    0x00040000u
#define SYSTEM_CONFIG2027__PLL_MDM_RX_FRAC_CONTROL_bc    1u

/*
 * Register: SYSTEM_CONFIG2028
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2028_REG_OFFSET    0x00000070u

#define SYSTEM_CONFIG2028__PLL_MDM_RX_FRAC_INPUT_bp    0u
#define SYSTEM_CONFIG2028__PLL_MDM_RX_FRAC_INPUT_bm    0x0000FFFFu
#define SYSTEM_CONFIG2028__PLL_MDM_RX_FRAC_INPUT_bc    16u

/*
 * Register: SYSTEM_CONFIG2029
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2029_REG_OFFSET    0x00000074u

#define SYSTEM_CONFIG2029__MDM_RX_PLL_CLKDIV8_RST_N_bp    0u
#define SYSTEM_CONFIG2029__MDM_RX_PLL_CLKDIV8_RST_N_bm    0x00000001u
#define SYSTEM_CONFIG2029__MDM_RX_PLL_CLKDIV8_RST_N_bc    1u

/*
 * Register: SYSTEM_CONFIG2030
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2030_REG_OFFSET    0x00000078u

#define SYSTEM_CONFIG2030__PLL_SCP_STRB_bp    1u
#define SYSTEM_CONFIG2030__PLL_SCP_STRB_bm    0x00000002u
#define SYSTEM_CONFIG2030__PLL_SCP_STRB_bc    1u
#define SYSTEM_CONFIG2030__PLL_SCP_STRB_BYPASS_bp    2u
#define SYSTEM_CONFIG2030__PLL_SCP_STRB_BYPASS_bm    0x00000004u
#define SYSTEM_CONFIG2030__PLL_SCP_STRB_BYPASS_bc    1u
#define SYSTEM_CONFIG2030__PLL_SCP_SSCG_CONTROL_bp    3u
#define SYSTEM_CONFIG2030__PLL_SCP_SSCG_CONTROL_bm    0x00000008u
#define SYSTEM_CONFIG2030__PLL_SCP_SSCG_CONTROL_bc    1u
#define SYSTEM_CONFIG2030__PLL_SCP_SPREAD_CONTROL_bp    4u
#define SYSTEM_CONFIG2030__PLL_SCP_SPREAD_CONTROL_bm    0x00000010u
#define SYSTEM_CONFIG2030__PLL_SCP_SPREAD_CONTROL_bc    1u
#define SYSTEM_CONFIG2030__PLL_SCP_ODF_bp    5u
#define SYSTEM_CONFIG2030__PLL_SCP_ODF_bm    0x000000E0u
#define SYSTEM_CONFIG2030__PLL_SCP_ODF_bc    3u
#define SYSTEM_CONFIG2030__PLL_SCP_N_RESET_ASYNC_bp    8u
#define SYSTEM_CONFIG2030__PLL_SCP_N_RESET_ASYNC_bm    0x00000100u
#define SYSTEM_CONFIG2030__PLL_SCP_N_RESET_ASYNC_bc    1u
#define SYSTEM_CONFIG2030__PLL_SCP_NDIV_bp    9u
#define SYSTEM_CONFIG2030__PLL_SCP_NDIV_bm    0x0000FE00u
#define SYSTEM_CONFIG2030__PLL_SCP_NDIV_bc    7u
#define SYSTEM_CONFIG2030__PLL_SCP_MOD_PERIOD_bp    16u
#define SYSTEM_CONFIG2030__PLL_SCP_MOD_PERIOD_bm    0x1FFF0000u
#define SYSTEM_CONFIG2030__PLL_SCP_MOD_PERIOD_bc    13u

/*
 * Register: SYSTEM_CONFIG2031
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2031_REG_OFFSET    0x0000007Cu

#define SYSTEM_CONFIG2031__PLL_SCP_INC_STEP_bp    0u
#define SYSTEM_CONFIG2031__PLL_SCP_INC_STEP_bm    0x00007FFFu
#define SYSTEM_CONFIG2031__PLL_SCP_INC_STEP_bc    15u
#define SYSTEM_CONFIG2031__PLL_SCP_IDF_bp    15u
#define SYSTEM_CONFIG2031__PLL_SCP_IDF_bm    0x00038000u
#define SYSTEM_CONFIG2031__PLL_SCP_IDF_bc    3u
#define SYSTEM_CONFIG2031__PLL_SCP_FRAC_CONTROL_bp    18u
#define SYSTEM_CONFIG2031__PLL_SCP_FRAC_CONTROL_bm    0x00040000u
#define SYSTEM_CONFIG2031__PLL_SCP_FRAC_CONTROL_bc    1u
#define SYSTEM_CONFIG2031__SCP_TTL_CAPTURE_bp    19u
#define SYSTEM_CONFIG2031__SCP_TTL_CAPTURE_bm    0x00080000u
#define SYSTEM_CONFIG2031__SCP_TTL_CAPTURE_bc    1u
#define SYSTEM_CONFIG2031__SEL_SCP_MAPPING_bm    0x00300000
#define SYSTEM_CONFIG2031__SEL_SCP_MAPPING_bp    20

/*
 * Register: SYSTEM_CONFIG2032
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2032_REG_OFFSET    0x00000080u

#define SYSTEM_CONFIG2032__PLL_SCP_FRAC_INPUT_bp    0u
#define SYSTEM_CONFIG2032__PLL_SCP_FRAC_INPUT_bm    0x0000FFFFu
#define SYSTEM_CONFIG2032__PLL_SCP_FRAC_INPUT_bc    16u

/*
 * Register: SYSTEM_CONFIG2033
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2033_REG_OFFSET    0x00000084u

#define SYSTEM_CONFIG2033__SEL_PLL_ADC_NOT_PLL_RX_MODEM_bp    0u
#define SYSTEM_CONFIG2033__SEL_PLL_ADC_NOT_PLL_RX_MODEM_bm    0x00000001u
#define SYSTEM_CONFIG2033__SEL_PLL_ADC_NOT_PLL_RX_MODEM_bc    1u

/*
 * Register: SYSTEM_CONFIG2034
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2034_REG_OFFSET    0x00000088u

#define SYSTEM_CONFIG2034__ITM_CLR_PLL_LOCK_bp    0u
#define SYSTEM_CONFIG2034__ITM_CLR_PLL_LOCK_bm    0x00000001u
#define SYSTEM_CONFIG2034__ITM_CLR_PLL_LOCK_bc    1u
#define SYSTEM_CONFIG2034__ITM_CLR_FLAG_TH_HIGH_bp    1u
#define SYSTEM_CONFIG2034__ITM_CLR_FLAG_TH_HIGH_bm    0x00000002u
#define SYSTEM_CONFIG2034__ITM_CLR_FLAG_TH_HIGH_bc    1u
#define SYSTEM_CONFIG2034__ITM_CLR_FLAG_TH_LOW_bp    2u
#define SYSTEM_CONFIG2034__ITM_CLR_FLAG_TH_LOW_bm    0x00000004u
#define SYSTEM_CONFIG2034__ITM_CLR_FLAG_TH_LOW_bc    1u
#define SYSTEM_CONFIG2034__ITM_SET_PLL_LOCK_bp    4u
#define SYSTEM_CONFIG2034__ITM_SET_PLL_LOCK_bm    0x00000010u
#define SYSTEM_CONFIG2034__ITM_SET_PLL_LOCK_bc    1u
#define SYSTEM_CONFIG2034__ITM_SET_FLAG_TH_HIGH_bp    5u
#define SYSTEM_CONFIG2034__ITM_SET_FLAG_TH_HIGH_bm    0x00000020u
#define SYSTEM_CONFIG2034__ITM_SET_FLAG_TH_HIGH_bc    1u
#define SYSTEM_CONFIG2034__ITM_SET_FLAG_TH_LOW_bp    6u
#define SYSTEM_CONFIG2034__ITM_SET_FLAG_TH_LOW_bm    0x00000040u
#define SYSTEM_CONFIG2034__ITM_SET_FLAG_TH_LOW_bc    1u
#define SYSTEM_CONFIG2034__SET_IT_PLL_LOCK_bp    8u
#define SYSTEM_CONFIG2034__SET_IT_PLL_LOCK_bm    0x00000100u
#define SYSTEM_CONFIG2034__SET_IT_PLL_LOCK_bc    1u
#define SYSTEM_CONFIG2034__SET_IT_FLAG_TH_HIGH_bp    9u
#define SYSTEM_CONFIG2034__SET_IT_FLAG_TH_HIGH_bm    0x00000200u
#define SYSTEM_CONFIG2034__SET_IT_FLAG_TH_HIGH_bc    1u
#define SYSTEM_CONFIG2034__SET_IT_FLAG_TH_LOW_bp    10u
#define SYSTEM_CONFIG2034__SET_IT_FLAG_TH_LOW_bm    0x00000400u
#define SYSTEM_CONFIG2034__SET_IT_FLAG_TH_LOW_bc    1u
#define SYSTEM_CONFIG2034__CLEAR_IT_PLL_LOCK_bp    12u
#define SYSTEM_CONFIG2034__CLEAR_IT_PLL_LOCK_bm    0x00001000u
#define SYSTEM_CONFIG2034__CLEAR_IT_PLL_LOCK_bc    1u
#define SYSTEM_CONFIG2034__CLEAR_IT_FLAG_TH_HIGH_bp    13u
#define SYSTEM_CONFIG2034__CLEAR_IT_FLAG_TH_HIGH_bm    0x00002000u
#define SYSTEM_CONFIG2034__CLEAR_IT_FLAG_TH_HIGH_bc    1u
#define SYSTEM_CONFIG2034__CLEAR_IT_FLAG_TH_LOW_bp    14u
#define SYSTEM_CONFIG2034__CLEAR_IT_FLAG_TH_LOW_bm    0x00004000u
#define SYSTEM_CONFIG2034__CLEAR_IT_FLAG_TH_LOW_bc    1u

/*
 * Register: SYSTEM_CONFIG2035
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2035_REG_OFFSET    0x0000008Cu

#define SYSTEM_CONFIG2035__XCK_SPAREIN_bp    0u
#define SYSTEM_CONFIG2035__XCK_SPAREIN_bm    0x00000007u
#define SYSTEM_CONFIG2035__XCK_SPAREIN_bc    3u
#define SYSTEM_CONFIG2035__XCK_SELVLDO_bp    3u
#define SYSTEM_CONFIG2035__XCK_SELVLDO_bm    0x00000038u
#define SYSTEM_CONFIG2035__XCK_SELVLDO_bc    3u
#define SYSTEM_CONFIG2035__XCK_BYPLLFCY_bp    7u
#define SYSTEM_CONFIG2035__XCK_BYPLLFCY_bm    0x00000080u
#define SYSTEM_CONFIG2035__XCK_BYPLLFCY_bc    1u
#define SYSTEM_CONFIG2035__XCK_PSREN_bp    8u
#define SYSTEM_CONFIG2035__XCK_PSREN_bm    0x00000100u
#define SYSTEM_CONFIG2035__XCK_PSREN_bc    1u
#define SYSTEM_CONFIG2035__XCK_IBAMP_bp    9u
#define SYSTEM_CONFIG2035__XCK_IBAMP_bm    0x00000200u
#define SYSTEM_CONFIG2035__XCK_IBAMP_bc    1u
#define SYSTEM_CONFIG2035__XCK_CLKRFPLL_PD_bp    10u
#define SYSTEM_CONFIG2035__XCK_CLKRFPLL_PD_bm    0x00000400u
#define SYSTEM_CONFIG2035__XCK_CLKRFPLL_PD_bc    1u
#define SYSTEM_CONFIG2035__XCK_CLKETH_PD_bp    11u
#define SYSTEM_CONFIG2035__XCK_CLKETH_PD_bm    0x00000800u
#define SYSTEM_CONFIG2035__XCK_CLKETH_PD_bc    1u

/*
 * Register: SYSTEM_CONFIG2036
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2036_REG_OFFSET    0x00000090u

#define SYSTEM_CONFIG2036__PLL_DAC_ENABLE_bp    0u
#define SYSTEM_CONFIG2036__PLL_DAC_ENABLE_bm    0x00000001u
#define SYSTEM_CONFIG2036__PLL_DAC_ENABLE_bc    1u

/*
 * Register: SYSTEM_CONFIG2037
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2037_REG_OFFSET    0x00000094u

#define SYSTEM_CONFIG2037__DIV_RATIO_bp    0u
#define SYSTEM_CONFIG2037__DIV_RATIO_bm    0x00000003u
#define SYSTEM_CONFIG2037__DIV_RATIO_bc    2u

/*
 * Register: SYSTEM_CONFIG2447
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2447_REG_OFFSET    0x000006FCu

#define SYSTEM_CONFIG2447__MODEM_CONFIG_VERIF_1_bp    0u
#define SYSTEM_CONFIG2447__MODEM_CONFIG_VERIF_1_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG2447__MODEM_CONFIG_VERIF_1_bc    32u

/*
 * Register: SYSTEM_CONFIG2448
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2448_REG_OFFSET    0x00000700u

#define SYSTEM_CONFIG2448__MODEM_CONFIG_VERIF_2_bp    0u
#define SYSTEM_CONFIG2448__MODEM_CONFIG_VERIF_2_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG2448__MODEM_CONFIG_VERIF_2_bc    32u

/*
 * Register: SYSTEM_CONFIG2449
 *   Offset is absolute
 */
#define SYSTEM_CONFIG2449_REG_OFFSET    0x00000704u

#define SYSTEM_CONFIG2449__MODEM_CONFIG_VERIF_3_bp    0u
#define SYSTEM_CONFIG2449__MODEM_CONFIG_VERIF_3_bm    0xFFFFFFFFu
#define SYSTEM_CONFIG2449__MODEM_CONFIG_VERIF_3_bc    32u

/*
 * Register: SYSTEM_STATUS2450
 *   Offset is absolute
 */
#define SYSTEM_STATUS2450_REG_OFFSET    0x00000708u

#define SYSTEM_STATUS2450__PX_DEBUG_DATA_bp    0u
#define SYSTEM_STATUS2450__PX_DEBUG_DATA_bm    0x0000FFFFu
#define SYSTEM_STATUS2450__PX_DEBUG_DATA_bc    16u
#define SYSTEM_STATUS2450__CS_CLK_FREF_READY_bp    16u
#define SYSTEM_STATUS2450__CS_CLK_FREF_READY_bm    0x00010000u
#define SYSTEM_STATUS2450__CS_CLK_FREF_READY_bc    1u

/*
 * Register: SYSTEM_STATUS2451
 *   Offset is absolute
 */
#define SYSTEM_STATUS2451_REG_OFFSET    0x0000070Cu

#define SYSTEM_STATUS2451__PX_LOSS_CLK_TX_bp    0u
#define SYSTEM_STATUS2451__PX_LOSS_CLK_TX_bm    0x00000001u
#define SYSTEM_STATUS2451__PX_LOSS_CLK_TX_bc    1u
#define SYSTEM_STATUS2451__PX_DS_EBF_UDF_bp    1u
#define SYSTEM_STATUS2451__PX_DS_EBF_UDF_bm    0x00000002u
#define SYSTEM_STATUS2451__PX_DS_EBF_UDF_bc    1u
#define SYSTEM_STATUS2451__PX_DS_EBF_OVF_bp    2u
#define SYSTEM_STATUS2451__PX_DS_EBF_OVF_bm    0x00000004u
#define SYSTEM_STATUS2451__PX_DS_EBF_OVF_bc    1u
#define SYSTEM_STATUS2451__PX_DEBUG_TRIGGER_bp    3u
#define SYSTEM_STATUS2451__PX_DEBUG_TRIGGER_bm    0x00000008u
#define SYSTEM_STATUS2451__PX_DEBUG_TRIGGER_bc    1u
#define SYSTEM_STATUS2451__PX_LOSS_CLK_RX_bp    4u
#define SYSTEM_STATUS2451__PX_LOSS_CLK_RX_bm    0x00000010u
#define SYSTEM_STATUS2451__PX_LOSS_CLK_RX_bc    1u
#define SYSTEM_STATUS2451__PX_RX_HF_CLK_READY_bp    5u
#define SYSTEM_STATUS2451__PX_RX_HF_CLK_READY_bm    0x00000020u
#define SYSTEM_STATUS2451__PX_RX_HF_CLK_READY_bc    1u
#define SYSTEM_STATUS2451__PX_TX_HF_CLK_READY_bp    6u
#define SYSTEM_STATUS2451__PX_TX_HF_CLK_READY_bm    0x00000040u
#define SYSTEM_STATUS2451__PX_TX_HF_CLK_READY_bc    1u
#define SYSTEM_STATUS2451__XLANE_READY_bp    7u
#define SYSTEM_STATUS2451__XLANE_READY_bm    0x00000080u
#define SYSTEM_STATUS2451__XLANE_READY_bc    1u

/*
 * Register: SYSTEM_STATUS2452
 *   Offset is absolute
 */
#define SYSTEM_STATUS2452_REG_OFFSET    0x00000710u

#define SYSTEM_STATUS2452__CS_DEBUG_DATA_bp    0u
#define SYSTEM_STATUS2452__CS_DEBUG_DATA_bm    0x0000FFFFu
#define SYSTEM_STATUS2452__CS_DEBUG_DATA_bc    16u
#define SYSTEM_STATUS2452__CS_DEBUG_TRIGGER_bp    16u
#define SYSTEM_STATUS2452__CS_DEBUG_TRIGGER_bm    0x00010000u
#define SYSTEM_STATUS2452__CS_DEBUG_TRIGGER_bc    1u
#define SYSTEM_STATUS2452__CS_READY_bp    17u
#define SYSTEM_STATUS2452__CS_READY_bm    0x00020000u
#define SYSTEM_STATUS2452__CS_READY_bc    1u

/*
 * Register: SYSTEM_STATUS2453
 *   Offset is absolute
 */
#define SYSTEM_STATUS2453_REG_OFFSET    0x00000714u

#define SYSTEM_STATUS2453__CS_PLL_UNLOCK_bp    0u
#define SYSTEM_STATUS2453__CS_PLL_UNLOCK_bm    0x00000001u
#define SYSTEM_STATUS2453__CS_PLL_UNLOCK_bc    1u
#define SYSTEM_STATUS2453__LOSS_CLK_RX_bp    1u
#define SYSTEM_STATUS2453__LOSS_CLK_RX_bm    0x00000002u
#define SYSTEM_STATUS2453__LOSS_CLK_RX_bc    1u
#define SYSTEM_STATUS2453__LOSS_CLK_TX_bp    2u
#define SYSTEM_STATUS2453__LOSS_CLK_TX_bm    0x00000004u
#define SYSTEM_STATUS2453__LOSS_CLK_TX_bc    1u
#define SYSTEM_STATUS2453__XPHY_INT_bp    3u
#define SYSTEM_STATUS2453__XPHY_INT_bm    0x00000008u
#define SYSTEM_STATUS2453__XPHY_INT_bc    1u

/*
 * Register: SYSTEM_STATUS2454
 *   Offset is absolute
 */
#define SYSTEM_STATUS2454_REG_OFFSET    0x00000718u

#define SYSTEM_STATUS2454__CS_PLL_UNLOCK_REDGED_bp    0u
#define SYSTEM_STATUS2454__CS_PLL_UNLOCK_REDGED_bm    0x00000001u
#define SYSTEM_STATUS2454__CS_PLL_UNLOCK_REDGED_bc    1u
#define SYSTEM_STATUS2454__LOSS_CLK_RX_REDGED_bp    1u
#define SYSTEM_STATUS2454__LOSS_CLK_RX_REDGED_bm    0x00000002u
#define SYSTEM_STATUS2454__LOSS_CLK_RX_REDGED_bc    1u
#define SYSTEM_STATUS2454__LOSS_CLK_TX_REDGED_bp    2u
#define SYSTEM_STATUS2454__LOSS_CLK_TX_REDGED_bm    0x00000004u
#define SYSTEM_STATUS2454__LOSS_CLK_TX_REDGED_bc    1u

/*
 * Register: SYSTEM_STATUS2455
 *   Offset is absolute
 */
#define SYSTEM_STATUS2455_REG_OFFSET    0x0000071Cu

#define SYSTEM_STATUS2455__PLL_MDM_RX_LOCKP_bp    0u
#define SYSTEM_STATUS2455__PLL_MDM_RX_LOCKP_bm    0x00000001u
#define SYSTEM_STATUS2455__PLL_MDM_RX_LOCKP_bc    1u

/*
 * Register: SYSTEM_STATUS2456
 *   Offset is absolute
 */
#define SYSTEM_STATUS2456_REG_OFFSET    0x00000720u

#define SYSTEM_STATUS2456__XCK_SPAREOUT_bp    0u
#define SYSTEM_STATUS2456__XCK_SPAREOUT_bm    0x0000000Fu
#define SYSTEM_STATUS2456__XCK_SPAREOUT_bc    4u

/*
 * Register: SYSTEM_STATUS2457
 *   Offset is absolute
 */
#define SYSTEM_STATUS2457_REG_OFFSET    0x00000724u

#define SYSTEM_STATUS2457__PLL_DAC_LOCKP_bp    0u
#define SYSTEM_STATUS2457__PLL_DAC_LOCKP_bm    0x00000001u
#define SYSTEM_STATUS2457__PLL_DAC_LOCKP_bc    1u

/*
 * Register: SYSTEM_STATUS2458
 *   Offset is absolute
 */
#define SYSTEM_STATUS2458_REG_OFFSET    0x00000728u

#define SYSTEM_STATUS2458__ITM_REG_PLL_LOCK_bp    0u
#define SYSTEM_STATUS2458__ITM_REG_PLL_LOCK_bm    0x00000001u
#define SYSTEM_STATUS2458__ITM_REG_PLL_LOCK_bc    1u
#define SYSTEM_STATUS2458__ITM_REG_FLAG_TH_LOW_bp    1u
#define SYSTEM_STATUS2458__ITM_REG_FLAG_TH_LOW_bm    0x00000002u
#define SYSTEM_STATUS2458__ITM_REG_FLAG_TH_LOW_bc    1u
#define SYSTEM_STATUS2458__ITM_REG_FLAG_TH_HIGH_bp    2u
#define SYSTEM_STATUS2458__ITM_REG_FLAG_TH_HIGH_bm    0x00000004u
#define SYSTEM_STATUS2458__ITM_REG_FLAG_TH_HIGH_bc    1u

/*
 * Register: SYSTEM_STATUS2459
 *   Offset is absolute
 */
#define SYSTEM_STATUS2459_REG_OFFSET    0x0000072Cu

#define SYSTEM_STATUS2459__PLL_SCP_LOCKP_bp    0u
#define SYSTEM_STATUS2459__PLL_SCP_LOCKP_bm    0x00000001u
#define SYSTEM_STATUS2459__PLL_SCP_LOCKP_bc    1u

/*
 * Register: SYSTEM_STATUS2460
 *   Offset is absolute
 */
#define SYSTEM_STATUS2460_REG_OFFSET    0x00000730u

#define SYSTEM_STATUS2460__MODEM_STATUS_VERIF_1_bp    0u
#define SYSTEM_STATUS2460__MODEM_STATUS_VERIF_1_bm    0xFFFFFFFFu
#define SYSTEM_STATUS2460__MODEM_STATUS_VERIF_1_bc    32u

/*
 * Top-level struct
 */
typedef struct {
    uint32_t SYSTEM_CONFIG2000;
    uint32_t SYSTEM_CONFIG2001;
    uint32_t SYSTEM_CONFIG2002;
    uint32_t SYSTEM_CONFIG2003;
    uint32_t SYSTEM_CONFIG2004;
    uint32_t SYSTEM_CONFIG2005;
    uint32_t SYSTEM_CONFIG2006;
    uint32_t SYSTEM_CONFIG2007;
    uint32_t SYSTEM_CONFIG2008;
    uint32_t SYSTEM_CONFIG2009;
    uint32_t SYSTEM_CONFIG2010;
    uint32_t SYSTEM_CONFIG2011;
    uint32_t SYSTEM_CONFIG2012;
    uint32_t SYSTEM_CONFIG2013;
    uint32_t SYSTEM_CONFIG2014;
    uint32_t SYSTEM_CONFIG2015;
    uint32_t SYSTEM_CONFIG2016;
    uint32_t SYSTEM_CONFIG2017;
    uint32_t SYSTEM_CONFIG2018;
    uint32_t SYSTEM_CONFIG2019;
    uint32_t SYSTEM_CONFIG2020;
    uint32_t SYSTEM_CONFIG2021;
    uint32_t SYSTEM_CONFIG2022;
    uint32_t SYSTEM_CONFIG2023;
    uint32_t SYSTEM_CONFIG2024;
    uint32_t SYSTEM_CONFIG2025;
    uint32_t SYSTEM_CONFIG2026;
    uint32_t SYSTEM_CONFIG2027;
    uint32_t SYSTEM_CONFIG2028;
    uint32_t SYSTEM_CONFIG2029;
    uint32_t SYSTEM_CONFIG2030;
    uint32_t SYSTEM_CONFIG2031;
    uint32_t SYSTEM_CONFIG2032;
    uint32_t SYSTEM_CONFIG2033;
    uint32_t SYSTEM_CONFIG2034;
    uint32_t SYSTEM_CONFIG2035;
    uint32_t SYSTEM_CONFIG2036;
    uint32_t SYSTEM_CONFIG2037;
    uint8_t reserved_0x98_0x6fb[0x664];
    uint32_t SYSTEM_CONFIG2447;
    uint32_t SYSTEM_CONFIG2448;
    uint32_t SYSTEM_CONFIG2449;
    uint32_t SYSTEM_STATUS2450;
    uint32_t SYSTEM_STATUS2451;
    uint32_t SYSTEM_STATUS2452;
    uint32_t SYSTEM_STATUS2453;
    uint32_t SYSTEM_STATUS2454;
    uint32_t SYSTEM_STATUS2455;
    uint32_t SYSTEM_STATUS2456;
    uint32_t SYSTEM_STATUS2457;
    uint32_t SYSTEM_STATUS2458;
    uint32_t SYSTEM_STATUS2459;
    uint32_t SYSTEM_STATUS2460;
} MODEM_SYSCFG_2000_2799_SYSCFG_2000_2799_t;

#ifdef __cplusplus
} /* namespace CatsonVersion1Registers */
#endif

#endif /* MODEM_SYSCFG_2000_2799__H */
