Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 22 13:57:39 2025
| Host         : DESKTOP-M5QDJD3 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file prj_uart_stopwatch_timing_summary_routed.rpt -pb prj_uart_stopwatch_timing_summary_routed.pb -rpx prj_uart_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : prj_uart_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (19)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (3)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (19)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Btn_DB_CLEAR/r_1kHz_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Btn_DB_RUN/r_1kHz_reg/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: U_Stopwatch_watch/U_Fnd_Ctrl/U_Clk_Divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.303        0.000                      0                  527        0.081        0.000                      0                  527        3.750        0.000                       0                   280  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.303        0.000                      0                  527        0.081        0.000                      0                  527        3.750        0.000                       0                   280  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.081ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.182ns (21.633%)  route 4.282ns (78.367%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.603    10.614    U_UART_CU/inst0
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_UART_CU/inst_reg[1]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.182ns (21.633%)  route 4.282ns (78.367%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.603    10.614    U_UART_CU/inst0
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[4]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_UART_CU/inst_reg[4]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.182ns (21.633%)  route 4.282ns (78.367%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.603    10.614    U_UART_CU/inst0
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[6]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_UART_CU/inst_reg[6]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.303ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.464ns  (logic 1.182ns (21.633%)  route 4.282ns (78.367%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.603    10.614    U_UART_CU/inst0
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[7]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.917    U_UART_CU/inst_reg[7]
  -------------------------------------------------------------------
                         required time                         14.917    
                         arrival time                         -10.614    
  -------------------------------------------------------------------
                         slack                                  4.303    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.182ns (22.799%)  route 4.002ns (77.201%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.323    10.335    U_UART_CU/inst0
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_UART_CU/inst_reg[0]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.182ns (22.799%)  route 4.002ns (77.201%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.323    10.335    U_UART_CU/inst0
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[2]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_UART_CU/inst_reg[2]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.546ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.184ns  (logic 1.182ns (22.799%)  route 4.002ns (77.201%))
  Logic Levels:           4  (LUT6=3 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 r  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 f  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.490     9.888    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I0_O)        0.124    10.012 r  U_UART_CU/inst[7]_i_1/O
                         net (fo=7, routed)           0.323    10.335    U_UART_CU/inst0
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[3]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_CE)      -0.205    14.881    U_UART_CU/inst_reg[3]
  -------------------------------------------------------------------
                         required time                         14.881    
                         arrival time                         -10.335    
  -------------------------------------------------------------------
                         slack                                  4.546    

Slack (MET) :             4.917ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.109ns  (logic 1.210ns (23.682%)  route 3.899ns (76.318%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 f  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 r  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.710    10.108    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X60Y21         LUT5 (Prop_lut5_I1_O)        0.152    10.260 r  U_UART_CU/inst[1]_i_1/O
                         net (fo=1, routed)           0.000    10.260    U_UART_CU/p_1_in__0[1]
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[1]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.091    15.177    U_UART_CU/inst_reg[1]
  -------------------------------------------------------------------
                         required time                         15.177    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  4.917    

Slack (MET) :             5.120ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.182ns (24.158%)  route 3.711ns (75.842%))
  Logic Levels:           4  (LUT3=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 f  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 r  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.522     9.919    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X60Y21         LUT3 (Prop_lut3_I2_O)        0.124    10.043 r  U_UART_CU/inst[4]_i_1/O
                         net (fo=1, routed)           0.000    10.043    U_UART_CU/p_1_in__0[4]
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X60Y21         FDCE                                         r  U_UART_CU/inst_reg[4]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y21         FDCE (Setup_fdce_C_D)        0.077    15.163    U_UART_CU/inst_reg[4]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -10.043    
  -------------------------------------------------------------------
                         slack                                  5.120    

Slack (MET) :             5.143ns  (required time - arrival time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_CU/inst_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.821ns  (logic 1.182ns (24.516%)  route 3.639ns (75.484%))
  Logic Levels:           4  (LUT5=1 LUT6=2 RAMD32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.150ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.629     5.150    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X61Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y16         FDCE (Prop_fdce_C_Q)         0.456     5.606 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/rptr_reg_reg[0]/Q
                         net (fo=19, routed)          1.180     6.786    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRA0
    SLICE_X60Y17         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     6.936 r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/O
                         net (fo=10, routed)          1.430     8.365    U_UART_CU/out[0]
    SLICE_X63Y21         LUT6 (Prop_lut6_I1_O)        0.328     8.693 f  U_UART_CU/inst[7]_i_5/O
                         net (fo=1, routed)           0.580     9.273    U_UART_CU/inst[7]_i_5_n_0
    SLICE_X61Y21         LUT6 (Prop_lut6_I4_O)        0.124     9.397 r  U_UART_CU/inst[7]_i_3/O
                         net (fo=8, routed)           0.450     9.848    U_UART_CU/inst[7]_i_3_n_0
    SLICE_X59Y21         LUT5 (Prop_lut5_I3_O)        0.124     9.972 r  U_UART_CU/inst[0]_i_1/O
                         net (fo=1, routed)           0.000     9.972    U_UART_CU/p_1_in__0[0]
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         1.506    14.847    U_UART_CU/clk
    SLICE_X59Y21         FDCE                                         r  U_UART_CU/inst_reg[0]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X59Y21         FDCE (Setup_fdce_C_D)        0.029    15.115    U_UART_CU/inst_reg[0]
  -------------------------------------------------------------------
                         required time                         15.115    
                         arrival time                          -9.972    
  -------------------------------------------------------------------
                         slack                                  5.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.313%)  route 0.119ns (45.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.591     1.474    U_UART_FIFO/U_UART/U_UART_RX/clk
    SLICE_X62Y15         FDCE                                         r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y15         FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[6]/Q
                         net (fo=1, routed)           0.119     1.734    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/DIA0
    SLICE_X60Y16         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.857     1.984    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/WCLK
    SLICE_X60Y16         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism             -0.478     1.506    
    SLICE_X60Y16         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.653    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.734    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMS32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMS32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.619%)  route 0.291ns (67.381%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/clk
    SLICE_X62Y16         FDCE                                         r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y16         FDCE (Prop_fdce_C_Q)         0.141     1.614 r  U_UART_FIFO/U_FIFO_RX/U_FIFO_CU/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.291     1.905    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y17         RAMS32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMS32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism             -0.478     1.505    
    SLICE_X60Y17         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.815    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -1.815    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.521%)  route 0.116ns (41.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.590     1.473    U_UART_FIFO/U_UART/U_UART_RX/clk
    SLICE_X60Y15         FDCE                                         r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y15         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  U_UART_FIFO/U_UART/U_UART_RX/rx_data_reg_reg[0]/Q
                         net (fo=1, routed)           0.116     1.753    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/DIA0
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=279, routed)         0.856     1.983    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/WCLK
    SLICE_X60Y17         RAMD32                                       r  U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.632    U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y19   U_Stopwatch_watch/U_Btn_DB_CLEAR/counter_reg[7]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y19   U_Stopwatch_watch/U_Btn_DB_CLEAR/counter_reg[8]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X63Y20   U_Stopwatch_watch/U_Btn_DB_CLEAR/counter_reg[9]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y23   U_Stopwatch_watch/U_Btn_DB_CLEAR/edge_detect_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X62Y21   U_Stopwatch_watch/U_Btn_DB_CLEAR/r_1kHz_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X56Y16   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[10]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[11]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X57Y18   U_Stopwatch_watch/U_Btn_DB_RUN/counter_reg[12]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y19   U_UART_FIFO/U_FIFO_TX/U_REG_FILE/mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y16   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X60Y17   U_UART_FIFO/U_FIFO_RX/U_REG_FILE/mem_reg_0_15_0_5/RAMB_D1/CLK



