// Seed: 1864004892
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    id_8,
    output uwire id_2,
    output wire id_3,
    input tri0 id_4,
    input supply1 id_5,
    output tri0 id_6
);
  logic [7:0] id_9;
  assign id_3 = id_4;
  logic [7:0] id_10;
  uwire id_11;
  assign id_9[-1] = id_8;
  always id_10 = id_9;
  localparam id_12 = 1;
  final
    if (-1) begin : LABEL_0
      id_11 = -1'b0 - (1);
    end
  assign id_1 = 1;
endmodule
program module_1 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output uwire id_3,
    output tri id_4,
    input supply0 id_5,
    output tri0 id_6,
    input tri id_7
);
  assign id_4 = 1;
  wire id_9;
  parameter id_10 = id_10;
  wire id_11;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_6,
      id_6,
      id_7,
      id_1,
      id_3
  );
  assign modCall_1.id_5 = 0;
  wire id_12;
endmodule
