
OLED_GPS_AS_DS_V1.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ccb0  08000110  08000110  00010110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c50  0800cdc0  0800cdc0  0001cdc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ea10  0800ea10  000201f8  2**0
                  CONTENTS
  4 .ARM          00000000  0800ea10  0800ea10  000201f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800ea10  0800ea10  000201f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ea10  0800ea10  0001ea10  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ea14  0800ea14  0001ea14  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  0800ea18  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009f8  200001f8  0800ec10  000201f8  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000bf0  0800ec10  00020bf0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201f8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020221  2**0
                  CONTENTS, READONLY
 13 .debug_info   000143a4  00000000  00000000  00020264  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003905  00000000  00000000  00034608  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001400  00000000  00000000  00037f10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000f93  00000000  00000000  00039310  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001af98  00000000  00000000  0003a2a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019d70  00000000  00000000  0005523b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000951c1  00000000  00000000  0006efab  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00006b74  00000000  00000000  0010416c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000062  00000000  00000000  0010ace0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001f8 	.word	0x200001f8
 800012c:	00000000 	.word	0x00000000
 8000130:	0800cda8 	.word	0x0800cda8

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001fc 	.word	0x200001fc
 800014c:	0800cda8 	.word	0x0800cda8

08000150 <strcmp>:
 8000150:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000154:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000158:	2a01      	cmp	r2, #1
 800015a:	bf28      	it	cs
 800015c:	429a      	cmpcs	r2, r3
 800015e:	d0f7      	beq.n	8000150 <strcmp>
 8000160:	1ad0      	subs	r0, r2, r3
 8000162:	4770      	bx	lr

08000164 <strlen>:
 8000164:	4603      	mov	r3, r0
 8000166:	f813 2b01 	ldrb.w	r2, [r3], #1
 800016a:	2a00      	cmp	r2, #0
 800016c:	d1fb      	bne.n	8000166 <strlen+0x2>
 800016e:	1a18      	subs	r0, r3, r0
 8000170:	3801      	subs	r0, #1
 8000172:	4770      	bx	lr

08000174 <__aeabi_drsub>:
 8000174:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000178:	e002      	b.n	8000180 <__adddf3>
 800017a:	bf00      	nop

0800017c <__aeabi_dsub>:
 800017c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000180 <__adddf3>:
 8000180:	b530      	push	{r4, r5, lr}
 8000182:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000186:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800018a:	ea94 0f05 	teq	r4, r5
 800018e:	bf08      	it	eq
 8000190:	ea90 0f02 	teqeq	r0, r2
 8000194:	bf1f      	itttt	ne
 8000196:	ea54 0c00 	orrsne.w	ip, r4, r0
 800019a:	ea55 0c02 	orrsne.w	ip, r5, r2
 800019e:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001a2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001a6:	f000 80e2 	beq.w	800036e <__adddf3+0x1ee>
 80001aa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001ae:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001b2:	bfb8      	it	lt
 80001b4:	426d      	neglt	r5, r5
 80001b6:	dd0c      	ble.n	80001d2 <__adddf3+0x52>
 80001b8:	442c      	add	r4, r5
 80001ba:	ea80 0202 	eor.w	r2, r0, r2
 80001be:	ea81 0303 	eor.w	r3, r1, r3
 80001c2:	ea82 0000 	eor.w	r0, r2, r0
 80001c6:	ea83 0101 	eor.w	r1, r3, r1
 80001ca:	ea80 0202 	eor.w	r2, r0, r2
 80001ce:	ea81 0303 	eor.w	r3, r1, r3
 80001d2:	2d36      	cmp	r5, #54	; 0x36
 80001d4:	bf88      	it	hi
 80001d6:	bd30      	pophi	{r4, r5, pc}
 80001d8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001dc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001e0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001e4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x70>
 80001ea:	4240      	negs	r0, r0
 80001ec:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001f0:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001f4:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001f8:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x84>
 80001fe:	4252      	negs	r2, r2
 8000200:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000204:	ea94 0f05 	teq	r4, r5
 8000208:	f000 80a7 	beq.w	800035a <__adddf3+0x1da>
 800020c:	f1a4 0401 	sub.w	r4, r4, #1
 8000210:	f1d5 0e20 	rsbs	lr, r5, #32
 8000214:	db0d      	blt.n	8000232 <__adddf3+0xb2>
 8000216:	fa02 fc0e 	lsl.w	ip, r2, lr
 800021a:	fa22 f205 	lsr.w	r2, r2, r5
 800021e:	1880      	adds	r0, r0, r2
 8000220:	f141 0100 	adc.w	r1, r1, #0
 8000224:	fa03 f20e 	lsl.w	r2, r3, lr
 8000228:	1880      	adds	r0, r0, r2
 800022a:	fa43 f305 	asr.w	r3, r3, r5
 800022e:	4159      	adcs	r1, r3
 8000230:	e00e      	b.n	8000250 <__adddf3+0xd0>
 8000232:	f1a5 0520 	sub.w	r5, r5, #32
 8000236:	f10e 0e20 	add.w	lr, lr, #32
 800023a:	2a01      	cmp	r2, #1
 800023c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000240:	bf28      	it	cs
 8000242:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000246:	fa43 f305 	asr.w	r3, r3, r5
 800024a:	18c0      	adds	r0, r0, r3
 800024c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000250:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000254:	d507      	bpl.n	8000266 <__adddf3+0xe6>
 8000256:	f04f 0e00 	mov.w	lr, #0
 800025a:	f1dc 0c00 	rsbs	ip, ip, #0
 800025e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000262:	eb6e 0101 	sbc.w	r1, lr, r1
 8000266:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800026a:	d31b      	bcc.n	80002a4 <__adddf3+0x124>
 800026c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000270:	d30c      	bcc.n	800028c <__adddf3+0x10c>
 8000272:	0849      	lsrs	r1, r1, #1
 8000274:	ea5f 0030 	movs.w	r0, r0, rrx
 8000278:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800027c:	f104 0401 	add.w	r4, r4, #1
 8000280:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000284:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000288:	f080 809a 	bcs.w	80003c0 <__adddf3+0x240>
 800028c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000290:	bf08      	it	eq
 8000292:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000296:	f150 0000 	adcs.w	r0, r0, #0
 800029a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800029e:	ea41 0105 	orr.w	r1, r1, r5
 80002a2:	bd30      	pop	{r4, r5, pc}
 80002a4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002a8:	4140      	adcs	r0, r0
 80002aa:	eb41 0101 	adc.w	r1, r1, r1
 80002ae:	3c01      	subs	r4, #1
 80002b0:	bf28      	it	cs
 80002b2:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002b6:	d2e9      	bcs.n	800028c <__adddf3+0x10c>
 80002b8:	f091 0f00 	teq	r1, #0
 80002bc:	bf04      	itt	eq
 80002be:	4601      	moveq	r1, r0
 80002c0:	2000      	moveq	r0, #0
 80002c2:	fab1 f381 	clz	r3, r1
 80002c6:	bf08      	it	eq
 80002c8:	3320      	addeq	r3, #32
 80002ca:	f1a3 030b 	sub.w	r3, r3, #11
 80002ce:	f1b3 0220 	subs.w	r2, r3, #32
 80002d2:	da0c      	bge.n	80002ee <__adddf3+0x16e>
 80002d4:	320c      	adds	r2, #12
 80002d6:	dd08      	ble.n	80002ea <__adddf3+0x16a>
 80002d8:	f102 0c14 	add.w	ip, r2, #20
 80002dc:	f1c2 020c 	rsb	r2, r2, #12
 80002e0:	fa01 f00c 	lsl.w	r0, r1, ip
 80002e4:	fa21 f102 	lsr.w	r1, r1, r2
 80002e8:	e00c      	b.n	8000304 <__adddf3+0x184>
 80002ea:	f102 0214 	add.w	r2, r2, #20
 80002ee:	bfd8      	it	le
 80002f0:	f1c2 0c20 	rsble	ip, r2, #32
 80002f4:	fa01 f102 	lsl.w	r1, r1, r2
 80002f8:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002fc:	bfdc      	itt	le
 80002fe:	ea41 010c 	orrle.w	r1, r1, ip
 8000302:	4090      	lslle	r0, r2
 8000304:	1ae4      	subs	r4, r4, r3
 8000306:	bfa2      	ittt	ge
 8000308:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800030c:	4329      	orrge	r1, r5
 800030e:	bd30      	popge	{r4, r5, pc}
 8000310:	ea6f 0404 	mvn.w	r4, r4
 8000314:	3c1f      	subs	r4, #31
 8000316:	da1c      	bge.n	8000352 <__adddf3+0x1d2>
 8000318:	340c      	adds	r4, #12
 800031a:	dc0e      	bgt.n	800033a <__adddf3+0x1ba>
 800031c:	f104 0414 	add.w	r4, r4, #20
 8000320:	f1c4 0220 	rsb	r2, r4, #32
 8000324:	fa20 f004 	lsr.w	r0, r0, r4
 8000328:	fa01 f302 	lsl.w	r3, r1, r2
 800032c:	ea40 0003 	orr.w	r0, r0, r3
 8000330:	fa21 f304 	lsr.w	r3, r1, r4
 8000334:	ea45 0103 	orr.w	r1, r5, r3
 8000338:	bd30      	pop	{r4, r5, pc}
 800033a:	f1c4 040c 	rsb	r4, r4, #12
 800033e:	f1c4 0220 	rsb	r2, r4, #32
 8000342:	fa20 f002 	lsr.w	r0, r0, r2
 8000346:	fa01 f304 	lsl.w	r3, r1, r4
 800034a:	ea40 0003 	orr.w	r0, r0, r3
 800034e:	4629      	mov	r1, r5
 8000350:	bd30      	pop	{r4, r5, pc}
 8000352:	fa21 f004 	lsr.w	r0, r1, r4
 8000356:	4629      	mov	r1, r5
 8000358:	bd30      	pop	{r4, r5, pc}
 800035a:	f094 0f00 	teq	r4, #0
 800035e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000362:	bf06      	itte	eq
 8000364:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000368:	3401      	addeq	r4, #1
 800036a:	3d01      	subne	r5, #1
 800036c:	e74e      	b.n	800020c <__adddf3+0x8c>
 800036e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000372:	bf18      	it	ne
 8000374:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000378:	d029      	beq.n	80003ce <__adddf3+0x24e>
 800037a:	ea94 0f05 	teq	r4, r5
 800037e:	bf08      	it	eq
 8000380:	ea90 0f02 	teqeq	r0, r2
 8000384:	d005      	beq.n	8000392 <__adddf3+0x212>
 8000386:	ea54 0c00 	orrs.w	ip, r4, r0
 800038a:	bf04      	itt	eq
 800038c:	4619      	moveq	r1, r3
 800038e:	4610      	moveq	r0, r2
 8000390:	bd30      	pop	{r4, r5, pc}
 8000392:	ea91 0f03 	teq	r1, r3
 8000396:	bf1e      	ittt	ne
 8000398:	2100      	movne	r1, #0
 800039a:	2000      	movne	r0, #0
 800039c:	bd30      	popne	{r4, r5, pc}
 800039e:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003a2:	d105      	bne.n	80003b0 <__adddf3+0x230>
 80003a4:	0040      	lsls	r0, r0, #1
 80003a6:	4149      	adcs	r1, r1
 80003a8:	bf28      	it	cs
 80003aa:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003b4:	bf3c      	itt	cc
 80003b6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ba:	bd30      	popcc	{r4, r5, pc}
 80003bc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003c0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003c4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd30      	pop	{r4, r5, pc}
 80003ce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d2:	bf1a      	itte	ne
 80003d4:	4619      	movne	r1, r3
 80003d6:	4610      	movne	r0, r2
 80003d8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003dc:	bf1c      	itt	ne
 80003de:	460b      	movne	r3, r1
 80003e0:	4602      	movne	r2, r0
 80003e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003e6:	bf06      	itte	eq
 80003e8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003ec:	ea91 0f03 	teqeq	r1, r3
 80003f0:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	bf00      	nop

080003f8 <__aeabi_ui2d>:
 80003f8:	f090 0f00 	teq	r0, #0
 80003fc:	bf04      	itt	eq
 80003fe:	2100      	moveq	r1, #0
 8000400:	4770      	bxeq	lr
 8000402:	b530      	push	{r4, r5, lr}
 8000404:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000408:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800040c:	f04f 0500 	mov.w	r5, #0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e750      	b.n	80002b8 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_i2d>:
 8000418:	f090 0f00 	teq	r0, #0
 800041c:	bf04      	itt	eq
 800041e:	2100      	moveq	r1, #0
 8000420:	4770      	bxeq	lr
 8000422:	b530      	push	{r4, r5, lr}
 8000424:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000428:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800042c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000430:	bf48      	it	mi
 8000432:	4240      	negmi	r0, r0
 8000434:	f04f 0100 	mov.w	r1, #0
 8000438:	e73e      	b.n	80002b8 <__adddf3+0x138>
 800043a:	bf00      	nop

0800043c <__aeabi_f2d>:
 800043c:	0042      	lsls	r2, r0, #1
 800043e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000442:	ea4f 0131 	mov.w	r1, r1, rrx
 8000446:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800044a:	bf1f      	itttt	ne
 800044c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000450:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000454:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000458:	4770      	bxne	lr
 800045a:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800045e:	bf08      	it	eq
 8000460:	4770      	bxeq	lr
 8000462:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000466:	bf04      	itt	eq
 8000468:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 800046c:	4770      	bxeq	lr
 800046e:	b530      	push	{r4, r5, lr}
 8000470:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000474:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000478:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800047c:	e71c      	b.n	80002b8 <__adddf3+0x138>
 800047e:	bf00      	nop

08000480 <__aeabi_ul2d>:
 8000480:	ea50 0201 	orrs.w	r2, r0, r1
 8000484:	bf08      	it	eq
 8000486:	4770      	bxeq	lr
 8000488:	b530      	push	{r4, r5, lr}
 800048a:	f04f 0500 	mov.w	r5, #0
 800048e:	e00a      	b.n	80004a6 <__aeabi_l2d+0x16>

08000490 <__aeabi_l2d>:
 8000490:	ea50 0201 	orrs.w	r2, r0, r1
 8000494:	bf08      	it	eq
 8000496:	4770      	bxeq	lr
 8000498:	b530      	push	{r4, r5, lr}
 800049a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800049e:	d502      	bpl.n	80004a6 <__aeabi_l2d+0x16>
 80004a0:	4240      	negs	r0, r0
 80004a2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004a6:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004aa:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004ae:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004b2:	f43f aed8 	beq.w	8000266 <__adddf3+0xe6>
 80004b6:	f04f 0203 	mov.w	r2, #3
 80004ba:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004be:	bf18      	it	ne
 80004c0:	3203      	addne	r2, #3
 80004c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004c6:	bf18      	it	ne
 80004c8:	3203      	addne	r2, #3
 80004ca:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ce:	f1c2 0320 	rsb	r3, r2, #32
 80004d2:	fa00 fc03 	lsl.w	ip, r0, r3
 80004d6:	fa20 f002 	lsr.w	r0, r0, r2
 80004da:	fa01 fe03 	lsl.w	lr, r1, r3
 80004de:	ea40 000e 	orr.w	r0, r0, lr
 80004e2:	fa21 f102 	lsr.w	r1, r1, r2
 80004e6:	4414      	add	r4, r2
 80004e8:	e6bd      	b.n	8000266 <__adddf3+0xe6>
 80004ea:	bf00      	nop

080004ec <__aeabi_dmul>:
 80004ec:	b570      	push	{r4, r5, r6, lr}
 80004ee:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004f2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004f6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004fa:	bf1d      	ittte	ne
 80004fc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000500:	ea94 0f0c 	teqne	r4, ip
 8000504:	ea95 0f0c 	teqne	r5, ip
 8000508:	f000 f8de 	bleq	80006c8 <__aeabi_dmul+0x1dc>
 800050c:	442c      	add	r4, r5
 800050e:	ea81 0603 	eor.w	r6, r1, r3
 8000512:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000516:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800051a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800051e:	bf18      	it	ne
 8000520:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000524:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000528:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800052c:	d038      	beq.n	80005a0 <__aeabi_dmul+0xb4>
 800052e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000532:	f04f 0500 	mov.w	r5, #0
 8000536:	fbe1 e502 	umlal	lr, r5, r1, r2
 800053a:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800053e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000542:	f04f 0600 	mov.w	r6, #0
 8000546:	fbe1 5603 	umlal	r5, r6, r1, r3
 800054a:	f09c 0f00 	teq	ip, #0
 800054e:	bf18      	it	ne
 8000550:	f04e 0e01 	orrne.w	lr, lr, #1
 8000554:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000558:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 800055c:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000560:	d204      	bcs.n	800056c <__aeabi_dmul+0x80>
 8000562:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000566:	416d      	adcs	r5, r5
 8000568:	eb46 0606 	adc.w	r6, r6, r6
 800056c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000570:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000574:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000578:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800057c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000580:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000584:	bf88      	it	hi
 8000586:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 800058a:	d81e      	bhi.n	80005ca <__aeabi_dmul+0xde>
 800058c:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000590:	bf08      	it	eq
 8000592:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000596:	f150 0000 	adcs.w	r0, r0, #0
 800059a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800059e:	bd70      	pop	{r4, r5, r6, pc}
 80005a0:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005a4:	ea46 0101 	orr.w	r1, r6, r1
 80005a8:	ea40 0002 	orr.w	r0, r0, r2
 80005ac:	ea81 0103 	eor.w	r1, r1, r3
 80005b0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005b4:	bfc2      	ittt	gt
 80005b6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005ba:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005be:	bd70      	popgt	{r4, r5, r6, pc}
 80005c0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005c4:	f04f 0e00 	mov.w	lr, #0
 80005c8:	3c01      	subs	r4, #1
 80005ca:	f300 80ab 	bgt.w	8000724 <__aeabi_dmul+0x238>
 80005ce:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005d2:	bfde      	ittt	le
 80005d4:	2000      	movle	r0, #0
 80005d6:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005da:	bd70      	pople	{r4, r5, r6, pc}
 80005dc:	f1c4 0400 	rsb	r4, r4, #0
 80005e0:	3c20      	subs	r4, #32
 80005e2:	da35      	bge.n	8000650 <__aeabi_dmul+0x164>
 80005e4:	340c      	adds	r4, #12
 80005e6:	dc1b      	bgt.n	8000620 <__aeabi_dmul+0x134>
 80005e8:	f104 0414 	add.w	r4, r4, #20
 80005ec:	f1c4 0520 	rsb	r5, r4, #32
 80005f0:	fa00 f305 	lsl.w	r3, r0, r5
 80005f4:	fa20 f004 	lsr.w	r0, r0, r4
 80005f8:	fa01 f205 	lsl.w	r2, r1, r5
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000604:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000608:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800060c:	fa21 f604 	lsr.w	r6, r1, r4
 8000610:	eb42 0106 	adc.w	r1, r2, r6
 8000614:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000618:	bf08      	it	eq
 800061a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800061e:	bd70      	pop	{r4, r5, r6, pc}
 8000620:	f1c4 040c 	rsb	r4, r4, #12
 8000624:	f1c4 0520 	rsb	r5, r4, #32
 8000628:	fa00 f304 	lsl.w	r3, r0, r4
 800062c:	fa20 f005 	lsr.w	r0, r0, r5
 8000630:	fa01 f204 	lsl.w	r2, r1, r4
 8000634:	ea40 0002 	orr.w	r0, r0, r2
 8000638:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800063c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000640:	f141 0100 	adc.w	r1, r1, #0
 8000644:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000648:	bf08      	it	eq
 800064a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800064e:	bd70      	pop	{r4, r5, r6, pc}
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f205 	lsl.w	r2, r0, r5
 8000658:	ea4e 0e02 	orr.w	lr, lr, r2
 800065c:	fa20 f304 	lsr.w	r3, r0, r4
 8000660:	fa01 f205 	lsl.w	r2, r1, r5
 8000664:	ea43 0302 	orr.w	r3, r3, r2
 8000668:	fa21 f004 	lsr.w	r0, r1, r4
 800066c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000670:	fa21 f204 	lsr.w	r2, r1, r4
 8000674:	ea20 0002 	bic.w	r0, r0, r2
 8000678:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800067c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000680:	bf08      	it	eq
 8000682:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000686:	bd70      	pop	{r4, r5, r6, pc}
 8000688:	f094 0f00 	teq	r4, #0
 800068c:	d10f      	bne.n	80006ae <__aeabi_dmul+0x1c2>
 800068e:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000692:	0040      	lsls	r0, r0, #1
 8000694:	eb41 0101 	adc.w	r1, r1, r1
 8000698:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 800069c:	bf08      	it	eq
 800069e:	3c01      	subeq	r4, #1
 80006a0:	d0f7      	beq.n	8000692 <__aeabi_dmul+0x1a6>
 80006a2:	ea41 0106 	orr.w	r1, r1, r6
 80006a6:	f095 0f00 	teq	r5, #0
 80006aa:	bf18      	it	ne
 80006ac:	4770      	bxne	lr
 80006ae:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80006b2:	0052      	lsls	r2, r2, #1
 80006b4:	eb43 0303 	adc.w	r3, r3, r3
 80006b8:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006bc:	bf08      	it	eq
 80006be:	3d01      	subeq	r5, #1
 80006c0:	d0f7      	beq.n	80006b2 <__aeabi_dmul+0x1c6>
 80006c2:	ea43 0306 	orr.w	r3, r3, r6
 80006c6:	4770      	bx	lr
 80006c8:	ea94 0f0c 	teq	r4, ip
 80006cc:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006d0:	bf18      	it	ne
 80006d2:	ea95 0f0c 	teqne	r5, ip
 80006d6:	d00c      	beq.n	80006f2 <__aeabi_dmul+0x206>
 80006d8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006dc:	bf18      	it	ne
 80006de:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006e2:	d1d1      	bne.n	8000688 <__aeabi_dmul+0x19c>
 80006e4:	ea81 0103 	eor.w	r1, r1, r3
 80006e8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006ec:	f04f 0000 	mov.w	r0, #0
 80006f0:	bd70      	pop	{r4, r5, r6, pc}
 80006f2:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006f6:	bf06      	itte	eq
 80006f8:	4610      	moveq	r0, r2
 80006fa:	4619      	moveq	r1, r3
 80006fc:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000700:	d019      	beq.n	8000736 <__aeabi_dmul+0x24a>
 8000702:	ea94 0f0c 	teq	r4, ip
 8000706:	d102      	bne.n	800070e <__aeabi_dmul+0x222>
 8000708:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800070c:	d113      	bne.n	8000736 <__aeabi_dmul+0x24a>
 800070e:	ea95 0f0c 	teq	r5, ip
 8000712:	d105      	bne.n	8000720 <__aeabi_dmul+0x234>
 8000714:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000718:	bf1c      	itt	ne
 800071a:	4610      	movne	r0, r2
 800071c:	4619      	movne	r1, r3
 800071e:	d10a      	bne.n	8000736 <__aeabi_dmul+0x24a>
 8000720:	ea81 0103 	eor.w	r1, r1, r3
 8000724:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000728:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800072c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000730:	f04f 0000 	mov.w	r0, #0
 8000734:	bd70      	pop	{r4, r5, r6, pc}
 8000736:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800073a:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800073e:	bd70      	pop	{r4, r5, r6, pc}

08000740 <__aeabi_ddiv>:
 8000740:	b570      	push	{r4, r5, r6, lr}
 8000742:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000746:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800074a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800074e:	bf1d      	ittte	ne
 8000750:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000754:	ea94 0f0c 	teqne	r4, ip
 8000758:	ea95 0f0c 	teqne	r5, ip
 800075c:	f000 f8a7 	bleq	80008ae <__aeabi_ddiv+0x16e>
 8000760:	eba4 0405 	sub.w	r4, r4, r5
 8000764:	ea81 0e03 	eor.w	lr, r1, r3
 8000768:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800076c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000770:	f000 8088 	beq.w	8000884 <__aeabi_ddiv+0x144>
 8000774:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000778:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 800077c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000780:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000784:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000788:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 800078c:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000790:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000794:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000798:	429d      	cmp	r5, r3
 800079a:	bf08      	it	eq
 800079c:	4296      	cmpeq	r6, r2
 800079e:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007a2:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007a6:	d202      	bcs.n	80007ae <__aeabi_ddiv+0x6e>
 80007a8:	085b      	lsrs	r3, r3, #1
 80007aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ae:	1ab6      	subs	r6, r6, r2
 80007b0:	eb65 0503 	sbc.w	r5, r5, r3
 80007b4:	085b      	lsrs	r3, r3, #1
 80007b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ba:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007be:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007c2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007c6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ca:	bf22      	ittt	cs
 80007cc:	1ab6      	subcs	r6, r6, r2
 80007ce:	4675      	movcs	r5, lr
 80007d0:	ea40 000c 	orrcs.w	r0, r0, ip
 80007d4:	085b      	lsrs	r3, r3, #1
 80007d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80007da:	ebb6 0e02 	subs.w	lr, r6, r2
 80007de:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e2:	bf22      	ittt	cs
 80007e4:	1ab6      	subcs	r6, r6, r2
 80007e6:	4675      	movcs	r5, lr
 80007e8:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007ec:	085b      	lsrs	r3, r3, #1
 80007ee:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f2:	ebb6 0e02 	subs.w	lr, r6, r2
 80007f6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fa:	bf22      	ittt	cs
 80007fc:	1ab6      	subcs	r6, r6, r2
 80007fe:	4675      	movcs	r5, lr
 8000800:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000804:	085b      	lsrs	r3, r3, #1
 8000806:	ea4f 0232 	mov.w	r2, r2, rrx
 800080a:	ebb6 0e02 	subs.w	lr, r6, r2
 800080e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000812:	bf22      	ittt	cs
 8000814:	1ab6      	subcs	r6, r6, r2
 8000816:	4675      	movcs	r5, lr
 8000818:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800081c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000820:	d018      	beq.n	8000854 <__aeabi_ddiv+0x114>
 8000822:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000826:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800082a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800082e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000832:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000836:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800083a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800083e:	d1c0      	bne.n	80007c2 <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	d10b      	bne.n	800085e <__aeabi_ddiv+0x11e>
 8000846:	ea41 0100 	orr.w	r1, r1, r0
 800084a:	f04f 0000 	mov.w	r0, #0
 800084e:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000852:	e7b6      	b.n	80007c2 <__aeabi_ddiv+0x82>
 8000854:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000858:	bf04      	itt	eq
 800085a:	4301      	orreq	r1, r0
 800085c:	2000      	moveq	r0, #0
 800085e:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000862:	bf88      	it	hi
 8000864:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000868:	f63f aeaf 	bhi.w	80005ca <__aeabi_dmul+0xde>
 800086c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000870:	bf04      	itt	eq
 8000872:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000876:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800087a:	f150 0000 	adcs.w	r0, r0, #0
 800087e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000882:	bd70      	pop	{r4, r5, r6, pc}
 8000884:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000888:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 800088c:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000890:	bfc2      	ittt	gt
 8000892:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000896:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800089a:	bd70      	popgt	{r4, r5, r6, pc}
 800089c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008a0:	f04f 0e00 	mov.w	lr, #0
 80008a4:	3c01      	subs	r4, #1
 80008a6:	e690      	b.n	80005ca <__aeabi_dmul+0xde>
 80008a8:	ea45 0e06 	orr.w	lr, r5, r6
 80008ac:	e68d      	b.n	80005ca <__aeabi_dmul+0xde>
 80008ae:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80008b2:	ea94 0f0c 	teq	r4, ip
 80008b6:	bf08      	it	eq
 80008b8:	ea95 0f0c 	teqeq	r5, ip
 80008bc:	f43f af3b 	beq.w	8000736 <__aeabi_dmul+0x24a>
 80008c0:	ea94 0f0c 	teq	r4, ip
 80008c4:	d10a      	bne.n	80008dc <__aeabi_ddiv+0x19c>
 80008c6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008ca:	f47f af34 	bne.w	8000736 <__aeabi_dmul+0x24a>
 80008ce:	ea95 0f0c 	teq	r5, ip
 80008d2:	f47f af25 	bne.w	8000720 <__aeabi_dmul+0x234>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e72c      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008dc:	ea95 0f0c 	teq	r5, ip
 80008e0:	d106      	bne.n	80008f0 <__aeabi_ddiv+0x1b0>
 80008e2:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e6:	f43f aefd 	beq.w	80006e4 <__aeabi_dmul+0x1f8>
 80008ea:	4610      	mov	r0, r2
 80008ec:	4619      	mov	r1, r3
 80008ee:	e722      	b.n	8000736 <__aeabi_dmul+0x24a>
 80008f0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008f4:	bf18      	it	ne
 80008f6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008fa:	f47f aec5 	bne.w	8000688 <__aeabi_dmul+0x19c>
 80008fe:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000902:	f47f af0d 	bne.w	8000720 <__aeabi_dmul+0x234>
 8000906:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800090a:	f47f aeeb 	bne.w	80006e4 <__aeabi_dmul+0x1f8>
 800090e:	e712      	b.n	8000736 <__aeabi_dmul+0x24a>

08000910 <__gedf2>:
 8000910:	f04f 3cff 	mov.w	ip, #4294967295
 8000914:	e006      	b.n	8000924 <__cmpdf2+0x4>
 8000916:	bf00      	nop

08000918 <__ledf2>:
 8000918:	f04f 0c01 	mov.w	ip, #1
 800091c:	e002      	b.n	8000924 <__cmpdf2+0x4>
 800091e:	bf00      	nop

08000920 <__cmpdf2>:
 8000920:	f04f 0c01 	mov.w	ip, #1
 8000924:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000928:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800092c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000930:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000934:	bf18      	it	ne
 8000936:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800093a:	d01b      	beq.n	8000974 <__cmpdf2+0x54>
 800093c:	b001      	add	sp, #4
 800093e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000942:	bf0c      	ite	eq
 8000944:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000948:	ea91 0f03 	teqne	r1, r3
 800094c:	bf02      	ittt	eq
 800094e:	ea90 0f02 	teqeq	r0, r2
 8000952:	2000      	moveq	r0, #0
 8000954:	4770      	bxeq	lr
 8000956:	f110 0f00 	cmn.w	r0, #0
 800095a:	ea91 0f03 	teq	r1, r3
 800095e:	bf58      	it	pl
 8000960:	4299      	cmppl	r1, r3
 8000962:	bf08      	it	eq
 8000964:	4290      	cmpeq	r0, r2
 8000966:	bf2c      	ite	cs
 8000968:	17d8      	asrcs	r0, r3, #31
 800096a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800096e:	f040 0001 	orr.w	r0, r0, #1
 8000972:	4770      	bx	lr
 8000974:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000978:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800097c:	d102      	bne.n	8000984 <__cmpdf2+0x64>
 800097e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000982:	d107      	bne.n	8000994 <__cmpdf2+0x74>
 8000984:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000988:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800098c:	d1d6      	bne.n	800093c <__cmpdf2+0x1c>
 800098e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000992:	d0d3      	beq.n	800093c <__cmpdf2+0x1c>
 8000994:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000998:	4770      	bx	lr
 800099a:	bf00      	nop

0800099c <__aeabi_cdrcmple>:
 800099c:	4684      	mov	ip, r0
 800099e:	4610      	mov	r0, r2
 80009a0:	4662      	mov	r2, ip
 80009a2:	468c      	mov	ip, r1
 80009a4:	4619      	mov	r1, r3
 80009a6:	4663      	mov	r3, ip
 80009a8:	e000      	b.n	80009ac <__aeabi_cdcmpeq>
 80009aa:	bf00      	nop

080009ac <__aeabi_cdcmpeq>:
 80009ac:	b501      	push	{r0, lr}
 80009ae:	f7ff ffb7 	bl	8000920 <__cmpdf2>
 80009b2:	2800      	cmp	r0, #0
 80009b4:	bf48      	it	mi
 80009b6:	f110 0f00 	cmnmi.w	r0, #0
 80009ba:	bd01      	pop	{r0, pc}

080009bc <__aeabi_dcmpeq>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff fff4 	bl	80009ac <__aeabi_cdcmpeq>
 80009c4:	bf0c      	ite	eq
 80009c6:	2001      	moveq	r0, #1
 80009c8:	2000      	movne	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmplt>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffea 	bl	80009ac <__aeabi_cdcmpeq>
 80009d8:	bf34      	ite	cc
 80009da:	2001      	movcc	r0, #1
 80009dc:	2000      	movcs	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmple>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffe0 	bl	80009ac <__aeabi_cdcmpeq>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpge>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffce 	bl	800099c <__aeabi_cdrcmple>
 8000a00:	bf94      	ite	ls
 8000a02:	2001      	movls	r0, #1
 8000a04:	2000      	movhi	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpgt>:
 8000a0c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a10:	f7ff ffc4 	bl	800099c <__aeabi_cdrcmple>
 8000a14:	bf34      	ite	cc
 8000a16:	2001      	movcc	r0, #1
 8000a18:	2000      	movcs	r0, #0
 8000a1a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a1e:	bf00      	nop

08000a20 <__aeabi_dcmpun>:
 8000a20:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a24:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a28:	d102      	bne.n	8000a30 <__aeabi_dcmpun+0x10>
 8000a2a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a2e:	d10a      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a30:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__aeabi_dcmpun+0x20>
 8000a3a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a3e:	d102      	bne.n	8000a46 <__aeabi_dcmpun+0x26>
 8000a40:	f04f 0000 	mov.w	r0, #0
 8000a44:	4770      	bx	lr
 8000a46:	f04f 0001 	mov.w	r0, #1
 8000a4a:	4770      	bx	lr

08000a4c <__aeabi_d2iz>:
 8000a4c:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a54:	d215      	bcs.n	8000a82 <__aeabi_d2iz+0x36>
 8000a56:	d511      	bpl.n	8000a7c <__aeabi_d2iz+0x30>
 8000a58:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d912      	bls.n	8000a88 <__aeabi_d2iz+0x3c>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a72:	fa23 f002 	lsr.w	r0, r3, r2
 8000a76:	bf18      	it	ne
 8000a78:	4240      	negne	r0, r0
 8000a7a:	4770      	bx	lr
 8000a7c:	f04f 0000 	mov.w	r0, #0
 8000a80:	4770      	bx	lr
 8000a82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a86:	d105      	bne.n	8000a94 <__aeabi_d2iz+0x48>
 8000a88:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a8c:	bf08      	it	eq
 8000a8e:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a92:	4770      	bx	lr
 8000a94:	f04f 0000 	mov.w	r0, #0
 8000a98:	4770      	bx	lr
 8000a9a:	bf00      	nop

08000a9c <__aeabi_d2uiz>:
 8000a9c:	004a      	lsls	r2, r1, #1
 8000a9e:	d211      	bcs.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000aa4:	d211      	bcs.n	8000aca <__aeabi_d2uiz+0x2e>
 8000aa6:	d50d      	bpl.n	8000ac4 <__aeabi_d2uiz+0x28>
 8000aa8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000aac:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000ab0:	d40e      	bmi.n	8000ad0 <__aeabi_d2uiz+0x34>
 8000ab2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000ab6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aba:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000abe:	fa23 f002 	lsr.w	r0, r3, r2
 8000ac2:	4770      	bx	lr
 8000ac4:	f04f 0000 	mov.w	r0, #0
 8000ac8:	4770      	bx	lr
 8000aca:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ace:	d102      	bne.n	8000ad6 <__aeabi_d2uiz+0x3a>
 8000ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8000ad4:	4770      	bx	lr
 8000ad6:	f04f 0000 	mov.w	r0, #0
 8000ada:	4770      	bx	lr

08000adc <__aeabi_d2f>:
 8000adc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ae0:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ae4:	bf24      	itt	cs
 8000ae6:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000aea:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000aee:	d90d      	bls.n	8000b0c <__aeabi_d2f+0x30>
 8000af0:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000af4:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af8:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000afc:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000b00:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000b04:	bf08      	it	eq
 8000b06:	f020 0001 	biceq.w	r0, r0, #1
 8000b0a:	4770      	bx	lr
 8000b0c:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b10:	d121      	bne.n	8000b56 <__aeabi_d2f+0x7a>
 8000b12:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b16:	bfbc      	itt	lt
 8000b18:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b1c:	4770      	bxlt	lr
 8000b1e:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b22:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b26:	f1c2 0218 	rsb	r2, r2, #24
 8000b2a:	f1c2 0c20 	rsb	ip, r2, #32
 8000b2e:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b32:	fa20 f002 	lsr.w	r0, r0, r2
 8000b36:	bf18      	it	ne
 8000b38:	f040 0001 	orrne.w	r0, r0, #1
 8000b3c:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b40:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b44:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b48:	ea40 000c 	orr.w	r0, r0, ip
 8000b4c:	fa23 f302 	lsr.w	r3, r3, r2
 8000b50:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b54:	e7cc      	b.n	8000af0 <__aeabi_d2f+0x14>
 8000b56:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b5a:	d107      	bne.n	8000b6c <__aeabi_d2f+0x90>
 8000b5c:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b60:	bf1e      	ittt	ne
 8000b62:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b66:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b6a:	4770      	bxne	lr
 8000b6c:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b70:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b74:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b78:	4770      	bx	lr
 8000b7a:	bf00      	nop

08000b7c <__aeabi_frsub>:
 8000b7c:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b80:	e002      	b.n	8000b88 <__addsf3>
 8000b82:	bf00      	nop

08000b84 <__aeabi_fsub>:
 8000b84:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b88 <__addsf3>:
 8000b88:	0042      	lsls	r2, r0, #1
 8000b8a:	bf1f      	itttt	ne
 8000b8c:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b90:	ea92 0f03 	teqne	r2, r3
 8000b94:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b98:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b9c:	d06a      	beq.n	8000c74 <__addsf3+0xec>
 8000b9e:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000ba2:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000ba6:	bfc1      	itttt	gt
 8000ba8:	18d2      	addgt	r2, r2, r3
 8000baa:	4041      	eorgt	r1, r0
 8000bac:	4048      	eorgt	r0, r1
 8000bae:	4041      	eorgt	r1, r0
 8000bb0:	bfb8      	it	lt
 8000bb2:	425b      	neglt	r3, r3
 8000bb4:	2b19      	cmp	r3, #25
 8000bb6:	bf88      	it	hi
 8000bb8:	4770      	bxhi	lr
 8000bba:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000bbe:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000bc2:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000bc6:	bf18      	it	ne
 8000bc8:	4240      	negne	r0, r0
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000bd2:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000bd6:	bf18      	it	ne
 8000bd8:	4249      	negne	r1, r1
 8000bda:	ea92 0f03 	teq	r2, r3
 8000bde:	d03f      	beq.n	8000c60 <__addsf3+0xd8>
 8000be0:	f1a2 0201 	sub.w	r2, r2, #1
 8000be4:	fa41 fc03 	asr.w	ip, r1, r3
 8000be8:	eb10 000c 	adds.w	r0, r0, ip
 8000bec:	f1c3 0320 	rsb	r3, r3, #32
 8000bf0:	fa01 f103 	lsl.w	r1, r1, r3
 8000bf4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bf8:	d502      	bpl.n	8000c00 <__addsf3+0x78>
 8000bfa:	4249      	negs	r1, r1
 8000bfc:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000c00:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000c04:	d313      	bcc.n	8000c2e <__addsf3+0xa6>
 8000c06:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000c0a:	d306      	bcc.n	8000c1a <__addsf3+0x92>
 8000c0c:	0840      	lsrs	r0, r0, #1
 8000c0e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000c12:	f102 0201 	add.w	r2, r2, #1
 8000c16:	2afe      	cmp	r2, #254	; 0xfe
 8000c18:	d251      	bcs.n	8000cbe <__addsf3+0x136>
 8000c1a:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000c1e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000c22:	bf08      	it	eq
 8000c24:	f020 0001 	biceq.w	r0, r0, #1
 8000c28:	ea40 0003 	orr.w	r0, r0, r3
 8000c2c:	4770      	bx	lr
 8000c2e:	0049      	lsls	r1, r1, #1
 8000c30:	eb40 0000 	adc.w	r0, r0, r0
 8000c34:	3a01      	subs	r2, #1
 8000c36:	bf28      	it	cs
 8000c38:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000c3c:	d2ed      	bcs.n	8000c1a <__addsf3+0x92>
 8000c3e:	fab0 fc80 	clz	ip, r0
 8000c42:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c46:	ebb2 020c 	subs.w	r2, r2, ip
 8000c4a:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c4e:	bfaa      	itet	ge
 8000c50:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c54:	4252      	neglt	r2, r2
 8000c56:	4318      	orrge	r0, r3
 8000c58:	bfbc      	itt	lt
 8000c5a:	40d0      	lsrlt	r0, r2
 8000c5c:	4318      	orrlt	r0, r3
 8000c5e:	4770      	bx	lr
 8000c60:	f092 0f00 	teq	r2, #0
 8000c64:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c68:	bf06      	itte	eq
 8000c6a:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c6e:	3201      	addeq	r2, #1
 8000c70:	3b01      	subne	r3, #1
 8000c72:	e7b5      	b.n	8000be0 <__addsf3+0x58>
 8000c74:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c78:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c7c:	bf18      	it	ne
 8000c7e:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c82:	d021      	beq.n	8000cc8 <__addsf3+0x140>
 8000c84:	ea92 0f03 	teq	r2, r3
 8000c88:	d004      	beq.n	8000c94 <__addsf3+0x10c>
 8000c8a:	f092 0f00 	teq	r2, #0
 8000c8e:	bf08      	it	eq
 8000c90:	4608      	moveq	r0, r1
 8000c92:	4770      	bx	lr
 8000c94:	ea90 0f01 	teq	r0, r1
 8000c98:	bf1c      	itt	ne
 8000c9a:	2000      	movne	r0, #0
 8000c9c:	4770      	bxne	lr
 8000c9e:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000ca2:	d104      	bne.n	8000cae <__addsf3+0x126>
 8000ca4:	0040      	lsls	r0, r0, #1
 8000ca6:	bf28      	it	cs
 8000ca8:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000cac:	4770      	bx	lr
 8000cae:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000cb2:	bf3c      	itt	cc
 8000cb4:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000cb8:	4770      	bxcc	lr
 8000cba:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000cbe:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000cc2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc6:	4770      	bx	lr
 8000cc8:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ccc:	bf16      	itet	ne
 8000cce:	4608      	movne	r0, r1
 8000cd0:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000cd4:	4601      	movne	r1, r0
 8000cd6:	0242      	lsls	r2, r0, #9
 8000cd8:	bf06      	itte	eq
 8000cda:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cde:	ea90 0f01 	teqeq	r0, r1
 8000ce2:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000ce6:	4770      	bx	lr

08000ce8 <__aeabi_ui2f>:
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e004      	b.n	8000cf8 <__aeabi_i2f+0x8>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_i2f>:
 8000cf0:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cf4:	bf48      	it	mi
 8000cf6:	4240      	negmi	r0, r0
 8000cf8:	ea5f 0c00 	movs.w	ip, r0
 8000cfc:	bf08      	it	eq
 8000cfe:	4770      	bxeq	lr
 8000d00:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000d04:	4601      	mov	r1, r0
 8000d06:	f04f 0000 	mov.w	r0, #0
 8000d0a:	e01c      	b.n	8000d46 <__aeabi_l2f+0x2a>

08000d0c <__aeabi_ul2f>:
 8000d0c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d10:	bf08      	it	eq
 8000d12:	4770      	bxeq	lr
 8000d14:	f04f 0300 	mov.w	r3, #0
 8000d18:	e00a      	b.n	8000d30 <__aeabi_l2f+0x14>
 8000d1a:	bf00      	nop

08000d1c <__aeabi_l2f>:
 8000d1c:	ea50 0201 	orrs.w	r2, r0, r1
 8000d20:	bf08      	it	eq
 8000d22:	4770      	bxeq	lr
 8000d24:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000d28:	d502      	bpl.n	8000d30 <__aeabi_l2f+0x14>
 8000d2a:	4240      	negs	r0, r0
 8000d2c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d30:	ea5f 0c01 	movs.w	ip, r1
 8000d34:	bf02      	ittt	eq
 8000d36:	4684      	moveq	ip, r0
 8000d38:	4601      	moveq	r1, r0
 8000d3a:	2000      	moveq	r0, #0
 8000d3c:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d40:	bf08      	it	eq
 8000d42:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d46:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d4a:	fabc f28c 	clz	r2, ip
 8000d4e:	3a08      	subs	r2, #8
 8000d50:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d54:	db10      	blt.n	8000d78 <__aeabi_l2f+0x5c>
 8000d56:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d5a:	4463      	add	r3, ip
 8000d5c:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d60:	f1c2 0220 	rsb	r2, r2, #32
 8000d64:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d68:	fa20 f202 	lsr.w	r2, r0, r2
 8000d6c:	eb43 0002 	adc.w	r0, r3, r2
 8000d70:	bf08      	it	eq
 8000d72:	f020 0001 	biceq.w	r0, r0, #1
 8000d76:	4770      	bx	lr
 8000d78:	f102 0220 	add.w	r2, r2, #32
 8000d7c:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d80:	f1c2 0220 	rsb	r2, r2, #32
 8000d84:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d88:	fa21 f202 	lsr.w	r2, r1, r2
 8000d8c:	eb43 0002 	adc.w	r0, r3, r2
 8000d90:	bf08      	it	eq
 8000d92:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d96:	4770      	bx	lr

08000d98 <__aeabi_fmul>:
 8000d98:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000d9c:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000da0:	bf1e      	ittt	ne
 8000da2:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000da6:	ea92 0f0c 	teqne	r2, ip
 8000daa:	ea93 0f0c 	teqne	r3, ip
 8000dae:	d06f      	beq.n	8000e90 <__aeabi_fmul+0xf8>
 8000db0:	441a      	add	r2, r3
 8000db2:	ea80 0c01 	eor.w	ip, r0, r1
 8000db6:	0240      	lsls	r0, r0, #9
 8000db8:	bf18      	it	ne
 8000dba:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000dbe:	d01e      	beq.n	8000dfe <__aeabi_fmul+0x66>
 8000dc0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000dc4:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000dc8:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000dcc:	fba0 3101 	umull	r3, r1, r0, r1
 8000dd0:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000dd4:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000dd8:	bf3e      	ittt	cc
 8000dda:	0049      	lslcc	r1, r1, #1
 8000ddc:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000de0:	005b      	lslcc	r3, r3, #1
 8000de2:	ea40 0001 	orr.w	r0, r0, r1
 8000de6:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000dea:	2afd      	cmp	r2, #253	; 0xfd
 8000dec:	d81d      	bhi.n	8000e2a <__aeabi_fmul+0x92>
 8000dee:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000df2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000df6:	bf08      	it	eq
 8000df8:	f020 0001 	biceq.w	r0, r0, #1
 8000dfc:	4770      	bx	lr
 8000dfe:	f090 0f00 	teq	r0, #0
 8000e02:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000e06:	bf08      	it	eq
 8000e08:	0249      	lsleq	r1, r1, #9
 8000e0a:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000e0e:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000e12:	3a7f      	subs	r2, #127	; 0x7f
 8000e14:	bfc2      	ittt	gt
 8000e16:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000e1a:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000e1e:	4770      	bxgt	lr
 8000e20:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e24:	f04f 0300 	mov.w	r3, #0
 8000e28:	3a01      	subs	r2, #1
 8000e2a:	dc5d      	bgt.n	8000ee8 <__aeabi_fmul+0x150>
 8000e2c:	f112 0f19 	cmn.w	r2, #25
 8000e30:	bfdc      	itt	le
 8000e32:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000e36:	4770      	bxle	lr
 8000e38:	f1c2 0200 	rsb	r2, r2, #0
 8000e3c:	0041      	lsls	r1, r0, #1
 8000e3e:	fa21 f102 	lsr.w	r1, r1, r2
 8000e42:	f1c2 0220 	rsb	r2, r2, #32
 8000e46:	fa00 fc02 	lsl.w	ip, r0, r2
 8000e4a:	ea5f 0031 	movs.w	r0, r1, rrx
 8000e4e:	f140 0000 	adc.w	r0, r0, #0
 8000e52:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e56:	bf08      	it	eq
 8000e58:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e5c:	4770      	bx	lr
 8000e5e:	f092 0f00 	teq	r2, #0
 8000e62:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000e66:	bf02      	ittt	eq
 8000e68:	0040      	lsleq	r0, r0, #1
 8000e6a:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000e6e:	3a01      	subeq	r2, #1
 8000e70:	d0f9      	beq.n	8000e66 <__aeabi_fmul+0xce>
 8000e72:	ea40 000c 	orr.w	r0, r0, ip
 8000e76:	f093 0f00 	teq	r3, #0
 8000e7a:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000e7e:	bf02      	ittt	eq
 8000e80:	0049      	lsleq	r1, r1, #1
 8000e82:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000e86:	3b01      	subeq	r3, #1
 8000e88:	d0f9      	beq.n	8000e7e <__aeabi_fmul+0xe6>
 8000e8a:	ea41 010c 	orr.w	r1, r1, ip
 8000e8e:	e78f      	b.n	8000db0 <__aeabi_fmul+0x18>
 8000e90:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e94:	ea92 0f0c 	teq	r2, ip
 8000e98:	bf18      	it	ne
 8000e9a:	ea93 0f0c 	teqne	r3, ip
 8000e9e:	d00a      	beq.n	8000eb6 <__aeabi_fmul+0x11e>
 8000ea0:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000ea4:	bf18      	it	ne
 8000ea6:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000eaa:	d1d8      	bne.n	8000e5e <__aeabi_fmul+0xc6>
 8000eac:	ea80 0001 	eor.w	r0, r0, r1
 8000eb0:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eb4:	4770      	bx	lr
 8000eb6:	f090 0f00 	teq	r0, #0
 8000eba:	bf17      	itett	ne
 8000ebc:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000ec0:	4608      	moveq	r0, r1
 8000ec2:	f091 0f00 	teqne	r1, #0
 8000ec6:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000eca:	d014      	beq.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ecc:	ea92 0f0c 	teq	r2, ip
 8000ed0:	d101      	bne.n	8000ed6 <__aeabi_fmul+0x13e>
 8000ed2:	0242      	lsls	r2, r0, #9
 8000ed4:	d10f      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ed6:	ea93 0f0c 	teq	r3, ip
 8000eda:	d103      	bne.n	8000ee4 <__aeabi_fmul+0x14c>
 8000edc:	024b      	lsls	r3, r1, #9
 8000ede:	bf18      	it	ne
 8000ee0:	4608      	movne	r0, r1
 8000ee2:	d108      	bne.n	8000ef6 <__aeabi_fmul+0x15e>
 8000ee4:	ea80 0001 	eor.w	r0, r0, r1
 8000ee8:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000eec:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000ef0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000ef4:	4770      	bx	lr
 8000ef6:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000efa:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000efe:	4770      	bx	lr

08000f00 <__aeabi_fdiv>:
 8000f00:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000f04:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000f08:	bf1e      	ittt	ne
 8000f0a:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000f0e:	ea92 0f0c 	teqne	r2, ip
 8000f12:	ea93 0f0c 	teqne	r3, ip
 8000f16:	d069      	beq.n	8000fec <__aeabi_fdiv+0xec>
 8000f18:	eba2 0203 	sub.w	r2, r2, r3
 8000f1c:	ea80 0c01 	eor.w	ip, r0, r1
 8000f20:	0249      	lsls	r1, r1, #9
 8000f22:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000f26:	d037      	beq.n	8000f98 <__aeabi_fdiv+0x98>
 8000f28:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000f2c:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000f30:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000f34:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000f38:	428b      	cmp	r3, r1
 8000f3a:	bf38      	it	cc
 8000f3c:	005b      	lslcc	r3, r3, #1
 8000f3e:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000f42:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000f46:	428b      	cmp	r3, r1
 8000f48:	bf24      	itt	cs
 8000f4a:	1a5b      	subcs	r3, r3, r1
 8000f4c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000f50:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f54:	bf24      	itt	cs
 8000f56:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f5a:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f5e:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f62:	bf24      	itt	cs
 8000f64:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f6c:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f70:	bf24      	itt	cs
 8000f72:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f76:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f7a:	011b      	lsls	r3, r3, #4
 8000f7c:	bf18      	it	ne
 8000f7e:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f82:	d1e0      	bne.n	8000f46 <__aeabi_fdiv+0x46>
 8000f84:	2afd      	cmp	r2, #253	; 0xfd
 8000f86:	f63f af50 	bhi.w	8000e2a <__aeabi_fmul+0x92>
 8000f8a:	428b      	cmp	r3, r1
 8000f8c:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f90:	bf08      	it	eq
 8000f92:	f020 0001 	biceq.w	r0, r0, #1
 8000f96:	4770      	bx	lr
 8000f98:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000f9c:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000fa0:	327f      	adds	r2, #127	; 0x7f
 8000fa2:	bfc2      	ittt	gt
 8000fa4:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000fa8:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000fac:	4770      	bxgt	lr
 8000fae:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000fb2:	f04f 0300 	mov.w	r3, #0
 8000fb6:	3a01      	subs	r2, #1
 8000fb8:	e737      	b.n	8000e2a <__aeabi_fmul+0x92>
 8000fba:	f092 0f00 	teq	r2, #0
 8000fbe:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000fc2:	bf02      	ittt	eq
 8000fc4:	0040      	lsleq	r0, r0, #1
 8000fc6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000fca:	3a01      	subeq	r2, #1
 8000fcc:	d0f9      	beq.n	8000fc2 <__aeabi_fdiv+0xc2>
 8000fce:	ea40 000c 	orr.w	r0, r0, ip
 8000fd2:	f093 0f00 	teq	r3, #0
 8000fd6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000fda:	bf02      	ittt	eq
 8000fdc:	0049      	lsleq	r1, r1, #1
 8000fde:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000fe2:	3b01      	subeq	r3, #1
 8000fe4:	d0f9      	beq.n	8000fda <__aeabi_fdiv+0xda>
 8000fe6:	ea41 010c 	orr.w	r1, r1, ip
 8000fea:	e795      	b.n	8000f18 <__aeabi_fdiv+0x18>
 8000fec:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000ff0:	ea92 0f0c 	teq	r2, ip
 8000ff4:	d108      	bne.n	8001008 <__aeabi_fdiv+0x108>
 8000ff6:	0242      	lsls	r2, r0, #9
 8000ff8:	f47f af7d 	bne.w	8000ef6 <__aeabi_fmul+0x15e>
 8000ffc:	ea93 0f0c 	teq	r3, ip
 8001000:	f47f af70 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 8001004:	4608      	mov	r0, r1
 8001006:	e776      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001008:	ea93 0f0c 	teq	r3, ip
 800100c:	d104      	bne.n	8001018 <__aeabi_fdiv+0x118>
 800100e:	024b      	lsls	r3, r1, #9
 8001010:	f43f af4c 	beq.w	8000eac <__aeabi_fmul+0x114>
 8001014:	4608      	mov	r0, r1
 8001016:	e76e      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001018:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 800101c:	bf18      	it	ne
 800101e:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8001022:	d1ca      	bne.n	8000fba <__aeabi_fdiv+0xba>
 8001024:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8001028:	f47f af5c 	bne.w	8000ee4 <__aeabi_fmul+0x14c>
 800102c:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8001030:	f47f af3c 	bne.w	8000eac <__aeabi_fmul+0x114>
 8001034:	e75f      	b.n	8000ef6 <__aeabi_fmul+0x15e>
 8001036:	bf00      	nop

08001038 <__aeabi_f2iz>:
 8001038:	ea4f 0240 	mov.w	r2, r0, lsl #1
 800103c:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001040:	d30f      	bcc.n	8001062 <__aeabi_f2iz+0x2a>
 8001042:	f04f 039e 	mov.w	r3, #158	; 0x9e
 8001046:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 800104a:	d90d      	bls.n	8001068 <__aeabi_f2iz+0x30>
 800104c:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001050:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001054:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8001058:	fa23 f002 	lsr.w	r0, r3, r2
 800105c:	bf18      	it	ne
 800105e:	4240      	negne	r0, r0
 8001060:	4770      	bx	lr
 8001062:	f04f 0000 	mov.w	r0, #0
 8001066:	4770      	bx	lr
 8001068:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800106c:	d101      	bne.n	8001072 <__aeabi_f2iz+0x3a>
 800106e:	0242      	lsls	r2, r0, #9
 8001070:	d105      	bne.n	800107e <__aeabi_f2iz+0x46>
 8001072:	f010 4000 	ands.w	r0, r0, #2147483648	; 0x80000000
 8001076:	bf08      	it	eq
 8001078:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 800107c:	4770      	bx	lr
 800107e:	f04f 0000 	mov.w	r0, #0
 8001082:	4770      	bx	lr

08001084 <__aeabi_d2lz>:
 8001084:	b538      	push	{r3, r4, r5, lr}
 8001086:	4605      	mov	r5, r0
 8001088:	460c      	mov	r4, r1
 800108a:	2200      	movs	r2, #0
 800108c:	2300      	movs	r3, #0
 800108e:	4628      	mov	r0, r5
 8001090:	4621      	mov	r1, r4
 8001092:	f7ff fc9d 	bl	80009d0 <__aeabi_dcmplt>
 8001096:	b928      	cbnz	r0, 80010a4 <__aeabi_d2lz+0x20>
 8001098:	4628      	mov	r0, r5
 800109a:	4621      	mov	r1, r4
 800109c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80010a0:	f000 b80a 	b.w	80010b8 <__aeabi_d2ulz>
 80010a4:	4628      	mov	r0, r5
 80010a6:	f104 4100 	add.w	r1, r4, #2147483648	; 0x80000000
 80010aa:	f000 f805 	bl	80010b8 <__aeabi_d2ulz>
 80010ae:	4240      	negs	r0, r0
 80010b0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80010b4:	bd38      	pop	{r3, r4, r5, pc}
 80010b6:	bf00      	nop

080010b8 <__aeabi_d2ulz>:
 80010b8:	b5d0      	push	{r4, r6, r7, lr}
 80010ba:	2200      	movs	r2, #0
 80010bc:	4b0b      	ldr	r3, [pc, #44]	; (80010ec <__aeabi_d2ulz+0x34>)
 80010be:	4606      	mov	r6, r0
 80010c0:	460f      	mov	r7, r1
 80010c2:	f7ff fa13 	bl	80004ec <__aeabi_dmul>
 80010c6:	f7ff fce9 	bl	8000a9c <__aeabi_d2uiz>
 80010ca:	4604      	mov	r4, r0
 80010cc:	f7ff f994 	bl	80003f8 <__aeabi_ui2d>
 80010d0:	2200      	movs	r2, #0
 80010d2:	4b07      	ldr	r3, [pc, #28]	; (80010f0 <__aeabi_d2ulz+0x38>)
 80010d4:	f7ff fa0a 	bl	80004ec <__aeabi_dmul>
 80010d8:	4602      	mov	r2, r0
 80010da:	460b      	mov	r3, r1
 80010dc:	4630      	mov	r0, r6
 80010de:	4639      	mov	r1, r7
 80010e0:	f7ff f84c 	bl	800017c <__aeabi_dsub>
 80010e4:	f7ff fcda 	bl	8000a9c <__aeabi_d2uiz>
 80010e8:	4621      	mov	r1, r4
 80010ea:	bdd0      	pop	{r4, r6, r7, pc}
 80010ec:	3df00000 	.word	0x3df00000
 80010f0:	41f00000 	.word	0x41f00000

080010f4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b084      	sub	sp, #16
 80010f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80010fa:	1d3b      	adds	r3, r7, #4
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
 8001100:	605a      	str	r2, [r3, #4]
 8001102:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001104:	4b18      	ldr	r3, [pc, #96]	; (8001168 <MX_ADC1_Init+0x74>)
 8001106:	4a19      	ldr	r2, [pc, #100]	; (800116c <MX_ADC1_Init+0x78>)
 8001108:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800110a:	4b17      	ldr	r3, [pc, #92]	; (8001168 <MX_ADC1_Init+0x74>)
 800110c:	2200      	movs	r2, #0
 800110e:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001110:	4b15      	ldr	r3, [pc, #84]	; (8001168 <MX_ADC1_Init+0x74>)
 8001112:	2201      	movs	r2, #1
 8001114:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001116:	4b14      	ldr	r3, [pc, #80]	; (8001168 <MX_ADC1_Init+0x74>)
 8001118:	2200      	movs	r2, #0
 800111a:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800111c:	4b12      	ldr	r3, [pc, #72]	; (8001168 <MX_ADC1_Init+0x74>)
 800111e:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8001122:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001124:	4b10      	ldr	r3, [pc, #64]	; (8001168 <MX_ADC1_Init+0x74>)
 8001126:	2200      	movs	r2, #0
 8001128:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 800112a:	4b0f      	ldr	r3, [pc, #60]	; (8001168 <MX_ADC1_Init+0x74>)
 800112c:	2201      	movs	r2, #1
 800112e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001130:	480d      	ldr	r0, [pc, #52]	; (8001168 <MX_ADC1_Init+0x74>)
 8001132:	f002 fd7d 	bl	8003c30 <HAL_ADC_Init>
 8001136:	4603      	mov	r3, r0
 8001138:	2b00      	cmp	r3, #0
 800113a:	d001      	beq.n	8001140 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 800113c:	f001 fd6e 	bl	8002c1c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8001140:	2309      	movs	r3, #9
 8001142:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001144:	2301      	movs	r3, #1
 8001146:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001148:	2300      	movs	r3, #0
 800114a:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800114c:	1d3b      	adds	r3, r7, #4
 800114e:	4619      	mov	r1, r3
 8001150:	4805      	ldr	r0, [pc, #20]	; (8001168 <MX_ADC1_Init+0x74>)
 8001152:	f003 f805 	bl	8004160 <HAL_ADC_ConfigChannel>
 8001156:	4603      	mov	r3, r0
 8001158:	2b00      	cmp	r3, #0
 800115a:	d001      	beq.n	8001160 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 800115c:	f001 fd5e 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001160:	bf00      	nop
 8001162:	3710      	adds	r7, #16
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	20000214 	.word	0x20000214
 800116c:	40012400 	.word	0x40012400

08001170 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001178:	f107 0310 	add.w	r3, r7, #16
 800117c:	2200      	movs	r2, #0
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	605a      	str	r2, [r3, #4]
 8001182:	609a      	str	r2, [r3, #8]
 8001184:	60da      	str	r2, [r3, #12]
  if(adcHandle->Instance==ADC1)
 8001186:	687b      	ldr	r3, [r7, #4]
 8001188:	681b      	ldr	r3, [r3, #0]
 800118a:	4a14      	ldr	r2, [pc, #80]	; (80011dc <HAL_ADC_MspInit+0x6c>)
 800118c:	4293      	cmp	r3, r2
 800118e:	d121      	bne.n	80011d4 <HAL_ADC_MspInit+0x64>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001190:	4b13      	ldr	r3, [pc, #76]	; (80011e0 <HAL_ADC_MspInit+0x70>)
 8001192:	699b      	ldr	r3, [r3, #24]
 8001194:	4a12      	ldr	r2, [pc, #72]	; (80011e0 <HAL_ADC_MspInit+0x70>)
 8001196:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800119a:	6193      	str	r3, [r2, #24]
 800119c:	4b10      	ldr	r3, [pc, #64]	; (80011e0 <HAL_ADC_MspInit+0x70>)
 800119e:	699b      	ldr	r3, [r3, #24]
 80011a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80011a4:	60fb      	str	r3, [r7, #12]
 80011a6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80011a8:	4b0d      	ldr	r3, [pc, #52]	; (80011e0 <HAL_ADC_MspInit+0x70>)
 80011aa:	699b      	ldr	r3, [r3, #24]
 80011ac:	4a0c      	ldr	r2, [pc, #48]	; (80011e0 <HAL_ADC_MspInit+0x70>)
 80011ae:	f043 0308 	orr.w	r3, r3, #8
 80011b2:	6193      	str	r3, [r2, #24]
 80011b4:	4b0a      	ldr	r3, [pc, #40]	; (80011e0 <HAL_ADC_MspInit+0x70>)
 80011b6:	699b      	ldr	r3, [r3, #24]
 80011b8:	f003 0308 	and.w	r3, r3, #8
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80011c0:	2302      	movs	r3, #2
 80011c2:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80011c4:	2303      	movs	r3, #3
 80011c6:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80011c8:	f107 0310 	add.w	r3, r7, #16
 80011cc:	4619      	mov	r1, r3
 80011ce:	4805      	ldr	r0, [pc, #20]	; (80011e4 <HAL_ADC_MspInit+0x74>)
 80011d0:	f003 fb1a 	bl	8004808 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80011d4:	bf00      	nop
 80011d6:	3720      	adds	r7, #32
 80011d8:	46bd      	mov	sp, r7
 80011da:	bd80      	pop	{r7, pc}
 80011dc:	40012400 	.word	0x40012400
 80011e0:	40021000 	.word	0x40021000
 80011e4:	40010c00 	.word	0x40010c00

080011e8 <DS18B20_StartAll>:

//
//	Start conversion on all sensors
//
void DS18B20_StartAll()
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	af00      	add	r7, sp, #0
	OneWire_Reset(&OneWire); // Reset the bus
 80011ec:	4806      	ldr	r0, [pc, #24]	; (8001208 <DS18B20_StartAll+0x20>)
 80011ee:	f001 fd82 	bl	8002cf6 <OneWire_Reset>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_SKIPROM); // Skip ROM command
 80011f2:	21cc      	movs	r1, #204	; 0xcc
 80011f4:	4804      	ldr	r0, [pc, #16]	; (8001208 <DS18B20_StartAll+0x20>)
 80011f6:	f001 fdfb 	bl	8002df0 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, DS18B20_CMD_CONVERTTEMP); // Start conversion on all sensors
 80011fa:	2144      	movs	r1, #68	; 0x44
 80011fc:	4802      	ldr	r0, [pc, #8]	; (8001208 <DS18B20_StartAll+0x20>)
 80011fe:	f001 fdf7 	bl	8002df0 <OneWire_WriteByte>
}
 8001202:	bf00      	nop
 8001204:	bd80      	pop	{r7, pc}
 8001206:	bf00      	nop
 8001208:	20000284 	.word	0x20000284

0800120c <DS18B20_Read>:

//
//	Read one sensor
//
uint8_t DS18B20_Read(uint8_t number, float *destination)
{
 800120c:	b590      	push	{r4, r7, lr}
 800120e:	b087      	sub	sp, #28
 8001210:	af00      	add	r7, sp, #0
 8001212:	4603      	mov	r3, r0
 8001214:	6039      	str	r1, [r7, #0]
 8001216:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount) // If read sensor is not availible
 8001218:	4b52      	ldr	r3, [pc, #328]	; (8001364 <DS18B20_Read+0x158>)
 800121a:	781b      	ldrb	r3, [r3, #0]
 800121c:	79fa      	ldrb	r2, [r7, #7]
 800121e:	429a      	cmp	r2, r3
 8001220:	d301      	bcc.n	8001226 <DS18B20_Read+0x1a>
		return 0;
 8001222:	2300      	movs	r3, #0
 8001224:	e09a      	b.n	800135c <DS18B20_Read+0x150>

	int16_t temperature;
	int8_t resolution;
	float result;
	uint8_t i = 0;
 8001226:	2300      	movs	r3, #0
 8001228:	74fb      	strb	r3, [r7, #19]
	uint8_t crc;

#endif


	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address)) // Check if sensor is DS18B20 family
 800122a:	79fb      	ldrb	r3, [r7, #7]
 800122c:	011b      	lsls	r3, r3, #4
 800122e:	4a4e      	ldr	r2, [pc, #312]	; (8001368 <DS18B20_Read+0x15c>)
 8001230:	4413      	add	r3, r2
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f944 	bl	80014c0 <DS18B20_Is>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d101      	bne.n	8001242 <DS18B20_Read+0x36>
		return 0;
 800123e:	2300      	movs	r3, #0
 8001240:	e08c      	b.n	800135c <DS18B20_Read+0x150>

	if (!OneWire_ReadBit(&OneWire)) // Check if the bus is released
 8001242:	484a      	ldr	r0, [pc, #296]	; (800136c <DS18B20_Read+0x160>)
 8001244:	f001 fdaa 	bl	8002d9c <OneWire_ReadBit>
 8001248:	4603      	mov	r3, r0
 800124a:	2b00      	cmp	r3, #0
 800124c:	d101      	bne.n	8001252 <DS18B20_Read+0x46>
		return 0; // Busy bus - conversion is not finished
 800124e:	2300      	movs	r3, #0
 8001250:	e084      	b.n	800135c <DS18B20_Read+0x150>

	OneWire_Reset(&OneWire); // Reset the bus
 8001252:	4846      	ldr	r0, [pc, #280]	; (800136c <DS18B20_Read+0x160>)
 8001254:	f001 fd4f 	bl	8002cf6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001258:	79fb      	ldrb	r3, [r7, #7]
 800125a:	011b      	lsls	r3, r3, #4
 800125c:	4a42      	ldr	r2, [pc, #264]	; (8001368 <DS18B20_Read+0x15c>)
 800125e:	4413      	add	r3, r2
 8001260:	4619      	mov	r1, r3
 8001262:	4842      	ldr	r0, [pc, #264]	; (800136c <DS18B20_Read+0x160>)
 8001264:	f001 fef8 	bl	8003058 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 8001268:	21be      	movs	r1, #190	; 0xbe
 800126a:	4840      	ldr	r0, [pc, #256]	; (800136c <DS18B20_Read+0x160>)
 800126c:	f001 fdc0 	bl	8002df0 <OneWire_WriteByte>

	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 8001270:	2300      	movs	r3, #0
 8001272:	74fb      	strb	r3, [r7, #19]
 8001274:	e00d      	b.n	8001292 <DS18B20_Read+0x86>
		data[i] = OneWire_ReadByte(&OneWire);
 8001276:	7cfc      	ldrb	r4, [r7, #19]
 8001278:	483c      	ldr	r0, [pc, #240]	; (800136c <DS18B20_Read+0x160>)
 800127a:	f001 fdd7 	bl	8002e2c <OneWire_ReadByte>
 800127e:	4603      	mov	r3, r0
 8001280:	461a      	mov	r2, r3
 8001282:	f104 0318 	add.w	r3, r4, #24
 8001286:	443b      	add	r3, r7
 8001288:	f803 2c10 	strb.w	r2, [r3, #-16]
	for (i = 0; i < DS18B20_DATA_LEN; i++) // Read scratchpad
 800128c:	7cfb      	ldrb	r3, [r7, #19]
 800128e:	3301      	adds	r3, #1
 8001290:	74fb      	strb	r3, [r7, #19]
 8001292:	7cfb      	ldrb	r3, [r7, #19]
 8001294:	2b04      	cmp	r3, #4
 8001296:	d9ee      	bls.n	8001276 <DS18B20_Read+0x6a>
	crc = OneWire_CRC8(data, 8); // CRC calculation

	if (crc != data[8])
		return 0; // CRC invalid
#endif
	temperature = data[0] | (data[1] << 8); // Temperature is 16-bit length
 8001298:	7a3b      	ldrb	r3, [r7, #8]
 800129a:	b21a      	sxth	r2, r3
 800129c:	7a7b      	ldrb	r3, [r7, #9]
 800129e:	021b      	lsls	r3, r3, #8
 80012a0:	b21b      	sxth	r3, r3
 80012a2:	4313      	orrs	r3, r2
 80012a4:	823b      	strh	r3, [r7, #16]

	OneWire_Reset(&OneWire); // Reset the bus
 80012a6:	4831      	ldr	r0, [pc, #196]	; (800136c <DS18B20_Read+0x160>)
 80012a8:	f001 fd25 	bl	8002cf6 <OneWire_Reset>

	resolution = ((data[4] & 0x60) >> 5) + 9; // Sensor's resolution from scratchpad's byte 4
 80012ac:	7b3b      	ldrb	r3, [r7, #12]
 80012ae:	115b      	asrs	r3, r3, #5
 80012b0:	b2db      	uxtb	r3, r3
 80012b2:	f003 0303 	and.w	r3, r3, #3
 80012b6:	b2db      	uxtb	r3, r3
 80012b8:	3309      	adds	r3, #9
 80012ba:	b2db      	uxtb	r3, r3
 80012bc:	73fb      	strb	r3, [r7, #15]

	switch (resolution) // Chceck the correct value dur to resolution
 80012be:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80012c2:	3b09      	subs	r3, #9
 80012c4:	2b03      	cmp	r3, #3
 80012c6:	d843      	bhi.n	8001350 <DS18B20_Read+0x144>
 80012c8:	a201      	add	r2, pc, #4	; (adr r2, 80012d0 <DS18B20_Read+0xc4>)
 80012ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ce:	bf00      	nop
 80012d0:	080012e1 	.word	0x080012e1
 80012d4:	080012fd 	.word	0x080012fd
 80012d8:	08001319 	.word	0x08001319
 80012dc:	08001335 	.word	0x08001335
	{
		case DS18B20_Resolution_9bits:
			result = temperature*(float)DS18B20_STEP_9BIT;
 80012e0:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80012e4:	4618      	mov	r0, r3
 80012e6:	f7ff fd03 	bl	8000cf0 <__aeabi_i2f>
 80012ea:	4603      	mov	r3, r0
 80012ec:	f04f 517c 	mov.w	r1, #1056964608	; 0x3f000000
 80012f0:	4618      	mov	r0, r3
 80012f2:	f7ff fd51 	bl	8000d98 <__aeabi_fmul>
 80012f6:	4603      	mov	r3, r0
 80012f8:	617b      	str	r3, [r7, #20]
		break;
 80012fa:	e02b      	b.n	8001354 <DS18B20_Read+0x148>
		case DS18B20_Resolution_10bits:
			result = temperature*(float)DS18B20_STEP_10BIT;
 80012fc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001300:	4618      	mov	r0, r3
 8001302:	f7ff fcf5 	bl	8000cf0 <__aeabi_i2f>
 8001306:	4603      	mov	r3, r0
 8001308:	f04f 517a 	mov.w	r1, #1048576000	; 0x3e800000
 800130c:	4618      	mov	r0, r3
 800130e:	f7ff fd43 	bl	8000d98 <__aeabi_fmul>
 8001312:	4603      	mov	r3, r0
 8001314:	617b      	str	r3, [r7, #20]
		 break;
 8001316:	e01d      	b.n	8001354 <DS18B20_Read+0x148>
		case DS18B20_Resolution_11bits:
			result = temperature*(float)DS18B20_STEP_11BIT;
 8001318:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800131c:	4618      	mov	r0, r3
 800131e:	f7ff fce7 	bl	8000cf0 <__aeabi_i2f>
 8001322:	4603      	mov	r3, r0
 8001324:	f04f 5178 	mov.w	r1, #1040187392	; 0x3e000000
 8001328:	4618      	mov	r0, r3
 800132a:	f7ff fd35 	bl	8000d98 <__aeabi_fmul>
 800132e:	4603      	mov	r3, r0
 8001330:	617b      	str	r3, [r7, #20]
		break;
 8001332:	e00f      	b.n	8001354 <DS18B20_Read+0x148>
		case DS18B20_Resolution_12bits:
			result = temperature*(float)DS18B20_STEP_12BIT;
 8001334:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8001338:	4618      	mov	r0, r3
 800133a:	f7ff fcd9 	bl	8000cf0 <__aeabi_i2f>
 800133e:	4603      	mov	r3, r0
 8001340:	f04f 5176 	mov.w	r1, #1031798784	; 0x3d800000
 8001344:	4618      	mov	r0, r3
 8001346:	f7ff fd27 	bl	8000d98 <__aeabi_fmul>
 800134a:	4603      	mov	r3, r0
 800134c:	617b      	str	r3, [r7, #20]
		 break;
 800134e:	e001      	b.n	8001354 <DS18B20_Read+0x148>
		default:
			result = 0xFF;
 8001350:	4b07      	ldr	r3, [pc, #28]	; (8001370 <DS18B20_Read+0x164>)
 8001352:	617b      	str	r3, [r7, #20]
	}

	*destination = result;
 8001354:	683b      	ldr	r3, [r7, #0]
 8001356:	697a      	ldr	r2, [r7, #20]
 8001358:	601a      	str	r2, [r3, #0]

	return 1; //temperature valid
 800135a:	2301      	movs	r3, #1
}
 800135c:	4618      	mov	r0, r3
 800135e:	371c      	adds	r7, #28
 8001360:	46bd      	mov	sp, r7
 8001362:	bd90      	pop	{r4, r7, pc}
 8001364:	20000298 	.word	0x20000298
 8001368:	20000244 	.word	0x20000244
 800136c:	20000284 	.word	0x20000284
 8001370:	437f0000 	.word	0x437f0000

08001374 <DS18B20_SetResolution>:

	return conf;
}

uint8_t DS18B20_SetResolution(uint8_t number, DS18B20_Resolution_t resolution)
{
 8001374:	b580      	push	{r7, lr}
 8001376:	b084      	sub	sp, #16
 8001378:	af00      	add	r7, sp, #0
 800137a:	4603      	mov	r3, r0
 800137c:	460a      	mov	r2, r1
 800137e:	71fb      	strb	r3, [r7, #7]
 8001380:	4613      	mov	r3, r2
 8001382:	71bb      	strb	r3, [r7, #6]
	if( number >= TempSensorCount)
 8001384:	4b4b      	ldr	r3, [pc, #300]	; (80014b4 <DS18B20_SetResolution+0x140>)
 8001386:	781b      	ldrb	r3, [r3, #0]
 8001388:	79fa      	ldrb	r2, [r7, #7]
 800138a:	429a      	cmp	r2, r3
 800138c:	d301      	bcc.n	8001392 <DS18B20_SetResolution+0x1e>
		return 0;
 800138e:	2300      	movs	r3, #0
 8001390:	e08c      	b.n	80014ac <DS18B20_SetResolution+0x138>

	uint8_t th, tl, conf;
	if (!DS18B20_Is((uint8_t*)&ds18b20[number].Address))
 8001392:	79fb      	ldrb	r3, [r7, #7]
 8001394:	011b      	lsls	r3, r3, #4
 8001396:	4a48      	ldr	r2, [pc, #288]	; (80014b8 <DS18B20_SetResolution+0x144>)
 8001398:	4413      	add	r3, r2
 800139a:	4618      	mov	r0, r3
 800139c:	f000 f890 	bl	80014c0 <DS18B20_Is>
 80013a0:	4603      	mov	r3, r0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d101      	bne.n	80013aa <DS18B20_SetResolution+0x36>
		return 0;
 80013a6:	2300      	movs	r3, #0
 80013a8:	e080      	b.n	80014ac <DS18B20_SetResolution+0x138>

	OneWire_Reset(&OneWire); // Reset the bus
 80013aa:	4844      	ldr	r0, [pc, #272]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013ac:	f001 fca3 	bl	8002cf6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 80013b0:	79fb      	ldrb	r3, [r7, #7]
 80013b2:	011b      	lsls	r3, r3, #4
 80013b4:	4a40      	ldr	r2, [pc, #256]	; (80014b8 <DS18B20_SetResolution+0x144>)
 80013b6:	4413      	add	r3, r2
 80013b8:	4619      	mov	r1, r3
 80013ba:	4840      	ldr	r0, [pc, #256]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013bc:	f001 fe4c 	bl	8003058 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_RSCRATCHPAD); // Read scratchpad command
 80013c0:	21be      	movs	r1, #190	; 0xbe
 80013c2:	483e      	ldr	r0, [pc, #248]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013c4:	f001 fd14 	bl	8002df0 <OneWire_WriteByte>

	OneWire_ReadByte(&OneWire);
 80013c8:	483c      	ldr	r0, [pc, #240]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013ca:	f001 fd2f 	bl	8002e2c <OneWire_ReadByte>
	OneWire_ReadByte(&OneWire);
 80013ce:	483b      	ldr	r0, [pc, #236]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013d0:	f001 fd2c 	bl	8002e2c <OneWire_ReadByte>

	th = OneWire_ReadByte(&OneWire); 	// Writing to scratchpad begins from the temperature alarms bytes
 80013d4:	4839      	ldr	r0, [pc, #228]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013d6:	f001 fd29 	bl	8002e2c <OneWire_ReadByte>
 80013da:	4603      	mov	r3, r0
 80013dc:	73bb      	strb	r3, [r7, #14]
	tl = OneWire_ReadByte(&OneWire); 	// 	so i have to store them.
 80013de:	4837      	ldr	r0, [pc, #220]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013e0:	f001 fd24 	bl	8002e2c <OneWire_ReadByte>
 80013e4:	4603      	mov	r3, r0
 80013e6:	737b      	strb	r3, [r7, #13]
	conf = OneWire_ReadByte(&OneWire);	// Config byte
 80013e8:	4834      	ldr	r0, [pc, #208]	; (80014bc <DS18B20_SetResolution+0x148>)
 80013ea:	f001 fd1f 	bl	8002e2c <OneWire_ReadByte>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]

	if (resolution == DS18B20_Resolution_9bits) // Bits setting
 80013f2:	79bb      	ldrb	r3, [r7, #6]
 80013f4:	2b09      	cmp	r3, #9
 80013f6:	d108      	bne.n	800140a <DS18B20_SetResolution+0x96>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 80013f8:	7bfb      	ldrb	r3, [r7, #15]
 80013fa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80013fe:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001400:	7bfb      	ldrb	r3, [r7, #15]
 8001402:	f023 0320 	bic.w	r3, r3, #32
 8001406:	73fb      	strb	r3, [r7, #15]
 8001408:	e022      	b.n	8001450 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_10bits)
 800140a:	79bb      	ldrb	r3, [r7, #6]
 800140c:	2b0a      	cmp	r3, #10
 800140e:	d108      	bne.n	8001422 <DS18B20_SetResolution+0xae>
	{
		conf &= ~(1 << DS18B20_RESOLUTION_R1);
 8001410:	7bfb      	ldrb	r3, [r7, #15]
 8001412:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001416:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001418:	7bfb      	ldrb	r3, [r7, #15]
 800141a:	f043 0320 	orr.w	r3, r3, #32
 800141e:	73fb      	strb	r3, [r7, #15]
 8001420:	e016      	b.n	8001450 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_11bits)
 8001422:	79bb      	ldrb	r3, [r7, #6]
 8001424:	2b0b      	cmp	r3, #11
 8001426:	d108      	bne.n	800143a <DS18B20_SetResolution+0xc6>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001428:	7bfb      	ldrb	r3, [r7, #15]
 800142a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800142e:	73fb      	strb	r3, [r7, #15]
		conf &= ~(1 << DS18B20_RESOLUTION_R0);
 8001430:	7bfb      	ldrb	r3, [r7, #15]
 8001432:	f023 0320 	bic.w	r3, r3, #32
 8001436:	73fb      	strb	r3, [r7, #15]
 8001438:	e00a      	b.n	8001450 <DS18B20_SetResolution+0xdc>
	}
	else if (resolution == DS18B20_Resolution_12bits)
 800143a:	79bb      	ldrb	r3, [r7, #6]
 800143c:	2b0c      	cmp	r3, #12
 800143e:	d107      	bne.n	8001450 <DS18B20_SetResolution+0xdc>
	{
		conf |= 1 << DS18B20_RESOLUTION_R1;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
 8001442:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001446:	73fb      	strb	r3, [r7, #15]
		conf |= 1 << DS18B20_RESOLUTION_R0;
 8001448:	7bfb      	ldrb	r3, [r7, #15]
 800144a:	f043 0320 	orr.w	r3, r3, #32
 800144e:	73fb      	strb	r3, [r7, #15]
	}

	OneWire_Reset(&OneWire); // Reset the bus
 8001450:	481a      	ldr	r0, [pc, #104]	; (80014bc <DS18B20_SetResolution+0x148>)
 8001452:	f001 fc50 	bl	8002cf6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001456:	79fb      	ldrb	r3, [r7, #7]
 8001458:	011b      	lsls	r3, r3, #4
 800145a:	4a17      	ldr	r2, [pc, #92]	; (80014b8 <DS18B20_SetResolution+0x144>)
 800145c:	4413      	add	r3, r2
 800145e:	4619      	mov	r1, r3
 8001460:	4816      	ldr	r0, [pc, #88]	; (80014bc <DS18B20_SetResolution+0x148>)
 8001462:	f001 fdf9 	bl	8003058 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_WSCRATCHPAD); // Write scratchpad command
 8001466:	214e      	movs	r1, #78	; 0x4e
 8001468:	4814      	ldr	r0, [pc, #80]	; (80014bc <DS18B20_SetResolution+0x148>)
 800146a:	f001 fcc1 	bl	8002df0 <OneWire_WriteByte>

	OneWire_WriteByte(&OneWire, th); // Write 3 bytes to scratchpad
 800146e:	7bbb      	ldrb	r3, [r7, #14]
 8001470:	4619      	mov	r1, r3
 8001472:	4812      	ldr	r0, [pc, #72]	; (80014bc <DS18B20_SetResolution+0x148>)
 8001474:	f001 fcbc 	bl	8002df0 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, tl);
 8001478:	7b7b      	ldrb	r3, [r7, #13]
 800147a:	4619      	mov	r1, r3
 800147c:	480f      	ldr	r0, [pc, #60]	; (80014bc <DS18B20_SetResolution+0x148>)
 800147e:	f001 fcb7 	bl	8002df0 <OneWire_WriteByte>
	OneWire_WriteByte(&OneWire, conf);
 8001482:	7bfb      	ldrb	r3, [r7, #15]
 8001484:	4619      	mov	r1, r3
 8001486:	480d      	ldr	r0, [pc, #52]	; (80014bc <DS18B20_SetResolution+0x148>)
 8001488:	f001 fcb2 	bl	8002df0 <OneWire_WriteByte>

	OneWire_Reset(&OneWire); // Reset the bus
 800148c:	480b      	ldr	r0, [pc, #44]	; (80014bc <DS18B20_SetResolution+0x148>)
 800148e:	f001 fc32 	bl	8002cf6 <OneWire_Reset>
	OneWire_SelectWithPointer(&OneWire, (uint8_t*)&ds18b20[number].Address); // Select the sensor by ROM
 8001492:	79fb      	ldrb	r3, [r7, #7]
 8001494:	011b      	lsls	r3, r3, #4
 8001496:	4a08      	ldr	r2, [pc, #32]	; (80014b8 <DS18B20_SetResolution+0x144>)
 8001498:	4413      	add	r3, r2
 800149a:	4619      	mov	r1, r3
 800149c:	4807      	ldr	r0, [pc, #28]	; (80014bc <DS18B20_SetResolution+0x148>)
 800149e:	f001 fddb 	bl	8003058 <OneWire_SelectWithPointer>
	OneWire_WriteByte(&OneWire, ONEWIRE_CMD_CPYSCRATCHPAD); // Copy scratchpad to EEPROM
 80014a2:	2148      	movs	r1, #72	; 0x48
 80014a4:	4805      	ldr	r0, [pc, #20]	; (80014bc <DS18B20_SetResolution+0x148>)
 80014a6:	f001 fca3 	bl	8002df0 <OneWire_WriteByte>

	return 1;
 80014aa:	2301      	movs	r3, #1
}
 80014ac:	4618      	mov	r0, r3
 80014ae:	3710      	adds	r7, #16
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000298 	.word	0x20000298
 80014b8:	20000244 	.word	0x20000244
 80014bc:	20000284 	.word	0x20000284

080014c0 <DS18B20_Is>:

uint8_t DS18B20_Is(uint8_t* ROM)
{
 80014c0:	b480      	push	{r7}
 80014c2:	b083      	sub	sp, #12
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	6078      	str	r0, [r7, #4]
	if (*ROM == DS18B20_FAMILY_CODE) // Check family code
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b28      	cmp	r3, #40	; 0x28
 80014ce:	d101      	bne.n	80014d4 <DS18B20_Is+0x14>
		return 1;
 80014d0:	2301      	movs	r3, #1
 80014d2:	e000      	b.n	80014d6 <DS18B20_Is+0x16>
	return 0;
 80014d4:	2300      	movs	r3, #0
}
 80014d6:	4618      	mov	r0, r3
 80014d8:	370c      	adds	r7, #12
 80014da:	46bd      	mov	sp, r7
 80014dc:	bc80      	pop	{r7}
 80014de:	4770      	bx	lr

080014e0 <DS18B20_AllDone>:

uint8_t DS18B20_AllDone(void)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	af00      	add	r7, sp, #0
	return OneWire_ReadBit(&OneWire); // Bus is down - busy
 80014e4:	4802      	ldr	r0, [pc, #8]	; (80014f0 <DS18B20_AllDone+0x10>)
 80014e6:	f001 fc59 	bl	8002d9c <OneWire_ReadBit>
 80014ea:	4603      	mov	r3, r0
}
 80014ec:	4618      	mov	r0, r3
 80014ee:	bd80      	pop	{r7, pc}
 80014f0:	20000284 	.word	0x20000284

080014f4 <DS18B20_ReadAll>:

void DS18B20_ReadAll(void)
{
 80014f4:	b590      	push	{r4, r7, lr}
 80014f6:	b083      	sub	sp, #12
 80014f8:	af00      	add	r7, sp, #0
	uint8_t i;

	if (DS18B20_AllDone())
 80014fa:	f7ff fff1 	bl	80014e0 <DS18B20_AllDone>
 80014fe:	4603      	mov	r3, r0
 8001500:	2b00      	cmp	r3, #0
 8001502:	d02e      	beq.n	8001562 <DS18B20_ReadAll+0x6e>
	{
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8001504:	2300      	movs	r3, #0
 8001506:	71fb      	strb	r3, [r7, #7]
 8001508:	e026      	b.n	8001558 <DS18B20_ReadAll+0x64>
		{
			ds18b20[i].ValidDataFlag = 0;
 800150a:	79fb      	ldrb	r3, [r7, #7]
 800150c:	4a17      	ldr	r2, [pc, #92]	; (800156c <DS18B20_ReadAll+0x78>)
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	4413      	add	r3, r2
 8001512:	330c      	adds	r3, #12
 8001514:	2200      	movs	r2, #0
 8001516:	701a      	strb	r2, [r3, #0]

			if (DS18B20_Is((uint8_t*)&ds18b20[i].Address))
 8001518:	79fb      	ldrb	r3, [r7, #7]
 800151a:	011b      	lsls	r3, r3, #4
 800151c:	4a13      	ldr	r2, [pc, #76]	; (800156c <DS18B20_ReadAll+0x78>)
 800151e:	4413      	add	r3, r2
 8001520:	4618      	mov	r0, r3
 8001522:	f7ff ffcd 	bl	80014c0 <DS18B20_Is>
 8001526:	4603      	mov	r3, r0
 8001528:	2b00      	cmp	r3, #0
 800152a:	d012      	beq.n	8001552 <DS18B20_ReadAll+0x5e>
			{
				ds18b20[i].ValidDataFlag = DS18B20_Read(i, &ds18b20[i].Temperature); // Read single sensor
 800152c:	79fb      	ldrb	r3, [r7, #7]
 800152e:	011b      	lsls	r3, r3, #4
 8001530:	3308      	adds	r3, #8
 8001532:	4a0e      	ldr	r2, [pc, #56]	; (800156c <DS18B20_ReadAll+0x78>)
 8001534:	441a      	add	r2, r3
 8001536:	79fc      	ldrb	r4, [r7, #7]
 8001538:	79fb      	ldrb	r3, [r7, #7]
 800153a:	4611      	mov	r1, r2
 800153c:	4618      	mov	r0, r3
 800153e:	f7ff fe65 	bl	800120c <DS18B20_Read>
 8001542:	4603      	mov	r3, r0
 8001544:	4619      	mov	r1, r3
 8001546:	4a09      	ldr	r2, [pc, #36]	; (800156c <DS18B20_ReadAll+0x78>)
 8001548:	0123      	lsls	r3, r4, #4
 800154a:	4413      	add	r3, r2
 800154c:	330c      	adds	r3, #12
 800154e:	460a      	mov	r2, r1
 8001550:	701a      	strb	r2, [r3, #0]
		for(i = 0; i < TempSensorCount; i++) // All detected sensors loop
 8001552:	79fb      	ldrb	r3, [r7, #7]
 8001554:	3301      	adds	r3, #1
 8001556:	71fb      	strb	r3, [r7, #7]
 8001558:	4b05      	ldr	r3, [pc, #20]	; (8001570 <DS18B20_ReadAll+0x7c>)
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	79fa      	ldrb	r2, [r7, #7]
 800155e:	429a      	cmp	r2, r3
 8001560:	d3d3      	bcc.n	800150a <DS18B20_ReadAll+0x16>
			}
		}
	}
}
 8001562:	bf00      	nop
 8001564:	370c      	adds	r7, #12
 8001566:	46bd      	mov	sp, r7
 8001568:	bd90      	pop	{r4, r7, pc}
 800156a:	bf00      	nop
 800156c:	20000244 	.word	0x20000244
 8001570:	20000298 	.word	0x20000298

08001574 <DS18B20_GetROM>:

void DS18B20_GetROM(uint8_t number, uint8_t* ROM)
{
 8001574:	b480      	push	{r7}
 8001576:	b085      	sub	sp, #20
 8001578:	af00      	add	r7, sp, #0
 800157a:	4603      	mov	r3, r0
 800157c:	6039      	str	r1, [r7, #0]
 800157e:	71fb      	strb	r3, [r7, #7]
	if( number >= TempSensorCount)
 8001580:	4b10      	ldr	r3, [pc, #64]	; (80015c4 <DS18B20_GetROM+0x50>)
 8001582:	781b      	ldrb	r3, [r3, #0]
 8001584:	79fa      	ldrb	r2, [r7, #7]
 8001586:	429a      	cmp	r2, r3
 8001588:	d302      	bcc.n	8001590 <DS18B20_GetROM+0x1c>
		number = TempSensorCount;
 800158a:	4b0e      	ldr	r3, [pc, #56]	; (80015c4 <DS18B20_GetROM+0x50>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	71fb      	strb	r3, [r7, #7]

	uint8_t i;

	for(i = 0; i < 8; i++)
 8001590:	2300      	movs	r3, #0
 8001592:	73fb      	strb	r3, [r7, #15]
 8001594:	e00d      	b.n	80015b2 <DS18B20_GetROM+0x3e>
		ROM[i] = ds18b20[number].Address[i];
 8001596:	79f9      	ldrb	r1, [r7, #7]
 8001598:	7bfa      	ldrb	r2, [r7, #15]
 800159a:	7bfb      	ldrb	r3, [r7, #15]
 800159c:	6838      	ldr	r0, [r7, #0]
 800159e:	4403      	add	r3, r0
 80015a0:	4809      	ldr	r0, [pc, #36]	; (80015c8 <DS18B20_GetROM+0x54>)
 80015a2:	0109      	lsls	r1, r1, #4
 80015a4:	4401      	add	r1, r0
 80015a6:	440a      	add	r2, r1
 80015a8:	7812      	ldrb	r2, [r2, #0]
 80015aa:	701a      	strb	r2, [r3, #0]
	for(i = 0; i < 8; i++)
 80015ac:	7bfb      	ldrb	r3, [r7, #15]
 80015ae:	3301      	adds	r3, #1
 80015b0:	73fb      	strb	r3, [r7, #15]
 80015b2:	7bfb      	ldrb	r3, [r7, #15]
 80015b4:	2b07      	cmp	r3, #7
 80015b6:	d9ee      	bls.n	8001596 <DS18B20_GetROM+0x22>
}
 80015b8:	bf00      	nop
 80015ba:	bf00      	nop
 80015bc:	3714      	adds	r7, #20
 80015be:	46bd      	mov	sp, r7
 80015c0:	bc80      	pop	{r7}
 80015c2:	4770      	bx	lr
 80015c4:	20000298 	.word	0x20000298
 80015c8:	20000244 	.word	0x20000244

080015cc <DS18B20_Quantity>:
	for(i = 0; i < 8; i++)
		ds18b20[number].Address[i] = ROM[i]; // Write ROM into sensor's structure
}

uint8_t DS18B20_Quantity(void)
{
 80015cc:	b480      	push	{r7}
 80015ce:	af00      	add	r7, sp, #0
	return TempSensorCount;
 80015d0:	4b02      	ldr	r3, [pc, #8]	; (80015dc <DS18B20_Quantity+0x10>)
 80015d2:	781b      	ldrb	r3, [r3, #0]
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bc80      	pop	{r7}
 80015da:	4770      	bx	lr
 80015dc:	20000298 	.word	0x20000298

080015e0 <DS18B20_GetTemperature>:

uint8_t DS18B20_GetTemperature(uint8_t number, float* destination)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b083      	sub	sp, #12
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	4603      	mov	r3, r0
 80015e8:	6039      	str	r1, [r7, #0]
 80015ea:	71fb      	strb	r3, [r7, #7]
	if(!ds18b20[number].ValidDataFlag)
 80015ec:	79fb      	ldrb	r3, [r7, #7]
 80015ee:	4a0b      	ldr	r2, [pc, #44]	; (800161c <DS18B20_GetTemperature+0x3c>)
 80015f0:	011b      	lsls	r3, r3, #4
 80015f2:	4413      	add	r3, r2
 80015f4:	330c      	adds	r3, #12
 80015f6:	781b      	ldrb	r3, [r3, #0]
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d101      	bne.n	8001600 <DS18B20_GetTemperature+0x20>
		return 0;
 80015fc:	2300      	movs	r3, #0
 80015fe:	e008      	b.n	8001612 <DS18B20_GetTemperature+0x32>

	*destination = ds18b20[number].Temperature;
 8001600:	79fb      	ldrb	r3, [r7, #7]
 8001602:	4a06      	ldr	r2, [pc, #24]	; (800161c <DS18B20_GetTemperature+0x3c>)
 8001604:	011b      	lsls	r3, r3, #4
 8001606:	4413      	add	r3, r2
 8001608:	3308      	adds	r3, #8
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	683b      	ldr	r3, [r7, #0]
 800160e:	601a      	str	r2, [r3, #0]
	return 1;
 8001610:	2301      	movs	r3, #1

}
 8001612:	4618      	mov	r0, r3
 8001614:	370c      	adds	r7, #12
 8001616:	46bd      	mov	sp, r7
 8001618:	bc80      	pop	{r7}
 800161a:	4770      	bx	lr
 800161c:	20000244 	.word	0x20000244

08001620 <DS18B20_Init>:

void DS18B20_Init(DS18B20_Resolution_t resolution)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	b084      	sub	sp, #16
 8001624:	af00      	add	r7, sp, #0
 8001626:	4603      	mov	r3, r0
 8001628:	71fb      	strb	r3, [r7, #7]
	uint8_t next = 0, i = 0, j;
 800162a:	2300      	movs	r3, #0
 800162c:	73fb      	strb	r3, [r7, #15]
 800162e:	2300      	movs	r3, #0
 8001630:	73bb      	strb	r3, [r7, #14]
	OneWire_Init(&OneWire, DS18B20_Pin_GPIO_Port, DS18B20_Pin_Pin); // Init OneWire bus
 8001632:	2202      	movs	r2, #2
 8001634:	491f      	ldr	r1, [pc, #124]	; (80016b4 <DS18B20_Init+0x94>)
 8001636:	4820      	ldr	r0, [pc, #128]	; (80016b8 <DS18B20_Init+0x98>)
 8001638:	f001 fd4a 	bl	80030d0 <OneWire_Init>

	next = OneWire_First(&OneWire); // Search first OneWire device
 800163c:	481e      	ldr	r0, [pc, #120]	; (80016b8 <DS18B20_Init+0x98>)
 800163e:	f001 fcee 	bl	800301e <OneWire_First>
 8001642:	4603      	mov	r3, r0
 8001644:	73fb      	strb	r3, [r7, #15]
	while(next)
 8001646:	e018      	b.n	800167a <DS18B20_Init+0x5a>
	{
		TempSensorCount++;
 8001648:	4b1c      	ldr	r3, [pc, #112]	; (80016bc <DS18B20_Init+0x9c>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	3301      	adds	r3, #1
 800164e:	b2da      	uxtb	r2, r3
 8001650:	4b1a      	ldr	r3, [pc, #104]	; (80016bc <DS18B20_Init+0x9c>)
 8001652:	701a      	strb	r2, [r3, #0]
		OneWire_GetFullROM(&OneWire, (uint8_t*)&ds18b20[i++].Address); // Get the ROM of next sensor
 8001654:	7bbb      	ldrb	r3, [r7, #14]
 8001656:	1c5a      	adds	r2, r3, #1
 8001658:	73ba      	strb	r2, [r7, #14]
 800165a:	011b      	lsls	r3, r3, #4
 800165c:	4a18      	ldr	r2, [pc, #96]	; (80016c0 <DS18B20_Init+0xa0>)
 800165e:	4413      	add	r3, r2
 8001660:	4619      	mov	r1, r3
 8001662:	4815      	ldr	r0, [pc, #84]	; (80016b8 <DS18B20_Init+0x98>)
 8001664:	f001 fd17 	bl	8003096 <OneWire_GetFullROM>
		next = OneWire_Next(&OneWire);
 8001668:	4813      	ldr	r0, [pc, #76]	; (80016b8 <DS18B20_Init+0x98>)
 800166a:	f001 fce8 	bl	800303e <OneWire_Next>
 800166e:	4603      	mov	r3, r0
 8001670:	73fb      	strb	r3, [r7, #15]
		if(TempSensorCount >= _DS18B20_MAX_SENSORS) // More sensors than set maximum is not allowed
 8001672:	4b12      	ldr	r3, [pc, #72]	; (80016bc <DS18B20_Init+0x9c>)
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	2b03      	cmp	r3, #3
 8001678:	d803      	bhi.n	8001682 <DS18B20_Init+0x62>
	while(next)
 800167a:	7bfb      	ldrb	r3, [r7, #15]
 800167c:	2b00      	cmp	r3, #0
 800167e:	d1e3      	bne.n	8001648 <DS18B20_Init+0x28>
 8001680:	e000      	b.n	8001684 <DS18B20_Init+0x64>
			break;
 8001682:	bf00      	nop
	}

	for(j = 0; j < i; j++)
 8001684:	2300      	movs	r3, #0
 8001686:	737b      	strb	r3, [r7, #13]
 8001688:	e00a      	b.n	80016a0 <DS18B20_Init+0x80>
	{
		DS18B20_SetResolution(j, resolution); // Set the initial resolution to sensor
 800168a:	79fa      	ldrb	r2, [r7, #7]
 800168c:	7b7b      	ldrb	r3, [r7, #13]
 800168e:	4611      	mov	r1, r2
 8001690:	4618      	mov	r0, r3
 8001692:	f7ff fe6f 	bl	8001374 <DS18B20_SetResolution>

		DS18B20_StartAll(); // Start conversion on all sensors
 8001696:	f7ff fda7 	bl	80011e8 <DS18B20_StartAll>
	for(j = 0; j < i; j++)
 800169a:	7b7b      	ldrb	r3, [r7, #13]
 800169c:	3301      	adds	r3, #1
 800169e:	737b      	strb	r3, [r7, #13]
 80016a0:	7b7a      	ldrb	r2, [r7, #13]
 80016a2:	7bbb      	ldrb	r3, [r7, #14]
 80016a4:	429a      	cmp	r2, r3
 80016a6:	d3f0      	bcc.n	800168a <DS18B20_Init+0x6a>
	}
}
 80016a8:	bf00      	nop
 80016aa:	bf00      	nop
 80016ac:	3710      	adds	r7, #16
 80016ae:	46bd      	mov	sp, r7
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	40010800 	.word	0x40010800
 80016b8:	20000284 	.word	0x20000284
 80016bc:	20000298 	.word	0x20000298
 80016c0:	20000244 	.word	0x20000244

080016c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b088      	sub	sp, #32
 80016c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016ca:	f107 0310 	add.w	r3, r7, #16
 80016ce:	2200      	movs	r2, #0
 80016d0:	601a      	str	r2, [r3, #0]
 80016d2:	605a      	str	r2, [r3, #4]
 80016d4:	609a      	str	r2, [r3, #8]
 80016d6:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80016d8:	4b37      	ldr	r3, [pc, #220]	; (80017b8 <MX_GPIO_Init+0xf4>)
 80016da:	699b      	ldr	r3, [r3, #24]
 80016dc:	4a36      	ldr	r2, [pc, #216]	; (80017b8 <MX_GPIO_Init+0xf4>)
 80016de:	f043 0310 	orr.w	r3, r3, #16
 80016e2:	6193      	str	r3, [r2, #24]
 80016e4:	4b34      	ldr	r3, [pc, #208]	; (80017b8 <MX_GPIO_Init+0xf4>)
 80016e6:	699b      	ldr	r3, [r3, #24]
 80016e8:	f003 0310 	and.w	r3, r3, #16
 80016ec:	60fb      	str	r3, [r7, #12]
 80016ee:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80016f0:	4b31      	ldr	r3, [pc, #196]	; (80017b8 <MX_GPIO_Init+0xf4>)
 80016f2:	699b      	ldr	r3, [r3, #24]
 80016f4:	4a30      	ldr	r2, [pc, #192]	; (80017b8 <MX_GPIO_Init+0xf4>)
 80016f6:	f043 0320 	orr.w	r3, r3, #32
 80016fa:	6193      	str	r3, [r2, #24]
 80016fc:	4b2e      	ldr	r3, [pc, #184]	; (80017b8 <MX_GPIO_Init+0xf4>)
 80016fe:	699b      	ldr	r3, [r3, #24]
 8001700:	f003 0320 	and.w	r3, r3, #32
 8001704:	60bb      	str	r3, [r7, #8]
 8001706:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001708:	4b2b      	ldr	r3, [pc, #172]	; (80017b8 <MX_GPIO_Init+0xf4>)
 800170a:	699b      	ldr	r3, [r3, #24]
 800170c:	4a2a      	ldr	r2, [pc, #168]	; (80017b8 <MX_GPIO_Init+0xf4>)
 800170e:	f043 0304 	orr.w	r3, r3, #4
 8001712:	6193      	str	r3, [r2, #24]
 8001714:	4b28      	ldr	r3, [pc, #160]	; (80017b8 <MX_GPIO_Init+0xf4>)
 8001716:	699b      	ldr	r3, [r3, #24]
 8001718:	f003 0304 	and.w	r3, r3, #4
 800171c:	607b      	str	r3, [r7, #4]
 800171e:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001720:	4b25      	ldr	r3, [pc, #148]	; (80017b8 <MX_GPIO_Init+0xf4>)
 8001722:	699b      	ldr	r3, [r3, #24]
 8001724:	4a24      	ldr	r2, [pc, #144]	; (80017b8 <MX_GPIO_Init+0xf4>)
 8001726:	f043 0308 	orr.w	r3, r3, #8
 800172a:	6193      	str	r3, [r2, #24]
 800172c:	4b22      	ldr	r3, [pc, #136]	; (80017b8 <MX_GPIO_Init+0xf4>)
 800172e:	699b      	ldr	r3, [r3, #24]
 8001730:	f003 0308 	and.w	r3, r3, #8
 8001734:	603b      	str	r3, [r7, #0]
 8001736:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_Pin_GPIO_Port, LED_Pin_Pin, GPIO_PIN_RESET);
 8001738:	2200      	movs	r2, #0
 800173a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800173e:	481f      	ldr	r0, [pc, #124]	; (80017bc <MX_GPIO_Init+0xf8>)
 8001740:	f003 f9fd 	bl	8004b3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, TEST_Pin_Pin|DS18B20_Pin_Pin, GPIO_PIN_RESET);
 8001744:	2200      	movs	r2, #0
 8001746:	2103      	movs	r1, #3
 8001748:	481d      	ldr	r0, [pc, #116]	; (80017c0 <MX_GPIO_Init+0xfc>)
 800174a:	f003 f9f8 	bl	8004b3e <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LED_Pin_Pin;
 800174e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001752:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001754:	2301      	movs	r3, #1
 8001756:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001758:	2300      	movs	r3, #0
 800175a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800175c:	2302      	movs	r3, #2
 800175e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_Pin_GPIO_Port, &GPIO_InitStruct);
 8001760:	f107 0310 	add.w	r3, r7, #16
 8001764:	4619      	mov	r1, r3
 8001766:	4815      	ldr	r0, [pc, #84]	; (80017bc <MX_GPIO_Init+0xf8>)
 8001768:	f003 f84e 	bl	8004808 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = TEST_Pin_Pin|DS18B20_Pin_Pin;
 800176c:	2303      	movs	r3, #3
 800176e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001770:	2301      	movs	r3, #1
 8001772:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001774:	2300      	movs	r3, #0
 8001776:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001778:	2302      	movs	r3, #2
 800177a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800177c:	f107 0310 	add.w	r3, r7, #16
 8001780:	4619      	mov	r1, r3
 8001782:	480f      	ldr	r0, [pc, #60]	; (80017c0 <MX_GPIO_Init+0xfc>)
 8001784:	f003 f840 	bl	8004808 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = P1_Pin;
 8001788:	2308      	movs	r3, #8
 800178a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800178c:	4b0d      	ldr	r3, [pc, #52]	; (80017c4 <MX_GPIO_Init+0x100>)
 800178e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001790:	2300      	movs	r3, #0
 8001792:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(P1_GPIO_Port, &GPIO_InitStruct);
 8001794:	f107 0310 	add.w	r3, r7, #16
 8001798:	4619      	mov	r1, r3
 800179a:	480b      	ldr	r0, [pc, #44]	; (80017c8 <MX_GPIO_Init+0x104>)
 800179c:	f003 f834 	bl	8004808 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI3_IRQn, 0, 0);
 80017a0:	2200      	movs	r2, #0
 80017a2:	2100      	movs	r1, #0
 80017a4:	2009      	movs	r0, #9
 80017a6:	f002 ff46 	bl	8004636 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI3_IRQn);
 80017aa:	2009      	movs	r0, #9
 80017ac:	f002 ff5f 	bl	800466e <HAL_NVIC_EnableIRQ>

}
 80017b0:	bf00      	nop
 80017b2:	3720      	adds	r7, #32
 80017b4:	46bd      	mov	sp, r7
 80017b6:	bd80      	pop	{r7, pc}
 80017b8:	40021000 	.word	0x40021000
 80017bc:	40011000 	.word	0x40011000
 80017c0:	40010800 	.word	0x40010800
 80017c4:	10110000 	.word	0x10110000
 80017c8:	40010c00 	.word	0x40010c00

080017cc <strtoke>:
/*
 * Behaves like strtok() except that it returns empty tokens also.
 * Found on https://stackoverflow.com/questions/42315585/split-string-into-tokens-in-c-when-there-are-2-delimiters-in-a-row
 */
char* strtoke(char *str, const char *delim)
{
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b084      	sub	sp, #16
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
  static char *start = NULL; /* stores string str for consecutive calls */
  char *token = NULL; /* found token */
 80017d6:	2300      	movs	r3, #0
 80017d8:	60fb      	str	r3, [r7, #12]
  /* assign new start in case */
  if (str) start = str;
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d002      	beq.n	80017e6 <strtoke+0x1a>
 80017e0:	4a12      	ldr	r2, [pc, #72]	; (800182c <strtoke+0x60>)
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	6013      	str	r3, [r2, #0]
  /* check whether text to parse left */
  if (!start) return NULL;
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <strtoke+0x60>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d101      	bne.n	80017f2 <strtoke+0x26>
 80017ee:	2300      	movs	r3, #0
 80017f0:	e017      	b.n	8001822 <strtoke+0x56>
  /* remember current start as found token */
  token = start;
 80017f2:	4b0e      	ldr	r3, [pc, #56]	; (800182c <strtoke+0x60>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	60fb      	str	r3, [r7, #12]
  /* find next occurrence of delim */
  start = strpbrk(start, delim);
 80017f8:	4b0c      	ldr	r3, [pc, #48]	; (800182c <strtoke+0x60>)
 80017fa:	681b      	ldr	r3, [r3, #0]
 80017fc:	6839      	ldr	r1, [r7, #0]
 80017fe:	4618      	mov	r0, r3
 8001800:	f007 f9bb 	bl	8008b7a <strpbrk>
 8001804:	4603      	mov	r3, r0
 8001806:	4a09      	ldr	r2, [pc, #36]	; (800182c <strtoke+0x60>)
 8001808:	6013      	str	r3, [r2, #0]
  /* replace delim with terminator and move start to follower */
  if (start) *start++ = '\0';
 800180a:	4b08      	ldr	r3, [pc, #32]	; (800182c <strtoke+0x60>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	2b00      	cmp	r3, #0
 8001810:	d006      	beq.n	8001820 <strtoke+0x54>
 8001812:	4b06      	ldr	r3, [pc, #24]	; (800182c <strtoke+0x60>)
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	1c5a      	adds	r2, r3, #1
 8001818:	4904      	ldr	r1, [pc, #16]	; (800182c <strtoke+0x60>)
 800181a:	600a      	str	r2, [r1, #0]
 800181c:	2200      	movs	r2, #0
 800181e:	701a      	strb	r2, [r3, #0]
  /* done */
  return token;
 8001820:	68fb      	ldr	r3, [r7, #12]
}
 8001822:	4618      	mov	r0, r3
 8001824:	3710      	adds	r7, #16
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	2000029c 	.word	0x2000029c

08001830 <NEO6_ReceiveUartChar>:

void NEO6_ReceiveUartChar(NEO6_State *GpsStateHandler)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
	uint8_t TempHead;

	TempHead = (GpsStateHandler->UartBufferHead + 1) % GPS_UART_BUFFER_SIZE;
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800183e:	3301      	adds	r3, #1
 8001840:	425a      	negs	r2, r3
 8001842:	b2db      	uxtb	r3, r3
 8001844:	b2d2      	uxtb	r2, r2
 8001846:	bf58      	it	pl
 8001848:	4253      	negpl	r3, r2
 800184a:	73fb      	strb	r3, [r7, #15]

	if( TempHead == GpsStateHandler->UartBufferTail) // No room for new data
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 8001852:	7bfa      	ldrb	r2, [r7, #15]
 8001854:	429a      	cmp	r2, r3
 8001856:	d02f      	beq.n	80018b8 <NEO6_ReceiveUartChar+0x88>
		// Error handle?
		//
	}
	else
	{
		if(UartReceivedChar == 13)
 8001858:	4b1d      	ldr	r3, [pc, #116]	; (80018d0 <NEO6_ReceiveUartChar+0xa0>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	b2db      	uxtb	r3, r3
 800185e:	2b0d      	cmp	r3, #13
 8001860:	d114      	bne.n	800188c <NEO6_ReceiveUartChar+0x5c>
		{
			GpsStateHandler->UartBufferLines++;
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8001868:	3301      	adds	r3, #1
 800186a:	b2da      	uxtb	r2, r3
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
			GpsStateHandler->UartBufferHead = TempHead;
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	7bfa      	ldrb	r2, [r7, #15]
 8001876:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
			GpsStateHandler->UartBuffer[TempHead] = UartReceivedChar;
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	4a14      	ldr	r2, [pc, #80]	; (80018d0 <NEO6_ReceiveUartChar+0xa0>)
 800187e:	7812      	ldrb	r2, [r2, #0]
 8001880:	b2d1      	uxtb	r1, r2
 8001882:	687a      	ldr	r2, [r7, #4]
 8001884:	4413      	add	r3, r2
 8001886:	460a      	mov	r2, r1
 8001888:	711a      	strb	r2, [r3, #4]
 800188a:	e015      	b.n	80018b8 <NEO6_ReceiveUartChar+0x88>
		}
		else if((UartReceivedChar == 0) || (UartReceivedChar == 10))
 800188c:	4b10      	ldr	r3, [pc, #64]	; (80018d0 <NEO6_ReceiveUartChar+0xa0>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	b2db      	uxtb	r3, r3
 8001892:	2b00      	cmp	r3, #0
 8001894:	d010      	beq.n	80018b8 <NEO6_ReceiveUartChar+0x88>
 8001896:	4b0e      	ldr	r3, [pc, #56]	; (80018d0 <NEO6_ReceiveUartChar+0xa0>)
 8001898:	781b      	ldrb	r3, [r3, #0]
 800189a:	b2db      	uxtb	r3, r3
 800189c:	2b0a      	cmp	r3, #10
 800189e:	d00b      	beq.n	80018b8 <NEO6_ReceiveUartChar+0x88>
		{
			// Ignore byte 0 and 10 (LF char)
		}
		else
		{
			GpsStateHandler->UartBufferHead = TempHead;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	7bfa      	ldrb	r2, [r7, #15]
 80018a4:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
			GpsStateHandler->UartBuffer[TempHead] = UartReceivedChar;
 80018a8:	7bfb      	ldrb	r3, [r7, #15]
 80018aa:	4a09      	ldr	r2, [pc, #36]	; (80018d0 <NEO6_ReceiveUartChar+0xa0>)
 80018ac:	7812      	ldrb	r2, [r2, #0]
 80018ae:	b2d1      	uxtb	r1, r2
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	4413      	add	r3, r2
 80018b4:	460a      	mov	r2, r1
 80018b6:	711a      	strb	r2, [r3, #4]
		}

	}

	HAL_UART_Receive_IT(GpsStateHandler->neo6_huart, (uint8_t*)&UartReceivedChar, 1);
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	2201      	movs	r2, #1
 80018be:	4904      	ldr	r1, [pc, #16]	; (80018d0 <NEO6_ReceiveUartChar+0xa0>)
 80018c0:	4618      	mov	r0, r3
 80018c2:	f004 ffd3 	bl	800686c <HAL_UART_Receive_IT>
}
 80018c6:	bf00      	nop
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}
 80018ce:	bf00      	nop
 80018d0:	20000299 	.word	0x20000299

080018d4 <NEO6_GetCharFromBuffer>:

int NEO6_GetCharFromBuffer(NEO6_State *GpsStateHandler)
{
 80018d4:	b480      	push	{r7}
 80018d6:	b083      	sub	sp, #12
 80018d8:	af00      	add	r7, sp, #0
 80018da:	6078      	str	r0, [r7, #4]
	if(GpsStateHandler->UartBufferHead == GpsStateHandler->UartBufferTail)
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	f893 2104 	ldrb.w	r2, [r3, #260]	; 0x104
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 80018e8:	429a      	cmp	r2, r3
 80018ea:	d102      	bne.n	80018f2 <NEO6_GetCharFromBuffer+0x1e>
	{
		return -1; // error - no char to return
 80018ec:	f04f 33ff 	mov.w	r3, #4294967295
 80018f0:	e013      	b.n	800191a <NEO6_GetCharFromBuffer+0x46>
	}
	GpsStateHandler->UartBufferTail = (GpsStateHandler->UartBufferTail + 1) % GPS_UART_BUFFER_SIZE;
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 80018f8:	3301      	adds	r3, #1
 80018fa:	425a      	negs	r2, r3
 80018fc:	b2db      	uxtb	r3, r3
 80018fe:	b2d2      	uxtb	r2, r2
 8001900:	bf58      	it	pl
 8001902:	4253      	negpl	r3, r2
 8001904:	b2da      	uxtb	r2, r3
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105

	return GpsStateHandler->UartBuffer[GpsStateHandler->UartBufferTail];
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	f893 3105 	ldrb.w	r3, [r3, #261]	; 0x105
 8001912:	461a      	mov	r2, r3
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	4413      	add	r3, r2
 8001918:	791b      	ldrb	r3, [r3, #4]
}
 800191a:	4618      	mov	r0, r3
 800191c:	370c      	adds	r7, #12
 800191e:	46bd      	mov	sp, r7
 8001920:	bc80      	pop	{r7}
 8001922:	4770      	bx	lr

08001924 <NEO6_GetLineFromBuffer>:

int NEO6_GetLineFromBuffer(NEO6_State *GpsStateHandler)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b084      	sub	sp, #16
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
	char TempChar;
	char* LinePointer = (char*)GpsStateHandler->WorkingBuffer;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	f203 1307 	addw	r3, r3, #263	; 0x107
 8001932:	60fb      	str	r3, [r7, #12]
	if(GpsStateHandler->UartBufferLines)
 8001934:	687b      	ldr	r3, [r7, #4]
 8001936:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 800193a:	2b00      	cmp	r3, #0
 800193c:	d01e      	beq.n	800197c <NEO6_GetLineFromBuffer+0x58>
	{
		while((TempChar = NEO6_GetCharFromBuffer(GpsStateHandler)))
 800193e:	e008      	b.n	8001952 <NEO6_GetLineFromBuffer+0x2e>
		{
			if(TempChar == 13)
 8001940:	7afb      	ldrb	r3, [r7, #11]
 8001942:	2b0d      	cmp	r3, #13
 8001944:	d00e      	beq.n	8001964 <NEO6_GetLineFromBuffer+0x40>
			{
				break;
			}
			*LinePointer = TempChar;
 8001946:	68fb      	ldr	r3, [r7, #12]
 8001948:	7afa      	ldrb	r2, [r7, #11]
 800194a:	701a      	strb	r2, [r3, #0]
			LinePointer++;
 800194c:	68fb      	ldr	r3, [r7, #12]
 800194e:	3301      	adds	r3, #1
 8001950:	60fb      	str	r3, [r7, #12]
		while((TempChar = NEO6_GetCharFromBuffer(GpsStateHandler)))
 8001952:	6878      	ldr	r0, [r7, #4]
 8001954:	f7ff ffbe 	bl	80018d4 <NEO6_GetCharFromBuffer>
 8001958:	4603      	mov	r3, r0
 800195a:	72fb      	strb	r3, [r7, #11]
 800195c:	7afb      	ldrb	r3, [r7, #11]
 800195e:	2b00      	cmp	r3, #0
 8001960:	d1ee      	bne.n	8001940 <NEO6_GetLineFromBuffer+0x1c>
 8001962:	e000      	b.n	8001966 <NEO6_GetLineFromBuffer+0x42>
				break;
 8001964:	bf00      	nop
		}
		*LinePointer = 0; // end of cstring
 8001966:	68fb      	ldr	r3, [r7, #12]
 8001968:	2200      	movs	r2, #0
 800196a:	701a      	strb	r2, [r3, #0]
		GpsStateHandler->UartBufferLines--; // decrement line counter
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8001972:	3b01      	subs	r3, #1
 8001974:	b2da      	uxtb	r2, r3
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106
	}
	return 0;
 800197c:	2300      	movs	r3, #0
}
 800197e:	4618      	mov	r0, r3
 8001980:	3710      	adds	r7, #16
 8001982:	46bd      	mov	sp, r7
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <NEO6_ParseGPRMC>:

//
// Recommended minimum specific GPS/Transit data
//
void NEO6_ParseGPRMC(NEO6_State *GpsStateHandler)
{
 8001988:	b590      	push	{r4, r7, lr}
 800198a:	b08b      	sub	sp, #44	; 0x2c
 800198c:	af00      	add	r7, sp, #0
 800198e:	6078      	str	r0, [r7, #4]

	char *ParsePoiner;
	uint32_t Temp;

	// Time of FIX
	ParsePoiner = strtoke(NULL, ",");
 8001990:	4996      	ldr	r1, [pc, #600]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001992:	2000      	movs	r0, #0
 8001994:	f7ff ff1a 	bl	80017cc <strtoke>
 8001998:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 800199a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800199c:	781b      	ldrb	r3, [r3, #0]
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d033      	beq.n	8001a0a <NEO6_ParseGPRMC+0x82>
	{
		Temp = atoi(ParsePoiner);
 80019a2:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80019a4:	f005 fc9d 	bl	80072e2 <atoi>
 80019a8:	4603      	mov	r3, r0
 80019aa:	623b      	str	r3, [r7, #32]
		GpsStateHandler->Second = Temp % 100;
 80019ac:	6a3a      	ldr	r2, [r7, #32]
 80019ae:	4b90      	ldr	r3, [pc, #576]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 80019b0:	fba3 1302 	umull	r1, r3, r3, r2
 80019b4:	095b      	lsrs	r3, r3, #5
 80019b6:	2164      	movs	r1, #100	; 0x64
 80019b8:	fb01 f303 	mul.w	r3, r1, r3
 80019bc:	1ad3      	subs	r3, r2, r3
 80019be:	b2da      	uxtb	r2, r3
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
		GpsStateHandler->Minute = (Temp / 100) % 100;
 80019c6:	6a3b      	ldr	r3, [r7, #32]
 80019c8:	4a89      	ldr	r2, [pc, #548]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 80019ca:	fba2 2303 	umull	r2, r3, r2, r3
 80019ce:	095a      	lsrs	r2, r3, #5
 80019d0:	4b87      	ldr	r3, [pc, #540]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 80019d2:	fba3 1302 	umull	r1, r3, r3, r2
 80019d6:	095b      	lsrs	r3, r3, #5
 80019d8:	2164      	movs	r1, #100	; 0x64
 80019da:	fb01 f303 	mul.w	r3, r1, r3
 80019de:	1ad3      	subs	r3, r2, r3
 80019e0:	b2da      	uxtb	r2, r3
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
		GpsStateHandler->Hour = (Temp / 10000) % 100;
 80019e8:	6a3b      	ldr	r3, [r7, #32]
 80019ea:	4a82      	ldr	r2, [pc, #520]	; (8001bf4 <NEO6_ParseGPRMC+0x26c>)
 80019ec:	fba2 2303 	umull	r2, r3, r2, r3
 80019f0:	0b5a      	lsrs	r2, r3, #13
 80019f2:	4b7f      	ldr	r3, [pc, #508]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 80019f4:	fba3 1302 	umull	r1, r3, r3, r2
 80019f8:	095b      	lsrs	r3, r3, #5
 80019fa:	2164      	movs	r1, #100	; 0x64
 80019fc:	fb01 f303 	mul.w	r3, r1, r3
 8001a00:	1ad3      	subs	r3, r2, r3
 8001a02:	b2da      	uxtb	r2, r3
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
	}
	// Navigation receiver warning A = OK, V = warning
	ParsePoiner = strtoke(NULL, ",");
 8001a0a:	4978      	ldr	r1, [pc, #480]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7ff fedd 	bl	80017cc <strtoke>
 8001a12:	6278      	str	r0, [r7, #36]	; 0x24
	// Latitude
	ParsePoiner = strtoke(NULL, ",");
 8001a14:	4975      	ldr	r1, [pc, #468]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001a16:	2000      	movs	r0, #0
 8001a18:	f7ff fed8 	bl	80017cc <strtoke>
 8001a1c:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a20:	781b      	ldrb	r3, [r3, #0]
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d038      	beq.n	8001a98 <NEO6_ParseGPRMC+0x110>
	{
		float RawLatitude = atof(ParsePoiner);
 8001a26:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001a28:	f005 fc58 	bl	80072dc <atof>
 8001a2c:	4602      	mov	r2, r0
 8001a2e:	460b      	mov	r3, r1
 8001a30:	4610      	mov	r0, r2
 8001a32:	4619      	mov	r1, r3
 8001a34:	f7ff f852 	bl	8000adc <__aeabi_d2f>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	61fb      	str	r3, [r7, #28]
		int DegLat = (int)(RawLatitude / 100);
 8001a3c:	496e      	ldr	r1, [pc, #440]	; (8001bf8 <NEO6_ParseGPRMC+0x270>)
 8001a3e:	69f8      	ldr	r0, [r7, #28]
 8001a40:	f7ff fa5e 	bl	8000f00 <__aeabi_fdiv>
 8001a44:	4603      	mov	r3, r0
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff faf6 	bl	8001038 <__aeabi_f2iz>
 8001a4c:	4603      	mov	r3, r0
 8001a4e:	61bb      	str	r3, [r7, #24]
		float MinLat = RawLatitude - (DegLat * 100);
 8001a50:	69bb      	ldr	r3, [r7, #24]
 8001a52:	2264      	movs	r2, #100	; 0x64
 8001a54:	fb02 f303 	mul.w	r3, r2, r3
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f7ff f949 	bl	8000cf0 <__aeabi_i2f>
 8001a5e:	4603      	mov	r3, r0
 8001a60:	4619      	mov	r1, r3
 8001a62:	69f8      	ldr	r0, [r7, #28]
 8001a64:	f7ff f88e 	bl	8000b84 <__aeabi_fsub>
 8001a68:	4603      	mov	r3, r0
 8001a6a:	617b      	str	r3, [r7, #20]
		GpsStateHandler->Latitude = DegLat + MinLat / 60;
 8001a6c:	69b8      	ldr	r0, [r7, #24]
 8001a6e:	f7ff f93f 	bl	8000cf0 <__aeabi_i2f>
 8001a72:	4604      	mov	r4, r0
 8001a74:	4961      	ldr	r1, [pc, #388]	; (8001bfc <NEO6_ParseGPRMC+0x274>)
 8001a76:	6978      	ldr	r0, [r7, #20]
 8001a78:	f7ff fa42 	bl	8000f00 <__aeabi_fdiv>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	4620      	mov	r0, r4
 8001a82:	f7ff f881 	bl	8000b88 <__addsf3>
 8001a86:	4603      	mov	r3, r0
 8001a88:	4618      	mov	r0, r3
 8001a8a:	f7fe fcd7 	bl	800043c <__aeabi_f2d>
 8001a8e:	4602      	mov	r2, r0
 8001a90:	460b      	mov	r3, r1
 8001a92:	6879      	ldr	r1, [r7, #4]
 8001a94:	e9c1 2364 	strd	r2, r3, [r1, #400]	; 0x190
	}
	// Latitude Direction
	ParsePoiner = strtoke(NULL, ",");
 8001a98:	4954      	ldr	r1, [pc, #336]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001a9a:	2000      	movs	r0, #0
 8001a9c:	f7ff fe96 	bl	80017cc <strtoke>
 8001aa0:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001aa2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa4:	781b      	ldrb	r3, [r3, #0]
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d004      	beq.n	8001ab4 <NEO6_ParseGPRMC+0x12c>
	{
		GpsStateHandler->LatitudeDirection = *ParsePoiner;
 8001aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aac:	781a      	ldrb	r2, [r3, #0]
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
	}
	// Longnitude
	ParsePoiner = strtoke(NULL, ",");
 8001ab4:	494d      	ldr	r1, [pc, #308]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001ab6:	2000      	movs	r0, #0
 8001ab8:	f7ff fe88 	bl	80017cc <strtoke>
 8001abc:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ac0:	781b      	ldrb	r3, [r3, #0]
 8001ac2:	2b00      	cmp	r3, #0
 8001ac4:	d038      	beq.n	8001b38 <NEO6_ParseGPRMC+0x1b0>
	{
		float RawLongitude = atof(ParsePoiner);
 8001ac6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001ac8:	f005 fc08 	bl	80072dc <atof>
 8001acc:	4602      	mov	r2, r0
 8001ace:	460b      	mov	r3, r1
 8001ad0:	4610      	mov	r0, r2
 8001ad2:	4619      	mov	r1, r3
 8001ad4:	f7ff f802 	bl	8000adc <__aeabi_d2f>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	613b      	str	r3, [r7, #16]
		int DegLon = (int)(RawLongitude / 100);
 8001adc:	4946      	ldr	r1, [pc, #280]	; (8001bf8 <NEO6_ParseGPRMC+0x270>)
 8001ade:	6938      	ldr	r0, [r7, #16]
 8001ae0:	f7ff fa0e 	bl	8000f00 <__aeabi_fdiv>
 8001ae4:	4603      	mov	r3, r0
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	f7ff faa6 	bl	8001038 <__aeabi_f2iz>
 8001aec:	4603      	mov	r3, r0
 8001aee:	60fb      	str	r3, [r7, #12]
		float MinLon = RawLongitude - (DegLon * 100);
 8001af0:	68fb      	ldr	r3, [r7, #12]
 8001af2:	2264      	movs	r2, #100	; 0x64
 8001af4:	fb02 f303 	mul.w	r3, r2, r3
 8001af8:	4618      	mov	r0, r3
 8001afa:	f7ff f8f9 	bl	8000cf0 <__aeabi_i2f>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4619      	mov	r1, r3
 8001b02:	6938      	ldr	r0, [r7, #16]
 8001b04:	f7ff f83e 	bl	8000b84 <__aeabi_fsub>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	60bb      	str	r3, [r7, #8]
		GpsStateHandler->Longitude = DegLon + MinLon / 60;
 8001b0c:	68f8      	ldr	r0, [r7, #12]
 8001b0e:	f7ff f8ef 	bl	8000cf0 <__aeabi_i2f>
 8001b12:	4604      	mov	r4, r0
 8001b14:	4939      	ldr	r1, [pc, #228]	; (8001bfc <NEO6_ParseGPRMC+0x274>)
 8001b16:	68b8      	ldr	r0, [r7, #8]
 8001b18:	f7ff f9f2 	bl	8000f00 <__aeabi_fdiv>
 8001b1c:	4603      	mov	r3, r0
 8001b1e:	4619      	mov	r1, r3
 8001b20:	4620      	mov	r0, r4
 8001b22:	f7ff f831 	bl	8000b88 <__addsf3>
 8001b26:	4603      	mov	r3, r0
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f7fe fc87 	bl	800043c <__aeabi_f2d>
 8001b2e:	4602      	mov	r2, r0
 8001b30:	460b      	mov	r3, r1
 8001b32:	6879      	ldr	r1, [r7, #4]
 8001b34:	e9c1 2368 	strd	r2, r3, [r1, #416]	; 0x1a0
	}
	// Longnitude Direction
	ParsePoiner = strtoke(NULL, ",");
 8001b38:	492c      	ldr	r1, [pc, #176]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001b3a:	2000      	movs	r0, #0
 8001b3c:	f7ff fe46 	bl	80017cc <strtoke>
 8001b40:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b44:	781b      	ldrb	r3, [r3, #0]
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d004      	beq.n	8001b54 <NEO6_ParseGPRMC+0x1cc>
	{
		GpsStateHandler->LongitudeDirection = *ParsePoiner;
 8001b4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4c:	781a      	ldrb	r2, [r3, #0]
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8
	}
	// Speed over ground, Knots
	ParsePoiner = strtoke(NULL, ",");
 8001b54:	4925      	ldr	r1, [pc, #148]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001b56:	2000      	movs	r0, #0
 8001b58:	f7ff fe38 	bl	80017cc <strtoke>
 8001b5c:	6278      	str	r0, [r7, #36]	; 0x24
	// Course Made Good, True
	ParsePoiner = strtoke(NULL, ",");
 8001b5e:	4923      	ldr	r1, [pc, #140]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001b60:	2000      	movs	r0, #0
 8001b62:	f7ff fe33 	bl	80017cc <strtoke>
 8001b66:	6278      	str	r0, [r7, #36]	; 0x24
	// Date of fix
	ParsePoiner = strtoke(NULL, ",");
 8001b68:	4920      	ldr	r1, [pc, #128]	; (8001bec <NEO6_ParseGPRMC+0x264>)
 8001b6a:	2000      	movs	r0, #0
 8001b6c:	f7ff fe2e 	bl	80017cc <strtoke>
 8001b70:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001b72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b74:	781b      	ldrb	r3, [r3, #0]
 8001b76:	2b00      	cmp	r3, #0
 8001b78:	d033      	beq.n	8001be2 <NEO6_ParseGPRMC+0x25a>
	{
		Temp = atoi(ParsePoiner);
 8001b7a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001b7c:	f005 fbb1 	bl	80072e2 <atoi>
 8001b80:	4603      	mov	r3, r0
 8001b82:	623b      	str	r3, [r7, #32]
		GpsStateHandler->Year = Temp % 100;
 8001b84:	6a3a      	ldr	r2, [r7, #32]
 8001b86:	4b1a      	ldr	r3, [pc, #104]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 8001b88:	fba3 1302 	umull	r1, r3, r3, r2
 8001b8c:	095b      	lsrs	r3, r3, #5
 8001b8e:	2164      	movs	r1, #100	; 0x64
 8001b90:	fb01 f303 	mul.w	r3, r1, r3
 8001b94:	1ad3      	subs	r3, r2, r3
 8001b96:	b2da      	uxtb	r2, r3
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	f883 218c 	strb.w	r2, [r3, #396]	; 0x18c
		GpsStateHandler->Month = (Temp / 100) % 100;
 8001b9e:	6a3b      	ldr	r3, [r7, #32]
 8001ba0:	4a13      	ldr	r2, [pc, #76]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 8001ba2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ba6:	095a      	lsrs	r2, r3, #5
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 8001baa:	fba3 1302 	umull	r1, r3, r3, r2
 8001bae:	095b      	lsrs	r3, r3, #5
 8001bb0:	2164      	movs	r1, #100	; 0x64
 8001bb2:	fb01 f303 	mul.w	r3, r1, r3
 8001bb6:	1ad3      	subs	r3, r2, r3
 8001bb8:	b2da      	uxtb	r2, r3
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
		GpsStateHandler->Day = (Temp / 10000) % 100;
 8001bc0:	6a3b      	ldr	r3, [r7, #32]
 8001bc2:	4a0c      	ldr	r2, [pc, #48]	; (8001bf4 <NEO6_ParseGPRMC+0x26c>)
 8001bc4:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc8:	0b5a      	lsrs	r2, r3, #13
 8001bca:	4b09      	ldr	r3, [pc, #36]	; (8001bf0 <NEO6_ParseGPRMC+0x268>)
 8001bcc:	fba3 1302 	umull	r1, r3, r3, r2
 8001bd0:	095b      	lsrs	r3, r3, #5
 8001bd2:	2164      	movs	r1, #100	; 0x64
 8001bd4:	fb01 f303 	mul.w	r3, r1, r3
 8001bd8:	1ad3      	subs	r3, r2, r3
 8001bda:	b2da      	uxtb	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
	}
}
 8001be2:	bf00      	nop
 8001be4:	372c      	adds	r7, #44	; 0x2c
 8001be6:	46bd      	mov	sp, r7
 8001be8:	bd90      	pop	{r4, r7, pc}
 8001bea:	bf00      	nop
 8001bec:	0800cdc0 	.word	0x0800cdc0
 8001bf0:	51eb851f 	.word	0x51eb851f
 8001bf4:	d1b71759 	.word	0xd1b71759
 8001bf8:	42c80000 	.word	0x42c80000
 8001bfc:	42700000 	.word	0x42700000

08001c00 <NEO6_ParseGPVTG>:

//
//	Track Made Good and Ground Speed.
//
void NEO6_ParseGPVTG(NEO6_State *GpsStateHandler)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b084      	sub	sp, #16
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]
	// eg2. $GPVTG,054.7,T,034.4,M,005.5,N,010.2,K

	char *ParsePoiner;

	// True track made good
	ParsePoiner = strtoke(NULL, ",");
 8001c08:	491f      	ldr	r1, [pc, #124]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c0a:	2000      	movs	r0, #0
 8001c0c:	f7ff fdde 	bl	80017cc <strtoke>
 8001c10:	60f8      	str	r0, [r7, #12]
	ParsePoiner = strtoke(NULL, ",");
 8001c12:	491d      	ldr	r1, [pc, #116]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c14:	2000      	movs	r0, #0
 8001c16:	f7ff fdd9 	bl	80017cc <strtoke>
 8001c1a:	60f8      	str	r0, [r7, #12]
	// Magnetic track made good
	ParsePoiner = strtoke(NULL, ",");
 8001c1c:	491a      	ldr	r1, [pc, #104]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c1e:	2000      	movs	r0, #0
 8001c20:	f7ff fdd4 	bl	80017cc <strtoke>
 8001c24:	60f8      	str	r0, [r7, #12]
	ParsePoiner = strtoke(NULL, ",");
 8001c26:	4918      	ldr	r1, [pc, #96]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c28:	2000      	movs	r0, #0
 8001c2a:	f7ff fdcf 	bl	80017cc <strtoke>
 8001c2e:	60f8      	str	r0, [r7, #12]
	// Ground speed, knots
	ParsePoiner = strtoke(NULL, ",");
 8001c30:	4915      	ldr	r1, [pc, #84]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c32:	2000      	movs	r0, #0
 8001c34:	f7ff fdca 	bl	80017cc <strtoke>
 8001c38:	60f8      	str	r0, [r7, #12]
	if(strlen(ParsePoiner) > 0)
 8001c3a:	68fb      	ldr	r3, [r7, #12]
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b00      	cmp	r3, #0
 8001c40:	d007      	beq.n	8001c52 <NEO6_ParseGPVTG+0x52>
	{
		GpsStateHandler->SpeedKnots = atof(ParsePoiner);
 8001c42:	68f8      	ldr	r0, [r7, #12]
 8001c44:	f005 fb4a 	bl	80072dc <atof>
 8001c48:	4602      	mov	r2, r0
 8001c4a:	460b      	mov	r3, r1
 8001c4c:	6879      	ldr	r1, [r7, #4]
 8001c4e:	e9c1 2374 	strd	r2, r3, [r1, #464]	; 0x1d0
	}
	ParsePoiner = strtoke(NULL, ",");
 8001c52:	490d      	ldr	r1, [pc, #52]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c54:	2000      	movs	r0, #0
 8001c56:	f7ff fdb9 	bl	80017cc <strtoke>
 8001c5a:	60f8      	str	r0, [r7, #12]
	// Ground speed, Kilometers per hour
	ParsePoiner = strtoke(NULL, ",");
 8001c5c:	490a      	ldr	r1, [pc, #40]	; (8001c88 <NEO6_ParseGPVTG+0x88>)
 8001c5e:	2000      	movs	r0, #0
 8001c60:	f7ff fdb4 	bl	80017cc <strtoke>
 8001c64:	60f8      	str	r0, [r7, #12]
	if(strlen(ParsePoiner) > 0)
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	781b      	ldrb	r3, [r3, #0]
 8001c6a:	2b00      	cmp	r3, #0
 8001c6c:	d007      	beq.n	8001c7e <NEO6_ParseGPVTG+0x7e>
	{
		GpsStateHandler->SpeedKilometers = atof(ParsePoiner);
 8001c6e:	68f8      	ldr	r0, [r7, #12]
 8001c70:	f005 fb34 	bl	80072dc <atof>
 8001c74:	4602      	mov	r2, r0
 8001c76:	460b      	mov	r3, r1
 8001c78:	6879      	ldr	r1, [r7, #4]
 8001c7a:	e9c1 2376 	strd	r2, r3, [r1, #472]	; 0x1d8
	}
}
 8001c7e:	bf00      	nop
 8001c80:	3710      	adds	r7, #16
 8001c82:	46bd      	mov	sp, r7
 8001c84:	bd80      	pop	{r7, pc}
 8001c86:	bf00      	nop
 8001c88:	0800cdc0 	.word	0x0800cdc0

08001c8c <NEO6_ParseGPGGA>:

//
//	Global Positioning System Fix Data
//
void NEO6_ParseGPGGA(NEO6_State *GpsStateHandler)
{
 8001c8c:	b590      	push	{r4, r7, lr}
 8001c8e:	b08b      	sub	sp, #44	; 0x2c
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	6078      	str	r0, [r7, #4]

	char *ParsePoiner;


	// UTC of Position
	ParsePoiner = strtoke(NULL, ",");
 8001c94:	4967      	ldr	r1, [pc, #412]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001c96:	2000      	movs	r0, #0
 8001c98:	f7ff fd98 	bl	80017cc <strtoke>
 8001c9c:	6278      	str	r0, [r7, #36]	; 0x24
	// Latitude
	ParsePoiner = strtoke(NULL, ",");
 8001c9e:	4965      	ldr	r1, [pc, #404]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001ca0:	2000      	movs	r0, #0
 8001ca2:	f7ff fd93 	bl	80017cc <strtoke>
 8001ca6:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d038      	beq.n	8001d22 <NEO6_ParseGPGGA+0x96>
	{
		float RawLatitude = atof(ParsePoiner);
 8001cb0:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001cb2:	f005 fb13 	bl	80072dc <atof>
 8001cb6:	4602      	mov	r2, r0
 8001cb8:	460b      	mov	r3, r1
 8001cba:	4610      	mov	r0, r2
 8001cbc:	4619      	mov	r1, r3
 8001cbe:	f7fe ff0d 	bl	8000adc <__aeabi_d2f>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	623b      	str	r3, [r7, #32]
		int DegLat = (int)(RawLatitude / 100);
 8001cc6:	495c      	ldr	r1, [pc, #368]	; (8001e38 <NEO6_ParseGPGGA+0x1ac>)
 8001cc8:	6a38      	ldr	r0, [r7, #32]
 8001cca:	f7ff f919 	bl	8000f00 <__aeabi_fdiv>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff f9b1 	bl	8001038 <__aeabi_f2iz>
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	61fb      	str	r3, [r7, #28]
		float MinLat = RawLatitude - (DegLat * 100);
 8001cda:	69fb      	ldr	r3, [r7, #28]
 8001cdc:	2264      	movs	r2, #100	; 0x64
 8001cde:	fb02 f303 	mul.w	r3, r2, r3
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7ff f804 	bl	8000cf0 <__aeabi_i2f>
 8001ce8:	4603      	mov	r3, r0
 8001cea:	4619      	mov	r1, r3
 8001cec:	6a38      	ldr	r0, [r7, #32]
 8001cee:	f7fe ff49 	bl	8000b84 <__aeabi_fsub>
 8001cf2:	4603      	mov	r3, r0
 8001cf4:	61bb      	str	r3, [r7, #24]
		GpsStateHandler->Latitude = DegLat + MinLat / 60;
 8001cf6:	69f8      	ldr	r0, [r7, #28]
 8001cf8:	f7fe fffa 	bl	8000cf0 <__aeabi_i2f>
 8001cfc:	4604      	mov	r4, r0
 8001cfe:	494f      	ldr	r1, [pc, #316]	; (8001e3c <NEO6_ParseGPGGA+0x1b0>)
 8001d00:	69b8      	ldr	r0, [r7, #24]
 8001d02:	f7ff f8fd 	bl	8000f00 <__aeabi_fdiv>
 8001d06:	4603      	mov	r3, r0
 8001d08:	4619      	mov	r1, r3
 8001d0a:	4620      	mov	r0, r4
 8001d0c:	f7fe ff3c 	bl	8000b88 <__addsf3>
 8001d10:	4603      	mov	r3, r0
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fb92 	bl	800043c <__aeabi_f2d>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	6879      	ldr	r1, [r7, #4]
 8001d1e:	e9c1 2364 	strd	r2, r3, [r1, #400]	; 0x190
	}
	// N or S
	ParsePoiner = strtoke(NULL, ",");
 8001d22:	4944      	ldr	r1, [pc, #272]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001d24:	2000      	movs	r0, #0
 8001d26:	f7ff fd51 	bl	80017cc <strtoke>
 8001d2a:	6278      	str	r0, [r7, #36]	; 0x24
	// Longitude
	ParsePoiner = strtoke(NULL, ",");
 8001d2c:	4941      	ldr	r1, [pc, #260]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001d2e:	2000      	movs	r0, #0
 8001d30:	f7ff fd4c 	bl	80017cc <strtoke>
 8001d34:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d038      	beq.n	8001db0 <NEO6_ParseGPGGA+0x124>
	{
		float RawLongitude = atof(ParsePoiner);
 8001d3e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001d40:	f005 facc 	bl	80072dc <atof>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	f7fe fec6 	bl	8000adc <__aeabi_d2f>
 8001d50:	4603      	mov	r3, r0
 8001d52:	617b      	str	r3, [r7, #20]
		int DegLon = (int)(RawLongitude / 100);
 8001d54:	4938      	ldr	r1, [pc, #224]	; (8001e38 <NEO6_ParseGPGGA+0x1ac>)
 8001d56:	6978      	ldr	r0, [r7, #20]
 8001d58:	f7ff f8d2 	bl	8000f00 <__aeabi_fdiv>
 8001d5c:	4603      	mov	r3, r0
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7ff f96a 	bl	8001038 <__aeabi_f2iz>
 8001d64:	4603      	mov	r3, r0
 8001d66:	613b      	str	r3, [r7, #16]
		float MinLon = RawLongitude - (DegLon * 100);
 8001d68:	693b      	ldr	r3, [r7, #16]
 8001d6a:	2264      	movs	r2, #100	; 0x64
 8001d6c:	fb02 f303 	mul.w	r3, r2, r3
 8001d70:	4618      	mov	r0, r3
 8001d72:	f7fe ffbd 	bl	8000cf0 <__aeabi_i2f>
 8001d76:	4603      	mov	r3, r0
 8001d78:	4619      	mov	r1, r3
 8001d7a:	6978      	ldr	r0, [r7, #20]
 8001d7c:	f7fe ff02 	bl	8000b84 <__aeabi_fsub>
 8001d80:	4603      	mov	r3, r0
 8001d82:	60fb      	str	r3, [r7, #12]
		GpsStateHandler->Longitude = DegLon + MinLon / 60;
 8001d84:	6938      	ldr	r0, [r7, #16]
 8001d86:	f7fe ffb3 	bl	8000cf0 <__aeabi_i2f>
 8001d8a:	4604      	mov	r4, r0
 8001d8c:	492b      	ldr	r1, [pc, #172]	; (8001e3c <NEO6_ParseGPGGA+0x1b0>)
 8001d8e:	68f8      	ldr	r0, [r7, #12]
 8001d90:	f7ff f8b6 	bl	8000f00 <__aeabi_fdiv>
 8001d94:	4603      	mov	r3, r0
 8001d96:	4619      	mov	r1, r3
 8001d98:	4620      	mov	r0, r4
 8001d9a:	f7fe fef5 	bl	8000b88 <__addsf3>
 8001d9e:	4603      	mov	r3, r0
 8001da0:	4618      	mov	r0, r3
 8001da2:	f7fe fb4b 	bl	800043c <__aeabi_f2d>
 8001da6:	4602      	mov	r2, r0
 8001da8:	460b      	mov	r3, r1
 8001daa:	6879      	ldr	r1, [r7, #4]
 8001dac:	e9c1 2368 	strd	r2, r3, [r1, #416]	; 0x1a0
	}
	// E or W
	ParsePoiner = strtoke(NULL, ",");
 8001db0:	4920      	ldr	r1, [pc, #128]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001db2:	2000      	movs	r0, #0
 8001db4:	f7ff fd0a 	bl	80017cc <strtoke>
 8001db8:	6278      	str	r0, [r7, #36]	; 0x24
	// GPS quality indicator (0=invalid; 1=GPS fix; 2=Diff. GPS fix)
	ParsePoiner = strtoke(NULL, ",");
 8001dba:	491e      	ldr	r1, [pc, #120]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001dbc:	2000      	movs	r0, #0
 8001dbe:	f7ff fd05 	bl	80017cc <strtoke>
 8001dc2:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001dc4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dc6:	781b      	ldrb	r3, [r3, #0]
 8001dc8:	2b00      	cmp	r3, #0
 8001dca:	d007      	beq.n	8001ddc <NEO6_ParseGPGGA+0x150>
	{
		GpsStateHandler->Quality = atoi(ParsePoiner);
 8001dcc:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001dce:	f005 fa88 	bl	80072e2 <atoi>
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	b2da      	uxtb	r2, r3
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
	}
	// Number of satellites in use [not those in view]
	ParsePoiner = strtoke(NULL, ",");
 8001ddc:	4915      	ldr	r1, [pc, #84]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001dde:	2000      	movs	r0, #0
 8001de0:	f7ff fcf4 	bl	80017cc <strtoke>
 8001de4:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001de6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001de8:	781b      	ldrb	r3, [r3, #0]
 8001dea:	2b00      	cmp	r3, #0
 8001dec:	d007      	beq.n	8001dfe <NEO6_ParseGPGGA+0x172>
	{
		GpsStateHandler->SatelitesNumber = atoi(ParsePoiner);
 8001dee:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001df0:	f005 fa77 	bl	80072e2 <atoi>
 8001df4:	4603      	mov	r3, r0
 8001df6:	b2da      	uxtb	r2, r3
 8001df8:	687b      	ldr	r3, [r7, #4]
 8001dfa:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
	}
	// Horizontal dilution of position
	ParsePoiner = strtoke(NULL, ",");
 8001dfe:	490d      	ldr	r1, [pc, #52]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001e00:	2000      	movs	r0, #0
 8001e02:	f7ff fce3 	bl	80017cc <strtoke>
 8001e06:	6278      	str	r0, [r7, #36]	; 0x24
	// Antenna altitude above/below mean sea level (geoid)
	ParsePoiner = strtoke(NULL, ",");
 8001e08:	490a      	ldr	r1, [pc, #40]	; (8001e34 <NEO6_ParseGPGGA+0x1a8>)
 8001e0a:	2000      	movs	r0, #0
 8001e0c:	f7ff fcde 	bl	80017cc <strtoke>
 8001e10:	6278      	str	r0, [r7, #36]	; 0x24
	if(strlen(ParsePoiner) > 0)
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	781b      	ldrb	r3, [r3, #0]
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d007      	beq.n	8001e2a <NEO6_ParseGPGGA+0x19e>
	{
		GpsStateHandler->Altitude = atof(ParsePoiner);
 8001e1a:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8001e1c:	f005 fa5e 	bl	80072dc <atof>
 8001e20:	4602      	mov	r2, r0
 8001e22:	460b      	mov	r3, r1
 8001e24:	6879      	ldr	r1, [r7, #4]
 8001e26:	e9c1 236c 	strd	r2, r3, [r1, #432]	; 0x1b0
	}
}
 8001e2a:	bf00      	nop
 8001e2c:	372c      	adds	r7, #44	; 0x2c
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	bd90      	pop	{r4, r7, pc}
 8001e32:	bf00      	nop
 8001e34:	0800cdc0 	.word	0x0800cdc0
 8001e38:	42c80000 	.word	0x42c80000
 8001e3c:	42700000 	.word	0x42700000

08001e40 <NEO6_ParseGPGSA>:

//
//	GPS DOP and active satellites
//
void NEO6_ParseGPGSA(NEO6_State *GpsStateHandler)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b084      	sub	sp, #16
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
	// eg2. $GPGSA,A,3,19,28,14,18,27,22,31,39,,,,,1.7,1.0,1.3*35

	char *ParsePoiner;

	// Mode
	ParsePoiner = strtoke(NULL, ",");
 8001e48:	492d      	ldr	r1, [pc, #180]	; (8001f00 <NEO6_ParseGPGSA+0xc0>)
 8001e4a:	2000      	movs	r0, #0
 8001e4c:	f7ff fcbe 	bl	80017cc <strtoke>
 8001e50:	60b8      	str	r0, [r7, #8]
	// 2D/3D Fix
	ParsePoiner = strtoke(NULL, ",");
 8001e52:	492b      	ldr	r1, [pc, #172]	; (8001f00 <NEO6_ParseGPGSA+0xc0>)
 8001e54:	2000      	movs	r0, #0
 8001e56:	f7ff fcb9 	bl	80017cc <strtoke>
 8001e5a:	60b8      	str	r0, [r7, #8]
	if(strlen(ParsePoiner) > 0)
 8001e5c:	68bb      	ldr	r3, [r7, #8]
 8001e5e:	781b      	ldrb	r3, [r3, #0]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d007      	beq.n	8001e74 <NEO6_ParseGPGSA+0x34>
	{
		GpsStateHandler->FixMode = atoi(ParsePoiner);
 8001e64:	68b8      	ldr	r0, [r7, #8]
 8001e66:	f005 fa3c 	bl	80072e2 <atoi>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	b2da      	uxtb	r2, r3
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	f883 21e2 	strb.w	r2, [r3, #482]	; 0x1e2
	}
	// IDs of SVs used in position fix (null for unused fields)
	for(uint8_t i=0; i < 12; i++)
 8001e74:	2300      	movs	r3, #0
 8001e76:	73fb      	strb	r3, [r7, #15]
 8001e78:	e007      	b.n	8001e8a <NEO6_ParseGPGSA+0x4a>
	{
		ParsePoiner = strtoke(NULL, ",");
 8001e7a:	4921      	ldr	r1, [pc, #132]	; (8001f00 <NEO6_ParseGPGSA+0xc0>)
 8001e7c:	2000      	movs	r0, #0
 8001e7e:	f7ff fca5 	bl	80017cc <strtoke>
 8001e82:	60b8      	str	r0, [r7, #8]
	for(uint8_t i=0; i < 12; i++)
 8001e84:	7bfb      	ldrb	r3, [r7, #15]
 8001e86:	3301      	adds	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
 8001e8a:	7bfb      	ldrb	r3, [r7, #15]
 8001e8c:	2b0b      	cmp	r3, #11
 8001e8e:	d9f4      	bls.n	8001e7a <NEO6_ParseGPGSA+0x3a>
	}
	// PDOP
	ParsePoiner = strtoke(NULL, ",");
 8001e90:	491b      	ldr	r1, [pc, #108]	; (8001f00 <NEO6_ParseGPGSA+0xc0>)
 8001e92:	2000      	movs	r0, #0
 8001e94:	f7ff fc9a 	bl	80017cc <strtoke>
 8001e98:	60b8      	str	r0, [r7, #8]
	if(strlen(ParsePoiner) > 0)
 8001e9a:	68bb      	ldr	r3, [r7, #8]
 8001e9c:	781b      	ldrb	r3, [r3, #0]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d007      	beq.n	8001eb2 <NEO6_ParseGPGSA+0x72>
	{
		GpsStateHandler->Dop = atof(ParsePoiner);
 8001ea2:	68b8      	ldr	r0, [r7, #8]
 8001ea4:	f005 fa1a 	bl	80072dc <atof>
 8001ea8:	4602      	mov	r2, r0
 8001eaa:	460b      	mov	r3, r1
 8001eac:	6879      	ldr	r1, [r7, #4]
 8001eae:	e9c1 237a 	strd	r2, r3, [r1, #488]	; 0x1e8
	}
	// HDOP
	ParsePoiner = strtoke(NULL, ",");
 8001eb2:	4913      	ldr	r1, [pc, #76]	; (8001f00 <NEO6_ParseGPGSA+0xc0>)
 8001eb4:	2000      	movs	r0, #0
 8001eb6:	f7ff fc89 	bl	80017cc <strtoke>
 8001eba:	60b8      	str	r0, [r7, #8]
	if(strlen(ParsePoiner) > 0)
 8001ebc:	68bb      	ldr	r3, [r7, #8]
 8001ebe:	781b      	ldrb	r3, [r3, #0]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	d007      	beq.n	8001ed4 <NEO6_ParseGPGSA+0x94>
	{
		GpsStateHandler->Hdop = atof(ParsePoiner);
 8001ec4:	68b8      	ldr	r0, [r7, #8]
 8001ec6:	f005 fa09 	bl	80072dc <atof>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	460b      	mov	r3, r1
 8001ece:	6879      	ldr	r1, [r7, #4]
 8001ed0:	e9c1 237c 	strd	r2, r3, [r1, #496]	; 0x1f0
	}
	// VDOP
	ParsePoiner = strtoke(NULL, ",");
 8001ed4:	490a      	ldr	r1, [pc, #40]	; (8001f00 <NEO6_ParseGPGSA+0xc0>)
 8001ed6:	2000      	movs	r0, #0
 8001ed8:	f7ff fc78 	bl	80017cc <strtoke>
 8001edc:	60b8      	str	r0, [r7, #8]
	if(strlen(ParsePoiner) > 0)
 8001ede:	68bb      	ldr	r3, [r7, #8]
 8001ee0:	781b      	ldrb	r3, [r3, #0]
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d007      	beq.n	8001ef6 <NEO6_ParseGPGSA+0xb6>
	{
		GpsStateHandler->Vdop = atof(ParsePoiner);
 8001ee6:	68b8      	ldr	r0, [r7, #8]
 8001ee8:	f005 f9f8 	bl	80072dc <atof>
 8001eec:	4602      	mov	r2, r0
 8001eee:	460b      	mov	r3, r1
 8001ef0:	6879      	ldr	r1, [r7, #4]
 8001ef2:	e9c1 237e 	strd	r2, r3, [r1, #504]	; 0x1f8
	}
}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	0800cdc0 	.word	0x0800cdc0

08001f04 <NEO6_ParseLine>:
	// Could be good for minimal system for LoRa device
}


void NEO6_ParseLine(NEO6_State *GpsStateHandler)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b084      	sub	sp, #16
 8001f08:	af00      	add	r7, sp, #0
 8001f0a:	6078      	str	r0, [r7, #4]
	// Nice website with NMEA commuincates description
	//	http://aprs.gids.nl/nmea
	//

	// Header
	char* ParsePoiner = strtoke((char*)GpsStateHandler->WorkingBuffer, ",");
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	f203 1307 	addw	r3, r3, #263	; 0x107
 8001f12:	491a      	ldr	r1, [pc, #104]	; (8001f7c <NEO6_ParseLine+0x78>)
 8001f14:	4618      	mov	r0, r3
 8001f16:	f7ff fc59 	bl	80017cc <strtoke>
 8001f1a:	60f8      	str	r0, [r7, #12]

	if(strcmp(ParsePoiner, "$GPRMC") == 0) NEO6_ParseGPRMC(GpsStateHandler);
 8001f1c:	4918      	ldr	r1, [pc, #96]	; (8001f80 <NEO6_ParseLine+0x7c>)
 8001f1e:	68f8      	ldr	r0, [r7, #12]
 8001f20:	f7fe f916 	bl	8000150 <strcmp>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d103      	bne.n	8001f32 <NEO6_ParseLine+0x2e>
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7ff fd2c 	bl	8001988 <NEO6_ParseGPRMC>
	else if(strcmp(ParsePoiner, "$GPVTG") == 0) NEO6_ParseGPVTG(GpsStateHandler);
	else if(strcmp(ParsePoiner, "$GPGGA") == 0) NEO6_ParseGPGGA(GpsStateHandler);
	else if(strcmp(ParsePoiner, "$GPGSA") == 0) NEO6_ParseGPGSA(GpsStateHandler);
//	else if(strcmp(ParsePoiner, "$GPGSV") == 0) NEO6_ParseGPGSV(GpsStateHandler);
//	else if(strcmp(ParsePoiner, "$GPGLL") == 0) NEO6_ParseGPGLL(GpsStateHandler);
}
 8001f30:	e01f      	b.n	8001f72 <NEO6_ParseLine+0x6e>
	else if(strcmp(ParsePoiner, "$GPVTG") == 0) NEO6_ParseGPVTG(GpsStateHandler);
 8001f32:	4914      	ldr	r1, [pc, #80]	; (8001f84 <NEO6_ParseLine+0x80>)
 8001f34:	68f8      	ldr	r0, [r7, #12]
 8001f36:	f7fe f90b 	bl	8000150 <strcmp>
 8001f3a:	4603      	mov	r3, r0
 8001f3c:	2b00      	cmp	r3, #0
 8001f3e:	d103      	bne.n	8001f48 <NEO6_ParseLine+0x44>
 8001f40:	6878      	ldr	r0, [r7, #4]
 8001f42:	f7ff fe5d 	bl	8001c00 <NEO6_ParseGPVTG>
}
 8001f46:	e014      	b.n	8001f72 <NEO6_ParseLine+0x6e>
	else if(strcmp(ParsePoiner, "$GPGGA") == 0) NEO6_ParseGPGGA(GpsStateHandler);
 8001f48:	490f      	ldr	r1, [pc, #60]	; (8001f88 <NEO6_ParseLine+0x84>)
 8001f4a:	68f8      	ldr	r0, [r7, #12]
 8001f4c:	f7fe f900 	bl	8000150 <strcmp>
 8001f50:	4603      	mov	r3, r0
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d103      	bne.n	8001f5e <NEO6_ParseLine+0x5a>
 8001f56:	6878      	ldr	r0, [r7, #4]
 8001f58:	f7ff fe98 	bl	8001c8c <NEO6_ParseGPGGA>
}
 8001f5c:	e009      	b.n	8001f72 <NEO6_ParseLine+0x6e>
	else if(strcmp(ParsePoiner, "$GPGSA") == 0) NEO6_ParseGPGSA(GpsStateHandler);
 8001f5e:	490b      	ldr	r1, [pc, #44]	; (8001f8c <NEO6_ParseLine+0x88>)
 8001f60:	68f8      	ldr	r0, [r7, #12]
 8001f62:	f7fe f8f5 	bl	8000150 <strcmp>
 8001f66:	4603      	mov	r3, r0
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d102      	bne.n	8001f72 <NEO6_ParseLine+0x6e>
 8001f6c:	6878      	ldr	r0, [r7, #4]
 8001f6e:	f7ff ff67 	bl	8001e40 <NEO6_ParseGPGSA>
}
 8001f72:	bf00      	nop
 8001f74:	3710      	adds	r7, #16
 8001f76:	46bd      	mov	sp, r7
 8001f78:	bd80      	pop	{r7, pc}
 8001f7a:	bf00      	nop
 8001f7c:	0800cdc0 	.word	0x0800cdc0
 8001f80:	0800cdc4 	.word	0x0800cdc4
 8001f84:	0800cdcc 	.word	0x0800cdcc
 8001f88:	0800cdd4 	.word	0x0800cdd4
 8001f8c:	0800cddc 	.word	0x0800cddc

08001f90 <NEO6_Task>:
{
	return GpsStateHandler->Quality;
}

void NEO6_Task(NEO6_State *GpsStateHandler)
{
 8001f90:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001f94:	b086      	sub	sp, #24
 8001f96:	af04      	add	r7, sp, #16
 8001f98:	6078      	str	r0, [r7, #4]
    	if(GpsStateHandler->UartBufferLines)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	f893 3106 	ldrb.w	r3, [r3, #262]	; 0x106
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	d078      	beq.n	8002096 <NEO6_Task+0x106>
    	{
        NEO6_GetLineFromBuffer(GpsStateHandler);
 8001fa4:	6878      	ldr	r0, [r7, #4]
 8001fa6:	f7ff fcbd 	bl	8001924 <NEO6_GetLineFromBuffer>
        NEO6_ParseLine(GpsStateHandler);
 8001faa:	6878      	ldr	r0, [r7, #4]
 8001fac:	f7ff ffaa 	bl	8001f04 <NEO6_ParseLine>

        // Check if GPS is moving
        if(GpsStateHandler->SpeedKilometers > MIN_SPEED_KM && GpsStateHandler->last_latitude != 0.0 && GpsStateHandler->last_longitude != 0.0)
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	e9d3 0176 	ldrd	r0, r1, [r3, #472]	; 0x1d8
 8001fb6:	f04f 0200 	mov.w	r2, #0
 8001fba:	4b39      	ldr	r3, [pc, #228]	; (80020a0 <NEO6_Task+0x110>)
 8001fbc:	f7fe fd26 	bl	8000a0c <__aeabi_dcmpgt>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	2b00      	cmp	r3, #0
 8001fc4:	d04d      	beq.n	8002062 <NEO6_Task+0xd2>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	e9d3 016e 	ldrd	r0, r1, [r3, #440]	; 0x1b8
 8001fcc:	f04f 0200 	mov.w	r2, #0
 8001fd0:	f04f 0300 	mov.w	r3, #0
 8001fd4:	f7fe fcf2 	bl	80009bc <__aeabi_dcmpeq>
 8001fd8:	4603      	mov	r3, r0
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d141      	bne.n	8002062 <NEO6_Task+0xd2>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	e9d3 0170 	ldrd	r0, r1, [r3, #448]	; 0x1c0
 8001fe4:	f04f 0200 	mov.w	r2, #0
 8001fe8:	f04f 0300 	mov.w	r3, #0
 8001fec:	f7fe fce6 	bl	80009bc <__aeabi_dcmpeq>
 8001ff0:	4603      	mov	r3, r0
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d135      	bne.n	8002062 <NEO6_Task+0xd2>
        {
            // Add the distance from the last received GPS coordinate
            GpsStateHandler->total_distance += haversine_km(GpsStateHandler->last_latitude, GpsStateHandler->last_longitude, GpsStateHandler->Latitude, GpsStateHandler->Longitude);
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	e9d3 456e 	ldrd	r4, r5, [r3, #440]	; 0x1b8
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	e9d3 8970 	ldrd	r8, r9, [r3, #448]	; 0x1c0
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 8002008:	6879      	ldr	r1, [r7, #4]
 800200a:	e9d1 0168 	ldrd	r0, r1, [r1, #416]	; 0x1a0
 800200e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002012:	e9cd 2300 	strd	r2, r3, [sp]
 8002016:	4642      	mov	r2, r8
 8002018:	464b      	mov	r3, r9
 800201a:	4620      	mov	r0, r4
 800201c:	4629      	mov	r1, r5
 800201e:	f000 f93f 	bl	80022a0 <haversine_km>
 8002022:	4602      	mov	r2, r0
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	e9d3 4572 	ldrd	r4, r5, [r3, #456]	; 0x1c8
 800202a:	4610      	mov	r0, r2
 800202c:	f7fe f9f4 	bl	8000418 <__aeabi_i2d>
 8002030:	4602      	mov	r2, r0
 8002032:	460b      	mov	r3, r1
 8002034:	4620      	mov	r0, r4
 8002036:	4629      	mov	r1, r5
 8002038:	f7fe f8a2 	bl	8000180 <__adddf3>
 800203c:	4602      	mov	r2, r0
 800203e:	460b      	mov	r3, r1
 8002040:	6879      	ldr	r1, [r7, #4]
 8002042:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
            // Store GPS coordinates for next distance calculation
            GpsStateHandler->last_latitude = GpsStateHandler->Latitude;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 800204c:	6879      	ldr	r1, [r7, #4]
 800204e:	e9c1 236e 	strd	r2, r3, [r1, #440]	; 0x1b8
            GpsStateHandler->last_longitude = GpsStateHandler->Longitude;
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	e9d3 2368 	ldrd	r2, r3, [r3, #416]	; 0x1a0
 8002058:	6879      	ldr	r1, [r7, #4]
 800205a:	e9c1 2370 	strd	r2, r3, [r1, #448]	; 0x1c0
        {
 800205e:	bf00      	nop
            // If GPS is stationary, set speed to zero and don't update last received coordinates
            GpsStateHandler->SpeedKilometers = 0.0;
            GpsStateHandler->SpeedKnots = 0.0;
        }
    }
}
 8002060:	e019      	b.n	8002096 <NEO6_Task+0x106>
        } else if (GpsStateHandler->SpeedKilometers <= MIN_SPEED_KM)
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	e9d3 0176 	ldrd	r0, r1, [r3, #472]	; 0x1d8
 8002068:	f04f 0200 	mov.w	r2, #0
 800206c:	4b0c      	ldr	r3, [pc, #48]	; (80020a0 <NEO6_Task+0x110>)
 800206e:	f7fe fcb9 	bl	80009e4 <__aeabi_dcmple>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d100      	bne.n	800207a <NEO6_Task+0xea>
}
 8002078:	e00d      	b.n	8002096 <NEO6_Task+0x106>
            GpsStateHandler->SpeedKilometers = 0.0;
 800207a:	6879      	ldr	r1, [r7, #4]
 800207c:	f04f 0200 	mov.w	r2, #0
 8002080:	f04f 0300 	mov.w	r3, #0
 8002084:	e9c1 2376 	strd	r2, r3, [r1, #472]	; 0x1d8
            GpsStateHandler->SpeedKnots = 0.0;
 8002088:	6879      	ldr	r1, [r7, #4]
 800208a:	f04f 0200 	mov.w	r2, #0
 800208e:	f04f 0300 	mov.w	r3, #0
 8002092:	e9c1 2374 	strd	r2, r3, [r1, #464]	; 0x1d0
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80020a0:	3ff80000 	.word	0x3ff80000

080020a4 <NEO6_Init>:
double NEO6_GetTotalDistance(NEO6_State *GpsStateHandler) {
    return GpsStateHandler->total_distance;
}

void NEO6_Init(NEO6_State *GpsStateHandler, UART_HandleTypeDef *huart)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b082      	sub	sp, #8
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
 80020ac:	6039      	str	r1, [r7, #0]
	GpsStateHandler->neo6_huart = huart;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	683a      	ldr	r2, [r7, #0]
 80020b2:	601a      	str	r2, [r3, #0]
	GpsStateHandler->UartBufferHead = 0;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	2200      	movs	r2, #0
 80020b8:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
	GpsStateHandler->UartBufferTail = 0;
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	2200      	movs	r2, #0
 80020c0:	f883 2105 	strb.w	r2, [r3, #261]	; 0x105
	GpsStateHandler->UartBufferLines = 0;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2200      	movs	r2, #0
 80020c8:	f883 2106 	strb.w	r2, [r3, #262]	; 0x106

	GpsStateHandler->Hour = 0;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2200      	movs	r2, #0
 80020d0:	f883 2187 	strb.w	r2, [r3, #391]	; 0x187
	GpsStateHandler->Minute = 0;
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	f883 2188 	strb.w	r2, [r3, #392]	; 0x188
	GpsStateHandler->Second = 0;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	2200      	movs	r2, #0
 80020e0:	f883 2189 	strb.w	r2, [r3, #393]	; 0x189
	GpsStateHandler->Day = 0;
 80020e4:	687b      	ldr	r3, [r7, #4]
 80020e6:	2200      	movs	r2, #0
 80020e8:	f883 218a 	strb.w	r2, [r3, #394]	; 0x18a
	GpsStateHandler->Month = 0;
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	2200      	movs	r2, #0
 80020f0:	f883 218b 	strb.w	r2, [r3, #395]	; 0x18b
	GpsStateHandler->Year = 0;
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2200      	movs	r2, #0
 80020f8:	f883 218c 	strb.w	r2, [r3, #396]	; 0x18c

	GpsStateHandler->Latitude = 0;
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	f04f 0300 	mov.w	r3, #0
 8002106:	e9c1 2364 	strd	r2, r3, [r1, #400]	; 0x190
	GpsStateHandler->LatitudeDirection = '0';
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2230      	movs	r2, #48	; 0x30
 800210e:	f883 2198 	strb.w	r2, [r3, #408]	; 0x198
	GpsStateHandler->Longitude = 0;
 8002112:	6879      	ldr	r1, [r7, #4]
 8002114:	f04f 0200 	mov.w	r2, #0
 8002118:	f04f 0300 	mov.w	r3, #0
 800211c:	e9c1 2368 	strd	r2, r3, [r1, #416]	; 0x1a0
	GpsStateHandler->LongitudeDirection = '0';
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	2230      	movs	r2, #48	; 0x30
 8002124:	f883 21a8 	strb.w	r2, [r3, #424]	; 0x1a8

	GpsStateHandler->last_latitude = 0;
 8002128:	6879      	ldr	r1, [r7, #4]
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	f04f 0300 	mov.w	r3, #0
 8002132:	e9c1 236e 	strd	r2, r3, [r1, #440]	; 0x1b8
	GpsStateHandler->last_longitude = 0;
 8002136:	6879      	ldr	r1, [r7, #4]
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	f04f 0300 	mov.w	r3, #0
 8002140:	e9c1 2370 	strd	r2, r3, [r1, #448]	; 0x1c0
	GpsStateHandler->total_distance = 0;
 8002144:	6879      	ldr	r1, [r7, #4]
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	f04f 0300 	mov.w	r3, #0
 800214e:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8

	GpsStateHandler->SpeedKilometers = 0;
 8002152:	6879      	ldr	r1, [r7, #4]
 8002154:	f04f 0200 	mov.w	r2, #0
 8002158:	f04f 0300 	mov.w	r3, #0
 800215c:	e9c1 2376 	strd	r2, r3, [r1, #472]	; 0x1d8
	GpsStateHandler->SpeedKnots = 0;
 8002160:	6879      	ldr	r1, [r7, #4]
 8002162:	f04f 0200 	mov.w	r2, #0
 8002166:	f04f 0300 	mov.w	r3, #0
 800216a:	e9c1 2374 	strd	r2, r3, [r1, #464]	; 0x1d0

	GpsStateHandler->SatelitesNumber = 0;
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	2200      	movs	r2, #0
 8002172:	f883 21e0 	strb.w	r2, [r3, #480]	; 0x1e0
	GpsStateHandler->Quality = 0;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	2200      	movs	r2, #0
 800217a:	f883 21e1 	strb.w	r2, [r3, #481]	; 0x1e1
	GpsStateHandler->Dop = 0;
 800217e:	6879      	ldr	r1, [r7, #4]
 8002180:	f04f 0200 	mov.w	r2, #0
 8002184:	f04f 0300 	mov.w	r3, #0
 8002188:	e9c1 237a 	strd	r2, r3, [r1, #488]	; 0x1e8
	GpsStateHandler->Hdop = 0;
 800218c:	6879      	ldr	r1, [r7, #4]
 800218e:	f04f 0200 	mov.w	r2, #0
 8002192:	f04f 0300 	mov.w	r3, #0
 8002196:	e9c1 237c 	strd	r2, r3, [r1, #496]	; 0x1f0
	GpsStateHandler->Vdop = 0;
 800219a:	6879      	ldr	r1, [r7, #4]
 800219c:	f04f 0200 	mov.w	r2, #0
 80021a0:	f04f 0300 	mov.w	r3, #0
 80021a4:	e9c1 237e 	strd	r2, r3, [r1, #504]	; 0x1f8

	HAL_UART_Receive_IT(GpsStateHandler->neo6_huart, (uint8_t*)&UartReceivedChar, 1);
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	2201      	movs	r2, #1
 80021ae:	4904      	ldr	r1, [pc, #16]	; (80021c0 <NEO6_Init+0x11c>)
 80021b0:	4618      	mov	r0, r3
 80021b2:	f004 fb5b 	bl	800686c <HAL_UART_Receive_IT>
}
 80021b6:	bf00      	nop
 80021b8:	3708      	adds	r7, #8
 80021ba:	46bd      	mov	sp, r7
 80021bc:	bd80      	pop	{r7, pc}
 80021be:	bf00      	nop
 80021c0:	20000299 	.word	0x20000299

080021c4 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021c8:	4b12      	ldr	r3, [pc, #72]	; (8002214 <MX_I2C1_Init+0x50>)
 80021ca:	4a13      	ldr	r2, [pc, #76]	; (8002218 <MX_I2C1_Init+0x54>)
 80021cc:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80021ce:	4b11      	ldr	r3, [pc, #68]	; (8002214 <MX_I2C1_Init+0x50>)
 80021d0:	4a12      	ldr	r2, [pc, #72]	; (800221c <MX_I2C1_Init+0x58>)
 80021d2:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80021d4:	4b0f      	ldr	r3, [pc, #60]	; (8002214 <MX_I2C1_Init+0x50>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80021da:	4b0e      	ldr	r3, [pc, #56]	; (8002214 <MX_I2C1_Init+0x50>)
 80021dc:	2200      	movs	r2, #0
 80021de:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021e0:	4b0c      	ldr	r3, [pc, #48]	; (8002214 <MX_I2C1_Init+0x50>)
 80021e2:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80021e6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021e8:	4b0a      	ldr	r3, [pc, #40]	; (8002214 <MX_I2C1_Init+0x50>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80021ee:	4b09      	ldr	r3, [pc, #36]	; (8002214 <MX_I2C1_Init+0x50>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021f4:	4b07      	ldr	r3, [pc, #28]	; (8002214 <MX_I2C1_Init+0x50>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80021fa:	4b06      	ldr	r3, [pc, #24]	; (8002214 <MX_I2C1_Init+0x50>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002200:	4804      	ldr	r0, [pc, #16]	; (8002214 <MX_I2C1_Init+0x50>)
 8002202:	f002 fce5 	bl	8004bd0 <HAL_I2C_Init>
 8002206:	4603      	mov	r3, r0
 8002208:	2b00      	cmp	r3, #0
 800220a:	d001      	beq.n	8002210 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800220c:	f000 fd06 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002210:	bf00      	nop
 8002212:	bd80      	pop	{r7, pc}
 8002214:	200002a0 	.word	0x200002a0
 8002218:	40005400 	.word	0x40005400
 800221c:	00061a80 	.word	0x00061a80

08002220 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b088      	sub	sp, #32
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002228:	f107 0310 	add.w	r3, r7, #16
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	60da      	str	r2, [r3, #12]
  if(i2cHandle->Instance==I2C1)
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	4a15      	ldr	r2, [pc, #84]	; (8002290 <HAL_I2C_MspInit+0x70>)
 800223c:	4293      	cmp	r3, r2
 800223e:	d123      	bne.n	8002288 <HAL_I2C_MspInit+0x68>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002240:	4b14      	ldr	r3, [pc, #80]	; (8002294 <HAL_I2C_MspInit+0x74>)
 8002242:	699b      	ldr	r3, [r3, #24]
 8002244:	4a13      	ldr	r2, [pc, #76]	; (8002294 <HAL_I2C_MspInit+0x74>)
 8002246:	f043 0308 	orr.w	r3, r3, #8
 800224a:	6193      	str	r3, [r2, #24]
 800224c:	4b11      	ldr	r3, [pc, #68]	; (8002294 <HAL_I2C_MspInit+0x74>)
 800224e:	699b      	ldr	r3, [r3, #24]
 8002250:	f003 0308 	and.w	r3, r3, #8
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002258:	23c0      	movs	r3, #192	; 0xc0
 800225a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800225c:	2312      	movs	r3, #18
 800225e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002260:	2303      	movs	r3, #3
 8002262:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002264:	f107 0310 	add.w	r3, r7, #16
 8002268:	4619      	mov	r1, r3
 800226a:	480b      	ldr	r0, [pc, #44]	; (8002298 <HAL_I2C_MspInit+0x78>)
 800226c:	f002 facc 	bl	8004808 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002270:	4b08      	ldr	r3, [pc, #32]	; (8002294 <HAL_I2C_MspInit+0x74>)
 8002272:	69db      	ldr	r3, [r3, #28]
 8002274:	4a07      	ldr	r2, [pc, #28]	; (8002294 <HAL_I2C_MspInit+0x74>)
 8002276:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800227a:	61d3      	str	r3, [r2, #28]
 800227c:	4b05      	ldr	r3, [pc, #20]	; (8002294 <HAL_I2C_MspInit+0x74>)
 800227e:	69db      	ldr	r3, [r3, #28]
 8002280:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002284:	60bb      	str	r3, [r7, #8]
 8002286:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8002288:	bf00      	nop
 800228a:	3720      	adds	r7, #32
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	40005400 	.word	0x40005400
 8002294:	40021000 	.word	0x40021000
 8002298:	40010c00 	.word	0x40010c00
 800229c:	00000000 	.word	0x00000000

080022a0 <haversine_km>:
  * @retval Haversine distance between the two coordinates
  */
double haversine_km(double lat1, double lon1, double lat2, double lon2);

double haversine_km(double lat1, double lon1, double lat2, double lon2)
{
 80022a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80022a4:	b08c      	sub	sp, #48	; 0x30
 80022a6:	af00      	add	r7, sp, #0
 80022a8:	e9c7 0102 	strd	r0, r1, [r7, #8]
 80022ac:	e9c7 2300 	strd	r2, r3, [r7]
    // Convert degrees to radians
    lat1 *= DEG_TO_RAD;
 80022b0:	a371      	add	r3, pc, #452	; (adr r3, 8002478 <haversine_km+0x1d8>)
 80022b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022b6:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80022ba:	f7fe f917 	bl	80004ec <__aeabi_dmul>
 80022be:	4602      	mov	r2, r0
 80022c0:	460b      	mov	r3, r1
 80022c2:	e9c7 2302 	strd	r2, r3, [r7, #8]
    lon1 *= DEG_TO_RAD;
 80022c6:	a36c      	add	r3, pc, #432	; (adr r3, 8002478 <haversine_km+0x1d8>)
 80022c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022cc:	e9d7 0100 	ldrd	r0, r1, [r7]
 80022d0:	f7fe f90c 	bl	80004ec <__aeabi_dmul>
 80022d4:	4602      	mov	r2, r0
 80022d6:	460b      	mov	r3, r1
 80022d8:	e9c7 2300 	strd	r2, r3, [r7]
    lat2 *= DEG_TO_RAD;
 80022dc:	a366      	add	r3, pc, #408	; (adr r3, 8002478 <haversine_km+0x1d8>)
 80022de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022e2:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80022e6:	f7fe f901 	bl	80004ec <__aeabi_dmul>
 80022ea:	4602      	mov	r2, r0
 80022ec:	460b      	mov	r3, r1
 80022ee:	e9c7 2312 	strd	r2, r3, [r7, #72]	; 0x48
    lon2 *= DEG_TO_RAD;
 80022f2:	a361      	add	r3, pc, #388	; (adr r3, 8002478 <haversine_km+0x1d8>)
 80022f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022f8:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 80022fc:	f7fe f8f6 	bl	80004ec <__aeabi_dmul>
 8002300:	4602      	mov	r2, r0
 8002302:	460b      	mov	r3, r1
 8002304:	e9c7 2314 	strd	r2, r3, [r7, #80]	; 0x50

    // Apply haversine formula
    double d_lat = lat2 - lat1;
 8002308:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800230c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002310:	f7fd ff34 	bl	800017c <__aeabi_dsub>
 8002314:	4602      	mov	r2, r0
 8002316:	460b      	mov	r3, r1
 8002318:	e9c7 230a 	strd	r2, r3, [r7, #40]	; 0x28
    double d_lon = lon2 - lon1;
 800231c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002320:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8002324:	f7fd ff2a 	bl	800017c <__aeabi_dsub>
 8002328:	4602      	mov	r2, r0
 800232a:	460b      	mov	r3, r1
 800232c:	e9c7 2308 	strd	r2, r3, [r7, #32]
    double a = sin(d_lat / 2) * sin(d_lat / 2) +
 8002330:	f04f 0200 	mov.w	r2, #0
 8002334:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002338:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800233c:	f7fe fa00 	bl	8000740 <__aeabi_ddiv>
 8002340:	4602      	mov	r2, r0
 8002342:	460b      	mov	r3, r1
 8002344:	4610      	mov	r0, r2
 8002346:	4619      	mov	r1, r3
 8002348:	f009 fa06 	bl	800b758 <sin>
 800234c:	4604      	mov	r4, r0
 800234e:	460d      	mov	r5, r1
 8002350:	f04f 0200 	mov.w	r2, #0
 8002354:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8002358:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 800235c:	f7fe f9f0 	bl	8000740 <__aeabi_ddiv>
 8002360:	4602      	mov	r2, r0
 8002362:	460b      	mov	r3, r1
 8002364:	4610      	mov	r0, r2
 8002366:	4619      	mov	r1, r3
 8002368:	f009 f9f6 	bl	800b758 <sin>
 800236c:	4602      	mov	r2, r0
 800236e:	460b      	mov	r3, r1
 8002370:	4620      	mov	r0, r4
 8002372:	4629      	mov	r1, r5
 8002374:	f7fe f8ba 	bl	80004ec <__aeabi_dmul>
 8002378:	4602      	mov	r2, r0
 800237a:	460b      	mov	r3, r1
 800237c:	4690      	mov	r8, r2
 800237e:	4699      	mov	r9, r3
               cos(lat1) * cos(lat2) *
 8002380:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002384:	f009 f9a2 	bl	800b6cc <cos>
 8002388:	4604      	mov	r4, r0
 800238a:	460d      	mov	r5, r1
 800238c:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8002390:	f009 f99c 	bl	800b6cc <cos>
 8002394:	4602      	mov	r2, r0
 8002396:	460b      	mov	r3, r1
 8002398:	4620      	mov	r0, r4
 800239a:	4629      	mov	r1, r5
 800239c:	f7fe f8a6 	bl	80004ec <__aeabi_dmul>
 80023a0:	4602      	mov	r2, r0
 80023a2:	460b      	mov	r3, r1
 80023a4:	4614      	mov	r4, r2
 80023a6:	461d      	mov	r5, r3
               sin(d_lon / 2) * sin(d_lon / 2);
 80023a8:	f04f 0200 	mov.w	r2, #0
 80023ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023b0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80023b4:	f7fe f9c4 	bl	8000740 <__aeabi_ddiv>
 80023b8:	4602      	mov	r2, r0
 80023ba:	460b      	mov	r3, r1
 80023bc:	4610      	mov	r0, r2
 80023be:	4619      	mov	r1, r3
 80023c0:	f009 f9ca 	bl	800b758 <sin>
 80023c4:	4602      	mov	r2, r0
 80023c6:	460b      	mov	r3, r1
               cos(lat1) * cos(lat2) *
 80023c8:	4620      	mov	r0, r4
 80023ca:	4629      	mov	r1, r5
 80023cc:	f7fe f88e 	bl	80004ec <__aeabi_dmul>
 80023d0:	4602      	mov	r2, r0
 80023d2:	460b      	mov	r3, r1
 80023d4:	4614      	mov	r4, r2
 80023d6:	461d      	mov	r5, r3
               sin(d_lon / 2) * sin(d_lon / 2);
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80023e0:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80023e4:	f7fe f9ac 	bl	8000740 <__aeabi_ddiv>
 80023e8:	4602      	mov	r2, r0
 80023ea:	460b      	mov	r3, r1
 80023ec:	4610      	mov	r0, r2
 80023ee:	4619      	mov	r1, r3
 80023f0:	f009 f9b2 	bl	800b758 <sin>
 80023f4:	4602      	mov	r2, r0
 80023f6:	460b      	mov	r3, r1
 80023f8:	4620      	mov	r0, r4
 80023fa:	4629      	mov	r1, r5
 80023fc:	f7fe f876 	bl	80004ec <__aeabi_dmul>
 8002400:	4602      	mov	r2, r0
 8002402:	460b      	mov	r3, r1
    double a = sin(d_lat / 2) * sin(d_lat / 2) +
 8002404:	4640      	mov	r0, r8
 8002406:	4649      	mov	r1, r9
 8002408:	f7fd feba 	bl	8000180 <__adddf3>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double c = 2 * atan2(sqrt(a), sqrt(1 - a));
 8002414:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002418:	f009 f934 	bl	800b684 <sqrt>
 800241c:	4604      	mov	r4, r0
 800241e:	460d      	mov	r5, r1
 8002420:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002424:	f04f 0000 	mov.w	r0, #0
 8002428:	4917      	ldr	r1, [pc, #92]	; (8002488 <haversine_km+0x1e8>)
 800242a:	f7fd fea7 	bl	800017c <__aeabi_dsub>
 800242e:	4602      	mov	r2, r0
 8002430:	460b      	mov	r3, r1
 8002432:	4610      	mov	r0, r2
 8002434:	4619      	mov	r1, r3
 8002436:	f009 f925 	bl	800b684 <sqrt>
 800243a:	4602      	mov	r2, r0
 800243c:	460b      	mov	r3, r1
 800243e:	4620      	mov	r0, r4
 8002440:	4629      	mov	r1, r5
 8002442:	f009 f91d 	bl	800b680 <atan2>
 8002446:	4602      	mov	r2, r0
 8002448:	460b      	mov	r3, r1
 800244a:	f7fd fe99 	bl	8000180 <__adddf3>
 800244e:	4602      	mov	r2, r0
 8002450:	460b      	mov	r3, r1
 8002452:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Multiply by Earth's radius to obtain distance in km
    return GPS_EARTH_RADIUS_KM * c;
 8002456:	a30a      	add	r3, pc, #40	; (adr r3, 8002480 <haversine_km+0x1e0>)
 8002458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800245c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002460:	f7fe f844 	bl	80004ec <__aeabi_dmul>
 8002464:	4602      	mov	r2, r0
 8002466:	460b      	mov	r3, r1
}
 8002468:	4610      	mov	r0, r2
 800246a:	4619      	mov	r1, r3
 800246c:	3730      	adds	r7, #48	; 0x30
 800246e:	46bd      	mov	sp, r7
 8002470:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8002474:	f3af 8000 	nop.w
 8002478:	22d4405f 	.word	0x22d4405f
 800247c:	3f91df47 	.word	0x3f91df47
 8002480:	00000000 	.word	0x00000000
 8002484:	40b8e300 	.word	0x40b8e300
 8002488:	3ff00000 	.word	0x3ff00000
 800248c:	00000000 	.word	0x00000000

08002490 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002490:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002494:	b08c      	sub	sp, #48	; 0x30
 8002496:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002498:	f001 fb44 	bl	8003b24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800249c:	f000 f9d4 	bl	8002848 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80024a0:	f7ff f910 	bl	80016c4 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 80024a4:	f001 fa9a 	bl	80039dc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 80024a8:	f7fe fe24 	bl	80010f4 <MX_ADC1_Init>
  MX_I2C1_Init();
 80024ac:	f7ff fe8a 	bl	80021c4 <MX_I2C1_Init>
  MX_TIM1_Init();
 80024b0:	f001 fa26 	bl	8003900 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */

  HAL_ADC_Start(&hadc1);
 80024b4:	4814      	ldr	r0, [pc, #80]	; (8002508 <main+0x78>)
 80024b6:	f001 fc93 	bl	8003de0 <HAL_ADC_Start>
  SSD1306_Init();
 80024ba:	f000 fe35 	bl	8003128 <SSD1306_Init>
  DS18B20_Init(DS18B20_Resolution_12bits);
 80024be:	200c      	movs	r0, #12
 80024c0:	f7ff f8ae 	bl	8001620 <DS18B20_Init>
  HAL_GPIO_WritePin(TEST_Pin_GPIO_Port, TEST_Pin_Pin, 0);
 80024c4:	2200      	movs	r2, #0
 80024c6:	2101      	movs	r1, #1
 80024c8:	4810      	ldr	r0, [pc, #64]	; (800250c <main+0x7c>)
 80024ca:	f002 fb38 	bl	8004b3e <HAL_GPIO_WritePin>
  NEO6_Init(&GpsState, &huart1);
 80024ce:	4910      	ldr	r1, [pc, #64]	; (8002510 <main+0x80>)
 80024d0:	4810      	ldr	r0, [pc, #64]	; (8002514 <main+0x84>)
 80024d2:	f7ff fde7 	bl	80020a4 <NEO6_Init>

  uint32_t DS18B20_delay = 0;
 80024d6:	2300      	movs	r3, #0
 80024d8:	61fb      	str	r3, [r7, #28]
  uint32_t NEO6_delay = 0;
 80024da:	2300      	movs	r3, #0
 80024dc:	61bb      	str	r3, [r7, #24]
  uint32_t ADC_delay = 0;
 80024de:	2300      	movs	r3, #0
 80024e0:	617b      	str	r3, [r7, #20]
  uint32_t updateScreenTime = 0;
 80024e2:	2300      	movs	r3, #0
 80024e4:	613b      	str	r3, [r7, #16]
//  uint32_t buttonPressTime = 0;
  uint32_t HAL_GPIO_TogglePin_delay = 0;
 80024e6:	2300      	movs	r3, #0
 80024e8:	60fb      	str	r3, [r7, #12]


//////////////////////////////////////////////////////////////////////////////////////
//			DS18B20_Temperature_Detection

	 if((HAL_GetTick() - DS18B20_delay) > 250)
 80024ea:	f001 fb73 	bl	8003bd4 <HAL_GetTick>
 80024ee:	4602      	mov	r2, r0
 80024f0:	69fb      	ldr	r3, [r7, #28]
 80024f2:	1ad3      	subs	r3, r2, r3
 80024f4:	2bfa      	cmp	r3, #250	; 0xfa
 80024f6:	d93a      	bls.n	800256e <main+0xde>
	 {
		 DS18B20_ReadAll();
 80024f8:	f7fe fffc 	bl	80014f4 <DS18B20_ReadAll>
		 DS18B20_StartAll();
 80024fc:	f7fe fe74 	bl	80011e8 <DS18B20_StartAll>

		 uint8_t ROM_tmp[8];
		 uint8_t i;		//Iterator

	    for(i = 0; i < DS18B20_Quantity(); i++)
 8002500:	2300      	movs	r3, #0
 8002502:	72fb      	strb	r3, [r7, #11]
 8002504:	e029      	b.n	800255a <main+0xca>
 8002506:	bf00      	nop
 8002508:	20000214 	.word	0x20000214
 800250c:	40010800 	.word	0x40010800
 8002510:	20000a58 	.word	0x20000a58
 8002514:	20000318 	.word	0x20000318
	    {
	       if(DS18B20_GetTemperature(i, &temperature))
 8002518:	7afb      	ldrb	r3, [r7, #11]
 800251a:	49af      	ldr	r1, [pc, #700]	; (80027d8 <main+0x348>)
 800251c:	4618      	mov	r0, r3
 800251e:	f7ff f85f 	bl	80015e0 <DS18B20_GetTemperature>
 8002522:	4603      	mov	r3, r0
 8002524:	2b00      	cmp	r3, #0
 8002526:	d015      	beq.n	8002554 <main+0xc4>
		   {
		    DS18B20_GetROM(i, ROM_tmp);
 8002528:	463a      	mov	r2, r7
 800252a:	7afb      	ldrb	r3, [r7, #11]
 800252c:	4611      	mov	r1, r2
 800252e:	4618      	mov	r0, r3
 8002530:	f7ff f820 	bl	8001574 <DS18B20_GetROM>
		   	memset(temp_string, 0, sizeof(temp_string));
 8002534:	2210      	movs	r2, #16
 8002536:	2100      	movs	r1, #0
 8002538:	48a8      	ldr	r0, [pc, #672]	; (80027dc <main+0x34c>)
 800253a:	f006 fb04 	bl	8008b46 <memset>

		   	sprintf(temp_string, "%.2f *C", temperature);
 800253e:	4ba6      	ldr	r3, [pc, #664]	; (80027d8 <main+0x348>)
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	4618      	mov	r0, r3
 8002544:	f7fd ff7a 	bl	800043c <__aeabi_f2d>
 8002548:	4602      	mov	r2, r0
 800254a:	460b      	mov	r3, r1
 800254c:	49a4      	ldr	r1, [pc, #656]	; (80027e0 <main+0x350>)
 800254e:	48a3      	ldr	r0, [pc, #652]	; (80027dc <main+0x34c>)
 8002550:	f006 fa96 	bl	8008a80 <siprintf>
	    for(i = 0; i < DS18B20_Quantity(); i++)
 8002554:	7afb      	ldrb	r3, [r7, #11]
 8002556:	3301      	adds	r3, #1
 8002558:	72fb      	strb	r3, [r7, #11]
 800255a:	f7ff f837 	bl	80015cc <DS18B20_Quantity>
 800255e:	4603      	mov	r3, r0
 8002560:	461a      	mov	r2, r3
 8002562:	7afb      	ldrb	r3, [r7, #11]
 8002564:	4293      	cmp	r3, r2
 8002566:	d3d7      	bcc.n	8002518 <main+0x88>
		   }
		}
		DS18B20_delay = HAL_GetTick();
 8002568:	f001 fb34 	bl	8003bd4 <HAL_GetTick>
 800256c:	61f8      	str	r0, [r7, #28]
	 }


	 if((HAL_GetTick() - HAL_GPIO_TogglePin_delay) > 2000)
 800256e:	f001 fb31 	bl	8003bd4 <HAL_GetTick>
 8002572:	4602      	mov	r2, r0
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	1ad3      	subs	r3, r2, r3
 8002578:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 800257c:	d907      	bls.n	800258e <main+0xfe>
	 {
		 HAL_GPIO_TogglePin(LED_Pin_GPIO_Port, LED_Pin_Pin);
 800257e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002582:	4898      	ldr	r0, [pc, #608]	; (80027e4 <main+0x354>)
 8002584:	f002 faf3 	bl	8004b6e <HAL_GPIO_TogglePin>
		 HAL_GPIO_TogglePin_delay = HAL_GetTick();
 8002588:	f001 fb24 	bl	8003bd4 <HAL_GetTick>
 800258c:	60f8      	str	r0, [r7, #12]


//////////////////////////////////////////////////////////////////////////////
//			Measuring_Current

	  if((HAL_GetTick() - ADC_delay) > 250)
 800258e:	f001 fb21 	bl	8003bd4 <HAL_GetTick>
 8002592:	4602      	mov	r2, r0
 8002594:	697b      	ldr	r3, [r7, #20]
 8002596:	1ad3      	subs	r3, r2, r3
 8002598:	2bfa      	cmp	r3, #250	; 0xfa
 800259a:	d95b      	bls.n	8002654 <main+0x1c4>
	   {
		  HAL_ADC_PollForConversion(&hadc1,1000);
 800259c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80025a0:	4891      	ldr	r0, [pc, #580]	; (80027e8 <main+0x358>)
 80025a2:	f001 fccb 	bl	8003f3c <HAL_ADC_PollForConversion>
		  readValue = HAL_ADC_GetValue(&hadc1);
 80025a6:	4890      	ldr	r0, [pc, #576]	; (80027e8 <main+0x358>)
 80025a8:	f001 fdce 	bl	8004148 <HAL_ADC_GetValue>
 80025ac:	4603      	mov	r3, r0
 80025ae:	b29a      	uxth	r2, r3
 80025b0:	4b8e      	ldr	r3, [pc, #568]	; (80027ec <main+0x35c>)
 80025b2:	801a      	strh	r2, [r3, #0]
		  rawVoltage = (float) readValue * 3.3 / 4105;
 80025b4:	4b8d      	ldr	r3, [pc, #564]	; (80027ec <main+0x35c>)
 80025b6:	881b      	ldrh	r3, [r3, #0]
 80025b8:	4618      	mov	r0, r3
 80025ba:	f7fe fb95 	bl	8000ce8 <__aeabi_ui2f>
 80025be:	4603      	mov	r3, r0
 80025c0:	4618      	mov	r0, r3
 80025c2:	f7fd ff3b 	bl	800043c <__aeabi_f2d>
 80025c6:	a380      	add	r3, pc, #512	; (adr r3, 80027c8 <main+0x338>)
 80025c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025cc:	f7fd ff8e 	bl	80004ec <__aeabi_dmul>
 80025d0:	4602      	mov	r2, r0
 80025d2:	460b      	mov	r3, r1
 80025d4:	4610      	mov	r0, r2
 80025d6:	4619      	mov	r1, r3
 80025d8:	a37d      	add	r3, pc, #500	; (adr r3, 80027d0 <main+0x340>)
 80025da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025de:	f7fe f8af 	bl	8000740 <__aeabi_ddiv>
 80025e2:	4602      	mov	r2, r0
 80025e4:	460b      	mov	r3, r1
 80025e6:	4610      	mov	r0, r2
 80025e8:	4619      	mov	r1, r3
 80025ea:	f7fe fa77 	bl	8000adc <__aeabi_d2f>
 80025ee:	4603      	mov	r3, r0
 80025f0:	4a7f      	ldr	r2, [pc, #508]	; (80027f0 <main+0x360>)
 80025f2:	6013      	str	r3, [r2, #0]
		  current =(rawVoltage - 2.5)/sensitivity;
 80025f4:	4b7e      	ldr	r3, [pc, #504]	; (80027f0 <main+0x360>)
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	4618      	mov	r0, r3
 80025fa:	f7fd ff1f 	bl	800043c <__aeabi_f2d>
 80025fe:	f04f 0200 	mov.w	r2, #0
 8002602:	4b7c      	ldr	r3, [pc, #496]	; (80027f4 <main+0x364>)
 8002604:	f7fd fdba 	bl	800017c <__aeabi_dsub>
 8002608:	4602      	mov	r2, r0
 800260a:	460b      	mov	r3, r1
 800260c:	4614      	mov	r4, r2
 800260e:	461d      	mov	r5, r3
 8002610:	4b79      	ldr	r3, [pc, #484]	; (80027f8 <main+0x368>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	4618      	mov	r0, r3
 8002616:	f7fd ff11 	bl	800043c <__aeabi_f2d>
 800261a:	4602      	mov	r2, r0
 800261c:	460b      	mov	r3, r1
 800261e:	4620      	mov	r0, r4
 8002620:	4629      	mov	r1, r5
 8002622:	f7fe f88d 	bl	8000740 <__aeabi_ddiv>
 8002626:	4602      	mov	r2, r0
 8002628:	460b      	mov	r3, r1
 800262a:	4610      	mov	r0, r2
 800262c:	4619      	mov	r1, r3
 800262e:	f7fe fa55 	bl	8000adc <__aeabi_d2f>
 8002632:	4603      	mov	r3, r0
 8002634:	4a71      	ldr	r2, [pc, #452]	; (80027fc <main+0x36c>)
 8002636:	6013      	str	r3, [r2, #0]
		  sprintf(current_string,"%.2f A ", current);
 8002638:	4b70      	ldr	r3, [pc, #448]	; (80027fc <main+0x36c>)
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	4618      	mov	r0, r3
 800263e:	f7fd fefd 	bl	800043c <__aeabi_f2d>
 8002642:	4602      	mov	r2, r0
 8002644:	460b      	mov	r3, r1
 8002646:	496e      	ldr	r1, [pc, #440]	; (8002800 <main+0x370>)
 8002648:	486e      	ldr	r0, [pc, #440]	; (8002804 <main+0x374>)
 800264a:	f006 fa19 	bl	8008a80 <siprintf>

		  ADC_delay = HAL_GetTick();
 800264e:	f001 fac1 	bl	8003bd4 <HAL_GetTick>
 8002652:	6178      	str	r0, [r7, #20]
	   }

///////////////////////////////////////////////////////////////////////////////
// 			GPS_Update_Function

	  if((HAL_GetTick() - NEO6_delay) > 100)
 8002654:	f001 fabe 	bl	8003bd4 <HAL_GetTick>
 8002658:	4602      	mov	r2, r0
 800265a:	69bb      	ldr	r3, [r7, #24]
 800265c:	1ad3      	subs	r3, r2, r3
 800265e:	2b64      	cmp	r3, #100	; 0x64
 8002660:	f240 8081 	bls.w	8002766 <main+0x2d6>
	  {
	  NEO6_Task(&GpsState);
 8002664:	4868      	ldr	r0, [pc, #416]	; (8002808 <main+0x378>)
 8002666:	f7ff fc93 	bl	8001f90 <NEO6_Task>

	  	  if (GpsState.SpeedKilometers >= MIN_SPEED_KM)
 800266a:	4b67      	ldr	r3, [pc, #412]	; (8002808 <main+0x378>)
 800266c:	e9d3 0176 	ldrd	r0, r1, [r3, #472]	; 0x1d8
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	4b65      	ldr	r3, [pc, #404]	; (800280c <main+0x37c>)
 8002676:	f7fe f9bf 	bl	80009f8 <__aeabi_dcmpge>
 800267a:	4603      	mov	r3, r0
 800267c:	2b00      	cmp	r3, #0
 800267e:	d04b      	beq.n	8002718 <main+0x288>
	  	  {
	  		  	  if ( (last_latitude != 0.0) && (last_longitude != 0.0))
 8002680:	4b63      	ldr	r3, [pc, #396]	; (8002810 <main+0x380>)
 8002682:	e9d3 0100 	ldrd	r0, r1, [r3]
 8002686:	f04f 0200 	mov.w	r2, #0
 800268a:	f04f 0300 	mov.w	r3, #0
 800268e:	f7fe f995 	bl	80009bc <__aeabi_dcmpeq>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d133      	bne.n	8002700 <main+0x270>
 8002698:	4b5e      	ldr	r3, [pc, #376]	; (8002814 <main+0x384>)
 800269a:	e9d3 0100 	ldrd	r0, r1, [r3]
 800269e:	f04f 0200 	mov.w	r2, #0
 80026a2:	f04f 0300 	mov.w	r3, #0
 80026a6:	f7fe f989 	bl	80009bc <__aeabi_dcmpeq>
 80026aa:	4603      	mov	r3, r0
 80026ac:	2b00      	cmp	r3, #0
 80026ae:	d127      	bne.n	8002700 <main+0x270>
	  		  	  {
	  		  		  // Calculate the trip distance using the haversine function
	  		  		  current_distance = haversine_km(last_latitude, last_longitude, GpsState.Latitude, GpsState.Longitude);
 80026b0:	4b57      	ldr	r3, [pc, #348]	; (8002810 <main+0x380>)
 80026b2:	e9d3 4500 	ldrd	r4, r5, [r3]
 80026b6:	4b57      	ldr	r3, [pc, #348]	; (8002814 <main+0x384>)
 80026b8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80026bc:	4b52      	ldr	r3, [pc, #328]	; (8002808 <main+0x378>)
 80026be:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 80026c2:	4951      	ldr	r1, [pc, #324]	; (8002808 <main+0x378>)
 80026c4:	e9d1 0168 	ldrd	r0, r1, [r1, #416]	; 0x1a0
 80026c8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80026cc:	e9cd 2300 	strd	r2, r3, [sp]
 80026d0:	4642      	mov	r2, r8
 80026d2:	464b      	mov	r3, r9
 80026d4:	4620      	mov	r0, r4
 80026d6:	4629      	mov	r1, r5
 80026d8:	f7ff fde2 	bl	80022a0 <haversine_km>
 80026dc:	4602      	mov	r2, r0
 80026de:	460b      	mov	r3, r1
 80026e0:	494d      	ldr	r1, [pc, #308]	; (8002818 <main+0x388>)
 80026e2:	e9c1 2300 	strd	r2, r3, [r1]
	  		  		  GpsState.total_distance += current_distance;
 80026e6:	4b48      	ldr	r3, [pc, #288]	; (8002808 <main+0x378>)
 80026e8:	e9d3 0172 	ldrd	r0, r1, [r3, #456]	; 0x1c8
 80026ec:	4b4a      	ldr	r3, [pc, #296]	; (8002818 <main+0x388>)
 80026ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80026f2:	f7fd fd45 	bl	8000180 <__adddf3>
 80026f6:	4602      	mov	r2, r0
 80026f8:	460b      	mov	r3, r1
 80026fa:	4943      	ldr	r1, [pc, #268]	; (8002808 <main+0x378>)
 80026fc:	e9c1 2372 	strd	r2, r3, [r1, #456]	; 0x1c8
	  		  	  }

	  		  	  last_latitude = GpsState.Latitude;
 8002700:	4b41      	ldr	r3, [pc, #260]	; (8002808 <main+0x378>)
 8002702:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 8002706:	4942      	ldr	r1, [pc, #264]	; (8002810 <main+0x380>)
 8002708:	e9c1 2300 	strd	r2, r3, [r1]
	  		  	  last_longitude = GpsState.Longitude;
 800270c:	4b3e      	ldr	r3, [pc, #248]	; (8002808 <main+0x378>)
 800270e:	e9d3 2368 	ldrd	r2, r3, [r3, #416]	; 0x1a0
 8002712:	4940      	ldr	r1, [pc, #256]	; (8002814 <main+0x384>)
 8002714:	e9c1 2300 	strd	r2, r3, [r1]
	  	  }


	  	  sprintf(total_distance_string, "%.3f km", GpsState.total_distance); // write into the string the total distance with 2 decimal precision
 8002718:	4b3b      	ldr	r3, [pc, #236]	; (8002808 <main+0x378>)
 800271a:	e9d3 2372 	ldrd	r2, r3, [r3, #456]	; 0x1c8
 800271e:	493f      	ldr	r1, [pc, #252]	; (800281c <main+0x38c>)
 8002720:	483f      	ldr	r0, [pc, #252]	; (8002820 <main+0x390>)
 8002722:	f006 f9ad 	bl	8008a80 <siprintf>
	  	  sprintf(LatitudeString, "%f", GpsState.Latitude);
 8002726:	4b38      	ldr	r3, [pc, #224]	; (8002808 <main+0x378>)
 8002728:	e9d3 2364 	ldrd	r2, r3, [r3, #400]	; 0x190
 800272c:	493d      	ldr	r1, [pc, #244]	; (8002824 <main+0x394>)
 800272e:	483e      	ldr	r0, [pc, #248]	; (8002828 <main+0x398>)
 8002730:	f006 f9a6 	bl	8008a80 <siprintf>
	  	  sprintf(LongitudeString, "%f", GpsState.Longitude);
 8002734:	4b34      	ldr	r3, [pc, #208]	; (8002808 <main+0x378>)
 8002736:	e9d3 2368 	ldrd	r2, r3, [r3, #416]	; 0x1a0
 800273a:	493a      	ldr	r1, [pc, #232]	; (8002824 <main+0x394>)
 800273c:	483b      	ldr	r0, [pc, #236]	; (800282c <main+0x39c>)
 800273e:	f006 f99f 	bl	8008a80 <siprintf>
	  	  sprintf(SpeedString, "%.2f km/h", GpsState.SpeedKilometers);
 8002742:	4b31      	ldr	r3, [pc, #196]	; (8002808 <main+0x378>)
 8002744:	e9d3 2376 	ldrd	r2, r3, [r3, #472]	; 0x1d8
 8002748:	4939      	ldr	r1, [pc, #228]	; (8002830 <main+0x3a0>)
 800274a:	483a      	ldr	r0, [pc, #232]	; (8002834 <main+0x3a4>)
 800274c:	f006 f998 	bl	8008a80 <siprintf>
	  	  sprintf(SatelitesNumberString, "%d", GpsState.SatelitesNumber);
 8002750:	4b2d      	ldr	r3, [pc, #180]	; (8002808 <main+0x378>)
 8002752:	f893 31e0 	ldrb.w	r3, [r3, #480]	; 0x1e0
 8002756:	461a      	mov	r2, r3
 8002758:	4937      	ldr	r1, [pc, #220]	; (8002838 <main+0x3a8>)
 800275a:	4838      	ldr	r0, [pc, #224]	; (800283c <main+0x3ac>)
 800275c:	f006 f990 	bl	8008a80 <siprintf>
	  	  NEO6_delay = HAL_GetTick();
 8002760:	f001 fa38 	bl	8003bd4 <HAL_GetTick>
 8002764:	61b8      	str	r0, [r7, #24]
/////////////////////////////////////////////////////////////////////////////////
//    		Handle_Button_Update_Displayed_Pages

//	  if(HAL_GetTick() - buttonPressTime >= 250)
//	   {
		  if(buttonPressed)
 8002766:	4b36      	ldr	r3, [pc, #216]	; (8002840 <main+0x3b0>)
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d015      	beq.n	800279a <main+0x30a>
		   {
			  buttonPressed = 0;
 800276e:	4b34      	ldr	r3, [pc, #208]	; (8002840 <main+0x3b0>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
			  if(++currentPage >= NUM_PAGES)
 8002774:	4b33      	ldr	r3, [pc, #204]	; (8002844 <main+0x3b4>)
 8002776:	781b      	ldrb	r3, [r3, #0]
 8002778:	b2db      	uxtb	r3, r3
 800277a:	3301      	adds	r3, #1
 800277c:	b2db      	uxtb	r3, r3
 800277e:	4a31      	ldr	r2, [pc, #196]	; (8002844 <main+0x3b4>)
 8002780:	4619      	mov	r1, r3
 8002782:	7011      	strb	r1, [r2, #0]
 8002784:	2b03      	cmp	r3, #3
 8002786:	d902      	bls.n	800278e <main+0x2fe>
			  {
				  currentPage = PAGE_ONE;
 8002788:	4b2e      	ldr	r3, [pc, #184]	; (8002844 <main+0x3b4>)
 800278a:	2200      	movs	r2, #0
 800278c:	701a      	strb	r2, [r3, #0]
			  }
	         displayPage(currentPage);
 800278e:	4b2d      	ldr	r3, [pc, #180]	; (8002844 <main+0x3b4>)
 8002790:	781b      	ldrb	r3, [r3, #0]
 8002792:	b2db      	uxtb	r3, r3
 8002794:	4618      	mov	r0, r3
 8002796:	f000 f8f5 	bl	8002984 <displayPage>
		   }
		 SSD1306_UpdateScreen();
 800279a:	f000 fd89 	bl	80032b0 <SSD1306_UpdateScreen>
//	   }

///////////////////////////////////////////////////////////////////////////////////
//			Update_Information_OnThe_Current_Page

	  if(HAL_GetTick() - updateScreenTime >= 250)
 800279e:	f001 fa19 	bl	8003bd4 <HAL_GetTick>
 80027a2:	4602      	mov	r2, r0
 80027a4:	693b      	ldr	r3, [r7, #16]
 80027a6:	1ad3      	subs	r3, r2, r3
 80027a8:	2bf9      	cmp	r3, #249	; 0xf9
 80027aa:	f67f ae9e 	bls.w	80024ea <main+0x5a>
	      {
	          displayPage(currentPage);  // This is where you update information on the current page
 80027ae:	4b25      	ldr	r3, [pc, #148]	; (8002844 <main+0x3b4>)
 80027b0:	781b      	ldrb	r3, [r3, #0]
 80027b2:	b2db      	uxtb	r3, r3
 80027b4:	4618      	mov	r0, r3
 80027b6:	f000 f8e5 	bl	8002984 <displayPage>
	          updateScreenTime = HAL_GetTick();
 80027ba:	f001 fa0b 	bl	8003bd4 <HAL_GetTick>
 80027be:	6138      	str	r0, [r7, #16]
	 if((HAL_GetTick() - DS18B20_delay) > 250)
 80027c0:	e693      	b.n	80024ea <main+0x5a>
 80027c2:	bf00      	nop
 80027c4:	f3af 8000 	nop.w
 80027c8:	66666666 	.word	0x66666666
 80027cc:	400a6666 	.word	0x400a6666
 80027d0:	00000000 	.word	0x00000000
 80027d4:	40b00900 	.word	0x40b00900
 80027d8:	200005f0 	.word	0x200005f0
 80027dc:	200005f4 	.word	0x200005f4
 80027e0:	0800cde4 	.word	0x0800cde4
 80027e4:	40011000 	.word	0x40011000
 80027e8:	20000214 	.word	0x20000214
 80027ec:	20000598 	.word	0x20000598
 80027f0:	2000059c 	.word	0x2000059c
 80027f4:	40040000 	.word	0x40040000
 80027f8:	20000010 	.word	0x20000010
 80027fc:	200005a0 	.word	0x200005a0
 8002800:	0800cdec 	.word	0x0800cdec
 8002804:	200005a4 	.word	0x200005a4
 8002808:	20000318 	.word	0x20000318
 800280c:	3ff80000 	.word	0x3ff80000
 8002810:	20000308 	.word	0x20000308
 8002814:	20000310 	.word	0x20000310
 8002818:	200005e8 	.word	0x200005e8
 800281c:	0800cdf4 	.word	0x0800cdf4
 8002820:	200005c4 	.word	0x200005c4
 8002824:	0800cdfc 	.word	0x0800cdfc
 8002828:	20000518 	.word	0x20000518
 800282c:	20000538 	.word	0x20000538
 8002830:	0800ce00 	.word	0x0800ce00
 8002834:	20000558 	.word	0x20000558
 8002838:	0800ce0c 	.word	0x0800ce0c
 800283c:	20000578 	.word	0x20000578
 8002840:	200002f8 	.word	0x200002f8
 8002844:	200002f4 	.word	0x200002f4

08002848 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b094      	sub	sp, #80	; 0x50
 800284c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800284e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002852:	2228      	movs	r2, #40	; 0x28
 8002854:	2100      	movs	r1, #0
 8002856:	4618      	mov	r0, r3
 8002858:	f006 f975 	bl	8008b46 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800285c:	f107 0314 	add.w	r3, r7, #20
 8002860:	2200      	movs	r2, #0
 8002862:	601a      	str	r2, [r3, #0]
 8002864:	605a      	str	r2, [r3, #4]
 8002866:	609a      	str	r2, [r3, #8]
 8002868:	60da      	str	r2, [r3, #12]
 800286a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800286c:	1d3b      	adds	r3, r7, #4
 800286e:	2200      	movs	r2, #0
 8002870:	601a      	str	r2, [r3, #0]
 8002872:	605a      	str	r2, [r3, #4]
 8002874:	609a      	str	r2, [r3, #8]
 8002876:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002878:	2301      	movs	r3, #1
 800287a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800287c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002880:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8002882:	2300      	movs	r3, #0
 8002884:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002886:	2301      	movs	r3, #1
 8002888:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800288a:	2302      	movs	r3, #2
 800288c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800288e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002892:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8002894:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8002898:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800289a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800289e:	4618      	mov	r0, r3
 80028a0:	f002 ff60 	bl	8005764 <HAL_RCC_OscConfig>
 80028a4:	4603      	mov	r3, r0
 80028a6:	2b00      	cmp	r3, #0
 80028a8:	d001      	beq.n	80028ae <SystemClock_Config+0x66>
  {
    Error_Handler();
 80028aa:	f000 f9b7 	bl	8002c1c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80028ae:	230f      	movs	r3, #15
 80028b0:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80028b2:	2302      	movs	r3, #2
 80028b4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80028b6:	2300      	movs	r3, #0
 80028b8:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80028ba:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80028be:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80028c0:	2300      	movs	r3, #0
 80028c2:	627b      	str	r3, [r7, #36]	; 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80028c4:	f107 0314 	add.w	r3, r7, #20
 80028c8:	2102      	movs	r1, #2
 80028ca:	4618      	mov	r0, r3
 80028cc:	f003 f9cc 	bl	8005c68 <HAL_RCC_ClockConfig>
 80028d0:	4603      	mov	r3, r0
 80028d2:	2b00      	cmp	r3, #0
 80028d4:	d001      	beq.n	80028da <SystemClock_Config+0x92>
  {
    Error_Handler();
 80028d6:	f000 f9a1 	bl	8002c1c <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 80028da:	2302      	movs	r3, #2
 80028dc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 80028de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80028e2:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80028e4:	1d3b      	adds	r3, r7, #4
 80028e6:	4618      	mov	r0, r3
 80028e8:	f003 fb4c 	bl	8005f84 <HAL_RCCEx_PeriphCLKConfig>
 80028ec:	4603      	mov	r3, r0
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d001      	beq.n	80028f6 <SystemClock_Config+0xae>
  {
    Error_Handler();
 80028f2:	f000 f993 	bl	8002c1c <Error_Handler>
  }
}
 80028f6:	bf00      	nop
 80028f8:	3750      	adds	r7, #80	; 0x50
 80028fa:	46bd      	mov	sp, r7
 80028fc:	bd80      	pop	{r7, pc}
	...

08002900 <HAL_UART_RxCpltCallback>:
/* USER CODE BEGIN 4 */



void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002900:	b580      	push	{r7, lr}
 8002902:	b082      	sub	sp, #8
 8002904:	af00      	add	r7, sp, #0
 8002906:	6078      	str	r0, [r7, #4]
  if(huart == GpsState.neo6_huart)
 8002908:	4b05      	ldr	r3, [pc, #20]	; (8002920 <HAL_UART_RxCpltCallback+0x20>)
 800290a:	681b      	ldr	r3, [r3, #0]
 800290c:	687a      	ldr	r2, [r7, #4]
 800290e:	429a      	cmp	r2, r3
 8002910:	d102      	bne.n	8002918 <HAL_UART_RxCpltCallback+0x18>
  {
    NEO6_ReceiveUartChar(&GpsState);
 8002912:	4803      	ldr	r0, [pc, #12]	; (8002920 <HAL_UART_RxCpltCallback+0x20>)
 8002914:	f7fe ff8c 	bl	8001830 <NEO6_ReceiveUartChar>
  }
}
 8002918:	bf00      	nop
 800291a:	3708      	adds	r7, #8
 800291c:	46bd      	mov	sp, r7
 800291e:	bd80      	pop	{r7, pc}
 8002920:	20000318 	.word	0x20000318

08002924 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b084      	sub	sp, #16
 8002928:	af00      	add	r7, sp, #0
 800292a:	4603      	mov	r3, r0
 800292c:	80fb      	strh	r3, [r7, #6]
    if (GPIO_Pin == P1_Pin)
 800292e:	88fb      	ldrh	r3, [r7, #6]
 8002930:	2b08      	cmp	r3, #8
 8002932:	d11d      	bne.n	8002970 <HAL_GPIO_EXTI_Callback+0x4c>
    {
        uint16_t currentTime = HAL_GetTick();
 8002934:	f001 f94e 	bl	8003bd4 <HAL_GetTick>
 8002938:	4603      	mov	r3, r0
 800293a:	81fb      	strh	r3, [r7, #14]

        if (currentTime - lastButtonPressTime >= BUTTON_DEBOUNCE_DELAY)
 800293c:	89fa      	ldrh	r2, [r7, #14]
 800293e:	4b0e      	ldr	r3, [pc, #56]	; (8002978 <HAL_GPIO_EXTI_Callback+0x54>)
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	1ad3      	subs	r3, r2, r3
 8002944:	2bc7      	cmp	r3, #199	; 0xc7
 8002946:	d913      	bls.n	8002970 <HAL_GPIO_EXTI_Callback+0x4c>
        {
            lastButtonPressTime = currentTime;
 8002948:	89fb      	ldrh	r3, [r7, #14]
 800294a:	4a0b      	ldr	r2, [pc, #44]	; (8002978 <HAL_GPIO_EXTI_Callback+0x54>)
 800294c:	6013      	str	r3, [r2, #0]
            buttonState = !buttonState;
 800294e:	4b0b      	ldr	r3, [pc, #44]	; (800297c <HAL_GPIO_EXTI_Callback+0x58>)
 8002950:	681b      	ldr	r3, [r3, #0]
 8002952:	2b00      	cmp	r3, #0
 8002954:	bf0c      	ite	eq
 8002956:	2301      	moveq	r3, #1
 8002958:	2300      	movne	r3, #0
 800295a:	b2db      	uxtb	r3, r3
 800295c:	461a      	mov	r2, r3
 800295e:	4b07      	ldr	r3, [pc, #28]	; (800297c <HAL_GPIO_EXTI_Callback+0x58>)
 8002960:	601a      	str	r2, [r3, #0]

            if(buttonState)
 8002962:	4b06      	ldr	r3, [pc, #24]	; (800297c <HAL_GPIO_EXTI_Callback+0x58>)
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	2b00      	cmp	r3, #0
 8002968:	d002      	beq.n	8002970 <HAL_GPIO_EXTI_Callback+0x4c>
            {
                buttonPressed = 1;
 800296a:	4b05      	ldr	r3, [pc, #20]	; (8002980 <HAL_GPIO_EXTI_Callback+0x5c>)
 800296c:	2201      	movs	r2, #1
 800296e:	601a      	str	r2, [r3, #0]
            }
        }
    }
}
 8002970:	bf00      	nop
 8002972:	3710      	adds	r7, #16
 8002974:	46bd      	mov	sp, r7
 8002976:	bd80      	pop	{r7, pc}
 8002978:	200002fc 	.word	0x200002fc
 800297c:	20000300 	.word	0x20000300
 8002980:	200002f8 	.word	0x200002f8

08002984 <displayPage>:


void displayPage(PAGE page)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	71fb      	strb	r3, [r7, #7]
    SSD1306_Fill(SSD1306_COLOR_BLACK);
 800298e:	2000      	movs	r0, #0
 8002990:	f000 fcbc 	bl	800330c <SSD1306_Fill>

    switch(page)
 8002994:	79fb      	ldrb	r3, [r7, #7]
 8002996:	2b03      	cmp	r3, #3
 8002998:	f200 810c 	bhi.w	8002bb4 <displayPage+0x230>
 800299c:	a201      	add	r2, pc, #4	; (adr r2, 80029a4 <displayPage+0x20>)
 800299e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80029a2:	bf00      	nop
 80029a4:	080029b5 	.word	0x080029b5
 80029a8:	08002ab3 	.word	0x08002ab3
 80029ac:	08002afd 	.word	0x08002afd
 80029b0:	08002b6b 	.word	0x08002b6b
    {
        case PAGE_ONE:

    		 SSD1306_GotoXY (0, 0);
 80029b4:	2100      	movs	r1, #0
 80029b6:	2000      	movs	r0, #0
 80029b8:	f000 fd1e 	bl	80033f8 <SSD1306_GotoXY>
    		 SSD1306_Puts ("TEM:", &Font_7x10, 1);
 80029bc:	2201      	movs	r2, #1
 80029be:	4981      	ldr	r1, [pc, #516]	; (8002bc4 <displayPage+0x240>)
 80029c0:	4881      	ldr	r0, [pc, #516]	; (8002bc8 <displayPage+0x244>)
 80029c2:	f000 fdaf 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (28,0);
 80029c6:	2100      	movs	r1, #0
 80029c8:	201c      	movs	r0, #28
 80029ca:	f000 fd15 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (temp_string, &Font_7x10, 1);
 80029ce:	2201      	movs	r2, #1
 80029d0:	497c      	ldr	r1, [pc, #496]	; (8002bc4 <displayPage+0x240>)
 80029d2:	487e      	ldr	r0, [pc, #504]	; (8002bcc <displayPage+0x248>)
 80029d4:	f000 fda6 	bl	8003524 <SSD1306_Puts>

    	     SSD1306_GotoXY (00, 10);
 80029d8:	210a      	movs	r1, #10
 80029da:	2000      	movs	r0, #0
 80029dc:	f000 fd0c 	bl	80033f8 <SSD1306_GotoXY>
    	   	 SSD1306_Puts ("CURR:", &Font_7x10, 1);
 80029e0:	2201      	movs	r2, #1
 80029e2:	4978      	ldr	r1, [pc, #480]	; (8002bc4 <displayPage+0x240>)
 80029e4:	487a      	ldr	r0, [pc, #488]	; (8002bd0 <displayPage+0x24c>)
 80029e6:	f000 fd9d 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (40,10);
 80029ea:	210a      	movs	r1, #10
 80029ec:	2028      	movs	r0, #40	; 0x28
 80029ee:	f000 fd03 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (current_string, &Font_7x10, 1);
 80029f2:	2201      	movs	r2, #1
 80029f4:	4973      	ldr	r1, [pc, #460]	; (8002bc4 <displayPage+0x240>)
 80029f6:	4877      	ldr	r0, [pc, #476]	; (8002bd4 <displayPage+0x250>)
 80029f8:	f000 fd94 	bl	8003524 <SSD1306_Puts>


    	     SSD1306_GotoXY (0, 20);
 80029fc:	2114      	movs	r1, #20
 80029fe:	2000      	movs	r0, #0
 8002a00:	f000 fcfa 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts ("S_GPS:", &Font_7x10, 1);
 8002a04:	2201      	movs	r2, #1
 8002a06:	496f      	ldr	r1, [pc, #444]	; (8002bc4 <displayPage+0x240>)
 8002a08:	4873      	ldr	r0, [pc, #460]	; (8002bd8 <displayPage+0x254>)
 8002a0a:	f000 fd8b 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (40,20);
 8002a0e:	2114      	movs	r1, #20
 8002a10:	2028      	movs	r0, #40	; 0x28
 8002a12:	f000 fcf1 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (SpeedString, &Font_7x10, 1);
 8002a16:	2201      	movs	r2, #1
 8002a18:	496a      	ldr	r1, [pc, #424]	; (8002bc4 <displayPage+0x240>)
 8002a1a:	4870      	ldr	r0, [pc, #448]	; (8002bdc <displayPage+0x258>)
 8002a1c:	f000 fd82 	bl	8003524 <SSD1306_Puts>

    	     SSD1306_GotoXY (0, 30);
 8002a20:	211e      	movs	r1, #30
 8002a22:	2000      	movs	r0, #0
 8002a24:	f000 fce8 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts ("DIS:", &Font_7x10, 1);
 8002a28:	2201      	movs	r2, #1
 8002a2a:	4966      	ldr	r1, [pc, #408]	; (8002bc4 <displayPage+0x240>)
 8002a2c:	486c      	ldr	r0, [pc, #432]	; (8002be0 <displayPage+0x25c>)
 8002a2e:	f000 fd79 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (35,30);
 8002a32:	211e      	movs	r1, #30
 8002a34:	2023      	movs	r0, #35	; 0x23
 8002a36:	f000 fcdf 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (total_distance_string, &Font_7x10, 1);
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	4961      	ldr	r1, [pc, #388]	; (8002bc4 <displayPage+0x240>)
 8002a3e:	4869      	ldr	r0, [pc, #420]	; (8002be4 <displayPage+0x260>)
 8002a40:	f000 fd70 	bl	8003524 <SSD1306_Puts>

    	     SSD1306_GotoXY (0, 40);
 8002a44:	2128      	movs	r1, #40	; 0x28
 8002a46:	2000      	movs	r0, #0
 8002a48:	f000 fcd6 	bl	80033f8 <SSD1306_GotoXY>
    	   	 SSD1306_Puts ("LAT:", &Font_7x10, 1);
 8002a4c:	2201      	movs	r2, #1
 8002a4e:	495d      	ldr	r1, [pc, #372]	; (8002bc4 <displayPage+0x240>)
 8002a50:	4865      	ldr	r0, [pc, #404]	; (8002be8 <displayPage+0x264>)
 8002a52:	f000 fd67 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (35,40);
 8002a56:	2128      	movs	r1, #40	; 0x28
 8002a58:	2023      	movs	r0, #35	; 0x23
 8002a5a:	f000 fccd 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (LatitudeString, &Font_7x10, 1);
 8002a5e:	2201      	movs	r2, #1
 8002a60:	4958      	ldr	r1, [pc, #352]	; (8002bc4 <displayPage+0x240>)
 8002a62:	4862      	ldr	r0, [pc, #392]	; (8002bec <displayPage+0x268>)
 8002a64:	f000 fd5e 	bl	8003524 <SSD1306_Puts>

    	     SSD1306_GotoXY (0, 50);
 8002a68:	2132      	movs	r1, #50	; 0x32
 8002a6a:	2000      	movs	r0, #0
 8002a6c:	f000 fcc4 	bl	80033f8 <SSD1306_GotoXY>
    	   	 SSD1306_Puts ("LON:", &Font_7x10, 1);
 8002a70:	2201      	movs	r2, #1
 8002a72:	4954      	ldr	r1, [pc, #336]	; (8002bc4 <displayPage+0x240>)
 8002a74:	485e      	ldr	r0, [pc, #376]	; (8002bf0 <displayPage+0x26c>)
 8002a76:	f000 fd55 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (35,50);
 8002a7a:	2132      	movs	r1, #50	; 0x32
 8002a7c:	2023      	movs	r0, #35	; 0x23
 8002a7e:	f000 fcbb 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (LongitudeString, &Font_7x10, 1);
 8002a82:	2201      	movs	r2, #1
 8002a84:	494f      	ldr	r1, [pc, #316]	; (8002bc4 <displayPage+0x240>)
 8002a86:	485b      	ldr	r0, [pc, #364]	; (8002bf4 <displayPage+0x270>)
 8002a88:	f000 fd4c 	bl	8003524 <SSD1306_Puts>


    	     SSD1306_GotoXY (85, 0);
 8002a8c:	2100      	movs	r1, #0
 8002a8e:	2055      	movs	r0, #85	; 0x55
 8002a90:	f000 fcb2 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts ("S:", &Font_7x10, 1);
 8002a94:	2201      	movs	r2, #1
 8002a96:	494b      	ldr	r1, [pc, #300]	; (8002bc4 <displayPage+0x240>)
 8002a98:	4857      	ldr	r0, [pc, #348]	; (8002bf8 <displayPage+0x274>)
 8002a9a:	f000 fd43 	bl	8003524 <SSD1306_Puts>
    	     SSD1306_GotoXY (100,0);
 8002a9e:	2100      	movs	r1, #0
 8002aa0:	2064      	movs	r0, #100	; 0x64
 8002aa2:	f000 fca9 	bl	80033f8 <SSD1306_GotoXY>
    	     SSD1306_Puts (SatelitesNumberString, &Font_7x10, 1);
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	4946      	ldr	r1, [pc, #280]	; (8002bc4 <displayPage+0x240>)
 8002aaa:	4854      	ldr	r0, [pc, #336]	; (8002bfc <displayPage+0x278>)
 8002aac:	f000 fd3a 	bl	8003524 <SSD1306_Puts>
    	     break;
 8002ab0:	e081      	b.n	8002bb6 <displayPage+0x232>


        case PAGE_TWO:


            SSD1306_GotoXY (23 , 0);
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	2017      	movs	r0, #23
 8002ab6:	f000 fc9f 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts ("TEMPERATURE:", &Font_7x10, 1);
 8002aba:	2201      	movs	r2, #1
 8002abc:	4941      	ldr	r1, [pc, #260]	; (8002bc4 <displayPage+0x240>)
 8002abe:	4850      	ldr	r0, [pc, #320]	; (8002c00 <displayPage+0x27c>)
 8002ac0:	f000 fd30 	bl	8003524 <SSD1306_Puts>
            SSD1306_GotoXY (20 ,10);
 8002ac4:	210a      	movs	r1, #10
 8002ac6:	2014      	movs	r0, #20
 8002ac8:	f000 fc96 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts (temp_string, &Font_11x18, 1);
 8002acc:	2201      	movs	r2, #1
 8002ace:	494d      	ldr	r1, [pc, #308]	; (8002c04 <displayPage+0x280>)
 8002ad0:	483e      	ldr	r0, [pc, #248]	; (8002bcc <displayPage+0x248>)
 8002ad2:	f000 fd27 	bl	8003524 <SSD1306_Puts>

            SSD1306_GotoXY (33 , 30);
 8002ad6:	211e      	movs	r1, #30
 8002ad8:	2021      	movs	r0, #33	; 0x21
 8002ada:	f000 fc8d 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts ("CURRENT:", &Font_7x10, 1);
 8002ade:	2201      	movs	r2, #1
 8002ae0:	4938      	ldr	r1, [pc, #224]	; (8002bc4 <displayPage+0x240>)
 8002ae2:	4849      	ldr	r0, [pc, #292]	; (8002c08 <displayPage+0x284>)
 8002ae4:	f000 fd1e 	bl	8003524 <SSD1306_Puts>
            SSD1306_GotoXY (28 ,40);
 8002ae8:	2128      	movs	r1, #40	; 0x28
 8002aea:	201c      	movs	r0, #28
 8002aec:	f000 fc84 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts (current_string, &Font_11x18, 1);
 8002af0:	2201      	movs	r2, #1
 8002af2:	4944      	ldr	r1, [pc, #272]	; (8002c04 <displayPage+0x280>)
 8002af4:	4837      	ldr	r0, [pc, #220]	; (8002bd4 <displayPage+0x250>)
 8002af6:	f000 fd15 	bl	8003524 <SSD1306_Puts>
            break;
 8002afa:	e05c      	b.n	8002bb6 <displayPage+0x232>



        case PAGE_THREE:

            SSD1306_GotoXY (33, 0);
 8002afc:	2100      	movs	r1, #0
 8002afe:	2021      	movs	r0, #33	; 0x21
 8002b00:	f000 fc7a 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts ("SPEED GPS:", &Font_7x10, 1);
 8002b04:	2201      	movs	r2, #1
 8002b06:	492f      	ldr	r1, [pc, #188]	; (8002bc4 <displayPage+0x240>)
 8002b08:	4840      	ldr	r0, [pc, #256]	; (8002c0c <displayPage+0x288>)
 8002b0a:	f000 fd0b 	bl	8003524 <SSD1306_Puts>
            SSD1306_GotoXY (18,10);
 8002b0e:	210a      	movs	r1, #10
 8002b10:	2012      	movs	r0, #18
 8002b12:	f000 fc71 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts (SpeedString, &Font_11x18, 1);
 8002b16:	2201      	movs	r2, #1
 8002b18:	493a      	ldr	r1, [pc, #232]	; (8002c04 <displayPage+0x280>)
 8002b1a:	4830      	ldr	r0, [pc, #192]	; (8002bdc <displayPage+0x258>)
 8002b1c:	f000 fd02 	bl	8003524 <SSD1306_Puts>

            SSD1306_GotoXY (15, 29);
 8002b20:	211d      	movs	r1, #29
 8002b22:	200f      	movs	r0, #15
 8002b24:	f000 fc68 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts ("TOTAL DISTANCE:", &Font_7x10, 1);
 8002b28:	2201      	movs	r2, #1
 8002b2a:	4926      	ldr	r1, [pc, #152]	; (8002bc4 <displayPage+0x240>)
 8002b2c:	4838      	ldr	r0, [pc, #224]	; (8002c10 <displayPage+0x28c>)
 8002b2e:	f000 fcf9 	bl	8003524 <SSD1306_Puts>
            SSD1306_GotoXY (15,39);
 8002b32:	2127      	movs	r1, #39	; 0x27
 8002b34:	200f      	movs	r0, #15
 8002b36:	f000 fc5f 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts (total_distance_string, &Font_7x10, 1);
 8002b3a:	2201      	movs	r2, #1
 8002b3c:	4921      	ldr	r1, [pc, #132]	; (8002bc4 <displayPage+0x240>)
 8002b3e:	4829      	ldr	r0, [pc, #164]	; (8002be4 <displayPage+0x260>)
 8002b40:	f000 fcf0 	bl	8003524 <SSD1306_Puts>

    	    SSD1306_GotoXY (85, 50);
 8002b44:	2132      	movs	r1, #50	; 0x32
 8002b46:	2055      	movs	r0, #85	; 0x55
 8002b48:	f000 fc56 	bl	80033f8 <SSD1306_GotoXY>
    	    SSD1306_Puts ("S:", &Font_7x10, 1);
 8002b4c:	2201      	movs	r2, #1
 8002b4e:	491d      	ldr	r1, [pc, #116]	; (8002bc4 <displayPage+0x240>)
 8002b50:	4829      	ldr	r0, [pc, #164]	; (8002bf8 <displayPage+0x274>)
 8002b52:	f000 fce7 	bl	8003524 <SSD1306_Puts>
    	    SSD1306_GotoXY (100,45);
 8002b56:	212d      	movs	r1, #45	; 0x2d
 8002b58:	2064      	movs	r0, #100	; 0x64
 8002b5a:	f000 fc4d 	bl	80033f8 <SSD1306_GotoXY>
    	    SSD1306_Puts (SatelitesNumberString, &Font_11x18, 1);
 8002b5e:	2201      	movs	r2, #1
 8002b60:	4928      	ldr	r1, [pc, #160]	; (8002c04 <displayPage+0x280>)
 8002b62:	4826      	ldr	r0, [pc, #152]	; (8002bfc <displayPage+0x278>)
 8002b64:	f000 fcde 	bl	8003524 <SSD1306_Puts>
            break;
 8002b68:	e025      	b.n	8002bb6 <displayPage+0x232>



        case PAGE_FOUR:

            SSD1306_GotoXY (25,0 );
 8002b6a:	2100      	movs	r1, #0
 8002b6c:	2019      	movs	r0, #25
 8002b6e:	f000 fc43 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts ("LATITUDE:", &Font_7x10, 1);
 8002b72:	2201      	movs	r2, #1
 8002b74:	4913      	ldr	r1, [pc, #76]	; (8002bc4 <displayPage+0x240>)
 8002b76:	4827      	ldr	r0, [pc, #156]	; (8002c14 <displayPage+0x290>)
 8002b78:	f000 fcd4 	bl	8003524 <SSD1306_Puts>
            SSD1306_GotoXY (8,10);
 8002b7c:	210a      	movs	r1, #10
 8002b7e:	2008      	movs	r0, #8
 8002b80:	f000 fc3a 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts (LatitudeString, &Font_11x18, 1);
 8002b84:	2201      	movs	r2, #1
 8002b86:	491f      	ldr	r1, [pc, #124]	; (8002c04 <displayPage+0x280>)
 8002b88:	4818      	ldr	r0, [pc, #96]	; (8002bec <displayPage+0x268>)
 8002b8a:	f000 fccb 	bl	8003524 <SSD1306_Puts>

            SSD1306_GotoXY (25, 30);
 8002b8e:	211e      	movs	r1, #30
 8002b90:	2019      	movs	r0, #25
 8002b92:	f000 fc31 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts ("LONGITUDE:", &Font_7x10, 1);
 8002b96:	2201      	movs	r2, #1
 8002b98:	490a      	ldr	r1, [pc, #40]	; (8002bc4 <displayPage+0x240>)
 8002b9a:	481f      	ldr	r0, [pc, #124]	; (8002c18 <displayPage+0x294>)
 8002b9c:	f000 fcc2 	bl	8003524 <SSD1306_Puts>
            SSD1306_GotoXY (8,40);
 8002ba0:	2128      	movs	r1, #40	; 0x28
 8002ba2:	2008      	movs	r0, #8
 8002ba4:	f000 fc28 	bl	80033f8 <SSD1306_GotoXY>
            SSD1306_Puts (LongitudeString, &Font_11x18, 1);
 8002ba8:	2201      	movs	r2, #1
 8002baa:	4916      	ldr	r1, [pc, #88]	; (8002c04 <displayPage+0x280>)
 8002bac:	4811      	ldr	r0, [pc, #68]	; (8002bf4 <displayPage+0x270>)
 8002bae:	f000 fcb9 	bl	8003524 <SSD1306_Puts>
            break;
 8002bb2:	e000      	b.n	8002bb6 <displayPage+0x232>

        default:
        	// handle the case when "page" has a value other than those above
            break;
 8002bb4:	bf00      	nop
    }

    SSD1306_UpdateScreen();
 8002bb6:	f000 fb7b 	bl	80032b0 <SSD1306_UpdateScreen>
}
 8002bba:	bf00      	nop
 8002bbc:	3708      	adds	r7, #8
 8002bbe:	46bd      	mov	sp, r7
 8002bc0:	bd80      	pop	{r7, pc}
 8002bc2:	bf00      	nop
 8002bc4:	20000000 	.word	0x20000000
 8002bc8:	0800ce10 	.word	0x0800ce10
 8002bcc:	200005f4 	.word	0x200005f4
 8002bd0:	0800ce18 	.word	0x0800ce18
 8002bd4:	200005a4 	.word	0x200005a4
 8002bd8:	0800ce20 	.word	0x0800ce20
 8002bdc:	20000558 	.word	0x20000558
 8002be0:	0800ce28 	.word	0x0800ce28
 8002be4:	200005c4 	.word	0x200005c4
 8002be8:	0800ce30 	.word	0x0800ce30
 8002bec:	20000518 	.word	0x20000518
 8002bf0:	0800ce38 	.word	0x0800ce38
 8002bf4:	20000538 	.word	0x20000538
 8002bf8:	0800ce40 	.word	0x0800ce40
 8002bfc:	20000578 	.word	0x20000578
 8002c00:	0800ce44 	.word	0x0800ce44
 8002c04:	20000008 	.word	0x20000008
 8002c08:	0800ce54 	.word	0x0800ce54
 8002c0c:	0800ce60 	.word	0x0800ce60
 8002c10:	0800ce6c 	.word	0x0800ce6c
 8002c14:	0800ce7c 	.word	0x0800ce7c
 8002c18:	0800ce88 	.word	0x0800ce88

08002c1c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002c20:	b672      	cpsid	i
}
 8002c22:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002c24:	e7fe      	b.n	8002c24 <Error_Handler+0x8>
	...

08002c28 <OneWire_Delay>:

//
//	Delay function for constant 1-Wire timings
//
void OneWire_Delay(uint16_t us)
{
 8002c28:	b480      	push	{r7}
 8002c2a:	b083      	sub	sp, #12
 8002c2c:	af00      	add	r7, sp, #0
 8002c2e:	4603      	mov	r3, r0
 8002c30:	80fb      	strh	r3, [r7, #6]
	_DS18B20_TIMER.Instance->CNT = 0;
 8002c32:	4b08      	ldr	r3, [pc, #32]	; (8002c54 <OneWire_Delay+0x2c>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	2200      	movs	r2, #0
 8002c38:	625a      	str	r2, [r3, #36]	; 0x24
	while(_DS18B20_TIMER.Instance->CNT <= us);
 8002c3a:	bf00      	nop
 8002c3c:	4b05      	ldr	r3, [pc, #20]	; (8002c54 <OneWire_Delay+0x2c>)
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002c42:	88fb      	ldrh	r3, [r7, #6]
 8002c44:	429a      	cmp	r2, r3
 8002c46:	d9f9      	bls.n	8002c3c <OneWire_Delay+0x14>
}
 8002c48:	bf00      	nop
 8002c4a:	bf00      	nop
 8002c4c:	370c      	adds	r7, #12
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bc80      	pop	{r7}
 8002c52:	4770      	bx	lr
 8002c54:	20000a10 	.word	0x20000a10

08002c58 <OneWire_BusInputDirection>:

//
//	Bus direction control
//
void OneWire_BusInputDirection(OneWire_t *onewire)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b086      	sub	sp, #24
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT; // Set as input
 8002c60:	2300      	movs	r3, #0
 8002c62:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8002c64:	2300      	movs	r3, #0
 8002c66:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8002c68:	2301      	movs	r3, #1
 8002c6a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	889b      	ldrh	r3, [r3, #4]
 8002c70:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	681b      	ldr	r3, [r3, #0]
 8002c76:	f107 0208 	add.w	r2, r7, #8
 8002c7a:	4611      	mov	r1, r2
 8002c7c:	4618      	mov	r0, r3
 8002c7e:	f001 fdc3 	bl	8004808 <HAL_GPIO_Init>
}
 8002c82:	bf00      	nop
 8002c84:	3718      	adds	r7, #24
 8002c86:	46bd      	mov	sp, r7
 8002c88:	bd80      	pop	{r7, pc}

08002c8a <OneWire_BusOutputDirection>:

void OneWire_BusOutputDirection(OneWire_t *onewire)
{
 8002c8a:	b580      	push	{r7, lr}
 8002c8c:	b086      	sub	sp, #24
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
	GPIO_InitTypeDef	GPIO_InitStruct;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD; // Set as open-drain output
 8002c92:	2311      	movs	r3, #17
 8002c94:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL; // No pullup - the pullup resistor is external
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_MEDIUM; // Medium GPIO frequency
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pin = onewire->GPIO_Pin; // Pin for 1-Wire bus
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	889b      	ldrh	r3, [r3, #4]
 8002ca2:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_Init(onewire->GPIOx, &GPIO_InitStruct); // Reinitialize
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f107 0208 	add.w	r2, r7, #8
 8002cac:	4611      	mov	r1, r2
 8002cae:	4618      	mov	r0, r3
 8002cb0:	f001 fdaa 	bl	8004808 <HAL_GPIO_Init>
}
 8002cb4:	bf00      	nop
 8002cb6:	3718      	adds	r7, #24
 8002cb8:	46bd      	mov	sp, r7
 8002cba:	bd80      	pop	{r7, pc}

08002cbc <OneWire_OutputLow>:

//
//	Bus pin output state control
//
void OneWire_OutputLow(OneWire_t *onewire)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	b083      	sub	sp, #12
 8002cc0:	af00      	add	r7, sp, #0
 8002cc2:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin<<16; // Reset the 1-Wire pin
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	889b      	ldrh	r3, [r3, #4]
 8002cc8:	041a      	lsls	r2, r3, #16
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	611a      	str	r2, [r3, #16]
}
 8002cd0:	bf00      	nop
 8002cd2:	370c      	adds	r7, #12
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bc80      	pop	{r7}
 8002cd8:	4770      	bx	lr

08002cda <OneWire_OutputHigh>:

void OneWire_OutputHigh(OneWire_t *onewire)
{
 8002cda:	b480      	push	{r7}
 8002cdc:	b083      	sub	sp, #12
 8002cde:	af00      	add	r7, sp, #0
 8002ce0:	6078      	str	r0, [r7, #4]
	onewire->GPIOx->BSRR = onewire->GPIO_Pin; // Set the 1-Wire pin
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	889a      	ldrh	r2, [r3, #4]
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	681b      	ldr	r3, [r3, #0]
 8002cea:	611a      	str	r2, [r3, #16]
}
 8002cec:	bf00      	nop
 8002cee:	370c      	adds	r7, #12
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	bc80      	pop	{r7}
 8002cf4:	4770      	bx	lr

08002cf6 <OneWire_Reset>:
//	Returns:
//	0 - Reset ok
//	1 - Error
//
uint8_t OneWire_Reset(OneWire_t* onewire)
{
 8002cf6:	b580      	push	{r7, lr}
 8002cf8:	b084      	sub	sp, #16
 8002cfa:	af00      	add	r7, sp, #0
 8002cfc:	6078      	str	r0, [r7, #4]
	uint8_t i;

	OneWire_OutputLow(onewire);  // Write bus output low
 8002cfe:	6878      	ldr	r0, [r7, #4]
 8002d00:	f7ff ffdc 	bl	8002cbc <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8002d04:	6878      	ldr	r0, [r7, #4]
 8002d06:	f7ff ffc0 	bl	8002c8a <OneWire_BusOutputDirection>
	OneWire_Delay(480); // Wait 480 us for reset
 8002d0a:	f44f 70f0 	mov.w	r0, #480	; 0x1e0
 8002d0e:	f7ff ff8b 	bl	8002c28 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release the bus by switching to input
 8002d12:	6878      	ldr	r0, [r7, #4]
 8002d14:	f7ff ffa0 	bl	8002c58 <OneWire_BusInputDirection>
	OneWire_Delay(70);
 8002d18:	2046      	movs	r0, #70	; 0x46
 8002d1a:	f7ff ff85 	bl	8002c28 <OneWire_Delay>

	i = HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin); // Check if bus is low
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	681a      	ldr	r2, [r3, #0]
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	889b      	ldrh	r3, [r3, #4]
 8002d26:	4619      	mov	r1, r3
 8002d28:	4610      	mov	r0, r2
 8002d2a:	f001 fef1 	bl	8004b10 <HAL_GPIO_ReadPin>
 8002d2e:	4603      	mov	r3, r0
 8002d30:	73fb      	strb	r3, [r7, #15]
															 // if it's high - no device is presence on the bus
	OneWire_Delay(410);
 8002d32:	f44f 70cd 	mov.w	r0, #410	; 0x19a
 8002d36:	f7ff ff77 	bl	8002c28 <OneWire_Delay>

	return i;
 8002d3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d3c:	4618      	mov	r0, r3
 8002d3e:	3710      	adds	r7, #16
 8002d40:	46bd      	mov	sp, r7
 8002d42:	bd80      	pop	{r7, pc}

08002d44 <OneWire_WriteBit>:

//
//	Writing/Reading operations
//
void OneWire_WriteBit(OneWire_t* onewire, uint8_t bit)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b082      	sub	sp, #8
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
 8002d4c:	460b      	mov	r3, r1
 8002d4e:	70fb      	strb	r3, [r7, #3]
	if (bit) // Send '1',
 8002d50:	78fb      	ldrb	r3, [r7, #3]
 8002d52:	2b00      	cmp	r3, #0
 8002d54:	d00f      	beq.n	8002d76 <OneWire_WriteBit+0x32>
	{
		OneWire_OutputLow(onewire);	// Set the bus low
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f7ff ffb0 	bl	8002cbc <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8002d5c:	6878      	ldr	r0, [r7, #4]
 8002d5e:	f7ff ff94 	bl	8002c8a <OneWire_BusOutputDirection>
		OneWire_Delay(6);
 8002d62:	2006      	movs	r0, #6
 8002d64:	f7ff ff60 	bl	8002c28 <OneWire_Delay>

		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f7ff ff75 	bl	8002c58 <OneWire_BusInputDirection>
		OneWire_Delay(64);
 8002d6e:	2040      	movs	r0, #64	; 0x40
 8002d70:	f7ff ff5a 	bl	8002c28 <OneWire_Delay>
		OneWire_Delay(60);

		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
		OneWire_Delay(10);
	}
}
 8002d74:	e00e      	b.n	8002d94 <OneWire_WriteBit+0x50>
		OneWire_OutputLow(onewire); // Set the bus low
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f7ff ffa0 	bl	8002cbc <OneWire_OutputLow>
		OneWire_BusOutputDirection(onewire);
 8002d7c:	6878      	ldr	r0, [r7, #4]
 8002d7e:	f7ff ff84 	bl	8002c8a <OneWire_BusOutputDirection>
		OneWire_Delay(60);
 8002d82:	203c      	movs	r0, #60	; 0x3c
 8002d84:	f7ff ff50 	bl	8002c28 <OneWire_Delay>
		OneWire_BusInputDirection(onewire); // Release bus - bit high by pullup
 8002d88:	6878      	ldr	r0, [r7, #4]
 8002d8a:	f7ff ff65 	bl	8002c58 <OneWire_BusInputDirection>
		OneWire_Delay(10);
 8002d8e:	200a      	movs	r0, #10
 8002d90:	f7ff ff4a 	bl	8002c28 <OneWire_Delay>
}
 8002d94:	bf00      	nop
 8002d96:	3708      	adds	r7, #8
 8002d98:	46bd      	mov	sp, r7
 8002d9a:	bd80      	pop	{r7, pc}

08002d9c <OneWire_ReadBit>:

uint8_t OneWire_ReadBit(OneWire_t* onewire)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
	uint8_t bit = 0; // Default read bit state is low
 8002da4:	2300      	movs	r3, #0
 8002da6:	73fb      	strb	r3, [r7, #15]

	OneWire_OutputLow(onewire); // Set low to initiate reading
 8002da8:	6878      	ldr	r0, [r7, #4]
 8002daa:	f7ff ff87 	bl	8002cbc <OneWire_OutputLow>
	OneWire_BusOutputDirection(onewire);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff ff6b 	bl	8002c8a <OneWire_BusOutputDirection>
	OneWire_Delay(2);
 8002db4:	2002      	movs	r0, #2
 8002db6:	f7ff ff37 	bl	8002c28 <OneWire_Delay>

	OneWire_BusInputDirection(onewire); // Release bus for Slave response
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff ff4c 	bl	8002c58 <OneWire_BusInputDirection>
	OneWire_Delay(10);
 8002dc0:	200a      	movs	r0, #10
 8002dc2:	f7ff ff31 	bl	8002c28 <OneWire_Delay>

	if (HAL_GPIO_ReadPin(onewire->GPIOx, onewire->GPIO_Pin)) // Read the bus state
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681a      	ldr	r2, [r3, #0]
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	889b      	ldrh	r3, [r3, #4]
 8002dce:	4619      	mov	r1, r3
 8002dd0:	4610      	mov	r0, r2
 8002dd2:	f001 fe9d 	bl	8004b10 <HAL_GPIO_ReadPin>
 8002dd6:	4603      	mov	r3, r0
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d001      	beq.n	8002de0 <OneWire_ReadBit+0x44>
		bit = 1;
 8002ddc:	2301      	movs	r3, #1
 8002dde:	73fb      	strb	r3, [r7, #15]

	OneWire_Delay(50); // Wait for end of read cycle
 8002de0:	2032      	movs	r0, #50	; 0x32
 8002de2:	f7ff ff21 	bl	8002c28 <OneWire_Delay>

	return bit;
 8002de6:	7bfb      	ldrb	r3, [r7, #15]
}
 8002de8:	4618      	mov	r0, r3
 8002dea:	3710      	adds	r7, #16
 8002dec:	46bd      	mov	sp, r7
 8002dee:	bd80      	pop	{r7, pc}

08002df0 <OneWire_WriteByte>:

void OneWire_WriteByte(OneWire_t* onewire, uint8_t byte)
{
 8002df0:	b580      	push	{r7, lr}
 8002df2:	b084      	sub	sp, #16
 8002df4:	af00      	add	r7, sp, #0
 8002df6:	6078      	str	r0, [r7, #4]
 8002df8:	460b      	mov	r3, r1
 8002dfa:	70fb      	strb	r3, [r7, #3]
	uint8_t i = 8;
 8002dfc:	2308      	movs	r3, #8
 8002dfe:	73fb      	strb	r3, [r7, #15]

	do
	{
		OneWire_WriteBit(onewire, byte & 1); // LSB first
 8002e00:	78fb      	ldrb	r3, [r7, #3]
 8002e02:	f003 0301 	and.w	r3, r3, #1
 8002e06:	b2db      	uxtb	r3, r3
 8002e08:	4619      	mov	r1, r3
 8002e0a:	6878      	ldr	r0, [r7, #4]
 8002e0c:	f7ff ff9a 	bl	8002d44 <OneWire_WriteBit>
		byte >>= 1;
 8002e10:	78fb      	ldrb	r3, [r7, #3]
 8002e12:	085b      	lsrs	r3, r3, #1
 8002e14:	70fb      	strb	r3, [r7, #3]
	} while(--i);
 8002e16:	7bfb      	ldrb	r3, [r7, #15]
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	73fb      	strb	r3, [r7, #15]
 8002e1c:	7bfb      	ldrb	r3, [r7, #15]
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d1ee      	bne.n	8002e00 <OneWire_WriteByte+0x10>
}
 8002e22:	bf00      	nop
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <OneWire_ReadByte>:

uint8_t OneWire_ReadByte(OneWire_t* onewire)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b084      	sub	sp, #16
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	6078      	str	r0, [r7, #4]
	uint8_t i = 8, byte = 0;
 8002e34:	2308      	movs	r3, #8
 8002e36:	73fb      	strb	r3, [r7, #15]
 8002e38:	2300      	movs	r3, #0
 8002e3a:	73bb      	strb	r3, [r7, #14]

	do{
		byte >>= 1;
 8002e3c:	7bbb      	ldrb	r3, [r7, #14]
 8002e3e:	085b      	lsrs	r3, r3, #1
 8002e40:	73bb      	strb	r3, [r7, #14]
		byte |= (OneWire_ReadBit(onewire) << 7); // LSB first
 8002e42:	6878      	ldr	r0, [r7, #4]
 8002e44:	f7ff ffaa 	bl	8002d9c <OneWire_ReadBit>
 8002e48:	4603      	mov	r3, r0
 8002e4a:	01db      	lsls	r3, r3, #7
 8002e4c:	b25a      	sxtb	r2, r3
 8002e4e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8002e52:	4313      	orrs	r3, r2
 8002e54:	b25b      	sxtb	r3, r3
 8002e56:	73bb      	strb	r3, [r7, #14]
	} while(--i);
 8002e58:	7bfb      	ldrb	r3, [r7, #15]
 8002e5a:	3b01      	subs	r3, #1
 8002e5c:	73fb      	strb	r3, [r7, #15]
 8002e5e:	7bfb      	ldrb	r3, [r7, #15]
 8002e60:	2b00      	cmp	r3, #0
 8002e62:	d1eb      	bne.n	8002e3c <OneWire_ReadByte+0x10>

	return byte;
 8002e64:	7bbb      	ldrb	r3, [r7, #14]
}
 8002e66:	4618      	mov	r0, r3
 8002e68:	3710      	adds	r7, #16
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bd80      	pop	{r7, pc}

08002e6e <OneWire_ResetSearch>:

//
// 1-Wire search operations
//
void OneWire_ResetSearch(OneWire_t* onewire)
{
 8002e6e:	b480      	push	{r7}
 8002e70:	b083      	sub	sp, #12
 8002e72:	af00      	add	r7, sp, #0
 8002e74:	6078      	str	r0, [r7, #4]
	// Clear the search results
	onewire->LastDiscrepancy = 0;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	719a      	strb	r2, [r3, #6]
	onewire->LastDeviceFlag = 0;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	721a      	strb	r2, [r3, #8]
	onewire->LastFamilyDiscrepancy = 0;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	2200      	movs	r2, #0
 8002e86:	71da      	strb	r2, [r3, #7]
}
 8002e88:	bf00      	nop
 8002e8a:	370c      	adds	r7, #12
 8002e8c:	46bd      	mov	sp, r7
 8002e8e:	bc80      	pop	{r7}
 8002e90:	4770      	bx	lr

08002e92 <OneWire_Search>:

uint8_t OneWire_Search(OneWire_t* onewire, uint8_t command)
{
 8002e92:	b580      	push	{r7, lr}
 8002e94:	b084      	sub	sp, #16
 8002e96:	af00      	add	r7, sp, #0
 8002e98:	6078      	str	r0, [r7, #4]
 8002e9a:	460b      	mov	r3, r1
 8002e9c:	70fb      	strb	r3, [r7, #3]
	uint8_t id_bit_number;
	uint8_t last_zero, rom_byte_number, search_result;
	uint8_t id_bit, cmp_id_bit;
	uint8_t rom_byte_mask, search_direction;

	id_bit_number = 1;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	73fb      	strb	r3, [r7, #15]
	last_zero = 0;
 8002ea2:	2300      	movs	r3, #0
 8002ea4:	73bb      	strb	r3, [r7, #14]
	rom_byte_number = 0;
 8002ea6:	2300      	movs	r3, #0
 8002ea8:	737b      	strb	r3, [r7, #13]
	rom_byte_mask = 1;
 8002eaa:	2301      	movs	r3, #1
 8002eac:	72fb      	strb	r3, [r7, #11]
	search_result = 0;
 8002eae:	2300      	movs	r3, #0
 8002eb0:	733b      	strb	r3, [r7, #12]

	if (!onewire->LastDeviceFlag) // If last device flag is not set
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	7a1b      	ldrb	r3, [r3, #8]
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	f040 809a 	bne.w	8002ff0 <OneWire_Search+0x15e>
	{
		if (OneWire_Reset(onewire)) // Reset bus
 8002ebc:	6878      	ldr	r0, [r7, #4]
 8002ebe:	f7ff ff1a 	bl	8002cf6 <OneWire_Reset>
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	2b00      	cmp	r3, #0
 8002ec6:	d00a      	beq.n	8002ede <OneWire_Search+0x4c>
		{
			// If error while reset - reset search results
			onewire->LastDiscrepancy = 0;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	719a      	strb	r2, [r3, #6]
			onewire->LastDeviceFlag = 0;
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	2200      	movs	r2, #0
 8002ed2:	721a      	strb	r2, [r3, #8]
			onewire->LastFamilyDiscrepancy = 0;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	2200      	movs	r2, #0
 8002ed8:	71da      	strb	r2, [r3, #7]
			return 0;
 8002eda:	2300      	movs	r3, #0
 8002edc:	e09b      	b.n	8003016 <OneWire_Search+0x184>
		}

		OneWire_WriteByte(onewire, command); // Send searching command
 8002ede:	78fb      	ldrb	r3, [r7, #3]
 8002ee0:	4619      	mov	r1, r3
 8002ee2:	6878      	ldr	r0, [r7, #4]
 8002ee4:	f7ff ff84 	bl	8002df0 <OneWire_WriteByte>

		// Searching loop, Maxim APPLICATION NOTE 187
		do
		{
			id_bit = OneWire_ReadBit(onewire); // Read a bit 1
 8002ee8:	6878      	ldr	r0, [r7, #4]
 8002eea:	f7ff ff57 	bl	8002d9c <OneWire_ReadBit>
 8002eee:	4603      	mov	r3, r0
 8002ef0:	727b      	strb	r3, [r7, #9]
			cmp_id_bit = OneWire_ReadBit(onewire); // Read the complement of bit 1
 8002ef2:	6878      	ldr	r0, [r7, #4]
 8002ef4:	f7ff ff52 	bl	8002d9c <OneWire_ReadBit>
 8002ef8:	4603      	mov	r3, r0
 8002efa:	723b      	strb	r3, [r7, #8]

			if ((id_bit == 1) && (cmp_id_bit == 1)) // 11 - data error
 8002efc:	7a7b      	ldrb	r3, [r7, #9]
 8002efe:	2b01      	cmp	r3, #1
 8002f00:	d102      	bne.n	8002f08 <OneWire_Search+0x76>
 8002f02:	7a3b      	ldrb	r3, [r7, #8]
 8002f04:	2b01      	cmp	r3, #1
 8002f06:	d064      	beq.n	8002fd2 <OneWire_Search+0x140>
			{
				break;
			}
			else
			{
				if (id_bit != cmp_id_bit)
 8002f08:	7a7a      	ldrb	r2, [r7, #9]
 8002f0a:	7a3b      	ldrb	r3, [r7, #8]
 8002f0c:	429a      	cmp	r2, r3
 8002f0e:	d002      	beq.n	8002f16 <OneWire_Search+0x84>
				{
					search_direction = id_bit;  // Bit write value for search
 8002f10:	7a7b      	ldrb	r3, [r7, #9]
 8002f12:	72bb      	strb	r3, [r7, #10]
 8002f14:	e026      	b.n	8002f64 <OneWire_Search+0xd2>
				}
				else // 00 - 2 devices
				{
					// Table 3. Search Path Direction
					if (id_bit_number < onewire->LastDiscrepancy)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	799b      	ldrb	r3, [r3, #6]
 8002f1a:	7bfa      	ldrb	r2, [r7, #15]
 8002f1c:	429a      	cmp	r2, r3
 8002f1e:	d20d      	bcs.n	8002f3c <OneWire_Search+0xaa>
					{
						search_direction = ((onewire->ROM_NO[rom_byte_number] & rom_byte_mask) > 0);
 8002f20:	7b7b      	ldrb	r3, [r7, #13]
 8002f22:	687a      	ldr	r2, [r7, #4]
 8002f24:	4413      	add	r3, r2
 8002f26:	7a5a      	ldrb	r2, [r3, #9]
 8002f28:	7afb      	ldrb	r3, [r7, #11]
 8002f2a:	4013      	ands	r3, r2
 8002f2c:	b2db      	uxtb	r3, r3
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	bf14      	ite	ne
 8002f32:	2301      	movne	r3, #1
 8002f34:	2300      	moveq	r3, #0
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	72bb      	strb	r3, [r7, #10]
 8002f3a:	e008      	b.n	8002f4e <OneWire_Search+0xbc>
					}
					else
					{
						// If bit is equal to last - pick 1
						// If not - then pick 0
						search_direction = (id_bit_number == onewire->LastDiscrepancy);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	799b      	ldrb	r3, [r3, #6]
 8002f40:	7bfa      	ldrb	r2, [r7, #15]
 8002f42:	429a      	cmp	r2, r3
 8002f44:	bf0c      	ite	eq
 8002f46:	2301      	moveq	r3, #1
 8002f48:	2300      	movne	r3, #0
 8002f4a:	b2db      	uxtb	r3, r3
 8002f4c:	72bb      	strb	r3, [r7, #10]
					}

					if (search_direction == 0) // If 0 was picked, write it to LastZero
 8002f4e:	7abb      	ldrb	r3, [r7, #10]
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d107      	bne.n	8002f64 <OneWire_Search+0xd2>
					{
						last_zero = id_bit_number;
 8002f54:	7bfb      	ldrb	r3, [r7, #15]
 8002f56:	73bb      	strb	r3, [r7, #14]

						if (last_zero < 9) // Check for last discrepancy in family
 8002f58:	7bbb      	ldrb	r3, [r7, #14]
 8002f5a:	2b08      	cmp	r3, #8
 8002f5c:	d802      	bhi.n	8002f64 <OneWire_Search+0xd2>
						{
							onewire->LastFamilyDiscrepancy = last_zero;
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	7bba      	ldrb	r2, [r7, #14]
 8002f62:	71da      	strb	r2, [r3, #7]
						}
					}
				}

				if (search_direction == 1)
 8002f64:	7abb      	ldrb	r3, [r7, #10]
 8002f66:	2b01      	cmp	r3, #1
 8002f68:	d10c      	bne.n	8002f84 <OneWire_Search+0xf2>
				{
					onewire->ROM_NO[rom_byte_number] |= rom_byte_mask; // Set the bit in the ROM byte rom_byte_number
 8002f6a:	7b7b      	ldrb	r3, [r7, #13]
 8002f6c:	687a      	ldr	r2, [r7, #4]
 8002f6e:	4413      	add	r3, r2
 8002f70:	7a59      	ldrb	r1, [r3, #9]
 8002f72:	7b7b      	ldrb	r3, [r7, #13]
 8002f74:	7afa      	ldrb	r2, [r7, #11]
 8002f76:	430a      	orrs	r2, r1
 8002f78:	b2d1      	uxtb	r1, r2
 8002f7a:	687a      	ldr	r2, [r7, #4]
 8002f7c:	4413      	add	r3, r2
 8002f7e:	460a      	mov	r2, r1
 8002f80:	725a      	strb	r2, [r3, #9]
 8002f82:	e010      	b.n	8002fa6 <OneWire_Search+0x114>
				}
				else
				{
					onewire->ROM_NO[rom_byte_number] &= ~rom_byte_mask; // Clear the bit in the ROM byte rom_byte_number
 8002f84:	7b7b      	ldrb	r3, [r7, #13]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	4413      	add	r3, r2
 8002f8a:	7a5b      	ldrb	r3, [r3, #9]
 8002f8c:	b25a      	sxtb	r2, r3
 8002f8e:	f997 300b 	ldrsb.w	r3, [r7, #11]
 8002f92:	43db      	mvns	r3, r3
 8002f94:	b25b      	sxtb	r3, r3
 8002f96:	4013      	ands	r3, r2
 8002f98:	b25a      	sxtb	r2, r3
 8002f9a:	7b7b      	ldrb	r3, [r7, #13]
 8002f9c:	b2d1      	uxtb	r1, r2
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	4413      	add	r3, r2
 8002fa2:	460a      	mov	r2, r1
 8002fa4:	725a      	strb	r2, [r3, #9]
				}

				OneWire_WriteBit(onewire, search_direction); // Search direction write bit
 8002fa6:	7abb      	ldrb	r3, [r7, #10]
 8002fa8:	4619      	mov	r1, r3
 8002faa:	6878      	ldr	r0, [r7, #4]
 8002fac:	f7ff feca 	bl	8002d44 <OneWire_WriteBit>

				id_bit_number++; // Next bit search - increase the id
 8002fb0:	7bfb      	ldrb	r3, [r7, #15]
 8002fb2:	3301      	adds	r3, #1
 8002fb4:	73fb      	strb	r3, [r7, #15]
				rom_byte_mask <<= 1; // Shoft the mask for next bit
 8002fb6:	7afb      	ldrb	r3, [r7, #11]
 8002fb8:	005b      	lsls	r3, r3, #1
 8002fba:	72fb      	strb	r3, [r7, #11]

				if (rom_byte_mask == 0) // If the mask is 0, it says the whole byte is read
 8002fbc:	7afb      	ldrb	r3, [r7, #11]
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d104      	bne.n	8002fcc <OneWire_Search+0x13a>
				{
					rom_byte_number++; // Next byte number
 8002fc2:	7b7b      	ldrb	r3, [r7, #13]
 8002fc4:	3301      	adds	r3, #1
 8002fc6:	737b      	strb	r3, [r7, #13]
					rom_byte_mask = 1; // Reset the mask - first bit
 8002fc8:	2301      	movs	r3, #1
 8002fca:	72fb      	strb	r3, [r7, #11]
				}
			}
		} while(rom_byte_number < 8);  // Read 8 bytes
 8002fcc:	7b7b      	ldrb	r3, [r7, #13]
 8002fce:	2b07      	cmp	r3, #7
 8002fd0:	d98a      	bls.n	8002ee8 <OneWire_Search+0x56>

		if (!(id_bit_number < 65)) // If all read bits number is below 65 (8 bytes)
 8002fd2:	7bfb      	ldrb	r3, [r7, #15]
 8002fd4:	2b40      	cmp	r3, #64	; 0x40
 8002fd6:	d90b      	bls.n	8002ff0 <OneWire_Search+0x15e>
		{
			onewire->LastDiscrepancy = last_zero;
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	7bba      	ldrb	r2, [r7, #14]
 8002fdc:	719a      	strb	r2, [r3, #6]

			if (onewire->LastDiscrepancy == 0) // If last discrepancy is 0 - last device found
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	799b      	ldrb	r3, [r3, #6]
 8002fe2:	2b00      	cmp	r3, #0
 8002fe4:	d102      	bne.n	8002fec <OneWire_Search+0x15a>
			{
				onewire->LastDeviceFlag = 1; // Set the flag
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	2201      	movs	r2, #1
 8002fea:	721a      	strb	r2, [r3, #8]
			}

			search_result = 1; // Searching successful
 8002fec:	2301      	movs	r3, #1
 8002fee:	733b      	strb	r3, [r7, #12]
		}
	}

	// If no device is found - reset search data and return 0
	if (!search_result || !onewire->ROM_NO[0])
 8002ff0:	7b3b      	ldrb	r3, [r7, #12]
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d003      	beq.n	8002ffe <OneWire_Search+0x16c>
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	7a5b      	ldrb	r3, [r3, #9]
 8002ffa:	2b00      	cmp	r3, #0
 8002ffc:	d10a      	bne.n	8003014 <OneWire_Search+0x182>
	{
		onewire->LastDiscrepancy = 0;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	2200      	movs	r2, #0
 8003002:	719a      	strb	r2, [r3, #6]
		onewire->LastDeviceFlag = 0;
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	2200      	movs	r2, #0
 8003008:	721a      	strb	r2, [r3, #8]
		onewire->LastFamilyDiscrepancy = 0;
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	2200      	movs	r2, #0
 800300e:	71da      	strb	r2, [r3, #7]
		search_result = 0;
 8003010:	2300      	movs	r3, #0
 8003012:	733b      	strb	r3, [r7, #12]
	}

	return search_result;
 8003014:	7b3b      	ldrb	r3, [r7, #12]
}
 8003016:	4618      	mov	r0, r3
 8003018:	3710      	adds	r7, #16
 800301a:	46bd      	mov	sp, r7
 800301c:	bd80      	pop	{r7, pc}

0800301e <OneWire_First>:

//
//	Return first device on 1-Wire bus
//
uint8_t OneWire_First(OneWire_t* onewire)
{
 800301e:	b580      	push	{r7, lr}
 8003020:	b082      	sub	sp, #8
 8003022:	af00      	add	r7, sp, #0
 8003024:	6078      	str	r0, [r7, #4]
	OneWire_ResetSearch(onewire);
 8003026:	6878      	ldr	r0, [r7, #4]
 8003028:	f7ff ff21 	bl	8002e6e <OneWire_ResetSearch>

	return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 800302c:	21f0      	movs	r1, #240	; 0xf0
 800302e:	6878      	ldr	r0, [r7, #4]
 8003030:	f7ff ff2f 	bl	8002e92 <OneWire_Search>
 8003034:	4603      	mov	r3, r0
}
 8003036:	4618      	mov	r0, r3
 8003038:	3708      	adds	r7, #8
 800303a:	46bd      	mov	sp, r7
 800303c:	bd80      	pop	{r7, pc}

0800303e <OneWire_Next>:

//
//	Return next device on 1-Wire bus
//
uint8_t OneWire_Next(OneWire_t* onewire)
{
 800303e:	b580      	push	{r7, lr}
 8003040:	b082      	sub	sp, #8
 8003042:	af00      	add	r7, sp, #0
 8003044:	6078      	str	r0, [r7, #4]
   /* Leave the search state alone */
   return OneWire_Search(onewire, ONEWIRE_CMD_SEARCHROM);
 8003046:	21f0      	movs	r1, #240	; 0xf0
 8003048:	6878      	ldr	r0, [r7, #4]
 800304a:	f7ff ff22 	bl	8002e92 <OneWire_Search>
 800304e:	4603      	mov	r3, r0
}
 8003050:	4618      	mov	r0, r3
 8003052:	3708      	adds	r7, #8
 8003054:	46bd      	mov	sp, r7
 8003056:	bd80      	pop	{r7, pc}

08003058 <OneWire_SelectWithPointer>:

//
//	Select a device on bus by pointer to ROM address
//
void OneWire_SelectWithPointer(OneWire_t* onewire, uint8_t *ROM)
{
 8003058:	b580      	push	{r7, lr}
 800305a:	b084      	sub	sp, #16
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
	uint8_t i;
	OneWire_WriteByte(onewire, ONEWIRE_CMD_MATCHROM); // Match ROM command
 8003062:	2155      	movs	r1, #85	; 0x55
 8003064:	6878      	ldr	r0, [r7, #4]
 8003066:	f7ff fec3 	bl	8002df0 <OneWire_WriteByte>

	for (i = 0; i < 8; i++)
 800306a:	2300      	movs	r3, #0
 800306c:	73fb      	strb	r3, [r7, #15]
 800306e:	e00a      	b.n	8003086 <OneWire_SelectWithPointer+0x2e>
	{
		OneWire_WriteByte(onewire, *(ROM + i));
 8003070:	7bfb      	ldrb	r3, [r7, #15]
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	4413      	add	r3, r2
 8003076:	781b      	ldrb	r3, [r3, #0]
 8003078:	4619      	mov	r1, r3
 800307a:	6878      	ldr	r0, [r7, #4]
 800307c:	f7ff feb8 	bl	8002df0 <OneWire_WriteByte>
	for (i = 0; i < 8; i++)
 8003080:	7bfb      	ldrb	r3, [r7, #15]
 8003082:	3301      	adds	r3, #1
 8003084:	73fb      	strb	r3, [r7, #15]
 8003086:	7bfb      	ldrb	r3, [r7, #15]
 8003088:	2b07      	cmp	r3, #7
 800308a:	d9f1      	bls.n	8003070 <OneWire_SelectWithPointer+0x18>
	}
}
 800308c:	bf00      	nop
 800308e:	bf00      	nop
 8003090:	3710      	adds	r7, #16
 8003092:	46bd      	mov	sp, r7
 8003094:	bd80      	pop	{r7, pc}

08003096 <OneWire_GetFullROM>:

//
//	Get the ROM of found device
//
void OneWire_GetFullROM(OneWire_t* onewire, uint8_t *firstIndex)
{
 8003096:	b480      	push	{r7}
 8003098:	b085      	sub	sp, #20
 800309a:	af00      	add	r7, sp, #0
 800309c:	6078      	str	r0, [r7, #4]
 800309e:	6039      	str	r1, [r7, #0]
	uint8_t i;
	for (i = 0; i < 8; i++) {
 80030a0:	2300      	movs	r3, #0
 80030a2:	73fb      	strb	r3, [r7, #15]
 80030a4:	e00a      	b.n	80030bc <OneWire_GetFullROM+0x26>
		*(firstIndex + i) = onewire->ROM_NO[i];
 80030a6:	7bfa      	ldrb	r2, [r7, #15]
 80030a8:	7bfb      	ldrb	r3, [r7, #15]
 80030aa:	6839      	ldr	r1, [r7, #0]
 80030ac:	440b      	add	r3, r1
 80030ae:	6879      	ldr	r1, [r7, #4]
 80030b0:	440a      	add	r2, r1
 80030b2:	7a52      	ldrb	r2, [r2, #9]
 80030b4:	701a      	strb	r2, [r3, #0]
	for (i = 0; i < 8; i++) {
 80030b6:	7bfb      	ldrb	r3, [r7, #15]
 80030b8:	3301      	adds	r3, #1
 80030ba:	73fb      	strb	r3, [r7, #15]
 80030bc:	7bfb      	ldrb	r3, [r7, #15]
 80030be:	2b07      	cmp	r3, #7
 80030c0:	d9f1      	bls.n	80030a6 <OneWire_GetFullROM+0x10>
	}
}
 80030c2:	bf00      	nop
 80030c4:	bf00      	nop
 80030c6:	3714      	adds	r7, #20
 80030c8:	46bd      	mov	sp, r7
 80030ca:	bc80      	pop	{r7}
 80030cc:	4770      	bx	lr
	...

080030d0 <OneWire_Init>:

//
//	1-Wire initialization
//
void OneWire_Init(OneWire_t* onewire, GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80030d0:	b580      	push	{r7, lr}
 80030d2:	b084      	sub	sp, #16
 80030d4:	af00      	add	r7, sp, #0
 80030d6:	60f8      	str	r0, [r7, #12]
 80030d8:	60b9      	str	r1, [r7, #8]
 80030da:	4613      	mov	r3, r2
 80030dc:	80fb      	strh	r3, [r7, #6]
	HAL_TIM_Base_Start(&_DS18B20_TIMER); // Start the delay timer
 80030de:	4811      	ldr	r0, [pc, #68]	; (8003124 <OneWire_Init+0x54>)
 80030e0:	f003 f90c 	bl	80062fc <HAL_TIM_Base_Start>

	onewire->GPIOx = GPIOx; // Save 1-wire bus pin
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	68ba      	ldr	r2, [r7, #8]
 80030e8:	601a      	str	r2, [r3, #0]
	onewire->GPIO_Pin = GPIO_Pin;
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	88fa      	ldrh	r2, [r7, #6]
 80030ee:	809a      	strh	r2, [r3, #4]

	// 1-Wire bit bang initialization
	OneWire_BusOutputDirection(onewire);
 80030f0:	68f8      	ldr	r0, [r7, #12]
 80030f2:	f7ff fdca 	bl	8002c8a <OneWire_BusOutputDirection>
	OneWire_OutputHigh(onewire);
 80030f6:	68f8      	ldr	r0, [r7, #12]
 80030f8:	f7ff fdef 	bl	8002cda <OneWire_OutputHigh>
	HAL_Delay(100);
 80030fc:	2064      	movs	r0, #100	; 0x64
 80030fe:	f000 fd73 	bl	8003be8 <HAL_Delay>
	OneWire_OutputLow(onewire);
 8003102:	68f8      	ldr	r0, [r7, #12]
 8003104:	f7ff fdda 	bl	8002cbc <OneWire_OutputLow>
	HAL_Delay(100);
 8003108:	2064      	movs	r0, #100	; 0x64
 800310a:	f000 fd6d 	bl	8003be8 <HAL_Delay>
	OneWire_OutputHigh(onewire);
 800310e:	68f8      	ldr	r0, [r7, #12]
 8003110:	f7ff fde3 	bl	8002cda <OneWire_OutputHigh>
	HAL_Delay(200);
 8003114:	20c8      	movs	r0, #200	; 0xc8
 8003116:	f000 fd67 	bl	8003be8 <HAL_Delay>
}
 800311a:	bf00      	nop
 800311c:	3710      	adds	r7, #16
 800311e:	46bd      	mov	sp, r7
 8003120:	bd80      	pop	{r7, pc}
 8003122:	bf00      	nop
 8003124:	20000a10 	.word	0x20000a10

08003128 <SSD1306_Init>:





uint8_t SSD1306_Init(void) {
 8003128:	b580      	push	{r7, lr}
 800312a:	b082      	sub	sp, #8
 800312c:	af00      	add	r7, sp, #0

	/* Init I2C */
	ssd1306_I2C_Init();
 800312e:	f000 fa1f 	bl	8003570 <ssd1306_I2C_Init>

	/* Check if LCD connected to I2C */
	if (HAL_I2C_IsDeviceReady(&hi2c1, SSD1306_I2C_ADDR, 1, 20000) != HAL_OK) {
 8003132:	f644 6320 	movw	r3, #20000	; 0x4e20
 8003136:	2201      	movs	r2, #1
 8003138:	2178      	movs	r1, #120	; 0x78
 800313a:	485b      	ldr	r0, [pc, #364]	; (80032a8 <SSD1306_Init+0x180>)
 800313c:	f001 ff8a 	bl	8005054 <HAL_I2C_IsDeviceReady>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d001      	beq.n	800314a <SSD1306_Init+0x22>
		/* Return false */
		return 0;
 8003146:	2300      	movs	r3, #0
 8003148:	e0a9      	b.n	800329e <SSD1306_Init+0x176>
	}

	/* A little delay */
	uint32_t p = 2500;
 800314a:	f640 13c4 	movw	r3, #2500	; 0x9c4
 800314e:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003150:	e002      	b.n	8003158 <SSD1306_Init+0x30>
		p--;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	3b01      	subs	r3, #1
 8003156:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	2b00      	cmp	r3, #0
 800315c:	d1f9      	bne.n	8003152 <SSD1306_Init+0x2a>

	/* Init LCD */
	SSD1306_WRITECOMMAND(0xAE); //display off
 800315e:	22ae      	movs	r2, #174	; 0xae
 8003160:	2100      	movs	r1, #0
 8003162:	2078      	movs	r0, #120	; 0x78
 8003164:	f000 fa7e 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //Set Memory Addressing Mode
 8003168:	2220      	movs	r2, #32
 800316a:	2100      	movs	r1, #0
 800316c:	2078      	movs	r0, #120	; 0x78
 800316e:	f000 fa79 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //00,Horizontal Addressing Mode;01,Vertical Addressing Mode;10,Page Addressing Mode (RESET);11,Invalid
 8003172:	2210      	movs	r2, #16
 8003174:	2100      	movs	r1, #0
 8003176:	2078      	movs	r0, #120	; 0x78
 8003178:	f000 fa74 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 800317c:	22b0      	movs	r2, #176	; 0xb0
 800317e:	2100      	movs	r1, #0
 8003180:	2078      	movs	r0, #120	; 0x78
 8003182:	f000 fa6f 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xC8); //Set COM Output Scan Direction
 8003186:	22c8      	movs	r2, #200	; 0xc8
 8003188:	2100      	movs	r1, #0
 800318a:	2078      	movs	r0, #120	; 0x78
 800318c:	f000 fa6a 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //---set low column address
 8003190:	2200      	movs	r2, #0
 8003192:	2100      	movs	r1, #0
 8003194:	2078      	movs	r0, #120	; 0x78
 8003196:	f000 fa65 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x10); //---set high column address
 800319a:	2210      	movs	r2, #16
 800319c:	2100      	movs	r1, #0
 800319e:	2078      	movs	r0, #120	; 0x78
 80031a0:	f000 fa60 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x40); //--set start line address
 80031a4:	2240      	movs	r2, #64	; 0x40
 80031a6:	2100      	movs	r1, #0
 80031a8:	2078      	movs	r0, #120	; 0x78
 80031aa:	f000 fa5b 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x81); //--set contrast control register
 80031ae:	2281      	movs	r2, #129	; 0x81
 80031b0:	2100      	movs	r1, #0
 80031b2:	2078      	movs	r0, #120	; 0x78
 80031b4:	f000 fa56 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xFF);
 80031b8:	22ff      	movs	r2, #255	; 0xff
 80031ba:	2100      	movs	r1, #0
 80031bc:	2078      	movs	r0, #120	; 0x78
 80031be:	f000 fa51 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA1); //--set segment re-map 0 to 127
 80031c2:	22a1      	movs	r2, #161	; 0xa1
 80031c4:	2100      	movs	r1, #0
 80031c6:	2078      	movs	r0, #120	; 0x78
 80031c8:	f000 fa4c 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA6); //--set normal display
 80031cc:	22a6      	movs	r2, #166	; 0xa6
 80031ce:	2100      	movs	r1, #0
 80031d0:	2078      	movs	r0, #120	; 0x78
 80031d2:	f000 fa47 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA8); //--set multiplex ratio(1 to 64)
 80031d6:	22a8      	movs	r2, #168	; 0xa8
 80031d8:	2100      	movs	r1, #0
 80031da:	2078      	movs	r0, #120	; 0x78
 80031dc:	f000 fa42 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x3F); //
 80031e0:	223f      	movs	r2, #63	; 0x3f
 80031e2:	2100      	movs	r1, #0
 80031e4:	2078      	movs	r0, #120	; 0x78
 80031e6:	f000 fa3d 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80031ea:	22a4      	movs	r2, #164	; 0xa4
 80031ec:	2100      	movs	r1, #0
 80031ee:	2078      	movs	r0, #120	; 0x78
 80031f0:	f000 fa38 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD3); //-set display offset
 80031f4:	22d3      	movs	r2, #211	; 0xd3
 80031f6:	2100      	movs	r1, #0
 80031f8:	2078      	movs	r0, #120	; 0x78
 80031fa:	f000 fa33 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x00); //-not offset
 80031fe:	2200      	movs	r2, #0
 8003200:	2100      	movs	r1, #0
 8003202:	2078      	movs	r0, #120	; 0x78
 8003204:	f000 fa2e 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD5); //--set display clock divide ratio/oscillator frequency
 8003208:	22d5      	movs	r2, #213	; 0xd5
 800320a:	2100      	movs	r1, #0
 800320c:	2078      	movs	r0, #120	; 0x78
 800320e:	f000 fa29 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xF0); //--set divide ratio
 8003212:	22f0      	movs	r2, #240	; 0xf0
 8003214:	2100      	movs	r1, #0
 8003216:	2078      	movs	r0, #120	; 0x78
 8003218:	f000 fa24 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xD9); //--set pre-charge period
 800321c:	22d9      	movs	r2, #217	; 0xd9
 800321e:	2100      	movs	r1, #0
 8003220:	2078      	movs	r0, #120	; 0x78
 8003222:	f000 fa1f 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x22); //
 8003226:	2222      	movs	r2, #34	; 0x22
 8003228:	2100      	movs	r1, #0
 800322a:	2078      	movs	r0, #120	; 0x78
 800322c:	f000 fa1a 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDA); //--set com pins hardware configuration
 8003230:	22da      	movs	r2, #218	; 0xda
 8003232:	2100      	movs	r1, #0
 8003234:	2078      	movs	r0, #120	; 0x78
 8003236:	f000 fa15 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x12);
 800323a:	2212      	movs	r2, #18
 800323c:	2100      	movs	r1, #0
 800323e:	2078      	movs	r0, #120	; 0x78
 8003240:	f000 fa10 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xDB); //--set vcomh
 8003244:	22db      	movs	r2, #219	; 0xdb
 8003246:	2100      	movs	r1, #0
 8003248:	2078      	movs	r0, #120	; 0x78
 800324a:	f000 fa0b 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x20); //0x20,0.77xVcc
 800324e:	2220      	movs	r2, #32
 8003250:	2100      	movs	r1, #0
 8003252:	2078      	movs	r0, #120	; 0x78
 8003254:	f000 fa06 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x8D); //--set DC-DC enable
 8003258:	228d      	movs	r2, #141	; 0x8d
 800325a:	2100      	movs	r1, #0
 800325c:	2078      	movs	r0, #120	; 0x78
 800325e:	f000 fa01 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0x14); //
 8003262:	2214      	movs	r2, #20
 8003264:	2100      	movs	r1, #0
 8003266:	2078      	movs	r0, #120	; 0x78
 8003268:	f000 f9fc 	bl	8003664 <ssd1306_I2C_Write>
	SSD1306_WRITECOMMAND(0xAF); //--turn on SSD1306 panel
 800326c:	22af      	movs	r2, #175	; 0xaf
 800326e:	2100      	movs	r1, #0
 8003270:	2078      	movs	r0, #120	; 0x78
 8003272:	f000 f9f7 	bl	8003664 <ssd1306_I2C_Write>


	SSD1306_WRITECOMMAND(SSD1306_DEACTIVATE_SCROLL);
 8003276:	222e      	movs	r2, #46	; 0x2e
 8003278:	2100      	movs	r1, #0
 800327a:	2078      	movs	r0, #120	; 0x78
 800327c:	f000 f9f2 	bl	8003664 <ssd1306_I2C_Write>

	/* Clear screen */
	SSD1306_Fill(SSD1306_COLOR_BLACK);
 8003280:	2000      	movs	r0, #0
 8003282:	f000 f843 	bl	800330c <SSD1306_Fill>

	/* Update screen */
	SSD1306_UpdateScreen();
 8003286:	f000 f813 	bl	80032b0 <SSD1306_UpdateScreen>

	/* Set default values */
	SSD1306.CurrentX = 0;
 800328a:	4b08      	ldr	r3, [pc, #32]	; (80032ac <SSD1306_Init+0x184>)
 800328c:	2200      	movs	r2, #0
 800328e:	801a      	strh	r2, [r3, #0]
	SSD1306.CurrentY = 0;
 8003290:	4b06      	ldr	r3, [pc, #24]	; (80032ac <SSD1306_Init+0x184>)
 8003292:	2200      	movs	r2, #0
 8003294:	805a      	strh	r2, [r3, #2]

	/* Initialized OK */
	SSD1306.Initialized = 1;
 8003296:	4b05      	ldr	r3, [pc, #20]	; (80032ac <SSD1306_Init+0x184>)
 8003298:	2201      	movs	r2, #1
 800329a:	715a      	strb	r2, [r3, #5]

	/* Return OK */
	return 1;
 800329c:	2301      	movs	r3, #1
}
 800329e:	4618      	mov	r0, r3
 80032a0:	3708      	adds	r7, #8
 80032a2:	46bd      	mov	sp, r7
 80032a4:	bd80      	pop	{r7, pc}
 80032a6:	bf00      	nop
 80032a8:	200002a0 	.word	0x200002a0
 80032ac:	20000a04 	.word	0x20000a04

080032b0 <SSD1306_UpdateScreen>:

void SSD1306_UpdateScreen(void) {
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b082      	sub	sp, #8
 80032b4:	af00      	add	r7, sp, #0
	uint8_t m;

	for (m = 0; m < 8; m++) {
 80032b6:	2300      	movs	r3, #0
 80032b8:	71fb      	strb	r3, [r7, #7]
 80032ba:	e01d      	b.n	80032f8 <SSD1306_UpdateScreen+0x48>
		SSD1306_WRITECOMMAND(0xB0 + m);
 80032bc:	79fb      	ldrb	r3, [r7, #7]
 80032be:	3b50      	subs	r3, #80	; 0x50
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	461a      	mov	r2, r3
 80032c4:	2100      	movs	r1, #0
 80032c6:	2078      	movs	r0, #120	; 0x78
 80032c8:	f000 f9cc 	bl	8003664 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x00);
 80032cc:	2200      	movs	r2, #0
 80032ce:	2100      	movs	r1, #0
 80032d0:	2078      	movs	r0, #120	; 0x78
 80032d2:	f000 f9c7 	bl	8003664 <ssd1306_I2C_Write>
		SSD1306_WRITECOMMAND(0x10);
 80032d6:	2210      	movs	r2, #16
 80032d8:	2100      	movs	r1, #0
 80032da:	2078      	movs	r0, #120	; 0x78
 80032dc:	f000 f9c2 	bl	8003664 <ssd1306_I2C_Write>

		/* Write multi data */
		ssd1306_I2C_WriteMulti(SSD1306_I2C_ADDR, 0x40, &SSD1306_Buffer[SSD1306_WIDTH * m], SSD1306_WIDTH);
 80032e0:	79fb      	ldrb	r3, [r7, #7]
 80032e2:	01db      	lsls	r3, r3, #7
 80032e4:	4a08      	ldr	r2, [pc, #32]	; (8003308 <SSD1306_UpdateScreen+0x58>)
 80032e6:	441a      	add	r2, r3
 80032e8:	2380      	movs	r3, #128	; 0x80
 80032ea:	2140      	movs	r1, #64	; 0x40
 80032ec:	2078      	movs	r0, #120	; 0x78
 80032ee:	f000 f953 	bl	8003598 <ssd1306_I2C_WriteMulti>
	for (m = 0; m < 8; m++) {
 80032f2:	79fb      	ldrb	r3, [r7, #7]
 80032f4:	3301      	adds	r3, #1
 80032f6:	71fb      	strb	r3, [r7, #7]
 80032f8:	79fb      	ldrb	r3, [r7, #7]
 80032fa:	2b07      	cmp	r3, #7
 80032fc:	d9de      	bls.n	80032bc <SSD1306_UpdateScreen+0xc>
	}
}
 80032fe:	bf00      	nop
 8003300:	bf00      	nop
 8003302:	3708      	adds	r7, #8
 8003304:	46bd      	mov	sp, r7
 8003306:	bd80      	pop	{r7, pc}
 8003308:	20000604 	.word	0x20000604

0800330c <SSD1306_Fill>:
	for (i = 0; i < sizeof(SSD1306_Buffer); i++) {
		SSD1306_Buffer[i] = ~SSD1306_Buffer[i];
	}
}

void SSD1306_Fill(SSD1306_COLOR_t color) {
 800330c:	b580      	push	{r7, lr}
 800330e:	b082      	sub	sp, #8
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	71fb      	strb	r3, [r7, #7]
	/* Set memory */
	memset(SSD1306_Buffer, (color == SSD1306_COLOR_BLACK) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8003316:	79fb      	ldrb	r3, [r7, #7]
 8003318:	2b00      	cmp	r3, #0
 800331a:	d101      	bne.n	8003320 <SSD1306_Fill+0x14>
 800331c:	2300      	movs	r3, #0
 800331e:	e000      	b.n	8003322 <SSD1306_Fill+0x16>
 8003320:	23ff      	movs	r3, #255	; 0xff
 8003322:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003326:	4619      	mov	r1, r3
 8003328:	4803      	ldr	r0, [pc, #12]	; (8003338 <SSD1306_Fill+0x2c>)
 800332a:	f005 fc0c 	bl	8008b46 <memset>
}
 800332e:	bf00      	nop
 8003330:	3708      	adds	r7, #8
 8003332:	46bd      	mov	sp, r7
 8003334:	bd80      	pop	{r7, pc}
 8003336:	bf00      	nop
 8003338:	20000604 	.word	0x20000604

0800333c <SSD1306_DrawPixel>:

void SSD1306_DrawPixel(uint16_t x, uint16_t y, SSD1306_COLOR_t color) {
 800333c:	b480      	push	{r7}
 800333e:	b083      	sub	sp, #12
 8003340:	af00      	add	r7, sp, #0
 8003342:	4603      	mov	r3, r0
 8003344:	80fb      	strh	r3, [r7, #6]
 8003346:	460b      	mov	r3, r1
 8003348:	80bb      	strh	r3, [r7, #4]
 800334a:	4613      	mov	r3, r2
 800334c:	70fb      	strb	r3, [r7, #3]
	if (
 800334e:	88fb      	ldrh	r3, [r7, #6]
 8003350:	2b7f      	cmp	r3, #127	; 0x7f
 8003352:	d848      	bhi.n	80033e6 <SSD1306_DrawPixel+0xaa>
		x >= SSD1306_WIDTH ||
 8003354:	88bb      	ldrh	r3, [r7, #4]
 8003356:	2b3f      	cmp	r3, #63	; 0x3f
 8003358:	d845      	bhi.n	80033e6 <SSD1306_DrawPixel+0xaa>
		/* Error */
		return;
	}

	/* Check if pixels are inverted */
	if (SSD1306.Inverted) {
 800335a:	4b25      	ldr	r3, [pc, #148]	; (80033f0 <SSD1306_DrawPixel+0xb4>)
 800335c:	791b      	ldrb	r3, [r3, #4]
 800335e:	2b00      	cmp	r3, #0
 8003360:	d006      	beq.n	8003370 <SSD1306_DrawPixel+0x34>
		color = (SSD1306_COLOR_t)!color;
 8003362:	78fb      	ldrb	r3, [r7, #3]
 8003364:	2b00      	cmp	r3, #0
 8003366:	bf0c      	ite	eq
 8003368:	2301      	moveq	r3, #1
 800336a:	2300      	movne	r3, #0
 800336c:	b2db      	uxtb	r3, r3
 800336e:	70fb      	strb	r3, [r7, #3]
	}

	/* Set color */
	if (color == SSD1306_COLOR_WHITE) {
 8003370:	78fb      	ldrb	r3, [r7, #3]
 8003372:	2b01      	cmp	r3, #1
 8003374:	d11a      	bne.n	80033ac <SSD1306_DrawPixel+0x70>
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003376:	88fa      	ldrh	r2, [r7, #6]
 8003378:	88bb      	ldrh	r3, [r7, #4]
 800337a:	08db      	lsrs	r3, r3, #3
 800337c:	b298      	uxth	r0, r3
 800337e:	4603      	mov	r3, r0
 8003380:	01db      	lsls	r3, r3, #7
 8003382:	4413      	add	r3, r2
 8003384:	4a1b      	ldr	r2, [pc, #108]	; (80033f4 <SSD1306_DrawPixel+0xb8>)
 8003386:	5cd3      	ldrb	r3, [r2, r3]
 8003388:	b25a      	sxtb	r2, r3
 800338a:	88bb      	ldrh	r3, [r7, #4]
 800338c:	f003 0307 	and.w	r3, r3, #7
 8003390:	2101      	movs	r1, #1
 8003392:	fa01 f303 	lsl.w	r3, r1, r3
 8003396:	b25b      	sxtb	r3, r3
 8003398:	4313      	orrs	r3, r2
 800339a:	b259      	sxtb	r1, r3
 800339c:	88fa      	ldrh	r2, [r7, #6]
 800339e:	4603      	mov	r3, r0
 80033a0:	01db      	lsls	r3, r3, #7
 80033a2:	4413      	add	r3, r2
 80033a4:	b2c9      	uxtb	r1, r1
 80033a6:	4a13      	ldr	r2, [pc, #76]	; (80033f4 <SSD1306_DrawPixel+0xb8>)
 80033a8:	54d1      	strb	r1, [r2, r3]
 80033aa:	e01d      	b.n	80033e8 <SSD1306_DrawPixel+0xac>
	} else {
		SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80033ac:	88fa      	ldrh	r2, [r7, #6]
 80033ae:	88bb      	ldrh	r3, [r7, #4]
 80033b0:	08db      	lsrs	r3, r3, #3
 80033b2:	b298      	uxth	r0, r3
 80033b4:	4603      	mov	r3, r0
 80033b6:	01db      	lsls	r3, r3, #7
 80033b8:	4413      	add	r3, r2
 80033ba:	4a0e      	ldr	r2, [pc, #56]	; (80033f4 <SSD1306_DrawPixel+0xb8>)
 80033bc:	5cd3      	ldrb	r3, [r2, r3]
 80033be:	b25a      	sxtb	r2, r3
 80033c0:	88bb      	ldrh	r3, [r7, #4]
 80033c2:	f003 0307 	and.w	r3, r3, #7
 80033c6:	2101      	movs	r1, #1
 80033c8:	fa01 f303 	lsl.w	r3, r1, r3
 80033cc:	b25b      	sxtb	r3, r3
 80033ce:	43db      	mvns	r3, r3
 80033d0:	b25b      	sxtb	r3, r3
 80033d2:	4013      	ands	r3, r2
 80033d4:	b259      	sxtb	r1, r3
 80033d6:	88fa      	ldrh	r2, [r7, #6]
 80033d8:	4603      	mov	r3, r0
 80033da:	01db      	lsls	r3, r3, #7
 80033dc:	4413      	add	r3, r2
 80033de:	b2c9      	uxtb	r1, r1
 80033e0:	4a04      	ldr	r2, [pc, #16]	; (80033f4 <SSD1306_DrawPixel+0xb8>)
 80033e2:	54d1      	strb	r1, [r2, r3]
 80033e4:	e000      	b.n	80033e8 <SSD1306_DrawPixel+0xac>
		return;
 80033e6:	bf00      	nop
	}
}
 80033e8:	370c      	adds	r7, #12
 80033ea:	46bd      	mov	sp, r7
 80033ec:	bc80      	pop	{r7}
 80033ee:	4770      	bx	lr
 80033f0:	20000a04 	.word	0x20000a04
 80033f4:	20000604 	.word	0x20000604

080033f8 <SSD1306_GotoXY>:

void SSD1306_GotoXY(uint16_t x, uint16_t y) {
 80033f8:	b480      	push	{r7}
 80033fa:	b083      	sub	sp, #12
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	4603      	mov	r3, r0
 8003400:	460a      	mov	r2, r1
 8003402:	80fb      	strh	r3, [r7, #6]
 8003404:	4613      	mov	r3, r2
 8003406:	80bb      	strh	r3, [r7, #4]
	/* Set write pointers */
	SSD1306.CurrentX = x;
 8003408:	4a05      	ldr	r2, [pc, #20]	; (8003420 <SSD1306_GotoXY+0x28>)
 800340a:	88fb      	ldrh	r3, [r7, #6]
 800340c:	8013      	strh	r3, [r2, #0]
	SSD1306.CurrentY = y;
 800340e:	4a04      	ldr	r2, [pc, #16]	; (8003420 <SSD1306_GotoXY+0x28>)
 8003410:	88bb      	ldrh	r3, [r7, #4]
 8003412:	8053      	strh	r3, [r2, #2]
}
 8003414:	bf00      	nop
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	bc80      	pop	{r7}
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	20000a04 	.word	0x20000a04

08003424 <SSD1306_Putc>:

char SSD1306_Putc(char ch, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003424:	b580      	push	{r7, lr}
 8003426:	b086      	sub	sp, #24
 8003428:	af00      	add	r7, sp, #0
 800342a:	4603      	mov	r3, r0
 800342c:	6039      	str	r1, [r7, #0]
 800342e:	71fb      	strb	r3, [r7, #7]
 8003430:	4613      	mov	r3, r2
 8003432:	71bb      	strb	r3, [r7, #6]
	uint32_t i, b, j;

	/* Check available space in LCD */
	if (
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003434:	4b3a      	ldr	r3, [pc, #232]	; (8003520 <SSD1306_Putc+0xfc>)
 8003436:	881b      	ldrh	r3, [r3, #0]
 8003438:	461a      	mov	r2, r3
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	781b      	ldrb	r3, [r3, #0]
 800343e:	4413      	add	r3, r2
	if (
 8003440:	2b7f      	cmp	r3, #127	; 0x7f
 8003442:	dc07      	bgt.n	8003454 <SSD1306_Putc+0x30>
		SSD1306_HEIGHT <= (SSD1306.CurrentY + Font->FontHeight)
 8003444:	4b36      	ldr	r3, [pc, #216]	; (8003520 <SSD1306_Putc+0xfc>)
 8003446:	885b      	ldrh	r3, [r3, #2]
 8003448:	461a      	mov	r2, r3
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	785b      	ldrb	r3, [r3, #1]
 800344e:	4413      	add	r3, r2
		SSD1306_WIDTH <= (SSD1306.CurrentX + Font->FontWidth) ||
 8003450:	2b3f      	cmp	r3, #63	; 0x3f
 8003452:	dd01      	ble.n	8003458 <SSD1306_Putc+0x34>
	) {
		/* Error */
		return 0;
 8003454:	2300      	movs	r3, #0
 8003456:	e05e      	b.n	8003516 <SSD1306_Putc+0xf2>
	}

	/* Go through font */
	for (i = 0; i < Font->FontHeight; i++) {
 8003458:	2300      	movs	r3, #0
 800345a:	617b      	str	r3, [r7, #20]
 800345c:	e04b      	b.n	80034f6 <SSD1306_Putc+0xd2>
		b = Font->data[(ch - 32) * Font->FontHeight + i];
 800345e:	683b      	ldr	r3, [r7, #0]
 8003460:	685a      	ldr	r2, [r3, #4]
 8003462:	79fb      	ldrb	r3, [r7, #7]
 8003464:	3b20      	subs	r3, #32
 8003466:	6839      	ldr	r1, [r7, #0]
 8003468:	7849      	ldrb	r1, [r1, #1]
 800346a:	fb01 f303 	mul.w	r3, r1, r3
 800346e:	4619      	mov	r1, r3
 8003470:	697b      	ldr	r3, [r7, #20]
 8003472:	440b      	add	r3, r1
 8003474:	005b      	lsls	r3, r3, #1
 8003476:	4413      	add	r3, r2
 8003478:	881b      	ldrh	r3, [r3, #0]
 800347a:	60fb      	str	r3, [r7, #12]
		for (j = 0; j < Font->FontWidth; j++) {
 800347c:	2300      	movs	r3, #0
 800347e:	613b      	str	r3, [r7, #16]
 8003480:	e030      	b.n	80034e4 <SSD1306_Putc+0xc0>
			if ((b << j) & 0x8000) {
 8003482:	68fa      	ldr	r2, [r7, #12]
 8003484:	693b      	ldr	r3, [r7, #16]
 8003486:	fa02 f303 	lsl.w	r3, r2, r3
 800348a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800348e:	2b00      	cmp	r3, #0
 8003490:	d010      	beq.n	80034b4 <SSD1306_Putc+0x90>
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t) color);
 8003492:	4b23      	ldr	r3, [pc, #140]	; (8003520 <SSD1306_Putc+0xfc>)
 8003494:	881a      	ldrh	r2, [r3, #0]
 8003496:	693b      	ldr	r3, [r7, #16]
 8003498:	b29b      	uxth	r3, r3
 800349a:	4413      	add	r3, r2
 800349c:	b298      	uxth	r0, r3
 800349e:	4b20      	ldr	r3, [pc, #128]	; (8003520 <SSD1306_Putc+0xfc>)
 80034a0:	885a      	ldrh	r2, [r3, #2]
 80034a2:	697b      	ldr	r3, [r7, #20]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	4413      	add	r3, r2
 80034a8:	b29b      	uxth	r3, r3
 80034aa:	79ba      	ldrb	r2, [r7, #6]
 80034ac:	4619      	mov	r1, r3
 80034ae:	f7ff ff45 	bl	800333c <SSD1306_DrawPixel>
 80034b2:	e014      	b.n	80034de <SSD1306_Putc+0xba>
			} else {
				SSD1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR_t)!color);
 80034b4:	4b1a      	ldr	r3, [pc, #104]	; (8003520 <SSD1306_Putc+0xfc>)
 80034b6:	881a      	ldrh	r2, [r3, #0]
 80034b8:	693b      	ldr	r3, [r7, #16]
 80034ba:	b29b      	uxth	r3, r3
 80034bc:	4413      	add	r3, r2
 80034be:	b298      	uxth	r0, r3
 80034c0:	4b17      	ldr	r3, [pc, #92]	; (8003520 <SSD1306_Putc+0xfc>)
 80034c2:	885a      	ldrh	r2, [r3, #2]
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	b29b      	uxth	r3, r3
 80034c8:	4413      	add	r3, r2
 80034ca:	b299      	uxth	r1, r3
 80034cc:	79bb      	ldrb	r3, [r7, #6]
 80034ce:	2b00      	cmp	r3, #0
 80034d0:	bf0c      	ite	eq
 80034d2:	2301      	moveq	r3, #1
 80034d4:	2300      	movne	r3, #0
 80034d6:	b2db      	uxtb	r3, r3
 80034d8:	461a      	mov	r2, r3
 80034da:	f7ff ff2f 	bl	800333c <SSD1306_DrawPixel>
		for (j = 0; j < Font->FontWidth; j++) {
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	3301      	adds	r3, #1
 80034e2:	613b      	str	r3, [r7, #16]
 80034e4:	683b      	ldr	r3, [r7, #0]
 80034e6:	781b      	ldrb	r3, [r3, #0]
 80034e8:	461a      	mov	r2, r3
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	4293      	cmp	r3, r2
 80034ee:	d3c8      	bcc.n	8003482 <SSD1306_Putc+0x5e>
	for (i = 0; i < Font->FontHeight; i++) {
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	3301      	adds	r3, #1
 80034f4:	617b      	str	r3, [r7, #20]
 80034f6:	683b      	ldr	r3, [r7, #0]
 80034f8:	785b      	ldrb	r3, [r3, #1]
 80034fa:	461a      	mov	r2, r3
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	4293      	cmp	r3, r2
 8003500:	d3ad      	bcc.n	800345e <SSD1306_Putc+0x3a>
			}
		}
	}

	/* Increase pointer */
	SSD1306.CurrentX += Font->FontWidth;
 8003502:	4b07      	ldr	r3, [pc, #28]	; (8003520 <SSD1306_Putc+0xfc>)
 8003504:	881a      	ldrh	r2, [r3, #0]
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	781b      	ldrb	r3, [r3, #0]
 800350a:	b29b      	uxth	r3, r3
 800350c:	4413      	add	r3, r2
 800350e:	b29a      	uxth	r2, r3
 8003510:	4b03      	ldr	r3, [pc, #12]	; (8003520 <SSD1306_Putc+0xfc>)
 8003512:	801a      	strh	r2, [r3, #0]

	/* Return character written */
	return ch;
 8003514:	79fb      	ldrb	r3, [r7, #7]
}
 8003516:	4618      	mov	r0, r3
 8003518:	3718      	adds	r7, #24
 800351a:	46bd      	mov	sp, r7
 800351c:	bd80      	pop	{r7, pc}
 800351e:	bf00      	nop
 8003520:	20000a04 	.word	0x20000a04

08003524 <SSD1306_Puts>:

char SSD1306_Puts(char* str, FontDef_t* Font, SSD1306_COLOR_t color) {
 8003524:	b580      	push	{r7, lr}
 8003526:	b084      	sub	sp, #16
 8003528:	af00      	add	r7, sp, #0
 800352a:	60f8      	str	r0, [r7, #12]
 800352c:	60b9      	str	r1, [r7, #8]
 800352e:	4613      	mov	r3, r2
 8003530:	71fb      	strb	r3, [r7, #7]
	/* Write characters */
	while (*str) {
 8003532:	e012      	b.n	800355a <SSD1306_Puts+0x36>
		/* Write character by character */
		if (SSD1306_Putc(*str, Font, color) != *str) {
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	79fa      	ldrb	r2, [r7, #7]
 800353a:	68b9      	ldr	r1, [r7, #8]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ff71 	bl	8003424 <SSD1306_Putc>
 8003542:	4603      	mov	r3, r0
 8003544:	461a      	mov	r2, r3
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	781b      	ldrb	r3, [r3, #0]
 800354a:	429a      	cmp	r2, r3
 800354c:	d002      	beq.n	8003554 <SSD1306_Puts+0x30>
			/* Return error */
			return *str;
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	781b      	ldrb	r3, [r3, #0]
 8003552:	e008      	b.n	8003566 <SSD1306_Puts+0x42>
		}

		/* Increase string pointer */
		str++;
 8003554:	68fb      	ldr	r3, [r7, #12]
 8003556:	3301      	adds	r3, #1
 8003558:	60fb      	str	r3, [r7, #12]
	while (*str) {
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	781b      	ldrb	r3, [r3, #0]
 800355e:	2b00      	cmp	r3, #0
 8003560:	d1e8      	bne.n	8003534 <SSD1306_Puts+0x10>
	}

	/* Everything OK, zero should be returned */
	return *str;
 8003562:	68fb      	ldr	r3, [r7, #12]
 8003564:	781b      	ldrb	r3, [r3, #0]
}
 8003566:	4618      	mov	r0, r3
 8003568:	3710      	adds	r7, #16
 800356a:	46bd      	mov	sp, r7
 800356c:	bd80      	pop	{r7, pc}
	...

08003570 <ssd1306_I2C_Init>:
//  _| |_ / /_| |____
// |_____|____|\_____|
//
/////////////////////////////////////////////////////////////////////////////////////////////////////////

void ssd1306_I2C_Init() {
 8003570:	b480      	push	{r7}
 8003572:	b083      	sub	sp, #12
 8003574:	af00      	add	r7, sp, #0
	//MX_I2C1_Init();
	uint32_t p = 250000;
 8003576:	4b07      	ldr	r3, [pc, #28]	; (8003594 <ssd1306_I2C_Init+0x24>)
 8003578:	607b      	str	r3, [r7, #4]
	while(p>0)
 800357a:	e002      	b.n	8003582 <ssd1306_I2C_Init+0x12>
		p--;
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	3b01      	subs	r3, #1
 8003580:	607b      	str	r3, [r7, #4]
	while(p>0)
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2b00      	cmp	r3, #0
 8003586:	d1f9      	bne.n	800357c <ssd1306_I2C_Init+0xc>
	//HAL_I2C_DeInit(&hi2c1);
	//p = 250000;
	//while(p>0)
	//	p--;
	//MX_I2C1_Init();
}
 8003588:	bf00      	nop
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	bc80      	pop	{r7}
 8003592:	4770      	bx	lr
 8003594:	0003d090 	.word	0x0003d090

08003598 <ssd1306_I2C_WriteMulti>:

void ssd1306_I2C_WriteMulti(uint8_t address, uint8_t reg, uint8_t* data, uint16_t count) {
 8003598:	b590      	push	{r4, r7, lr}
 800359a:	b0c7      	sub	sp, #284	; 0x11c
 800359c:	af02      	add	r7, sp, #8
 800359e:	4604      	mov	r4, r0
 80035a0:	4608      	mov	r0, r1
 80035a2:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80035a6:	f5a1 7188 	sub.w	r1, r1, #272	; 0x110
 80035aa:	600a      	str	r2, [r1, #0]
 80035ac:	4619      	mov	r1, r3
 80035ae:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80035b2:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 80035b6:	4622      	mov	r2, r4
 80035b8:	701a      	strb	r2, [r3, #0]
 80035ba:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80035be:	f5a3 7385 	sub.w	r3, r3, #266	; 0x10a
 80035c2:	4602      	mov	r2, r0
 80035c4:	701a      	strb	r2, [r3, #0]
 80035c6:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80035ca:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 80035ce:	460a      	mov	r2, r1
 80035d0:	801a      	strh	r2, [r3, #0]
uint8_t dt[256];
dt[0] = reg;
 80035d2:	f507 7388 	add.w	r3, r7, #272	; 0x110
 80035d6:	f5a3 7382 	sub.w	r3, r3, #260	; 0x104
 80035da:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80035de:	f5a2 7285 	sub.w	r2, r2, #266	; 0x10a
 80035e2:	7812      	ldrb	r2, [r2, #0]
 80035e4:	701a      	strb	r2, [r3, #0]
uint8_t i;
for(i = 0; i < count; i++)
 80035e6:	2300      	movs	r3, #0
 80035e8:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 80035ec:	e015      	b.n	800361a <ssd1306_I2C_WriteMulti+0x82>
dt[i+1] = data[i];
 80035ee:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 80035f2:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80035f6:	f5a2 7288 	sub.w	r2, r2, #272	; 0x110
 80035fa:	6812      	ldr	r2, [r2, #0]
 80035fc:	441a      	add	r2, r3
 80035fe:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003602:	3301      	adds	r3, #1
 8003604:	7811      	ldrb	r1, [r2, #0]
 8003606:	f507 7288 	add.w	r2, r7, #272	; 0x110
 800360a:	f5a2 7282 	sub.w	r2, r2, #260	; 0x104
 800360e:	54d1      	strb	r1, [r2, r3]
for(i = 0; i < count; i++)
 8003610:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 8003614:	3301      	adds	r3, #1
 8003616:	f887 310f 	strb.w	r3, [r7, #271]	; 0x10f
 800361a:	f897 310f 	ldrb.w	r3, [r7, #271]	; 0x10f
 800361e:	b29b      	uxth	r3, r3
 8003620:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8003624:	f5a2 7286 	sub.w	r2, r2, #268	; 0x10c
 8003628:	8812      	ldrh	r2, [r2, #0]
 800362a:	429a      	cmp	r2, r3
 800362c:	d8df      	bhi.n	80035ee <ssd1306_I2C_WriteMulti+0x56>
HAL_I2C_Master_Transmit(&hi2c1, address, dt, count+1, 10);
 800362e:	f507 7388 	add.w	r3, r7, #272	; 0x110
 8003632:	f2a3 1309 	subw	r3, r3, #265	; 0x109
 8003636:	781b      	ldrb	r3, [r3, #0]
 8003638:	b299      	uxth	r1, r3
 800363a:	f507 7388 	add.w	r3, r7, #272	; 0x110
 800363e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003642:	881b      	ldrh	r3, [r3, #0]
 8003644:	3301      	adds	r3, #1
 8003646:	b29b      	uxth	r3, r3
 8003648:	f107 020c 	add.w	r2, r7, #12
 800364c:	200a      	movs	r0, #10
 800364e:	9000      	str	r0, [sp, #0]
 8003650:	4803      	ldr	r0, [pc, #12]	; (8003660 <ssd1306_I2C_WriteMulti+0xc8>)
 8003652:	f001 fc01 	bl	8004e58 <HAL_I2C_Master_Transmit>
}
 8003656:	bf00      	nop
 8003658:	f507 778a 	add.w	r7, r7, #276	; 0x114
 800365c:	46bd      	mov	sp, r7
 800365e:	bd90      	pop	{r4, r7, pc}
 8003660:	200002a0 	.word	0x200002a0

08003664 <ssd1306_I2C_Write>:


void ssd1306_I2C_Write(uint8_t address, uint8_t reg, uint8_t data) {
 8003664:	b580      	push	{r7, lr}
 8003666:	b086      	sub	sp, #24
 8003668:	af02      	add	r7, sp, #8
 800366a:	4603      	mov	r3, r0
 800366c:	71fb      	strb	r3, [r7, #7]
 800366e:	460b      	mov	r3, r1
 8003670:	71bb      	strb	r3, [r7, #6]
 8003672:	4613      	mov	r3, r2
 8003674:	717b      	strb	r3, [r7, #5]
	uint8_t dt[2];
	dt[0] = reg;
 8003676:	79bb      	ldrb	r3, [r7, #6]
 8003678:	733b      	strb	r3, [r7, #12]
	dt[1] = data;
 800367a:	797b      	ldrb	r3, [r7, #5]
 800367c:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(&hi2c1, address, dt, 2, 10);
 800367e:	79fb      	ldrb	r3, [r7, #7]
 8003680:	b299      	uxth	r1, r3
 8003682:	f107 020c 	add.w	r2, r7, #12
 8003686:	230a      	movs	r3, #10
 8003688:	9300      	str	r3, [sp, #0]
 800368a:	2302      	movs	r3, #2
 800368c:	4803      	ldr	r0, [pc, #12]	; (800369c <ssd1306_I2C_Write+0x38>)
 800368e:	f001 fbe3 	bl	8004e58 <HAL_I2C_Master_Transmit>
}
 8003692:	bf00      	nop
 8003694:	3710      	adds	r7, #16
 8003696:	46bd      	mov	sp, r7
 8003698:	bd80      	pop	{r7, pc}
 800369a:	bf00      	nop
 800369c:	200002a0 	.word	0x200002a0

080036a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80036a0:	b480      	push	{r7}
 80036a2:	b085      	sub	sp, #20
 80036a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 80036a6:	4b15      	ldr	r3, [pc, #84]	; (80036fc <HAL_MspInit+0x5c>)
 80036a8:	699b      	ldr	r3, [r3, #24]
 80036aa:	4a14      	ldr	r2, [pc, #80]	; (80036fc <HAL_MspInit+0x5c>)
 80036ac:	f043 0301 	orr.w	r3, r3, #1
 80036b0:	6193      	str	r3, [r2, #24]
 80036b2:	4b12      	ldr	r3, [pc, #72]	; (80036fc <HAL_MspInit+0x5c>)
 80036b4:	699b      	ldr	r3, [r3, #24]
 80036b6:	f003 0301 	and.w	r3, r3, #1
 80036ba:	60bb      	str	r3, [r7, #8]
 80036bc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80036be:	4b0f      	ldr	r3, [pc, #60]	; (80036fc <HAL_MspInit+0x5c>)
 80036c0:	69db      	ldr	r3, [r3, #28]
 80036c2:	4a0e      	ldr	r2, [pc, #56]	; (80036fc <HAL_MspInit+0x5c>)
 80036c4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80036c8:	61d3      	str	r3, [r2, #28]
 80036ca:	4b0c      	ldr	r3, [pc, #48]	; (80036fc <HAL_MspInit+0x5c>)
 80036cc:	69db      	ldr	r3, [r3, #28]
 80036ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80036d2:	607b      	str	r3, [r7, #4]
 80036d4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 80036d6:	4b0a      	ldr	r3, [pc, #40]	; (8003700 <HAL_MspInit+0x60>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	60fb      	str	r3, [r7, #12]
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 80036e2:	60fb      	str	r3, [r7, #12]
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80036ea:	60fb      	str	r3, [r7, #12]
 80036ec:	4a04      	ldr	r2, [pc, #16]	; (8003700 <HAL_MspInit+0x60>)
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80036f2:	bf00      	nop
 80036f4:	3714      	adds	r7, #20
 80036f6:	46bd      	mov	sp, r7
 80036f8:	bc80      	pop	{r7}
 80036fa:	4770      	bx	lr
 80036fc:	40021000 	.word	0x40021000
 8003700:	40010000 	.word	0x40010000

08003704 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003704:	b480      	push	{r7}
 8003706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003708:	e7fe      	b.n	8003708 <NMI_Handler+0x4>

0800370a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800370a:	b480      	push	{r7}
 800370c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800370e:	e7fe      	b.n	800370e <HardFault_Handler+0x4>

08003710 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003710:	b480      	push	{r7}
 8003712:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003714:	e7fe      	b.n	8003714 <MemManage_Handler+0x4>

08003716 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003716:	b480      	push	{r7}
 8003718:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800371a:	e7fe      	b.n	800371a <BusFault_Handler+0x4>

0800371c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800371c:	b480      	push	{r7}
 800371e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003720:	e7fe      	b.n	8003720 <UsageFault_Handler+0x4>

08003722 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003722:	b480      	push	{r7}
 8003724:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003726:	bf00      	nop
 8003728:	46bd      	mov	sp, r7
 800372a:	bc80      	pop	{r7}
 800372c:	4770      	bx	lr

0800372e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800372e:	b480      	push	{r7}
 8003730:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003732:	bf00      	nop
 8003734:	46bd      	mov	sp, r7
 8003736:	bc80      	pop	{r7}
 8003738:	4770      	bx	lr

0800373a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800373a:	b480      	push	{r7}
 800373c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800373e:	bf00      	nop
 8003740:	46bd      	mov	sp, r7
 8003742:	bc80      	pop	{r7}
 8003744:	4770      	bx	lr

08003746 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003746:	b580      	push	{r7, lr}
 8003748:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800374a:	f000 fa31 	bl	8003bb0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800374e:	bf00      	nop
 8003750:	bd80      	pop	{r7, pc}

08003752 <EXTI3_IRQHandler>:

/**
  * @brief This function handles EXTI line3 interrupt.
  */
void EXTI3_IRQHandler(void)
{
 8003752:	b580      	push	{r7, lr}
 8003754:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI3_IRQn 0 */

  /* USER CODE END EXTI3_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(P1_Pin);
 8003756:	2008      	movs	r0, #8
 8003758:	f001 fa22 	bl	8004ba0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI3_IRQn 1 */

  /* USER CODE END EXTI3_IRQn 1 */
}
 800375c:	bf00      	nop
 800375e:	bd80      	pop	{r7, pc}

08003760 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003764:	4802      	ldr	r0, [pc, #8]	; (8003770 <USART1_IRQHandler+0x10>)
 8003766:	f003 f8a7 	bl	80068b8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800376a:	bf00      	nop
 800376c:	bd80      	pop	{r7, pc}
 800376e:	bf00      	nop
 8003770:	20000a58 	.word	0x20000a58

08003774 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003774:	b480      	push	{r7}
 8003776:	af00      	add	r7, sp, #0
  return 1;
 8003778:	2301      	movs	r3, #1
}
 800377a:	4618      	mov	r0, r3
 800377c:	46bd      	mov	sp, r7
 800377e:	bc80      	pop	{r7}
 8003780:	4770      	bx	lr

08003782 <_kill>:

int _kill(int pid, int sig)
{
 8003782:	b580      	push	{r7, lr}
 8003784:	b082      	sub	sp, #8
 8003786:	af00      	add	r7, sp, #0
 8003788:	6078      	str	r0, [r7, #4]
 800378a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800378c:	f005 fa58 	bl	8008c40 <__errno>
 8003790:	4603      	mov	r3, r0
 8003792:	2216      	movs	r2, #22
 8003794:	601a      	str	r2, [r3, #0]
  return -1;
 8003796:	f04f 33ff 	mov.w	r3, #4294967295
}
 800379a:	4618      	mov	r0, r3
 800379c:	3708      	adds	r7, #8
 800379e:	46bd      	mov	sp, r7
 80037a0:	bd80      	pop	{r7, pc}

080037a2 <_exit>:

void _exit (int status)
{
 80037a2:	b580      	push	{r7, lr}
 80037a4:	b082      	sub	sp, #8
 80037a6:	af00      	add	r7, sp, #0
 80037a8:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80037aa:	f04f 31ff 	mov.w	r1, #4294967295
 80037ae:	6878      	ldr	r0, [r7, #4]
 80037b0:	f7ff ffe7 	bl	8003782 <_kill>
  while (1) {}    /* Make sure we hang here */
 80037b4:	e7fe      	b.n	80037b4 <_exit+0x12>

080037b6 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80037b6:	b580      	push	{r7, lr}
 80037b8:	b086      	sub	sp, #24
 80037ba:	af00      	add	r7, sp, #0
 80037bc:	60f8      	str	r0, [r7, #12]
 80037be:	60b9      	str	r1, [r7, #8]
 80037c0:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037c2:	2300      	movs	r3, #0
 80037c4:	617b      	str	r3, [r7, #20]
 80037c6:	e00a      	b.n	80037de <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80037c8:	f3af 8000 	nop.w
 80037cc:	4601      	mov	r1, r0
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	1c5a      	adds	r2, r3, #1
 80037d2:	60ba      	str	r2, [r7, #8]
 80037d4:	b2ca      	uxtb	r2, r1
 80037d6:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037d8:	697b      	ldr	r3, [r7, #20]
 80037da:	3301      	adds	r3, #1
 80037dc:	617b      	str	r3, [r7, #20]
 80037de:	697a      	ldr	r2, [r7, #20]
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	429a      	cmp	r2, r3
 80037e4:	dbf0      	blt.n	80037c8 <_read+0x12>
  }

  return len;
 80037e6:	687b      	ldr	r3, [r7, #4]
}
 80037e8:	4618      	mov	r0, r3
 80037ea:	3718      	adds	r7, #24
 80037ec:	46bd      	mov	sp, r7
 80037ee:	bd80      	pop	{r7, pc}

080037f0 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80037f0:	b580      	push	{r7, lr}
 80037f2:	b086      	sub	sp, #24
 80037f4:	af00      	add	r7, sp, #0
 80037f6:	60f8      	str	r0, [r7, #12]
 80037f8:	60b9      	str	r1, [r7, #8]
 80037fa:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80037fc:	2300      	movs	r3, #0
 80037fe:	617b      	str	r3, [r7, #20]
 8003800:	e009      	b.n	8003816 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8003802:	68bb      	ldr	r3, [r7, #8]
 8003804:	1c5a      	adds	r2, r3, #1
 8003806:	60ba      	str	r2, [r7, #8]
 8003808:	781b      	ldrb	r3, [r3, #0]
 800380a:	4618      	mov	r0, r3
 800380c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003810:	697b      	ldr	r3, [r7, #20]
 8003812:	3301      	adds	r3, #1
 8003814:	617b      	str	r3, [r7, #20]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	429a      	cmp	r2, r3
 800381c:	dbf1      	blt.n	8003802 <_write+0x12>
  }
  return len;
 800381e:	687b      	ldr	r3, [r7, #4]
}
 8003820:	4618      	mov	r0, r3
 8003822:	3718      	adds	r7, #24
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <_close>:

int _close(int file)
{
 8003828:	b480      	push	{r7}
 800382a:	b083      	sub	sp, #12
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003830:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003834:	4618      	mov	r0, r3
 8003836:	370c      	adds	r7, #12
 8003838:	46bd      	mov	sp, r7
 800383a:	bc80      	pop	{r7}
 800383c:	4770      	bx	lr

0800383e <_fstat>:


int _fstat(int file, struct stat *st)
{
 800383e:	b480      	push	{r7}
 8003840:	b083      	sub	sp, #12
 8003842:	af00      	add	r7, sp, #0
 8003844:	6078      	str	r0, [r7, #4]
 8003846:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8003848:	683b      	ldr	r3, [r7, #0]
 800384a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800384e:	605a      	str	r2, [r3, #4]
  return 0;
 8003850:	2300      	movs	r3, #0
}
 8003852:	4618      	mov	r0, r3
 8003854:	370c      	adds	r7, #12
 8003856:	46bd      	mov	sp, r7
 8003858:	bc80      	pop	{r7}
 800385a:	4770      	bx	lr

0800385c <_isatty>:

int _isatty(int file)
{
 800385c:	b480      	push	{r7}
 800385e:	b083      	sub	sp, #12
 8003860:	af00      	add	r7, sp, #0
 8003862:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8003864:	2301      	movs	r3, #1
}
 8003866:	4618      	mov	r0, r3
 8003868:	370c      	adds	r7, #12
 800386a:	46bd      	mov	sp, r7
 800386c:	bc80      	pop	{r7}
 800386e:	4770      	bx	lr

08003870 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003870:	b480      	push	{r7}
 8003872:	b085      	sub	sp, #20
 8003874:	af00      	add	r7, sp, #0
 8003876:	60f8      	str	r0, [r7, #12]
 8003878:	60b9      	str	r1, [r7, #8]
 800387a:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 800387c:	2300      	movs	r3, #0
}
 800387e:	4618      	mov	r0, r3
 8003880:	3714      	adds	r7, #20
 8003882:	46bd      	mov	sp, r7
 8003884:	bc80      	pop	{r7}
 8003886:	4770      	bx	lr

08003888 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003888:	b580      	push	{r7, lr}
 800388a:	b086      	sub	sp, #24
 800388c:	af00      	add	r7, sp, #0
 800388e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003890:	4a14      	ldr	r2, [pc, #80]	; (80038e4 <_sbrk+0x5c>)
 8003892:	4b15      	ldr	r3, [pc, #84]	; (80038e8 <_sbrk+0x60>)
 8003894:	1ad3      	subs	r3, r2, r3
 8003896:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003898:	697b      	ldr	r3, [r7, #20]
 800389a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800389c:	4b13      	ldr	r3, [pc, #76]	; (80038ec <_sbrk+0x64>)
 800389e:	681b      	ldr	r3, [r3, #0]
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d102      	bne.n	80038aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80038a4:	4b11      	ldr	r3, [pc, #68]	; (80038ec <_sbrk+0x64>)
 80038a6:	4a12      	ldr	r2, [pc, #72]	; (80038f0 <_sbrk+0x68>)
 80038a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80038aa:	4b10      	ldr	r3, [pc, #64]	; (80038ec <_sbrk+0x64>)
 80038ac:	681a      	ldr	r2, [r3, #0]
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4413      	add	r3, r2
 80038b2:	693a      	ldr	r2, [r7, #16]
 80038b4:	429a      	cmp	r2, r3
 80038b6:	d207      	bcs.n	80038c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80038b8:	f005 f9c2 	bl	8008c40 <__errno>
 80038bc:	4603      	mov	r3, r0
 80038be:	220c      	movs	r2, #12
 80038c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80038c2:	f04f 33ff 	mov.w	r3, #4294967295
 80038c6:	e009      	b.n	80038dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80038c8:	4b08      	ldr	r3, [pc, #32]	; (80038ec <_sbrk+0x64>)
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80038ce:	4b07      	ldr	r3, [pc, #28]	; (80038ec <_sbrk+0x64>)
 80038d0:	681a      	ldr	r2, [r3, #0]
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	4413      	add	r3, r2
 80038d6:	4a05      	ldr	r2, [pc, #20]	; (80038ec <_sbrk+0x64>)
 80038d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80038da:	68fb      	ldr	r3, [r7, #12]
}
 80038dc:	4618      	mov	r0, r3
 80038de:	3718      	adds	r7, #24
 80038e0:	46bd      	mov	sp, r7
 80038e2:	bd80      	pop	{r7, pc}
 80038e4:	20005000 	.word	0x20005000
 80038e8:	00000400 	.word	0x00000400
 80038ec:	20000a0c 	.word	0x20000a0c
 80038f0:	20000bf0 	.word	0x20000bf0

080038f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80038f8:	bf00      	nop
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bc80      	pop	{r7}
 80038fe:	4770      	bx	lr

08003900 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003906:	f107 0308 	add.w	r3, r7, #8
 800390a:	2200      	movs	r2, #0
 800390c:	601a      	str	r2, [r3, #0]
 800390e:	605a      	str	r2, [r3, #4]
 8003910:	609a      	str	r2, [r3, #8]
 8003912:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003914:	463b      	mov	r3, r7
 8003916:	2200      	movs	r2, #0
 8003918:	601a      	str	r2, [r3, #0]
 800391a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800391c:	4b1e      	ldr	r3, [pc, #120]	; (8003998 <MX_TIM1_Init+0x98>)
 800391e:	4a1f      	ldr	r2, [pc, #124]	; (800399c <MX_TIM1_Init+0x9c>)
 8003920:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 70-1;
 8003922:	4b1d      	ldr	r3, [pc, #116]	; (8003998 <MX_TIM1_Init+0x98>)
 8003924:	2245      	movs	r2, #69	; 0x45
 8003926:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003928:	4b1b      	ldr	r3, [pc, #108]	; (8003998 <MX_TIM1_Init+0x98>)
 800392a:	2200      	movs	r2, #0
 800392c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65500;
 800392e:	4b1a      	ldr	r3, [pc, #104]	; (8003998 <MX_TIM1_Init+0x98>)
 8003930:	f64f 72dc 	movw	r2, #65500	; 0xffdc
 8003934:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003936:	4b18      	ldr	r3, [pc, #96]	; (8003998 <MX_TIM1_Init+0x98>)
 8003938:	2200      	movs	r2, #0
 800393a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800393c:	4b16      	ldr	r3, [pc, #88]	; (8003998 <MX_TIM1_Init+0x98>)
 800393e:	2200      	movs	r2, #0
 8003940:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003942:	4b15      	ldr	r3, [pc, #84]	; (8003998 <MX_TIM1_Init+0x98>)
 8003944:	2200      	movs	r2, #0
 8003946:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8003948:	4813      	ldr	r0, [pc, #76]	; (8003998 <MX_TIM1_Init+0x98>)
 800394a:	f002 fc87 	bl	800625c <HAL_TIM_Base_Init>
 800394e:	4603      	mov	r3, r0
 8003950:	2b00      	cmp	r3, #0
 8003952:	d001      	beq.n	8003958 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8003954:	f7ff f962 	bl	8002c1c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8003958:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800395c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800395e:	f107 0308 	add.w	r3, r7, #8
 8003962:	4619      	mov	r1, r3
 8003964:	480c      	ldr	r0, [pc, #48]	; (8003998 <MX_TIM1_Init+0x98>)
 8003966:	f002 fd13 	bl	8006390 <HAL_TIM_ConfigClockSource>
 800396a:	4603      	mov	r3, r0
 800396c:	2b00      	cmp	r3, #0
 800396e:	d001      	beq.n	8003974 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 8003970:	f7ff f954 	bl	8002c1c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003974:	2300      	movs	r3, #0
 8003976:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003978:	2300      	movs	r3, #0
 800397a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800397c:	463b      	mov	r3, r7
 800397e:	4619      	mov	r1, r3
 8003980:	4805      	ldr	r0, [pc, #20]	; (8003998 <MX_TIM1_Init+0x98>)
 8003982:	f002 fec5 	bl	8006710 <HAL_TIMEx_MasterConfigSynchronization>
 8003986:	4603      	mov	r3, r0
 8003988:	2b00      	cmp	r3, #0
 800398a:	d001      	beq.n	8003990 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 800398c:	f7ff f946 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8003990:	bf00      	nop
 8003992:	3718      	adds	r7, #24
 8003994:	46bd      	mov	sp, r7
 8003996:	bd80      	pop	{r7, pc}
 8003998:	20000a10 	.word	0x20000a10
 800399c:	40012c00 	.word	0x40012c00

080039a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80039a0:	b480      	push	{r7}
 80039a2:	b085      	sub	sp, #20
 80039a4:	af00      	add	r7, sp, #0
 80039a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4a09      	ldr	r2, [pc, #36]	; (80039d4 <HAL_TIM_Base_MspInit+0x34>)
 80039ae:	4293      	cmp	r3, r2
 80039b0:	d10b      	bne.n	80039ca <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80039b2:	4b09      	ldr	r3, [pc, #36]	; (80039d8 <HAL_TIM_Base_MspInit+0x38>)
 80039b4:	699b      	ldr	r3, [r3, #24]
 80039b6:	4a08      	ldr	r2, [pc, #32]	; (80039d8 <HAL_TIM_Base_MspInit+0x38>)
 80039b8:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80039bc:	6193      	str	r3, [r2, #24]
 80039be:	4b06      	ldr	r3, [pc, #24]	; (80039d8 <HAL_TIM_Base_MspInit+0x38>)
 80039c0:	699b      	ldr	r3, [r3, #24]
 80039c2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80039c6:	60fb      	str	r3, [r7, #12]
 80039c8:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80039ca:	bf00      	nop
 80039cc:	3714      	adds	r7, #20
 80039ce:	46bd      	mov	sp, r7
 80039d0:	bc80      	pop	{r7}
 80039d2:	4770      	bx	lr
 80039d4:	40012c00 	.word	0x40012c00
 80039d8:	40021000 	.word	0x40021000

080039dc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80039dc:	b580      	push	{r7, lr}
 80039de:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80039e0:	4b11      	ldr	r3, [pc, #68]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 80039e2:	4a12      	ldr	r2, [pc, #72]	; (8003a2c <MX_USART1_UART_Init+0x50>)
 80039e4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 80039e6:	4b10      	ldr	r3, [pc, #64]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 80039e8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80039ec:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80039ee:	4b0e      	ldr	r3, [pc, #56]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 80039f0:	2200      	movs	r2, #0
 80039f2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80039f4:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 80039f6:	2200      	movs	r2, #0
 80039f8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80039fa:	4b0b      	ldr	r3, [pc, #44]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 80039fc:	2200      	movs	r2, #0
 80039fe:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003a00:	4b09      	ldr	r3, [pc, #36]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 8003a02:	220c      	movs	r2, #12
 8003a04:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003a06:	4b08      	ldr	r3, [pc, #32]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 8003a08:	2200      	movs	r2, #0
 8003a0a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003a0c:	4b06      	ldr	r3, [pc, #24]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 8003a0e:	2200      	movs	r2, #0
 8003a10:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8003a12:	4805      	ldr	r0, [pc, #20]	; (8003a28 <MX_USART1_UART_Init+0x4c>)
 8003a14:	f002 feda 	bl	80067cc <HAL_UART_Init>
 8003a18:	4603      	mov	r3, r0
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	d001      	beq.n	8003a22 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8003a1e:	f7ff f8fd 	bl	8002c1c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8003a22:	bf00      	nop
 8003a24:	bd80      	pop	{r7, pc}
 8003a26:	bf00      	nop
 8003a28:	20000a58 	.word	0x20000a58
 8003a2c:	40013800 	.word	0x40013800

08003a30 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8003a30:	b580      	push	{r7, lr}
 8003a32:	b088      	sub	sp, #32
 8003a34:	af00      	add	r7, sp, #0
 8003a36:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a38:	f107 0310 	add.w	r3, r7, #16
 8003a3c:	2200      	movs	r2, #0
 8003a3e:	601a      	str	r2, [r3, #0]
 8003a40:	605a      	str	r2, [r3, #4]
 8003a42:	609a      	str	r2, [r3, #8]
 8003a44:	60da      	str	r2, [r3, #12]
  if(uartHandle->Instance==USART1)
 8003a46:	687b      	ldr	r3, [r7, #4]
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	4a20      	ldr	r2, [pc, #128]	; (8003acc <HAL_UART_MspInit+0x9c>)
 8003a4c:	4293      	cmp	r3, r2
 8003a4e:	d139      	bne.n	8003ac4 <HAL_UART_MspInit+0x94>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003a50:	4b1f      	ldr	r3, [pc, #124]	; (8003ad0 <HAL_UART_MspInit+0xa0>)
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	4a1e      	ldr	r2, [pc, #120]	; (8003ad0 <HAL_UART_MspInit+0xa0>)
 8003a56:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003a5a:	6193      	str	r3, [r2, #24]
 8003a5c:	4b1c      	ldr	r3, [pc, #112]	; (8003ad0 <HAL_UART_MspInit+0xa0>)
 8003a5e:	699b      	ldr	r3, [r3, #24]
 8003a60:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003a64:	60fb      	str	r3, [r7, #12]
 8003a66:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003a68:	4b19      	ldr	r3, [pc, #100]	; (8003ad0 <HAL_UART_MspInit+0xa0>)
 8003a6a:	699b      	ldr	r3, [r3, #24]
 8003a6c:	4a18      	ldr	r2, [pc, #96]	; (8003ad0 <HAL_UART_MspInit+0xa0>)
 8003a6e:	f043 0304 	orr.w	r3, r3, #4
 8003a72:	6193      	str	r3, [r2, #24]
 8003a74:	4b16      	ldr	r3, [pc, #88]	; (8003ad0 <HAL_UART_MspInit+0xa0>)
 8003a76:	699b      	ldr	r3, [r3, #24]
 8003a78:	f003 0304 	and.w	r3, r3, #4
 8003a7c:	60bb      	str	r3, [r7, #8]
 8003a7e:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003a80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a84:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003a86:	2302      	movs	r3, #2
 8003a88:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8003a8a:	2303      	movs	r3, #3
 8003a8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003a8e:	f107 0310 	add.w	r3, r7, #16
 8003a92:	4619      	mov	r1, r3
 8003a94:	480f      	ldr	r0, [pc, #60]	; (8003ad4 <HAL_UART_MspInit+0xa4>)
 8003a96:	f000 feb7 	bl	8004808 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003a9a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003a9e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003aa0:	2300      	movs	r3, #0
 8003aa2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003aa8:	f107 0310 	add.w	r3, r7, #16
 8003aac:	4619      	mov	r1, r3
 8003aae:	4809      	ldr	r0, [pc, #36]	; (8003ad4 <HAL_UART_MspInit+0xa4>)
 8003ab0:	f000 feaa 	bl	8004808 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003ab4:	2200      	movs	r2, #0
 8003ab6:	2100      	movs	r1, #0
 8003ab8:	2025      	movs	r0, #37	; 0x25
 8003aba:	f000 fdbc 	bl	8004636 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8003abe:	2025      	movs	r0, #37	; 0x25
 8003ac0:	f000 fdd5 	bl	800466e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003ac4:	bf00      	nop
 8003ac6:	3720      	adds	r7, #32
 8003ac8:	46bd      	mov	sp, r7
 8003aca:	bd80      	pop	{r7, pc}
 8003acc:	40013800 	.word	0x40013800
 8003ad0:	40021000 	.word	0x40021000
 8003ad4:	40010800 	.word	0x40010800

08003ad8 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003ad8:	f7ff ff0c 	bl	80038f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8003adc:	480b      	ldr	r0, [pc, #44]	; (8003b0c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8003ade:	490c      	ldr	r1, [pc, #48]	; (8003b10 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8003ae0:	4a0c      	ldr	r2, [pc, #48]	; (8003b14 <LoopFillZerobss+0x16>)
  movs r3, #0
 8003ae2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003ae4:	e002      	b.n	8003aec <LoopCopyDataInit>

08003ae6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003ae6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003ae8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003aea:	3304      	adds	r3, #4

08003aec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003aec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003aee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003af0:	d3f9      	bcc.n	8003ae6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003af2:	4a09      	ldr	r2, [pc, #36]	; (8003b18 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8003af4:	4c09      	ldr	r4, [pc, #36]	; (8003b1c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8003af6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003af8:	e001      	b.n	8003afe <LoopFillZerobss>

08003afa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003afa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003afc:	3204      	adds	r2, #4

08003afe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003afe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003b00:	d3fb      	bcc.n	8003afa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8003b02:	f005 f8a3 	bl	8008c4c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8003b06:	f7fe fcc3 	bl	8002490 <main>
  bx lr
 8003b0a:	4770      	bx	lr
  ldr r0, =_sdata
 8003b0c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003b10:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 8003b14:	0800ea18 	.word	0x0800ea18
  ldr r2, =_sbss
 8003b18:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 8003b1c:	20000bf0 	.word	0x20000bf0

08003b20 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8003b20:	e7fe      	b.n	8003b20 <ADC1_2_IRQHandler>
	...

08003b24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b24:	b580      	push	{r7, lr}
 8003b26:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003b28:	4b08      	ldr	r3, [pc, #32]	; (8003b4c <HAL_Init+0x28>)
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	4a07      	ldr	r2, [pc, #28]	; (8003b4c <HAL_Init+0x28>)
 8003b2e:	f043 0310 	orr.w	r3, r3, #16
 8003b32:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b34:	2003      	movs	r0, #3
 8003b36:	f000 fd73 	bl	8004620 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003b3a:	200f      	movs	r0, #15
 8003b3c:	f000 f808 	bl	8003b50 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003b40:	f7ff fdae 	bl	80036a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	bd80      	pop	{r7, pc}
 8003b4a:	bf00      	nop
 8003b4c:	40022000 	.word	0x40022000

08003b50 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003b50:	b580      	push	{r7, lr}
 8003b52:	b082      	sub	sp, #8
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003b58:	4b12      	ldr	r3, [pc, #72]	; (8003ba4 <HAL_InitTick+0x54>)
 8003b5a:	681a      	ldr	r2, [r3, #0]
 8003b5c:	4b12      	ldr	r3, [pc, #72]	; (8003ba8 <HAL_InitTick+0x58>)
 8003b5e:	781b      	ldrb	r3, [r3, #0]
 8003b60:	4619      	mov	r1, r3
 8003b62:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003b66:	fbb3 f3f1 	udiv	r3, r3, r1
 8003b6a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b6e:	4618      	mov	r0, r3
 8003b70:	f000 fd8b 	bl	800468a <HAL_SYSTICK_Config>
 8003b74:	4603      	mov	r3, r0
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d001      	beq.n	8003b7e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	e00e      	b.n	8003b9c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	2b0f      	cmp	r3, #15
 8003b82:	d80a      	bhi.n	8003b9a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003b84:	2200      	movs	r2, #0
 8003b86:	6879      	ldr	r1, [r7, #4]
 8003b88:	f04f 30ff 	mov.w	r0, #4294967295
 8003b8c:	f000 fd53 	bl	8004636 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003b90:	4a06      	ldr	r2, [pc, #24]	; (8003bac <HAL_InitTick+0x5c>)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003b96:	2300      	movs	r3, #0
 8003b98:	e000      	b.n	8003b9c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003b9a:	2301      	movs	r3, #1
}
 8003b9c:	4618      	mov	r0, r3
 8003b9e:	3708      	adds	r7, #8
 8003ba0:	46bd      	mov	sp, r7
 8003ba2:	bd80      	pop	{r7, pc}
 8003ba4:	20000014 	.word	0x20000014
 8003ba8:	2000001c 	.word	0x2000001c
 8003bac:	20000018 	.word	0x20000018

08003bb0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003bb0:	b480      	push	{r7}
 8003bb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003bb4:	4b05      	ldr	r3, [pc, #20]	; (8003bcc <HAL_IncTick+0x1c>)
 8003bb6:	781b      	ldrb	r3, [r3, #0]
 8003bb8:	461a      	mov	r2, r3
 8003bba:	4b05      	ldr	r3, [pc, #20]	; (8003bd0 <HAL_IncTick+0x20>)
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4413      	add	r3, r2
 8003bc0:	4a03      	ldr	r2, [pc, #12]	; (8003bd0 <HAL_IncTick+0x20>)
 8003bc2:	6013      	str	r3, [r2, #0]
}
 8003bc4:	bf00      	nop
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	bc80      	pop	{r7}
 8003bca:	4770      	bx	lr
 8003bcc:	2000001c 	.word	0x2000001c
 8003bd0:	20000aa0 	.word	0x20000aa0

08003bd4 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
  return uwTick;
 8003bd8:	4b02      	ldr	r3, [pc, #8]	; (8003be4 <HAL_GetTick+0x10>)
 8003bda:	681b      	ldr	r3, [r3, #0]
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	46bd      	mov	sp, r7
 8003be0:	bc80      	pop	{r7}
 8003be2:	4770      	bx	lr
 8003be4:	20000aa0 	.word	0x20000aa0

08003be8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003be8:	b580      	push	{r7, lr}
 8003bea:	b084      	sub	sp, #16
 8003bec:	af00      	add	r7, sp, #0
 8003bee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003bf0:	f7ff fff0 	bl	8003bd4 <HAL_GetTick>
 8003bf4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003bfa:	68fb      	ldr	r3, [r7, #12]
 8003bfc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c00:	d005      	beq.n	8003c0e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c02:	4b0a      	ldr	r3, [pc, #40]	; (8003c2c <HAL_Delay+0x44>)
 8003c04:	781b      	ldrb	r3, [r3, #0]
 8003c06:	461a      	mov	r2, r3
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	4413      	add	r3, r2
 8003c0c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003c0e:	bf00      	nop
 8003c10:	f7ff ffe0 	bl	8003bd4 <HAL_GetTick>
 8003c14:	4602      	mov	r2, r0
 8003c16:	68bb      	ldr	r3, [r7, #8]
 8003c18:	1ad3      	subs	r3, r2, r3
 8003c1a:	68fa      	ldr	r2, [r7, #12]
 8003c1c:	429a      	cmp	r2, r3
 8003c1e:	d8f7      	bhi.n	8003c10 <HAL_Delay+0x28>
  {
  }
}
 8003c20:	bf00      	nop
 8003c22:	bf00      	nop
 8003c24:	3710      	adds	r7, #16
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd80      	pop	{r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	2000001c 	.word	0x2000001c

08003c30 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003c30:	b580      	push	{r7, lr}
 8003c32:	b086      	sub	sp, #24
 8003c34:	af00      	add	r7, sp, #0
 8003c36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003c38:	2300      	movs	r3, #0
 8003c3a:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8003c3c:	2300      	movs	r3, #0
 8003c3e:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8003c40:	2300      	movs	r3, #0
 8003c42:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8003c44:	2300      	movs	r3, #0
 8003c46:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2b00      	cmp	r3, #0
 8003c4c:	d101      	bne.n	8003c52 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003c4e:	2301      	movs	r3, #1
 8003c50:	e0be      	b.n	8003dd0 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	689b      	ldr	r3, [r3, #8]
 8003c56:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d109      	bne.n	8003c74 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2200      	movs	r2, #0
 8003c64:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	2200      	movs	r2, #0
 8003c6a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7fd fa7e 	bl	8001170 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	f000 fbc5 	bl	8004404 <ADC_ConversionStop_Disable>
 8003c7a:	4603      	mov	r3, r0
 8003c7c:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8003c7e:	687b      	ldr	r3, [r7, #4]
 8003c80:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c82:	f003 0310 	and.w	r3, r3, #16
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	f040 8099 	bne.w	8003dbe <HAL_ADC_Init+0x18e>
 8003c8c:	7dfb      	ldrb	r3, [r7, #23]
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	f040 8095 	bne.w	8003dbe <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c98:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003c9c:	f023 0302 	bic.w	r3, r3, #2
 8003ca0:	f043 0202 	orr.w	r2, r3, #2
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003cb0:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	7b1b      	ldrb	r3, [r3, #12]
 8003cb6:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8003cb8:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8003cba:	68ba      	ldr	r2, [r7, #8]
 8003cbc:	4313      	orrs	r3, r2
 8003cbe:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003cc8:	d003      	beq.n	8003cd2 <HAL_ADC_Init+0xa2>
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	689b      	ldr	r3, [r3, #8]
 8003cce:	2b01      	cmp	r3, #1
 8003cd0:	d102      	bne.n	8003cd8 <HAL_ADC_Init+0xa8>
 8003cd2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003cd6:	e000      	b.n	8003cda <HAL_ADC_Init+0xaa>
 8003cd8:	2300      	movs	r3, #0
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	4313      	orrs	r3, r2
 8003cde:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	7d1b      	ldrb	r3, [r3, #20]
 8003ce4:	2b01      	cmp	r3, #1
 8003ce6:	d119      	bne.n	8003d1c <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	7b1b      	ldrb	r3, [r3, #12]
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d109      	bne.n	8003d04 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	699b      	ldr	r3, [r3, #24]
 8003cf4:	3b01      	subs	r3, #1
 8003cf6:	035a      	lsls	r2, r3, #13
 8003cf8:	693b      	ldr	r3, [r7, #16]
 8003cfa:	4313      	orrs	r3, r2
 8003cfc:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8003d00:	613b      	str	r3, [r7, #16]
 8003d02:	e00b      	b.n	8003d1c <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d08:	f043 0220 	orr.w	r2, r3, #32
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d14:	f043 0201 	orr.w	r2, r3, #1
 8003d18:	687b      	ldr	r3, [r7, #4]
 8003d1a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	685b      	ldr	r3, [r3, #4]
 8003d22:	f423 4169 	bic.w	r1, r3, #59648	; 0xe900
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	693a      	ldr	r2, [r7, #16]
 8003d2c:	430a      	orrs	r2, r1
 8003d2e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	689a      	ldr	r2, [r3, #8]
 8003d36:	4b28      	ldr	r3, [pc, #160]	; (8003dd8 <HAL_ADC_Init+0x1a8>)
 8003d38:	4013      	ands	r3, r2
 8003d3a:	687a      	ldr	r2, [r7, #4]
 8003d3c:	6812      	ldr	r2, [r2, #0]
 8003d3e:	68b9      	ldr	r1, [r7, #8]
 8003d40:	430b      	orrs	r3, r1
 8003d42:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	689b      	ldr	r3, [r3, #8]
 8003d48:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003d4c:	d003      	beq.n	8003d56 <HAL_ADC_Init+0x126>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d104      	bne.n	8003d60 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	691b      	ldr	r3, [r3, #16]
 8003d5a:	3b01      	subs	r3, #1
 8003d5c:	051b      	lsls	r3, r3, #20
 8003d5e:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d66:	f423 0170 	bic.w	r1, r3, #15728640	; 0xf00000
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681b      	ldr	r3, [r3, #0]
 8003d6e:	68fa      	ldr	r2, [r7, #12]
 8003d70:	430a      	orrs	r2, r1
 8003d72:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	689a      	ldr	r2, [r3, #8]
 8003d7a:	4b18      	ldr	r3, [pc, #96]	; (8003ddc <HAL_ADC_Init+0x1ac>)
 8003d7c:	4013      	ands	r3, r2
 8003d7e:	68ba      	ldr	r2, [r7, #8]
 8003d80:	429a      	cmp	r2, r3
 8003d82:	d10b      	bne.n	8003d9c <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2200      	movs	r2, #0
 8003d88:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d8e:	f023 0303 	bic.w	r3, r3, #3
 8003d92:	f043 0201 	orr.w	r2, r3, #1
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003d9a:	e018      	b.n	8003dce <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003da0:	f023 0312 	bic.w	r3, r3, #18
 8003da4:	f043 0210 	orr.w	r2, r3, #16
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003db0:	f043 0201 	orr.w	r2, r3, #1
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 8003db8:	2301      	movs	r3, #1
 8003dba:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8003dbc:	e007      	b.n	8003dce <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003dc2:	f043 0210 	orr.w	r2, r3, #16
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8003dca:	2301      	movs	r3, #1
 8003dcc:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8003dce:	7dfb      	ldrb	r3, [r7, #23]
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3718      	adds	r7, #24
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}
 8003dd8:	ffe1f7fd 	.word	0xffe1f7fd
 8003ddc:	ff1f0efe 	.word	0xff1f0efe

08003de0 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8003de0:	b580      	push	{r7, lr}
 8003de2:	b084      	sub	sp, #16
 8003de4:	af00      	add	r7, sp, #0
 8003de6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003de8:	2300      	movs	r3, #0
 8003dea:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003df2:	2b01      	cmp	r3, #1
 8003df4:	d101      	bne.n	8003dfa <HAL_ADC_Start+0x1a>
 8003df6:	2302      	movs	r3, #2
 8003df8:	e098      	b.n	8003f2c <HAL_ADC_Start+0x14c>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2201      	movs	r2, #1
 8003dfe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 8003e02:	6878      	ldr	r0, [r7, #4]
 8003e04:	f000 faa4 	bl	8004350 <ADC_Enable>
 8003e08:	4603      	mov	r3, r0
 8003e0a:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 8003e0c:	7bfb      	ldrb	r3, [r7, #15]
 8003e0e:	2b00      	cmp	r3, #0
 8003e10:	f040 8087 	bne.w	8003f22 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e18:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003e1c:	f023 0301 	bic.w	r3, r3, #1
 8003e20:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	4a41      	ldr	r2, [pc, #260]	; (8003f34 <HAL_ADC_Start+0x154>)
 8003e2e:	4293      	cmp	r3, r2
 8003e30:	d105      	bne.n	8003e3e <HAL_ADC_Start+0x5e>
 8003e32:	4b41      	ldr	r3, [pc, #260]	; (8003f38 <HAL_ADC_Start+0x158>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 8003e3a:	2b00      	cmp	r3, #0
 8003e3c:	d115      	bne.n	8003e6a <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e42:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	685b      	ldr	r3, [r3, #4]
 8003e50:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d026      	beq.n	8003ea6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e5c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e60:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8003e68:	e01d      	b.n	8003ea6 <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e6e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a2f      	ldr	r2, [pc, #188]	; (8003f38 <HAL_ADC_Start+0x158>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d004      	beq.n	8003e8a <HAL_ADC_Start+0xaa>
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	4a2b      	ldr	r2, [pc, #172]	; (8003f34 <HAL_ADC_Start+0x154>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d10d      	bne.n	8003ea6 <HAL_ADC_Start+0xc6>
 8003e8a:	4b2b      	ldr	r3, [pc, #172]	; (8003f38 <HAL_ADC_Start+0x158>)
 8003e8c:	685b      	ldr	r3, [r3, #4]
 8003e8e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d007      	beq.n	8003ea6 <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e9a:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8003e9e:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003ea6:	687b      	ldr	r3, [r7, #4]
 8003ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eaa:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d006      	beq.n	8003ec0 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003eb6:	f023 0206 	bic.w	r2, r3, #6
 8003eba:	687b      	ldr	r3, [r7, #4]
 8003ebc:	62da      	str	r2, [r3, #44]	; 0x2c
 8003ebe:	e002      	b.n	8003ec6 <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2200      	movs	r2, #0
 8003ec4:	62da      	str	r2, [r3, #44]	; 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	f06f 0202 	mvn.w	r2, #2
 8003ed6:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	689b      	ldr	r3, [r3, #8]
 8003ede:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8003ee2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8003ee6:	d113      	bne.n	8003f10 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003eec:	4a11      	ldr	r2, [pc, #68]	; (8003f34 <HAL_ADC_Start+0x154>)
 8003eee:	4293      	cmp	r3, r2
 8003ef0:	d105      	bne.n	8003efe <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 8003ef2:	4b11      	ldr	r3, [pc, #68]	; (8003f38 <HAL_ADC_Start+0x158>)
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d108      	bne.n	8003f10 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 8003f0c:	609a      	str	r2, [r3, #8]
 8003f0e:	e00c      	b.n	8003f2a <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	689a      	ldr	r2, [r3, #8]
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	681b      	ldr	r3, [r3, #0]
 8003f1a:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8003f1e:	609a      	str	r2, [r3, #8]
 8003f20:	e003      	b.n	8003f2a <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2200      	movs	r2, #0
 8003f26:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 8003f2a:	7bfb      	ldrb	r3, [r7, #15]
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3710      	adds	r7, #16
 8003f30:	46bd      	mov	sp, r7
 8003f32:	bd80      	pop	{r7, pc}
 8003f34:	40012800 	.word	0x40012800
 8003f38:	40012400 	.word	0x40012400

08003f3c <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8003f3c:	b590      	push	{r4, r7, lr}
 8003f3e:	b087      	sub	sp, #28
 8003f40:	af00      	add	r7, sp, #0
 8003f42:	6078      	str	r0, [r7, #4]
 8003f44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003f46:	2300      	movs	r3, #0
 8003f48:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 8003f4e:	2300      	movs	r3, #0
 8003f50:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 8003f52:	f7ff fe3f 	bl	8003bd4 <HAL_GetTick>
 8003f56:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	689b      	ldr	r3, [r3, #8]
 8003f5e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d00b      	beq.n	8003f7e <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f6a:	f043 0220 	orr.w	r2, r3, #32
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2200      	movs	r2, #0
 8003f76:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    return HAL_ERROR;
 8003f7a:	2301      	movs	r3, #1
 8003f7c:	e0d3      	b.n	8004126 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	685b      	ldr	r3, [r3, #4]
 8003f84:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d131      	bne.n	8003ff0 <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f92:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d12a      	bne.n	8003ff0 <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003f9a:	e021      	b.n	8003fe0 <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa2:	d01d      	beq.n	8003fe0 <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8003fa4:	683b      	ldr	r3, [r7, #0]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d007      	beq.n	8003fba <HAL_ADC_PollForConversion+0x7e>
 8003faa:	f7ff fe13 	bl	8003bd4 <HAL_GetTick>
 8003fae:	4602      	mov	r2, r0
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	1ad3      	subs	r3, r2, r3
 8003fb4:	683a      	ldr	r2, [r7, #0]
 8003fb6:	429a      	cmp	r2, r3
 8003fb8:	d212      	bcs.n	8003fe0 <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	f003 0302 	and.w	r3, r3, #2
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d10b      	bne.n	8003fe0 <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003fcc:	f043 0204 	orr.w	r2, r3, #4
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	629a      	str	r2, [r3, #40]	; 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2200      	movs	r2, #0
 8003fd8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
            
            return HAL_TIMEOUT;
 8003fdc:	2303      	movs	r3, #3
 8003fde:	e0a2      	b.n	8004126 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	f003 0302 	and.w	r3, r3, #2
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d0d6      	beq.n	8003f9c <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 8003fee:	e070      	b.n	80040d2 <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8003ff0:	4b4f      	ldr	r3, [pc, #316]	; (8004130 <HAL_ADC_PollForConversion+0x1f4>)
 8003ff2:	681c      	ldr	r4, [r3, #0]
 8003ff4:	2002      	movs	r0, #2
 8003ff6:	f002 f87b 	bl	80060f0 <HAL_RCCEx_GetPeriphCLKFreq>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	6919      	ldr	r1, [r3, #16]
 8004006:	4b4b      	ldr	r3, [pc, #300]	; (8004134 <HAL_ADC_PollForConversion+0x1f8>)
 8004008:	400b      	ands	r3, r1
 800400a:	2b00      	cmp	r3, #0
 800400c:	d118      	bne.n	8004040 <HAL_ADC_PollForConversion+0x104>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	68d9      	ldr	r1, [r3, #12]
 8004014:	4b48      	ldr	r3, [pc, #288]	; (8004138 <HAL_ADC_PollForConversion+0x1fc>)
 8004016:	400b      	ands	r3, r1
 8004018:	2b00      	cmp	r3, #0
 800401a:	d111      	bne.n	8004040 <HAL_ADC_PollForConversion+0x104>
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	6919      	ldr	r1, [r3, #16]
 8004022:	4b46      	ldr	r3, [pc, #280]	; (800413c <HAL_ADC_PollForConversion+0x200>)
 8004024:	400b      	ands	r3, r1
 8004026:	2b00      	cmp	r3, #0
 8004028:	d108      	bne.n	800403c <HAL_ADC_PollForConversion+0x100>
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	68d9      	ldr	r1, [r3, #12]
 8004030:	4b43      	ldr	r3, [pc, #268]	; (8004140 <HAL_ADC_PollForConversion+0x204>)
 8004032:	400b      	ands	r3, r1
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <HAL_ADC_PollForConversion+0x100>
 8004038:	2314      	movs	r3, #20
 800403a:	e020      	b.n	800407e <HAL_ADC_PollForConversion+0x142>
 800403c:	2329      	movs	r3, #41	; 0x29
 800403e:	e01e      	b.n	800407e <HAL_ADC_PollForConversion+0x142>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	6919      	ldr	r1, [r3, #16]
 8004046:	4b3d      	ldr	r3, [pc, #244]	; (800413c <HAL_ADC_PollForConversion+0x200>)
 8004048:	400b      	ands	r3, r1
 800404a:	2b00      	cmp	r3, #0
 800404c:	d106      	bne.n	800405c <HAL_ADC_PollForConversion+0x120>
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	68d9      	ldr	r1, [r3, #12]
 8004054:	4b3a      	ldr	r3, [pc, #232]	; (8004140 <HAL_ADC_PollForConversion+0x204>)
 8004056:	400b      	ands	r3, r1
 8004058:	2b00      	cmp	r3, #0
 800405a:	d00d      	beq.n	8004078 <HAL_ADC_PollForConversion+0x13c>
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	6919      	ldr	r1, [r3, #16]
 8004062:	4b38      	ldr	r3, [pc, #224]	; (8004144 <HAL_ADC_PollForConversion+0x208>)
 8004064:	400b      	ands	r3, r1
 8004066:	2b00      	cmp	r3, #0
 8004068:	d108      	bne.n	800407c <HAL_ADC_PollForConversion+0x140>
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	68d9      	ldr	r1, [r3, #12]
 8004070:	4b34      	ldr	r3, [pc, #208]	; (8004144 <HAL_ADC_PollForConversion+0x208>)
 8004072:	400b      	ands	r3, r1
 8004074:	2b00      	cmp	r3, #0
 8004076:	d101      	bne.n	800407c <HAL_ADC_PollForConversion+0x140>
 8004078:	2354      	movs	r3, #84	; 0x54
 800407a:	e000      	b.n	800407e <HAL_ADC_PollForConversion+0x142>
 800407c:	23fc      	movs	r3, #252	; 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800407e:	fb02 f303 	mul.w	r3, r2, r3
 8004082:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 8004084:	e021      	b.n	80040ca <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 8004086:	683b      	ldr	r3, [r7, #0]
 8004088:	f1b3 3fff 	cmp.w	r3, #4294967295
 800408c:	d01a      	beq.n	80040c4 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800408e:	683b      	ldr	r3, [r7, #0]
 8004090:	2b00      	cmp	r3, #0
 8004092:	d007      	beq.n	80040a4 <HAL_ADC_PollForConversion+0x168>
 8004094:	f7ff fd9e 	bl	8003bd4 <HAL_GetTick>
 8004098:	4602      	mov	r2, r0
 800409a:	697b      	ldr	r3, [r7, #20]
 800409c:	1ad3      	subs	r3, r2, r3
 800409e:	683a      	ldr	r2, [r7, #0]
 80040a0:	429a      	cmp	r2, r3
 80040a2:	d20f      	bcs.n	80040c4 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	693a      	ldr	r2, [r7, #16]
 80040a8:	429a      	cmp	r2, r3
 80040aa:	d90b      	bls.n	80040c4 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040b0:	f043 0204 	orr.w	r2, r3, #4
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	629a      	str	r2, [r3, #40]	; 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2200      	movs	r2, #0
 80040bc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

            return HAL_TIMEOUT;
 80040c0:	2303      	movs	r3, #3
 80040c2:	e030      	b.n	8004126 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	3301      	adds	r3, #1
 80040c8:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	693a      	ldr	r2, [r7, #16]
 80040ce:	429a      	cmp	r2, r3
 80040d0:	d8d9      	bhi.n	8004086 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80040d2:	687b      	ldr	r3, [r7, #4]
 80040d4:	681b      	ldr	r3, [r3, #0]
 80040d6:	f06f 0212 	mvn.w	r2, #18
 80040da:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80040e0:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	629a      	str	r2, [r3, #40]	; 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	689b      	ldr	r3, [r3, #8]
 80040ee:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80040f2:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80040f6:	d115      	bne.n	8004124 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d111      	bne.n	8004124 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004104:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	629a      	str	r2, [r3, #40]	; 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004110:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004114:	2b00      	cmp	r3, #0
 8004116:	d105      	bne.n	8004124 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800411c:	f043 0201 	orr.w	r2, r3, #1
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	629a      	str	r2, [r3, #40]	; 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8004124:	2300      	movs	r3, #0
}
 8004126:	4618      	mov	r0, r3
 8004128:	371c      	adds	r7, #28
 800412a:	46bd      	mov	sp, r7
 800412c:	bd90      	pop	{r4, r7, pc}
 800412e:	bf00      	nop
 8004130:	20000014 	.word	0x20000014
 8004134:	24924924 	.word	0x24924924
 8004138:	00924924 	.word	0x00924924
 800413c:	12492492 	.word	0x12492492
 8004140:	00492492 	.word	0x00492492
 8004144:	00249249 	.word	0x00249249

08004148 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8004148:	b480      	push	{r7}
 800414a:	b083      	sub	sp, #12
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8004156:	4618      	mov	r0, r3
 8004158:	370c      	adds	r7, #12
 800415a:	46bd      	mov	sp, r7
 800415c:	bc80      	pop	{r7}
 800415e:	4770      	bx	lr

08004160 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8004160:	b480      	push	{r7}
 8004162:	b085      	sub	sp, #20
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800416e:	2300      	movs	r3, #0
 8004170:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004178:	2b01      	cmp	r3, #1
 800417a:	d101      	bne.n	8004180 <HAL_ADC_ConfigChannel+0x20>
 800417c:	2302      	movs	r3, #2
 800417e:	e0dc      	b.n	800433a <HAL_ADC_ConfigChannel+0x1da>
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	2201      	movs	r2, #1
 8004184:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8004188:	683b      	ldr	r3, [r7, #0]
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	2b06      	cmp	r3, #6
 800418e:	d81c      	bhi.n	80041ca <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8004196:	683b      	ldr	r3, [r7, #0]
 8004198:	685a      	ldr	r2, [r3, #4]
 800419a:	4613      	mov	r3, r2
 800419c:	009b      	lsls	r3, r3, #2
 800419e:	4413      	add	r3, r2
 80041a0:	3b05      	subs	r3, #5
 80041a2:	221f      	movs	r2, #31
 80041a4:	fa02 f303 	lsl.w	r3, r2, r3
 80041a8:	43db      	mvns	r3, r3
 80041aa:	4019      	ands	r1, r3
 80041ac:	683b      	ldr	r3, [r7, #0]
 80041ae:	6818      	ldr	r0, [r3, #0]
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	685a      	ldr	r2, [r3, #4]
 80041b4:	4613      	mov	r3, r2
 80041b6:	009b      	lsls	r3, r3, #2
 80041b8:	4413      	add	r3, r2
 80041ba:	3b05      	subs	r3, #5
 80041bc:	fa00 f203 	lsl.w	r2, r0, r3
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	430a      	orrs	r2, r1
 80041c6:	635a      	str	r2, [r3, #52]	; 0x34
 80041c8:	e03c      	b.n	8004244 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	2b0c      	cmp	r3, #12
 80041d0:	d81c      	bhi.n	800420c <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80041d8:	683b      	ldr	r3, [r7, #0]
 80041da:	685a      	ldr	r2, [r3, #4]
 80041dc:	4613      	mov	r3, r2
 80041de:	009b      	lsls	r3, r3, #2
 80041e0:	4413      	add	r3, r2
 80041e2:	3b23      	subs	r3, #35	; 0x23
 80041e4:	221f      	movs	r2, #31
 80041e6:	fa02 f303 	lsl.w	r3, r2, r3
 80041ea:	43db      	mvns	r3, r3
 80041ec:	4019      	ands	r1, r3
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	6818      	ldr	r0, [r3, #0]
 80041f2:	683b      	ldr	r3, [r7, #0]
 80041f4:	685a      	ldr	r2, [r3, #4]
 80041f6:	4613      	mov	r3, r2
 80041f8:	009b      	lsls	r3, r3, #2
 80041fa:	4413      	add	r3, r2
 80041fc:	3b23      	subs	r3, #35	; 0x23
 80041fe:	fa00 f203 	lsl.w	r2, r0, r3
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	430a      	orrs	r2, r1
 8004208:	631a      	str	r2, [r3, #48]	; 0x30
 800420a:	e01b      	b.n	8004244 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8004212:	683b      	ldr	r3, [r7, #0]
 8004214:	685a      	ldr	r2, [r3, #4]
 8004216:	4613      	mov	r3, r2
 8004218:	009b      	lsls	r3, r3, #2
 800421a:	4413      	add	r3, r2
 800421c:	3b41      	subs	r3, #65	; 0x41
 800421e:	221f      	movs	r2, #31
 8004220:	fa02 f303 	lsl.w	r3, r2, r3
 8004224:	43db      	mvns	r3, r3
 8004226:	4019      	ands	r1, r3
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	6818      	ldr	r0, [r3, #0]
 800422c:	683b      	ldr	r3, [r7, #0]
 800422e:	685a      	ldr	r2, [r3, #4]
 8004230:	4613      	mov	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4413      	add	r3, r2
 8004236:	3b41      	subs	r3, #65	; 0x41
 8004238:	fa00 f203 	lsl.w	r2, r0, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	681b      	ldr	r3, [r3, #0]
 8004240:	430a      	orrs	r2, r1
 8004242:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	2b09      	cmp	r3, #9
 800424a:	d91c      	bls.n	8004286 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	68d9      	ldr	r1, [r3, #12]
 8004252:	683b      	ldr	r3, [r7, #0]
 8004254:	681a      	ldr	r2, [r3, #0]
 8004256:	4613      	mov	r3, r2
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	4413      	add	r3, r2
 800425c:	3b1e      	subs	r3, #30
 800425e:	2207      	movs	r2, #7
 8004260:	fa02 f303 	lsl.w	r3, r2, r3
 8004264:	43db      	mvns	r3, r3
 8004266:	4019      	ands	r1, r3
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	6898      	ldr	r0, [r3, #8]
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	4613      	mov	r3, r2
 8004272:	005b      	lsls	r3, r3, #1
 8004274:	4413      	add	r3, r2
 8004276:	3b1e      	subs	r3, #30
 8004278:	fa00 f203 	lsl.w	r2, r0, r3
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	430a      	orrs	r2, r1
 8004282:	60da      	str	r2, [r3, #12]
 8004284:	e019      	b.n	80042ba <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	6919      	ldr	r1, [r3, #16]
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	681a      	ldr	r2, [r3, #0]
 8004290:	4613      	mov	r3, r2
 8004292:	005b      	lsls	r3, r3, #1
 8004294:	4413      	add	r3, r2
 8004296:	2207      	movs	r2, #7
 8004298:	fa02 f303 	lsl.w	r3, r2, r3
 800429c:	43db      	mvns	r3, r3
 800429e:	4019      	ands	r1, r3
 80042a0:	683b      	ldr	r3, [r7, #0]
 80042a2:	6898      	ldr	r0, [r3, #8]
 80042a4:	683b      	ldr	r3, [r7, #0]
 80042a6:	681a      	ldr	r2, [r3, #0]
 80042a8:	4613      	mov	r3, r2
 80042aa:	005b      	lsls	r3, r3, #1
 80042ac:	4413      	add	r3, r2
 80042ae:	fa00 f203 	lsl.w	r2, r0, r3
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	430a      	orrs	r2, r1
 80042b8:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80042ba:	683b      	ldr	r3, [r7, #0]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	2b10      	cmp	r3, #16
 80042c0:	d003      	beq.n	80042ca <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80042c2:	683b      	ldr	r3, [r7, #0]
 80042c4:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80042c6:	2b11      	cmp	r3, #17
 80042c8:	d132      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	4a1d      	ldr	r2, [pc, #116]	; (8004344 <HAL_ADC_ConfigChannel+0x1e4>)
 80042d0:	4293      	cmp	r3, r2
 80042d2:	d125      	bne.n	8004320 <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	689b      	ldr	r3, [r3, #8]
 80042da:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80042de:	2b00      	cmp	r3, #0
 80042e0:	d126      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	689a      	ldr	r2, [r3, #8]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 80042f0:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80042f2:	683b      	ldr	r3, [r7, #0]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	2b10      	cmp	r3, #16
 80042f8:	d11a      	bne.n	8004330 <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80042fa:	4b13      	ldr	r3, [pc, #76]	; (8004348 <HAL_ADC_ConfigChannel+0x1e8>)
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	4a13      	ldr	r2, [pc, #76]	; (800434c <HAL_ADC_ConfigChannel+0x1ec>)
 8004300:	fba2 2303 	umull	r2, r3, r2, r3
 8004304:	0c9a      	lsrs	r2, r3, #18
 8004306:	4613      	mov	r3, r2
 8004308:	009b      	lsls	r3, r3, #2
 800430a:	4413      	add	r3, r2
 800430c:	005b      	lsls	r3, r3, #1
 800430e:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004310:	e002      	b.n	8004318 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8004312:	68bb      	ldr	r3, [r7, #8]
 8004314:	3b01      	subs	r3, #1
 8004316:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8004318:	68bb      	ldr	r3, [r7, #8]
 800431a:	2b00      	cmp	r3, #0
 800431c:	d1f9      	bne.n	8004312 <HAL_ADC_ConfigChannel+0x1b2>
 800431e:	e007      	b.n	8004330 <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004324:	f043 0220 	orr.w	r2, r3, #32
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 800432c:	2301      	movs	r3, #1
 800432e:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2200      	movs	r2, #0
 8004334:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8004338:	7bfb      	ldrb	r3, [r7, #15]
}
 800433a:	4618      	mov	r0, r3
 800433c:	3714      	adds	r7, #20
 800433e:	46bd      	mov	sp, r7
 8004340:	bc80      	pop	{r7}
 8004342:	4770      	bx	lr
 8004344:	40012400 	.word	0x40012400
 8004348:	20000014 	.word	0x20000014
 800434c:	431bde83 	.word	0x431bde83

08004350 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b084      	sub	sp, #16
 8004354:	af00      	add	r7, sp, #0
 8004356:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004358:	2300      	movs	r3, #0
 800435a:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 800435c:	2300      	movs	r3, #0
 800435e:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	689b      	ldr	r3, [r3, #8]
 8004366:	f003 0301 	and.w	r3, r3, #1
 800436a:	2b01      	cmp	r3, #1
 800436c:	d040      	beq.n	80043f0 <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	f042 0201 	orr.w	r2, r2, #1
 800437c:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 800437e:	4b1f      	ldr	r3, [pc, #124]	; (80043fc <ADC_Enable+0xac>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a1f      	ldr	r2, [pc, #124]	; (8004400 <ADC_Enable+0xb0>)
 8004384:	fba2 2303 	umull	r2, r3, r2, r3
 8004388:	0c9b      	lsrs	r3, r3, #18
 800438a:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 800438c:	e002      	b.n	8004394 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 800438e:	68bb      	ldr	r3, [r7, #8]
 8004390:	3b01      	subs	r3, #1
 8004392:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8004394:	68bb      	ldr	r3, [r7, #8]
 8004396:	2b00      	cmp	r3, #0
 8004398:	d1f9      	bne.n	800438e <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 800439a:	f7ff fc1b 	bl	8003bd4 <HAL_GetTick>
 800439e:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 80043a0:	e01f      	b.n	80043e2 <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80043a2:	f7ff fc17 	bl	8003bd4 <HAL_GetTick>
 80043a6:	4602      	mov	r2, r0
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	1ad3      	subs	r3, r2, r3
 80043ac:	2b02      	cmp	r3, #2
 80043ae:	d918      	bls.n	80043e2 <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	f003 0301 	and.w	r3, r3, #1
 80043ba:	2b01      	cmp	r3, #1
 80043bc:	d011      	beq.n	80043e2 <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80043c2:	f043 0210 	orr.w	r2, r3, #16
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043ce:	f043 0201 	orr.w	r2, r3, #1
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	62da      	str	r2, [r3, #44]	; 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2200      	movs	r2, #0
 80043da:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

          return HAL_ERROR;
 80043de:	2301      	movs	r3, #1
 80043e0:	e007      	b.n	80043f2 <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f003 0301 	and.w	r3, r3, #1
 80043ec:	2b01      	cmp	r3, #1
 80043ee:	d1d8      	bne.n	80043a2 <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 80043f0:	2300      	movs	r3, #0
}
 80043f2:	4618      	mov	r0, r3
 80043f4:	3710      	adds	r7, #16
 80043f6:	46bd      	mov	sp, r7
 80043f8:	bd80      	pop	{r7, pc}
 80043fa:	bf00      	nop
 80043fc:	20000014 	.word	0x20000014
 8004400:	431bde83 	.word	0x431bde83

08004404 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8004404:	b580      	push	{r7, lr}
 8004406:	b084      	sub	sp, #16
 8004408:	af00      	add	r7, sp, #0
 800440a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800440c:	2300      	movs	r3, #0
 800440e:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	689b      	ldr	r3, [r3, #8]
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b01      	cmp	r3, #1
 800441c:	d12e      	bne.n	800447c <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	689a      	ldr	r2, [r3, #8]
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	f022 0201 	bic.w	r2, r2, #1
 800442c:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 800442e:	f7ff fbd1 	bl	8003bd4 <HAL_GetTick>
 8004432:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8004434:	e01b      	b.n	800446e <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004436:	f7ff fbcd 	bl	8003bd4 <HAL_GetTick>
 800443a:	4602      	mov	r2, r0
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	1ad3      	subs	r3, r2, r3
 8004440:	2b02      	cmp	r3, #2
 8004442:	d914      	bls.n	800446e <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 0301 	and.w	r3, r3, #1
 800444e:	2b01      	cmp	r3, #1
 8004450:	d10d      	bne.n	800446e <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004456:	f043 0210 	orr.w	r2, r3, #16
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	629a      	str	r2, [r3, #40]	; 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004462:	f043 0201 	orr.w	r2, r3, #1
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	62da      	str	r2, [r3, #44]	; 0x2c

          return HAL_ERROR;
 800446a:	2301      	movs	r3, #1
 800446c:	e007      	b.n	800447e <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	689b      	ldr	r3, [r3, #8]
 8004474:	f003 0301 	and.w	r3, r3, #1
 8004478:	2b01      	cmp	r3, #1
 800447a:	d0dc      	beq.n	8004436 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 800447c:	2300      	movs	r3, #0
}
 800447e:	4618      	mov	r0, r3
 8004480:	3710      	adds	r7, #16
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
	...

08004488 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004488:	b480      	push	{r7}
 800448a:	b085      	sub	sp, #20
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004498:	4b0c      	ldr	r3, [pc, #48]	; (80044cc <__NVIC_SetPriorityGrouping+0x44>)
 800449a:	68db      	ldr	r3, [r3, #12]
 800449c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800449e:	68ba      	ldr	r2, [r7, #8]
 80044a0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80044a4:	4013      	ands	r3, r2
 80044a6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80044ac:	68bb      	ldr	r3, [r7, #8]
 80044ae:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80044b0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80044b4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80044b8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80044ba:	4a04      	ldr	r2, [pc, #16]	; (80044cc <__NVIC_SetPriorityGrouping+0x44>)
 80044bc:	68bb      	ldr	r3, [r7, #8]
 80044be:	60d3      	str	r3, [r2, #12]
}
 80044c0:	bf00      	nop
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	bc80      	pop	{r7}
 80044c8:	4770      	bx	lr
 80044ca:	bf00      	nop
 80044cc:	e000ed00 	.word	0xe000ed00

080044d0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80044d0:	b480      	push	{r7}
 80044d2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80044d4:	4b04      	ldr	r3, [pc, #16]	; (80044e8 <__NVIC_GetPriorityGrouping+0x18>)
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	0a1b      	lsrs	r3, r3, #8
 80044da:	f003 0307 	and.w	r3, r3, #7
}
 80044de:	4618      	mov	r0, r3
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bc80      	pop	{r7}
 80044e4:	4770      	bx	lr
 80044e6:	bf00      	nop
 80044e8:	e000ed00 	.word	0xe000ed00

080044ec <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80044ec:	b480      	push	{r7}
 80044ee:	b083      	sub	sp, #12
 80044f0:	af00      	add	r7, sp, #0
 80044f2:	4603      	mov	r3, r0
 80044f4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80044f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	db0b      	blt.n	8004516 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80044fe:	79fb      	ldrb	r3, [r7, #7]
 8004500:	f003 021f 	and.w	r2, r3, #31
 8004504:	4906      	ldr	r1, [pc, #24]	; (8004520 <__NVIC_EnableIRQ+0x34>)
 8004506:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800450a:	095b      	lsrs	r3, r3, #5
 800450c:	2001      	movs	r0, #1
 800450e:	fa00 f202 	lsl.w	r2, r0, r2
 8004512:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004516:	bf00      	nop
 8004518:	370c      	adds	r7, #12
 800451a:	46bd      	mov	sp, r7
 800451c:	bc80      	pop	{r7}
 800451e:	4770      	bx	lr
 8004520:	e000e100 	.word	0xe000e100

08004524 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004524:	b480      	push	{r7}
 8004526:	b083      	sub	sp, #12
 8004528:	af00      	add	r7, sp, #0
 800452a:	4603      	mov	r3, r0
 800452c:	6039      	str	r1, [r7, #0]
 800452e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004534:	2b00      	cmp	r3, #0
 8004536:	db0a      	blt.n	800454e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004538:	683b      	ldr	r3, [r7, #0]
 800453a:	b2da      	uxtb	r2, r3
 800453c:	490c      	ldr	r1, [pc, #48]	; (8004570 <__NVIC_SetPriority+0x4c>)
 800453e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004542:	0112      	lsls	r2, r2, #4
 8004544:	b2d2      	uxtb	r2, r2
 8004546:	440b      	add	r3, r1
 8004548:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800454c:	e00a      	b.n	8004564 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800454e:	683b      	ldr	r3, [r7, #0]
 8004550:	b2da      	uxtb	r2, r3
 8004552:	4908      	ldr	r1, [pc, #32]	; (8004574 <__NVIC_SetPriority+0x50>)
 8004554:	79fb      	ldrb	r3, [r7, #7]
 8004556:	f003 030f 	and.w	r3, r3, #15
 800455a:	3b04      	subs	r3, #4
 800455c:	0112      	lsls	r2, r2, #4
 800455e:	b2d2      	uxtb	r2, r2
 8004560:	440b      	add	r3, r1
 8004562:	761a      	strb	r2, [r3, #24]
}
 8004564:	bf00      	nop
 8004566:	370c      	adds	r7, #12
 8004568:	46bd      	mov	sp, r7
 800456a:	bc80      	pop	{r7}
 800456c:	4770      	bx	lr
 800456e:	bf00      	nop
 8004570:	e000e100 	.word	0xe000e100
 8004574:	e000ed00 	.word	0xe000ed00

08004578 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004578:	b480      	push	{r7}
 800457a:	b089      	sub	sp, #36	; 0x24
 800457c:	af00      	add	r7, sp, #0
 800457e:	60f8      	str	r0, [r7, #12]
 8004580:	60b9      	str	r1, [r7, #8]
 8004582:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	f003 0307 	and.w	r3, r3, #7
 800458a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800458c:	69fb      	ldr	r3, [r7, #28]
 800458e:	f1c3 0307 	rsb	r3, r3, #7
 8004592:	2b04      	cmp	r3, #4
 8004594:	bf28      	it	cs
 8004596:	2304      	movcs	r3, #4
 8004598:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800459a:	69fb      	ldr	r3, [r7, #28]
 800459c:	3304      	adds	r3, #4
 800459e:	2b06      	cmp	r3, #6
 80045a0:	d902      	bls.n	80045a8 <NVIC_EncodePriority+0x30>
 80045a2:	69fb      	ldr	r3, [r7, #28]
 80045a4:	3b03      	subs	r3, #3
 80045a6:	e000      	b.n	80045aa <NVIC_EncodePriority+0x32>
 80045a8:	2300      	movs	r3, #0
 80045aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045ac:	f04f 32ff 	mov.w	r2, #4294967295
 80045b0:	69bb      	ldr	r3, [r7, #24]
 80045b2:	fa02 f303 	lsl.w	r3, r2, r3
 80045b6:	43da      	mvns	r2, r3
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	401a      	ands	r2, r3
 80045bc:	697b      	ldr	r3, [r7, #20]
 80045be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80045c0:	f04f 31ff 	mov.w	r1, #4294967295
 80045c4:	697b      	ldr	r3, [r7, #20]
 80045c6:	fa01 f303 	lsl.w	r3, r1, r3
 80045ca:	43d9      	mvns	r1, r3
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80045d0:	4313      	orrs	r3, r2
         );
}
 80045d2:	4618      	mov	r0, r3
 80045d4:	3724      	adds	r7, #36	; 0x24
 80045d6:	46bd      	mov	sp, r7
 80045d8:	bc80      	pop	{r7}
 80045da:	4770      	bx	lr

080045dc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0
 80045e2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	3b01      	subs	r3, #1
 80045e8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80045ec:	d301      	bcc.n	80045f2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80045ee:	2301      	movs	r3, #1
 80045f0:	e00f      	b.n	8004612 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80045f2:	4a0a      	ldr	r2, [pc, #40]	; (800461c <SysTick_Config+0x40>)
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	3b01      	subs	r3, #1
 80045f8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80045fa:	210f      	movs	r1, #15
 80045fc:	f04f 30ff 	mov.w	r0, #4294967295
 8004600:	f7ff ff90 	bl	8004524 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004604:	4b05      	ldr	r3, [pc, #20]	; (800461c <SysTick_Config+0x40>)
 8004606:	2200      	movs	r2, #0
 8004608:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800460a:	4b04      	ldr	r3, [pc, #16]	; (800461c <SysTick_Config+0x40>)
 800460c:	2207      	movs	r2, #7
 800460e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004610:	2300      	movs	r3, #0
}
 8004612:	4618      	mov	r0, r3
 8004614:	3708      	adds	r7, #8
 8004616:	46bd      	mov	sp, r7
 8004618:	bd80      	pop	{r7, pc}
 800461a:	bf00      	nop
 800461c:	e000e010 	.word	0xe000e010

08004620 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004620:	b580      	push	{r7, lr}
 8004622:	b082      	sub	sp, #8
 8004624:	af00      	add	r7, sp, #0
 8004626:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004628:	6878      	ldr	r0, [r7, #4]
 800462a:	f7ff ff2d 	bl	8004488 <__NVIC_SetPriorityGrouping>
}
 800462e:	bf00      	nop
 8004630:	3708      	adds	r7, #8
 8004632:	46bd      	mov	sp, r7
 8004634:	bd80      	pop	{r7, pc}

08004636 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004636:	b580      	push	{r7, lr}
 8004638:	b086      	sub	sp, #24
 800463a:	af00      	add	r7, sp, #0
 800463c:	4603      	mov	r3, r0
 800463e:	60b9      	str	r1, [r7, #8]
 8004640:	607a      	str	r2, [r7, #4]
 8004642:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004644:	2300      	movs	r3, #0
 8004646:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8004648:	f7ff ff42 	bl	80044d0 <__NVIC_GetPriorityGrouping>
 800464c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800464e:	687a      	ldr	r2, [r7, #4]
 8004650:	68b9      	ldr	r1, [r7, #8]
 8004652:	6978      	ldr	r0, [r7, #20]
 8004654:	f7ff ff90 	bl	8004578 <NVIC_EncodePriority>
 8004658:	4602      	mov	r2, r0
 800465a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800465e:	4611      	mov	r1, r2
 8004660:	4618      	mov	r0, r3
 8004662:	f7ff ff5f 	bl	8004524 <__NVIC_SetPriority>
}
 8004666:	bf00      	nop
 8004668:	3718      	adds	r7, #24
 800466a:	46bd      	mov	sp, r7
 800466c:	bd80      	pop	{r7, pc}

0800466e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800466e:	b580      	push	{r7, lr}
 8004670:	b082      	sub	sp, #8
 8004672:	af00      	add	r7, sp, #0
 8004674:	4603      	mov	r3, r0
 8004676:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800467c:	4618      	mov	r0, r3
 800467e:	f7ff ff35 	bl	80044ec <__NVIC_EnableIRQ>
}
 8004682:	bf00      	nop
 8004684:	3708      	adds	r7, #8
 8004686:	46bd      	mov	sp, r7
 8004688:	bd80      	pop	{r7, pc}

0800468a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800468a:	b580      	push	{r7, lr}
 800468c:	b082      	sub	sp, #8
 800468e:	af00      	add	r7, sp, #0
 8004690:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004692:	6878      	ldr	r0, [r7, #4]
 8004694:	f7ff ffa2 	bl	80045dc <SysTick_Config>
 8004698:	4603      	mov	r3, r0
}
 800469a:	4618      	mov	r0, r3
 800469c:	3708      	adds	r7, #8
 800469e:	46bd      	mov	sp, r7
 80046a0:	bd80      	pop	{r7, pc}

080046a2 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80046a2:	b480      	push	{r7}
 80046a4:	b085      	sub	sp, #20
 80046a6:	af00      	add	r7, sp, #0
 80046a8:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80046aa:	2300      	movs	r3, #0
 80046ac:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b02      	cmp	r3, #2
 80046b8:	d008      	beq.n	80046cc <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2204      	movs	r2, #4
 80046be:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2200      	movs	r2, #0
 80046c4:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 80046c8:	2301      	movs	r3, #1
 80046ca:	e020      	b.n	800470e <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 020e 	bic.w	r2, r2, #14
 80046da:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	681a      	ldr	r2, [r3, #0]
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	f022 0201 	bic.w	r2, r2, #1
 80046ea:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80046f4:	2101      	movs	r1, #1
 80046f6:	fa01 f202 	lsl.w	r2, r1, r2
 80046fa:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2201      	movs	r2, #1
 8004700:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8004704:	687b      	ldr	r3, [r7, #4]
 8004706:	2200      	movs	r2, #0
 8004708:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 800470c:	7bfb      	ldrb	r3, [r7, #15]
}
 800470e:	4618      	mov	r0, r3
 8004710:	3714      	adds	r7, #20
 8004712:	46bd      	mov	sp, r7
 8004714:	bc80      	pop	{r7}
 8004716:	4770      	bx	lr

08004718 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8004718:	b580      	push	{r7, lr}
 800471a:	b084      	sub	sp, #16
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004720:	2300      	movs	r3, #0
 8004722:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 800472a:	b2db      	uxtb	r3, r3
 800472c:	2b02      	cmp	r3, #2
 800472e:	d005      	beq.n	800473c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2204      	movs	r2, #4
 8004734:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	73fb      	strb	r3, [r7, #15]
 800473a:	e051      	b.n	80047e0 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	681a      	ldr	r2, [r3, #0]
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	f022 020e 	bic.w	r2, r2, #14
 800474a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	681a      	ldr	r2, [r3, #0]
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	f022 0201 	bic.w	r2, r2, #1
 800475a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	4a22      	ldr	r2, [pc, #136]	; (80047ec <HAL_DMA_Abort_IT+0xd4>)
 8004762:	4293      	cmp	r3, r2
 8004764:	d029      	beq.n	80047ba <HAL_DMA_Abort_IT+0xa2>
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a21      	ldr	r2, [pc, #132]	; (80047f0 <HAL_DMA_Abort_IT+0xd8>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d022      	beq.n	80047b6 <HAL_DMA_Abort_IT+0x9e>
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	681b      	ldr	r3, [r3, #0]
 8004774:	4a1f      	ldr	r2, [pc, #124]	; (80047f4 <HAL_DMA_Abort_IT+0xdc>)
 8004776:	4293      	cmp	r3, r2
 8004778:	d01a      	beq.n	80047b0 <HAL_DMA_Abort_IT+0x98>
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	4a1e      	ldr	r2, [pc, #120]	; (80047f8 <HAL_DMA_Abort_IT+0xe0>)
 8004780:	4293      	cmp	r3, r2
 8004782:	d012      	beq.n	80047aa <HAL_DMA_Abort_IT+0x92>
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	4a1c      	ldr	r2, [pc, #112]	; (80047fc <HAL_DMA_Abort_IT+0xe4>)
 800478a:	4293      	cmp	r3, r2
 800478c:	d00a      	beq.n	80047a4 <HAL_DMA_Abort_IT+0x8c>
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	4a1b      	ldr	r2, [pc, #108]	; (8004800 <HAL_DMA_Abort_IT+0xe8>)
 8004794:	4293      	cmp	r3, r2
 8004796:	d102      	bne.n	800479e <HAL_DMA_Abort_IT+0x86>
 8004798:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800479c:	e00e      	b.n	80047bc <HAL_DMA_Abort_IT+0xa4>
 800479e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80047a2:	e00b      	b.n	80047bc <HAL_DMA_Abort_IT+0xa4>
 80047a4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80047a8:	e008      	b.n	80047bc <HAL_DMA_Abort_IT+0xa4>
 80047aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80047ae:	e005      	b.n	80047bc <HAL_DMA_Abort_IT+0xa4>
 80047b0:	f44f 7380 	mov.w	r3, #256	; 0x100
 80047b4:	e002      	b.n	80047bc <HAL_DMA_Abort_IT+0xa4>
 80047b6:	2310      	movs	r3, #16
 80047b8:	e000      	b.n	80047bc <HAL_DMA_Abort_IT+0xa4>
 80047ba:	2301      	movs	r3, #1
 80047bc:	4a11      	ldr	r2, [pc, #68]	; (8004804 <HAL_DMA_Abort_IT+0xec>)
 80047be:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2201      	movs	r2, #1
 80047c4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	2200      	movs	r2, #0
 80047cc:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d003      	beq.n	80047e0 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80047dc:	6878      	ldr	r0, [r7, #4]
 80047de:	4798      	blx	r3
    } 
  }
  return status;
 80047e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e2:	4618      	mov	r0, r3
 80047e4:	3710      	adds	r7, #16
 80047e6:	46bd      	mov	sp, r7
 80047e8:	bd80      	pop	{r7, pc}
 80047ea:	bf00      	nop
 80047ec:	40020008 	.word	0x40020008
 80047f0:	4002001c 	.word	0x4002001c
 80047f4:	40020030 	.word	0x40020030
 80047f8:	40020044 	.word	0x40020044
 80047fc:	40020058 	.word	0x40020058
 8004800:	4002006c 	.word	0x4002006c
 8004804:	40020000 	.word	0x40020000

08004808 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004808:	b480      	push	{r7}
 800480a:	b08b      	sub	sp, #44	; 0x2c
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004812:	2300      	movs	r3, #0
 8004814:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8004816:	2300      	movs	r3, #0
 8004818:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800481a:	e169      	b.n	8004af0 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 800481c:	2201      	movs	r2, #1
 800481e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004820:	fa02 f303 	lsl.w	r3, r2, r3
 8004824:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004826:	683b      	ldr	r3, [r7, #0]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69fa      	ldr	r2, [r7, #28]
 800482c:	4013      	ands	r3, r2
 800482e:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8004830:	69ba      	ldr	r2, [r7, #24]
 8004832:	69fb      	ldr	r3, [r7, #28]
 8004834:	429a      	cmp	r2, r3
 8004836:	f040 8158 	bne.w	8004aea <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800483a:	683b      	ldr	r3, [r7, #0]
 800483c:	685b      	ldr	r3, [r3, #4]
 800483e:	4a9a      	ldr	r2, [pc, #616]	; (8004aa8 <HAL_GPIO_Init+0x2a0>)
 8004840:	4293      	cmp	r3, r2
 8004842:	d05e      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004844:	4a98      	ldr	r2, [pc, #608]	; (8004aa8 <HAL_GPIO_Init+0x2a0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d875      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 800484a:	4a98      	ldr	r2, [pc, #608]	; (8004aac <HAL_GPIO_Init+0x2a4>)
 800484c:	4293      	cmp	r3, r2
 800484e:	d058      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004850:	4a96      	ldr	r2, [pc, #600]	; (8004aac <HAL_GPIO_Init+0x2a4>)
 8004852:	4293      	cmp	r3, r2
 8004854:	d86f      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 8004856:	4a96      	ldr	r2, [pc, #600]	; (8004ab0 <HAL_GPIO_Init+0x2a8>)
 8004858:	4293      	cmp	r3, r2
 800485a:	d052      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 800485c:	4a94      	ldr	r2, [pc, #592]	; (8004ab0 <HAL_GPIO_Init+0x2a8>)
 800485e:	4293      	cmp	r3, r2
 8004860:	d869      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 8004862:	4a94      	ldr	r2, [pc, #592]	; (8004ab4 <HAL_GPIO_Init+0x2ac>)
 8004864:	4293      	cmp	r3, r2
 8004866:	d04c      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004868:	4a92      	ldr	r2, [pc, #584]	; (8004ab4 <HAL_GPIO_Init+0x2ac>)
 800486a:	4293      	cmp	r3, r2
 800486c:	d863      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 800486e:	4a92      	ldr	r2, [pc, #584]	; (8004ab8 <HAL_GPIO_Init+0x2b0>)
 8004870:	4293      	cmp	r3, r2
 8004872:	d046      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
 8004874:	4a90      	ldr	r2, [pc, #576]	; (8004ab8 <HAL_GPIO_Init+0x2b0>)
 8004876:	4293      	cmp	r3, r2
 8004878:	d85d      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 800487a:	2b12      	cmp	r3, #18
 800487c:	d82a      	bhi.n	80048d4 <HAL_GPIO_Init+0xcc>
 800487e:	2b12      	cmp	r3, #18
 8004880:	d859      	bhi.n	8004936 <HAL_GPIO_Init+0x12e>
 8004882:	a201      	add	r2, pc, #4	; (adr r2, 8004888 <HAL_GPIO_Init+0x80>)
 8004884:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004888:	08004903 	.word	0x08004903
 800488c:	080048dd 	.word	0x080048dd
 8004890:	080048ef 	.word	0x080048ef
 8004894:	08004931 	.word	0x08004931
 8004898:	08004937 	.word	0x08004937
 800489c:	08004937 	.word	0x08004937
 80048a0:	08004937 	.word	0x08004937
 80048a4:	08004937 	.word	0x08004937
 80048a8:	08004937 	.word	0x08004937
 80048ac:	08004937 	.word	0x08004937
 80048b0:	08004937 	.word	0x08004937
 80048b4:	08004937 	.word	0x08004937
 80048b8:	08004937 	.word	0x08004937
 80048bc:	08004937 	.word	0x08004937
 80048c0:	08004937 	.word	0x08004937
 80048c4:	08004937 	.word	0x08004937
 80048c8:	08004937 	.word	0x08004937
 80048cc:	080048e5 	.word	0x080048e5
 80048d0:	080048f9 	.word	0x080048f9
 80048d4:	4a79      	ldr	r2, [pc, #484]	; (8004abc <HAL_GPIO_Init+0x2b4>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d013      	beq.n	8004902 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80048da:	e02c      	b.n	8004936 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	68db      	ldr	r3, [r3, #12]
 80048e0:	623b      	str	r3, [r7, #32]
          break;
 80048e2:	e029      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80048e4:	683b      	ldr	r3, [r7, #0]
 80048e6:	68db      	ldr	r3, [r3, #12]
 80048e8:	3304      	adds	r3, #4
 80048ea:	623b      	str	r3, [r7, #32]
          break;
 80048ec:	e024      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80048ee:	683b      	ldr	r3, [r7, #0]
 80048f0:	68db      	ldr	r3, [r3, #12]
 80048f2:	3308      	adds	r3, #8
 80048f4:	623b      	str	r3, [r7, #32]
          break;
 80048f6:	e01f      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	68db      	ldr	r3, [r3, #12]
 80048fc:	330c      	adds	r3, #12
 80048fe:	623b      	str	r3, [r7, #32]
          break;
 8004900:	e01a      	b.n	8004938 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8004902:	683b      	ldr	r3, [r7, #0]
 8004904:	689b      	ldr	r3, [r3, #8]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d102      	bne.n	8004910 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 800490a:	2304      	movs	r3, #4
 800490c:	623b      	str	r3, [r7, #32]
          break;
 800490e:	e013      	b.n	8004938 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	2b01      	cmp	r3, #1
 8004916:	d105      	bne.n	8004924 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004918:	2308      	movs	r3, #8
 800491a:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	69fa      	ldr	r2, [r7, #28]
 8004920:	611a      	str	r2, [r3, #16]
          break;
 8004922:	e009      	b.n	8004938 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8004924:	2308      	movs	r3, #8
 8004926:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	69fa      	ldr	r2, [r7, #28]
 800492c:	615a      	str	r2, [r3, #20]
          break;
 800492e:	e003      	b.n	8004938 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8004930:	2300      	movs	r3, #0
 8004932:	623b      	str	r3, [r7, #32]
          break;
 8004934:	e000      	b.n	8004938 <HAL_GPIO_Init+0x130>
          break;
 8004936:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8004938:	69bb      	ldr	r3, [r7, #24]
 800493a:	2bff      	cmp	r3, #255	; 0xff
 800493c:	d801      	bhi.n	8004942 <HAL_GPIO_Init+0x13a>
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	e001      	b.n	8004946 <HAL_GPIO_Init+0x13e>
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	3304      	adds	r3, #4
 8004946:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	2bff      	cmp	r3, #255	; 0xff
 800494c:	d802      	bhi.n	8004954 <HAL_GPIO_Init+0x14c>
 800494e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004950:	009b      	lsls	r3, r3, #2
 8004952:	e002      	b.n	800495a <HAL_GPIO_Init+0x152>
 8004954:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004956:	3b08      	subs	r3, #8
 8004958:	009b      	lsls	r3, r3, #2
 800495a:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	681a      	ldr	r2, [r3, #0]
 8004960:	210f      	movs	r1, #15
 8004962:	693b      	ldr	r3, [r7, #16]
 8004964:	fa01 f303 	lsl.w	r3, r1, r3
 8004968:	43db      	mvns	r3, r3
 800496a:	401a      	ands	r2, r3
 800496c:	6a39      	ldr	r1, [r7, #32]
 800496e:	693b      	ldr	r3, [r7, #16]
 8004970:	fa01 f303 	lsl.w	r3, r1, r3
 8004974:	431a      	orrs	r2, r3
 8004976:	697b      	ldr	r3, [r7, #20]
 8004978:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004982:	2b00      	cmp	r3, #0
 8004984:	f000 80b1 	beq.w	8004aea <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8004988:	4b4d      	ldr	r3, [pc, #308]	; (8004ac0 <HAL_GPIO_Init+0x2b8>)
 800498a:	699b      	ldr	r3, [r3, #24]
 800498c:	4a4c      	ldr	r2, [pc, #304]	; (8004ac0 <HAL_GPIO_Init+0x2b8>)
 800498e:	f043 0301 	orr.w	r3, r3, #1
 8004992:	6193      	str	r3, [r2, #24]
 8004994:	4b4a      	ldr	r3, [pc, #296]	; (8004ac0 <HAL_GPIO_Init+0x2b8>)
 8004996:	699b      	ldr	r3, [r3, #24]
 8004998:	f003 0301 	and.w	r3, r3, #1
 800499c:	60bb      	str	r3, [r7, #8]
 800499e:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 80049a0:	4a48      	ldr	r2, [pc, #288]	; (8004ac4 <HAL_GPIO_Init+0x2bc>)
 80049a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049a4:	089b      	lsrs	r3, r3, #2
 80049a6:	3302      	adds	r3, #2
 80049a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80049ac:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80049ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049b0:	f003 0303 	and.w	r3, r3, #3
 80049b4:	009b      	lsls	r3, r3, #2
 80049b6:	220f      	movs	r2, #15
 80049b8:	fa02 f303 	lsl.w	r3, r2, r3
 80049bc:	43db      	mvns	r3, r3
 80049be:	68fa      	ldr	r2, [r7, #12]
 80049c0:	4013      	ands	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	4a40      	ldr	r2, [pc, #256]	; (8004ac8 <HAL_GPIO_Init+0x2c0>)
 80049c8:	4293      	cmp	r3, r2
 80049ca:	d013      	beq.n	80049f4 <HAL_GPIO_Init+0x1ec>
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	4a3f      	ldr	r2, [pc, #252]	; (8004acc <HAL_GPIO_Init+0x2c4>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00d      	beq.n	80049f0 <HAL_GPIO_Init+0x1e8>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	4a3e      	ldr	r2, [pc, #248]	; (8004ad0 <HAL_GPIO_Init+0x2c8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d007      	beq.n	80049ec <HAL_GPIO_Init+0x1e4>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	4a3d      	ldr	r2, [pc, #244]	; (8004ad4 <HAL_GPIO_Init+0x2cc>)
 80049e0:	4293      	cmp	r3, r2
 80049e2:	d101      	bne.n	80049e8 <HAL_GPIO_Init+0x1e0>
 80049e4:	2303      	movs	r3, #3
 80049e6:	e006      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049e8:	2304      	movs	r3, #4
 80049ea:	e004      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049ec:	2302      	movs	r3, #2
 80049ee:	e002      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049f0:	2301      	movs	r3, #1
 80049f2:	e000      	b.n	80049f6 <HAL_GPIO_Init+0x1ee>
 80049f4:	2300      	movs	r3, #0
 80049f6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049f8:	f002 0203 	and.w	r2, r2, #3
 80049fc:	0092      	lsls	r2, r2, #2
 80049fe:	4093      	lsls	r3, r2
 8004a00:	68fa      	ldr	r2, [r7, #12]
 8004a02:	4313      	orrs	r3, r2
 8004a04:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8004a06:	492f      	ldr	r1, [pc, #188]	; (8004ac4 <HAL_GPIO_Init+0x2bc>)
 8004a08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a0a:	089b      	lsrs	r3, r3, #2
 8004a0c:	3302      	adds	r3, #2
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004a14:	683b      	ldr	r3, [r7, #0]
 8004a16:	685b      	ldr	r3, [r3, #4]
 8004a18:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d006      	beq.n	8004a2e <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8004a20:	4b2d      	ldr	r3, [pc, #180]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a22:	689a      	ldr	r2, [r3, #8]
 8004a24:	492c      	ldr	r1, [pc, #176]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a26:	69bb      	ldr	r3, [r7, #24]
 8004a28:	4313      	orrs	r3, r2
 8004a2a:	608b      	str	r3, [r1, #8]
 8004a2c:	e006      	b.n	8004a3c <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8004a2e:	4b2a      	ldr	r3, [pc, #168]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a30:	689a      	ldr	r2, [r3, #8]
 8004a32:	69bb      	ldr	r3, [r7, #24]
 8004a34:	43db      	mvns	r3, r3
 8004a36:	4928      	ldr	r1, [pc, #160]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a38:	4013      	ands	r3, r2
 8004a3a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004a3c:	683b      	ldr	r3, [r7, #0]
 8004a3e:	685b      	ldr	r3, [r3, #4]
 8004a40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d006      	beq.n	8004a56 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8004a48:	4b23      	ldr	r3, [pc, #140]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a4a:	68da      	ldr	r2, [r3, #12]
 8004a4c:	4922      	ldr	r1, [pc, #136]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a4e:	69bb      	ldr	r3, [r7, #24]
 8004a50:	4313      	orrs	r3, r2
 8004a52:	60cb      	str	r3, [r1, #12]
 8004a54:	e006      	b.n	8004a64 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8004a56:	4b20      	ldr	r3, [pc, #128]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a58:	68da      	ldr	r2, [r3, #12]
 8004a5a:	69bb      	ldr	r3, [r7, #24]
 8004a5c:	43db      	mvns	r3, r3
 8004a5e:	491e      	ldr	r1, [pc, #120]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a60:	4013      	ands	r3, r2
 8004a62:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004a64:	683b      	ldr	r3, [r7, #0]
 8004a66:	685b      	ldr	r3, [r3, #4]
 8004a68:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d006      	beq.n	8004a7e <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8004a70:	4b19      	ldr	r3, [pc, #100]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	4918      	ldr	r1, [pc, #96]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a76:	69bb      	ldr	r3, [r7, #24]
 8004a78:	4313      	orrs	r3, r2
 8004a7a:	604b      	str	r3, [r1, #4]
 8004a7c:	e006      	b.n	8004a8c <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8004a7e:	4b16      	ldr	r3, [pc, #88]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a80:	685a      	ldr	r2, [r3, #4]
 8004a82:	69bb      	ldr	r3, [r7, #24]
 8004a84:	43db      	mvns	r3, r3
 8004a86:	4914      	ldr	r1, [pc, #80]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a88:	4013      	ands	r3, r2
 8004a8a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004a8c:	683b      	ldr	r3, [r7, #0]
 8004a8e:	685b      	ldr	r3, [r3, #4]
 8004a90:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004a94:	2b00      	cmp	r3, #0
 8004a96:	d021      	beq.n	8004adc <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8004a98:	4b0f      	ldr	r3, [pc, #60]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a9a:	681a      	ldr	r2, [r3, #0]
 8004a9c:	490e      	ldr	r1, [pc, #56]	; (8004ad8 <HAL_GPIO_Init+0x2d0>)
 8004a9e:	69bb      	ldr	r3, [r7, #24]
 8004aa0:	4313      	orrs	r3, r2
 8004aa2:	600b      	str	r3, [r1, #0]
 8004aa4:	e021      	b.n	8004aea <HAL_GPIO_Init+0x2e2>
 8004aa6:	bf00      	nop
 8004aa8:	10320000 	.word	0x10320000
 8004aac:	10310000 	.word	0x10310000
 8004ab0:	10220000 	.word	0x10220000
 8004ab4:	10210000 	.word	0x10210000
 8004ab8:	10120000 	.word	0x10120000
 8004abc:	10110000 	.word	0x10110000
 8004ac0:	40021000 	.word	0x40021000
 8004ac4:	40010000 	.word	0x40010000
 8004ac8:	40010800 	.word	0x40010800
 8004acc:	40010c00 	.word	0x40010c00
 8004ad0:	40011000 	.word	0x40011000
 8004ad4:	40011400 	.word	0x40011400
 8004ad8:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8004adc:	4b0b      	ldr	r3, [pc, #44]	; (8004b0c <HAL_GPIO_Init+0x304>)
 8004ade:	681a      	ldr	r2, [r3, #0]
 8004ae0:	69bb      	ldr	r3, [r7, #24]
 8004ae2:	43db      	mvns	r3, r3
 8004ae4:	4909      	ldr	r1, [pc, #36]	; (8004b0c <HAL_GPIO_Init+0x304>)
 8004ae6:	4013      	ands	r3, r2
 8004ae8:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8004aea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aec:	3301      	adds	r3, #1
 8004aee:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004af0:	683b      	ldr	r3, [r7, #0]
 8004af2:	681a      	ldr	r2, [r3, #0]
 8004af4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af6:	fa22 f303 	lsr.w	r3, r2, r3
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	f47f ae8e 	bne.w	800481c <HAL_GPIO_Init+0x14>
  }
}
 8004b00:	bf00      	nop
 8004b02:	bf00      	nop
 8004b04:	372c      	adds	r7, #44	; 0x2c
 8004b06:	46bd      	mov	sp, r7
 8004b08:	bc80      	pop	{r7}
 8004b0a:	4770      	bx	lr
 8004b0c:	40010400 	.word	0x40010400

08004b10 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b10:	b480      	push	{r7}
 8004b12:	b085      	sub	sp, #20
 8004b14:	af00      	add	r7, sp, #0
 8004b16:	6078      	str	r0, [r7, #4]
 8004b18:	460b      	mov	r3, r1
 8004b1a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	689a      	ldr	r2, [r3, #8]
 8004b20:	887b      	ldrh	r3, [r7, #2]
 8004b22:	4013      	ands	r3, r2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d002      	beq.n	8004b2e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004b28:	2301      	movs	r3, #1
 8004b2a:	73fb      	strb	r3, [r7, #15]
 8004b2c:	e001      	b.n	8004b32 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004b2e:	2300      	movs	r3, #0
 8004b30:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004b32:	7bfb      	ldrb	r3, [r7, #15]
}
 8004b34:	4618      	mov	r0, r3
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	bc80      	pop	{r7}
 8004b3c:	4770      	bx	lr

08004b3e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004b3e:	b480      	push	{r7}
 8004b40:	b083      	sub	sp, #12
 8004b42:	af00      	add	r7, sp, #0
 8004b44:	6078      	str	r0, [r7, #4]
 8004b46:	460b      	mov	r3, r1
 8004b48:	807b      	strh	r3, [r7, #2]
 8004b4a:	4613      	mov	r3, r2
 8004b4c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004b4e:	787b      	ldrb	r3, [r7, #1]
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d003      	beq.n	8004b5c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004b54:	887a      	ldrh	r2, [r7, #2]
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8004b5a:	e003      	b.n	8004b64 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8004b5c:	887b      	ldrh	r3, [r7, #2]
 8004b5e:	041a      	lsls	r2, r3, #16
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	611a      	str	r2, [r3, #16]
}
 8004b64:	bf00      	nop
 8004b66:	370c      	adds	r7, #12
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc80      	pop	{r7}
 8004b6c:	4770      	bx	lr

08004b6e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004b6e:	b480      	push	{r7}
 8004b70:	b085      	sub	sp, #20
 8004b72:	af00      	add	r7, sp, #0
 8004b74:	6078      	str	r0, [r7, #4]
 8004b76:	460b      	mov	r3, r1
 8004b78:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	68db      	ldr	r3, [r3, #12]
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004b80:	887a      	ldrh	r2, [r7, #2]
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	4013      	ands	r3, r2
 8004b86:	041a      	lsls	r2, r3, #16
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	43d9      	mvns	r1, r3
 8004b8c:	887b      	ldrh	r3, [r7, #2]
 8004b8e:	400b      	ands	r3, r1
 8004b90:	431a      	orrs	r2, r3
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	611a      	str	r2, [r3, #16]
}
 8004b96:	bf00      	nop
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	bc80      	pop	{r7}
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin: Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004ba0:	b580      	push	{r7, lr}
 8004ba2:	b082      	sub	sp, #8
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004baa:	4b08      	ldr	r3, [pc, #32]	; (8004bcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bac:	695a      	ldr	r2, [r3, #20]
 8004bae:	88fb      	ldrh	r3, [r7, #6]
 8004bb0:	4013      	ands	r3, r2
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d006      	beq.n	8004bc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004bb6:	4a05      	ldr	r2, [pc, #20]	; (8004bcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004bb8:	88fb      	ldrh	r3, [r7, #6]
 8004bba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004bbc:	88fb      	ldrh	r3, [r7, #6]
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	f7fd feb0 	bl	8002924 <HAL_GPIO_EXTI_Callback>
  }
}
 8004bc4:	bf00      	nop
 8004bc6:	3708      	adds	r7, #8
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	bd80      	pop	{r7, pc}
 8004bcc:	40010400 	.word	0x40010400

08004bd0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004bd0:	b580      	push	{r7, lr}
 8004bd2:	b084      	sub	sp, #16
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d101      	bne.n	8004be2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004bde:	2301      	movs	r3, #1
 8004be0:	e12b      	b.n	8004e3a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004be8:	b2db      	uxtb	r3, r3
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d106      	bne.n	8004bfc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	2200      	movs	r2, #0
 8004bf2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004bf6:	6878      	ldr	r0, [r7, #4]
 8004bf8:	f7fd fb12 	bl	8002220 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	2224      	movs	r2, #36	; 0x24
 8004c00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f022 0201 	bic.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	681a      	ldr	r2, [r3, #0]
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004c22:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681a      	ldr	r2, [r3, #0]
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004c32:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004c34:	f001 f960 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 8004c38:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	4a81      	ldr	r2, [pc, #516]	; (8004e44 <HAL_I2C_Init+0x274>)
 8004c40:	4293      	cmp	r3, r2
 8004c42:	d807      	bhi.n	8004c54 <HAL_I2C_Init+0x84>
 8004c44:	68fb      	ldr	r3, [r7, #12]
 8004c46:	4a80      	ldr	r2, [pc, #512]	; (8004e48 <HAL_I2C_Init+0x278>)
 8004c48:	4293      	cmp	r3, r2
 8004c4a:	bf94      	ite	ls
 8004c4c:	2301      	movls	r3, #1
 8004c4e:	2300      	movhi	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	e006      	b.n	8004c62 <HAL_I2C_Init+0x92>
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	4a7d      	ldr	r2, [pc, #500]	; (8004e4c <HAL_I2C_Init+0x27c>)
 8004c58:	4293      	cmp	r3, r2
 8004c5a:	bf94      	ite	ls
 8004c5c:	2301      	movls	r3, #1
 8004c5e:	2300      	movhi	r3, #0
 8004c60:	b2db      	uxtb	r3, r3
 8004c62:	2b00      	cmp	r3, #0
 8004c64:	d001      	beq.n	8004c6a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004c66:	2301      	movs	r3, #1
 8004c68:	e0e7      	b.n	8004e3a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004c6a:	68fb      	ldr	r3, [r7, #12]
 8004c6c:	4a78      	ldr	r2, [pc, #480]	; (8004e50 <HAL_I2C_Init+0x280>)
 8004c6e:	fba2 2303 	umull	r2, r3, r2, r3
 8004c72:	0c9b      	lsrs	r3, r3, #18
 8004c74:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	685b      	ldr	r3, [r3, #4]
 8004c7c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	681b      	ldr	r3, [r3, #0]
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	430a      	orrs	r2, r1
 8004c88:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	6a1b      	ldr	r3, [r3, #32]
 8004c90:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	685b      	ldr	r3, [r3, #4]
 8004c98:	4a6a      	ldr	r2, [pc, #424]	; (8004e44 <HAL_I2C_Init+0x274>)
 8004c9a:	4293      	cmp	r3, r2
 8004c9c:	d802      	bhi.n	8004ca4 <HAL_I2C_Init+0xd4>
 8004c9e:	68bb      	ldr	r3, [r7, #8]
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	e009      	b.n	8004cb8 <HAL_I2C_Init+0xe8>
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004caa:	fb02 f303 	mul.w	r3, r2, r3
 8004cae:	4a69      	ldr	r2, [pc, #420]	; (8004e54 <HAL_I2C_Init+0x284>)
 8004cb0:	fba2 2303 	umull	r2, r3, r2, r3
 8004cb4:	099b      	lsrs	r3, r3, #6
 8004cb6:	3301      	adds	r3, #1
 8004cb8:	687a      	ldr	r2, [r7, #4]
 8004cba:	6812      	ldr	r2, [r2, #0]
 8004cbc:	430b      	orrs	r3, r1
 8004cbe:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	69db      	ldr	r3, [r3, #28]
 8004cc6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004cca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004cce:	687b      	ldr	r3, [r7, #4]
 8004cd0:	685b      	ldr	r3, [r3, #4]
 8004cd2:	495c      	ldr	r1, [pc, #368]	; (8004e44 <HAL_I2C_Init+0x274>)
 8004cd4:	428b      	cmp	r3, r1
 8004cd6:	d819      	bhi.n	8004d0c <HAL_I2C_Init+0x13c>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	1e59      	subs	r1, r3, #1
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	685b      	ldr	r3, [r3, #4]
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	fbb1 f3f3 	udiv	r3, r1, r3
 8004ce6:	1c59      	adds	r1, r3, #1
 8004ce8:	f640 73fc 	movw	r3, #4092	; 0xffc
 8004cec:	400b      	ands	r3, r1
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d00a      	beq.n	8004d08 <HAL_I2C_Init+0x138>
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	1e59      	subs	r1, r3, #1
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	685b      	ldr	r3, [r3, #4]
 8004cfa:	005b      	lsls	r3, r3, #1
 8004cfc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004d00:	3301      	adds	r3, #1
 8004d02:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d06:	e051      	b.n	8004dac <HAL_I2C_Init+0x1dc>
 8004d08:	2304      	movs	r3, #4
 8004d0a:	e04f      	b.n	8004dac <HAL_I2C_Init+0x1dc>
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	689b      	ldr	r3, [r3, #8]
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d111      	bne.n	8004d38 <HAL_I2C_Init+0x168>
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	1e58      	subs	r0, r3, #1
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	6859      	ldr	r1, [r3, #4]
 8004d1c:	460b      	mov	r3, r1
 8004d1e:	005b      	lsls	r3, r3, #1
 8004d20:	440b      	add	r3, r1
 8004d22:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d26:	3301      	adds	r3, #1
 8004d28:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d2c:	2b00      	cmp	r3, #0
 8004d2e:	bf0c      	ite	eq
 8004d30:	2301      	moveq	r3, #1
 8004d32:	2300      	movne	r3, #0
 8004d34:	b2db      	uxtb	r3, r3
 8004d36:	e012      	b.n	8004d5e <HAL_I2C_Init+0x18e>
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	1e58      	subs	r0, r3, #1
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	6859      	ldr	r1, [r3, #4]
 8004d40:	460b      	mov	r3, r1
 8004d42:	009b      	lsls	r3, r3, #2
 8004d44:	440b      	add	r3, r1
 8004d46:	0099      	lsls	r1, r3, #2
 8004d48:	440b      	add	r3, r1
 8004d4a:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d4e:	3301      	adds	r3, #1
 8004d50:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d54:	2b00      	cmp	r3, #0
 8004d56:	bf0c      	ite	eq
 8004d58:	2301      	moveq	r3, #1
 8004d5a:	2300      	movne	r3, #0
 8004d5c:	b2db      	uxtb	r3, r3
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d001      	beq.n	8004d66 <HAL_I2C_Init+0x196>
 8004d62:	2301      	movs	r3, #1
 8004d64:	e022      	b.n	8004dac <HAL_I2C_Init+0x1dc>
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	689b      	ldr	r3, [r3, #8]
 8004d6a:	2b00      	cmp	r3, #0
 8004d6c:	d10e      	bne.n	8004d8c <HAL_I2C_Init+0x1bc>
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	1e58      	subs	r0, r3, #1
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	6859      	ldr	r1, [r3, #4]
 8004d76:	460b      	mov	r3, r1
 8004d78:	005b      	lsls	r3, r3, #1
 8004d7a:	440b      	add	r3, r1
 8004d7c:	fbb0 f3f3 	udiv	r3, r0, r3
 8004d80:	3301      	adds	r3, #1
 8004d82:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004d86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004d8a:	e00f      	b.n	8004dac <HAL_I2C_Init+0x1dc>
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	1e58      	subs	r0, r3, #1
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	6859      	ldr	r1, [r3, #4]
 8004d94:	460b      	mov	r3, r1
 8004d96:	009b      	lsls	r3, r3, #2
 8004d98:	440b      	add	r3, r1
 8004d9a:	0099      	lsls	r1, r3, #2
 8004d9c:	440b      	add	r3, r1
 8004d9e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004da2:	3301      	adds	r3, #1
 8004da4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004da8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004dac:	6879      	ldr	r1, [r7, #4]
 8004dae:	6809      	ldr	r1, [r1, #0]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	69da      	ldr	r2, [r3, #28]
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	6a1b      	ldr	r3, [r3, #32]
 8004dc6:	431a      	orrs	r2, r3
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	430a      	orrs	r2, r1
 8004dce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004dda:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6911      	ldr	r1, [r2, #16]
 8004de2:	687a      	ldr	r2, [r7, #4]
 8004de4:	68d2      	ldr	r2, [r2, #12]
 8004de6:	4311      	orrs	r1, r2
 8004de8:	687a      	ldr	r2, [r7, #4]
 8004dea:	6812      	ldr	r2, [r2, #0]
 8004dec:	430b      	orrs	r3, r1
 8004dee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	681b      	ldr	r3, [r3, #0]
 8004df4:	68db      	ldr	r3, [r3, #12]
 8004df6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	695a      	ldr	r2, [r3, #20]
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	699b      	ldr	r3, [r3, #24]
 8004e02:	431a      	orrs	r2, r3
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	430a      	orrs	r2, r1
 8004e0a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	681a      	ldr	r2, [r3, #0]
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	f042 0201 	orr.w	r2, r2, #1
 8004e1a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	2200      	movs	r2, #0
 8004e20:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	2220      	movs	r2, #32
 8004e26:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2200      	movs	r2, #0
 8004e2e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	2200      	movs	r2, #0
 8004e34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004e38:	2300      	movs	r3, #0
}
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	3710      	adds	r7, #16
 8004e3e:	46bd      	mov	sp, r7
 8004e40:	bd80      	pop	{r7, pc}
 8004e42:	bf00      	nop
 8004e44:	000186a0 	.word	0x000186a0
 8004e48:	001e847f 	.word	0x001e847f
 8004e4c:	003d08ff 	.word	0x003d08ff
 8004e50:	431bde83 	.word	0x431bde83
 8004e54:	10624dd3 	.word	0x10624dd3

08004e58 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af02      	add	r7, sp, #8
 8004e5e:	60f8      	str	r0, [r7, #12]
 8004e60:	607a      	str	r2, [r7, #4]
 8004e62:	461a      	mov	r2, r3
 8004e64:	460b      	mov	r3, r1
 8004e66:	817b      	strh	r3, [r7, #10]
 8004e68:	4613      	mov	r3, r2
 8004e6a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e6c:	f7fe feb2 	bl	8003bd4 <HAL_GetTick>
 8004e70:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004e78:	b2db      	uxtb	r3, r3
 8004e7a:	2b20      	cmp	r3, #32
 8004e7c:	f040 80e0 	bne.w	8005040 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e80:	697b      	ldr	r3, [r7, #20]
 8004e82:	9300      	str	r3, [sp, #0]
 8004e84:	2319      	movs	r3, #25
 8004e86:	2201      	movs	r2, #1
 8004e88:	4970      	ldr	r1, [pc, #448]	; (800504c <HAL_I2C_Master_Transmit+0x1f4>)
 8004e8a:	68f8      	ldr	r0, [r7, #12]
 8004e8c:	f000 fa92 	bl	80053b4 <I2C_WaitOnFlagUntilTimeout>
 8004e90:	4603      	mov	r3, r0
 8004e92:	2b00      	cmp	r3, #0
 8004e94:	d001      	beq.n	8004e9a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8004e96:	2302      	movs	r3, #2
 8004e98:	e0d3      	b.n	8005042 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ea0:	2b01      	cmp	r3, #1
 8004ea2:	d101      	bne.n	8004ea8 <HAL_I2C_Master_Transmit+0x50>
 8004ea4:	2302      	movs	r3, #2
 8004ea6:	e0cc      	b.n	8005042 <HAL_I2C_Master_Transmit+0x1ea>
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2201      	movs	r2, #1
 8004eac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	f003 0301 	and.w	r3, r3, #1
 8004eba:	2b01      	cmp	r3, #1
 8004ebc:	d007      	beq.n	8004ece <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	681a      	ldr	r2, [r3, #0]
 8004ec4:	68fb      	ldr	r3, [r7, #12]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f042 0201 	orr.w	r2, r2, #1
 8004ecc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ece:	68fb      	ldr	r3, [r7, #12]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	681a      	ldr	r2, [r3, #0]
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004edc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	2221      	movs	r2, #33	; 0x21
 8004ee2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	2210      	movs	r2, #16
 8004eea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	2200      	movs	r2, #0
 8004ef2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	687a      	ldr	r2, [r7, #4]
 8004ef8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	893a      	ldrh	r2, [r7, #8]
 8004efe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f04:	b29a      	uxth	r2, r3
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	4a50      	ldr	r2, [pc, #320]	; (8005050 <HAL_I2C_Master_Transmit+0x1f8>)
 8004f0e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8004f10:	8979      	ldrh	r1, [r7, #10]
 8004f12:	697b      	ldr	r3, [r7, #20]
 8004f14:	6a3a      	ldr	r2, [r7, #32]
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 f9ca 	bl	80052b0 <I2C_MasterRequestWrite>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e08d      	b.n	8005042 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f26:	2300      	movs	r3, #0
 8004f28:	613b      	str	r3, [r7, #16]
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	695b      	ldr	r3, [r3, #20]
 8004f30:	613b      	str	r3, [r7, #16]
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	699b      	ldr	r3, [r3, #24]
 8004f38:	613b      	str	r3, [r7, #16]
 8004f3a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8004f3c:	e066      	b.n	800500c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f3e:	697a      	ldr	r2, [r7, #20]
 8004f40:	6a39      	ldr	r1, [r7, #32]
 8004f42:	68f8      	ldr	r0, [r7, #12]
 8004f44:	f000 fb50 	bl	80055e8 <I2C_WaitOnTXEFlagUntilTimeout>
 8004f48:	4603      	mov	r3, r0
 8004f4a:	2b00      	cmp	r3, #0
 8004f4c:	d00d      	beq.n	8004f6a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f52:	2b04      	cmp	r3, #4
 8004f54:	d107      	bne.n	8004f66 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	681a      	ldr	r2, [r3, #0]
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004f64:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e06b      	b.n	8005042 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6e:	781a      	ldrb	r2, [r3, #0]
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f7a:	1c5a      	adds	r2, r3, #1
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f84:	b29b      	uxth	r3, r3
 8004f86:	3b01      	subs	r3, #1
 8004f88:	b29a      	uxth	r2, r3
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004f8e:	68fb      	ldr	r3, [r7, #12]
 8004f90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f92:	3b01      	subs	r3, #1
 8004f94:	b29a      	uxth	r2, r3
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004f9a:	68fb      	ldr	r3, [r7, #12]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	695b      	ldr	r3, [r3, #20]
 8004fa0:	f003 0304 	and.w	r3, r3, #4
 8004fa4:	2b04      	cmp	r3, #4
 8004fa6:	d11b      	bne.n	8004fe0 <HAL_I2C_Master_Transmit+0x188>
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d017      	beq.n	8004fe0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb4:	781a      	ldrb	r2, [r3, #0]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fc0:	1c5a      	adds	r2, r3, #1
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fca:	b29b      	uxth	r3, r3
 8004fcc:	3b01      	subs	r3, #1
 8004fce:	b29a      	uxth	r2, r3
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd8:	3b01      	subs	r3, #1
 8004fda:	b29a      	uxth	r2, r3
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fe0:	697a      	ldr	r2, [r7, #20]
 8004fe2:	6a39      	ldr	r1, [r7, #32]
 8004fe4:	68f8      	ldr	r0, [r7, #12]
 8004fe6:	f000 fb47 	bl	8005678 <I2C_WaitOnBTFFlagUntilTimeout>
 8004fea:	4603      	mov	r3, r0
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d00d      	beq.n	800500c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004ff4:	2b04      	cmp	r3, #4
 8004ff6:	d107      	bne.n	8005008 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004ff8:	68fb      	ldr	r3, [r7, #12]
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	681a      	ldr	r2, [r3, #0]
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005006:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8005008:	2301      	movs	r3, #1
 800500a:	e01a      	b.n	8005042 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005010:	2b00      	cmp	r3, #0
 8005012:	d194      	bne.n	8004f3e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	681a      	ldr	r2, [r3, #0]
 800501a:	68fb      	ldr	r3, [r7, #12]
 800501c:	681b      	ldr	r3, [r3, #0]
 800501e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005022:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	2220      	movs	r2, #32
 8005028:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2200      	movs	r2, #0
 8005030:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	2200      	movs	r2, #0
 8005038:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800503c:	2300      	movs	r3, #0
 800503e:	e000      	b.n	8005042 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005040:	2302      	movs	r3, #2
  }
}
 8005042:	4618      	mov	r0, r3
 8005044:	3718      	adds	r7, #24
 8005046:	46bd      	mov	sp, r7
 8005048:	bd80      	pop	{r7, pc}
 800504a:	bf00      	nop
 800504c:	00100002 	.word	0x00100002
 8005050:	ffff0000 	.word	0xffff0000

08005054 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005054:	b580      	push	{r7, lr}
 8005056:	b08a      	sub	sp, #40	; 0x28
 8005058:	af02      	add	r7, sp, #8
 800505a:	60f8      	str	r0, [r7, #12]
 800505c:	607a      	str	r2, [r7, #4]
 800505e:	603b      	str	r3, [r7, #0]
 8005060:	460b      	mov	r3, r1
 8005062:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005064:	f7fe fdb6 	bl	8003bd4 <HAL_GetTick>
 8005068:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800506a:	2300      	movs	r3, #0
 800506c:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005074:	b2db      	uxtb	r3, r3
 8005076:	2b20      	cmp	r3, #32
 8005078:	f040 8111 	bne.w	800529e <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	9300      	str	r3, [sp, #0]
 8005080:	2319      	movs	r3, #25
 8005082:	2201      	movs	r2, #1
 8005084:	4988      	ldr	r1, [pc, #544]	; (80052a8 <HAL_I2C_IsDeviceReady+0x254>)
 8005086:	68f8      	ldr	r0, [r7, #12]
 8005088:	f000 f994 	bl	80053b4 <I2C_WaitOnFlagUntilTimeout>
 800508c:	4603      	mov	r3, r0
 800508e:	2b00      	cmp	r3, #0
 8005090:	d001      	beq.n	8005096 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005092:	2302      	movs	r3, #2
 8005094:	e104      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800509c:	2b01      	cmp	r3, #1
 800509e:	d101      	bne.n	80050a4 <HAL_I2C_IsDeviceReady+0x50>
 80050a0:	2302      	movs	r3, #2
 80050a2:	e0fd      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	2201      	movs	r2, #1
 80050a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	681b      	ldr	r3, [r3, #0]
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0301 	and.w	r3, r3, #1
 80050b6:	2b01      	cmp	r3, #1
 80050b8:	d007      	beq.n	80050ca <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	681a      	ldr	r2, [r3, #0]
 80050c0:	68fb      	ldr	r3, [r7, #12]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	f042 0201 	orr.w	r2, r2, #1
 80050c8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	681a      	ldr	r2, [r3, #0]
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80050d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	2224      	movs	r2, #36	; 0x24
 80050de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80050e2:	68fb      	ldr	r3, [r7, #12]
 80050e4:	2200      	movs	r2, #0
 80050e6:	641a      	str	r2, [r3, #64]	; 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	4a70      	ldr	r2, [pc, #448]	; (80052ac <HAL_I2C_IsDeviceReady+0x258>)
 80050ec:	62da      	str	r2, [r3, #44]	; 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80050ee:	68fb      	ldr	r3, [r7, #12]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	681a      	ldr	r2, [r3, #0]
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80050fc:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 80050fe:	69fb      	ldr	r3, [r7, #28]
 8005100:	9300      	str	r3, [sp, #0]
 8005102:	683b      	ldr	r3, [r7, #0]
 8005104:	2200      	movs	r2, #0
 8005106:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 800510a:	68f8      	ldr	r0, [r7, #12]
 800510c:	f000 f952 	bl	80053b4 <I2C_WaitOnFlagUntilTimeout>
 8005110:	4603      	mov	r3, r0
 8005112:	2b00      	cmp	r3, #0
 8005114:	d00d      	beq.n	8005132 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681b      	ldr	r3, [r3, #0]
 800511c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005120:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005124:	d103      	bne.n	800512e <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005126:	68fb      	ldr	r3, [r7, #12]
 8005128:	f44f 7200 	mov.w	r2, #512	; 0x200
 800512c:	641a      	str	r2, [r3, #64]	; 0x40
        }
        return HAL_TIMEOUT;
 800512e:	2303      	movs	r3, #3
 8005130:	e0b6      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005132:	897b      	ldrh	r3, [r7, #10]
 8005134:	b2db      	uxtb	r3, r3
 8005136:	461a      	mov	r2, r3
 8005138:	68fb      	ldr	r3, [r7, #12]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005140:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005142:	f7fe fd47 	bl	8003bd4 <HAL_GetTick>
 8005146:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	695b      	ldr	r3, [r3, #20]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b02      	cmp	r3, #2
 8005154:	bf0c      	ite	eq
 8005156:	2301      	moveq	r3, #1
 8005158:	2300      	movne	r3, #0
 800515a:	b2db      	uxtb	r3, r3
 800515c:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	681b      	ldr	r3, [r3, #0]
 8005162:	695b      	ldr	r3, [r3, #20]
 8005164:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005168:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800516c:	bf0c      	ite	eq
 800516e:	2301      	moveq	r3, #1
 8005170:	2300      	movne	r3, #0
 8005172:	b2db      	uxtb	r3, r3
 8005174:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005176:	e025      	b.n	80051c4 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005178:	f7fe fd2c 	bl	8003bd4 <HAL_GetTick>
 800517c:	4602      	mov	r2, r0
 800517e:	69fb      	ldr	r3, [r7, #28]
 8005180:	1ad3      	subs	r3, r2, r3
 8005182:	683a      	ldr	r2, [r7, #0]
 8005184:	429a      	cmp	r2, r3
 8005186:	d302      	bcc.n	800518e <HAL_I2C_IsDeviceReady+0x13a>
 8005188:	683b      	ldr	r3, [r7, #0]
 800518a:	2b00      	cmp	r3, #0
 800518c:	d103      	bne.n	8005196 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	22a0      	movs	r2, #160	; 0xa0
 8005192:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	695b      	ldr	r3, [r3, #20]
 800519c:	f003 0302 	and.w	r3, r3, #2
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	bf0c      	ite	eq
 80051a4:	2301      	moveq	r3, #1
 80051a6:	2300      	movne	r3, #0
 80051a8:	b2db      	uxtb	r3, r3
 80051aa:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	695b      	ldr	r3, [r3, #20]
 80051b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051b6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80051ba:	bf0c      	ite	eq
 80051bc:	2301      	moveq	r3, #1
 80051be:	2300      	movne	r3, #0
 80051c0:	b2db      	uxtb	r3, r3
 80051c2:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051ca:	b2db      	uxtb	r3, r3
 80051cc:	2ba0      	cmp	r3, #160	; 0xa0
 80051ce:	d005      	beq.n	80051dc <HAL_I2C_IsDeviceReady+0x188>
 80051d0:	7dfb      	ldrb	r3, [r7, #23]
 80051d2:	2b00      	cmp	r3, #0
 80051d4:	d102      	bne.n	80051dc <HAL_I2C_IsDeviceReady+0x188>
 80051d6:	7dbb      	ldrb	r3, [r7, #22]
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d0cd      	beq.n	8005178 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	2220      	movs	r2, #32
 80051e0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	695b      	ldr	r3, [r3, #20]
 80051ea:	f003 0302 	and.w	r3, r3, #2
 80051ee:	2b02      	cmp	r3, #2
 80051f0:	d129      	bne.n	8005246 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	681a      	ldr	r2, [r3, #0]
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005200:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005202:	2300      	movs	r3, #0
 8005204:	613b      	str	r3, [r7, #16]
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	695b      	ldr	r3, [r3, #20]
 800520c:	613b      	str	r3, [r7, #16]
 800520e:	68fb      	ldr	r3, [r7, #12]
 8005210:	681b      	ldr	r3, [r3, #0]
 8005212:	699b      	ldr	r3, [r3, #24]
 8005214:	613b      	str	r3, [r7, #16]
 8005216:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005218:	69fb      	ldr	r3, [r7, #28]
 800521a:	9300      	str	r3, [sp, #0]
 800521c:	2319      	movs	r3, #25
 800521e:	2201      	movs	r2, #1
 8005220:	4921      	ldr	r1, [pc, #132]	; (80052a8 <HAL_I2C_IsDeviceReady+0x254>)
 8005222:	68f8      	ldr	r0, [r7, #12]
 8005224:	f000 f8c6 	bl	80053b4 <I2C_WaitOnFlagUntilTimeout>
 8005228:	4603      	mov	r3, r0
 800522a:	2b00      	cmp	r3, #0
 800522c:	d001      	beq.n	8005232 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800522e:	2301      	movs	r3, #1
 8005230:	e036      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	2220      	movs	r2, #32
 8005236:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	2200      	movs	r2, #0
 800523e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_OK;
 8005242:	2300      	movs	r3, #0
 8005244:	e02c      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	681a      	ldr	r2, [r3, #0]
 800524c:	68fb      	ldr	r3, [r7, #12]
 800524e:	681b      	ldr	r3, [r3, #0]
 8005250:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005254:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005256:	68fb      	ldr	r3, [r7, #12]
 8005258:	681b      	ldr	r3, [r3, #0]
 800525a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800525e:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	9300      	str	r3, [sp, #0]
 8005264:	2319      	movs	r3, #25
 8005266:	2201      	movs	r2, #1
 8005268:	490f      	ldr	r1, [pc, #60]	; (80052a8 <HAL_I2C_IsDeviceReady+0x254>)
 800526a:	68f8      	ldr	r0, [r7, #12]
 800526c:	f000 f8a2 	bl	80053b4 <I2C_WaitOnFlagUntilTimeout>
 8005270:	4603      	mov	r3, r0
 8005272:	2b00      	cmp	r3, #0
 8005274:	d001      	beq.n	800527a <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e012      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 800527a:	69bb      	ldr	r3, [r7, #24]
 800527c:	3301      	adds	r3, #1
 800527e:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 8005280:	69ba      	ldr	r2, [r7, #24]
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	429a      	cmp	r2, r3
 8005286:	f4ff af32 	bcc.w	80050ee <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	2220      	movs	r2, #32
 800528e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	2200      	movs	r2, #0
 8005296:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 800529a:	2301      	movs	r3, #1
 800529c:	e000      	b.n	80052a0 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 800529e:	2302      	movs	r3, #2
  }
}
 80052a0:	4618      	mov	r0, r3
 80052a2:	3720      	adds	r7, #32
 80052a4:	46bd      	mov	sp, r7
 80052a6:	bd80      	pop	{r7, pc}
 80052a8:	00100002 	.word	0x00100002
 80052ac:	ffff0000 	.word	0xffff0000

080052b0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af02      	add	r7, sp, #8
 80052b6:	60f8      	str	r0, [r7, #12]
 80052b8:	607a      	str	r2, [r7, #4]
 80052ba:	603b      	str	r3, [r7, #0]
 80052bc:	460b      	mov	r3, r1
 80052be:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052c0:	68fb      	ldr	r3, [r7, #12]
 80052c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052c4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80052c6:	697b      	ldr	r3, [r7, #20]
 80052c8:	2b08      	cmp	r3, #8
 80052ca:	d006      	beq.n	80052da <I2C_MasterRequestWrite+0x2a>
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	2b01      	cmp	r3, #1
 80052d0:	d003      	beq.n	80052da <I2C_MasterRequestWrite+0x2a>
 80052d2:	697b      	ldr	r3, [r7, #20]
 80052d4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80052d8:	d108      	bne.n	80052ec <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	681b      	ldr	r3, [r3, #0]
 80052de:	681a      	ldr	r2, [r3, #0]
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80052e8:	601a      	str	r2, [r3, #0]
 80052ea:	e00b      	b.n	8005304 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80052f0:	2b12      	cmp	r3, #18
 80052f2:	d107      	bne.n	8005304 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	681a      	ldr	r2, [r3, #0]
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8005302:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8005304:	683b      	ldr	r3, [r7, #0]
 8005306:	9300      	str	r3, [sp, #0]
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8005310:	68f8      	ldr	r0, [r7, #12]
 8005312:	f000 f84f 	bl	80053b4 <I2C_WaitOnFlagUntilTimeout>
 8005316:	4603      	mov	r3, r0
 8005318:	2b00      	cmp	r3, #0
 800531a:	d00d      	beq.n	8005338 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005326:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800532a:	d103      	bne.n	8005334 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005332:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8005334:	2303      	movs	r3, #3
 8005336:	e035      	b.n	80053a4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	691b      	ldr	r3, [r3, #16]
 800533c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005340:	d108      	bne.n	8005354 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005342:	897b      	ldrh	r3, [r7, #10]
 8005344:	b2db      	uxtb	r3, r3
 8005346:	461a      	mov	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8005350:	611a      	str	r2, [r3, #16]
 8005352:	e01b      	b.n	800538c <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8005354:	897b      	ldrh	r3, [r7, #10]
 8005356:	11db      	asrs	r3, r3, #7
 8005358:	b2db      	uxtb	r3, r3
 800535a:	f003 0306 	and.w	r3, r3, #6
 800535e:	b2db      	uxtb	r3, r3
 8005360:	f063 030f 	orn	r3, r3, #15
 8005364:	b2da      	uxtb	r2, r3
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800536c:	683b      	ldr	r3, [r7, #0]
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	490e      	ldr	r1, [pc, #56]	; (80053ac <I2C_MasterRequestWrite+0xfc>)
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f898 	bl	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e010      	b.n	80053a4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8005382:	897b      	ldrh	r3, [r7, #10]
 8005384:	b2da      	uxtb	r2, r3
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	681b      	ldr	r3, [r3, #0]
 800538a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	4907      	ldr	r1, [pc, #28]	; (80053b0 <I2C_MasterRequestWrite+0x100>)
 8005392:	68f8      	ldr	r0, [r7, #12]
 8005394:	f000 f888 	bl	80054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8005398:	4603      	mov	r3, r0
 800539a:	2b00      	cmp	r3, #0
 800539c:	d001      	beq.n	80053a2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800539e:	2301      	movs	r3, #1
 80053a0:	e000      	b.n	80053a4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80053a2:	2300      	movs	r3, #0
}
 80053a4:	4618      	mov	r0, r3
 80053a6:	3718      	adds	r7, #24
 80053a8:	46bd      	mov	sp, r7
 80053aa:	bd80      	pop	{r7, pc}
 80053ac:	00010008 	.word	0x00010008
 80053b0:	00010002 	.word	0x00010002

080053b4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80053b4:	b580      	push	{r7, lr}
 80053b6:	b084      	sub	sp, #16
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	60f8      	str	r0, [r7, #12]
 80053bc:	60b9      	str	r1, [r7, #8]
 80053be:	603b      	str	r3, [r7, #0]
 80053c0:	4613      	mov	r3, r2
 80053c2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80053c4:	e048      	b.n	8005458 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80053cc:	d044      	beq.n	8005458 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80053ce:	f7fe fc01 	bl	8003bd4 <HAL_GetTick>
 80053d2:	4602      	mov	r2, r0
 80053d4:	69bb      	ldr	r3, [r7, #24]
 80053d6:	1ad3      	subs	r3, r2, r3
 80053d8:	683a      	ldr	r2, [r7, #0]
 80053da:	429a      	cmp	r2, r3
 80053dc:	d302      	bcc.n	80053e4 <I2C_WaitOnFlagUntilTimeout+0x30>
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d139      	bne.n	8005458 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 80053e4:	68bb      	ldr	r3, [r7, #8]
 80053e6:	0c1b      	lsrs	r3, r3, #16
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	2b01      	cmp	r3, #1
 80053ec:	d10d      	bne.n	800540a <I2C_WaitOnFlagUntilTimeout+0x56>
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	695b      	ldr	r3, [r3, #20]
 80053f4:	43da      	mvns	r2, r3
 80053f6:	68bb      	ldr	r3, [r7, #8]
 80053f8:	4013      	ands	r3, r2
 80053fa:	b29b      	uxth	r3, r3
 80053fc:	2b00      	cmp	r3, #0
 80053fe:	bf0c      	ite	eq
 8005400:	2301      	moveq	r3, #1
 8005402:	2300      	movne	r3, #0
 8005404:	b2db      	uxtb	r3, r3
 8005406:	461a      	mov	r2, r3
 8005408:	e00c      	b.n	8005424 <I2C_WaitOnFlagUntilTimeout+0x70>
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	699b      	ldr	r3, [r3, #24]
 8005410:	43da      	mvns	r2, r3
 8005412:	68bb      	ldr	r3, [r7, #8]
 8005414:	4013      	ands	r3, r2
 8005416:	b29b      	uxth	r3, r3
 8005418:	2b00      	cmp	r3, #0
 800541a:	bf0c      	ite	eq
 800541c:	2301      	moveq	r3, #1
 800541e:	2300      	movne	r3, #0
 8005420:	b2db      	uxtb	r3, r3
 8005422:	461a      	mov	r2, r3
 8005424:	79fb      	ldrb	r3, [r7, #7]
 8005426:	429a      	cmp	r2, r3
 8005428:	d116      	bne.n	8005458 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	2200      	movs	r2, #0
 800542e:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2220      	movs	r2, #32
 8005434:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	2200      	movs	r2, #0
 800543c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005444:	f043 0220 	orr.w	r2, r3, #32
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	2200      	movs	r2, #0
 8005450:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005454:	2301      	movs	r3, #1
 8005456:	e023      	b.n	80054a0 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005458:	68bb      	ldr	r3, [r7, #8]
 800545a:	0c1b      	lsrs	r3, r3, #16
 800545c:	b2db      	uxtb	r3, r3
 800545e:	2b01      	cmp	r3, #1
 8005460:	d10d      	bne.n	800547e <I2C_WaitOnFlagUntilTimeout+0xca>
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	695b      	ldr	r3, [r3, #20]
 8005468:	43da      	mvns	r2, r3
 800546a:	68bb      	ldr	r3, [r7, #8]
 800546c:	4013      	ands	r3, r2
 800546e:	b29b      	uxth	r3, r3
 8005470:	2b00      	cmp	r3, #0
 8005472:	bf0c      	ite	eq
 8005474:	2301      	moveq	r3, #1
 8005476:	2300      	movne	r3, #0
 8005478:	b2db      	uxtb	r3, r3
 800547a:	461a      	mov	r2, r3
 800547c:	e00c      	b.n	8005498 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	699b      	ldr	r3, [r3, #24]
 8005484:	43da      	mvns	r2, r3
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	4013      	ands	r3, r2
 800548a:	b29b      	uxth	r3, r3
 800548c:	2b00      	cmp	r3, #0
 800548e:	bf0c      	ite	eq
 8005490:	2301      	moveq	r3, #1
 8005492:	2300      	movne	r3, #0
 8005494:	b2db      	uxtb	r3, r3
 8005496:	461a      	mov	r2, r3
 8005498:	79fb      	ldrb	r3, [r7, #7]
 800549a:	429a      	cmp	r2, r3
 800549c:	d093      	beq.n	80053c6 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800549e:	2300      	movs	r3, #0
}
 80054a0:	4618      	mov	r0, r3
 80054a2:	3710      	adds	r7, #16
 80054a4:	46bd      	mov	sp, r7
 80054a6:	bd80      	pop	{r7, pc}

080054a8 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80054a8:	b580      	push	{r7, lr}
 80054aa:	b084      	sub	sp, #16
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	60f8      	str	r0, [r7, #12]
 80054b0:	60b9      	str	r1, [r7, #8]
 80054b2:	607a      	str	r2, [r7, #4]
 80054b4:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80054b6:	e071      	b.n	800559c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	681b      	ldr	r3, [r3, #0]
 80054bc:	695b      	ldr	r3, [r3, #20]
 80054be:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80054c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80054c6:	d123      	bne.n	8005510 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80054c8:	68fb      	ldr	r3, [r7, #12]
 80054ca:	681b      	ldr	r3, [r3, #0]
 80054cc:	681a      	ldr	r2, [r3, #0]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80054d6:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80054e0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	2220      	movs	r2, #32
 80054ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	2200      	movs	r2, #0
 80054f4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80054f8:	68fb      	ldr	r3, [r7, #12]
 80054fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054fc:	f043 0204 	orr.w	r2, r3, #4
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	2200      	movs	r2, #0
 8005508:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800550c:	2301      	movs	r3, #1
 800550e:	e067      	b.n	80055e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005516:	d041      	beq.n	800559c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005518:	f7fe fb5c 	bl	8003bd4 <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	687a      	ldr	r2, [r7, #4]
 8005524:	429a      	cmp	r2, r3
 8005526:	d302      	bcc.n	800552e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2b00      	cmp	r3, #0
 800552c:	d136      	bne.n	800559c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800552e:	68bb      	ldr	r3, [r7, #8]
 8005530:	0c1b      	lsrs	r3, r3, #16
 8005532:	b2db      	uxtb	r3, r3
 8005534:	2b01      	cmp	r3, #1
 8005536:	d10c      	bne.n	8005552 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	681b      	ldr	r3, [r3, #0]
 800553c:	695b      	ldr	r3, [r3, #20]
 800553e:	43da      	mvns	r2, r3
 8005540:	68bb      	ldr	r3, [r7, #8]
 8005542:	4013      	ands	r3, r2
 8005544:	b29b      	uxth	r3, r3
 8005546:	2b00      	cmp	r3, #0
 8005548:	bf14      	ite	ne
 800554a:	2301      	movne	r3, #1
 800554c:	2300      	moveq	r3, #0
 800554e:	b2db      	uxtb	r3, r3
 8005550:	e00b      	b.n	800556a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	699b      	ldr	r3, [r3, #24]
 8005558:	43da      	mvns	r2, r3
 800555a:	68bb      	ldr	r3, [r7, #8]
 800555c:	4013      	ands	r3, r2
 800555e:	b29b      	uxth	r3, r3
 8005560:	2b00      	cmp	r3, #0
 8005562:	bf14      	ite	ne
 8005564:	2301      	movne	r3, #1
 8005566:	2300      	moveq	r3, #0
 8005568:	b2db      	uxtb	r3, r3
 800556a:	2b00      	cmp	r3, #0
 800556c:	d016      	beq.n	800559c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	2200      	movs	r2, #0
 8005572:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005574:	68fb      	ldr	r3, [r7, #12]
 8005576:	2220      	movs	r2, #32
 8005578:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	2200      	movs	r2, #0
 8005580:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005588:	f043 0220 	orr.w	r2, r3, #32
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005590:	68fb      	ldr	r3, [r7, #12]
 8005592:	2200      	movs	r2, #0
 8005594:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e021      	b.n	80055e0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	0c1b      	lsrs	r3, r3, #16
 80055a0:	b2db      	uxtb	r3, r3
 80055a2:	2b01      	cmp	r3, #1
 80055a4:	d10c      	bne.n	80055c0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	695b      	ldr	r3, [r3, #20]
 80055ac:	43da      	mvns	r2, r3
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	4013      	ands	r3, r2
 80055b2:	b29b      	uxth	r3, r3
 80055b4:	2b00      	cmp	r3, #0
 80055b6:	bf14      	ite	ne
 80055b8:	2301      	movne	r3, #1
 80055ba:	2300      	moveq	r3, #0
 80055bc:	b2db      	uxtb	r3, r3
 80055be:	e00b      	b.n	80055d8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	699b      	ldr	r3, [r3, #24]
 80055c6:	43da      	mvns	r2, r3
 80055c8:	68bb      	ldr	r3, [r7, #8]
 80055ca:	4013      	ands	r3, r2
 80055cc:	b29b      	uxth	r3, r3
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	bf14      	ite	ne
 80055d2:	2301      	movne	r3, #1
 80055d4:	2300      	moveq	r3, #0
 80055d6:	b2db      	uxtb	r3, r3
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f47f af6d 	bne.w	80054b8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 80055de:	2300      	movs	r3, #0
}
 80055e0:	4618      	mov	r0, r3
 80055e2:	3710      	adds	r7, #16
 80055e4:	46bd      	mov	sp, r7
 80055e6:	bd80      	pop	{r7, pc}

080055e8 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b084      	sub	sp, #16
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	60b9      	str	r1, [r7, #8]
 80055f2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80055f4:	e034      	b.n	8005660 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80055f6:	68f8      	ldr	r0, [r7, #12]
 80055f8:	f000 f886 	bl	8005708 <I2C_IsAcknowledgeFailed>
 80055fc:	4603      	mov	r3, r0
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d001      	beq.n	8005606 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005602:	2301      	movs	r3, #1
 8005604:	e034      	b.n	8005670 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005606:	68bb      	ldr	r3, [r7, #8]
 8005608:	f1b3 3fff 	cmp.w	r3, #4294967295
 800560c:	d028      	beq.n	8005660 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800560e:	f7fe fae1 	bl	8003bd4 <HAL_GetTick>
 8005612:	4602      	mov	r2, r0
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	1ad3      	subs	r3, r2, r3
 8005618:	68ba      	ldr	r2, [r7, #8]
 800561a:	429a      	cmp	r2, r3
 800561c:	d302      	bcc.n	8005624 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800561e:	68bb      	ldr	r3, [r7, #8]
 8005620:	2b00      	cmp	r3, #0
 8005622:	d11d      	bne.n	8005660 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	695b      	ldr	r3, [r3, #20]
 800562a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800562e:	2b80      	cmp	r3, #128	; 0x80
 8005630:	d016      	beq.n	8005660 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8005632:	68fb      	ldr	r3, [r7, #12]
 8005634:	2200      	movs	r2, #0
 8005636:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800564c:	f043 0220 	orr.w	r2, r3, #32
 8005650:	68fb      	ldr	r3, [r7, #12]
 8005652:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	2200      	movs	r2, #0
 8005658:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 800565c:	2301      	movs	r3, #1
 800565e:	e007      	b.n	8005670 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005660:	68fb      	ldr	r3, [r7, #12]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	695b      	ldr	r3, [r3, #20]
 8005666:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800566a:	2b80      	cmp	r3, #128	; 0x80
 800566c:	d1c3      	bne.n	80055f6 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800566e:	2300      	movs	r3, #0
}
 8005670:	4618      	mov	r0, r3
 8005672:	3710      	adds	r7, #16
 8005674:	46bd      	mov	sp, r7
 8005676:	bd80      	pop	{r7, pc}

08005678 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005678:	b580      	push	{r7, lr}
 800567a:	b084      	sub	sp, #16
 800567c:	af00      	add	r7, sp, #0
 800567e:	60f8      	str	r0, [r7, #12]
 8005680:	60b9      	str	r1, [r7, #8]
 8005682:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8005684:	e034      	b.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8005686:	68f8      	ldr	r0, [r7, #12]
 8005688:	f000 f83e 	bl	8005708 <I2C_IsAcknowledgeFailed>
 800568c:	4603      	mov	r3, r0
 800568e:	2b00      	cmp	r3, #0
 8005690:	d001      	beq.n	8005696 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8005692:	2301      	movs	r3, #1
 8005694:	e034      	b.n	8005700 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005696:	68bb      	ldr	r3, [r7, #8]
 8005698:	f1b3 3fff 	cmp.w	r3, #4294967295
 800569c:	d028      	beq.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800569e:	f7fe fa99 	bl	8003bd4 <HAL_GetTick>
 80056a2:	4602      	mov	r2, r0
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	1ad3      	subs	r3, r2, r3
 80056a8:	68ba      	ldr	r2, [r7, #8]
 80056aa:	429a      	cmp	r2, r3
 80056ac:	d302      	bcc.n	80056b4 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d11d      	bne.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80056b4:	68fb      	ldr	r3, [r7, #12]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	695b      	ldr	r3, [r3, #20]
 80056ba:	f003 0304 	and.w	r3, r3, #4
 80056be:	2b04      	cmp	r3, #4
 80056c0:	d016      	beq.n	80056f0 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2200      	movs	r2, #0
 80056c6:	631a      	str	r2, [r3, #48]	; 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2220      	movs	r2, #32
 80056cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80056d0:	68fb      	ldr	r3, [r7, #12]
 80056d2:	2200      	movs	r2, #0
 80056d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80056dc:	f043 0220 	orr.w	r2, r3, #32
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	641a      	str	r2, [r3, #64]	; 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

          return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e007      	b.n	8005700 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	f003 0304 	and.w	r3, r3, #4
 80056fa:	2b04      	cmp	r3, #4
 80056fc:	d1c3      	bne.n	8005686 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80056fe:	2300      	movs	r3, #0
}
 8005700:	4618      	mov	r0, r3
 8005702:	3710      	adds	r7, #16
 8005704:	46bd      	mov	sp, r7
 8005706:	bd80      	pop	{r7, pc}

08005708 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8005708:	b480      	push	{r7}
 800570a:	b083      	sub	sp, #12
 800570c:	af00      	add	r7, sp, #0
 800570e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	695b      	ldr	r3, [r3, #20]
 8005716:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800571a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800571e:	d11b      	bne.n	8005758 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005728:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2200      	movs	r2, #0
 800572e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	2220      	movs	r2, #32
 8005734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2200      	movs	r2, #0
 800573c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005744:	f043 0204 	orr.w	r2, r3, #4
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800574c:	687b      	ldr	r3, [r7, #4]
 800574e:	2200      	movs	r2, #0
 8005750:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e000      	b.n	800575a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8005758:	2300      	movs	r3, #0
}
 800575a:	4618      	mov	r0, r3
 800575c:	370c      	adds	r7, #12
 800575e:	46bd      	mov	sp, r7
 8005760:	bc80      	pop	{r7}
 8005762:	4770      	bx	lr

08005764 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005764:	b580      	push	{r7, lr}
 8005766:	b086      	sub	sp, #24
 8005768:	af00      	add	r7, sp, #0
 800576a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d101      	bne.n	8005776 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005772:	2301      	movs	r3, #1
 8005774:	e272      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0301 	and.w	r3, r3, #1
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 8087 	beq.w	8005892 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8005784:	4b92      	ldr	r3, [pc, #584]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005786:	685b      	ldr	r3, [r3, #4]
 8005788:	f003 030c 	and.w	r3, r3, #12
 800578c:	2b04      	cmp	r3, #4
 800578e:	d00c      	beq.n	80057aa <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8005790:	4b8f      	ldr	r3, [pc, #572]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005792:	685b      	ldr	r3, [r3, #4]
 8005794:	f003 030c 	and.w	r3, r3, #12
 8005798:	2b08      	cmp	r3, #8
 800579a:	d112      	bne.n	80057c2 <HAL_RCC_OscConfig+0x5e>
 800579c:	4b8c      	ldr	r3, [pc, #560]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80057a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057a8:	d10b      	bne.n	80057c2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057aa:	4b89      	ldr	r3, [pc, #548]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057ac:	681b      	ldr	r3, [r3, #0]
 80057ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d06c      	beq.n	8005890 <HAL_RCC_OscConfig+0x12c>
 80057b6:	687b      	ldr	r3, [r7, #4]
 80057b8:	685b      	ldr	r3, [r3, #4]
 80057ba:	2b00      	cmp	r3, #0
 80057bc:	d168      	bne.n	8005890 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80057be:	2301      	movs	r3, #1
 80057c0:	e24c      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	685b      	ldr	r3, [r3, #4]
 80057c6:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80057ca:	d106      	bne.n	80057da <HAL_RCC_OscConfig+0x76>
 80057cc:	4b80      	ldr	r3, [pc, #512]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	4a7f      	ldr	r2, [pc, #508]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057d2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80057d6:	6013      	str	r3, [r2, #0]
 80057d8:	e02e      	b.n	8005838 <HAL_RCC_OscConfig+0xd4>
 80057da:	687b      	ldr	r3, [r7, #4]
 80057dc:	685b      	ldr	r3, [r3, #4]
 80057de:	2b00      	cmp	r3, #0
 80057e0:	d10c      	bne.n	80057fc <HAL_RCC_OscConfig+0x98>
 80057e2:	4b7b      	ldr	r3, [pc, #492]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	4a7a      	ldr	r2, [pc, #488]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057e8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80057ec:	6013      	str	r3, [r2, #0]
 80057ee:	4b78      	ldr	r3, [pc, #480]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	4a77      	ldr	r2, [pc, #476]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80057f4:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80057f8:	6013      	str	r3, [r2, #0]
 80057fa:	e01d      	b.n	8005838 <HAL_RCC_OscConfig+0xd4>
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	685b      	ldr	r3, [r3, #4]
 8005800:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005804:	d10c      	bne.n	8005820 <HAL_RCC_OscConfig+0xbc>
 8005806:	4b72      	ldr	r3, [pc, #456]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005808:	681b      	ldr	r3, [r3, #0]
 800580a:	4a71      	ldr	r2, [pc, #452]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800580c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005810:	6013      	str	r3, [r2, #0]
 8005812:	4b6f      	ldr	r3, [pc, #444]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005814:	681b      	ldr	r3, [r3, #0]
 8005816:	4a6e      	ldr	r2, [pc, #440]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005818:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800581c:	6013      	str	r3, [r2, #0]
 800581e:	e00b      	b.n	8005838 <HAL_RCC_OscConfig+0xd4>
 8005820:	4b6b      	ldr	r3, [pc, #428]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005822:	681b      	ldr	r3, [r3, #0]
 8005824:	4a6a      	ldr	r2, [pc, #424]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005826:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800582a:	6013      	str	r3, [r2, #0]
 800582c:	4b68      	ldr	r3, [pc, #416]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800582e:	681b      	ldr	r3, [r3, #0]
 8005830:	4a67      	ldr	r2, [pc, #412]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005832:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005836:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	685b      	ldr	r3, [r3, #4]
 800583c:	2b00      	cmp	r3, #0
 800583e:	d013      	beq.n	8005868 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005840:	f7fe f9c8 	bl	8003bd4 <HAL_GetTick>
 8005844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005846:	e008      	b.n	800585a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005848:	f7fe f9c4 	bl	8003bd4 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b64      	cmp	r3, #100	; 0x64
 8005854:	d901      	bls.n	800585a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e200      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800585a:	4b5d      	ldr	r3, [pc, #372]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d0f0      	beq.n	8005848 <HAL_RCC_OscConfig+0xe4>
 8005866:	e014      	b.n	8005892 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005868:	f7fe f9b4 	bl	8003bd4 <HAL_GetTick>
 800586c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800586e:	e008      	b.n	8005882 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005870:	f7fe f9b0 	bl	8003bd4 <HAL_GetTick>
 8005874:	4602      	mov	r2, r0
 8005876:	693b      	ldr	r3, [r7, #16]
 8005878:	1ad3      	subs	r3, r2, r3
 800587a:	2b64      	cmp	r3, #100	; 0x64
 800587c:	d901      	bls.n	8005882 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800587e:	2303      	movs	r3, #3
 8005880:	e1ec      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005882:	4b53      	ldr	r3, [pc, #332]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005884:	681b      	ldr	r3, [r3, #0]
 8005886:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800588a:	2b00      	cmp	r3, #0
 800588c:	d1f0      	bne.n	8005870 <HAL_RCC_OscConfig+0x10c>
 800588e:	e000      	b.n	8005892 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005890:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	681b      	ldr	r3, [r3, #0]
 8005896:	f003 0302 	and.w	r3, r3, #2
 800589a:	2b00      	cmp	r3, #0
 800589c:	d063      	beq.n	8005966 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800589e:	4b4c      	ldr	r3, [pc, #304]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80058a0:	685b      	ldr	r3, [r3, #4]
 80058a2:	f003 030c 	and.w	r3, r3, #12
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d00b      	beq.n	80058c2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80058aa:	4b49      	ldr	r3, [pc, #292]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f003 030c 	and.w	r3, r3, #12
 80058b2:	2b08      	cmp	r3, #8
 80058b4:	d11c      	bne.n	80058f0 <HAL_RCC_OscConfig+0x18c>
 80058b6:	4b46      	ldr	r3, [pc, #280]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80058b8:	685b      	ldr	r3, [r3, #4]
 80058ba:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d116      	bne.n	80058f0 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058c2:	4b43      	ldr	r3, [pc, #268]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f003 0302 	and.w	r3, r3, #2
 80058ca:	2b00      	cmp	r3, #0
 80058cc:	d005      	beq.n	80058da <HAL_RCC_OscConfig+0x176>
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	691b      	ldr	r3, [r3, #16]
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d001      	beq.n	80058da <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80058d6:	2301      	movs	r3, #1
 80058d8:	e1c0      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058da:	4b3d      	ldr	r3, [pc, #244]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	695b      	ldr	r3, [r3, #20]
 80058e6:	00db      	lsls	r3, r3, #3
 80058e8:	4939      	ldr	r1, [pc, #228]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 80058ea:	4313      	orrs	r3, r2
 80058ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80058ee:	e03a      	b.n	8005966 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	691b      	ldr	r3, [r3, #16]
 80058f4:	2b00      	cmp	r3, #0
 80058f6:	d020      	beq.n	800593a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058f8:	4b36      	ldr	r3, [pc, #216]	; (80059d4 <HAL_RCC_OscConfig+0x270>)
 80058fa:	2201      	movs	r2, #1
 80058fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80058fe:	f7fe f969 	bl	8003bd4 <HAL_GetTick>
 8005902:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005904:	e008      	b.n	8005918 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005906:	f7fe f965 	bl	8003bd4 <HAL_GetTick>
 800590a:	4602      	mov	r2, r0
 800590c:	693b      	ldr	r3, [r7, #16]
 800590e:	1ad3      	subs	r3, r2, r3
 8005910:	2b02      	cmp	r3, #2
 8005912:	d901      	bls.n	8005918 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8005914:	2303      	movs	r3, #3
 8005916:	e1a1      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005918:	4b2d      	ldr	r3, [pc, #180]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f003 0302 	and.w	r3, r3, #2
 8005920:	2b00      	cmp	r3, #0
 8005922:	d0f0      	beq.n	8005906 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005924:	4b2a      	ldr	r3, [pc, #168]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005926:	681b      	ldr	r3, [r3, #0]
 8005928:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	695b      	ldr	r3, [r3, #20]
 8005930:	00db      	lsls	r3, r3, #3
 8005932:	4927      	ldr	r1, [pc, #156]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 8005934:	4313      	orrs	r3, r2
 8005936:	600b      	str	r3, [r1, #0]
 8005938:	e015      	b.n	8005966 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800593a:	4b26      	ldr	r3, [pc, #152]	; (80059d4 <HAL_RCC_OscConfig+0x270>)
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005940:	f7fe f948 	bl	8003bd4 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005948:	f7fe f944 	bl	8003bd4 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e180      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800595a:	4b1d      	ldr	r3, [pc, #116]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 0302 	and.w	r3, r3, #2
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f003 0308 	and.w	r3, r3, #8
 800596e:	2b00      	cmp	r3, #0
 8005970:	d03a      	beq.n	80059e8 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	699b      	ldr	r3, [r3, #24]
 8005976:	2b00      	cmp	r3, #0
 8005978:	d019      	beq.n	80059ae <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800597a:	4b17      	ldr	r3, [pc, #92]	; (80059d8 <HAL_RCC_OscConfig+0x274>)
 800597c:	2201      	movs	r2, #1
 800597e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005980:	f7fe f928 	bl	8003bd4 <HAL_GetTick>
 8005984:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005986:	e008      	b.n	800599a <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005988:	f7fe f924 	bl	8003bd4 <HAL_GetTick>
 800598c:	4602      	mov	r2, r0
 800598e:	693b      	ldr	r3, [r7, #16]
 8005990:	1ad3      	subs	r3, r2, r3
 8005992:	2b02      	cmp	r3, #2
 8005994:	d901      	bls.n	800599a <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8005996:	2303      	movs	r3, #3
 8005998:	e160      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800599a:	4b0d      	ldr	r3, [pc, #52]	; (80059d0 <HAL_RCC_OscConfig+0x26c>)
 800599c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800599e:	f003 0302 	and.w	r3, r3, #2
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d0f0      	beq.n	8005988 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80059a6:	2001      	movs	r0, #1
 80059a8:	f000 face 	bl	8005f48 <RCC_Delay>
 80059ac:	e01c      	b.n	80059e8 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059ae:	4b0a      	ldr	r3, [pc, #40]	; (80059d8 <HAL_RCC_OscConfig+0x274>)
 80059b0:	2200      	movs	r2, #0
 80059b2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80059b4:	f7fe f90e 	bl	8003bd4 <HAL_GetTick>
 80059b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059ba:	e00f      	b.n	80059dc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059bc:	f7fe f90a 	bl	8003bd4 <HAL_GetTick>
 80059c0:	4602      	mov	r2, r0
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	1ad3      	subs	r3, r2, r3
 80059c6:	2b02      	cmp	r3, #2
 80059c8:	d908      	bls.n	80059dc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80059ca:	2303      	movs	r3, #3
 80059cc:	e146      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
 80059ce:	bf00      	nop
 80059d0:	40021000 	.word	0x40021000
 80059d4:	42420000 	.word	0x42420000
 80059d8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80059dc:	4b92      	ldr	r3, [pc, #584]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 80059de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80059e0:	f003 0302 	and.w	r3, r3, #2
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e9      	bne.n	80059bc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	681b      	ldr	r3, [r3, #0]
 80059ec:	f003 0304 	and.w	r3, r3, #4
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	f000 80a6 	beq.w	8005b42 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 80059f6:	2300      	movs	r3, #0
 80059f8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059fa:	4b8b      	ldr	r3, [pc, #556]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 80059fc:	69db      	ldr	r3, [r3, #28]
 80059fe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a02:	2b00      	cmp	r3, #0
 8005a04:	d10d      	bne.n	8005a22 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a06:	4b88      	ldr	r3, [pc, #544]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a08:	69db      	ldr	r3, [r3, #28]
 8005a0a:	4a87      	ldr	r2, [pc, #540]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a0c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005a10:	61d3      	str	r3, [r2, #28]
 8005a12:	4b85      	ldr	r3, [pc, #532]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a14:	69db      	ldr	r3, [r3, #28]
 8005a16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005a1a:	60bb      	str	r3, [r7, #8]
 8005a1c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005a1e:	2301      	movs	r3, #1
 8005a20:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a22:	4b82      	ldr	r3, [pc, #520]	; (8005c2c <HAL_RCC_OscConfig+0x4c8>)
 8005a24:	681b      	ldr	r3, [r3, #0]
 8005a26:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a2a:	2b00      	cmp	r3, #0
 8005a2c:	d118      	bne.n	8005a60 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005a2e:	4b7f      	ldr	r3, [pc, #508]	; (8005c2c <HAL_RCC_OscConfig+0x4c8>)
 8005a30:	681b      	ldr	r3, [r3, #0]
 8005a32:	4a7e      	ldr	r2, [pc, #504]	; (8005c2c <HAL_RCC_OscConfig+0x4c8>)
 8005a34:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005a38:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a3a:	f7fe f8cb 	bl	8003bd4 <HAL_GetTick>
 8005a3e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a40:	e008      	b.n	8005a54 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a42:	f7fe f8c7 	bl	8003bd4 <HAL_GetTick>
 8005a46:	4602      	mov	r2, r0
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	1ad3      	subs	r3, r2, r3
 8005a4c:	2b64      	cmp	r3, #100	; 0x64
 8005a4e:	d901      	bls.n	8005a54 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8005a50:	2303      	movs	r3, #3
 8005a52:	e103      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005a54:	4b75      	ldr	r3, [pc, #468]	; (8005c2c <HAL_RCC_OscConfig+0x4c8>)
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d0f0      	beq.n	8005a42 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	68db      	ldr	r3, [r3, #12]
 8005a64:	2b01      	cmp	r3, #1
 8005a66:	d106      	bne.n	8005a76 <HAL_RCC_OscConfig+0x312>
 8005a68:	4b6f      	ldr	r3, [pc, #444]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a6a:	6a1b      	ldr	r3, [r3, #32]
 8005a6c:	4a6e      	ldr	r2, [pc, #440]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a6e:	f043 0301 	orr.w	r3, r3, #1
 8005a72:	6213      	str	r3, [r2, #32]
 8005a74:	e02d      	b.n	8005ad2 <HAL_RCC_OscConfig+0x36e>
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	68db      	ldr	r3, [r3, #12]
 8005a7a:	2b00      	cmp	r3, #0
 8005a7c:	d10c      	bne.n	8005a98 <HAL_RCC_OscConfig+0x334>
 8005a7e:	4b6a      	ldr	r3, [pc, #424]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a80:	6a1b      	ldr	r3, [r3, #32]
 8005a82:	4a69      	ldr	r2, [pc, #420]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a84:	f023 0301 	bic.w	r3, r3, #1
 8005a88:	6213      	str	r3, [r2, #32]
 8005a8a:	4b67      	ldr	r3, [pc, #412]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a8c:	6a1b      	ldr	r3, [r3, #32]
 8005a8e:	4a66      	ldr	r2, [pc, #408]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005a90:	f023 0304 	bic.w	r3, r3, #4
 8005a94:	6213      	str	r3, [r2, #32]
 8005a96:	e01c      	b.n	8005ad2 <HAL_RCC_OscConfig+0x36e>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	2b05      	cmp	r3, #5
 8005a9e:	d10c      	bne.n	8005aba <HAL_RCC_OscConfig+0x356>
 8005aa0:	4b61      	ldr	r3, [pc, #388]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005aa2:	6a1b      	ldr	r3, [r3, #32]
 8005aa4:	4a60      	ldr	r2, [pc, #384]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005aa6:	f043 0304 	orr.w	r3, r3, #4
 8005aaa:	6213      	str	r3, [r2, #32]
 8005aac:	4b5e      	ldr	r3, [pc, #376]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005aae:	6a1b      	ldr	r3, [r3, #32]
 8005ab0:	4a5d      	ldr	r2, [pc, #372]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005ab2:	f043 0301 	orr.w	r3, r3, #1
 8005ab6:	6213      	str	r3, [r2, #32]
 8005ab8:	e00b      	b.n	8005ad2 <HAL_RCC_OscConfig+0x36e>
 8005aba:	4b5b      	ldr	r3, [pc, #364]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005abc:	6a1b      	ldr	r3, [r3, #32]
 8005abe:	4a5a      	ldr	r2, [pc, #360]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005ac0:	f023 0301 	bic.w	r3, r3, #1
 8005ac4:	6213      	str	r3, [r2, #32]
 8005ac6:	4b58      	ldr	r3, [pc, #352]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005ac8:	6a1b      	ldr	r3, [r3, #32]
 8005aca:	4a57      	ldr	r2, [pc, #348]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005acc:	f023 0304 	bic.w	r3, r3, #4
 8005ad0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d015      	beq.n	8005b06 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005ada:	f7fe f87b 	bl	8003bd4 <HAL_GetTick>
 8005ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005ae0:	e00a      	b.n	8005af8 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae2:	f7fe f877 	bl	8003bd4 <HAL_GetTick>
 8005ae6:	4602      	mov	r2, r0
 8005ae8:	693b      	ldr	r3, [r7, #16]
 8005aea:	1ad3      	subs	r3, r2, r3
 8005aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8005af0:	4293      	cmp	r3, r2
 8005af2:	d901      	bls.n	8005af8 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8005af4:	2303      	movs	r3, #3
 8005af6:	e0b1      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005af8:	4b4b      	ldr	r3, [pc, #300]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005afa:	6a1b      	ldr	r3, [r3, #32]
 8005afc:	f003 0302 	and.w	r3, r3, #2
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d0ee      	beq.n	8005ae2 <HAL_RCC_OscConfig+0x37e>
 8005b04:	e014      	b.n	8005b30 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005b06:	f7fe f865 	bl	8003bd4 <HAL_GetTick>
 8005b0a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b0c:	e00a      	b.n	8005b24 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b0e:	f7fe f861 	bl	8003bd4 <HAL_GetTick>
 8005b12:	4602      	mov	r2, r0
 8005b14:	693b      	ldr	r3, [r7, #16]
 8005b16:	1ad3      	subs	r3, r2, r3
 8005b18:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b1c:	4293      	cmp	r3, r2
 8005b1e:	d901      	bls.n	8005b24 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8005b20:	2303      	movs	r3, #3
 8005b22:	e09b      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005b24:	4b40      	ldr	r3, [pc, #256]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005b26:	6a1b      	ldr	r3, [r3, #32]
 8005b28:	f003 0302 	and.w	r3, r3, #2
 8005b2c:	2b00      	cmp	r3, #0
 8005b2e:	d1ee      	bne.n	8005b0e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8005b30:	7dfb      	ldrb	r3, [r7, #23]
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	d105      	bne.n	8005b42 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b36:	4b3c      	ldr	r3, [pc, #240]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005b38:	69db      	ldr	r3, [r3, #28]
 8005b3a:	4a3b      	ldr	r2, [pc, #236]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005b3c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005b40:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	69db      	ldr	r3, [r3, #28]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	f000 8087 	beq.w	8005c5a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005b4c:	4b36      	ldr	r3, [pc, #216]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005b4e:	685b      	ldr	r3, [r3, #4]
 8005b50:	f003 030c 	and.w	r3, r3, #12
 8005b54:	2b08      	cmp	r3, #8
 8005b56:	d061      	beq.n	8005c1c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	69db      	ldr	r3, [r3, #28]
 8005b5c:	2b02      	cmp	r3, #2
 8005b5e:	d146      	bne.n	8005bee <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005b60:	4b33      	ldr	r3, [pc, #204]	; (8005c30 <HAL_RCC_OscConfig+0x4cc>)
 8005b62:	2200      	movs	r2, #0
 8005b64:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005b66:	f7fe f835 	bl	8003bd4 <HAL_GetTick>
 8005b6a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b6c:	e008      	b.n	8005b80 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b6e:	f7fe f831 	bl	8003bd4 <HAL_GetTick>
 8005b72:	4602      	mov	r2, r0
 8005b74:	693b      	ldr	r3, [r7, #16]
 8005b76:	1ad3      	subs	r3, r2, r3
 8005b78:	2b02      	cmp	r3, #2
 8005b7a:	d901      	bls.n	8005b80 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8005b7c:	2303      	movs	r3, #3
 8005b7e:	e06d      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005b80:	4b29      	ldr	r3, [pc, #164]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d1f0      	bne.n	8005b6e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	6a1b      	ldr	r3, [r3, #32]
 8005b90:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b94:	d108      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8005b96:	4b24      	ldr	r3, [pc, #144]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005b98:	685b      	ldr	r3, [r3, #4]
 8005b9a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	689b      	ldr	r3, [r3, #8]
 8005ba2:	4921      	ldr	r1, [pc, #132]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005ba4:	4313      	orrs	r3, r2
 8005ba6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005ba8:	4b1f      	ldr	r3, [pc, #124]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005baa:	685b      	ldr	r3, [r3, #4]
 8005bac:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	6a19      	ldr	r1, [r3, #32]
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005bb8:	430b      	orrs	r3, r1
 8005bba:	491b      	ldr	r1, [pc, #108]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005bbc:	4313      	orrs	r3, r2
 8005bbe:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005bc0:	4b1b      	ldr	r3, [pc, #108]	; (8005c30 <HAL_RCC_OscConfig+0x4cc>)
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bc6:	f7fe f805 	bl	8003bd4 <HAL_GetTick>
 8005bca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005bcc:	e008      	b.n	8005be0 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bce:	f7fe f801 	bl	8003bd4 <HAL_GetTick>
 8005bd2:	4602      	mov	r2, r0
 8005bd4:	693b      	ldr	r3, [r7, #16]
 8005bd6:	1ad3      	subs	r3, r2, r3
 8005bd8:	2b02      	cmp	r3, #2
 8005bda:	d901      	bls.n	8005be0 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8005bdc:	2303      	movs	r3, #3
 8005bde:	e03d      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8005be0:	4b11      	ldr	r3, [pc, #68]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d0f0      	beq.n	8005bce <HAL_RCC_OscConfig+0x46a>
 8005bec:	e035      	b.n	8005c5a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bee:	4b10      	ldr	r3, [pc, #64]	; (8005c30 <HAL_RCC_OscConfig+0x4cc>)
 8005bf0:	2200      	movs	r2, #0
 8005bf2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005bf4:	f7fd ffee 	bl	8003bd4 <HAL_GetTick>
 8005bf8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005bfa:	e008      	b.n	8005c0e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005bfc:	f7fd ffea 	bl	8003bd4 <HAL_GetTick>
 8005c00:	4602      	mov	r2, r0
 8005c02:	693b      	ldr	r3, [r7, #16]
 8005c04:	1ad3      	subs	r3, r2, r3
 8005c06:	2b02      	cmp	r3, #2
 8005c08:	d901      	bls.n	8005c0e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8005c0a:	2303      	movs	r3, #3
 8005c0c:	e026      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8005c0e:	4b06      	ldr	r3, [pc, #24]	; (8005c28 <HAL_RCC_OscConfig+0x4c4>)
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d1f0      	bne.n	8005bfc <HAL_RCC_OscConfig+0x498>
 8005c1a:	e01e      	b.n	8005c5a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	69db      	ldr	r3, [r3, #28]
 8005c20:	2b01      	cmp	r3, #1
 8005c22:	d107      	bne.n	8005c34 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e019      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
 8005c28:	40021000 	.word	0x40021000
 8005c2c:	40007000 	.word	0x40007000
 8005c30:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8005c34:	4b0b      	ldr	r3, [pc, #44]	; (8005c64 <HAL_RCC_OscConfig+0x500>)
 8005c36:	685b      	ldr	r3, [r3, #4]
 8005c38:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c3a:	68fb      	ldr	r3, [r7, #12]
 8005c3c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	6a1b      	ldr	r3, [r3, #32]
 8005c44:	429a      	cmp	r2, r3
 8005c46:	d106      	bne.n	8005c56 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005c52:	429a      	cmp	r2, r3
 8005c54:	d001      	beq.n	8005c5a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8005c56:	2301      	movs	r3, #1
 8005c58:	e000      	b.n	8005c5c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8005c5a:	2300      	movs	r3, #0
}
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	3718      	adds	r7, #24
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bd80      	pop	{r7, pc}
 8005c64:	40021000 	.word	0x40021000

08005c68 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	b084      	sub	sp, #16
 8005c6c:	af00      	add	r7, sp, #0
 8005c6e:	6078      	str	r0, [r7, #4]
 8005c70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d101      	bne.n	8005c7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e0d0      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c7c:	4b6a      	ldr	r3, [pc, #424]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f003 0307 	and.w	r3, r3, #7
 8005c84:	683a      	ldr	r2, [r7, #0]
 8005c86:	429a      	cmp	r2, r3
 8005c88:	d910      	bls.n	8005cac <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c8a:	4b67      	ldr	r3, [pc, #412]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005c8c:	681b      	ldr	r3, [r3, #0]
 8005c8e:	f023 0207 	bic.w	r2, r3, #7
 8005c92:	4965      	ldr	r1, [pc, #404]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	4313      	orrs	r3, r2
 8005c98:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c9a:	4b63      	ldr	r3, [pc, #396]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005c9c:	681b      	ldr	r3, [r3, #0]
 8005c9e:	f003 0307 	and.w	r3, r3, #7
 8005ca2:	683a      	ldr	r2, [r7, #0]
 8005ca4:	429a      	cmp	r2, r3
 8005ca6:	d001      	beq.n	8005cac <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8005ca8:	2301      	movs	r3, #1
 8005caa:	e0b8      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	f003 0302 	and.w	r3, r3, #2
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d020      	beq.n	8005cfa <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f003 0304 	and.w	r3, r3, #4
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d005      	beq.n	8005cd0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005cc4:	4b59      	ldr	r3, [pc, #356]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005cc6:	685b      	ldr	r3, [r3, #4]
 8005cc8:	4a58      	ldr	r2, [pc, #352]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005cca:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8005cce:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005cd0:	687b      	ldr	r3, [r7, #4]
 8005cd2:	681b      	ldr	r3, [r3, #0]
 8005cd4:	f003 0308 	and.w	r3, r3, #8
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	d005      	beq.n	8005ce8 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005cdc:	4b53      	ldr	r3, [pc, #332]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005cde:	685b      	ldr	r3, [r3, #4]
 8005ce0:	4a52      	ldr	r2, [pc, #328]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005ce2:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8005ce6:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005ce8:	4b50      	ldr	r3, [pc, #320]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005cea:	685b      	ldr	r3, [r3, #4]
 8005cec:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	494d      	ldr	r1, [pc, #308]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005cf6:	4313      	orrs	r3, r2
 8005cf8:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	f003 0301 	and.w	r3, r3, #1
 8005d02:	2b00      	cmp	r3, #0
 8005d04:	d040      	beq.n	8005d88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	685b      	ldr	r3, [r3, #4]
 8005d0a:	2b01      	cmp	r3, #1
 8005d0c:	d107      	bne.n	8005d1e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005d0e:	4b47      	ldr	r3, [pc, #284]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d115      	bne.n	8005d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	e07f      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	685b      	ldr	r3, [r3, #4]
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d107      	bne.n	8005d36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005d26:	4b41      	ldr	r3, [pc, #260]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	d109      	bne.n	8005d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d32:	2301      	movs	r3, #1
 8005d34:	e073      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005d36:	4b3d      	ldr	r3, [pc, #244]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f003 0302 	and.w	r3, r3, #2
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d101      	bne.n	8005d46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005d42:	2301      	movs	r3, #1
 8005d44:	e06b      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005d46:	4b39      	ldr	r3, [pc, #228]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d48:	685b      	ldr	r3, [r3, #4]
 8005d4a:	f023 0203 	bic.w	r2, r3, #3
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	685b      	ldr	r3, [r3, #4]
 8005d52:	4936      	ldr	r1, [pc, #216]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d54:	4313      	orrs	r3, r2
 8005d56:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005d58:	f7fd ff3c 	bl	8003bd4 <HAL_GetTick>
 8005d5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d5e:	e00a      	b.n	8005d76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005d60:	f7fd ff38 	bl	8003bd4 <HAL_GetTick>
 8005d64:	4602      	mov	r2, r0
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	1ad3      	subs	r3, r2, r3
 8005d6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8005d6e:	4293      	cmp	r3, r2
 8005d70:	d901      	bls.n	8005d76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005d72:	2303      	movs	r3, #3
 8005d74:	e053      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005d76:	4b2d      	ldr	r3, [pc, #180]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005d78:	685b      	ldr	r3, [r3, #4]
 8005d7a:	f003 020c 	and.w	r2, r3, #12
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	685b      	ldr	r3, [r3, #4]
 8005d82:	009b      	lsls	r3, r3, #2
 8005d84:	429a      	cmp	r2, r3
 8005d86:	d1eb      	bne.n	8005d60 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005d88:	4b27      	ldr	r3, [pc, #156]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005d8a:	681b      	ldr	r3, [r3, #0]
 8005d8c:	f003 0307 	and.w	r3, r3, #7
 8005d90:	683a      	ldr	r2, [r7, #0]
 8005d92:	429a      	cmp	r2, r3
 8005d94:	d210      	bcs.n	8005db8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005d96:	4b24      	ldr	r3, [pc, #144]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f023 0207 	bic.w	r2, r3, #7
 8005d9e:	4922      	ldr	r1, [pc, #136]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005da0:	683b      	ldr	r3, [r7, #0]
 8005da2:	4313      	orrs	r3, r2
 8005da4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005da6:	4b20      	ldr	r3, [pc, #128]	; (8005e28 <HAL_RCC_ClockConfig+0x1c0>)
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f003 0307 	and.w	r3, r3, #7
 8005dae:	683a      	ldr	r2, [r7, #0]
 8005db0:	429a      	cmp	r2, r3
 8005db2:	d001      	beq.n	8005db8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8005db4:	2301      	movs	r3, #1
 8005db6:	e032      	b.n	8005e1e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 0304 	and.w	r3, r3, #4
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d008      	beq.n	8005dd6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005dc4:	4b19      	ldr	r3, [pc, #100]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005dc6:	685b      	ldr	r3, [r3, #4]
 8005dc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	68db      	ldr	r3, [r3, #12]
 8005dd0:	4916      	ldr	r1, [pc, #88]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	f003 0308 	and.w	r3, r3, #8
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d009      	beq.n	8005df6 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8005de2:	4b12      	ldr	r3, [pc, #72]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005de4:	685b      	ldr	r3, [r3, #4]
 8005de6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	691b      	ldr	r3, [r3, #16]
 8005dee:	00db      	lsls	r3, r3, #3
 8005df0:	490e      	ldr	r1, [pc, #56]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005df2:	4313      	orrs	r3, r2
 8005df4:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8005df6:	f000 f821 	bl	8005e3c <HAL_RCC_GetSysClockFreq>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	4b0b      	ldr	r3, [pc, #44]	; (8005e2c <HAL_RCC_ClockConfig+0x1c4>)
 8005dfe:	685b      	ldr	r3, [r3, #4]
 8005e00:	091b      	lsrs	r3, r3, #4
 8005e02:	f003 030f 	and.w	r3, r3, #15
 8005e06:	490a      	ldr	r1, [pc, #40]	; (8005e30 <HAL_RCC_ClockConfig+0x1c8>)
 8005e08:	5ccb      	ldrb	r3, [r1, r3]
 8005e0a:	fa22 f303 	lsr.w	r3, r2, r3
 8005e0e:	4a09      	ldr	r2, [pc, #36]	; (8005e34 <HAL_RCC_ClockConfig+0x1cc>)
 8005e10:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8005e12:	4b09      	ldr	r3, [pc, #36]	; (8005e38 <HAL_RCC_ClockConfig+0x1d0>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	4618      	mov	r0, r3
 8005e18:	f7fd fe9a 	bl	8003b50 <HAL_InitTick>

  return HAL_OK;
 8005e1c:	2300      	movs	r3, #0
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3710      	adds	r7, #16
 8005e22:	46bd      	mov	sp, r7
 8005e24:	bd80      	pop	{r7, pc}
 8005e26:	bf00      	nop
 8005e28:	40022000 	.word	0x40022000
 8005e2c:	40021000 	.word	0x40021000
 8005e30:	0800e35c 	.word	0x0800e35c
 8005e34:	20000014 	.word	0x20000014
 8005e38:	20000018 	.word	0x20000018

08005e3c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005e3c:	b480      	push	{r7}
 8005e3e:	b087      	sub	sp, #28
 8005e40:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8005e42:	2300      	movs	r3, #0
 8005e44:	60fb      	str	r3, [r7, #12]
 8005e46:	2300      	movs	r3, #0
 8005e48:	60bb      	str	r3, [r7, #8]
 8005e4a:	2300      	movs	r3, #0
 8005e4c:	617b      	str	r3, [r7, #20]
 8005e4e:	2300      	movs	r3, #0
 8005e50:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8005e52:	2300      	movs	r3, #0
 8005e54:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8005e56:	4b1e      	ldr	r3, [pc, #120]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005e58:	685b      	ldr	r3, [r3, #4]
 8005e5a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	f003 030c 	and.w	r3, r3, #12
 8005e62:	2b04      	cmp	r3, #4
 8005e64:	d002      	beq.n	8005e6c <HAL_RCC_GetSysClockFreq+0x30>
 8005e66:	2b08      	cmp	r3, #8
 8005e68:	d003      	beq.n	8005e72 <HAL_RCC_GetSysClockFreq+0x36>
 8005e6a:	e027      	b.n	8005ebc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8005e6c:	4b19      	ldr	r3, [pc, #100]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e6e:	613b      	str	r3, [r7, #16]
      break;
 8005e70:	e027      	b.n	8005ec2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	0c9b      	lsrs	r3, r3, #18
 8005e76:	f003 030f 	and.w	r3, r3, #15
 8005e7a:	4a17      	ldr	r2, [pc, #92]	; (8005ed8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8005e7c:	5cd3      	ldrb	r3, [r2, r3]
 8005e7e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d010      	beq.n	8005eac <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8005e8a:	4b11      	ldr	r3, [pc, #68]	; (8005ed0 <HAL_RCC_GetSysClockFreq+0x94>)
 8005e8c:	685b      	ldr	r3, [r3, #4]
 8005e8e:	0c5b      	lsrs	r3, r3, #17
 8005e90:	f003 0301 	and.w	r3, r3, #1
 8005e94:	4a11      	ldr	r2, [pc, #68]	; (8005edc <HAL_RCC_GetSysClockFreq+0xa0>)
 8005e96:	5cd3      	ldrb	r3, [r2, r3]
 8005e98:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	4a0d      	ldr	r2, [pc, #52]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005e9e:	fb03 f202 	mul.w	r2, r3, r2
 8005ea2:	68bb      	ldr	r3, [r7, #8]
 8005ea4:	fbb2 f3f3 	udiv	r3, r2, r3
 8005ea8:	617b      	str	r3, [r7, #20]
 8005eaa:	e004      	b.n	8005eb6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8005eac:	687b      	ldr	r3, [r7, #4]
 8005eae:	4a0c      	ldr	r2, [pc, #48]	; (8005ee0 <HAL_RCC_GetSysClockFreq+0xa4>)
 8005eb0:	fb02 f303 	mul.w	r3, r2, r3
 8005eb4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8005eb6:	697b      	ldr	r3, [r7, #20]
 8005eb8:	613b      	str	r3, [r7, #16]
      break;
 8005eba:	e002      	b.n	8005ec2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8005ebc:	4b05      	ldr	r3, [pc, #20]	; (8005ed4 <HAL_RCC_GetSysClockFreq+0x98>)
 8005ebe:	613b      	str	r3, [r7, #16]
      break;
 8005ec0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005ec2:	693b      	ldr	r3, [r7, #16]
}
 8005ec4:	4618      	mov	r0, r3
 8005ec6:	371c      	adds	r7, #28
 8005ec8:	46bd      	mov	sp, r7
 8005eca:	bc80      	pop	{r7}
 8005ecc:	4770      	bx	lr
 8005ece:	bf00      	nop
 8005ed0:	40021000 	.word	0x40021000
 8005ed4:	007a1200 	.word	0x007a1200
 8005ed8:	0800e374 	.word	0x0800e374
 8005edc:	0800e384 	.word	0x0800e384
 8005ee0:	003d0900 	.word	0x003d0900

08005ee4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005ee8:	4b02      	ldr	r3, [pc, #8]	; (8005ef4 <HAL_RCC_GetHCLKFreq+0x10>)
 8005eea:	681b      	ldr	r3, [r3, #0]
}
 8005eec:	4618      	mov	r0, r3
 8005eee:	46bd      	mov	sp, r7
 8005ef0:	bc80      	pop	{r7}
 8005ef2:	4770      	bx	lr
 8005ef4:	20000014 	.word	0x20000014

08005ef8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ef8:	b580      	push	{r7, lr}
 8005efa:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8005efc:	f7ff fff2 	bl	8005ee4 <HAL_RCC_GetHCLKFreq>
 8005f00:	4602      	mov	r2, r0
 8005f02:	4b05      	ldr	r3, [pc, #20]	; (8005f18 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005f04:	685b      	ldr	r3, [r3, #4]
 8005f06:	0a1b      	lsrs	r3, r3, #8
 8005f08:	f003 0307 	and.w	r3, r3, #7
 8005f0c:	4903      	ldr	r1, [pc, #12]	; (8005f1c <HAL_RCC_GetPCLK1Freq+0x24>)
 8005f0e:	5ccb      	ldrb	r3, [r1, r3]
 8005f10:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f14:	4618      	mov	r0, r3
 8005f16:	bd80      	pop	{r7, pc}
 8005f18:	40021000 	.word	0x40021000
 8005f1c:	0800e36c 	.word	0x0800e36c

08005f20 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005f20:	b580      	push	{r7, lr}
 8005f22:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8005f24:	f7ff ffde 	bl	8005ee4 <HAL_RCC_GetHCLKFreq>
 8005f28:	4602      	mov	r2, r0
 8005f2a:	4b05      	ldr	r3, [pc, #20]	; (8005f40 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005f2c:	685b      	ldr	r3, [r3, #4]
 8005f2e:	0adb      	lsrs	r3, r3, #11
 8005f30:	f003 0307 	and.w	r3, r3, #7
 8005f34:	4903      	ldr	r1, [pc, #12]	; (8005f44 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005f36:	5ccb      	ldrb	r3, [r1, r3]
 8005f38:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	bd80      	pop	{r7, pc}
 8005f40:	40021000 	.word	0x40021000
 8005f44:	0800e36c 	.word	0x0800e36c

08005f48 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	b085      	sub	sp, #20
 8005f4c:	af00      	add	r7, sp, #0
 8005f4e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8005f50:	4b0a      	ldr	r3, [pc, #40]	; (8005f7c <RCC_Delay+0x34>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	4a0a      	ldr	r2, [pc, #40]	; (8005f80 <RCC_Delay+0x38>)
 8005f56:	fba2 2303 	umull	r2, r3, r2, r3
 8005f5a:	0a5b      	lsrs	r3, r3, #9
 8005f5c:	687a      	ldr	r2, [r7, #4]
 8005f5e:	fb02 f303 	mul.w	r3, r2, r3
 8005f62:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8005f64:	bf00      	nop
  }
  while (Delay --);
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	1e5a      	subs	r2, r3, #1
 8005f6a:	60fa      	str	r2, [r7, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1f9      	bne.n	8005f64 <RCC_Delay+0x1c>
}
 8005f70:	bf00      	nop
 8005f72:	bf00      	nop
 8005f74:	3714      	adds	r7, #20
 8005f76:	46bd      	mov	sp, r7
 8005f78:	bc80      	pop	{r7}
 8005f7a:	4770      	bx	lr
 8005f7c:	20000014 	.word	0x20000014
 8005f80:	10624dd3 	.word	0x10624dd3

08005f84 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b086      	sub	sp, #24
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8005f8c:	2300      	movs	r3, #0
 8005f8e:	613b      	str	r3, [r7, #16]
 8005f90:	2300      	movs	r3, #0
 8005f92:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	f003 0301 	and.w	r3, r3, #1
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	d07d      	beq.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 8005fa0:	2300      	movs	r3, #0
 8005fa2:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005fa4:	4b4f      	ldr	r3, [pc, #316]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fa6:	69db      	ldr	r3, [r3, #28]
 8005fa8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d10d      	bne.n	8005fcc <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005fb0:	4b4c      	ldr	r3, [pc, #304]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fb2:	69db      	ldr	r3, [r3, #28]
 8005fb4:	4a4b      	ldr	r2, [pc, #300]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fb6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005fba:	61d3      	str	r3, [r2, #28]
 8005fbc:	4b49      	ldr	r3, [pc, #292]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8005fbe:	69db      	ldr	r3, [r3, #28]
 8005fc0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005fc4:	60bb      	str	r3, [r7, #8]
 8005fc6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005fc8:	2301      	movs	r3, #1
 8005fca:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fcc:	4b46      	ldr	r3, [pc, #280]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d118      	bne.n	800600a <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8005fd8:	4b43      	ldr	r3, [pc, #268]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	4a42      	ldr	r2, [pc, #264]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8005fde:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005fe2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005fe4:	f7fd fdf6 	bl	8003bd4 <HAL_GetTick>
 8005fe8:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005fea:	e008      	b.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005fec:	f7fd fdf2 	bl	8003bd4 <HAL_GetTick>
 8005ff0:	4602      	mov	r2, r0
 8005ff2:	693b      	ldr	r3, [r7, #16]
 8005ff4:	1ad3      	subs	r3, r2, r3
 8005ff6:	2b64      	cmp	r3, #100	; 0x64
 8005ff8:	d901      	bls.n	8005ffe <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8005ffa:	2303      	movs	r3, #3
 8005ffc:	e06d      	b.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005ffe:	4b3a      	ldr	r3, [pc, #232]	; (80060e8 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8006000:	681b      	ldr	r3, [r3, #0]
 8006002:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006006:	2b00      	cmp	r3, #0
 8006008:	d0f0      	beq.n	8005fec <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800600a:	4b36      	ldr	r3, [pc, #216]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800600c:	6a1b      	ldr	r3, [r3, #32]
 800600e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006012:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d02e      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006022:	68fa      	ldr	r2, [r7, #12]
 8006024:	429a      	cmp	r2, r3
 8006026:	d027      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006028:	4b2e      	ldr	r3, [pc, #184]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800602a:	6a1b      	ldr	r3, [r3, #32]
 800602c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006030:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8006032:	4b2e      	ldr	r3, [pc, #184]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 8006034:	2201      	movs	r2, #1
 8006036:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8006038:	4b2c      	ldr	r3, [pc, #176]	; (80060ec <HAL_RCCEx_PeriphCLKConfig+0x168>)
 800603a:	2200      	movs	r2, #0
 800603c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 800603e:	4a29      	ldr	r2, [pc, #164]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f003 0301 	and.w	r3, r3, #1
 800604a:	2b00      	cmp	r3, #0
 800604c:	d014      	beq.n	8006078 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800604e:	f7fd fdc1 	bl	8003bd4 <HAL_GetTick>
 8006052:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006054:	e00a      	b.n	800606c <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006056:	f7fd fdbd 	bl	8003bd4 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	693b      	ldr	r3, [r7, #16]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	f241 3288 	movw	r2, #5000	; 0x1388
 8006064:	4293      	cmp	r3, r2
 8006066:	d901      	bls.n	800606c <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e036      	b.n	80060da <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800606c:	4b1d      	ldr	r3, [pc, #116]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800606e:	6a1b      	ldr	r3, [r3, #32]
 8006070:	f003 0302 	and.w	r3, r3, #2
 8006074:	2b00      	cmp	r3, #0
 8006076:	d0ee      	beq.n	8006056 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006078:	4b1a      	ldr	r3, [pc, #104]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800607a:	6a1b      	ldr	r3, [r3, #32]
 800607c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	4917      	ldr	r1, [pc, #92]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006086:	4313      	orrs	r3, r2
 8006088:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800608a:	7dfb      	ldrb	r3, [r7, #23]
 800608c:	2b01      	cmp	r3, #1
 800608e:	d105      	bne.n	800609c <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006090:	4b14      	ldr	r3, [pc, #80]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006092:	69db      	ldr	r3, [r3, #28]
 8006094:	4a13      	ldr	r2, [pc, #76]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8006096:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800609a:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800609c:	687b      	ldr	r3, [r7, #4]
 800609e:	681b      	ldr	r3, [r3, #0]
 80060a0:	f003 0302 	and.w	r3, r3, #2
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d008      	beq.n	80060ba <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80060a8:	4b0e      	ldr	r3, [pc, #56]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060aa:	685b      	ldr	r3, [r3, #4]
 80060ac:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	689b      	ldr	r3, [r3, #8]
 80060b4:	490b      	ldr	r1, [pc, #44]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 80060ba:	687b      	ldr	r3, [r7, #4]
 80060bc:	681b      	ldr	r3, [r3, #0]
 80060be:	f003 0310 	and.w	r3, r3, #16
 80060c2:	2b00      	cmp	r3, #0
 80060c4:	d008      	beq.n	80060d8 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80060c6:	4b07      	ldr	r3, [pc, #28]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060c8:	685b      	ldr	r3, [r3, #4]
 80060ca:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	68db      	ldr	r3, [r3, #12]
 80060d2:	4904      	ldr	r1, [pc, #16]	; (80060e4 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80060d4:	4313      	orrs	r3, r2
 80060d6:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 80060d8:	2300      	movs	r3, #0
}
 80060da:	4618      	mov	r0, r3
 80060dc:	3718      	adds	r7, #24
 80060de:	46bd      	mov	sp, r7
 80060e0:	bd80      	pop	{r7, pc}
 80060e2:	bf00      	nop
 80060e4:	40021000 	.word	0x40021000
 80060e8:	40007000 	.word	0x40007000
 80060ec:	42420440 	.word	0x42420440

080060f0 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 80060f0:	b580      	push	{r7, lr}
 80060f2:	b088      	sub	sp, #32
 80060f4:	af00      	add	r7, sp, #0
 80060f6:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 80060f8:	2300      	movs	r3, #0
 80060fa:	617b      	str	r3, [r7, #20]
 80060fc:	2300      	movs	r3, #0
 80060fe:	61fb      	str	r3, [r7, #28]
 8006100:	2300      	movs	r3, #0
 8006102:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 8006104:	2300      	movs	r3, #0
 8006106:	60fb      	str	r3, [r7, #12]
 8006108:	2300      	movs	r3, #0
 800610a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2b10      	cmp	r3, #16
 8006110:	d00a      	beq.n	8006128 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b10      	cmp	r3, #16
 8006116:	f200 808a 	bhi.w	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	2b01      	cmp	r3, #1
 800611e:	d045      	beq.n	80061ac <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2b02      	cmp	r3, #2
 8006124:	d075      	beq.n	8006212 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 8006126:	e082      	b.n	800622e <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 8006128:	4b46      	ldr	r3, [pc, #280]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800612a:	685b      	ldr	r3, [r3, #4]
 800612c:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 800612e:	4b45      	ldr	r3, [pc, #276]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006136:	2b00      	cmp	r3, #0
 8006138:	d07b      	beq.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	0c9b      	lsrs	r3, r3, #18
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	4a41      	ldr	r2, [pc, #260]	; (8006248 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 8006144:	5cd3      	ldrb	r3, [r2, r3]
 8006146:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006148:	68fb      	ldr	r3, [r7, #12]
 800614a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800614e:	2b00      	cmp	r3, #0
 8006150:	d015      	beq.n	800617e <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8006152:	4b3c      	ldr	r3, [pc, #240]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8006154:	685b      	ldr	r3, [r3, #4]
 8006156:	0c5b      	lsrs	r3, r3, #17
 8006158:	f003 0301 	and.w	r3, r3, #1
 800615c:	4a3b      	ldr	r2, [pc, #236]	; (800624c <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 800615e:	5cd3      	ldrb	r3, [r2, r3]
 8006160:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8006162:	68fb      	ldr	r3, [r7, #12]
 8006164:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006168:	2b00      	cmp	r3, #0
 800616a:	d00d      	beq.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 800616c:	4a38      	ldr	r2, [pc, #224]	; (8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800616e:	697b      	ldr	r3, [r7, #20]
 8006170:	fbb2 f2f3 	udiv	r2, r2, r3
 8006174:	693b      	ldr	r3, [r7, #16]
 8006176:	fb02 f303 	mul.w	r3, r2, r3
 800617a:	61fb      	str	r3, [r7, #28]
 800617c:	e004      	b.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800617e:	693b      	ldr	r3, [r7, #16]
 8006180:	4a34      	ldr	r2, [pc, #208]	; (8006254 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 8006182:	fb02 f303 	mul.w	r3, r2, r3
 8006186:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8006188:	4b2e      	ldr	r3, [pc, #184]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800618a:	685b      	ldr	r3, [r3, #4]
 800618c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006190:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8006194:	d102      	bne.n	800619c <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8006196:	69fb      	ldr	r3, [r7, #28]
 8006198:	61bb      	str	r3, [r7, #24]
      break;
 800619a:	e04a      	b.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 800619c:	69fb      	ldr	r3, [r7, #28]
 800619e:	005b      	lsls	r3, r3, #1
 80061a0:	4a2d      	ldr	r2, [pc, #180]	; (8006258 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 80061a2:	fba2 2303 	umull	r2, r3, r2, r3
 80061a6:	085b      	lsrs	r3, r3, #1
 80061a8:	61bb      	str	r3, [r7, #24]
      break;
 80061aa:	e042      	b.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 80061ac:	4b25      	ldr	r3, [pc, #148]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061ae:	6a1b      	ldr	r3, [r3, #32]
 80061b0:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 80061b2:	68fb      	ldr	r3, [r7, #12]
 80061b4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061bc:	d108      	bne.n	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	f003 0302 	and.w	r3, r3, #2
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d003      	beq.n	80061d0 <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 80061c8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80061cc:	61bb      	str	r3, [r7, #24]
 80061ce:	e01f      	b.n	8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061d6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061da:	d109      	bne.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 80061dc:	4b19      	ldr	r3, [pc, #100]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061e0:	f003 0302 	and.w	r3, r3, #2
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d003      	beq.n	80061f0 <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 80061e8:	f649 4340 	movw	r3, #40000	; 0x9c40
 80061ec:	61bb      	str	r3, [r7, #24]
 80061ee:	e00f      	b.n	8006210 <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 80061f0:	68fb      	ldr	r3, [r7, #12]
 80061f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061f6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061fa:	d11c      	bne.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80061fc:	4b11      	ldr	r3, [pc, #68]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006204:	2b00      	cmp	r3, #0
 8006206:	d016      	beq.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 8006208:	f24f 4324 	movw	r3, #62500	; 0xf424
 800620c:	61bb      	str	r3, [r7, #24]
      break;
 800620e:	e012      	b.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8006210:	e011      	b.n	8006236 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 8006212:	f7ff fe85 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 8006216:	4602      	mov	r2, r0
 8006218:	4b0a      	ldr	r3, [pc, #40]	; (8006244 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800621a:	685b      	ldr	r3, [r3, #4]
 800621c:	0b9b      	lsrs	r3, r3, #14
 800621e:	f003 0303 	and.w	r3, r3, #3
 8006222:	3301      	adds	r3, #1
 8006224:	005b      	lsls	r3, r3, #1
 8006226:	fbb2 f3f3 	udiv	r3, r2, r3
 800622a:	61bb      	str	r3, [r7, #24]
      break;
 800622c:	e004      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 800622e:	bf00      	nop
 8006230:	e002      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006232:	bf00      	nop
 8006234:	e000      	b.n	8006238 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 8006236:	bf00      	nop
    }
  }
  return (frequency);
 8006238:	69bb      	ldr	r3, [r7, #24]
}
 800623a:	4618      	mov	r0, r3
 800623c:	3720      	adds	r7, #32
 800623e:	46bd      	mov	sp, r7
 8006240:	bd80      	pop	{r7, pc}
 8006242:	bf00      	nop
 8006244:	40021000 	.word	0x40021000
 8006248:	0800e388 	.word	0x0800e388
 800624c:	0800e398 	.word	0x0800e398
 8006250:	007a1200 	.word	0x007a1200
 8006254:	003d0900 	.word	0x003d0900
 8006258:	aaaaaaab 	.word	0xaaaaaaab

0800625c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800625c:	b580      	push	{r7, lr}
 800625e:	b082      	sub	sp, #8
 8006260:	af00      	add	r7, sp, #0
 8006262:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	2b00      	cmp	r3, #0
 8006268:	d101      	bne.n	800626e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e041      	b.n	80062f2 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006274:	b2db      	uxtb	r3, r3
 8006276:	2b00      	cmp	r3, #0
 8006278:	d106      	bne.n	8006288 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	2200      	movs	r2, #0
 800627e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006282:	6878      	ldr	r0, [r7, #4]
 8006284:	f7fd fb8c 	bl	80039a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	2202      	movs	r2, #2
 800628c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681a      	ldr	r2, [r3, #0]
 8006294:	687b      	ldr	r3, [r7, #4]
 8006296:	3304      	adds	r3, #4
 8006298:	4619      	mov	r1, r3
 800629a:	4610      	mov	r0, r2
 800629c:	f000 f940 	bl	8006520 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2201      	movs	r2, #1
 80062a4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	2201      	movs	r2, #1
 80062ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	2201      	movs	r2, #1
 80062b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	2201      	movs	r2, #1
 80062bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	2201      	movs	r2, #1
 80062c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	2201      	movs	r2, #1
 80062cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	2201      	movs	r2, #1
 80062d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	2201      	movs	r2, #1
 80062dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	2201      	movs	r2, #1
 80062e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	2201      	movs	r2, #1
 80062ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80062f0:	2300      	movs	r3, #0
}
 80062f2:	4618      	mov	r0, r3
 80062f4:	3708      	adds	r7, #8
 80062f6:	46bd      	mov	sp, r7
 80062f8:	bd80      	pop	{r7, pc}
	...

080062fc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 80062fc:	b480      	push	{r7}
 80062fe:	b085      	sub	sp, #20
 8006300:	af00      	add	r7, sp, #0
 8006302:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800630a:	b2db      	uxtb	r3, r3
 800630c:	2b01      	cmp	r3, #1
 800630e:	d001      	beq.n	8006314 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8006310:	2301      	movs	r3, #1
 8006312:	e032      	b.n	800637a <HAL_TIM_Base_Start+0x7e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	2202      	movs	r2, #2
 8006318:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	4a18      	ldr	r2, [pc, #96]	; (8006384 <HAL_TIM_Base_Start+0x88>)
 8006322:	4293      	cmp	r3, r2
 8006324:	d00e      	beq.n	8006344 <HAL_TIM_Base_Start+0x48>
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	681b      	ldr	r3, [r3, #0]
 800632a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800632e:	d009      	beq.n	8006344 <HAL_TIM_Base_Start+0x48>
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	681b      	ldr	r3, [r3, #0]
 8006334:	4a14      	ldr	r2, [pc, #80]	; (8006388 <HAL_TIM_Base_Start+0x8c>)
 8006336:	4293      	cmp	r3, r2
 8006338:	d004      	beq.n	8006344 <HAL_TIM_Base_Start+0x48>
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4a13      	ldr	r2, [pc, #76]	; (800638c <HAL_TIM_Base_Start+0x90>)
 8006340:	4293      	cmp	r3, r2
 8006342:	d111      	bne.n	8006368 <HAL_TIM_Base_Start+0x6c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	689b      	ldr	r3, [r3, #8]
 800634a:	f003 0307 	and.w	r3, r3, #7
 800634e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006350:	68fb      	ldr	r3, [r7, #12]
 8006352:	2b06      	cmp	r3, #6
 8006354:	d010      	beq.n	8006378 <HAL_TIM_Base_Start+0x7c>
    {
      __HAL_TIM_ENABLE(htim);
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	681a      	ldr	r2, [r3, #0]
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f042 0201 	orr.w	r2, r2, #1
 8006364:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006366:	e007      	b.n	8006378 <HAL_TIM_Base_Start+0x7c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	681a      	ldr	r2, [r3, #0]
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f042 0201 	orr.w	r2, r2, #1
 8006376:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006378:	2300      	movs	r3, #0
}
 800637a:	4618      	mov	r0, r3
 800637c:	3714      	adds	r7, #20
 800637e:	46bd      	mov	sp, r7
 8006380:	bc80      	pop	{r7}
 8006382:	4770      	bx	lr
 8006384:	40012c00 	.word	0x40012c00
 8006388:	40000400 	.word	0x40000400
 800638c:	40000800 	.word	0x40000800

08006390 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8006390:	b580      	push	{r7, lr}
 8006392:	b084      	sub	sp, #16
 8006394:	af00      	add	r7, sp, #0
 8006396:	6078      	str	r0, [r7, #4]
 8006398:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800639a:	2300      	movs	r3, #0
 800639c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80063a4:	2b01      	cmp	r3, #1
 80063a6:	d101      	bne.n	80063ac <HAL_TIM_ConfigClockSource+0x1c>
 80063a8:	2302      	movs	r3, #2
 80063aa:	e0b4      	b.n	8006516 <HAL_TIM_ConfigClockSource+0x186>
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	2201      	movs	r2, #1
 80063b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	2202      	movs	r2, #2
 80063b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80063bc:	687b      	ldr	r3, [r7, #4]
 80063be:	681b      	ldr	r3, [r3, #0]
 80063c0:	689b      	ldr	r3, [r3, #8]
 80063c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80063c4:	68bb      	ldr	r3, [r7, #8]
 80063c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80063ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80063cc:	68bb      	ldr	r3, [r7, #8]
 80063ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80063d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	681b      	ldr	r3, [r3, #0]
 80063d8:	68ba      	ldr	r2, [r7, #8]
 80063da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80063dc:	683b      	ldr	r3, [r7, #0]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063e4:	d03e      	beq.n	8006464 <HAL_TIM_ConfigClockSource+0xd4>
 80063e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80063ea:	f200 8087 	bhi.w	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 80063ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063f2:	f000 8086 	beq.w	8006502 <HAL_TIM_ConfigClockSource+0x172>
 80063f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80063fa:	d87f      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 80063fc:	2b70      	cmp	r3, #112	; 0x70
 80063fe:	d01a      	beq.n	8006436 <HAL_TIM_ConfigClockSource+0xa6>
 8006400:	2b70      	cmp	r3, #112	; 0x70
 8006402:	d87b      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 8006404:	2b60      	cmp	r3, #96	; 0x60
 8006406:	d050      	beq.n	80064aa <HAL_TIM_ConfigClockSource+0x11a>
 8006408:	2b60      	cmp	r3, #96	; 0x60
 800640a:	d877      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 800640c:	2b50      	cmp	r3, #80	; 0x50
 800640e:	d03c      	beq.n	800648a <HAL_TIM_ConfigClockSource+0xfa>
 8006410:	2b50      	cmp	r3, #80	; 0x50
 8006412:	d873      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 8006414:	2b40      	cmp	r3, #64	; 0x40
 8006416:	d058      	beq.n	80064ca <HAL_TIM_ConfigClockSource+0x13a>
 8006418:	2b40      	cmp	r3, #64	; 0x40
 800641a:	d86f      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 800641c:	2b30      	cmp	r3, #48	; 0x30
 800641e:	d064      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15a>
 8006420:	2b30      	cmp	r3, #48	; 0x30
 8006422:	d86b      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 8006424:	2b20      	cmp	r3, #32
 8006426:	d060      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15a>
 8006428:	2b20      	cmp	r3, #32
 800642a:	d867      	bhi.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
 800642c:	2b00      	cmp	r3, #0
 800642e:	d05c      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15a>
 8006430:	2b10      	cmp	r3, #16
 8006432:	d05a      	beq.n	80064ea <HAL_TIM_ConfigClockSource+0x15a>
 8006434:	e062      	b.n	80064fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800643a:	683b      	ldr	r3, [r7, #0]
 800643c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800643e:	683b      	ldr	r3, [r7, #0]
 8006440:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006442:	683b      	ldr	r3, [r7, #0]
 8006444:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006446:	f000 f944 	bl	80066d2 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8006458:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	68ba      	ldr	r2, [r7, #8]
 8006460:	609a      	str	r2, [r3, #8]
      break;
 8006462:	e04f      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006468:	683b      	ldr	r3, [r7, #0]
 800646a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800646c:	683b      	ldr	r3, [r7, #0]
 800646e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8006470:	683b      	ldr	r3, [r7, #0]
 8006472:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006474:	f000 f92d 	bl	80066d2 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	689a      	ldr	r2, [r3, #8]
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8006486:	609a      	str	r2, [r3, #8]
      break;
 8006488:	e03c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8006492:	683b      	ldr	r3, [r7, #0]
 8006494:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006496:	461a      	mov	r2, r3
 8006498:	f000 f8a4 	bl	80065e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800649c:	687b      	ldr	r3, [r7, #4]
 800649e:	681b      	ldr	r3, [r3, #0]
 80064a0:	2150      	movs	r1, #80	; 0x50
 80064a2:	4618      	mov	r0, r3
 80064a4:	f000 f8fb 	bl	800669e <TIM_ITRx_SetConfig>
      break;
 80064a8:	e02c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064b2:	683b      	ldr	r3, [r7, #0]
 80064b4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80064b6:	461a      	mov	r2, r3
 80064b8:	f000 f8c2 	bl	8006640 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80064bc:	687b      	ldr	r3, [r7, #4]
 80064be:	681b      	ldr	r3, [r3, #0]
 80064c0:	2160      	movs	r1, #96	; 0x60
 80064c2:	4618      	mov	r0, r3
 80064c4:	f000 f8eb 	bl	800669e <TIM_ITRx_SetConfig>
      break;
 80064c8:	e01c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80064d6:	461a      	mov	r2, r3
 80064d8:	f000 f884 	bl	80065e4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80064dc:	687b      	ldr	r3, [r7, #4]
 80064de:	681b      	ldr	r3, [r3, #0]
 80064e0:	2140      	movs	r1, #64	; 0x40
 80064e2:	4618      	mov	r0, r3
 80064e4:	f000 f8db 	bl	800669e <TIM_ITRx_SetConfig>
      break;
 80064e8:	e00c      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	681a      	ldr	r2, [r3, #0]
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	681b      	ldr	r3, [r3, #0]
 80064f2:	4619      	mov	r1, r3
 80064f4:	4610      	mov	r0, r2
 80064f6:	f000 f8d2 	bl	800669e <TIM_ITRx_SetConfig>
      break;
 80064fa:	e003      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80064fc:	2301      	movs	r3, #1
 80064fe:	73fb      	strb	r3, [r7, #15]
      break;
 8006500:	e000      	b.n	8006504 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8006502:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	2201      	movs	r2, #1
 8006508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	2200      	movs	r2, #0
 8006510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006514:	7bfb      	ldrb	r3, [r7, #15]
}
 8006516:	4618      	mov	r0, r3
 8006518:	3710      	adds	r7, #16
 800651a:	46bd      	mov	sp, r7
 800651c:	bd80      	pop	{r7, pc}
	...

08006520 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006520:	b480      	push	{r7}
 8006522:	b085      	sub	sp, #20
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
 8006528:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	4a29      	ldr	r2, [pc, #164]	; (80065d8 <TIM_Base_SetConfig+0xb8>)
 8006534:	4293      	cmp	r3, r2
 8006536:	d00b      	beq.n	8006550 <TIM_Base_SetConfig+0x30>
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800653e:	d007      	beq.n	8006550 <TIM_Base_SetConfig+0x30>
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4a26      	ldr	r2, [pc, #152]	; (80065dc <TIM_Base_SetConfig+0xbc>)
 8006544:	4293      	cmp	r3, r2
 8006546:	d003      	beq.n	8006550 <TIM_Base_SetConfig+0x30>
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	4a25      	ldr	r2, [pc, #148]	; (80065e0 <TIM_Base_SetConfig+0xc0>)
 800654c:	4293      	cmp	r3, r2
 800654e:	d108      	bne.n	8006562 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006556:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006558:	683b      	ldr	r3, [r7, #0]
 800655a:	685b      	ldr	r3, [r3, #4]
 800655c:	68fa      	ldr	r2, [r7, #12]
 800655e:	4313      	orrs	r3, r2
 8006560:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	4a1c      	ldr	r2, [pc, #112]	; (80065d8 <TIM_Base_SetConfig+0xb8>)
 8006566:	4293      	cmp	r3, r2
 8006568:	d00b      	beq.n	8006582 <TIM_Base_SetConfig+0x62>
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006570:	d007      	beq.n	8006582 <TIM_Base_SetConfig+0x62>
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	4a19      	ldr	r2, [pc, #100]	; (80065dc <TIM_Base_SetConfig+0xbc>)
 8006576:	4293      	cmp	r3, r2
 8006578:	d003      	beq.n	8006582 <TIM_Base_SetConfig+0x62>
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	4a18      	ldr	r2, [pc, #96]	; (80065e0 <TIM_Base_SetConfig+0xc0>)
 800657e:	4293      	cmp	r3, r2
 8006580:	d108      	bne.n	8006594 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006582:	68fb      	ldr	r3, [r7, #12]
 8006584:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006588:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800658a:	683b      	ldr	r3, [r7, #0]
 800658c:	68db      	ldr	r3, [r3, #12]
 800658e:	68fa      	ldr	r2, [r7, #12]
 8006590:	4313      	orrs	r3, r2
 8006592:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800659a:	683b      	ldr	r3, [r7, #0]
 800659c:	695b      	ldr	r3, [r3, #20]
 800659e:	4313      	orrs	r3, r2
 80065a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	68fa      	ldr	r2, [r7, #12]
 80065a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80065a8:	683b      	ldr	r3, [r7, #0]
 80065aa:	689a      	ldr	r2, [r3, #8]
 80065ac:	687b      	ldr	r3, [r7, #4]
 80065ae:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	681a      	ldr	r2, [r3, #0]
 80065b4:	687b      	ldr	r3, [r7, #4]
 80065b6:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	4a07      	ldr	r2, [pc, #28]	; (80065d8 <TIM_Base_SetConfig+0xb8>)
 80065bc:	4293      	cmp	r3, r2
 80065be:	d103      	bne.n	80065c8 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80065c0:	683b      	ldr	r3, [r7, #0]
 80065c2:	691a      	ldr	r2, [r3, #16]
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	2201      	movs	r2, #1
 80065cc:	615a      	str	r2, [r3, #20]
}
 80065ce:	bf00      	nop
 80065d0:	3714      	adds	r7, #20
 80065d2:	46bd      	mov	sp, r7
 80065d4:	bc80      	pop	{r7}
 80065d6:	4770      	bx	lr
 80065d8:	40012c00 	.word	0x40012c00
 80065dc:	40000400 	.word	0x40000400
 80065e0:	40000800 	.word	0x40000800

080065e4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80065e4:	b480      	push	{r7}
 80065e6:	b087      	sub	sp, #28
 80065e8:	af00      	add	r7, sp, #0
 80065ea:	60f8      	str	r0, [r7, #12]
 80065ec:	60b9      	str	r1, [r7, #8]
 80065ee:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80065f0:	68fb      	ldr	r3, [r7, #12]
 80065f2:	6a1b      	ldr	r3, [r3, #32]
 80065f4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	6a1b      	ldr	r3, [r3, #32]
 80065fa:	f023 0201 	bic.w	r2, r3, #1
 80065fe:	68fb      	ldr	r3, [r7, #12]
 8006600:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	699b      	ldr	r3, [r3, #24]
 8006606:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8006608:	693b      	ldr	r3, [r7, #16]
 800660a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800660e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	011b      	lsls	r3, r3, #4
 8006614:	693a      	ldr	r2, [r7, #16]
 8006616:	4313      	orrs	r3, r2
 8006618:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800661a:	697b      	ldr	r3, [r7, #20]
 800661c:	f023 030a 	bic.w	r3, r3, #10
 8006620:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006622:	697a      	ldr	r2, [r7, #20]
 8006624:	68bb      	ldr	r3, [r7, #8]
 8006626:	4313      	orrs	r3, r2
 8006628:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	693a      	ldr	r2, [r7, #16]
 800662e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	697a      	ldr	r2, [r7, #20]
 8006634:	621a      	str	r2, [r3, #32]
}
 8006636:	bf00      	nop
 8006638:	371c      	adds	r7, #28
 800663a:	46bd      	mov	sp, r7
 800663c:	bc80      	pop	{r7}
 800663e:	4770      	bx	lr

08006640 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006640:	b480      	push	{r7}
 8006642:	b087      	sub	sp, #28
 8006644:	af00      	add	r7, sp, #0
 8006646:	60f8      	str	r0, [r7, #12]
 8006648:	60b9      	str	r1, [r7, #8]
 800664a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	6a1b      	ldr	r3, [r3, #32]
 8006650:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	f023 0210 	bic.w	r2, r3, #16
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	699b      	ldr	r3, [r3, #24]
 8006662:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006664:	693b      	ldr	r3, [r7, #16]
 8006666:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800666a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	031b      	lsls	r3, r3, #12
 8006670:	693a      	ldr	r2, [r7, #16]
 8006672:	4313      	orrs	r3, r2
 8006674:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800667c:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800667e:	68bb      	ldr	r3, [r7, #8]
 8006680:	011b      	lsls	r3, r3, #4
 8006682:	697a      	ldr	r2, [r7, #20]
 8006684:	4313      	orrs	r3, r2
 8006686:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006688:	68fb      	ldr	r3, [r7, #12]
 800668a:	693a      	ldr	r2, [r7, #16]
 800668c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	697a      	ldr	r2, [r7, #20]
 8006692:	621a      	str	r2, [r3, #32]
}
 8006694:	bf00      	nop
 8006696:	371c      	adds	r7, #28
 8006698:	46bd      	mov	sp, r7
 800669a:	bc80      	pop	{r7}
 800669c:	4770      	bx	lr

0800669e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800669e:	b480      	push	{r7}
 80066a0:	b085      	sub	sp, #20
 80066a2:	af00      	add	r7, sp, #0
 80066a4:	6078      	str	r0, [r7, #4]
 80066a6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	689b      	ldr	r3, [r3, #8]
 80066ac:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80066b4:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80066b6:	683a      	ldr	r2, [r7, #0]
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	4313      	orrs	r3, r2
 80066bc:	f043 0307 	orr.w	r3, r3, #7
 80066c0:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	68fa      	ldr	r2, [r7, #12]
 80066c6:	609a      	str	r2, [r3, #8]
}
 80066c8:	bf00      	nop
 80066ca:	3714      	adds	r7, #20
 80066cc:	46bd      	mov	sp, r7
 80066ce:	bc80      	pop	{r7}
 80066d0:	4770      	bx	lr

080066d2 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80066d2:	b480      	push	{r7}
 80066d4:	b087      	sub	sp, #28
 80066d6:	af00      	add	r7, sp, #0
 80066d8:	60f8      	str	r0, [r7, #12]
 80066da:	60b9      	str	r1, [r7, #8]
 80066dc:	607a      	str	r2, [r7, #4]
 80066de:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80066e0:	68fb      	ldr	r3, [r7, #12]
 80066e2:	689b      	ldr	r3, [r3, #8]
 80066e4:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80066e6:	697b      	ldr	r3, [r7, #20]
 80066e8:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80066ec:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80066ee:	683b      	ldr	r3, [r7, #0]
 80066f0:	021a      	lsls	r2, r3, #8
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	431a      	orrs	r2, r3
 80066f6:	68bb      	ldr	r3, [r7, #8]
 80066f8:	4313      	orrs	r3, r2
 80066fa:	697a      	ldr	r2, [r7, #20]
 80066fc:	4313      	orrs	r3, r2
 80066fe:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	697a      	ldr	r2, [r7, #20]
 8006704:	609a      	str	r2, [r3, #8]
}
 8006706:	bf00      	nop
 8006708:	371c      	adds	r7, #28
 800670a:	46bd      	mov	sp, r7
 800670c:	bc80      	pop	{r7}
 800670e:	4770      	bx	lr

08006710 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006710:	b480      	push	{r7}
 8006712:	b085      	sub	sp, #20
 8006714:	af00      	add	r7, sp, #0
 8006716:	6078      	str	r0, [r7, #4]
 8006718:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006720:	2b01      	cmp	r3, #1
 8006722:	d101      	bne.n	8006728 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006724:	2302      	movs	r3, #2
 8006726:	e046      	b.n	80067b6 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	2201      	movs	r2, #1
 800672c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006730:	687b      	ldr	r3, [r7, #4]
 8006732:	2202      	movs	r2, #2
 8006734:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	685b      	ldr	r3, [r3, #4]
 800673e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	689b      	ldr	r3, [r3, #8]
 8006746:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006748:	68fb      	ldr	r3, [r7, #12]
 800674a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800674e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	68fa      	ldr	r2, [r7, #12]
 8006756:	4313      	orrs	r3, r2
 8006758:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800675a:	687b      	ldr	r3, [r7, #4]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	68fa      	ldr	r2, [r7, #12]
 8006760:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	4a16      	ldr	r2, [pc, #88]	; (80067c0 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8006768:	4293      	cmp	r3, r2
 800676a:	d00e      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 800676c:	687b      	ldr	r3, [r7, #4]
 800676e:	681b      	ldr	r3, [r3, #0]
 8006770:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006774:	d009      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	681b      	ldr	r3, [r3, #0]
 800677a:	4a12      	ldr	r2, [pc, #72]	; (80067c4 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 800677c:	4293      	cmp	r3, r2
 800677e:	d004      	beq.n	800678a <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	4a10      	ldr	r2, [pc, #64]	; (80067c8 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8006786:	4293      	cmp	r3, r2
 8006788:	d10c      	bne.n	80067a4 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800678a:	68bb      	ldr	r3, [r7, #8]
 800678c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006790:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006792:	683b      	ldr	r3, [r7, #0]
 8006794:	685b      	ldr	r3, [r3, #4]
 8006796:	68ba      	ldr	r2, [r7, #8]
 8006798:	4313      	orrs	r3, r2
 800679a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	68ba      	ldr	r2, [r7, #8]
 80067a2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	2201      	movs	r2, #1
 80067a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80067ac:	687b      	ldr	r3, [r7, #4]
 80067ae:	2200      	movs	r2, #0
 80067b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80067b4:	2300      	movs	r3, #0
}
 80067b6:	4618      	mov	r0, r3
 80067b8:	3714      	adds	r7, #20
 80067ba:	46bd      	mov	sp, r7
 80067bc:	bc80      	pop	{r7}
 80067be:	4770      	bx	lr
 80067c0:	40012c00 	.word	0x40012c00
 80067c4:	40000400 	.word	0x40000400
 80067c8:	40000800 	.word	0x40000800

080067cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80067cc:	b580      	push	{r7, lr}
 80067ce:	b082      	sub	sp, #8
 80067d0:	af00      	add	r7, sp, #0
 80067d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d101      	bne.n	80067de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80067da:	2301      	movs	r3, #1
 80067dc:	e042      	b.n	8006864 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80067e4:	b2db      	uxtb	r3, r3
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d106      	bne.n	80067f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	2200      	movs	r2, #0
 80067ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80067f2:	6878      	ldr	r0, [r7, #4]
 80067f4:	f7fd f91c 	bl	8003a30 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2224      	movs	r2, #36	; 0x24
 80067fc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	681b      	ldr	r3, [r3, #0]
 8006804:	68da      	ldr	r2, [r3, #12]
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800680e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f000 fcd5 	bl	80071c0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	691a      	ldr	r2, [r3, #16]
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	681b      	ldr	r3, [r3, #0]
 8006820:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006824:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	695a      	ldr	r2, [r3, #20]
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	681b      	ldr	r3, [r3, #0]
 8006830:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006834:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	681b      	ldr	r3, [r3, #0]
 800683a:	68da      	ldr	r2, [r3, #12]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006844:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	2200      	movs	r2, #0
 800684a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	2220      	movs	r2, #32
 8006850:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	2220      	movs	r2, #32
 8006858:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	2200      	movs	r2, #0
 8006860:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8006862:	2300      	movs	r3, #0
}
 8006864:	4618      	mov	r0, r3
 8006866:	3708      	adds	r7, #8
 8006868:	46bd      	mov	sp, r7
 800686a:	bd80      	pop	{r7, pc}

0800686c <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800686c:	b580      	push	{r7, lr}
 800686e:	b084      	sub	sp, #16
 8006870:	af00      	add	r7, sp, #0
 8006872:	60f8      	str	r0, [r7, #12]
 8006874:	60b9      	str	r1, [r7, #8]
 8006876:	4613      	mov	r3, r2
 8006878:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8006880:	b2db      	uxtb	r3, r3
 8006882:	2b20      	cmp	r3, #32
 8006884:	d112      	bne.n	80068ac <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8006886:	68bb      	ldr	r3, [r7, #8]
 8006888:	2b00      	cmp	r3, #0
 800688a:	d002      	beq.n	8006892 <HAL_UART_Receive_IT+0x26>
 800688c:	88fb      	ldrh	r3, [r7, #6]
 800688e:	2b00      	cmp	r3, #0
 8006890:	d101      	bne.n	8006896 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8006892:	2301      	movs	r3, #1
 8006894:	e00b      	b.n	80068ae <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006896:	68fb      	ldr	r3, [r7, #12]
 8006898:	2200      	movs	r2, #0
 800689a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800689c:	88fb      	ldrh	r3, [r7, #6]
 800689e:	461a      	mov	r2, r3
 80068a0:	68b9      	ldr	r1, [r7, #8]
 80068a2:	68f8      	ldr	r0, [r7, #12]
 80068a4:	f000 fab7 	bl	8006e16 <UART_Start_Receive_IT>
 80068a8:	4603      	mov	r3, r0
 80068aa:	e000      	b.n	80068ae <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 80068ac:	2302      	movs	r3, #2
  }
}
 80068ae:	4618      	mov	r0, r3
 80068b0:	3710      	adds	r7, #16
 80068b2:	46bd      	mov	sp, r7
 80068b4:	bd80      	pop	{r7, pc}
	...

080068b8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80068b8:	b580      	push	{r7, lr}
 80068ba:	b0ba      	sub	sp, #232	; 0xe8
 80068bc:	af00      	add	r7, sp, #0
 80068be:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80068c0:	687b      	ldr	r3, [r7, #4]
 80068c2:	681b      	ldr	r3, [r3, #0]
 80068c4:	681b      	ldr	r3, [r3, #0]
 80068c6:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	68db      	ldr	r3, [r3, #12]
 80068d0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	695b      	ldr	r3, [r3, #20]
 80068da:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80068de:	2300      	movs	r3, #0
 80068e0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80068e4:	2300      	movs	r3, #0
 80068e6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80068ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80068ee:	f003 030f 	and.w	r3, r3, #15
 80068f2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80068f6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d10f      	bne.n	800691e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80068fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006902:	f003 0320 	and.w	r3, r3, #32
 8006906:	2b00      	cmp	r3, #0
 8006908:	d009      	beq.n	800691e <HAL_UART_IRQHandler+0x66>
 800690a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800690e:	f003 0320 	and.w	r3, r3, #32
 8006912:	2b00      	cmp	r3, #0
 8006914:	d003      	beq.n	800691e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f000 fb93 	bl	8007042 <UART_Receive_IT>
      return;
 800691c:	e25b      	b.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800691e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8006922:	2b00      	cmp	r3, #0
 8006924:	f000 80de 	beq.w	8006ae4 <HAL_UART_IRQHandler+0x22c>
 8006928:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800692c:	f003 0301 	and.w	r3, r3, #1
 8006930:	2b00      	cmp	r3, #0
 8006932:	d106      	bne.n	8006942 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006934:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006938:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800693c:	2b00      	cmp	r3, #0
 800693e:	f000 80d1 	beq.w	8006ae4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006942:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006946:	f003 0301 	and.w	r3, r3, #1
 800694a:	2b00      	cmp	r3, #0
 800694c:	d00b      	beq.n	8006966 <HAL_UART_IRQHandler+0xae>
 800694e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006952:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006956:	2b00      	cmp	r3, #0
 8006958:	d005      	beq.n	8006966 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800695e:	f043 0201 	orr.w	r2, r3, #1
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006966:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800696a:	f003 0304 	and.w	r3, r3, #4
 800696e:	2b00      	cmp	r3, #0
 8006970:	d00b      	beq.n	800698a <HAL_UART_IRQHandler+0xd2>
 8006972:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8006976:	f003 0301 	and.w	r3, r3, #1
 800697a:	2b00      	cmp	r3, #0
 800697c:	d005      	beq.n	800698a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006982:	f043 0202 	orr.w	r2, r3, #2
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800698a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800698e:	f003 0302 	and.w	r3, r3, #2
 8006992:	2b00      	cmp	r3, #0
 8006994:	d00b      	beq.n	80069ae <HAL_UART_IRQHandler+0xf6>
 8006996:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800699a:	f003 0301 	and.w	r3, r3, #1
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d005      	beq.n	80069ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069a6:	f043 0204 	orr.w	r2, r3, #4
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80069ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069b2:	f003 0308 	and.w	r3, r3, #8
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d011      	beq.n	80069de <HAL_UART_IRQHandler+0x126>
 80069ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069be:	f003 0320 	and.w	r3, r3, #32
 80069c2:	2b00      	cmp	r3, #0
 80069c4:	d105      	bne.n	80069d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80069c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80069ca:	f003 0301 	and.w	r3, r3, #1
 80069ce:	2b00      	cmp	r3, #0
 80069d0:	d005      	beq.n	80069de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069d6:	f043 0208 	orr.w	r2, r3, #8
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80069e2:	2b00      	cmp	r3, #0
 80069e4:	f000 81f2 	beq.w	8006dcc <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80069e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80069ec:	f003 0320 	and.w	r3, r3, #32
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d008      	beq.n	8006a06 <HAL_UART_IRQHandler+0x14e>
 80069f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80069f8:	f003 0320 	and.w	r3, r3, #32
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d002      	beq.n	8006a06 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006a00:	6878      	ldr	r0, [r7, #4]
 8006a02:	f000 fb1e 	bl	8007042 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	695b      	ldr	r3, [r3, #20]
 8006a0c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a10:	2b00      	cmp	r3, #0
 8006a12:	bf14      	ite	ne
 8006a14:	2301      	movne	r3, #1
 8006a16:	2300      	moveq	r3, #0
 8006a18:	b2db      	uxtb	r3, r3
 8006a1a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006a22:	f003 0308 	and.w	r3, r3, #8
 8006a26:	2b00      	cmp	r3, #0
 8006a28:	d103      	bne.n	8006a32 <HAL_UART_IRQHandler+0x17a>
 8006a2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d04f      	beq.n	8006ad2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	f000 fa28 	bl	8006e88 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	695b      	ldr	r3, [r3, #20]
 8006a3e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d041      	beq.n	8006aca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	681b      	ldr	r3, [r3, #0]
 8006a4a:	3314      	adds	r3, #20
 8006a4c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a50:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8006a54:	e853 3f00 	ldrex	r3, [r3]
 8006a58:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8006a5c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8006a60:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a64:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	3314      	adds	r3, #20
 8006a6e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8006a72:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8006a76:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a7a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8006a7e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006a82:	e841 2300 	strex	r3, r2, [r1]
 8006a86:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8006a8a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d1d9      	bne.n	8006a46 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d013      	beq.n	8006ac2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a9e:	4a7e      	ldr	r2, [pc, #504]	; (8006c98 <HAL_UART_IRQHandler+0x3e0>)
 8006aa0:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006aa6:	4618      	mov	r0, r3
 8006aa8:	f7fd fe36 	bl	8004718 <HAL_DMA_Abort_IT>
 8006aac:	4603      	mov	r3, r0
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d016      	beq.n	8006ae0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006ab6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ab8:	687a      	ldr	r2, [r7, #4]
 8006aba:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006abc:	4610      	mov	r0, r2
 8006abe:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ac0:	e00e      	b.n	8006ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f000 f993 	bl	8006dee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ac8:	e00a      	b.n	8006ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006aca:	6878      	ldr	r0, [r7, #4]
 8006acc:	f000 f98f 	bl	8006dee <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ad0:	e006      	b.n	8006ae0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006ad2:	6878      	ldr	r0, [r7, #4]
 8006ad4:	f000 f98b 	bl	8006dee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2200      	movs	r2, #0
 8006adc:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8006ade:	e175      	b.n	8006dcc <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ae0:	bf00      	nop
    return;
 8006ae2:	e173      	b.n	8006dcc <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ae4:	687b      	ldr	r3, [r7, #4]
 8006ae6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006ae8:	2b01      	cmp	r3, #1
 8006aea:	f040 814f 	bne.w	8006d8c <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8006aee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006af2:	f003 0310 	and.w	r3, r3, #16
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	f000 8148 	beq.w	8006d8c <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8006afc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006b00:	f003 0310 	and.w	r3, r3, #16
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	f000 8141 	beq.w	8006d8c <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	60bb      	str	r3, [r7, #8]
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	60bb      	str	r3, [r7, #8]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	681b      	ldr	r3, [r3, #0]
 8006b1a:	685b      	ldr	r3, [r3, #4]
 8006b1c:	60bb      	str	r3, [r7, #8]
 8006b1e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	695b      	ldr	r3, [r3, #20]
 8006b26:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	f000 80b6 	beq.w	8006c9c <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	685b      	ldr	r3, [r3, #4]
 8006b38:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b3c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8006b40:	2b00      	cmp	r3, #0
 8006b42:	f000 8145 	beq.w	8006dd0 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006b4a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b4e:	429a      	cmp	r2, r3
 8006b50:	f080 813e 	bcs.w	8006dd0 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8006b5a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	2b20      	cmp	r3, #32
 8006b64:	f000 8088 	beq.w	8006c78 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	330c      	adds	r3, #12
 8006b6e:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b72:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8006b76:	e853 3f00 	ldrex	r3, [r3]
 8006b7a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006b7e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006b82:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006b86:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	330c      	adds	r3, #12
 8006b90:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006b94:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006b98:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b9c:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006ba0:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006ba4:	e841 2300 	strex	r3, r2, [r1]
 8006ba8:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8006bac:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d1d9      	bne.n	8006b68 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	3314      	adds	r3, #20
 8006bba:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bbc:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006bbe:	e853 3f00 	ldrex	r3, [r3]
 8006bc2:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006bc4:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006bc6:	f023 0301 	bic.w	r3, r3, #1
 8006bca:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	3314      	adds	r3, #20
 8006bd4:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8006bd8:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8006bdc:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bde:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006be0:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006be4:	e841 2300 	strex	r3, r2, [r1]
 8006be8:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8006bea:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8006bec:	2b00      	cmp	r3, #0
 8006bee:	d1e1      	bne.n	8006bb4 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	681b      	ldr	r3, [r3, #0]
 8006bf4:	3314      	adds	r3, #20
 8006bf6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006bf8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8006bfa:	e853 3f00 	ldrex	r3, [r3]
 8006bfe:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006c00:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006c02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006c06:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	3314      	adds	r3, #20
 8006c10:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006c14:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006c16:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c18:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 8006c1a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8006c1c:	e841 2300 	strex	r3, r2, [r1]
 8006c20:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 8006c22:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d1e3      	bne.n	8006bf0 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c28:	687b      	ldr	r3, [r7, #4]
 8006c2a:	2220      	movs	r2, #32
 8006c2c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	2200      	movs	r2, #0
 8006c34:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	681b      	ldr	r3, [r3, #0]
 8006c3a:	330c      	adds	r3, #12
 8006c3c:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c3e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8006c40:	e853 3f00 	ldrex	r3, [r3]
 8006c44:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8006c46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8006c48:	f023 0310 	bic.w	r3, r3, #16
 8006c4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	330c      	adds	r3, #12
 8006c56:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8006c5a:	65ba      	str	r2, [r7, #88]	; 0x58
 8006c5c:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c5e:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8006c60:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8006c62:	e841 2300 	strex	r3, r2, [r1]
 8006c66:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8006c68:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8006c6a:	2b00      	cmp	r3, #0
 8006c6c:	d1e3      	bne.n	8006c36 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c72:	4618      	mov	r0, r3
 8006c74:	f7fd fd15 	bl	80046a2 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	2202      	movs	r2, #2
 8006c7c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006c86:	b29b      	uxth	r3, r3
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	b29b      	uxth	r3, r3
 8006c8c:	4619      	mov	r1, r3
 8006c8e:	6878      	ldr	r0, [r7, #4]
 8006c90:	f000 f8b6 	bl	8006e00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006c94:	e09c      	b.n	8006dd0 <HAL_UART_IRQHandler+0x518>
 8006c96:	bf00      	nop
 8006c98:	08006f4d 	.word	0x08006f4d
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006c9c:	687b      	ldr	r3, [r7, #4]
 8006c9e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006ca4:	b29b      	uxth	r3, r3
 8006ca6:	1ad3      	subs	r3, r2, r3
 8006ca8:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	f000 808e 	beq.w	8006dd4 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8006cb8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	f000 8089 	beq.w	8006dd4 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	681b      	ldr	r3, [r3, #0]
 8006cc6:	330c      	adds	r3, #12
 8006cc8:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006cca:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ccc:	e853 3f00 	ldrex	r3, [r3]
 8006cd0:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8006cd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006cd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006cd8:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	330c      	adds	r3, #12
 8006ce2:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006ce6:	647a      	str	r2, [r7, #68]	; 0x44
 8006ce8:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006cea:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006cec:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006cee:	e841 2300 	strex	r3, r2, [r1]
 8006cf2:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006cf4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006cf6:	2b00      	cmp	r3, #0
 8006cf8:	d1e3      	bne.n	8006cc2 <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	681b      	ldr	r3, [r3, #0]
 8006cfe:	3314      	adds	r3, #20
 8006d00:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006d04:	e853 3f00 	ldrex	r3, [r3]
 8006d08:	623b      	str	r3, [r7, #32]
   return(result);
 8006d0a:	6a3b      	ldr	r3, [r7, #32]
 8006d0c:	f023 0301 	bic.w	r3, r3, #1
 8006d10:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006d14:	687b      	ldr	r3, [r7, #4]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	3314      	adds	r3, #20
 8006d1a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8006d1e:	633a      	str	r2, [r7, #48]	; 0x30
 8006d20:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d22:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8006d24:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8006d26:	e841 2300 	strex	r3, r2, [r1]
 8006d2a:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8006d2c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d1e3      	bne.n	8006cfa <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d32:	687b      	ldr	r3, [r7, #4]
 8006d34:	2220      	movs	r2, #32
 8006d36:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	330c      	adds	r3, #12
 8006d46:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d48:	693b      	ldr	r3, [r7, #16]
 8006d4a:	e853 3f00 	ldrex	r3, [r3]
 8006d4e:	60fb      	str	r3, [r7, #12]
   return(result);
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	f023 0310 	bic.w	r3, r3, #16
 8006d56:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	330c      	adds	r3, #12
 8006d60:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8006d64:	61fa      	str	r2, [r7, #28]
 8006d66:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d68:	69b9      	ldr	r1, [r7, #24]
 8006d6a:	69fa      	ldr	r2, [r7, #28]
 8006d6c:	e841 2300 	strex	r3, r2, [r1]
 8006d70:	617b      	str	r3, [r7, #20]
   return(result);
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d1e3      	bne.n	8006d40 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006d7e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006d82:	4619      	mov	r1, r3
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f000 f83b 	bl	8006e00 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006d8a:	e023      	b.n	8006dd4 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006d8c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d009      	beq.n	8006dac <HAL_UART_IRQHandler+0x4f4>
 8006d98:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006d9c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d003      	beq.n	8006dac <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8006da4:	6878      	ldr	r0, [r7, #4]
 8006da6:	f000 f8e5 	bl	8006f74 <UART_Transmit_IT>
    return;
 8006daa:	e014      	b.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006dac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006db4:	2b00      	cmp	r3, #0
 8006db6:	d00e      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
 8006db8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006dbc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d008      	beq.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f000 f924 	bl	8007012 <UART_EndTransmit_IT>
    return;
 8006dca:	e004      	b.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
    return;
 8006dcc:	bf00      	nop
 8006dce:	e002      	b.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8006dd0:	bf00      	nop
 8006dd2:	e000      	b.n	8006dd6 <HAL_UART_IRQHandler+0x51e>
      return;
 8006dd4:	bf00      	nop
  }
}
 8006dd6:	37e8      	adds	r7, #232	; 0xe8
 8006dd8:	46bd      	mov	sp, r7
 8006dda:	bd80      	pop	{r7, pc}

08006ddc <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b083      	sub	sp, #12
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8006de4:	bf00      	nop
 8006de6:	370c      	adds	r7, #12
 8006de8:	46bd      	mov	sp, r7
 8006dea:	bc80      	pop	{r7}
 8006dec:	4770      	bx	lr

08006dee <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006dee:	b480      	push	{r7}
 8006df0:	b083      	sub	sp, #12
 8006df2:	af00      	add	r7, sp, #0
 8006df4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006df6:	bf00      	nop
 8006df8:	370c      	adds	r7, #12
 8006dfa:	46bd      	mov	sp, r7
 8006dfc:	bc80      	pop	{r7}
 8006dfe:	4770      	bx	lr

08006e00 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006e00:	b480      	push	{r7}
 8006e02:	b083      	sub	sp, #12
 8006e04:	af00      	add	r7, sp, #0
 8006e06:	6078      	str	r0, [r7, #4]
 8006e08:	460b      	mov	r3, r1
 8006e0a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006e0c:	bf00      	nop
 8006e0e:	370c      	adds	r7, #12
 8006e10:	46bd      	mov	sp, r7
 8006e12:	bc80      	pop	{r7}
 8006e14:	4770      	bx	lr

08006e16 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006e16:	b480      	push	{r7}
 8006e18:	b085      	sub	sp, #20
 8006e1a:	af00      	add	r7, sp, #0
 8006e1c:	60f8      	str	r0, [r7, #12]
 8006e1e:	60b9      	str	r1, [r7, #8]
 8006e20:	4613      	mov	r3, r2
 8006e22:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006e24:	68fb      	ldr	r3, [r7, #12]
 8006e26:	68ba      	ldr	r2, [r7, #8]
 8006e28:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006e2a:	68fb      	ldr	r3, [r7, #12]
 8006e2c:	88fa      	ldrh	r2, [r7, #6]
 8006e2e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006e30:	68fb      	ldr	r3, [r7, #12]
 8006e32:	88fa      	ldrh	r2, [r7, #6]
 8006e34:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006e36:	68fb      	ldr	r3, [r7, #12]
 8006e38:	2200      	movs	r2, #0
 8006e3a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006e3c:	68fb      	ldr	r3, [r7, #12]
 8006e3e:	2222      	movs	r2, #34	; 0x22
 8006e40:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8006e44:	68fb      	ldr	r3, [r7, #12]
 8006e46:	691b      	ldr	r3, [r3, #16]
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d007      	beq.n	8006e5c <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006e4c:	68fb      	ldr	r3, [r7, #12]
 8006e4e:	681b      	ldr	r3, [r3, #0]
 8006e50:	68da      	ldr	r2, [r3, #12]
 8006e52:	68fb      	ldr	r3, [r7, #12]
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006e5a:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006e5c:	68fb      	ldr	r3, [r7, #12]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695a      	ldr	r2, [r3, #20]
 8006e62:	68fb      	ldr	r3, [r7, #12]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f042 0201 	orr.w	r2, r2, #1
 8006e6a:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	68da      	ldr	r2, [r3, #12]
 8006e72:	68fb      	ldr	r3, [r7, #12]
 8006e74:	681b      	ldr	r3, [r3, #0]
 8006e76:	f042 0220 	orr.w	r2, r2, #32
 8006e7a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006e7c:	2300      	movs	r3, #0
}
 8006e7e:	4618      	mov	r0, r3
 8006e80:	3714      	adds	r7, #20
 8006e82:	46bd      	mov	sp, r7
 8006e84:	bc80      	pop	{r7}
 8006e86:	4770      	bx	lr

08006e88 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006e88:	b480      	push	{r7}
 8006e8a:	b095      	sub	sp, #84	; 0x54
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	681b      	ldr	r3, [r3, #0]
 8006e94:	330c      	adds	r3, #12
 8006e96:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e98:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006e9a:	e853 3f00 	ldrex	r3, [r3]
 8006e9e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006ea0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006ea2:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006ea6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006ea8:	687b      	ldr	r3, [r7, #4]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	330c      	adds	r3, #12
 8006eae:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006eb0:	643a      	str	r2, [r7, #64]	; 0x40
 8006eb2:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eb4:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006eb6:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006eb8:	e841 2300 	strex	r3, r2, [r1]
 8006ebc:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006ebe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006ec0:	2b00      	cmp	r3, #0
 8006ec2:	d1e5      	bne.n	8006e90 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006ec4:	687b      	ldr	r3, [r7, #4]
 8006ec6:	681b      	ldr	r3, [r3, #0]
 8006ec8:	3314      	adds	r3, #20
 8006eca:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ecc:	6a3b      	ldr	r3, [r7, #32]
 8006ece:	e853 3f00 	ldrex	r3, [r3]
 8006ed2:	61fb      	str	r3, [r7, #28]
   return(result);
 8006ed4:	69fb      	ldr	r3, [r7, #28]
 8006ed6:	f023 0301 	bic.w	r3, r3, #1
 8006eda:	64bb      	str	r3, [r7, #72]	; 0x48
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	3314      	adds	r3, #20
 8006ee2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006ee4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006ee6:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ee8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006eea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006eec:	e841 2300 	strex	r3, r2, [r1]
 8006ef0:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006ef2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ef4:	2b00      	cmp	r3, #0
 8006ef6:	d1e5      	bne.n	8006ec4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006efc:	2b01      	cmp	r3, #1
 8006efe:	d119      	bne.n	8006f34 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	330c      	adds	r3, #12
 8006f06:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006f08:	68fb      	ldr	r3, [r7, #12]
 8006f0a:	e853 3f00 	ldrex	r3, [r3]
 8006f0e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006f10:	68bb      	ldr	r3, [r7, #8]
 8006f12:	f023 0310 	bic.w	r3, r3, #16
 8006f16:	647b      	str	r3, [r7, #68]	; 0x44
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	681b      	ldr	r3, [r3, #0]
 8006f1c:	330c      	adds	r3, #12
 8006f1e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006f20:	61ba      	str	r2, [r7, #24]
 8006f22:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006f24:	6979      	ldr	r1, [r7, #20]
 8006f26:	69ba      	ldr	r2, [r7, #24]
 8006f28:	e841 2300 	strex	r3, r2, [r1]
 8006f2c:	613b      	str	r3, [r7, #16]
   return(result);
 8006f2e:	693b      	ldr	r3, [r7, #16]
 8006f30:	2b00      	cmp	r3, #0
 8006f32:	d1e5      	bne.n	8006f00 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	2220      	movs	r2, #32
 8006f38:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	2200      	movs	r2, #0
 8006f40:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006f42:	bf00      	nop
 8006f44:	3754      	adds	r7, #84	; 0x54
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bc80      	pop	{r7}
 8006f4a:	4770      	bx	lr

08006f4c <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f58:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	2200      	movs	r2, #0
 8006f5e:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006f60:	68fb      	ldr	r3, [r7, #12]
 8006f62:	2200      	movs	r2, #0
 8006f64:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006f66:	68f8      	ldr	r0, [r7, #12]
 8006f68:	f7ff ff41 	bl	8006dee <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006f6c:	bf00      	nop
 8006f6e:	3710      	adds	r7, #16
 8006f70:	46bd      	mov	sp, r7
 8006f72:	bd80      	pop	{r7, pc}

08006f74 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006f74:	b480      	push	{r7}
 8006f76:	b085      	sub	sp, #20
 8006f78:	af00      	add	r7, sp, #0
 8006f7a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006f82:	b2db      	uxtb	r3, r3
 8006f84:	2b21      	cmp	r3, #33	; 0x21
 8006f86:	d13e      	bne.n	8007006 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	689b      	ldr	r3, [r3, #8]
 8006f8c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006f90:	d114      	bne.n	8006fbc <UART_Transmit_IT+0x48>
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	691b      	ldr	r3, [r3, #16]
 8006f96:	2b00      	cmp	r3, #0
 8006f98:	d110      	bne.n	8006fbc <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8006f9a:	687b      	ldr	r3, [r7, #4]
 8006f9c:	6a1b      	ldr	r3, [r3, #32]
 8006f9e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006fa0:	68fb      	ldr	r3, [r7, #12]
 8006fa2:	881b      	ldrh	r3, [r3, #0]
 8006fa4:	461a      	mov	r2, r3
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006fae:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6a1b      	ldr	r3, [r3, #32]
 8006fb4:	1c9a      	adds	r2, r3, #2
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	621a      	str	r2, [r3, #32]
 8006fba:	e008      	b.n	8006fce <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006fbc:	687b      	ldr	r3, [r7, #4]
 8006fbe:	6a1b      	ldr	r3, [r3, #32]
 8006fc0:	1c59      	adds	r1, r3, #1
 8006fc2:	687a      	ldr	r2, [r7, #4]
 8006fc4:	6211      	str	r1, [r2, #32]
 8006fc6:	781a      	ldrb	r2, [r3, #0]
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006fd2:	b29b      	uxth	r3, r3
 8006fd4:	3b01      	subs	r3, #1
 8006fd6:	b29b      	uxth	r3, r3
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	4619      	mov	r1, r3
 8006fdc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d10f      	bne.n	8007002 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	68da      	ldr	r2, [r3, #12]
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	681b      	ldr	r3, [r3, #0]
 8006fec:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006ff0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	681b      	ldr	r3, [r3, #0]
 8006ff6:	68da      	ldr	r2, [r3, #12]
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007000:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007002:	2300      	movs	r3, #0
 8007004:	e000      	b.n	8007008 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007006:	2302      	movs	r3, #2
  }
}
 8007008:	4618      	mov	r0, r3
 800700a:	3714      	adds	r7, #20
 800700c:	46bd      	mov	sp, r7
 800700e:	bc80      	pop	{r7}
 8007010:	4770      	bx	lr

08007012 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007012:	b580      	push	{r7, lr}
 8007014:	b082      	sub	sp, #8
 8007016:	af00      	add	r7, sp, #0
 8007018:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	68da      	ldr	r2, [r3, #12]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007028:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	2220      	movs	r2, #32
 800702e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007032:	6878      	ldr	r0, [r7, #4]
 8007034:	f7ff fed2 	bl	8006ddc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007038:	2300      	movs	r3, #0
}
 800703a:	4618      	mov	r0, r3
 800703c:	3708      	adds	r7, #8
 800703e:	46bd      	mov	sp, r7
 8007040:	bd80      	pop	{r7, pc}

08007042 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007042:	b580      	push	{r7, lr}
 8007044:	b08c      	sub	sp, #48	; 0x30
 8007046:	af00      	add	r7, sp, #0
 8007048:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8007050:	b2db      	uxtb	r3, r3
 8007052:	2b22      	cmp	r3, #34	; 0x22
 8007054:	f040 80ae 	bne.w	80071b4 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007060:	d117      	bne.n	8007092 <UART_Receive_IT+0x50>
 8007062:	687b      	ldr	r3, [r7, #4]
 8007064:	691b      	ldr	r3, [r3, #16]
 8007066:	2b00      	cmp	r3, #0
 8007068:	d113      	bne.n	8007092 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800706a:	2300      	movs	r3, #0
 800706c:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007072:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	685b      	ldr	r3, [r3, #4]
 800707a:	b29b      	uxth	r3, r3
 800707c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007080:	b29a      	uxth	r2, r3
 8007082:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007084:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800708a:	1c9a      	adds	r2, r3, #2
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	629a      	str	r2, [r3, #40]	; 0x28
 8007090:	e026      	b.n	80070e0 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007096:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007098:	2300      	movs	r3, #0
 800709a:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	689b      	ldr	r3, [r3, #8]
 80070a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80070a4:	d007      	beq.n	80070b6 <UART_Receive_IT+0x74>
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	689b      	ldr	r3, [r3, #8]
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d10a      	bne.n	80070c4 <UART_Receive_IT+0x82>
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	691b      	ldr	r3, [r3, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d106      	bne.n	80070c4 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	685b      	ldr	r3, [r3, #4]
 80070bc:	b2da      	uxtb	r2, r3
 80070be:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070c0:	701a      	strb	r2, [r3, #0]
 80070c2:	e008      	b.n	80070d6 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	681b      	ldr	r3, [r3, #0]
 80070c8:	685b      	ldr	r3, [r3, #4]
 80070ca:	b2db      	uxtb	r3, r3
 80070cc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80070d0:	b2da      	uxtb	r2, r3
 80070d2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80070d4:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070da:	1c5a      	adds	r2, r3, #1
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 80070e4:	b29b      	uxth	r3, r3
 80070e6:	3b01      	subs	r3, #1
 80070e8:	b29b      	uxth	r3, r3
 80070ea:	687a      	ldr	r2, [r7, #4]
 80070ec:	4619      	mov	r1, r3
 80070ee:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d15d      	bne.n	80071b0 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	68da      	ldr	r2, [r3, #12]
 80070fa:	687b      	ldr	r3, [r7, #4]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f022 0220 	bic.w	r2, r2, #32
 8007102:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	68da      	ldr	r2, [r3, #12]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007112:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	695a      	ldr	r2, [r3, #20]
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f022 0201 	bic.w	r2, r2, #1
 8007122:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	2220      	movs	r2, #32
 8007128:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	2200      	movs	r2, #0
 8007130:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007136:	2b01      	cmp	r3, #1
 8007138:	d135      	bne.n	80071a6 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2200      	movs	r2, #0
 800713e:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	681b      	ldr	r3, [r3, #0]
 8007144:	330c      	adds	r3, #12
 8007146:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	e853 3f00 	ldrex	r3, [r3]
 800714e:	613b      	str	r3, [r7, #16]
   return(result);
 8007150:	693b      	ldr	r3, [r7, #16]
 8007152:	f023 0310 	bic.w	r3, r3, #16
 8007156:	627b      	str	r3, [r7, #36]	; 0x24
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	330c      	adds	r3, #12
 800715e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007160:	623a      	str	r2, [r7, #32]
 8007162:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007164:	69f9      	ldr	r1, [r7, #28]
 8007166:	6a3a      	ldr	r2, [r7, #32]
 8007168:	e841 2300 	strex	r3, r2, [r1]
 800716c:	61bb      	str	r3, [r7, #24]
   return(result);
 800716e:	69bb      	ldr	r3, [r7, #24]
 8007170:	2b00      	cmp	r3, #0
 8007172:	d1e5      	bne.n	8007140 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	f003 0310 	and.w	r3, r3, #16
 800717e:	2b10      	cmp	r3, #16
 8007180:	d10a      	bne.n	8007198 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007182:	2300      	movs	r3, #0
 8007184:	60fb      	str	r3, [r7, #12]
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	60fb      	str	r3, [r7, #12]
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	681b      	ldr	r3, [r3, #0]
 8007192:	685b      	ldr	r3, [r3, #4]
 8007194:	60fb      	str	r3, [r7, #12]
 8007196:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800719c:	4619      	mov	r1, r3
 800719e:	6878      	ldr	r0, [r7, #4]
 80071a0:	f7ff fe2e 	bl	8006e00 <HAL_UARTEx_RxEventCallback>
 80071a4:	e002      	b.n	80071ac <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80071a6:	6878      	ldr	r0, [r7, #4]
 80071a8:	f7fb fbaa 	bl	8002900 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80071ac:	2300      	movs	r3, #0
 80071ae:	e002      	b.n	80071b6 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80071b0:	2300      	movs	r3, #0
 80071b2:	e000      	b.n	80071b6 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80071b4:	2302      	movs	r3, #2
  }
}
 80071b6:	4618      	mov	r0, r3
 80071b8:	3730      	adds	r7, #48	; 0x30
 80071ba:	46bd      	mov	sp, r7
 80071bc:	bd80      	pop	{r7, pc}
	...

080071c0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80071c0:	b580      	push	{r7, lr}
 80071c2:	b084      	sub	sp, #16
 80071c4:	af00      	add	r7, sp, #0
 80071c6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80071c8:	687b      	ldr	r3, [r7, #4]
 80071ca:	681b      	ldr	r3, [r3, #0]
 80071cc:	691b      	ldr	r3, [r3, #16]
 80071ce:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	68da      	ldr	r2, [r3, #12]
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	430a      	orrs	r2, r1
 80071dc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	689a      	ldr	r2, [r3, #8]
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	691b      	ldr	r3, [r3, #16]
 80071e6:	431a      	orrs	r2, r3
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	695b      	ldr	r3, [r3, #20]
 80071ec:	4313      	orrs	r3, r2
 80071ee:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	681b      	ldr	r3, [r3, #0]
 80071f4:	68db      	ldr	r3, [r3, #12]
 80071f6:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80071fa:	f023 030c 	bic.w	r3, r3, #12
 80071fe:	687a      	ldr	r2, [r7, #4]
 8007200:	6812      	ldr	r2, [r2, #0]
 8007202:	68b9      	ldr	r1, [r7, #8]
 8007204:	430b      	orrs	r3, r1
 8007206:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	695b      	ldr	r3, [r3, #20]
 800720e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8007212:	687b      	ldr	r3, [r7, #4]
 8007214:	699a      	ldr	r2, [r3, #24]
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	681b      	ldr	r3, [r3, #0]
 800721a:	430a      	orrs	r2, r1
 800721c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	4a2c      	ldr	r2, [pc, #176]	; (80072d4 <UART_SetConfig+0x114>)
 8007224:	4293      	cmp	r3, r2
 8007226:	d103      	bne.n	8007230 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8007228:	f7fe fe7a 	bl	8005f20 <HAL_RCC_GetPCLK2Freq>
 800722c:	60f8      	str	r0, [r7, #12]
 800722e:	e002      	b.n	8007236 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8007230:	f7fe fe62 	bl	8005ef8 <HAL_RCC_GetPCLK1Freq>
 8007234:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007236:	68fa      	ldr	r2, [r7, #12]
 8007238:	4613      	mov	r3, r2
 800723a:	009b      	lsls	r3, r3, #2
 800723c:	4413      	add	r3, r2
 800723e:	009a      	lsls	r2, r3, #2
 8007240:	441a      	add	r2, r3
 8007242:	687b      	ldr	r3, [r7, #4]
 8007244:	685b      	ldr	r3, [r3, #4]
 8007246:	009b      	lsls	r3, r3, #2
 8007248:	fbb2 f3f3 	udiv	r3, r2, r3
 800724c:	4a22      	ldr	r2, [pc, #136]	; (80072d8 <UART_SetConfig+0x118>)
 800724e:	fba2 2303 	umull	r2, r3, r2, r3
 8007252:	095b      	lsrs	r3, r3, #5
 8007254:	0119      	lsls	r1, r3, #4
 8007256:	68fa      	ldr	r2, [r7, #12]
 8007258:	4613      	mov	r3, r2
 800725a:	009b      	lsls	r3, r3, #2
 800725c:	4413      	add	r3, r2
 800725e:	009a      	lsls	r2, r3, #2
 8007260:	441a      	add	r2, r3
 8007262:	687b      	ldr	r3, [r7, #4]
 8007264:	685b      	ldr	r3, [r3, #4]
 8007266:	009b      	lsls	r3, r3, #2
 8007268:	fbb2 f2f3 	udiv	r2, r2, r3
 800726c:	4b1a      	ldr	r3, [pc, #104]	; (80072d8 <UART_SetConfig+0x118>)
 800726e:	fba3 0302 	umull	r0, r3, r3, r2
 8007272:	095b      	lsrs	r3, r3, #5
 8007274:	2064      	movs	r0, #100	; 0x64
 8007276:	fb00 f303 	mul.w	r3, r0, r3
 800727a:	1ad3      	subs	r3, r2, r3
 800727c:	011b      	lsls	r3, r3, #4
 800727e:	3332      	adds	r3, #50	; 0x32
 8007280:	4a15      	ldr	r2, [pc, #84]	; (80072d8 <UART_SetConfig+0x118>)
 8007282:	fba2 2303 	umull	r2, r3, r2, r3
 8007286:	095b      	lsrs	r3, r3, #5
 8007288:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800728c:	4419      	add	r1, r3
 800728e:	68fa      	ldr	r2, [r7, #12]
 8007290:	4613      	mov	r3, r2
 8007292:	009b      	lsls	r3, r3, #2
 8007294:	4413      	add	r3, r2
 8007296:	009a      	lsls	r2, r3, #2
 8007298:	441a      	add	r2, r3
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	009b      	lsls	r3, r3, #2
 80072a0:	fbb2 f2f3 	udiv	r2, r2, r3
 80072a4:	4b0c      	ldr	r3, [pc, #48]	; (80072d8 <UART_SetConfig+0x118>)
 80072a6:	fba3 0302 	umull	r0, r3, r3, r2
 80072aa:	095b      	lsrs	r3, r3, #5
 80072ac:	2064      	movs	r0, #100	; 0x64
 80072ae:	fb00 f303 	mul.w	r3, r0, r3
 80072b2:	1ad3      	subs	r3, r2, r3
 80072b4:	011b      	lsls	r3, r3, #4
 80072b6:	3332      	adds	r3, #50	; 0x32
 80072b8:	4a07      	ldr	r2, [pc, #28]	; (80072d8 <UART_SetConfig+0x118>)
 80072ba:	fba2 2303 	umull	r2, r3, r2, r3
 80072be:	095b      	lsrs	r3, r3, #5
 80072c0:	f003 020f 	and.w	r2, r3, #15
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	681b      	ldr	r3, [r3, #0]
 80072c8:	440a      	add	r2, r1
 80072ca:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80072cc:	bf00      	nop
 80072ce:	3710      	adds	r7, #16
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bd80      	pop	{r7, pc}
 80072d4:	40013800 	.word	0x40013800
 80072d8:	51eb851f 	.word	0x51eb851f

080072dc <atof>:
 80072dc:	2100      	movs	r1, #0
 80072de:	f000 be1b 	b.w	8007f18 <strtod>

080072e2 <atoi>:
 80072e2:	220a      	movs	r2, #10
 80072e4:	2100      	movs	r1, #0
 80072e6:	f000 bea1 	b.w	800802c <strtol>

080072ea <sulp>:
 80072ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072ee:	460f      	mov	r7, r1
 80072f0:	4690      	mov	r8, r2
 80072f2:	f003 fb39 	bl	800a968 <__ulp>
 80072f6:	4604      	mov	r4, r0
 80072f8:	460d      	mov	r5, r1
 80072fa:	f1b8 0f00 	cmp.w	r8, #0
 80072fe:	d011      	beq.n	8007324 <sulp+0x3a>
 8007300:	f3c7 530a 	ubfx	r3, r7, #20, #11
 8007304:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007308:	2b00      	cmp	r3, #0
 800730a:	dd0b      	ble.n	8007324 <sulp+0x3a>
 800730c:	2400      	movs	r4, #0
 800730e:	051b      	lsls	r3, r3, #20
 8007310:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8007314:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8007318:	4622      	mov	r2, r4
 800731a:	462b      	mov	r3, r5
 800731c:	f7f9 f8e6 	bl	80004ec <__aeabi_dmul>
 8007320:	4604      	mov	r4, r0
 8007322:	460d      	mov	r5, r1
 8007324:	4620      	mov	r0, r4
 8007326:	4629      	mov	r1, r5
 8007328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800732c:	0000      	movs	r0, r0
	...

08007330 <_strtod_l>:
 8007330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007334:	b09f      	sub	sp, #124	; 0x7c
 8007336:	9217      	str	r2, [sp, #92]	; 0x5c
 8007338:	2200      	movs	r2, #0
 800733a:	4604      	mov	r4, r0
 800733c:	921a      	str	r2, [sp, #104]	; 0x68
 800733e:	460d      	mov	r5, r1
 8007340:	f04f 0800 	mov.w	r8, #0
 8007344:	f04f 0900 	mov.w	r9, #0
 8007348:	460a      	mov	r2, r1
 800734a:	9219      	str	r2, [sp, #100]	; 0x64
 800734c:	7811      	ldrb	r1, [r2, #0]
 800734e:	292b      	cmp	r1, #43	; 0x2b
 8007350:	d04a      	beq.n	80073e8 <_strtod_l+0xb8>
 8007352:	d838      	bhi.n	80073c6 <_strtod_l+0x96>
 8007354:	290d      	cmp	r1, #13
 8007356:	d832      	bhi.n	80073be <_strtod_l+0x8e>
 8007358:	2908      	cmp	r1, #8
 800735a:	d832      	bhi.n	80073c2 <_strtod_l+0x92>
 800735c:	2900      	cmp	r1, #0
 800735e:	d03b      	beq.n	80073d8 <_strtod_l+0xa8>
 8007360:	2200      	movs	r2, #0
 8007362:	920e      	str	r2, [sp, #56]	; 0x38
 8007364:	9e19      	ldr	r6, [sp, #100]	; 0x64
 8007366:	7832      	ldrb	r2, [r6, #0]
 8007368:	2a30      	cmp	r2, #48	; 0x30
 800736a:	f040 80b2 	bne.w	80074d2 <_strtod_l+0x1a2>
 800736e:	7872      	ldrb	r2, [r6, #1]
 8007370:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007374:	2a58      	cmp	r2, #88	; 0x58
 8007376:	d16e      	bne.n	8007456 <_strtod_l+0x126>
 8007378:	9302      	str	r3, [sp, #8]
 800737a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800737c:	4620      	mov	r0, r4
 800737e:	9301      	str	r3, [sp, #4]
 8007380:	ab1a      	add	r3, sp, #104	; 0x68
 8007382:	9300      	str	r3, [sp, #0]
 8007384:	4a8c      	ldr	r2, [pc, #560]	; (80075b8 <_strtod_l+0x288>)
 8007386:	ab1b      	add	r3, sp, #108	; 0x6c
 8007388:	a919      	add	r1, sp, #100	; 0x64
 800738a:	f002 fbc9 	bl	8009b20 <__gethex>
 800738e:	f010 070f 	ands.w	r7, r0, #15
 8007392:	4605      	mov	r5, r0
 8007394:	d005      	beq.n	80073a2 <_strtod_l+0x72>
 8007396:	2f06      	cmp	r7, #6
 8007398:	d128      	bne.n	80073ec <_strtod_l+0xbc>
 800739a:	2300      	movs	r3, #0
 800739c:	3601      	adds	r6, #1
 800739e:	9619      	str	r6, [sp, #100]	; 0x64
 80073a0:	930e      	str	r3, [sp, #56]	; 0x38
 80073a2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	f040 85a0 	bne.w	8007eea <_strtod_l+0xbba>
 80073aa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80073ac:	b1cb      	cbz	r3, 80073e2 <_strtod_l+0xb2>
 80073ae:	4642      	mov	r2, r8
 80073b0:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 80073b4:	4610      	mov	r0, r2
 80073b6:	4619      	mov	r1, r3
 80073b8:	b01f      	add	sp, #124	; 0x7c
 80073ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073be:	2920      	cmp	r1, #32
 80073c0:	d1ce      	bne.n	8007360 <_strtod_l+0x30>
 80073c2:	3201      	adds	r2, #1
 80073c4:	e7c1      	b.n	800734a <_strtod_l+0x1a>
 80073c6:	292d      	cmp	r1, #45	; 0x2d
 80073c8:	d1ca      	bne.n	8007360 <_strtod_l+0x30>
 80073ca:	2101      	movs	r1, #1
 80073cc:	910e      	str	r1, [sp, #56]	; 0x38
 80073ce:	1c51      	adds	r1, r2, #1
 80073d0:	9119      	str	r1, [sp, #100]	; 0x64
 80073d2:	7852      	ldrb	r2, [r2, #1]
 80073d4:	2a00      	cmp	r2, #0
 80073d6:	d1c5      	bne.n	8007364 <_strtod_l+0x34>
 80073d8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80073da:	9519      	str	r5, [sp, #100]	; 0x64
 80073dc:	2b00      	cmp	r3, #0
 80073de:	f040 8582 	bne.w	8007ee6 <_strtod_l+0xbb6>
 80073e2:	4642      	mov	r2, r8
 80073e4:	464b      	mov	r3, r9
 80073e6:	e7e5      	b.n	80073b4 <_strtod_l+0x84>
 80073e8:	2100      	movs	r1, #0
 80073ea:	e7ef      	b.n	80073cc <_strtod_l+0x9c>
 80073ec:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 80073ee:	b13a      	cbz	r2, 8007400 <_strtod_l+0xd0>
 80073f0:	2135      	movs	r1, #53	; 0x35
 80073f2:	a81c      	add	r0, sp, #112	; 0x70
 80073f4:	f003 fba4 	bl	800ab40 <__copybits>
 80073f8:	4620      	mov	r0, r4
 80073fa:	991a      	ldr	r1, [sp, #104]	; 0x68
 80073fc:	f002 ff88 	bl	800a310 <_Bfree>
 8007400:	3f01      	subs	r7, #1
 8007402:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 8007404:	2f04      	cmp	r7, #4
 8007406:	d806      	bhi.n	8007416 <_strtod_l+0xe6>
 8007408:	e8df f007 	tbb	[pc, r7]
 800740c:	201d0314 	.word	0x201d0314
 8007410:	14          	.byte	0x14
 8007411:	00          	.byte	0x00
 8007412:	e9dd 891c 	ldrd	r8, r9, [sp, #112]	; 0x70
 8007416:	05e9      	lsls	r1, r5, #23
 8007418:	bf48      	it	mi
 800741a:	f049 4900 	orrmi.w	r9, r9, #2147483648	; 0x80000000
 800741e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007422:	0d1b      	lsrs	r3, r3, #20
 8007424:	051b      	lsls	r3, r3, #20
 8007426:	2b00      	cmp	r3, #0
 8007428:	d1bb      	bne.n	80073a2 <_strtod_l+0x72>
 800742a:	f001 fc09 	bl	8008c40 <__errno>
 800742e:	2322      	movs	r3, #34	; 0x22
 8007430:	6003      	str	r3, [r0, #0]
 8007432:	e7b6      	b.n	80073a2 <_strtod_l+0x72>
 8007434:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8007438:	e9dd 831c 	ldrd	r8, r3, [sp, #112]	; 0x70
 800743c:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007440:	ea43 5902 	orr.w	r9, r3, r2, lsl #20
 8007444:	e7e7      	b.n	8007416 <_strtod_l+0xe6>
 8007446:	f8df 9174 	ldr.w	r9, [pc, #372]	; 80075bc <_strtod_l+0x28c>
 800744a:	e7e4      	b.n	8007416 <_strtod_l+0xe6>
 800744c:	f06f 4900 	mvn.w	r9, #2147483648	; 0x80000000
 8007450:	f04f 38ff 	mov.w	r8, #4294967295
 8007454:	e7df      	b.n	8007416 <_strtod_l+0xe6>
 8007456:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007458:	1c5a      	adds	r2, r3, #1
 800745a:	9219      	str	r2, [sp, #100]	; 0x64
 800745c:	785b      	ldrb	r3, [r3, #1]
 800745e:	2b30      	cmp	r3, #48	; 0x30
 8007460:	d0f9      	beq.n	8007456 <_strtod_l+0x126>
 8007462:	2b00      	cmp	r3, #0
 8007464:	d09d      	beq.n	80073a2 <_strtod_l+0x72>
 8007466:	2301      	movs	r3, #1
 8007468:	f04f 0a00 	mov.w	sl, #0
 800746c:	220a      	movs	r2, #10
 800746e:	46d3      	mov	fp, sl
 8007470:	9305      	str	r3, [sp, #20]
 8007472:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007474:	f8cd a028 	str.w	sl, [sp, #40]	; 0x28
 8007478:	930b      	str	r3, [sp, #44]	; 0x2c
 800747a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800747c:	7806      	ldrb	r6, [r0, #0]
 800747e:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8007482:	b2d9      	uxtb	r1, r3
 8007484:	2909      	cmp	r1, #9
 8007486:	d926      	bls.n	80074d6 <_strtod_l+0x1a6>
 8007488:	2201      	movs	r2, #1
 800748a:	494d      	ldr	r1, [pc, #308]	; (80075c0 <_strtod_l+0x290>)
 800748c:	f001 fb63 	bl	8008b56 <strncmp>
 8007490:	2800      	cmp	r0, #0
 8007492:	d030      	beq.n	80074f6 <_strtod_l+0x1c6>
 8007494:	2000      	movs	r0, #0
 8007496:	4632      	mov	r2, r6
 8007498:	4603      	mov	r3, r0
 800749a:	465e      	mov	r6, fp
 800749c:	9008      	str	r0, [sp, #32]
 800749e:	2a65      	cmp	r2, #101	; 0x65
 80074a0:	d001      	beq.n	80074a6 <_strtod_l+0x176>
 80074a2:	2a45      	cmp	r2, #69	; 0x45
 80074a4:	d113      	bne.n	80074ce <_strtod_l+0x19e>
 80074a6:	b91e      	cbnz	r6, 80074b0 <_strtod_l+0x180>
 80074a8:	9a05      	ldr	r2, [sp, #20]
 80074aa:	4302      	orrs	r2, r0
 80074ac:	d094      	beq.n	80073d8 <_strtod_l+0xa8>
 80074ae:	2600      	movs	r6, #0
 80074b0:	9d19      	ldr	r5, [sp, #100]	; 0x64
 80074b2:	1c6a      	adds	r2, r5, #1
 80074b4:	9219      	str	r2, [sp, #100]	; 0x64
 80074b6:	786a      	ldrb	r2, [r5, #1]
 80074b8:	2a2b      	cmp	r2, #43	; 0x2b
 80074ba:	d074      	beq.n	80075a6 <_strtod_l+0x276>
 80074bc:	2a2d      	cmp	r2, #45	; 0x2d
 80074be:	d078      	beq.n	80075b2 <_strtod_l+0x282>
 80074c0:	f04f 0c00 	mov.w	ip, #0
 80074c4:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80074c8:	2909      	cmp	r1, #9
 80074ca:	d97f      	bls.n	80075cc <_strtod_l+0x29c>
 80074cc:	9519      	str	r5, [sp, #100]	; 0x64
 80074ce:	2700      	movs	r7, #0
 80074d0:	e09e      	b.n	8007610 <_strtod_l+0x2e0>
 80074d2:	2300      	movs	r3, #0
 80074d4:	e7c8      	b.n	8007468 <_strtod_l+0x138>
 80074d6:	f1bb 0f08 	cmp.w	fp, #8
 80074da:	bfd8      	it	le
 80074dc:	990a      	ldrle	r1, [sp, #40]	; 0x28
 80074de:	f100 0001 	add.w	r0, r0, #1
 80074e2:	bfd6      	itet	le
 80074e4:	fb02 3301 	mlale	r3, r2, r1, r3
 80074e8:	fb02 3a0a 	mlagt	sl, r2, sl, r3
 80074ec:	930a      	strle	r3, [sp, #40]	; 0x28
 80074ee:	f10b 0b01 	add.w	fp, fp, #1
 80074f2:	9019      	str	r0, [sp, #100]	; 0x64
 80074f4:	e7c1      	b.n	800747a <_strtod_l+0x14a>
 80074f6:	9b19      	ldr	r3, [sp, #100]	; 0x64
 80074f8:	1c5a      	adds	r2, r3, #1
 80074fa:	9219      	str	r2, [sp, #100]	; 0x64
 80074fc:	785a      	ldrb	r2, [r3, #1]
 80074fe:	f1bb 0f00 	cmp.w	fp, #0
 8007502:	d037      	beq.n	8007574 <_strtod_l+0x244>
 8007504:	465e      	mov	r6, fp
 8007506:	9008      	str	r0, [sp, #32]
 8007508:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 800750c:	2b09      	cmp	r3, #9
 800750e:	d912      	bls.n	8007536 <_strtod_l+0x206>
 8007510:	2301      	movs	r3, #1
 8007512:	e7c4      	b.n	800749e <_strtod_l+0x16e>
 8007514:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007516:	3001      	adds	r0, #1
 8007518:	1c5a      	adds	r2, r3, #1
 800751a:	9219      	str	r2, [sp, #100]	; 0x64
 800751c:	785a      	ldrb	r2, [r3, #1]
 800751e:	2a30      	cmp	r2, #48	; 0x30
 8007520:	d0f8      	beq.n	8007514 <_strtod_l+0x1e4>
 8007522:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8007526:	2b08      	cmp	r3, #8
 8007528:	f200 84e4 	bhi.w	8007ef4 <_strtod_l+0xbc4>
 800752c:	9008      	str	r0, [sp, #32]
 800752e:	2000      	movs	r0, #0
 8007530:	4606      	mov	r6, r0
 8007532:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007534:	930b      	str	r3, [sp, #44]	; 0x2c
 8007536:	3a30      	subs	r2, #48	; 0x30
 8007538:	f100 0301 	add.w	r3, r0, #1
 800753c:	d014      	beq.n	8007568 <_strtod_l+0x238>
 800753e:	9908      	ldr	r1, [sp, #32]
 8007540:	eb00 0c06 	add.w	ip, r0, r6
 8007544:	4419      	add	r1, r3
 8007546:	9108      	str	r1, [sp, #32]
 8007548:	4633      	mov	r3, r6
 800754a:	210a      	movs	r1, #10
 800754c:	4563      	cmp	r3, ip
 800754e:	d113      	bne.n	8007578 <_strtod_l+0x248>
 8007550:	1833      	adds	r3, r6, r0
 8007552:	2b08      	cmp	r3, #8
 8007554:	f106 0601 	add.w	r6, r6, #1
 8007558:	4406      	add	r6, r0
 800755a:	dc1a      	bgt.n	8007592 <_strtod_l+0x262>
 800755c:	230a      	movs	r3, #10
 800755e:	990a      	ldr	r1, [sp, #40]	; 0x28
 8007560:	fb03 2301 	mla	r3, r3, r1, r2
 8007564:	930a      	str	r3, [sp, #40]	; 0x28
 8007566:	2300      	movs	r3, #0
 8007568:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800756a:	4618      	mov	r0, r3
 800756c:	1c51      	adds	r1, r2, #1
 800756e:	9119      	str	r1, [sp, #100]	; 0x64
 8007570:	7852      	ldrb	r2, [r2, #1]
 8007572:	e7c9      	b.n	8007508 <_strtod_l+0x1d8>
 8007574:	4658      	mov	r0, fp
 8007576:	e7d2      	b.n	800751e <_strtod_l+0x1ee>
 8007578:	2b08      	cmp	r3, #8
 800757a:	f103 0301 	add.w	r3, r3, #1
 800757e:	dc03      	bgt.n	8007588 <_strtod_l+0x258>
 8007580:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 8007582:	434f      	muls	r7, r1
 8007584:	970a      	str	r7, [sp, #40]	; 0x28
 8007586:	e7e1      	b.n	800754c <_strtod_l+0x21c>
 8007588:	2b10      	cmp	r3, #16
 800758a:	bfd8      	it	le
 800758c:	fb01 fa0a 	mulle.w	sl, r1, sl
 8007590:	e7dc      	b.n	800754c <_strtod_l+0x21c>
 8007592:	2e10      	cmp	r6, #16
 8007594:	bfdc      	itt	le
 8007596:	230a      	movle	r3, #10
 8007598:	fb03 2a0a 	mlale	sl, r3, sl, r2
 800759c:	e7e3      	b.n	8007566 <_strtod_l+0x236>
 800759e:	2300      	movs	r3, #0
 80075a0:	9308      	str	r3, [sp, #32]
 80075a2:	2301      	movs	r3, #1
 80075a4:	e780      	b.n	80074a8 <_strtod_l+0x178>
 80075a6:	f04f 0c00 	mov.w	ip, #0
 80075aa:	1caa      	adds	r2, r5, #2
 80075ac:	9219      	str	r2, [sp, #100]	; 0x64
 80075ae:	78aa      	ldrb	r2, [r5, #2]
 80075b0:	e788      	b.n	80074c4 <_strtod_l+0x194>
 80075b2:	f04f 0c01 	mov.w	ip, #1
 80075b6:	e7f8      	b.n	80075aa <_strtod_l+0x27a>
 80075b8:	0800e39c 	.word	0x0800e39c
 80075bc:	7ff00000 	.word	0x7ff00000
 80075c0:	0800e39a 	.word	0x0800e39a
 80075c4:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075c6:	1c51      	adds	r1, r2, #1
 80075c8:	9119      	str	r1, [sp, #100]	; 0x64
 80075ca:	7852      	ldrb	r2, [r2, #1]
 80075cc:	2a30      	cmp	r2, #48	; 0x30
 80075ce:	d0f9      	beq.n	80075c4 <_strtod_l+0x294>
 80075d0:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80075d4:	2908      	cmp	r1, #8
 80075d6:	f63f af7a 	bhi.w	80074ce <_strtod_l+0x19e>
 80075da:	3a30      	subs	r2, #48	; 0x30
 80075dc:	9209      	str	r2, [sp, #36]	; 0x24
 80075de:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075e0:	920c      	str	r2, [sp, #48]	; 0x30
 80075e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80075e4:	1c57      	adds	r7, r2, #1
 80075e6:	9719      	str	r7, [sp, #100]	; 0x64
 80075e8:	7852      	ldrb	r2, [r2, #1]
 80075ea:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 80075ee:	f1be 0f09 	cmp.w	lr, #9
 80075f2:	d938      	bls.n	8007666 <_strtod_l+0x336>
 80075f4:	990c      	ldr	r1, [sp, #48]	; 0x30
 80075f6:	1a7f      	subs	r7, r7, r1
 80075f8:	2f08      	cmp	r7, #8
 80075fa:	f644 671f 	movw	r7, #19999	; 0x4e1f
 80075fe:	dc03      	bgt.n	8007608 <_strtod_l+0x2d8>
 8007600:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007602:	428f      	cmp	r7, r1
 8007604:	bfa8      	it	ge
 8007606:	460f      	movge	r7, r1
 8007608:	f1bc 0f00 	cmp.w	ip, #0
 800760c:	d000      	beq.n	8007610 <_strtod_l+0x2e0>
 800760e:	427f      	negs	r7, r7
 8007610:	2e00      	cmp	r6, #0
 8007612:	d14f      	bne.n	80076b4 <_strtod_l+0x384>
 8007614:	9905      	ldr	r1, [sp, #20]
 8007616:	4301      	orrs	r1, r0
 8007618:	f47f aec3 	bne.w	80073a2 <_strtod_l+0x72>
 800761c:	2b00      	cmp	r3, #0
 800761e:	f47f aedb 	bne.w	80073d8 <_strtod_l+0xa8>
 8007622:	2a69      	cmp	r2, #105	; 0x69
 8007624:	d029      	beq.n	800767a <_strtod_l+0x34a>
 8007626:	dc26      	bgt.n	8007676 <_strtod_l+0x346>
 8007628:	2a49      	cmp	r2, #73	; 0x49
 800762a:	d026      	beq.n	800767a <_strtod_l+0x34a>
 800762c:	2a4e      	cmp	r2, #78	; 0x4e
 800762e:	f47f aed3 	bne.w	80073d8 <_strtod_l+0xa8>
 8007632:	499a      	ldr	r1, [pc, #616]	; (800789c <_strtod_l+0x56c>)
 8007634:	a819      	add	r0, sp, #100	; 0x64
 8007636:	f002 fcb5 	bl	8009fa4 <__match>
 800763a:	2800      	cmp	r0, #0
 800763c:	f43f aecc 	beq.w	80073d8 <_strtod_l+0xa8>
 8007640:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007642:	781b      	ldrb	r3, [r3, #0]
 8007644:	2b28      	cmp	r3, #40	; 0x28
 8007646:	d12f      	bne.n	80076a8 <_strtod_l+0x378>
 8007648:	4995      	ldr	r1, [pc, #596]	; (80078a0 <_strtod_l+0x570>)
 800764a:	aa1c      	add	r2, sp, #112	; 0x70
 800764c:	a819      	add	r0, sp, #100	; 0x64
 800764e:	f002 fcbd 	bl	8009fcc <__hexnan>
 8007652:	2805      	cmp	r0, #5
 8007654:	d128      	bne.n	80076a8 <_strtod_l+0x378>
 8007656:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8007658:	f8dd 8070 	ldr.w	r8, [sp, #112]	; 0x70
 800765c:	f043 49ff 	orr.w	r9, r3, #2139095040	; 0x7f800000
 8007660:	f449 09e0 	orr.w	r9, r9, #7340032	; 0x700000
 8007664:	e69d      	b.n	80073a2 <_strtod_l+0x72>
 8007666:	210a      	movs	r1, #10
 8007668:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800766a:	fb01 2107 	mla	r1, r1, r7, r2
 800766e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 8007672:	9209      	str	r2, [sp, #36]	; 0x24
 8007674:	e7b5      	b.n	80075e2 <_strtod_l+0x2b2>
 8007676:	2a6e      	cmp	r2, #110	; 0x6e
 8007678:	e7d9      	b.n	800762e <_strtod_l+0x2fe>
 800767a:	498a      	ldr	r1, [pc, #552]	; (80078a4 <_strtod_l+0x574>)
 800767c:	a819      	add	r0, sp, #100	; 0x64
 800767e:	f002 fc91 	bl	8009fa4 <__match>
 8007682:	2800      	cmp	r0, #0
 8007684:	f43f aea8 	beq.w	80073d8 <_strtod_l+0xa8>
 8007688:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800768a:	4987      	ldr	r1, [pc, #540]	; (80078a8 <_strtod_l+0x578>)
 800768c:	3b01      	subs	r3, #1
 800768e:	a819      	add	r0, sp, #100	; 0x64
 8007690:	9319      	str	r3, [sp, #100]	; 0x64
 8007692:	f002 fc87 	bl	8009fa4 <__match>
 8007696:	b910      	cbnz	r0, 800769e <_strtod_l+0x36e>
 8007698:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800769a:	3301      	adds	r3, #1
 800769c:	9319      	str	r3, [sp, #100]	; 0x64
 800769e:	f04f 0800 	mov.w	r8, #0
 80076a2:	f8df 9208 	ldr.w	r9, [pc, #520]	; 80078ac <_strtod_l+0x57c>
 80076a6:	e67c      	b.n	80073a2 <_strtod_l+0x72>
 80076a8:	4881      	ldr	r0, [pc, #516]	; (80078b0 <_strtod_l+0x580>)
 80076aa:	f001 fb13 	bl	8008cd4 <nan>
 80076ae:	4680      	mov	r8, r0
 80076b0:	4689      	mov	r9, r1
 80076b2:	e676      	b.n	80073a2 <_strtod_l+0x72>
 80076b4:	9b08      	ldr	r3, [sp, #32]
 80076b6:	f1bb 0f00 	cmp.w	fp, #0
 80076ba:	bf08      	it	eq
 80076bc:	46b3      	moveq	fp, r6
 80076be:	1afb      	subs	r3, r7, r3
 80076c0:	2e10      	cmp	r6, #16
 80076c2:	980a      	ldr	r0, [sp, #40]	; 0x28
 80076c4:	4635      	mov	r5, r6
 80076c6:	9309      	str	r3, [sp, #36]	; 0x24
 80076c8:	bfa8      	it	ge
 80076ca:	2510      	movge	r5, #16
 80076cc:	f7f8 fe94 	bl	80003f8 <__aeabi_ui2d>
 80076d0:	2e09      	cmp	r6, #9
 80076d2:	4680      	mov	r8, r0
 80076d4:	4689      	mov	r9, r1
 80076d6:	dd13      	ble.n	8007700 <_strtod_l+0x3d0>
 80076d8:	4b76      	ldr	r3, [pc, #472]	; (80078b4 <_strtod_l+0x584>)
 80076da:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80076de:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 80076e2:	f7f8 ff03 	bl	80004ec <__aeabi_dmul>
 80076e6:	4680      	mov	r8, r0
 80076e8:	4650      	mov	r0, sl
 80076ea:	4689      	mov	r9, r1
 80076ec:	f7f8 fe84 	bl	80003f8 <__aeabi_ui2d>
 80076f0:	4602      	mov	r2, r0
 80076f2:	460b      	mov	r3, r1
 80076f4:	4640      	mov	r0, r8
 80076f6:	4649      	mov	r1, r9
 80076f8:	f7f8 fd42 	bl	8000180 <__adddf3>
 80076fc:	4680      	mov	r8, r0
 80076fe:	4689      	mov	r9, r1
 8007700:	2e0f      	cmp	r6, #15
 8007702:	dc36      	bgt.n	8007772 <_strtod_l+0x442>
 8007704:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007706:	2b00      	cmp	r3, #0
 8007708:	f43f ae4b 	beq.w	80073a2 <_strtod_l+0x72>
 800770c:	dd22      	ble.n	8007754 <_strtod_l+0x424>
 800770e:	2b16      	cmp	r3, #22
 8007710:	dc09      	bgt.n	8007726 <_strtod_l+0x3f6>
 8007712:	4968      	ldr	r1, [pc, #416]	; (80078b4 <_strtod_l+0x584>)
 8007714:	4642      	mov	r2, r8
 8007716:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800771a:	464b      	mov	r3, r9
 800771c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007720:	f7f8 fee4 	bl	80004ec <__aeabi_dmul>
 8007724:	e7c3      	b.n	80076ae <_strtod_l+0x37e>
 8007726:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007728:	f1c6 0325 	rsb	r3, r6, #37	; 0x25
 800772c:	4293      	cmp	r3, r2
 800772e:	db20      	blt.n	8007772 <_strtod_l+0x442>
 8007730:	4c60      	ldr	r4, [pc, #384]	; (80078b4 <_strtod_l+0x584>)
 8007732:	f1c6 060f 	rsb	r6, r6, #15
 8007736:	eb04 01c6 	add.w	r1, r4, r6, lsl #3
 800773a:	4642      	mov	r2, r8
 800773c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007740:	464b      	mov	r3, r9
 8007742:	f7f8 fed3 	bl	80004ec <__aeabi_dmul>
 8007746:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007748:	1b9e      	subs	r6, r3, r6
 800774a:	eb04 04c6 	add.w	r4, r4, r6, lsl #3
 800774e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8007752:	e7e5      	b.n	8007720 <_strtod_l+0x3f0>
 8007754:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007756:	3316      	adds	r3, #22
 8007758:	db0b      	blt.n	8007772 <_strtod_l+0x442>
 800775a:	9b08      	ldr	r3, [sp, #32]
 800775c:	4640      	mov	r0, r8
 800775e:	1bdf      	subs	r7, r3, r7
 8007760:	4b54      	ldr	r3, [pc, #336]	; (80078b4 <_strtod_l+0x584>)
 8007762:	4649      	mov	r1, r9
 8007764:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8007768:	e9d7 2300 	ldrd	r2, r3, [r7]
 800776c:	f7f8 ffe8 	bl	8000740 <__aeabi_ddiv>
 8007770:	e79d      	b.n	80076ae <_strtod_l+0x37e>
 8007772:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007774:	1b75      	subs	r5, r6, r5
 8007776:	441d      	add	r5, r3
 8007778:	2d00      	cmp	r5, #0
 800777a:	dd70      	ble.n	800785e <_strtod_l+0x52e>
 800777c:	f015 030f 	ands.w	r3, r5, #15
 8007780:	d00a      	beq.n	8007798 <_strtod_l+0x468>
 8007782:	494c      	ldr	r1, [pc, #304]	; (80078b4 <_strtod_l+0x584>)
 8007784:	4642      	mov	r2, r8
 8007786:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800778a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800778e:	464b      	mov	r3, r9
 8007790:	f7f8 feac 	bl	80004ec <__aeabi_dmul>
 8007794:	4680      	mov	r8, r0
 8007796:	4689      	mov	r9, r1
 8007798:	f035 050f 	bics.w	r5, r5, #15
 800779c:	d04d      	beq.n	800783a <_strtod_l+0x50a>
 800779e:	f5b5 7f9a 	cmp.w	r5, #308	; 0x134
 80077a2:	dd22      	ble.n	80077ea <_strtod_l+0x4ba>
 80077a4:	2600      	movs	r6, #0
 80077a6:	46b3      	mov	fp, r6
 80077a8:	960b      	str	r6, [sp, #44]	; 0x2c
 80077aa:	9608      	str	r6, [sp, #32]
 80077ac:	2322      	movs	r3, #34	; 0x22
 80077ae:	f04f 0800 	mov.w	r8, #0
 80077b2:	f8df 90f8 	ldr.w	r9, [pc, #248]	; 80078ac <_strtod_l+0x57c>
 80077b6:	6023      	str	r3, [r4, #0]
 80077b8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80077ba:	2b00      	cmp	r3, #0
 80077bc:	f43f adf1 	beq.w	80073a2 <_strtod_l+0x72>
 80077c0:	4620      	mov	r0, r4
 80077c2:	991a      	ldr	r1, [sp, #104]	; 0x68
 80077c4:	f002 fda4 	bl	800a310 <_Bfree>
 80077c8:	4620      	mov	r0, r4
 80077ca:	9908      	ldr	r1, [sp, #32]
 80077cc:	f002 fda0 	bl	800a310 <_Bfree>
 80077d0:	4659      	mov	r1, fp
 80077d2:	4620      	mov	r0, r4
 80077d4:	f002 fd9c 	bl	800a310 <_Bfree>
 80077d8:	4620      	mov	r0, r4
 80077da:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80077dc:	f002 fd98 	bl	800a310 <_Bfree>
 80077e0:	4631      	mov	r1, r6
 80077e2:	4620      	mov	r0, r4
 80077e4:	f002 fd94 	bl	800a310 <_Bfree>
 80077e8:	e5db      	b.n	80073a2 <_strtod_l+0x72>
 80077ea:	4b33      	ldr	r3, [pc, #204]	; (80078b8 <_strtod_l+0x588>)
 80077ec:	4640      	mov	r0, r8
 80077ee:	9305      	str	r3, [sp, #20]
 80077f0:	2300      	movs	r3, #0
 80077f2:	4649      	mov	r1, r9
 80077f4:	469a      	mov	sl, r3
 80077f6:	112d      	asrs	r5, r5, #4
 80077f8:	2d01      	cmp	r5, #1
 80077fa:	dc21      	bgt.n	8007840 <_strtod_l+0x510>
 80077fc:	b10b      	cbz	r3, 8007802 <_strtod_l+0x4d2>
 80077fe:	4680      	mov	r8, r0
 8007800:	4689      	mov	r9, r1
 8007802:	492d      	ldr	r1, [pc, #180]	; (80078b8 <_strtod_l+0x588>)
 8007804:	f1a9 7954 	sub.w	r9, r9, #55574528	; 0x3500000
 8007808:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800780c:	4642      	mov	r2, r8
 800780e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007812:	464b      	mov	r3, r9
 8007814:	f7f8 fe6a 	bl	80004ec <__aeabi_dmul>
 8007818:	4b24      	ldr	r3, [pc, #144]	; (80078ac <_strtod_l+0x57c>)
 800781a:	460a      	mov	r2, r1
 800781c:	400b      	ands	r3, r1
 800781e:	4927      	ldr	r1, [pc, #156]	; (80078bc <_strtod_l+0x58c>)
 8007820:	4680      	mov	r8, r0
 8007822:	428b      	cmp	r3, r1
 8007824:	d8be      	bhi.n	80077a4 <_strtod_l+0x474>
 8007826:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800782a:	428b      	cmp	r3, r1
 800782c:	bf86      	itte	hi
 800782e:	f04f 38ff 	movhi.w	r8, #4294967295
 8007832:	f8df 908c 	ldrhi.w	r9, [pc, #140]	; 80078c0 <_strtod_l+0x590>
 8007836:	f102 7954 	addls.w	r9, r2, #55574528	; 0x3500000
 800783a:	2300      	movs	r3, #0
 800783c:	9305      	str	r3, [sp, #20]
 800783e:	e07b      	b.n	8007938 <_strtod_l+0x608>
 8007840:	07ea      	lsls	r2, r5, #31
 8007842:	d505      	bpl.n	8007850 <_strtod_l+0x520>
 8007844:	9b05      	ldr	r3, [sp, #20]
 8007846:	e9d3 2300 	ldrd	r2, r3, [r3]
 800784a:	f7f8 fe4f 	bl	80004ec <__aeabi_dmul>
 800784e:	2301      	movs	r3, #1
 8007850:	9a05      	ldr	r2, [sp, #20]
 8007852:	f10a 0a01 	add.w	sl, sl, #1
 8007856:	3208      	adds	r2, #8
 8007858:	106d      	asrs	r5, r5, #1
 800785a:	9205      	str	r2, [sp, #20]
 800785c:	e7cc      	b.n	80077f8 <_strtod_l+0x4c8>
 800785e:	d0ec      	beq.n	800783a <_strtod_l+0x50a>
 8007860:	426d      	negs	r5, r5
 8007862:	f015 020f 	ands.w	r2, r5, #15
 8007866:	d00a      	beq.n	800787e <_strtod_l+0x54e>
 8007868:	4b12      	ldr	r3, [pc, #72]	; (80078b4 <_strtod_l+0x584>)
 800786a:	4640      	mov	r0, r8
 800786c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007870:	4649      	mov	r1, r9
 8007872:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007876:	f7f8 ff63 	bl	8000740 <__aeabi_ddiv>
 800787a:	4680      	mov	r8, r0
 800787c:	4689      	mov	r9, r1
 800787e:	112d      	asrs	r5, r5, #4
 8007880:	d0db      	beq.n	800783a <_strtod_l+0x50a>
 8007882:	2d1f      	cmp	r5, #31
 8007884:	dd1e      	ble.n	80078c4 <_strtod_l+0x594>
 8007886:	2600      	movs	r6, #0
 8007888:	46b3      	mov	fp, r6
 800788a:	960b      	str	r6, [sp, #44]	; 0x2c
 800788c:	9608      	str	r6, [sp, #32]
 800788e:	2322      	movs	r3, #34	; 0x22
 8007890:	f04f 0800 	mov.w	r8, #0
 8007894:	f04f 0900 	mov.w	r9, #0
 8007898:	6023      	str	r3, [r4, #0]
 800789a:	e78d      	b.n	80077b8 <_strtod_l+0x488>
 800789c:	0800e4fe 	.word	0x0800e4fe
 80078a0:	0800e3b0 	.word	0x0800e3b0
 80078a4:	0800e4f6 	.word	0x0800e4f6
 80078a8:	0800e530 	.word	0x0800e530
 80078ac:	7ff00000 	.word	0x7ff00000
 80078b0:	0800e7c0 	.word	0x0800e7c0
 80078b4:	0800e6a0 	.word	0x0800e6a0
 80078b8:	0800e678 	.word	0x0800e678
 80078bc:	7ca00000 	.word	0x7ca00000
 80078c0:	7fefffff 	.word	0x7fefffff
 80078c4:	f015 0310 	ands.w	r3, r5, #16
 80078c8:	bf18      	it	ne
 80078ca:	236a      	movne	r3, #106	; 0x6a
 80078cc:	4640      	mov	r0, r8
 80078ce:	9305      	str	r3, [sp, #20]
 80078d0:	4649      	mov	r1, r9
 80078d2:	2300      	movs	r3, #0
 80078d4:	f8df a2c8 	ldr.w	sl, [pc, #712]	; 8007ba0 <_strtod_l+0x870>
 80078d8:	07ea      	lsls	r2, r5, #31
 80078da:	d504      	bpl.n	80078e6 <_strtod_l+0x5b6>
 80078dc:	e9da 2300 	ldrd	r2, r3, [sl]
 80078e0:	f7f8 fe04 	bl	80004ec <__aeabi_dmul>
 80078e4:	2301      	movs	r3, #1
 80078e6:	106d      	asrs	r5, r5, #1
 80078e8:	f10a 0a08 	add.w	sl, sl, #8
 80078ec:	d1f4      	bne.n	80078d8 <_strtod_l+0x5a8>
 80078ee:	b10b      	cbz	r3, 80078f4 <_strtod_l+0x5c4>
 80078f0:	4680      	mov	r8, r0
 80078f2:	4689      	mov	r9, r1
 80078f4:	9b05      	ldr	r3, [sp, #20]
 80078f6:	b1bb      	cbz	r3, 8007928 <_strtod_l+0x5f8>
 80078f8:	f3c9 520a 	ubfx	r2, r9, #20, #11
 80078fc:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8007900:	2b00      	cmp	r3, #0
 8007902:	4649      	mov	r1, r9
 8007904:	dd10      	ble.n	8007928 <_strtod_l+0x5f8>
 8007906:	2b1f      	cmp	r3, #31
 8007908:	f340 8128 	ble.w	8007b5c <_strtod_l+0x82c>
 800790c:	2b34      	cmp	r3, #52	; 0x34
 800790e:	bfd8      	it	le
 8007910:	f04f 33ff 	movle.w	r3, #4294967295
 8007914:	f04f 0800 	mov.w	r8, #0
 8007918:	bfcf      	iteee	gt
 800791a:	f04f 795c 	movgt.w	r9, #57671680	; 0x3700000
 800791e:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8007922:	4093      	lslle	r3, r2
 8007924:	ea03 0901 	andle.w	r9, r3, r1
 8007928:	2200      	movs	r2, #0
 800792a:	2300      	movs	r3, #0
 800792c:	4640      	mov	r0, r8
 800792e:	4649      	mov	r1, r9
 8007930:	f7f9 f844 	bl	80009bc <__aeabi_dcmpeq>
 8007934:	2800      	cmp	r0, #0
 8007936:	d1a6      	bne.n	8007886 <_strtod_l+0x556>
 8007938:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800793a:	465a      	mov	r2, fp
 800793c:	9300      	str	r3, [sp, #0]
 800793e:	4620      	mov	r0, r4
 8007940:	4633      	mov	r3, r6
 8007942:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007944:	f002 fd4c 	bl	800a3e0 <__s2b>
 8007948:	900b      	str	r0, [sp, #44]	; 0x2c
 800794a:	2800      	cmp	r0, #0
 800794c:	f43f af2a 	beq.w	80077a4 <_strtod_l+0x474>
 8007950:	2600      	movs	r6, #0
 8007952:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007954:	9b08      	ldr	r3, [sp, #32]
 8007956:	2a00      	cmp	r2, #0
 8007958:	eba3 0307 	sub.w	r3, r3, r7
 800795c:	bfa8      	it	ge
 800795e:	2300      	movge	r3, #0
 8007960:	46b3      	mov	fp, r6
 8007962:	9312      	str	r3, [sp, #72]	; 0x48
 8007964:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8007968:	9316      	str	r3, [sp, #88]	; 0x58
 800796a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800796c:	4620      	mov	r0, r4
 800796e:	6859      	ldr	r1, [r3, #4]
 8007970:	f002 fc8e 	bl	800a290 <_Balloc>
 8007974:	9008      	str	r0, [sp, #32]
 8007976:	2800      	cmp	r0, #0
 8007978:	f43f af18 	beq.w	80077ac <_strtod_l+0x47c>
 800797c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800797e:	300c      	adds	r0, #12
 8007980:	691a      	ldr	r2, [r3, #16]
 8007982:	f103 010c 	add.w	r1, r3, #12
 8007986:	3202      	adds	r2, #2
 8007988:	0092      	lsls	r2, r2, #2
 800798a:	f001 f994 	bl	8008cb6 <memcpy>
 800798e:	ab1c      	add	r3, sp, #112	; 0x70
 8007990:	9301      	str	r3, [sp, #4]
 8007992:	ab1b      	add	r3, sp, #108	; 0x6c
 8007994:	9300      	str	r3, [sp, #0]
 8007996:	4642      	mov	r2, r8
 8007998:	464b      	mov	r3, r9
 800799a:	4620      	mov	r0, r4
 800799c:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 80079a0:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
 80079a4:	f003 f848 	bl	800aa38 <__d2b>
 80079a8:	901a      	str	r0, [sp, #104]	; 0x68
 80079aa:	2800      	cmp	r0, #0
 80079ac:	f43f aefe 	beq.w	80077ac <_strtod_l+0x47c>
 80079b0:	2101      	movs	r1, #1
 80079b2:	4620      	mov	r0, r4
 80079b4:	f002 fdac 	bl	800a510 <__i2b>
 80079b8:	4683      	mov	fp, r0
 80079ba:	2800      	cmp	r0, #0
 80079bc:	f43f aef6 	beq.w	80077ac <_strtod_l+0x47c>
 80079c0:	9f1b      	ldr	r7, [sp, #108]	; 0x6c
 80079c2:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 80079c4:	2f00      	cmp	r7, #0
 80079c6:	bfab      	itete	ge
 80079c8:	9b12      	ldrge	r3, [sp, #72]	; 0x48
 80079ca:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 80079cc:	eb07 0a03 	addge.w	sl, r7, r3
 80079d0:	1bdd      	sublt	r5, r3, r7
 80079d2:	9b05      	ldr	r3, [sp, #20]
 80079d4:	bfa8      	it	ge
 80079d6:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 80079d8:	eba7 0703 	sub.w	r7, r7, r3
 80079dc:	4417      	add	r7, r2
 80079de:	4b71      	ldr	r3, [pc, #452]	; (8007ba4 <_strtod_l+0x874>)
 80079e0:	f107 37ff 	add.w	r7, r7, #4294967295
 80079e4:	bfb8      	it	lt
 80079e6:	f8dd a048 	ldrlt.w	sl, [sp, #72]	; 0x48
 80079ea:	429f      	cmp	r7, r3
 80079ec:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80079f0:	f280 80c7 	bge.w	8007b82 <_strtod_l+0x852>
 80079f4:	1bdb      	subs	r3, r3, r7
 80079f6:	2b1f      	cmp	r3, #31
 80079f8:	f04f 0101 	mov.w	r1, #1
 80079fc:	eba2 0203 	sub.w	r2, r2, r3
 8007a00:	f300 80b3 	bgt.w	8007b6a <_strtod_l+0x83a>
 8007a04:	fa01 f303 	lsl.w	r3, r1, r3
 8007a08:	9313      	str	r3, [sp, #76]	; 0x4c
 8007a0a:	2300      	movs	r3, #0
 8007a0c:	9310      	str	r3, [sp, #64]	; 0x40
 8007a0e:	eb0a 0702 	add.w	r7, sl, r2
 8007a12:	9b05      	ldr	r3, [sp, #20]
 8007a14:	45ba      	cmp	sl, r7
 8007a16:	4415      	add	r5, r2
 8007a18:	441d      	add	r5, r3
 8007a1a:	4653      	mov	r3, sl
 8007a1c:	bfa8      	it	ge
 8007a1e:	463b      	movge	r3, r7
 8007a20:	42ab      	cmp	r3, r5
 8007a22:	bfa8      	it	ge
 8007a24:	462b      	movge	r3, r5
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	bfc2      	ittt	gt
 8007a2a:	1aff      	subgt	r7, r7, r3
 8007a2c:	1aed      	subgt	r5, r5, r3
 8007a2e:	ebaa 0a03 	subgt.w	sl, sl, r3
 8007a32:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	dd17      	ble.n	8007a68 <_strtod_l+0x738>
 8007a38:	4659      	mov	r1, fp
 8007a3a:	461a      	mov	r2, r3
 8007a3c:	4620      	mov	r0, r4
 8007a3e:	f002 fe25 	bl	800a68c <__pow5mult>
 8007a42:	4683      	mov	fp, r0
 8007a44:	2800      	cmp	r0, #0
 8007a46:	f43f aeb1 	beq.w	80077ac <_strtod_l+0x47c>
 8007a4a:	4601      	mov	r1, r0
 8007a4c:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8007a4e:	4620      	mov	r0, r4
 8007a50:	f002 fd74 	bl	800a53c <__multiply>
 8007a54:	900a      	str	r0, [sp, #40]	; 0x28
 8007a56:	2800      	cmp	r0, #0
 8007a58:	f43f aea8 	beq.w	80077ac <_strtod_l+0x47c>
 8007a5c:	4620      	mov	r0, r4
 8007a5e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007a60:	f002 fc56 	bl	800a310 <_Bfree>
 8007a64:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a66:	931a      	str	r3, [sp, #104]	; 0x68
 8007a68:	2f00      	cmp	r7, #0
 8007a6a:	f300 808f 	bgt.w	8007b8c <_strtod_l+0x85c>
 8007a6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	dd08      	ble.n	8007a86 <_strtod_l+0x756>
 8007a74:	4620      	mov	r0, r4
 8007a76:	9a16      	ldr	r2, [sp, #88]	; 0x58
 8007a78:	9908      	ldr	r1, [sp, #32]
 8007a7a:	f002 fe07 	bl	800a68c <__pow5mult>
 8007a7e:	9008      	str	r0, [sp, #32]
 8007a80:	2800      	cmp	r0, #0
 8007a82:	f43f ae93 	beq.w	80077ac <_strtod_l+0x47c>
 8007a86:	2d00      	cmp	r5, #0
 8007a88:	dd08      	ble.n	8007a9c <_strtod_l+0x76c>
 8007a8a:	462a      	mov	r2, r5
 8007a8c:	4620      	mov	r0, r4
 8007a8e:	9908      	ldr	r1, [sp, #32]
 8007a90:	f002 fe56 	bl	800a740 <__lshift>
 8007a94:	9008      	str	r0, [sp, #32]
 8007a96:	2800      	cmp	r0, #0
 8007a98:	f43f ae88 	beq.w	80077ac <_strtod_l+0x47c>
 8007a9c:	f1ba 0f00 	cmp.w	sl, #0
 8007aa0:	dd08      	ble.n	8007ab4 <_strtod_l+0x784>
 8007aa2:	4659      	mov	r1, fp
 8007aa4:	4652      	mov	r2, sl
 8007aa6:	4620      	mov	r0, r4
 8007aa8:	f002 fe4a 	bl	800a740 <__lshift>
 8007aac:	4683      	mov	fp, r0
 8007aae:	2800      	cmp	r0, #0
 8007ab0:	f43f ae7c 	beq.w	80077ac <_strtod_l+0x47c>
 8007ab4:	4620      	mov	r0, r4
 8007ab6:	9a08      	ldr	r2, [sp, #32]
 8007ab8:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007aba:	f002 fec9 	bl	800a850 <__mdiff>
 8007abe:	4606      	mov	r6, r0
 8007ac0:	2800      	cmp	r0, #0
 8007ac2:	f43f ae73 	beq.w	80077ac <_strtod_l+0x47c>
 8007ac6:	2500      	movs	r5, #0
 8007ac8:	68c3      	ldr	r3, [r0, #12]
 8007aca:	4659      	mov	r1, fp
 8007acc:	60c5      	str	r5, [r0, #12]
 8007ace:	930a      	str	r3, [sp, #40]	; 0x28
 8007ad0:	f002 fea2 	bl	800a818 <__mcmp>
 8007ad4:	42a8      	cmp	r0, r5
 8007ad6:	da6b      	bge.n	8007bb0 <_strtod_l+0x880>
 8007ad8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ada:	ea53 0308 	orrs.w	r3, r3, r8
 8007ade:	f040 808f 	bne.w	8007c00 <_strtod_l+0x8d0>
 8007ae2:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007ae6:	2b00      	cmp	r3, #0
 8007ae8:	f040 808a 	bne.w	8007c00 <_strtod_l+0x8d0>
 8007aec:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007af0:	0d1b      	lsrs	r3, r3, #20
 8007af2:	051b      	lsls	r3, r3, #20
 8007af4:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8007af8:	f240 8082 	bls.w	8007c00 <_strtod_l+0x8d0>
 8007afc:	6973      	ldr	r3, [r6, #20]
 8007afe:	b913      	cbnz	r3, 8007b06 <_strtod_l+0x7d6>
 8007b00:	6933      	ldr	r3, [r6, #16]
 8007b02:	2b01      	cmp	r3, #1
 8007b04:	dd7c      	ble.n	8007c00 <_strtod_l+0x8d0>
 8007b06:	4631      	mov	r1, r6
 8007b08:	2201      	movs	r2, #1
 8007b0a:	4620      	mov	r0, r4
 8007b0c:	f002 fe18 	bl	800a740 <__lshift>
 8007b10:	4659      	mov	r1, fp
 8007b12:	4606      	mov	r6, r0
 8007b14:	f002 fe80 	bl	800a818 <__mcmp>
 8007b18:	2800      	cmp	r0, #0
 8007b1a:	dd71      	ble.n	8007c00 <_strtod_l+0x8d0>
 8007b1c:	9905      	ldr	r1, [sp, #20]
 8007b1e:	464b      	mov	r3, r9
 8007b20:	4a21      	ldr	r2, [pc, #132]	; (8007ba8 <_strtod_l+0x878>)
 8007b22:	2900      	cmp	r1, #0
 8007b24:	f000 808d 	beq.w	8007c42 <_strtod_l+0x912>
 8007b28:	ea02 0109 	and.w	r1, r2, r9
 8007b2c:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8007b30:	f300 8087 	bgt.w	8007c42 <_strtod_l+0x912>
 8007b34:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8007b38:	f77f aea9 	ble.w	800788e <_strtod_l+0x55e>
 8007b3c:	4640      	mov	r0, r8
 8007b3e:	4649      	mov	r1, r9
 8007b40:	4b1a      	ldr	r3, [pc, #104]	; (8007bac <_strtod_l+0x87c>)
 8007b42:	2200      	movs	r2, #0
 8007b44:	f7f8 fcd2 	bl	80004ec <__aeabi_dmul>
 8007b48:	4b17      	ldr	r3, [pc, #92]	; (8007ba8 <_strtod_l+0x878>)
 8007b4a:	4680      	mov	r8, r0
 8007b4c:	400b      	ands	r3, r1
 8007b4e:	4689      	mov	r9, r1
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	f47f ae35 	bne.w	80077c0 <_strtod_l+0x490>
 8007b56:	2322      	movs	r3, #34	; 0x22
 8007b58:	6023      	str	r3, [r4, #0]
 8007b5a:	e631      	b.n	80077c0 <_strtod_l+0x490>
 8007b5c:	f04f 32ff 	mov.w	r2, #4294967295
 8007b60:	fa02 f303 	lsl.w	r3, r2, r3
 8007b64:	ea03 0808 	and.w	r8, r3, r8
 8007b68:	e6de      	b.n	8007928 <_strtod_l+0x5f8>
 8007b6a:	f1c7 477f 	rsb	r7, r7, #4278190080	; 0xff000000
 8007b6e:	f507 077f 	add.w	r7, r7, #16711680	; 0xff0000
 8007b72:	f507 477b 	add.w	r7, r7, #64256	; 0xfb00
 8007b76:	37e2      	adds	r7, #226	; 0xe2
 8007b78:	fa01 f307 	lsl.w	r3, r1, r7
 8007b7c:	9310      	str	r3, [sp, #64]	; 0x40
 8007b7e:	9113      	str	r1, [sp, #76]	; 0x4c
 8007b80:	e745      	b.n	8007a0e <_strtod_l+0x6de>
 8007b82:	2300      	movs	r3, #0
 8007b84:	9310      	str	r3, [sp, #64]	; 0x40
 8007b86:	2301      	movs	r3, #1
 8007b88:	9313      	str	r3, [sp, #76]	; 0x4c
 8007b8a:	e740      	b.n	8007a0e <_strtod_l+0x6de>
 8007b8c:	463a      	mov	r2, r7
 8007b8e:	4620      	mov	r0, r4
 8007b90:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007b92:	f002 fdd5 	bl	800a740 <__lshift>
 8007b96:	901a      	str	r0, [sp, #104]	; 0x68
 8007b98:	2800      	cmp	r0, #0
 8007b9a:	f47f af68 	bne.w	8007a6e <_strtod_l+0x73e>
 8007b9e:	e605      	b.n	80077ac <_strtod_l+0x47c>
 8007ba0:	0800e3c8 	.word	0x0800e3c8
 8007ba4:	fffffc02 	.word	0xfffffc02
 8007ba8:	7ff00000 	.word	0x7ff00000
 8007bac:	39500000 	.word	0x39500000
 8007bb0:	46ca      	mov	sl, r9
 8007bb2:	d165      	bne.n	8007c80 <_strtod_l+0x950>
 8007bb4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007bb6:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007bba:	b352      	cbz	r2, 8007c12 <_strtod_l+0x8e2>
 8007bbc:	4a9e      	ldr	r2, [pc, #632]	; (8007e38 <_strtod_l+0xb08>)
 8007bbe:	4293      	cmp	r3, r2
 8007bc0:	d12a      	bne.n	8007c18 <_strtod_l+0x8e8>
 8007bc2:	9b05      	ldr	r3, [sp, #20]
 8007bc4:	4641      	mov	r1, r8
 8007bc6:	b1fb      	cbz	r3, 8007c08 <_strtod_l+0x8d8>
 8007bc8:	4b9c      	ldr	r3, [pc, #624]	; (8007e3c <_strtod_l+0xb0c>)
 8007bca:	f04f 32ff 	mov.w	r2, #4294967295
 8007bce:	ea09 0303 	and.w	r3, r9, r3
 8007bd2:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007bd6:	d81a      	bhi.n	8007c0e <_strtod_l+0x8de>
 8007bd8:	0d1b      	lsrs	r3, r3, #20
 8007bda:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8007bde:	fa02 f303 	lsl.w	r3, r2, r3
 8007be2:	4299      	cmp	r1, r3
 8007be4:	d118      	bne.n	8007c18 <_strtod_l+0x8e8>
 8007be6:	4b96      	ldr	r3, [pc, #600]	; (8007e40 <_strtod_l+0xb10>)
 8007be8:	459a      	cmp	sl, r3
 8007bea:	d102      	bne.n	8007bf2 <_strtod_l+0x8c2>
 8007bec:	3101      	adds	r1, #1
 8007bee:	f43f addd 	beq.w	80077ac <_strtod_l+0x47c>
 8007bf2:	f04f 0800 	mov.w	r8, #0
 8007bf6:	4b91      	ldr	r3, [pc, #580]	; (8007e3c <_strtod_l+0xb0c>)
 8007bf8:	ea0a 0303 	and.w	r3, sl, r3
 8007bfc:	f503 1980 	add.w	r9, r3, #1048576	; 0x100000
 8007c00:	9b05      	ldr	r3, [sp, #20]
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d19a      	bne.n	8007b3c <_strtod_l+0x80c>
 8007c06:	e5db      	b.n	80077c0 <_strtod_l+0x490>
 8007c08:	f04f 33ff 	mov.w	r3, #4294967295
 8007c0c:	e7e9      	b.n	8007be2 <_strtod_l+0x8b2>
 8007c0e:	4613      	mov	r3, r2
 8007c10:	e7e7      	b.n	8007be2 <_strtod_l+0x8b2>
 8007c12:	ea53 0308 	orrs.w	r3, r3, r8
 8007c16:	d081      	beq.n	8007b1c <_strtod_l+0x7ec>
 8007c18:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8007c1a:	b1e3      	cbz	r3, 8007c56 <_strtod_l+0x926>
 8007c1c:	ea13 0f0a 	tst.w	r3, sl
 8007c20:	d0ee      	beq.n	8007c00 <_strtod_l+0x8d0>
 8007c22:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007c24:	4640      	mov	r0, r8
 8007c26:	4649      	mov	r1, r9
 8007c28:	9a05      	ldr	r2, [sp, #20]
 8007c2a:	b1c3      	cbz	r3, 8007c5e <_strtod_l+0x92e>
 8007c2c:	f7ff fb5d 	bl	80072ea <sulp>
 8007c30:	4602      	mov	r2, r0
 8007c32:	460b      	mov	r3, r1
 8007c34:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c36:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007c38:	f7f8 faa2 	bl	8000180 <__adddf3>
 8007c3c:	4680      	mov	r8, r0
 8007c3e:	4689      	mov	r9, r1
 8007c40:	e7de      	b.n	8007c00 <_strtod_l+0x8d0>
 8007c42:	4013      	ands	r3, r2
 8007c44:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8007c48:	ea6f 5913 	mvn.w	r9, r3, lsr #20
 8007c4c:	f04f 38ff 	mov.w	r8, #4294967295
 8007c50:	ea6f 5909 	mvn.w	r9, r9, lsl #20
 8007c54:	e7d4      	b.n	8007c00 <_strtod_l+0x8d0>
 8007c56:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007c58:	ea13 0f08 	tst.w	r3, r8
 8007c5c:	e7e0      	b.n	8007c20 <_strtod_l+0x8f0>
 8007c5e:	f7ff fb44 	bl	80072ea <sulp>
 8007c62:	4602      	mov	r2, r0
 8007c64:	460b      	mov	r3, r1
 8007c66:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007c68:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007c6a:	f7f8 fa87 	bl	800017c <__aeabi_dsub>
 8007c6e:	2200      	movs	r2, #0
 8007c70:	2300      	movs	r3, #0
 8007c72:	4680      	mov	r8, r0
 8007c74:	4689      	mov	r9, r1
 8007c76:	f7f8 fea1 	bl	80009bc <__aeabi_dcmpeq>
 8007c7a:	2800      	cmp	r0, #0
 8007c7c:	d0c0      	beq.n	8007c00 <_strtod_l+0x8d0>
 8007c7e:	e606      	b.n	800788e <_strtod_l+0x55e>
 8007c80:	4659      	mov	r1, fp
 8007c82:	4630      	mov	r0, r6
 8007c84:	f002 ff2e 	bl	800aae4 <__ratio>
 8007c88:	4602      	mov	r2, r0
 8007c8a:	460b      	mov	r3, r1
 8007c8c:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007c90:	2200      	movs	r2, #0
 8007c92:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007c96:	f7f8 fea5 	bl	80009e4 <__aeabi_dcmple>
 8007c9a:	2800      	cmp	r0, #0
 8007c9c:	d06f      	beq.n	8007d7e <_strtod_l+0xa4e>
 8007c9e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d17c      	bne.n	8007d9e <_strtod_l+0xa6e>
 8007ca4:	f1b8 0f00 	cmp.w	r8, #0
 8007ca8:	d159      	bne.n	8007d5e <_strtod_l+0xa2e>
 8007caa:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cae:	2b00      	cmp	r3, #0
 8007cb0:	d17b      	bne.n	8007daa <_strtod_l+0xa7a>
 8007cb2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cb6:	2200      	movs	r2, #0
 8007cb8:	4b62      	ldr	r3, [pc, #392]	; (8007e44 <_strtod_l+0xb14>)
 8007cba:	f7f8 fe89 	bl	80009d0 <__aeabi_dcmplt>
 8007cbe:	2800      	cmp	r0, #0
 8007cc0:	d15a      	bne.n	8007d78 <_strtod_l+0xa48>
 8007cc2:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007cc6:	2200      	movs	r2, #0
 8007cc8:	4b5f      	ldr	r3, [pc, #380]	; (8007e48 <_strtod_l+0xb18>)
 8007cca:	f7f8 fc0f 	bl	80004ec <__aeabi_dmul>
 8007cce:	4605      	mov	r5, r0
 8007cd0:	460f      	mov	r7, r1
 8007cd2:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 8007cd6:	9506      	str	r5, [sp, #24]
 8007cd8:	9307      	str	r3, [sp, #28]
 8007cda:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007cde:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007ce2:	4b56      	ldr	r3, [pc, #344]	; (8007e3c <_strtod_l+0xb0c>)
 8007ce4:	4a55      	ldr	r2, [pc, #340]	; (8007e3c <_strtod_l+0xb0c>)
 8007ce6:	ea0a 0303 	and.w	r3, sl, r3
 8007cea:	9313      	str	r3, [sp, #76]	; 0x4c
 8007cec:	4b57      	ldr	r3, [pc, #348]	; (8007e4c <_strtod_l+0xb1c>)
 8007cee:	ea0a 0202 	and.w	r2, sl, r2
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	f040 80b0 	bne.w	8007e58 <_strtod_l+0xb28>
 8007cf8:	f1aa 7954 	sub.w	r9, sl, #55574528	; 0x3500000
 8007cfc:	4640      	mov	r0, r8
 8007cfe:	4649      	mov	r1, r9
 8007d00:	f002 fe32 	bl	800a968 <__ulp>
 8007d04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8007d08:	f7f8 fbf0 	bl	80004ec <__aeabi_dmul>
 8007d0c:	4642      	mov	r2, r8
 8007d0e:	464b      	mov	r3, r9
 8007d10:	f7f8 fa36 	bl	8000180 <__adddf3>
 8007d14:	f8df a124 	ldr.w	sl, [pc, #292]	; 8007e3c <_strtod_l+0xb0c>
 8007d18:	4a4d      	ldr	r2, [pc, #308]	; (8007e50 <_strtod_l+0xb20>)
 8007d1a:	ea01 0a0a 	and.w	sl, r1, sl
 8007d1e:	4592      	cmp	sl, r2
 8007d20:	4680      	mov	r8, r0
 8007d22:	d948      	bls.n	8007db6 <_strtod_l+0xa86>
 8007d24:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007d26:	4b46      	ldr	r3, [pc, #280]	; (8007e40 <_strtod_l+0xb10>)
 8007d28:	429a      	cmp	r2, r3
 8007d2a:	d103      	bne.n	8007d34 <_strtod_l+0xa04>
 8007d2c:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8007d2e:	3301      	adds	r3, #1
 8007d30:	f43f ad3c 	beq.w	80077ac <_strtod_l+0x47c>
 8007d34:	f04f 38ff 	mov.w	r8, #4294967295
 8007d38:	f8df 9104 	ldr.w	r9, [pc, #260]	; 8007e40 <_strtod_l+0xb10>
 8007d3c:	4620      	mov	r0, r4
 8007d3e:	991a      	ldr	r1, [sp, #104]	; 0x68
 8007d40:	f002 fae6 	bl	800a310 <_Bfree>
 8007d44:	4620      	mov	r0, r4
 8007d46:	9908      	ldr	r1, [sp, #32]
 8007d48:	f002 fae2 	bl	800a310 <_Bfree>
 8007d4c:	4659      	mov	r1, fp
 8007d4e:	4620      	mov	r0, r4
 8007d50:	f002 fade 	bl	800a310 <_Bfree>
 8007d54:	4631      	mov	r1, r6
 8007d56:	4620      	mov	r0, r4
 8007d58:	f002 fada 	bl	800a310 <_Bfree>
 8007d5c:	e605      	b.n	800796a <_strtod_l+0x63a>
 8007d5e:	f1b8 0f01 	cmp.w	r8, #1
 8007d62:	d103      	bne.n	8007d6c <_strtod_l+0xa3c>
 8007d64:	f1b9 0f00 	cmp.w	r9, #0
 8007d68:	f43f ad91 	beq.w	800788e <_strtod_l+0x55e>
 8007d6c:	2200      	movs	r2, #0
 8007d6e:	4b39      	ldr	r3, [pc, #228]	; (8007e54 <_strtod_l+0xb24>)
 8007d70:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d72:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d76:	e016      	b.n	8007da6 <_strtod_l+0xa76>
 8007d78:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8007d7a:	4f33      	ldr	r7, [pc, #204]	; (8007e48 <_strtod_l+0xb18>)
 8007d7c:	e7a9      	b.n	8007cd2 <_strtod_l+0x9a2>
 8007d7e:	4b32      	ldr	r3, [pc, #200]	; (8007e48 <_strtod_l+0xb18>)
 8007d80:	2200      	movs	r2, #0
 8007d82:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007d86:	f7f8 fbb1 	bl	80004ec <__aeabi_dmul>
 8007d8a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007d8c:	4605      	mov	r5, r0
 8007d8e:	460f      	mov	r7, r1
 8007d90:	2b00      	cmp	r3, #0
 8007d92:	d09e      	beq.n	8007cd2 <_strtod_l+0x9a2>
 8007d94:	4602      	mov	r2, r0
 8007d96:	460b      	mov	r3, r1
 8007d98:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007d9c:	e79d      	b.n	8007cda <_strtod_l+0x9aa>
 8007d9e:	2200      	movs	r2, #0
 8007da0:	4b28      	ldr	r3, [pc, #160]	; (8007e44 <_strtod_l+0xb14>)
 8007da2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007da6:	4f27      	ldr	r7, [pc, #156]	; (8007e44 <_strtod_l+0xb14>)
 8007da8:	e797      	b.n	8007cda <_strtod_l+0x9aa>
 8007daa:	2200      	movs	r2, #0
 8007dac:	4b29      	ldr	r3, [pc, #164]	; (8007e54 <_strtod_l+0xb24>)
 8007dae:	4645      	mov	r5, r8
 8007db0:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007db4:	e7f7      	b.n	8007da6 <_strtod_l+0xa76>
 8007db6:	f101 7954 	add.w	r9, r1, #55574528	; 0x3500000
 8007dba:	9b05      	ldr	r3, [sp, #20]
 8007dbc:	46ca      	mov	sl, r9
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d1bc      	bne.n	8007d3c <_strtod_l+0xa0c>
 8007dc2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8007dc6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007dc8:	0d1b      	lsrs	r3, r3, #20
 8007dca:	051b      	lsls	r3, r3, #20
 8007dcc:	429a      	cmp	r2, r3
 8007dce:	d1b5      	bne.n	8007d3c <_strtod_l+0xa0c>
 8007dd0:	4628      	mov	r0, r5
 8007dd2:	4639      	mov	r1, r7
 8007dd4:	f7f9 f956 	bl	8001084 <__aeabi_d2lz>
 8007dd8:	f7f8 fb5a 	bl	8000490 <__aeabi_l2d>
 8007ddc:	4602      	mov	r2, r0
 8007dde:	460b      	mov	r3, r1
 8007de0:	4628      	mov	r0, r5
 8007de2:	4639      	mov	r1, r7
 8007de4:	f7f8 f9ca 	bl	800017c <__aeabi_dsub>
 8007de8:	460b      	mov	r3, r1
 8007dea:	4602      	mov	r2, r0
 8007dec:	f3c9 0a13 	ubfx	sl, r9, #0, #20
 8007df0:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8007df4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007df6:	ea4a 0a08 	orr.w	sl, sl, r8
 8007dfa:	ea5a 0a03 	orrs.w	sl, sl, r3
 8007dfe:	d06c      	beq.n	8007eda <_strtod_l+0xbaa>
 8007e00:	a309      	add	r3, pc, #36	; (adr r3, 8007e28 <_strtod_l+0xaf8>)
 8007e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e06:	f7f8 fde3 	bl	80009d0 <__aeabi_dcmplt>
 8007e0a:	2800      	cmp	r0, #0
 8007e0c:	f47f acd8 	bne.w	80077c0 <_strtod_l+0x490>
 8007e10:	a307      	add	r3, pc, #28	; (adr r3, 8007e30 <_strtod_l+0xb00>)
 8007e12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e16:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007e1a:	f7f8 fdf7 	bl	8000a0c <__aeabi_dcmpgt>
 8007e1e:	2800      	cmp	r0, #0
 8007e20:	d08c      	beq.n	8007d3c <_strtod_l+0xa0c>
 8007e22:	e4cd      	b.n	80077c0 <_strtod_l+0x490>
 8007e24:	f3af 8000 	nop.w
 8007e28:	94a03595 	.word	0x94a03595
 8007e2c:	3fdfffff 	.word	0x3fdfffff
 8007e30:	35afe535 	.word	0x35afe535
 8007e34:	3fe00000 	.word	0x3fe00000
 8007e38:	000fffff 	.word	0x000fffff
 8007e3c:	7ff00000 	.word	0x7ff00000
 8007e40:	7fefffff 	.word	0x7fefffff
 8007e44:	3ff00000 	.word	0x3ff00000
 8007e48:	3fe00000 	.word	0x3fe00000
 8007e4c:	7fe00000 	.word	0x7fe00000
 8007e50:	7c9fffff 	.word	0x7c9fffff
 8007e54:	bff00000 	.word	0xbff00000
 8007e58:	9b05      	ldr	r3, [sp, #20]
 8007e5a:	b333      	cbz	r3, 8007eaa <_strtod_l+0xb7a>
 8007e5c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8007e5e:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8007e62:	d822      	bhi.n	8007eaa <_strtod_l+0xb7a>
 8007e64:	a328      	add	r3, pc, #160	; (adr r3, 8007f08 <_strtod_l+0xbd8>)
 8007e66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007e6a:	4628      	mov	r0, r5
 8007e6c:	4639      	mov	r1, r7
 8007e6e:	f7f8 fdb9 	bl	80009e4 <__aeabi_dcmple>
 8007e72:	b1a0      	cbz	r0, 8007e9e <_strtod_l+0xb6e>
 8007e74:	4639      	mov	r1, r7
 8007e76:	4628      	mov	r0, r5
 8007e78:	f7f8 fe10 	bl	8000a9c <__aeabi_d2uiz>
 8007e7c:	2801      	cmp	r0, #1
 8007e7e:	bf38      	it	cc
 8007e80:	2001      	movcc	r0, #1
 8007e82:	f7f8 fab9 	bl	80003f8 <__aeabi_ui2d>
 8007e86:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007e88:	4605      	mov	r5, r0
 8007e8a:	460f      	mov	r7, r1
 8007e8c:	bb03      	cbnz	r3, 8007ed0 <_strtod_l+0xba0>
 8007e8e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8007e92:	9014      	str	r0, [sp, #80]	; 0x50
 8007e94:	9315      	str	r3, [sp, #84]	; 0x54
 8007e96:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8007e9a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 8007e9e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8007ea0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8007ea2:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8007ea6:	1a9b      	subs	r3, r3, r2
 8007ea8:	9311      	str	r3, [sp, #68]	; 0x44
 8007eaa:	980c      	ldr	r0, [sp, #48]	; 0x30
 8007eac:	990f      	ldr	r1, [sp, #60]	; 0x3c
 8007eae:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 8007eb2:	f002 fd59 	bl	800a968 <__ulp>
 8007eb6:	4602      	mov	r2, r0
 8007eb8:	460b      	mov	r3, r1
 8007eba:	4640      	mov	r0, r8
 8007ebc:	4649      	mov	r1, r9
 8007ebe:	f7f8 fb15 	bl	80004ec <__aeabi_dmul>
 8007ec2:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8007ec4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8007ec6:	f7f8 f95b 	bl	8000180 <__adddf3>
 8007eca:	4680      	mov	r8, r0
 8007ecc:	4689      	mov	r9, r1
 8007ece:	e774      	b.n	8007dba <_strtod_l+0xa8a>
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	460b      	mov	r3, r1
 8007ed4:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 8007ed8:	e7dd      	b.n	8007e96 <_strtod_l+0xb66>
 8007eda:	a30d      	add	r3, pc, #52	; (adr r3, 8007f10 <_strtod_l+0xbe0>)
 8007edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ee0:	f7f8 fd76 	bl	80009d0 <__aeabi_dcmplt>
 8007ee4:	e79b      	b.n	8007e1e <_strtod_l+0xaee>
 8007ee6:	2300      	movs	r3, #0
 8007ee8:	930e      	str	r3, [sp, #56]	; 0x38
 8007eea:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8007eec:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8007eee:	6013      	str	r3, [r2, #0]
 8007ef0:	f7ff ba5b 	b.w	80073aa <_strtod_l+0x7a>
 8007ef4:	2a65      	cmp	r2, #101	; 0x65
 8007ef6:	f43f ab52 	beq.w	800759e <_strtod_l+0x26e>
 8007efa:	2a45      	cmp	r2, #69	; 0x45
 8007efc:	f43f ab4f 	beq.w	800759e <_strtod_l+0x26e>
 8007f00:	2301      	movs	r3, #1
 8007f02:	f7ff bb87 	b.w	8007614 <_strtod_l+0x2e4>
 8007f06:	bf00      	nop
 8007f08:	ffc00000 	.word	0xffc00000
 8007f0c:	41dfffff 	.word	0x41dfffff
 8007f10:	94a03595 	.word	0x94a03595
 8007f14:	3fcfffff 	.word	0x3fcfffff

08007f18 <strtod>:
 8007f18:	460a      	mov	r2, r1
 8007f1a:	4601      	mov	r1, r0
 8007f1c:	4802      	ldr	r0, [pc, #8]	; (8007f28 <strtod+0x10>)
 8007f1e:	4b03      	ldr	r3, [pc, #12]	; (8007f2c <strtod+0x14>)
 8007f20:	6800      	ldr	r0, [r0, #0]
 8007f22:	f7ff ba05 	b.w	8007330 <_strtod_l>
 8007f26:	bf00      	nop
 8007f28:	200001e4 	.word	0x200001e4
 8007f2c:	2000002c 	.word	0x2000002c

08007f30 <_strtol_l.constprop.0>:
 8007f30:	2b01      	cmp	r3, #1
 8007f32:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007f36:	4686      	mov	lr, r0
 8007f38:	4690      	mov	r8, r2
 8007f3a:	d001      	beq.n	8007f40 <_strtol_l.constprop.0+0x10>
 8007f3c:	2b24      	cmp	r3, #36	; 0x24
 8007f3e:	d906      	bls.n	8007f4e <_strtol_l.constprop.0+0x1e>
 8007f40:	f000 fe7e 	bl	8008c40 <__errno>
 8007f44:	2316      	movs	r3, #22
 8007f46:	6003      	str	r3, [r0, #0]
 8007f48:	2000      	movs	r0, #0
 8007f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f4e:	460d      	mov	r5, r1
 8007f50:	4835      	ldr	r0, [pc, #212]	; (8008028 <_strtol_l.constprop.0+0xf8>)
 8007f52:	462a      	mov	r2, r5
 8007f54:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007f58:	5d06      	ldrb	r6, [r0, r4]
 8007f5a:	f016 0608 	ands.w	r6, r6, #8
 8007f5e:	d1f8      	bne.n	8007f52 <_strtol_l.constprop.0+0x22>
 8007f60:	2c2d      	cmp	r4, #45	; 0x2d
 8007f62:	d12e      	bne.n	8007fc2 <_strtol_l.constprop.0+0x92>
 8007f64:	2601      	movs	r6, #1
 8007f66:	782c      	ldrb	r4, [r5, #0]
 8007f68:	1c95      	adds	r5, r2, #2
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d057      	beq.n	800801e <_strtol_l.constprop.0+0xee>
 8007f6e:	2b10      	cmp	r3, #16
 8007f70:	d109      	bne.n	8007f86 <_strtol_l.constprop.0+0x56>
 8007f72:	2c30      	cmp	r4, #48	; 0x30
 8007f74:	d107      	bne.n	8007f86 <_strtol_l.constprop.0+0x56>
 8007f76:	782a      	ldrb	r2, [r5, #0]
 8007f78:	f002 02df 	and.w	r2, r2, #223	; 0xdf
 8007f7c:	2a58      	cmp	r2, #88	; 0x58
 8007f7e:	d149      	bne.n	8008014 <_strtol_l.constprop.0+0xe4>
 8007f80:	2310      	movs	r3, #16
 8007f82:	786c      	ldrb	r4, [r5, #1]
 8007f84:	3502      	adds	r5, #2
 8007f86:	2200      	movs	r2, #0
 8007f88:	f106 4c00 	add.w	ip, r6, #2147483648	; 0x80000000
 8007f8c:	f10c 3cff 	add.w	ip, ip, #4294967295
 8007f90:	fbbc f9f3 	udiv	r9, ip, r3
 8007f94:	4610      	mov	r0, r2
 8007f96:	fb03 ca19 	mls	sl, r3, r9, ip
 8007f9a:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8007f9e:	2f09      	cmp	r7, #9
 8007fa0:	d814      	bhi.n	8007fcc <_strtol_l.constprop.0+0x9c>
 8007fa2:	463c      	mov	r4, r7
 8007fa4:	42a3      	cmp	r3, r4
 8007fa6:	dd20      	ble.n	8007fea <_strtol_l.constprop.0+0xba>
 8007fa8:	1c57      	adds	r7, r2, #1
 8007faa:	d007      	beq.n	8007fbc <_strtol_l.constprop.0+0x8c>
 8007fac:	4581      	cmp	r9, r0
 8007fae:	d319      	bcc.n	8007fe4 <_strtol_l.constprop.0+0xb4>
 8007fb0:	d101      	bne.n	8007fb6 <_strtol_l.constprop.0+0x86>
 8007fb2:	45a2      	cmp	sl, r4
 8007fb4:	db16      	blt.n	8007fe4 <_strtol_l.constprop.0+0xb4>
 8007fb6:	2201      	movs	r2, #1
 8007fb8:	fb00 4003 	mla	r0, r0, r3, r4
 8007fbc:	f815 4b01 	ldrb.w	r4, [r5], #1
 8007fc0:	e7eb      	b.n	8007f9a <_strtol_l.constprop.0+0x6a>
 8007fc2:	2c2b      	cmp	r4, #43	; 0x2b
 8007fc4:	bf04      	itt	eq
 8007fc6:	782c      	ldrbeq	r4, [r5, #0]
 8007fc8:	1c95      	addeq	r5, r2, #2
 8007fca:	e7ce      	b.n	8007f6a <_strtol_l.constprop.0+0x3a>
 8007fcc:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8007fd0:	2f19      	cmp	r7, #25
 8007fd2:	d801      	bhi.n	8007fd8 <_strtol_l.constprop.0+0xa8>
 8007fd4:	3c37      	subs	r4, #55	; 0x37
 8007fd6:	e7e5      	b.n	8007fa4 <_strtol_l.constprop.0+0x74>
 8007fd8:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8007fdc:	2f19      	cmp	r7, #25
 8007fde:	d804      	bhi.n	8007fea <_strtol_l.constprop.0+0xba>
 8007fe0:	3c57      	subs	r4, #87	; 0x57
 8007fe2:	e7df      	b.n	8007fa4 <_strtol_l.constprop.0+0x74>
 8007fe4:	f04f 32ff 	mov.w	r2, #4294967295
 8007fe8:	e7e8      	b.n	8007fbc <_strtol_l.constprop.0+0x8c>
 8007fea:	1c53      	adds	r3, r2, #1
 8007fec:	d108      	bne.n	8008000 <_strtol_l.constprop.0+0xd0>
 8007fee:	2322      	movs	r3, #34	; 0x22
 8007ff0:	4660      	mov	r0, ip
 8007ff2:	f8ce 3000 	str.w	r3, [lr]
 8007ff6:	f1b8 0f00 	cmp.w	r8, #0
 8007ffa:	d0a6      	beq.n	8007f4a <_strtol_l.constprop.0+0x1a>
 8007ffc:	1e69      	subs	r1, r5, #1
 8007ffe:	e006      	b.n	800800e <_strtol_l.constprop.0+0xde>
 8008000:	b106      	cbz	r6, 8008004 <_strtol_l.constprop.0+0xd4>
 8008002:	4240      	negs	r0, r0
 8008004:	f1b8 0f00 	cmp.w	r8, #0
 8008008:	d09f      	beq.n	8007f4a <_strtol_l.constprop.0+0x1a>
 800800a:	2a00      	cmp	r2, #0
 800800c:	d1f6      	bne.n	8007ffc <_strtol_l.constprop.0+0xcc>
 800800e:	f8c8 1000 	str.w	r1, [r8]
 8008012:	e79a      	b.n	8007f4a <_strtol_l.constprop.0+0x1a>
 8008014:	2430      	movs	r4, #48	; 0x30
 8008016:	2b00      	cmp	r3, #0
 8008018:	d1b5      	bne.n	8007f86 <_strtol_l.constprop.0+0x56>
 800801a:	2308      	movs	r3, #8
 800801c:	e7b3      	b.n	8007f86 <_strtol_l.constprop.0+0x56>
 800801e:	2c30      	cmp	r4, #48	; 0x30
 8008020:	d0a9      	beq.n	8007f76 <_strtol_l.constprop.0+0x46>
 8008022:	230a      	movs	r3, #10
 8008024:	e7af      	b.n	8007f86 <_strtol_l.constprop.0+0x56>
 8008026:	bf00      	nop
 8008028:	0800e3f1 	.word	0x0800e3f1

0800802c <strtol>:
 800802c:	4613      	mov	r3, r2
 800802e:	460a      	mov	r2, r1
 8008030:	4601      	mov	r1, r0
 8008032:	4802      	ldr	r0, [pc, #8]	; (800803c <strtol+0x10>)
 8008034:	6800      	ldr	r0, [r0, #0]
 8008036:	f7ff bf7b 	b.w	8007f30 <_strtol_l.constprop.0>
 800803a:	bf00      	nop
 800803c:	200001e4 	.word	0x200001e4

08008040 <__cvt>:
 8008040:	2b00      	cmp	r3, #0
 8008042:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008046:	461f      	mov	r7, r3
 8008048:	bfbb      	ittet	lt
 800804a:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 800804e:	461f      	movlt	r7, r3
 8008050:	2300      	movge	r3, #0
 8008052:	232d      	movlt	r3, #45	; 0x2d
 8008054:	b088      	sub	sp, #32
 8008056:	4614      	mov	r4, r2
 8008058:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800805a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800805c:	7013      	strb	r3, [r2, #0]
 800805e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8008060:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8008064:	f023 0820 	bic.w	r8, r3, #32
 8008068:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800806c:	d005      	beq.n	800807a <__cvt+0x3a>
 800806e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8008072:	d100      	bne.n	8008076 <__cvt+0x36>
 8008074:	3501      	adds	r5, #1
 8008076:	2302      	movs	r3, #2
 8008078:	e000      	b.n	800807c <__cvt+0x3c>
 800807a:	2303      	movs	r3, #3
 800807c:	aa07      	add	r2, sp, #28
 800807e:	9204      	str	r2, [sp, #16]
 8008080:	aa06      	add	r2, sp, #24
 8008082:	e9cd a202 	strd	sl, r2, [sp, #8]
 8008086:	e9cd 3500 	strd	r3, r5, [sp]
 800808a:	4622      	mov	r2, r4
 800808c:	463b      	mov	r3, r7
 800808e:	f000 feb3 	bl	8008df8 <_dtoa_r>
 8008092:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8008096:	4606      	mov	r6, r0
 8008098:	d102      	bne.n	80080a0 <__cvt+0x60>
 800809a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800809c:	07db      	lsls	r3, r3, #31
 800809e:	d522      	bpl.n	80080e6 <__cvt+0xa6>
 80080a0:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80080a4:	eb06 0905 	add.w	r9, r6, r5
 80080a8:	d110      	bne.n	80080cc <__cvt+0x8c>
 80080aa:	7833      	ldrb	r3, [r6, #0]
 80080ac:	2b30      	cmp	r3, #48	; 0x30
 80080ae:	d10a      	bne.n	80080c6 <__cvt+0x86>
 80080b0:	2200      	movs	r2, #0
 80080b2:	2300      	movs	r3, #0
 80080b4:	4620      	mov	r0, r4
 80080b6:	4639      	mov	r1, r7
 80080b8:	f7f8 fc80 	bl	80009bc <__aeabi_dcmpeq>
 80080bc:	b918      	cbnz	r0, 80080c6 <__cvt+0x86>
 80080be:	f1c5 0501 	rsb	r5, r5, #1
 80080c2:	f8ca 5000 	str.w	r5, [sl]
 80080c6:	f8da 3000 	ldr.w	r3, [sl]
 80080ca:	4499      	add	r9, r3
 80080cc:	2200      	movs	r2, #0
 80080ce:	2300      	movs	r3, #0
 80080d0:	4620      	mov	r0, r4
 80080d2:	4639      	mov	r1, r7
 80080d4:	f7f8 fc72 	bl	80009bc <__aeabi_dcmpeq>
 80080d8:	b108      	cbz	r0, 80080de <__cvt+0x9e>
 80080da:	f8cd 901c 	str.w	r9, [sp, #28]
 80080de:	2230      	movs	r2, #48	; 0x30
 80080e0:	9b07      	ldr	r3, [sp, #28]
 80080e2:	454b      	cmp	r3, r9
 80080e4:	d307      	bcc.n	80080f6 <__cvt+0xb6>
 80080e6:	4630      	mov	r0, r6
 80080e8:	9b07      	ldr	r3, [sp, #28]
 80080ea:	9a15      	ldr	r2, [sp, #84]	; 0x54
 80080ec:	1b9b      	subs	r3, r3, r6
 80080ee:	6013      	str	r3, [r2, #0]
 80080f0:	b008      	add	sp, #32
 80080f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80080f6:	1c59      	adds	r1, r3, #1
 80080f8:	9107      	str	r1, [sp, #28]
 80080fa:	701a      	strb	r2, [r3, #0]
 80080fc:	e7f0      	b.n	80080e0 <__cvt+0xa0>

080080fe <__exponent>:
 80080fe:	4603      	mov	r3, r0
 8008100:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008102:	2900      	cmp	r1, #0
 8008104:	f803 2b02 	strb.w	r2, [r3], #2
 8008108:	bfb6      	itet	lt
 800810a:	222d      	movlt	r2, #45	; 0x2d
 800810c:	222b      	movge	r2, #43	; 0x2b
 800810e:	4249      	neglt	r1, r1
 8008110:	2909      	cmp	r1, #9
 8008112:	7042      	strb	r2, [r0, #1]
 8008114:	dd2a      	ble.n	800816c <__exponent+0x6e>
 8008116:	f10d 0207 	add.w	r2, sp, #7
 800811a:	4617      	mov	r7, r2
 800811c:	260a      	movs	r6, #10
 800811e:	fb91 f5f6 	sdiv	r5, r1, r6
 8008122:	4694      	mov	ip, r2
 8008124:	fb06 1415 	mls	r4, r6, r5, r1
 8008128:	3430      	adds	r4, #48	; 0x30
 800812a:	f80c 4c01 	strb.w	r4, [ip, #-1]
 800812e:	460c      	mov	r4, r1
 8008130:	2c63      	cmp	r4, #99	; 0x63
 8008132:	4629      	mov	r1, r5
 8008134:	f102 32ff 	add.w	r2, r2, #4294967295
 8008138:	dcf1      	bgt.n	800811e <__exponent+0x20>
 800813a:	3130      	adds	r1, #48	; 0x30
 800813c:	f1ac 0402 	sub.w	r4, ip, #2
 8008140:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008144:	4622      	mov	r2, r4
 8008146:	1c41      	adds	r1, r0, #1
 8008148:	42ba      	cmp	r2, r7
 800814a:	d30a      	bcc.n	8008162 <__exponent+0x64>
 800814c:	f10d 0209 	add.w	r2, sp, #9
 8008150:	eba2 020c 	sub.w	r2, r2, ip
 8008154:	42bc      	cmp	r4, r7
 8008156:	bf88      	it	hi
 8008158:	2200      	movhi	r2, #0
 800815a:	4413      	add	r3, r2
 800815c:	1a18      	subs	r0, r3, r0
 800815e:	b003      	add	sp, #12
 8008160:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008162:	f812 5b01 	ldrb.w	r5, [r2], #1
 8008166:	f801 5f01 	strb.w	r5, [r1, #1]!
 800816a:	e7ed      	b.n	8008148 <__exponent+0x4a>
 800816c:	2330      	movs	r3, #48	; 0x30
 800816e:	3130      	adds	r1, #48	; 0x30
 8008170:	7083      	strb	r3, [r0, #2]
 8008172:	70c1      	strb	r1, [r0, #3]
 8008174:	1d03      	adds	r3, r0, #4
 8008176:	e7f1      	b.n	800815c <__exponent+0x5e>

08008178 <_printf_float>:
 8008178:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800817c:	b091      	sub	sp, #68	; 0x44
 800817e:	460c      	mov	r4, r1
 8008180:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 8008184:	4616      	mov	r6, r2
 8008186:	461f      	mov	r7, r3
 8008188:	4605      	mov	r5, r0
 800818a:	f000 fd0f 	bl	8008bac <_localeconv_r>
 800818e:	6803      	ldr	r3, [r0, #0]
 8008190:	4618      	mov	r0, r3
 8008192:	9309      	str	r3, [sp, #36]	; 0x24
 8008194:	f7f7 ffe6 	bl	8000164 <strlen>
 8008198:	2300      	movs	r3, #0
 800819a:	930e      	str	r3, [sp, #56]	; 0x38
 800819c:	f8d8 3000 	ldr.w	r3, [r8]
 80081a0:	900a      	str	r0, [sp, #40]	; 0x28
 80081a2:	3307      	adds	r3, #7
 80081a4:	f023 0307 	bic.w	r3, r3, #7
 80081a8:	f103 0208 	add.w	r2, r3, #8
 80081ac:	f894 9018 	ldrb.w	r9, [r4, #24]
 80081b0:	f8d4 b000 	ldr.w	fp, [r4]
 80081b4:	f8c8 2000 	str.w	r2, [r8]
 80081b8:	e9d3 a800 	ldrd	sl, r8, [r3]
 80081bc:	4652      	mov	r2, sl
 80081be:	4643      	mov	r3, r8
 80081c0:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80081c4:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 80081c8:	930b      	str	r3, [sp, #44]	; 0x2c
 80081ca:	f04f 32ff 	mov.w	r2, #4294967295
 80081ce:	4650      	mov	r0, sl
 80081d0:	4b9c      	ldr	r3, [pc, #624]	; (8008444 <_printf_float+0x2cc>)
 80081d2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80081d4:	f7f8 fc24 	bl	8000a20 <__aeabi_dcmpun>
 80081d8:	bb70      	cbnz	r0, 8008238 <_printf_float+0xc0>
 80081da:	f04f 32ff 	mov.w	r2, #4294967295
 80081de:	4650      	mov	r0, sl
 80081e0:	4b98      	ldr	r3, [pc, #608]	; (8008444 <_printf_float+0x2cc>)
 80081e2:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80081e4:	f7f8 fbfe 	bl	80009e4 <__aeabi_dcmple>
 80081e8:	bb30      	cbnz	r0, 8008238 <_printf_float+0xc0>
 80081ea:	2200      	movs	r2, #0
 80081ec:	2300      	movs	r3, #0
 80081ee:	4650      	mov	r0, sl
 80081f0:	4641      	mov	r1, r8
 80081f2:	f7f8 fbed 	bl	80009d0 <__aeabi_dcmplt>
 80081f6:	b110      	cbz	r0, 80081fe <_printf_float+0x86>
 80081f8:	232d      	movs	r3, #45	; 0x2d
 80081fa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80081fe:	4a92      	ldr	r2, [pc, #584]	; (8008448 <_printf_float+0x2d0>)
 8008200:	4b92      	ldr	r3, [pc, #584]	; (800844c <_printf_float+0x2d4>)
 8008202:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 8008206:	bf94      	ite	ls
 8008208:	4690      	movls	r8, r2
 800820a:	4698      	movhi	r8, r3
 800820c:	2303      	movs	r3, #3
 800820e:	f04f 0a00 	mov.w	sl, #0
 8008212:	6123      	str	r3, [r4, #16]
 8008214:	f02b 0304 	bic.w	r3, fp, #4
 8008218:	6023      	str	r3, [r4, #0]
 800821a:	4633      	mov	r3, r6
 800821c:	4621      	mov	r1, r4
 800821e:	4628      	mov	r0, r5
 8008220:	9700      	str	r7, [sp, #0]
 8008222:	aa0f      	add	r2, sp, #60	; 0x3c
 8008224:	f000 f9d6 	bl	80085d4 <_printf_common>
 8008228:	3001      	adds	r0, #1
 800822a:	f040 8090 	bne.w	800834e <_printf_float+0x1d6>
 800822e:	f04f 30ff 	mov.w	r0, #4294967295
 8008232:	b011      	add	sp, #68	; 0x44
 8008234:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008238:	4652      	mov	r2, sl
 800823a:	4643      	mov	r3, r8
 800823c:	4650      	mov	r0, sl
 800823e:	4641      	mov	r1, r8
 8008240:	f7f8 fbee 	bl	8000a20 <__aeabi_dcmpun>
 8008244:	b148      	cbz	r0, 800825a <_printf_float+0xe2>
 8008246:	f1b8 0f00 	cmp.w	r8, #0
 800824a:	bfb8      	it	lt
 800824c:	232d      	movlt	r3, #45	; 0x2d
 800824e:	4a80      	ldr	r2, [pc, #512]	; (8008450 <_printf_float+0x2d8>)
 8008250:	bfb8      	it	lt
 8008252:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8008256:	4b7f      	ldr	r3, [pc, #508]	; (8008454 <_printf_float+0x2dc>)
 8008258:	e7d3      	b.n	8008202 <_printf_float+0x8a>
 800825a:	6863      	ldr	r3, [r4, #4]
 800825c:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8008260:	1c5a      	adds	r2, r3, #1
 8008262:	d142      	bne.n	80082ea <_printf_float+0x172>
 8008264:	2306      	movs	r3, #6
 8008266:	6063      	str	r3, [r4, #4]
 8008268:	2200      	movs	r2, #0
 800826a:	9206      	str	r2, [sp, #24]
 800826c:	aa0e      	add	r2, sp, #56	; 0x38
 800826e:	e9cd 9204 	strd	r9, r2, [sp, #16]
 8008272:	aa0d      	add	r2, sp, #52	; 0x34
 8008274:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8008278:	9203      	str	r2, [sp, #12]
 800827a:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 800827e:	e9cd 3201 	strd	r3, r2, [sp, #4]
 8008282:	6023      	str	r3, [r4, #0]
 8008284:	6863      	ldr	r3, [r4, #4]
 8008286:	4652      	mov	r2, sl
 8008288:	9300      	str	r3, [sp, #0]
 800828a:	4628      	mov	r0, r5
 800828c:	4643      	mov	r3, r8
 800828e:	910b      	str	r1, [sp, #44]	; 0x2c
 8008290:	f7ff fed6 	bl	8008040 <__cvt>
 8008294:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8008296:	4680      	mov	r8, r0
 8008298:	2947      	cmp	r1, #71	; 0x47
 800829a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800829c:	d108      	bne.n	80082b0 <_printf_float+0x138>
 800829e:	1cc8      	adds	r0, r1, #3
 80082a0:	db02      	blt.n	80082a8 <_printf_float+0x130>
 80082a2:	6863      	ldr	r3, [r4, #4]
 80082a4:	4299      	cmp	r1, r3
 80082a6:	dd40      	ble.n	800832a <_printf_float+0x1b2>
 80082a8:	f1a9 0902 	sub.w	r9, r9, #2
 80082ac:	fa5f f989 	uxtb.w	r9, r9
 80082b0:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 80082b4:	d81f      	bhi.n	80082f6 <_printf_float+0x17e>
 80082b6:	464a      	mov	r2, r9
 80082b8:	3901      	subs	r1, #1
 80082ba:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80082be:	910d      	str	r1, [sp, #52]	; 0x34
 80082c0:	f7ff ff1d 	bl	80080fe <__exponent>
 80082c4:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80082c6:	4682      	mov	sl, r0
 80082c8:	1813      	adds	r3, r2, r0
 80082ca:	2a01      	cmp	r2, #1
 80082cc:	6123      	str	r3, [r4, #16]
 80082ce:	dc02      	bgt.n	80082d6 <_printf_float+0x15e>
 80082d0:	6822      	ldr	r2, [r4, #0]
 80082d2:	07d2      	lsls	r2, r2, #31
 80082d4:	d501      	bpl.n	80082da <_printf_float+0x162>
 80082d6:	3301      	adds	r3, #1
 80082d8:	6123      	str	r3, [r4, #16]
 80082da:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80082de:	2b00      	cmp	r3, #0
 80082e0:	d09b      	beq.n	800821a <_printf_float+0xa2>
 80082e2:	232d      	movs	r3, #45	; 0x2d
 80082e4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80082e8:	e797      	b.n	800821a <_printf_float+0xa2>
 80082ea:	2947      	cmp	r1, #71	; 0x47
 80082ec:	d1bc      	bne.n	8008268 <_printf_float+0xf0>
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1ba      	bne.n	8008268 <_printf_float+0xf0>
 80082f2:	2301      	movs	r3, #1
 80082f4:	e7b7      	b.n	8008266 <_printf_float+0xee>
 80082f6:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80082fa:	d118      	bne.n	800832e <_printf_float+0x1b6>
 80082fc:	2900      	cmp	r1, #0
 80082fe:	6863      	ldr	r3, [r4, #4]
 8008300:	dd0b      	ble.n	800831a <_printf_float+0x1a2>
 8008302:	6121      	str	r1, [r4, #16]
 8008304:	b913      	cbnz	r3, 800830c <_printf_float+0x194>
 8008306:	6822      	ldr	r2, [r4, #0]
 8008308:	07d0      	lsls	r0, r2, #31
 800830a:	d502      	bpl.n	8008312 <_printf_float+0x19a>
 800830c:	3301      	adds	r3, #1
 800830e:	440b      	add	r3, r1
 8008310:	6123      	str	r3, [r4, #16]
 8008312:	f04f 0a00 	mov.w	sl, #0
 8008316:	65a1      	str	r1, [r4, #88]	; 0x58
 8008318:	e7df      	b.n	80082da <_printf_float+0x162>
 800831a:	b913      	cbnz	r3, 8008322 <_printf_float+0x1aa>
 800831c:	6822      	ldr	r2, [r4, #0]
 800831e:	07d2      	lsls	r2, r2, #31
 8008320:	d501      	bpl.n	8008326 <_printf_float+0x1ae>
 8008322:	3302      	adds	r3, #2
 8008324:	e7f4      	b.n	8008310 <_printf_float+0x198>
 8008326:	2301      	movs	r3, #1
 8008328:	e7f2      	b.n	8008310 <_printf_float+0x198>
 800832a:	f04f 0967 	mov.w	r9, #103	; 0x67
 800832e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008330:	4299      	cmp	r1, r3
 8008332:	db05      	blt.n	8008340 <_printf_float+0x1c8>
 8008334:	6823      	ldr	r3, [r4, #0]
 8008336:	6121      	str	r1, [r4, #16]
 8008338:	07d8      	lsls	r0, r3, #31
 800833a:	d5ea      	bpl.n	8008312 <_printf_float+0x19a>
 800833c:	1c4b      	adds	r3, r1, #1
 800833e:	e7e7      	b.n	8008310 <_printf_float+0x198>
 8008340:	2900      	cmp	r1, #0
 8008342:	bfcc      	ite	gt
 8008344:	2201      	movgt	r2, #1
 8008346:	f1c1 0202 	rsble	r2, r1, #2
 800834a:	4413      	add	r3, r2
 800834c:	e7e0      	b.n	8008310 <_printf_float+0x198>
 800834e:	6823      	ldr	r3, [r4, #0]
 8008350:	055a      	lsls	r2, r3, #21
 8008352:	d407      	bmi.n	8008364 <_printf_float+0x1ec>
 8008354:	6923      	ldr	r3, [r4, #16]
 8008356:	4642      	mov	r2, r8
 8008358:	4631      	mov	r1, r6
 800835a:	4628      	mov	r0, r5
 800835c:	47b8      	blx	r7
 800835e:	3001      	adds	r0, #1
 8008360:	d12b      	bne.n	80083ba <_printf_float+0x242>
 8008362:	e764      	b.n	800822e <_printf_float+0xb6>
 8008364:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8008368:	f240 80dd 	bls.w	8008526 <_printf_float+0x3ae>
 800836c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008370:	2200      	movs	r2, #0
 8008372:	2300      	movs	r3, #0
 8008374:	f7f8 fb22 	bl	80009bc <__aeabi_dcmpeq>
 8008378:	2800      	cmp	r0, #0
 800837a:	d033      	beq.n	80083e4 <_printf_float+0x26c>
 800837c:	2301      	movs	r3, #1
 800837e:	4631      	mov	r1, r6
 8008380:	4628      	mov	r0, r5
 8008382:	4a35      	ldr	r2, [pc, #212]	; (8008458 <_printf_float+0x2e0>)
 8008384:	47b8      	blx	r7
 8008386:	3001      	adds	r0, #1
 8008388:	f43f af51 	beq.w	800822e <_printf_float+0xb6>
 800838c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008390:	429a      	cmp	r2, r3
 8008392:	db02      	blt.n	800839a <_printf_float+0x222>
 8008394:	6823      	ldr	r3, [r4, #0]
 8008396:	07d8      	lsls	r0, r3, #31
 8008398:	d50f      	bpl.n	80083ba <_printf_float+0x242>
 800839a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800839e:	4631      	mov	r1, r6
 80083a0:	4628      	mov	r0, r5
 80083a2:	47b8      	blx	r7
 80083a4:	3001      	adds	r0, #1
 80083a6:	f43f af42 	beq.w	800822e <_printf_float+0xb6>
 80083aa:	f04f 0800 	mov.w	r8, #0
 80083ae:	f104 091a 	add.w	r9, r4, #26
 80083b2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80083b4:	3b01      	subs	r3, #1
 80083b6:	4543      	cmp	r3, r8
 80083b8:	dc09      	bgt.n	80083ce <_printf_float+0x256>
 80083ba:	6823      	ldr	r3, [r4, #0]
 80083bc:	079b      	lsls	r3, r3, #30
 80083be:	f100 8104 	bmi.w	80085ca <_printf_float+0x452>
 80083c2:	68e0      	ldr	r0, [r4, #12]
 80083c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80083c6:	4298      	cmp	r0, r3
 80083c8:	bfb8      	it	lt
 80083ca:	4618      	movlt	r0, r3
 80083cc:	e731      	b.n	8008232 <_printf_float+0xba>
 80083ce:	2301      	movs	r3, #1
 80083d0:	464a      	mov	r2, r9
 80083d2:	4631      	mov	r1, r6
 80083d4:	4628      	mov	r0, r5
 80083d6:	47b8      	blx	r7
 80083d8:	3001      	adds	r0, #1
 80083da:	f43f af28 	beq.w	800822e <_printf_float+0xb6>
 80083de:	f108 0801 	add.w	r8, r8, #1
 80083e2:	e7e6      	b.n	80083b2 <_printf_float+0x23a>
 80083e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80083e6:	2b00      	cmp	r3, #0
 80083e8:	dc38      	bgt.n	800845c <_printf_float+0x2e4>
 80083ea:	2301      	movs	r3, #1
 80083ec:	4631      	mov	r1, r6
 80083ee:	4628      	mov	r0, r5
 80083f0:	4a19      	ldr	r2, [pc, #100]	; (8008458 <_printf_float+0x2e0>)
 80083f2:	47b8      	blx	r7
 80083f4:	3001      	adds	r0, #1
 80083f6:	f43f af1a 	beq.w	800822e <_printf_float+0xb6>
 80083fa:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80083fe:	4313      	orrs	r3, r2
 8008400:	d102      	bne.n	8008408 <_printf_float+0x290>
 8008402:	6823      	ldr	r3, [r4, #0]
 8008404:	07d9      	lsls	r1, r3, #31
 8008406:	d5d8      	bpl.n	80083ba <_printf_float+0x242>
 8008408:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800840c:	4631      	mov	r1, r6
 800840e:	4628      	mov	r0, r5
 8008410:	47b8      	blx	r7
 8008412:	3001      	adds	r0, #1
 8008414:	f43f af0b 	beq.w	800822e <_printf_float+0xb6>
 8008418:	f04f 0900 	mov.w	r9, #0
 800841c:	f104 0a1a 	add.w	sl, r4, #26
 8008420:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008422:	425b      	negs	r3, r3
 8008424:	454b      	cmp	r3, r9
 8008426:	dc01      	bgt.n	800842c <_printf_float+0x2b4>
 8008428:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800842a:	e794      	b.n	8008356 <_printf_float+0x1de>
 800842c:	2301      	movs	r3, #1
 800842e:	4652      	mov	r2, sl
 8008430:	4631      	mov	r1, r6
 8008432:	4628      	mov	r0, r5
 8008434:	47b8      	blx	r7
 8008436:	3001      	adds	r0, #1
 8008438:	f43f aef9 	beq.w	800822e <_printf_float+0xb6>
 800843c:	f109 0901 	add.w	r9, r9, #1
 8008440:	e7ee      	b.n	8008420 <_printf_float+0x2a8>
 8008442:	bf00      	nop
 8008444:	7fefffff 	.word	0x7fefffff
 8008448:	0800e4f1 	.word	0x0800e4f1
 800844c:	0800e4f5 	.word	0x0800e4f5
 8008450:	0800e4f9 	.word	0x0800e4f9
 8008454:	0800e4fd 	.word	0x0800e4fd
 8008458:	0800e501 	.word	0x0800e501
 800845c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800845e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8008460:	429a      	cmp	r2, r3
 8008462:	bfa8      	it	ge
 8008464:	461a      	movge	r2, r3
 8008466:	2a00      	cmp	r2, #0
 8008468:	4691      	mov	r9, r2
 800846a:	dc37      	bgt.n	80084dc <_printf_float+0x364>
 800846c:	f04f 0b00 	mov.w	fp, #0
 8008470:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8008474:	f104 021a 	add.w	r2, r4, #26
 8008478:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800847c:	ebaa 0309 	sub.w	r3, sl, r9
 8008480:	455b      	cmp	r3, fp
 8008482:	dc33      	bgt.n	80084ec <_printf_float+0x374>
 8008484:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8008488:	429a      	cmp	r2, r3
 800848a:	db3b      	blt.n	8008504 <_printf_float+0x38c>
 800848c:	6823      	ldr	r3, [r4, #0]
 800848e:	07da      	lsls	r2, r3, #31
 8008490:	d438      	bmi.n	8008504 <_printf_float+0x38c>
 8008492:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 8008496:	eba2 0903 	sub.w	r9, r2, r3
 800849a:	eba2 020a 	sub.w	r2, r2, sl
 800849e:	4591      	cmp	r9, r2
 80084a0:	bfa8      	it	ge
 80084a2:	4691      	movge	r9, r2
 80084a4:	f1b9 0f00 	cmp.w	r9, #0
 80084a8:	dc34      	bgt.n	8008514 <_printf_float+0x39c>
 80084aa:	f04f 0800 	mov.w	r8, #0
 80084ae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80084b2:	f104 0a1a 	add.w	sl, r4, #26
 80084b6:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 80084ba:	1a9b      	subs	r3, r3, r2
 80084bc:	eba3 0309 	sub.w	r3, r3, r9
 80084c0:	4543      	cmp	r3, r8
 80084c2:	f77f af7a 	ble.w	80083ba <_printf_float+0x242>
 80084c6:	2301      	movs	r3, #1
 80084c8:	4652      	mov	r2, sl
 80084ca:	4631      	mov	r1, r6
 80084cc:	4628      	mov	r0, r5
 80084ce:	47b8      	blx	r7
 80084d0:	3001      	adds	r0, #1
 80084d2:	f43f aeac 	beq.w	800822e <_printf_float+0xb6>
 80084d6:	f108 0801 	add.w	r8, r8, #1
 80084da:	e7ec      	b.n	80084b6 <_printf_float+0x33e>
 80084dc:	4613      	mov	r3, r2
 80084de:	4631      	mov	r1, r6
 80084e0:	4642      	mov	r2, r8
 80084e2:	4628      	mov	r0, r5
 80084e4:	47b8      	blx	r7
 80084e6:	3001      	adds	r0, #1
 80084e8:	d1c0      	bne.n	800846c <_printf_float+0x2f4>
 80084ea:	e6a0      	b.n	800822e <_printf_float+0xb6>
 80084ec:	2301      	movs	r3, #1
 80084ee:	4631      	mov	r1, r6
 80084f0:	4628      	mov	r0, r5
 80084f2:	920b      	str	r2, [sp, #44]	; 0x2c
 80084f4:	47b8      	blx	r7
 80084f6:	3001      	adds	r0, #1
 80084f8:	f43f ae99 	beq.w	800822e <_printf_float+0xb6>
 80084fc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80084fe:	f10b 0b01 	add.w	fp, fp, #1
 8008502:	e7b9      	b.n	8008478 <_printf_float+0x300>
 8008504:	4631      	mov	r1, r6
 8008506:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800850a:	4628      	mov	r0, r5
 800850c:	47b8      	blx	r7
 800850e:	3001      	adds	r0, #1
 8008510:	d1bf      	bne.n	8008492 <_printf_float+0x31a>
 8008512:	e68c      	b.n	800822e <_printf_float+0xb6>
 8008514:	464b      	mov	r3, r9
 8008516:	4631      	mov	r1, r6
 8008518:	4628      	mov	r0, r5
 800851a:	eb08 020a 	add.w	r2, r8, sl
 800851e:	47b8      	blx	r7
 8008520:	3001      	adds	r0, #1
 8008522:	d1c2      	bne.n	80084aa <_printf_float+0x332>
 8008524:	e683      	b.n	800822e <_printf_float+0xb6>
 8008526:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008528:	2a01      	cmp	r2, #1
 800852a:	dc01      	bgt.n	8008530 <_printf_float+0x3b8>
 800852c:	07db      	lsls	r3, r3, #31
 800852e:	d539      	bpl.n	80085a4 <_printf_float+0x42c>
 8008530:	2301      	movs	r3, #1
 8008532:	4642      	mov	r2, r8
 8008534:	4631      	mov	r1, r6
 8008536:	4628      	mov	r0, r5
 8008538:	47b8      	blx	r7
 800853a:	3001      	adds	r0, #1
 800853c:	f43f ae77 	beq.w	800822e <_printf_float+0xb6>
 8008540:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008544:	4631      	mov	r1, r6
 8008546:	4628      	mov	r0, r5
 8008548:	47b8      	blx	r7
 800854a:	3001      	adds	r0, #1
 800854c:	f43f ae6f 	beq.w	800822e <_printf_float+0xb6>
 8008550:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008554:	2200      	movs	r2, #0
 8008556:	2300      	movs	r3, #0
 8008558:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 800855c:	f7f8 fa2e 	bl	80009bc <__aeabi_dcmpeq>
 8008560:	b9d8      	cbnz	r0, 800859a <_printf_float+0x422>
 8008562:	f109 33ff 	add.w	r3, r9, #4294967295
 8008566:	f108 0201 	add.w	r2, r8, #1
 800856a:	4631      	mov	r1, r6
 800856c:	4628      	mov	r0, r5
 800856e:	47b8      	blx	r7
 8008570:	3001      	adds	r0, #1
 8008572:	d10e      	bne.n	8008592 <_printf_float+0x41a>
 8008574:	e65b      	b.n	800822e <_printf_float+0xb6>
 8008576:	2301      	movs	r3, #1
 8008578:	464a      	mov	r2, r9
 800857a:	4631      	mov	r1, r6
 800857c:	4628      	mov	r0, r5
 800857e:	47b8      	blx	r7
 8008580:	3001      	adds	r0, #1
 8008582:	f43f ae54 	beq.w	800822e <_printf_float+0xb6>
 8008586:	f108 0801 	add.w	r8, r8, #1
 800858a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800858c:	3b01      	subs	r3, #1
 800858e:	4543      	cmp	r3, r8
 8008590:	dcf1      	bgt.n	8008576 <_printf_float+0x3fe>
 8008592:	4653      	mov	r3, sl
 8008594:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8008598:	e6de      	b.n	8008358 <_printf_float+0x1e0>
 800859a:	f04f 0800 	mov.w	r8, #0
 800859e:	f104 091a 	add.w	r9, r4, #26
 80085a2:	e7f2      	b.n	800858a <_printf_float+0x412>
 80085a4:	2301      	movs	r3, #1
 80085a6:	4642      	mov	r2, r8
 80085a8:	e7df      	b.n	800856a <_printf_float+0x3f2>
 80085aa:	2301      	movs	r3, #1
 80085ac:	464a      	mov	r2, r9
 80085ae:	4631      	mov	r1, r6
 80085b0:	4628      	mov	r0, r5
 80085b2:	47b8      	blx	r7
 80085b4:	3001      	adds	r0, #1
 80085b6:	f43f ae3a 	beq.w	800822e <_printf_float+0xb6>
 80085ba:	f108 0801 	add.w	r8, r8, #1
 80085be:	68e3      	ldr	r3, [r4, #12]
 80085c0:	990f      	ldr	r1, [sp, #60]	; 0x3c
 80085c2:	1a5b      	subs	r3, r3, r1
 80085c4:	4543      	cmp	r3, r8
 80085c6:	dcf0      	bgt.n	80085aa <_printf_float+0x432>
 80085c8:	e6fb      	b.n	80083c2 <_printf_float+0x24a>
 80085ca:	f04f 0800 	mov.w	r8, #0
 80085ce:	f104 0919 	add.w	r9, r4, #25
 80085d2:	e7f4      	b.n	80085be <_printf_float+0x446>

080085d4 <_printf_common>:
 80085d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80085d8:	4616      	mov	r6, r2
 80085da:	4699      	mov	r9, r3
 80085dc:	688a      	ldr	r2, [r1, #8]
 80085de:	690b      	ldr	r3, [r1, #16]
 80085e0:	4607      	mov	r7, r0
 80085e2:	4293      	cmp	r3, r2
 80085e4:	bfb8      	it	lt
 80085e6:	4613      	movlt	r3, r2
 80085e8:	6033      	str	r3, [r6, #0]
 80085ea:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80085ee:	460c      	mov	r4, r1
 80085f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80085f4:	b10a      	cbz	r2, 80085fa <_printf_common+0x26>
 80085f6:	3301      	adds	r3, #1
 80085f8:	6033      	str	r3, [r6, #0]
 80085fa:	6823      	ldr	r3, [r4, #0]
 80085fc:	0699      	lsls	r1, r3, #26
 80085fe:	bf42      	ittt	mi
 8008600:	6833      	ldrmi	r3, [r6, #0]
 8008602:	3302      	addmi	r3, #2
 8008604:	6033      	strmi	r3, [r6, #0]
 8008606:	6825      	ldr	r5, [r4, #0]
 8008608:	f015 0506 	ands.w	r5, r5, #6
 800860c:	d106      	bne.n	800861c <_printf_common+0x48>
 800860e:	f104 0a19 	add.w	sl, r4, #25
 8008612:	68e3      	ldr	r3, [r4, #12]
 8008614:	6832      	ldr	r2, [r6, #0]
 8008616:	1a9b      	subs	r3, r3, r2
 8008618:	42ab      	cmp	r3, r5
 800861a:	dc2b      	bgt.n	8008674 <_printf_common+0xa0>
 800861c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8008620:	1e13      	subs	r3, r2, #0
 8008622:	6822      	ldr	r2, [r4, #0]
 8008624:	bf18      	it	ne
 8008626:	2301      	movne	r3, #1
 8008628:	0692      	lsls	r2, r2, #26
 800862a:	d430      	bmi.n	800868e <_printf_common+0xba>
 800862c:	4649      	mov	r1, r9
 800862e:	4638      	mov	r0, r7
 8008630:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8008634:	47c0      	blx	r8
 8008636:	3001      	adds	r0, #1
 8008638:	d023      	beq.n	8008682 <_printf_common+0xae>
 800863a:	6823      	ldr	r3, [r4, #0]
 800863c:	6922      	ldr	r2, [r4, #16]
 800863e:	f003 0306 	and.w	r3, r3, #6
 8008642:	2b04      	cmp	r3, #4
 8008644:	bf14      	ite	ne
 8008646:	2500      	movne	r5, #0
 8008648:	6833      	ldreq	r3, [r6, #0]
 800864a:	f04f 0600 	mov.w	r6, #0
 800864e:	bf08      	it	eq
 8008650:	68e5      	ldreq	r5, [r4, #12]
 8008652:	f104 041a 	add.w	r4, r4, #26
 8008656:	bf08      	it	eq
 8008658:	1aed      	subeq	r5, r5, r3
 800865a:	f854 3c12 	ldr.w	r3, [r4, #-18]
 800865e:	bf08      	it	eq
 8008660:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008664:	4293      	cmp	r3, r2
 8008666:	bfc4      	itt	gt
 8008668:	1a9b      	subgt	r3, r3, r2
 800866a:	18ed      	addgt	r5, r5, r3
 800866c:	42b5      	cmp	r5, r6
 800866e:	d11a      	bne.n	80086a6 <_printf_common+0xd2>
 8008670:	2000      	movs	r0, #0
 8008672:	e008      	b.n	8008686 <_printf_common+0xb2>
 8008674:	2301      	movs	r3, #1
 8008676:	4652      	mov	r2, sl
 8008678:	4649      	mov	r1, r9
 800867a:	4638      	mov	r0, r7
 800867c:	47c0      	blx	r8
 800867e:	3001      	adds	r0, #1
 8008680:	d103      	bne.n	800868a <_printf_common+0xb6>
 8008682:	f04f 30ff 	mov.w	r0, #4294967295
 8008686:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800868a:	3501      	adds	r5, #1
 800868c:	e7c1      	b.n	8008612 <_printf_common+0x3e>
 800868e:	2030      	movs	r0, #48	; 0x30
 8008690:	18e1      	adds	r1, r4, r3
 8008692:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8008696:	1c5a      	adds	r2, r3, #1
 8008698:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800869c:	4422      	add	r2, r4
 800869e:	3302      	adds	r3, #2
 80086a0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80086a4:	e7c2      	b.n	800862c <_printf_common+0x58>
 80086a6:	2301      	movs	r3, #1
 80086a8:	4622      	mov	r2, r4
 80086aa:	4649      	mov	r1, r9
 80086ac:	4638      	mov	r0, r7
 80086ae:	47c0      	blx	r8
 80086b0:	3001      	adds	r0, #1
 80086b2:	d0e6      	beq.n	8008682 <_printf_common+0xae>
 80086b4:	3601      	adds	r6, #1
 80086b6:	e7d9      	b.n	800866c <_printf_common+0x98>

080086b8 <_printf_i>:
 80086b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80086bc:	7e0f      	ldrb	r7, [r1, #24]
 80086be:	4691      	mov	r9, r2
 80086c0:	2f78      	cmp	r7, #120	; 0x78
 80086c2:	4680      	mov	r8, r0
 80086c4:	460c      	mov	r4, r1
 80086c6:	469a      	mov	sl, r3
 80086c8:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80086ca:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80086ce:	d807      	bhi.n	80086e0 <_printf_i+0x28>
 80086d0:	2f62      	cmp	r7, #98	; 0x62
 80086d2:	d80a      	bhi.n	80086ea <_printf_i+0x32>
 80086d4:	2f00      	cmp	r7, #0
 80086d6:	f000 80d5 	beq.w	8008884 <_printf_i+0x1cc>
 80086da:	2f58      	cmp	r7, #88	; 0x58
 80086dc:	f000 80c1 	beq.w	8008862 <_printf_i+0x1aa>
 80086e0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80086e4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80086e8:	e03a      	b.n	8008760 <_printf_i+0xa8>
 80086ea:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80086ee:	2b15      	cmp	r3, #21
 80086f0:	d8f6      	bhi.n	80086e0 <_printf_i+0x28>
 80086f2:	a101      	add	r1, pc, #4	; (adr r1, 80086f8 <_printf_i+0x40>)
 80086f4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80086f8:	08008751 	.word	0x08008751
 80086fc:	08008765 	.word	0x08008765
 8008700:	080086e1 	.word	0x080086e1
 8008704:	080086e1 	.word	0x080086e1
 8008708:	080086e1 	.word	0x080086e1
 800870c:	080086e1 	.word	0x080086e1
 8008710:	08008765 	.word	0x08008765
 8008714:	080086e1 	.word	0x080086e1
 8008718:	080086e1 	.word	0x080086e1
 800871c:	080086e1 	.word	0x080086e1
 8008720:	080086e1 	.word	0x080086e1
 8008724:	0800886b 	.word	0x0800886b
 8008728:	08008791 	.word	0x08008791
 800872c:	08008825 	.word	0x08008825
 8008730:	080086e1 	.word	0x080086e1
 8008734:	080086e1 	.word	0x080086e1
 8008738:	0800888d 	.word	0x0800888d
 800873c:	080086e1 	.word	0x080086e1
 8008740:	08008791 	.word	0x08008791
 8008744:	080086e1 	.word	0x080086e1
 8008748:	080086e1 	.word	0x080086e1
 800874c:	0800882d 	.word	0x0800882d
 8008750:	682b      	ldr	r3, [r5, #0]
 8008752:	1d1a      	adds	r2, r3, #4
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	602a      	str	r2, [r5, #0]
 8008758:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800875c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8008760:	2301      	movs	r3, #1
 8008762:	e0a0      	b.n	80088a6 <_printf_i+0x1ee>
 8008764:	6820      	ldr	r0, [r4, #0]
 8008766:	682b      	ldr	r3, [r5, #0]
 8008768:	0607      	lsls	r7, r0, #24
 800876a:	f103 0104 	add.w	r1, r3, #4
 800876e:	6029      	str	r1, [r5, #0]
 8008770:	d501      	bpl.n	8008776 <_printf_i+0xbe>
 8008772:	681e      	ldr	r6, [r3, #0]
 8008774:	e003      	b.n	800877e <_printf_i+0xc6>
 8008776:	0646      	lsls	r6, r0, #25
 8008778:	d5fb      	bpl.n	8008772 <_printf_i+0xba>
 800877a:	f9b3 6000 	ldrsh.w	r6, [r3]
 800877e:	2e00      	cmp	r6, #0
 8008780:	da03      	bge.n	800878a <_printf_i+0xd2>
 8008782:	232d      	movs	r3, #45	; 0x2d
 8008784:	4276      	negs	r6, r6
 8008786:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800878a:	230a      	movs	r3, #10
 800878c:	4859      	ldr	r0, [pc, #356]	; (80088f4 <_printf_i+0x23c>)
 800878e:	e012      	b.n	80087b6 <_printf_i+0xfe>
 8008790:	682b      	ldr	r3, [r5, #0]
 8008792:	6820      	ldr	r0, [r4, #0]
 8008794:	1d19      	adds	r1, r3, #4
 8008796:	6029      	str	r1, [r5, #0]
 8008798:	0605      	lsls	r5, r0, #24
 800879a:	d501      	bpl.n	80087a0 <_printf_i+0xe8>
 800879c:	681e      	ldr	r6, [r3, #0]
 800879e:	e002      	b.n	80087a6 <_printf_i+0xee>
 80087a0:	0641      	lsls	r1, r0, #25
 80087a2:	d5fb      	bpl.n	800879c <_printf_i+0xe4>
 80087a4:	881e      	ldrh	r6, [r3, #0]
 80087a6:	2f6f      	cmp	r7, #111	; 0x6f
 80087a8:	bf0c      	ite	eq
 80087aa:	2308      	moveq	r3, #8
 80087ac:	230a      	movne	r3, #10
 80087ae:	4851      	ldr	r0, [pc, #324]	; (80088f4 <_printf_i+0x23c>)
 80087b0:	2100      	movs	r1, #0
 80087b2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80087b6:	6865      	ldr	r5, [r4, #4]
 80087b8:	2d00      	cmp	r5, #0
 80087ba:	bfa8      	it	ge
 80087bc:	6821      	ldrge	r1, [r4, #0]
 80087be:	60a5      	str	r5, [r4, #8]
 80087c0:	bfa4      	itt	ge
 80087c2:	f021 0104 	bicge.w	r1, r1, #4
 80087c6:	6021      	strge	r1, [r4, #0]
 80087c8:	b90e      	cbnz	r6, 80087ce <_printf_i+0x116>
 80087ca:	2d00      	cmp	r5, #0
 80087cc:	d04b      	beq.n	8008866 <_printf_i+0x1ae>
 80087ce:	4615      	mov	r5, r2
 80087d0:	fbb6 f1f3 	udiv	r1, r6, r3
 80087d4:	fb03 6711 	mls	r7, r3, r1, r6
 80087d8:	5dc7      	ldrb	r7, [r0, r7]
 80087da:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80087de:	4637      	mov	r7, r6
 80087e0:	42bb      	cmp	r3, r7
 80087e2:	460e      	mov	r6, r1
 80087e4:	d9f4      	bls.n	80087d0 <_printf_i+0x118>
 80087e6:	2b08      	cmp	r3, #8
 80087e8:	d10b      	bne.n	8008802 <_printf_i+0x14a>
 80087ea:	6823      	ldr	r3, [r4, #0]
 80087ec:	07de      	lsls	r6, r3, #31
 80087ee:	d508      	bpl.n	8008802 <_printf_i+0x14a>
 80087f0:	6923      	ldr	r3, [r4, #16]
 80087f2:	6861      	ldr	r1, [r4, #4]
 80087f4:	4299      	cmp	r1, r3
 80087f6:	bfde      	ittt	le
 80087f8:	2330      	movle	r3, #48	; 0x30
 80087fa:	f805 3c01 	strble.w	r3, [r5, #-1]
 80087fe:	f105 35ff 	addle.w	r5, r5, #4294967295
 8008802:	1b52      	subs	r2, r2, r5
 8008804:	6122      	str	r2, [r4, #16]
 8008806:	464b      	mov	r3, r9
 8008808:	4621      	mov	r1, r4
 800880a:	4640      	mov	r0, r8
 800880c:	f8cd a000 	str.w	sl, [sp]
 8008810:	aa03      	add	r2, sp, #12
 8008812:	f7ff fedf 	bl	80085d4 <_printf_common>
 8008816:	3001      	adds	r0, #1
 8008818:	d14a      	bne.n	80088b0 <_printf_i+0x1f8>
 800881a:	f04f 30ff 	mov.w	r0, #4294967295
 800881e:	b004      	add	sp, #16
 8008820:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008824:	6823      	ldr	r3, [r4, #0]
 8008826:	f043 0320 	orr.w	r3, r3, #32
 800882a:	6023      	str	r3, [r4, #0]
 800882c:	2778      	movs	r7, #120	; 0x78
 800882e:	4832      	ldr	r0, [pc, #200]	; (80088f8 <_printf_i+0x240>)
 8008830:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8008834:	6823      	ldr	r3, [r4, #0]
 8008836:	6829      	ldr	r1, [r5, #0]
 8008838:	061f      	lsls	r7, r3, #24
 800883a:	f851 6b04 	ldr.w	r6, [r1], #4
 800883e:	d402      	bmi.n	8008846 <_printf_i+0x18e>
 8008840:	065f      	lsls	r7, r3, #25
 8008842:	bf48      	it	mi
 8008844:	b2b6      	uxthmi	r6, r6
 8008846:	07df      	lsls	r7, r3, #31
 8008848:	bf48      	it	mi
 800884a:	f043 0320 	orrmi.w	r3, r3, #32
 800884e:	6029      	str	r1, [r5, #0]
 8008850:	bf48      	it	mi
 8008852:	6023      	strmi	r3, [r4, #0]
 8008854:	b91e      	cbnz	r6, 800885e <_printf_i+0x1a6>
 8008856:	6823      	ldr	r3, [r4, #0]
 8008858:	f023 0320 	bic.w	r3, r3, #32
 800885c:	6023      	str	r3, [r4, #0]
 800885e:	2310      	movs	r3, #16
 8008860:	e7a6      	b.n	80087b0 <_printf_i+0xf8>
 8008862:	4824      	ldr	r0, [pc, #144]	; (80088f4 <_printf_i+0x23c>)
 8008864:	e7e4      	b.n	8008830 <_printf_i+0x178>
 8008866:	4615      	mov	r5, r2
 8008868:	e7bd      	b.n	80087e6 <_printf_i+0x12e>
 800886a:	682b      	ldr	r3, [r5, #0]
 800886c:	6826      	ldr	r6, [r4, #0]
 800886e:	1d18      	adds	r0, r3, #4
 8008870:	6961      	ldr	r1, [r4, #20]
 8008872:	6028      	str	r0, [r5, #0]
 8008874:	0635      	lsls	r5, r6, #24
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	d501      	bpl.n	800887e <_printf_i+0x1c6>
 800887a:	6019      	str	r1, [r3, #0]
 800887c:	e002      	b.n	8008884 <_printf_i+0x1cc>
 800887e:	0670      	lsls	r0, r6, #25
 8008880:	d5fb      	bpl.n	800887a <_printf_i+0x1c2>
 8008882:	8019      	strh	r1, [r3, #0]
 8008884:	2300      	movs	r3, #0
 8008886:	4615      	mov	r5, r2
 8008888:	6123      	str	r3, [r4, #16]
 800888a:	e7bc      	b.n	8008806 <_printf_i+0x14e>
 800888c:	682b      	ldr	r3, [r5, #0]
 800888e:	2100      	movs	r1, #0
 8008890:	1d1a      	adds	r2, r3, #4
 8008892:	602a      	str	r2, [r5, #0]
 8008894:	681d      	ldr	r5, [r3, #0]
 8008896:	6862      	ldr	r2, [r4, #4]
 8008898:	4628      	mov	r0, r5
 800889a:	f000 f9fe 	bl	8008c9a <memchr>
 800889e:	b108      	cbz	r0, 80088a4 <_printf_i+0x1ec>
 80088a0:	1b40      	subs	r0, r0, r5
 80088a2:	6060      	str	r0, [r4, #4]
 80088a4:	6863      	ldr	r3, [r4, #4]
 80088a6:	6123      	str	r3, [r4, #16]
 80088a8:	2300      	movs	r3, #0
 80088aa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80088ae:	e7aa      	b.n	8008806 <_printf_i+0x14e>
 80088b0:	462a      	mov	r2, r5
 80088b2:	4649      	mov	r1, r9
 80088b4:	4640      	mov	r0, r8
 80088b6:	6923      	ldr	r3, [r4, #16]
 80088b8:	47d0      	blx	sl
 80088ba:	3001      	adds	r0, #1
 80088bc:	d0ad      	beq.n	800881a <_printf_i+0x162>
 80088be:	6823      	ldr	r3, [r4, #0]
 80088c0:	079b      	lsls	r3, r3, #30
 80088c2:	d413      	bmi.n	80088ec <_printf_i+0x234>
 80088c4:	68e0      	ldr	r0, [r4, #12]
 80088c6:	9b03      	ldr	r3, [sp, #12]
 80088c8:	4298      	cmp	r0, r3
 80088ca:	bfb8      	it	lt
 80088cc:	4618      	movlt	r0, r3
 80088ce:	e7a6      	b.n	800881e <_printf_i+0x166>
 80088d0:	2301      	movs	r3, #1
 80088d2:	4632      	mov	r2, r6
 80088d4:	4649      	mov	r1, r9
 80088d6:	4640      	mov	r0, r8
 80088d8:	47d0      	blx	sl
 80088da:	3001      	adds	r0, #1
 80088dc:	d09d      	beq.n	800881a <_printf_i+0x162>
 80088de:	3501      	adds	r5, #1
 80088e0:	68e3      	ldr	r3, [r4, #12]
 80088e2:	9903      	ldr	r1, [sp, #12]
 80088e4:	1a5b      	subs	r3, r3, r1
 80088e6:	42ab      	cmp	r3, r5
 80088e8:	dcf2      	bgt.n	80088d0 <_printf_i+0x218>
 80088ea:	e7eb      	b.n	80088c4 <_printf_i+0x20c>
 80088ec:	2500      	movs	r5, #0
 80088ee:	f104 0619 	add.w	r6, r4, #25
 80088f2:	e7f5      	b.n	80088e0 <_printf_i+0x228>
 80088f4:	0800e503 	.word	0x0800e503
 80088f8:	0800e514 	.word	0x0800e514

080088fc <std>:
 80088fc:	2300      	movs	r3, #0
 80088fe:	b510      	push	{r4, lr}
 8008900:	4604      	mov	r4, r0
 8008902:	e9c0 3300 	strd	r3, r3, [r0]
 8008906:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800890a:	6083      	str	r3, [r0, #8]
 800890c:	8181      	strh	r1, [r0, #12]
 800890e:	6643      	str	r3, [r0, #100]	; 0x64
 8008910:	81c2      	strh	r2, [r0, #14]
 8008912:	6183      	str	r3, [r0, #24]
 8008914:	4619      	mov	r1, r3
 8008916:	2208      	movs	r2, #8
 8008918:	305c      	adds	r0, #92	; 0x5c
 800891a:	f000 f914 	bl	8008b46 <memset>
 800891e:	4b0d      	ldr	r3, [pc, #52]	; (8008954 <std+0x58>)
 8008920:	6224      	str	r4, [r4, #32]
 8008922:	6263      	str	r3, [r4, #36]	; 0x24
 8008924:	4b0c      	ldr	r3, [pc, #48]	; (8008958 <std+0x5c>)
 8008926:	62a3      	str	r3, [r4, #40]	; 0x28
 8008928:	4b0c      	ldr	r3, [pc, #48]	; (800895c <std+0x60>)
 800892a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800892c:	4b0c      	ldr	r3, [pc, #48]	; (8008960 <std+0x64>)
 800892e:	6323      	str	r3, [r4, #48]	; 0x30
 8008930:	4b0c      	ldr	r3, [pc, #48]	; (8008964 <std+0x68>)
 8008932:	429c      	cmp	r4, r3
 8008934:	d006      	beq.n	8008944 <std+0x48>
 8008936:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800893a:	4294      	cmp	r4, r2
 800893c:	d002      	beq.n	8008944 <std+0x48>
 800893e:	33d0      	adds	r3, #208	; 0xd0
 8008940:	429c      	cmp	r4, r3
 8008942:	d105      	bne.n	8008950 <std+0x54>
 8008944:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008948:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800894c:	f000 b9a2 	b.w	8008c94 <__retarget_lock_init_recursive>
 8008950:	bd10      	pop	{r4, pc}
 8008952:	bf00      	nop
 8008954:	08008ac1 	.word	0x08008ac1
 8008958:	08008ae3 	.word	0x08008ae3
 800895c:	08008b1b 	.word	0x08008b1b
 8008960:	08008b3f 	.word	0x08008b3f
 8008964:	20000aa4 	.word	0x20000aa4

08008968 <stdio_exit_handler>:
 8008968:	4a02      	ldr	r2, [pc, #8]	; (8008974 <stdio_exit_handler+0xc>)
 800896a:	4903      	ldr	r1, [pc, #12]	; (8008978 <stdio_exit_handler+0x10>)
 800896c:	4803      	ldr	r0, [pc, #12]	; (800897c <stdio_exit_handler+0x14>)
 800896e:	f000 b869 	b.w	8008a44 <_fwalk_sglue>
 8008972:	bf00      	nop
 8008974:	20000020 	.word	0x20000020
 8008978:	0800af99 	.word	0x0800af99
 800897c:	20000198 	.word	0x20000198

08008980 <cleanup_stdio>:
 8008980:	6841      	ldr	r1, [r0, #4]
 8008982:	4b0c      	ldr	r3, [pc, #48]	; (80089b4 <cleanup_stdio+0x34>)
 8008984:	b510      	push	{r4, lr}
 8008986:	4299      	cmp	r1, r3
 8008988:	4604      	mov	r4, r0
 800898a:	d001      	beq.n	8008990 <cleanup_stdio+0x10>
 800898c:	f002 fb04 	bl	800af98 <_fflush_r>
 8008990:	68a1      	ldr	r1, [r4, #8]
 8008992:	4b09      	ldr	r3, [pc, #36]	; (80089b8 <cleanup_stdio+0x38>)
 8008994:	4299      	cmp	r1, r3
 8008996:	d002      	beq.n	800899e <cleanup_stdio+0x1e>
 8008998:	4620      	mov	r0, r4
 800899a:	f002 fafd 	bl	800af98 <_fflush_r>
 800899e:	68e1      	ldr	r1, [r4, #12]
 80089a0:	4b06      	ldr	r3, [pc, #24]	; (80089bc <cleanup_stdio+0x3c>)
 80089a2:	4299      	cmp	r1, r3
 80089a4:	d004      	beq.n	80089b0 <cleanup_stdio+0x30>
 80089a6:	4620      	mov	r0, r4
 80089a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ac:	f002 baf4 	b.w	800af98 <_fflush_r>
 80089b0:	bd10      	pop	{r4, pc}
 80089b2:	bf00      	nop
 80089b4:	20000aa4 	.word	0x20000aa4
 80089b8:	20000b0c 	.word	0x20000b0c
 80089bc:	20000b74 	.word	0x20000b74

080089c0 <global_stdio_init.part.0>:
 80089c0:	b510      	push	{r4, lr}
 80089c2:	4b0b      	ldr	r3, [pc, #44]	; (80089f0 <global_stdio_init.part.0+0x30>)
 80089c4:	4c0b      	ldr	r4, [pc, #44]	; (80089f4 <global_stdio_init.part.0+0x34>)
 80089c6:	4a0c      	ldr	r2, [pc, #48]	; (80089f8 <global_stdio_init.part.0+0x38>)
 80089c8:	4620      	mov	r0, r4
 80089ca:	601a      	str	r2, [r3, #0]
 80089cc:	2104      	movs	r1, #4
 80089ce:	2200      	movs	r2, #0
 80089d0:	f7ff ff94 	bl	80088fc <std>
 80089d4:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80089d8:	2201      	movs	r2, #1
 80089da:	2109      	movs	r1, #9
 80089dc:	f7ff ff8e 	bl	80088fc <std>
 80089e0:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80089e4:	2202      	movs	r2, #2
 80089e6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80089ea:	2112      	movs	r1, #18
 80089ec:	f7ff bf86 	b.w	80088fc <std>
 80089f0:	20000bdc 	.word	0x20000bdc
 80089f4:	20000aa4 	.word	0x20000aa4
 80089f8:	08008969 	.word	0x08008969

080089fc <__sfp_lock_acquire>:
 80089fc:	4801      	ldr	r0, [pc, #4]	; (8008a04 <__sfp_lock_acquire+0x8>)
 80089fe:	f000 b94a 	b.w	8008c96 <__retarget_lock_acquire_recursive>
 8008a02:	bf00      	nop
 8008a04:	20000be5 	.word	0x20000be5

08008a08 <__sfp_lock_release>:
 8008a08:	4801      	ldr	r0, [pc, #4]	; (8008a10 <__sfp_lock_release+0x8>)
 8008a0a:	f000 b945 	b.w	8008c98 <__retarget_lock_release_recursive>
 8008a0e:	bf00      	nop
 8008a10:	20000be5 	.word	0x20000be5

08008a14 <__sinit>:
 8008a14:	b510      	push	{r4, lr}
 8008a16:	4604      	mov	r4, r0
 8008a18:	f7ff fff0 	bl	80089fc <__sfp_lock_acquire>
 8008a1c:	6a23      	ldr	r3, [r4, #32]
 8008a1e:	b11b      	cbz	r3, 8008a28 <__sinit+0x14>
 8008a20:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008a24:	f7ff bff0 	b.w	8008a08 <__sfp_lock_release>
 8008a28:	4b04      	ldr	r3, [pc, #16]	; (8008a3c <__sinit+0x28>)
 8008a2a:	6223      	str	r3, [r4, #32]
 8008a2c:	4b04      	ldr	r3, [pc, #16]	; (8008a40 <__sinit+0x2c>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d1f5      	bne.n	8008a20 <__sinit+0xc>
 8008a34:	f7ff ffc4 	bl	80089c0 <global_stdio_init.part.0>
 8008a38:	e7f2      	b.n	8008a20 <__sinit+0xc>
 8008a3a:	bf00      	nop
 8008a3c:	08008981 	.word	0x08008981
 8008a40:	20000bdc 	.word	0x20000bdc

08008a44 <_fwalk_sglue>:
 8008a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008a48:	4607      	mov	r7, r0
 8008a4a:	4688      	mov	r8, r1
 8008a4c:	4614      	mov	r4, r2
 8008a4e:	2600      	movs	r6, #0
 8008a50:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008a54:	f1b9 0901 	subs.w	r9, r9, #1
 8008a58:	d505      	bpl.n	8008a66 <_fwalk_sglue+0x22>
 8008a5a:	6824      	ldr	r4, [r4, #0]
 8008a5c:	2c00      	cmp	r4, #0
 8008a5e:	d1f7      	bne.n	8008a50 <_fwalk_sglue+0xc>
 8008a60:	4630      	mov	r0, r6
 8008a62:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008a66:	89ab      	ldrh	r3, [r5, #12]
 8008a68:	2b01      	cmp	r3, #1
 8008a6a:	d907      	bls.n	8008a7c <_fwalk_sglue+0x38>
 8008a6c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008a70:	3301      	adds	r3, #1
 8008a72:	d003      	beq.n	8008a7c <_fwalk_sglue+0x38>
 8008a74:	4629      	mov	r1, r5
 8008a76:	4638      	mov	r0, r7
 8008a78:	47c0      	blx	r8
 8008a7a:	4306      	orrs	r6, r0
 8008a7c:	3568      	adds	r5, #104	; 0x68
 8008a7e:	e7e9      	b.n	8008a54 <_fwalk_sglue+0x10>

08008a80 <siprintf>:
 8008a80:	b40e      	push	{r1, r2, r3}
 8008a82:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8008a86:	b500      	push	{lr}
 8008a88:	b09c      	sub	sp, #112	; 0x70
 8008a8a:	ab1d      	add	r3, sp, #116	; 0x74
 8008a8c:	9002      	str	r0, [sp, #8]
 8008a8e:	9006      	str	r0, [sp, #24]
 8008a90:	9107      	str	r1, [sp, #28]
 8008a92:	9104      	str	r1, [sp, #16]
 8008a94:	4808      	ldr	r0, [pc, #32]	; (8008ab8 <siprintf+0x38>)
 8008a96:	4909      	ldr	r1, [pc, #36]	; (8008abc <siprintf+0x3c>)
 8008a98:	f853 2b04 	ldr.w	r2, [r3], #4
 8008a9c:	9105      	str	r1, [sp, #20]
 8008a9e:	6800      	ldr	r0, [r0, #0]
 8008aa0:	a902      	add	r1, sp, #8
 8008aa2:	9301      	str	r3, [sp, #4]
 8008aa4:	f002 f8f8 	bl	800ac98 <_svfiprintf_r>
 8008aa8:	2200      	movs	r2, #0
 8008aaa:	9b02      	ldr	r3, [sp, #8]
 8008aac:	701a      	strb	r2, [r3, #0]
 8008aae:	b01c      	add	sp, #112	; 0x70
 8008ab0:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ab4:	b003      	add	sp, #12
 8008ab6:	4770      	bx	lr
 8008ab8:	200001e4 	.word	0x200001e4
 8008abc:	ffff0208 	.word	0xffff0208

08008ac0 <__sread>:
 8008ac0:	b510      	push	{r4, lr}
 8008ac2:	460c      	mov	r4, r1
 8008ac4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008ac8:	f000 f896 	bl	8008bf8 <_read_r>
 8008acc:	2800      	cmp	r0, #0
 8008ace:	bfab      	itete	ge
 8008ad0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8008ad2:	89a3      	ldrhlt	r3, [r4, #12]
 8008ad4:	181b      	addge	r3, r3, r0
 8008ad6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8008ada:	bfac      	ite	ge
 8008adc:	6563      	strge	r3, [r4, #84]	; 0x54
 8008ade:	81a3      	strhlt	r3, [r4, #12]
 8008ae0:	bd10      	pop	{r4, pc}

08008ae2 <__swrite>:
 8008ae2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ae6:	461f      	mov	r7, r3
 8008ae8:	898b      	ldrh	r3, [r1, #12]
 8008aea:	4605      	mov	r5, r0
 8008aec:	05db      	lsls	r3, r3, #23
 8008aee:	460c      	mov	r4, r1
 8008af0:	4616      	mov	r6, r2
 8008af2:	d505      	bpl.n	8008b00 <__swrite+0x1e>
 8008af4:	2302      	movs	r3, #2
 8008af6:	2200      	movs	r2, #0
 8008af8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008afc:	f000 f86a 	bl	8008bd4 <_lseek_r>
 8008b00:	89a3      	ldrh	r3, [r4, #12]
 8008b02:	4632      	mov	r2, r6
 8008b04:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008b08:	81a3      	strh	r3, [r4, #12]
 8008b0a:	4628      	mov	r0, r5
 8008b0c:	463b      	mov	r3, r7
 8008b0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008b12:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008b16:	f000 b881 	b.w	8008c1c <_write_r>

08008b1a <__sseek>:
 8008b1a:	b510      	push	{r4, lr}
 8008b1c:	460c      	mov	r4, r1
 8008b1e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b22:	f000 f857 	bl	8008bd4 <_lseek_r>
 8008b26:	1c43      	adds	r3, r0, #1
 8008b28:	89a3      	ldrh	r3, [r4, #12]
 8008b2a:	bf15      	itete	ne
 8008b2c:	6560      	strne	r0, [r4, #84]	; 0x54
 8008b2e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8008b32:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8008b36:	81a3      	strheq	r3, [r4, #12]
 8008b38:	bf18      	it	ne
 8008b3a:	81a3      	strhne	r3, [r4, #12]
 8008b3c:	bd10      	pop	{r4, pc}

08008b3e <__sclose>:
 8008b3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008b42:	f000 b837 	b.w	8008bb4 <_close_r>

08008b46 <memset>:
 8008b46:	4603      	mov	r3, r0
 8008b48:	4402      	add	r2, r0
 8008b4a:	4293      	cmp	r3, r2
 8008b4c:	d100      	bne.n	8008b50 <memset+0xa>
 8008b4e:	4770      	bx	lr
 8008b50:	f803 1b01 	strb.w	r1, [r3], #1
 8008b54:	e7f9      	b.n	8008b4a <memset+0x4>

08008b56 <strncmp>:
 8008b56:	b510      	push	{r4, lr}
 8008b58:	b16a      	cbz	r2, 8008b76 <strncmp+0x20>
 8008b5a:	3901      	subs	r1, #1
 8008b5c:	1884      	adds	r4, r0, r2
 8008b5e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b62:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8008b66:	429a      	cmp	r2, r3
 8008b68:	d103      	bne.n	8008b72 <strncmp+0x1c>
 8008b6a:	42a0      	cmp	r0, r4
 8008b6c:	d001      	beq.n	8008b72 <strncmp+0x1c>
 8008b6e:	2a00      	cmp	r2, #0
 8008b70:	d1f5      	bne.n	8008b5e <strncmp+0x8>
 8008b72:	1ad0      	subs	r0, r2, r3
 8008b74:	bd10      	pop	{r4, pc}
 8008b76:	4610      	mov	r0, r2
 8008b78:	e7fc      	b.n	8008b74 <strncmp+0x1e>

08008b7a <strpbrk>:
 8008b7a:	b570      	push	{r4, r5, r6, lr}
 8008b7c:	4603      	mov	r3, r0
 8008b7e:	7800      	ldrb	r0, [r0, #0]
 8008b80:	b190      	cbz	r0, 8008ba8 <strpbrk+0x2e>
 8008b82:	460c      	mov	r4, r1
 8008b84:	4618      	mov	r0, r3
 8008b86:	f813 5b01 	ldrb.w	r5, [r3], #1
 8008b8a:	b14d      	cbz	r5, 8008ba0 <strpbrk+0x26>
 8008b8c:	460a      	mov	r2, r1
 8008b8e:	e001      	b.n	8008b94 <strpbrk+0x1a>
 8008b90:	42ae      	cmp	r6, r5
 8008b92:	d009      	beq.n	8008ba8 <strpbrk+0x2e>
 8008b94:	4614      	mov	r4, r2
 8008b96:	f812 6b01 	ldrb.w	r6, [r2], #1
 8008b9a:	2e00      	cmp	r6, #0
 8008b9c:	d1f8      	bne.n	8008b90 <strpbrk+0x16>
 8008b9e:	e7f1      	b.n	8008b84 <strpbrk+0xa>
 8008ba0:	7823      	ldrb	r3, [r4, #0]
 8008ba2:	2b00      	cmp	r3, #0
 8008ba4:	bf08      	it	eq
 8008ba6:	2000      	moveq	r0, #0
 8008ba8:	bd70      	pop	{r4, r5, r6, pc}
	...

08008bac <_localeconv_r>:
 8008bac:	4800      	ldr	r0, [pc, #0]	; (8008bb0 <_localeconv_r+0x4>)
 8008bae:	4770      	bx	lr
 8008bb0:	2000011c 	.word	0x2000011c

08008bb4 <_close_r>:
 8008bb4:	b538      	push	{r3, r4, r5, lr}
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	4d05      	ldr	r5, [pc, #20]	; (8008bd0 <_close_r+0x1c>)
 8008bba:	4604      	mov	r4, r0
 8008bbc:	4608      	mov	r0, r1
 8008bbe:	602b      	str	r3, [r5, #0]
 8008bc0:	f7fa fe32 	bl	8003828 <_close>
 8008bc4:	1c43      	adds	r3, r0, #1
 8008bc6:	d102      	bne.n	8008bce <_close_r+0x1a>
 8008bc8:	682b      	ldr	r3, [r5, #0]
 8008bca:	b103      	cbz	r3, 8008bce <_close_r+0x1a>
 8008bcc:	6023      	str	r3, [r4, #0]
 8008bce:	bd38      	pop	{r3, r4, r5, pc}
 8008bd0:	20000be0 	.word	0x20000be0

08008bd4 <_lseek_r>:
 8008bd4:	b538      	push	{r3, r4, r5, lr}
 8008bd6:	4604      	mov	r4, r0
 8008bd8:	4608      	mov	r0, r1
 8008bda:	4611      	mov	r1, r2
 8008bdc:	2200      	movs	r2, #0
 8008bde:	4d05      	ldr	r5, [pc, #20]	; (8008bf4 <_lseek_r+0x20>)
 8008be0:	602a      	str	r2, [r5, #0]
 8008be2:	461a      	mov	r2, r3
 8008be4:	f7fa fe44 	bl	8003870 <_lseek>
 8008be8:	1c43      	adds	r3, r0, #1
 8008bea:	d102      	bne.n	8008bf2 <_lseek_r+0x1e>
 8008bec:	682b      	ldr	r3, [r5, #0]
 8008bee:	b103      	cbz	r3, 8008bf2 <_lseek_r+0x1e>
 8008bf0:	6023      	str	r3, [r4, #0]
 8008bf2:	bd38      	pop	{r3, r4, r5, pc}
 8008bf4:	20000be0 	.word	0x20000be0

08008bf8 <_read_r>:
 8008bf8:	b538      	push	{r3, r4, r5, lr}
 8008bfa:	4604      	mov	r4, r0
 8008bfc:	4608      	mov	r0, r1
 8008bfe:	4611      	mov	r1, r2
 8008c00:	2200      	movs	r2, #0
 8008c02:	4d05      	ldr	r5, [pc, #20]	; (8008c18 <_read_r+0x20>)
 8008c04:	602a      	str	r2, [r5, #0]
 8008c06:	461a      	mov	r2, r3
 8008c08:	f7fa fdd5 	bl	80037b6 <_read>
 8008c0c:	1c43      	adds	r3, r0, #1
 8008c0e:	d102      	bne.n	8008c16 <_read_r+0x1e>
 8008c10:	682b      	ldr	r3, [r5, #0]
 8008c12:	b103      	cbz	r3, 8008c16 <_read_r+0x1e>
 8008c14:	6023      	str	r3, [r4, #0]
 8008c16:	bd38      	pop	{r3, r4, r5, pc}
 8008c18:	20000be0 	.word	0x20000be0

08008c1c <_write_r>:
 8008c1c:	b538      	push	{r3, r4, r5, lr}
 8008c1e:	4604      	mov	r4, r0
 8008c20:	4608      	mov	r0, r1
 8008c22:	4611      	mov	r1, r2
 8008c24:	2200      	movs	r2, #0
 8008c26:	4d05      	ldr	r5, [pc, #20]	; (8008c3c <_write_r+0x20>)
 8008c28:	602a      	str	r2, [r5, #0]
 8008c2a:	461a      	mov	r2, r3
 8008c2c:	f7fa fde0 	bl	80037f0 <_write>
 8008c30:	1c43      	adds	r3, r0, #1
 8008c32:	d102      	bne.n	8008c3a <_write_r+0x1e>
 8008c34:	682b      	ldr	r3, [r5, #0]
 8008c36:	b103      	cbz	r3, 8008c3a <_write_r+0x1e>
 8008c38:	6023      	str	r3, [r4, #0]
 8008c3a:	bd38      	pop	{r3, r4, r5, pc}
 8008c3c:	20000be0 	.word	0x20000be0

08008c40 <__errno>:
 8008c40:	4b01      	ldr	r3, [pc, #4]	; (8008c48 <__errno+0x8>)
 8008c42:	6818      	ldr	r0, [r3, #0]
 8008c44:	4770      	bx	lr
 8008c46:	bf00      	nop
 8008c48:	200001e4 	.word	0x200001e4

08008c4c <__libc_init_array>:
 8008c4c:	b570      	push	{r4, r5, r6, lr}
 8008c4e:	2600      	movs	r6, #0
 8008c50:	4d0c      	ldr	r5, [pc, #48]	; (8008c84 <__libc_init_array+0x38>)
 8008c52:	4c0d      	ldr	r4, [pc, #52]	; (8008c88 <__libc_init_array+0x3c>)
 8008c54:	1b64      	subs	r4, r4, r5
 8008c56:	10a4      	asrs	r4, r4, #2
 8008c58:	42a6      	cmp	r6, r4
 8008c5a:	d109      	bne.n	8008c70 <__libc_init_array+0x24>
 8008c5c:	f004 f8a4 	bl	800cda8 <_init>
 8008c60:	2600      	movs	r6, #0
 8008c62:	4d0a      	ldr	r5, [pc, #40]	; (8008c8c <__libc_init_array+0x40>)
 8008c64:	4c0a      	ldr	r4, [pc, #40]	; (8008c90 <__libc_init_array+0x44>)
 8008c66:	1b64      	subs	r4, r4, r5
 8008c68:	10a4      	asrs	r4, r4, #2
 8008c6a:	42a6      	cmp	r6, r4
 8008c6c:	d105      	bne.n	8008c7a <__libc_init_array+0x2e>
 8008c6e:	bd70      	pop	{r4, r5, r6, pc}
 8008c70:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c74:	4798      	blx	r3
 8008c76:	3601      	adds	r6, #1
 8008c78:	e7ee      	b.n	8008c58 <__libc_init_array+0xc>
 8008c7a:	f855 3b04 	ldr.w	r3, [r5], #4
 8008c7e:	4798      	blx	r3
 8008c80:	3601      	adds	r6, #1
 8008c82:	e7f2      	b.n	8008c6a <__libc_init_array+0x1e>
 8008c84:	0800ea10 	.word	0x0800ea10
 8008c88:	0800ea10 	.word	0x0800ea10
 8008c8c:	0800ea10 	.word	0x0800ea10
 8008c90:	0800ea14 	.word	0x0800ea14

08008c94 <__retarget_lock_init_recursive>:
 8008c94:	4770      	bx	lr

08008c96 <__retarget_lock_acquire_recursive>:
 8008c96:	4770      	bx	lr

08008c98 <__retarget_lock_release_recursive>:
 8008c98:	4770      	bx	lr

08008c9a <memchr>:
 8008c9a:	4603      	mov	r3, r0
 8008c9c:	b510      	push	{r4, lr}
 8008c9e:	b2c9      	uxtb	r1, r1
 8008ca0:	4402      	add	r2, r0
 8008ca2:	4293      	cmp	r3, r2
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	d101      	bne.n	8008cac <memchr+0x12>
 8008ca8:	2000      	movs	r0, #0
 8008caa:	e003      	b.n	8008cb4 <memchr+0x1a>
 8008cac:	7804      	ldrb	r4, [r0, #0]
 8008cae:	3301      	adds	r3, #1
 8008cb0:	428c      	cmp	r4, r1
 8008cb2:	d1f6      	bne.n	8008ca2 <memchr+0x8>
 8008cb4:	bd10      	pop	{r4, pc}

08008cb6 <memcpy>:
 8008cb6:	440a      	add	r2, r1
 8008cb8:	4291      	cmp	r1, r2
 8008cba:	f100 33ff 	add.w	r3, r0, #4294967295
 8008cbe:	d100      	bne.n	8008cc2 <memcpy+0xc>
 8008cc0:	4770      	bx	lr
 8008cc2:	b510      	push	{r4, lr}
 8008cc4:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008cc8:	4291      	cmp	r1, r2
 8008cca:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008cce:	d1f9      	bne.n	8008cc4 <memcpy+0xe>
 8008cd0:	bd10      	pop	{r4, pc}
	...

08008cd4 <nan>:
 8008cd4:	2000      	movs	r0, #0
 8008cd6:	4901      	ldr	r1, [pc, #4]	; (8008cdc <nan+0x8>)
 8008cd8:	4770      	bx	lr
 8008cda:	bf00      	nop
 8008cdc:	7ff80000 	.word	0x7ff80000

08008ce0 <quorem>:
 8008ce0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ce4:	6903      	ldr	r3, [r0, #16]
 8008ce6:	690c      	ldr	r4, [r1, #16]
 8008ce8:	4607      	mov	r7, r0
 8008cea:	42a3      	cmp	r3, r4
 8008cec:	db7f      	blt.n	8008dee <quorem+0x10e>
 8008cee:	3c01      	subs	r4, #1
 8008cf0:	f100 0514 	add.w	r5, r0, #20
 8008cf4:	f101 0814 	add.w	r8, r1, #20
 8008cf8:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008cfc:	9301      	str	r3, [sp, #4]
 8008cfe:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008d02:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008d06:	3301      	adds	r3, #1
 8008d08:	429a      	cmp	r2, r3
 8008d0a:	fbb2 f6f3 	udiv	r6, r2, r3
 8008d0e:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008d12:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008d16:	d331      	bcc.n	8008d7c <quorem+0x9c>
 8008d18:	f04f 0e00 	mov.w	lr, #0
 8008d1c:	4640      	mov	r0, r8
 8008d1e:	46ac      	mov	ip, r5
 8008d20:	46f2      	mov	sl, lr
 8008d22:	f850 2b04 	ldr.w	r2, [r0], #4
 8008d26:	b293      	uxth	r3, r2
 8008d28:	fb06 e303 	mla	r3, r6, r3, lr
 8008d2c:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d30:	0c1a      	lsrs	r2, r3, #16
 8008d32:	b29b      	uxth	r3, r3
 8008d34:	fb06 220e 	mla	r2, r6, lr, r2
 8008d38:	ebaa 0303 	sub.w	r3, sl, r3
 8008d3c:	f8dc a000 	ldr.w	sl, [ip]
 8008d40:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008d44:	fa1f fa8a 	uxth.w	sl, sl
 8008d48:	4453      	add	r3, sl
 8008d4a:	f8dc a000 	ldr.w	sl, [ip]
 8008d4e:	b292      	uxth	r2, r2
 8008d50:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008d54:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008d58:	b29b      	uxth	r3, r3
 8008d5a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008d5e:	4581      	cmp	r9, r0
 8008d60:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008d64:	f84c 3b04 	str.w	r3, [ip], #4
 8008d68:	d2db      	bcs.n	8008d22 <quorem+0x42>
 8008d6a:	f855 300b 	ldr.w	r3, [r5, fp]
 8008d6e:	b92b      	cbnz	r3, 8008d7c <quorem+0x9c>
 8008d70:	9b01      	ldr	r3, [sp, #4]
 8008d72:	3b04      	subs	r3, #4
 8008d74:	429d      	cmp	r5, r3
 8008d76:	461a      	mov	r2, r3
 8008d78:	d32d      	bcc.n	8008dd6 <quorem+0xf6>
 8008d7a:	613c      	str	r4, [r7, #16]
 8008d7c:	4638      	mov	r0, r7
 8008d7e:	f001 fd4b 	bl	800a818 <__mcmp>
 8008d82:	2800      	cmp	r0, #0
 8008d84:	db23      	blt.n	8008dce <quorem+0xee>
 8008d86:	4629      	mov	r1, r5
 8008d88:	2000      	movs	r0, #0
 8008d8a:	3601      	adds	r6, #1
 8008d8c:	f858 2b04 	ldr.w	r2, [r8], #4
 8008d90:	f8d1 c000 	ldr.w	ip, [r1]
 8008d94:	b293      	uxth	r3, r2
 8008d96:	1ac3      	subs	r3, r0, r3
 8008d98:	0c12      	lsrs	r2, r2, #16
 8008d9a:	fa1f f08c 	uxth.w	r0, ip
 8008d9e:	4403      	add	r3, r0
 8008da0:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8008da4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008da8:	b29b      	uxth	r3, r3
 8008daa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008dae:	45c1      	cmp	r9, r8
 8008db0:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008db4:	f841 3b04 	str.w	r3, [r1], #4
 8008db8:	d2e8      	bcs.n	8008d8c <quorem+0xac>
 8008dba:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008dbe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008dc2:	b922      	cbnz	r2, 8008dce <quorem+0xee>
 8008dc4:	3b04      	subs	r3, #4
 8008dc6:	429d      	cmp	r5, r3
 8008dc8:	461a      	mov	r2, r3
 8008dca:	d30a      	bcc.n	8008de2 <quorem+0x102>
 8008dcc:	613c      	str	r4, [r7, #16]
 8008dce:	4630      	mov	r0, r6
 8008dd0:	b003      	add	sp, #12
 8008dd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008dd6:	6812      	ldr	r2, [r2, #0]
 8008dd8:	3b04      	subs	r3, #4
 8008dda:	2a00      	cmp	r2, #0
 8008ddc:	d1cd      	bne.n	8008d7a <quorem+0x9a>
 8008dde:	3c01      	subs	r4, #1
 8008de0:	e7c8      	b.n	8008d74 <quorem+0x94>
 8008de2:	6812      	ldr	r2, [r2, #0]
 8008de4:	3b04      	subs	r3, #4
 8008de6:	2a00      	cmp	r2, #0
 8008de8:	d1f0      	bne.n	8008dcc <quorem+0xec>
 8008dea:	3c01      	subs	r4, #1
 8008dec:	e7eb      	b.n	8008dc6 <quorem+0xe6>
 8008dee:	2000      	movs	r0, #0
 8008df0:	e7ee      	b.n	8008dd0 <quorem+0xf0>
 8008df2:	0000      	movs	r0, r0
 8008df4:	0000      	movs	r0, r0
	...

08008df8 <_dtoa_r>:
 8008df8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008dfc:	4616      	mov	r6, r2
 8008dfe:	461f      	mov	r7, r3
 8008e00:	69c4      	ldr	r4, [r0, #28]
 8008e02:	b099      	sub	sp, #100	; 0x64
 8008e04:	4605      	mov	r5, r0
 8008e06:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008e0a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8008e0e:	b974      	cbnz	r4, 8008e2e <_dtoa_r+0x36>
 8008e10:	2010      	movs	r0, #16
 8008e12:	f001 f977 	bl	800a104 <malloc>
 8008e16:	4602      	mov	r2, r0
 8008e18:	61e8      	str	r0, [r5, #28]
 8008e1a:	b920      	cbnz	r0, 8008e26 <_dtoa_r+0x2e>
 8008e1c:	21ef      	movs	r1, #239	; 0xef
 8008e1e:	4bac      	ldr	r3, [pc, #688]	; (80090d0 <_dtoa_r+0x2d8>)
 8008e20:	48ac      	ldr	r0, [pc, #688]	; (80090d4 <_dtoa_r+0x2dc>)
 8008e22:	f002 f90b 	bl	800b03c <__assert_func>
 8008e26:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008e2a:	6004      	str	r4, [r0, #0]
 8008e2c:	60c4      	str	r4, [r0, #12]
 8008e2e:	69eb      	ldr	r3, [r5, #28]
 8008e30:	6819      	ldr	r1, [r3, #0]
 8008e32:	b151      	cbz	r1, 8008e4a <_dtoa_r+0x52>
 8008e34:	685a      	ldr	r2, [r3, #4]
 8008e36:	2301      	movs	r3, #1
 8008e38:	4093      	lsls	r3, r2
 8008e3a:	604a      	str	r2, [r1, #4]
 8008e3c:	608b      	str	r3, [r1, #8]
 8008e3e:	4628      	mov	r0, r5
 8008e40:	f001 fa66 	bl	800a310 <_Bfree>
 8008e44:	2200      	movs	r2, #0
 8008e46:	69eb      	ldr	r3, [r5, #28]
 8008e48:	601a      	str	r2, [r3, #0]
 8008e4a:	1e3b      	subs	r3, r7, #0
 8008e4c:	bfaf      	iteee	ge
 8008e4e:	2300      	movge	r3, #0
 8008e50:	2201      	movlt	r2, #1
 8008e52:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8008e56:	9305      	strlt	r3, [sp, #20]
 8008e58:	bfa8      	it	ge
 8008e5a:	f8c8 3000 	strge.w	r3, [r8]
 8008e5e:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8008e62:	4b9d      	ldr	r3, [pc, #628]	; (80090d8 <_dtoa_r+0x2e0>)
 8008e64:	bfb8      	it	lt
 8008e66:	f8c8 2000 	strlt.w	r2, [r8]
 8008e6a:	ea33 0309 	bics.w	r3, r3, r9
 8008e6e:	d119      	bne.n	8008ea4 <_dtoa_r+0xac>
 8008e70:	f242 730f 	movw	r3, #9999	; 0x270f
 8008e74:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008e76:	6013      	str	r3, [r2, #0]
 8008e78:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8008e7c:	4333      	orrs	r3, r6
 8008e7e:	f000 8589 	beq.w	8009994 <_dtoa_r+0xb9c>
 8008e82:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008e84:	b953      	cbnz	r3, 8008e9c <_dtoa_r+0xa4>
 8008e86:	4b95      	ldr	r3, [pc, #596]	; (80090dc <_dtoa_r+0x2e4>)
 8008e88:	e023      	b.n	8008ed2 <_dtoa_r+0xda>
 8008e8a:	4b95      	ldr	r3, [pc, #596]	; (80090e0 <_dtoa_r+0x2e8>)
 8008e8c:	9303      	str	r3, [sp, #12]
 8008e8e:	3308      	adds	r3, #8
 8008e90:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008e92:	6013      	str	r3, [r2, #0]
 8008e94:	9803      	ldr	r0, [sp, #12]
 8008e96:	b019      	add	sp, #100	; 0x64
 8008e98:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e9c:	4b8f      	ldr	r3, [pc, #572]	; (80090dc <_dtoa_r+0x2e4>)
 8008e9e:	9303      	str	r3, [sp, #12]
 8008ea0:	3303      	adds	r3, #3
 8008ea2:	e7f5      	b.n	8008e90 <_dtoa_r+0x98>
 8008ea4:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008ea8:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8008eac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008eb0:	2200      	movs	r2, #0
 8008eb2:	2300      	movs	r3, #0
 8008eb4:	f7f7 fd82 	bl	80009bc <__aeabi_dcmpeq>
 8008eb8:	4680      	mov	r8, r0
 8008eba:	b160      	cbz	r0, 8008ed6 <_dtoa_r+0xde>
 8008ebc:	2301      	movs	r3, #1
 8008ebe:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008ec0:	6013      	str	r3, [r2, #0]
 8008ec2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	f000 8562 	beq.w	800998e <_dtoa_r+0xb96>
 8008eca:	4b86      	ldr	r3, [pc, #536]	; (80090e4 <_dtoa_r+0x2ec>)
 8008ecc:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8008ece:	6013      	str	r3, [r2, #0]
 8008ed0:	3b01      	subs	r3, #1
 8008ed2:	9303      	str	r3, [sp, #12]
 8008ed4:	e7de      	b.n	8008e94 <_dtoa_r+0x9c>
 8008ed6:	ab16      	add	r3, sp, #88	; 0x58
 8008ed8:	9301      	str	r3, [sp, #4]
 8008eda:	ab17      	add	r3, sp, #92	; 0x5c
 8008edc:	9300      	str	r3, [sp, #0]
 8008ede:	4628      	mov	r0, r5
 8008ee0:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8008ee4:	f001 fda8 	bl	800aa38 <__d2b>
 8008ee8:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8008eec:	4682      	mov	sl, r0
 8008eee:	2c00      	cmp	r4, #0
 8008ef0:	d07e      	beq.n	8008ff0 <_dtoa_r+0x1f8>
 8008ef2:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008ef6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ef8:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8008efc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008f00:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8008f04:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8008f08:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8008f0c:	4619      	mov	r1, r3
 8008f0e:	2200      	movs	r2, #0
 8008f10:	4b75      	ldr	r3, [pc, #468]	; (80090e8 <_dtoa_r+0x2f0>)
 8008f12:	f7f7 f933 	bl	800017c <__aeabi_dsub>
 8008f16:	a368      	add	r3, pc, #416	; (adr r3, 80090b8 <_dtoa_r+0x2c0>)
 8008f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f1c:	f7f7 fae6 	bl	80004ec <__aeabi_dmul>
 8008f20:	a367      	add	r3, pc, #412	; (adr r3, 80090c0 <_dtoa_r+0x2c8>)
 8008f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f26:	f7f7 f92b 	bl	8000180 <__adddf3>
 8008f2a:	4606      	mov	r6, r0
 8008f2c:	4620      	mov	r0, r4
 8008f2e:	460f      	mov	r7, r1
 8008f30:	f7f7 fa72 	bl	8000418 <__aeabi_i2d>
 8008f34:	a364      	add	r3, pc, #400	; (adr r3, 80090c8 <_dtoa_r+0x2d0>)
 8008f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f3a:	f7f7 fad7 	bl	80004ec <__aeabi_dmul>
 8008f3e:	4602      	mov	r2, r0
 8008f40:	460b      	mov	r3, r1
 8008f42:	4630      	mov	r0, r6
 8008f44:	4639      	mov	r1, r7
 8008f46:	f7f7 f91b 	bl	8000180 <__adddf3>
 8008f4a:	4606      	mov	r6, r0
 8008f4c:	460f      	mov	r7, r1
 8008f4e:	f7f7 fd7d 	bl	8000a4c <__aeabi_d2iz>
 8008f52:	2200      	movs	r2, #0
 8008f54:	4683      	mov	fp, r0
 8008f56:	2300      	movs	r3, #0
 8008f58:	4630      	mov	r0, r6
 8008f5a:	4639      	mov	r1, r7
 8008f5c:	f7f7 fd38 	bl	80009d0 <__aeabi_dcmplt>
 8008f60:	b148      	cbz	r0, 8008f76 <_dtoa_r+0x17e>
 8008f62:	4658      	mov	r0, fp
 8008f64:	f7f7 fa58 	bl	8000418 <__aeabi_i2d>
 8008f68:	4632      	mov	r2, r6
 8008f6a:	463b      	mov	r3, r7
 8008f6c:	f7f7 fd26 	bl	80009bc <__aeabi_dcmpeq>
 8008f70:	b908      	cbnz	r0, 8008f76 <_dtoa_r+0x17e>
 8008f72:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f76:	f1bb 0f16 	cmp.w	fp, #22
 8008f7a:	d857      	bhi.n	800902c <_dtoa_r+0x234>
 8008f7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8008f80:	4b5a      	ldr	r3, [pc, #360]	; (80090ec <_dtoa_r+0x2f4>)
 8008f82:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8008f86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008f8a:	f7f7 fd21 	bl	80009d0 <__aeabi_dcmplt>
 8008f8e:	2800      	cmp	r0, #0
 8008f90:	d04e      	beq.n	8009030 <_dtoa_r+0x238>
 8008f92:	2300      	movs	r3, #0
 8008f94:	f10b 3bff 	add.w	fp, fp, #4294967295
 8008f98:	930f      	str	r3, [sp, #60]	; 0x3c
 8008f9a:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8008f9c:	1b1b      	subs	r3, r3, r4
 8008f9e:	1e5a      	subs	r2, r3, #1
 8008fa0:	bf46      	itte	mi
 8008fa2:	f1c3 0901 	rsbmi	r9, r3, #1
 8008fa6:	2300      	movmi	r3, #0
 8008fa8:	f04f 0900 	movpl.w	r9, #0
 8008fac:	9209      	str	r2, [sp, #36]	; 0x24
 8008fae:	bf48      	it	mi
 8008fb0:	9309      	strmi	r3, [sp, #36]	; 0x24
 8008fb2:	f1bb 0f00 	cmp.w	fp, #0
 8008fb6:	db3d      	blt.n	8009034 <_dtoa_r+0x23c>
 8008fb8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fba:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8008fbe:	445b      	add	r3, fp
 8008fc0:	9309      	str	r3, [sp, #36]	; 0x24
 8008fc2:	2300      	movs	r3, #0
 8008fc4:	930a      	str	r3, [sp, #40]	; 0x28
 8008fc6:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fc8:	2b09      	cmp	r3, #9
 8008fca:	d867      	bhi.n	800909c <_dtoa_r+0x2a4>
 8008fcc:	2b05      	cmp	r3, #5
 8008fce:	bfc4      	itt	gt
 8008fd0:	3b04      	subgt	r3, #4
 8008fd2:	9322      	strgt	r3, [sp, #136]	; 0x88
 8008fd4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008fd6:	bfc8      	it	gt
 8008fd8:	2400      	movgt	r4, #0
 8008fda:	f1a3 0302 	sub.w	r3, r3, #2
 8008fde:	bfd8      	it	le
 8008fe0:	2401      	movle	r4, #1
 8008fe2:	2b03      	cmp	r3, #3
 8008fe4:	f200 8086 	bhi.w	80090f4 <_dtoa_r+0x2fc>
 8008fe8:	e8df f003 	tbb	[pc, r3]
 8008fec:	5637392c 	.word	0x5637392c
 8008ff0:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8008ff4:	441c      	add	r4, r3
 8008ff6:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8008ffa:	2b20      	cmp	r3, #32
 8008ffc:	bfc1      	itttt	gt
 8008ffe:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8009002:	fa09 f903 	lslgt.w	r9, r9, r3
 8009006:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 800900a:	fa26 f303 	lsrgt.w	r3, r6, r3
 800900e:	bfd6      	itet	le
 8009010:	f1c3 0320 	rsble	r3, r3, #32
 8009014:	ea49 0003 	orrgt.w	r0, r9, r3
 8009018:	fa06 f003 	lslle.w	r0, r6, r3
 800901c:	f7f7 f9ec 	bl	80003f8 <__aeabi_ui2d>
 8009020:	2201      	movs	r2, #1
 8009022:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8009026:	3c01      	subs	r4, #1
 8009028:	9213      	str	r2, [sp, #76]	; 0x4c
 800902a:	e76f      	b.n	8008f0c <_dtoa_r+0x114>
 800902c:	2301      	movs	r3, #1
 800902e:	e7b3      	b.n	8008f98 <_dtoa_r+0x1a0>
 8009030:	900f      	str	r0, [sp, #60]	; 0x3c
 8009032:	e7b2      	b.n	8008f9a <_dtoa_r+0x1a2>
 8009034:	f1cb 0300 	rsb	r3, fp, #0
 8009038:	930a      	str	r3, [sp, #40]	; 0x28
 800903a:	2300      	movs	r3, #0
 800903c:	eba9 090b 	sub.w	r9, r9, fp
 8009040:	930e      	str	r3, [sp, #56]	; 0x38
 8009042:	e7c0      	b.n	8008fc6 <_dtoa_r+0x1ce>
 8009044:	2300      	movs	r3, #0
 8009046:	930b      	str	r3, [sp, #44]	; 0x2c
 8009048:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800904a:	2b00      	cmp	r3, #0
 800904c:	dc55      	bgt.n	80090fa <_dtoa_r+0x302>
 800904e:	2301      	movs	r3, #1
 8009050:	461a      	mov	r2, r3
 8009052:	9306      	str	r3, [sp, #24]
 8009054:	9308      	str	r3, [sp, #32]
 8009056:	9223      	str	r2, [sp, #140]	; 0x8c
 8009058:	e00b      	b.n	8009072 <_dtoa_r+0x27a>
 800905a:	2301      	movs	r3, #1
 800905c:	e7f3      	b.n	8009046 <_dtoa_r+0x24e>
 800905e:	2300      	movs	r3, #0
 8009060:	930b      	str	r3, [sp, #44]	; 0x2c
 8009062:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009064:	445b      	add	r3, fp
 8009066:	9306      	str	r3, [sp, #24]
 8009068:	3301      	adds	r3, #1
 800906a:	2b01      	cmp	r3, #1
 800906c:	9308      	str	r3, [sp, #32]
 800906e:	bfb8      	it	lt
 8009070:	2301      	movlt	r3, #1
 8009072:	2100      	movs	r1, #0
 8009074:	2204      	movs	r2, #4
 8009076:	69e8      	ldr	r0, [r5, #28]
 8009078:	f102 0614 	add.w	r6, r2, #20
 800907c:	429e      	cmp	r6, r3
 800907e:	d940      	bls.n	8009102 <_dtoa_r+0x30a>
 8009080:	6041      	str	r1, [r0, #4]
 8009082:	4628      	mov	r0, r5
 8009084:	f001 f904 	bl	800a290 <_Balloc>
 8009088:	9003      	str	r0, [sp, #12]
 800908a:	2800      	cmp	r0, #0
 800908c:	d13c      	bne.n	8009108 <_dtoa_r+0x310>
 800908e:	4602      	mov	r2, r0
 8009090:	f240 11af 	movw	r1, #431	; 0x1af
 8009094:	4b16      	ldr	r3, [pc, #88]	; (80090f0 <_dtoa_r+0x2f8>)
 8009096:	e6c3      	b.n	8008e20 <_dtoa_r+0x28>
 8009098:	2301      	movs	r3, #1
 800909a:	e7e1      	b.n	8009060 <_dtoa_r+0x268>
 800909c:	2401      	movs	r4, #1
 800909e:	2300      	movs	r3, #0
 80090a0:	940b      	str	r4, [sp, #44]	; 0x2c
 80090a2:	9322      	str	r3, [sp, #136]	; 0x88
 80090a4:	f04f 33ff 	mov.w	r3, #4294967295
 80090a8:	2200      	movs	r2, #0
 80090aa:	9306      	str	r3, [sp, #24]
 80090ac:	9308      	str	r3, [sp, #32]
 80090ae:	2312      	movs	r3, #18
 80090b0:	e7d1      	b.n	8009056 <_dtoa_r+0x25e>
 80090b2:	bf00      	nop
 80090b4:	f3af 8000 	nop.w
 80090b8:	636f4361 	.word	0x636f4361
 80090bc:	3fd287a7 	.word	0x3fd287a7
 80090c0:	8b60c8b3 	.word	0x8b60c8b3
 80090c4:	3fc68a28 	.word	0x3fc68a28
 80090c8:	509f79fb 	.word	0x509f79fb
 80090cc:	3fd34413 	.word	0x3fd34413
 80090d0:	0800e53a 	.word	0x0800e53a
 80090d4:	0800e551 	.word	0x0800e551
 80090d8:	7ff00000 	.word	0x7ff00000
 80090dc:	0800e536 	.word	0x0800e536
 80090e0:	0800e52d 	.word	0x0800e52d
 80090e4:	0800e502 	.word	0x0800e502
 80090e8:	3ff80000 	.word	0x3ff80000
 80090ec:	0800e6a0 	.word	0x0800e6a0
 80090f0:	0800e5a9 	.word	0x0800e5a9
 80090f4:	2301      	movs	r3, #1
 80090f6:	930b      	str	r3, [sp, #44]	; 0x2c
 80090f8:	e7d4      	b.n	80090a4 <_dtoa_r+0x2ac>
 80090fa:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80090fc:	9306      	str	r3, [sp, #24]
 80090fe:	9308      	str	r3, [sp, #32]
 8009100:	e7b7      	b.n	8009072 <_dtoa_r+0x27a>
 8009102:	3101      	adds	r1, #1
 8009104:	0052      	lsls	r2, r2, #1
 8009106:	e7b7      	b.n	8009078 <_dtoa_r+0x280>
 8009108:	69eb      	ldr	r3, [r5, #28]
 800910a:	9a03      	ldr	r2, [sp, #12]
 800910c:	601a      	str	r2, [r3, #0]
 800910e:	9b08      	ldr	r3, [sp, #32]
 8009110:	2b0e      	cmp	r3, #14
 8009112:	f200 80a8 	bhi.w	8009266 <_dtoa_r+0x46e>
 8009116:	2c00      	cmp	r4, #0
 8009118:	f000 80a5 	beq.w	8009266 <_dtoa_r+0x46e>
 800911c:	f1bb 0f00 	cmp.w	fp, #0
 8009120:	dd34      	ble.n	800918c <_dtoa_r+0x394>
 8009122:	4b9a      	ldr	r3, [pc, #616]	; (800938c <_dtoa_r+0x594>)
 8009124:	f00b 020f 	and.w	r2, fp, #15
 8009128:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800912c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8009130:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009134:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8009138:	ea4f 142b 	mov.w	r4, fp, asr #4
 800913c:	d016      	beq.n	800916c <_dtoa_r+0x374>
 800913e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009142:	4b93      	ldr	r3, [pc, #588]	; (8009390 <_dtoa_r+0x598>)
 8009144:	2703      	movs	r7, #3
 8009146:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800914a:	f7f7 faf9 	bl	8000740 <__aeabi_ddiv>
 800914e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009152:	f004 040f 	and.w	r4, r4, #15
 8009156:	4e8e      	ldr	r6, [pc, #568]	; (8009390 <_dtoa_r+0x598>)
 8009158:	b954      	cbnz	r4, 8009170 <_dtoa_r+0x378>
 800915a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800915e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009162:	f7f7 faed 	bl	8000740 <__aeabi_ddiv>
 8009166:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800916a:	e029      	b.n	80091c0 <_dtoa_r+0x3c8>
 800916c:	2702      	movs	r7, #2
 800916e:	e7f2      	b.n	8009156 <_dtoa_r+0x35e>
 8009170:	07e1      	lsls	r1, r4, #31
 8009172:	d508      	bpl.n	8009186 <_dtoa_r+0x38e>
 8009174:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009178:	e9d6 2300 	ldrd	r2, r3, [r6]
 800917c:	f7f7 f9b6 	bl	80004ec <__aeabi_dmul>
 8009180:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009184:	3701      	adds	r7, #1
 8009186:	1064      	asrs	r4, r4, #1
 8009188:	3608      	adds	r6, #8
 800918a:	e7e5      	b.n	8009158 <_dtoa_r+0x360>
 800918c:	f000 80a5 	beq.w	80092da <_dtoa_r+0x4e2>
 8009190:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009194:	f1cb 0400 	rsb	r4, fp, #0
 8009198:	4b7c      	ldr	r3, [pc, #496]	; (800938c <_dtoa_r+0x594>)
 800919a:	f004 020f 	and.w	r2, r4, #15
 800919e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80091a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80091a6:	f7f7 f9a1 	bl	80004ec <__aeabi_dmul>
 80091aa:	2702      	movs	r7, #2
 80091ac:	2300      	movs	r3, #0
 80091ae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091b2:	4e77      	ldr	r6, [pc, #476]	; (8009390 <_dtoa_r+0x598>)
 80091b4:	1124      	asrs	r4, r4, #4
 80091b6:	2c00      	cmp	r4, #0
 80091b8:	f040 8084 	bne.w	80092c4 <_dtoa_r+0x4cc>
 80091bc:	2b00      	cmp	r3, #0
 80091be:	d1d2      	bne.n	8009166 <_dtoa_r+0x36e>
 80091c0:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 80091c4:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 80091c8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	f000 8087 	beq.w	80092de <_dtoa_r+0x4e6>
 80091d0:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80091d4:	2200      	movs	r2, #0
 80091d6:	4b6f      	ldr	r3, [pc, #444]	; (8009394 <_dtoa_r+0x59c>)
 80091d8:	f7f7 fbfa 	bl	80009d0 <__aeabi_dcmplt>
 80091dc:	2800      	cmp	r0, #0
 80091de:	d07e      	beq.n	80092de <_dtoa_r+0x4e6>
 80091e0:	9b08      	ldr	r3, [sp, #32]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d07b      	beq.n	80092de <_dtoa_r+0x4e6>
 80091e6:	9b06      	ldr	r3, [sp, #24]
 80091e8:	2b00      	cmp	r3, #0
 80091ea:	dd38      	ble.n	800925e <_dtoa_r+0x466>
 80091ec:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80091f0:	2200      	movs	r2, #0
 80091f2:	4b69      	ldr	r3, [pc, #420]	; (8009398 <_dtoa_r+0x5a0>)
 80091f4:	f7f7 f97a 	bl	80004ec <__aeabi_dmul>
 80091f8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80091fc:	9c06      	ldr	r4, [sp, #24]
 80091fe:	f10b 38ff 	add.w	r8, fp, #4294967295
 8009202:	3701      	adds	r7, #1
 8009204:	4638      	mov	r0, r7
 8009206:	f7f7 f907 	bl	8000418 <__aeabi_i2d>
 800920a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800920e:	f7f7 f96d 	bl	80004ec <__aeabi_dmul>
 8009212:	2200      	movs	r2, #0
 8009214:	4b61      	ldr	r3, [pc, #388]	; (800939c <_dtoa_r+0x5a4>)
 8009216:	f7f6 ffb3 	bl	8000180 <__adddf3>
 800921a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800921e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009222:	9611      	str	r6, [sp, #68]	; 0x44
 8009224:	2c00      	cmp	r4, #0
 8009226:	d15d      	bne.n	80092e4 <_dtoa_r+0x4ec>
 8009228:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800922c:	2200      	movs	r2, #0
 800922e:	4b5c      	ldr	r3, [pc, #368]	; (80093a0 <_dtoa_r+0x5a8>)
 8009230:	f7f6 ffa4 	bl	800017c <__aeabi_dsub>
 8009234:	4602      	mov	r2, r0
 8009236:	460b      	mov	r3, r1
 8009238:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800923c:	4633      	mov	r3, r6
 800923e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009240:	f7f7 fbe4 	bl	8000a0c <__aeabi_dcmpgt>
 8009244:	2800      	cmp	r0, #0
 8009246:	f040 8295 	bne.w	8009774 <_dtoa_r+0x97c>
 800924a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800924e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 8009250:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009254:	f7f7 fbbc 	bl	80009d0 <__aeabi_dcmplt>
 8009258:	2800      	cmp	r0, #0
 800925a:	f040 8289 	bne.w	8009770 <_dtoa_r+0x978>
 800925e:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 8009262:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8009266:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8009268:	2b00      	cmp	r3, #0
 800926a:	f2c0 8151 	blt.w	8009510 <_dtoa_r+0x718>
 800926e:	f1bb 0f0e 	cmp.w	fp, #14
 8009272:	f300 814d 	bgt.w	8009510 <_dtoa_r+0x718>
 8009276:	4b45      	ldr	r3, [pc, #276]	; (800938c <_dtoa_r+0x594>)
 8009278:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800927c:	e9d3 3400 	ldrd	r3, r4, [r3]
 8009280:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8009284:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8009286:	2b00      	cmp	r3, #0
 8009288:	f280 80da 	bge.w	8009440 <_dtoa_r+0x648>
 800928c:	9b08      	ldr	r3, [sp, #32]
 800928e:	2b00      	cmp	r3, #0
 8009290:	f300 80d6 	bgt.w	8009440 <_dtoa_r+0x648>
 8009294:	f040 826b 	bne.w	800976e <_dtoa_r+0x976>
 8009298:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800929c:	2200      	movs	r2, #0
 800929e:	4b40      	ldr	r3, [pc, #256]	; (80093a0 <_dtoa_r+0x5a8>)
 80092a0:	f7f7 f924 	bl	80004ec <__aeabi_dmul>
 80092a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80092a8:	f7f7 fba6 	bl	80009f8 <__aeabi_dcmpge>
 80092ac:	9c08      	ldr	r4, [sp, #32]
 80092ae:	4626      	mov	r6, r4
 80092b0:	2800      	cmp	r0, #0
 80092b2:	f040 8241 	bne.w	8009738 <_dtoa_r+0x940>
 80092b6:	2331      	movs	r3, #49	; 0x31
 80092b8:	9f03      	ldr	r7, [sp, #12]
 80092ba:	f10b 0b01 	add.w	fp, fp, #1
 80092be:	f807 3b01 	strb.w	r3, [r7], #1
 80092c2:	e23d      	b.n	8009740 <_dtoa_r+0x948>
 80092c4:	07e2      	lsls	r2, r4, #31
 80092c6:	d505      	bpl.n	80092d4 <_dtoa_r+0x4dc>
 80092c8:	e9d6 2300 	ldrd	r2, r3, [r6]
 80092cc:	f7f7 f90e 	bl	80004ec <__aeabi_dmul>
 80092d0:	2301      	movs	r3, #1
 80092d2:	3701      	adds	r7, #1
 80092d4:	1064      	asrs	r4, r4, #1
 80092d6:	3608      	adds	r6, #8
 80092d8:	e76d      	b.n	80091b6 <_dtoa_r+0x3be>
 80092da:	2702      	movs	r7, #2
 80092dc:	e770      	b.n	80091c0 <_dtoa_r+0x3c8>
 80092de:	46d8      	mov	r8, fp
 80092e0:	9c08      	ldr	r4, [sp, #32]
 80092e2:	e78f      	b.n	8009204 <_dtoa_r+0x40c>
 80092e4:	9903      	ldr	r1, [sp, #12]
 80092e6:	4b29      	ldr	r3, [pc, #164]	; (800938c <_dtoa_r+0x594>)
 80092e8:	4421      	add	r1, r4
 80092ea:	9112      	str	r1, [sp, #72]	; 0x48
 80092ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80092ee:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80092f2:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 80092f6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80092fa:	2900      	cmp	r1, #0
 80092fc:	d054      	beq.n	80093a8 <_dtoa_r+0x5b0>
 80092fe:	2000      	movs	r0, #0
 8009300:	4928      	ldr	r1, [pc, #160]	; (80093a4 <_dtoa_r+0x5ac>)
 8009302:	f7f7 fa1d 	bl	8000740 <__aeabi_ddiv>
 8009306:	463b      	mov	r3, r7
 8009308:	4632      	mov	r2, r6
 800930a:	f7f6 ff37 	bl	800017c <__aeabi_dsub>
 800930e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8009312:	9f03      	ldr	r7, [sp, #12]
 8009314:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009318:	f7f7 fb98 	bl	8000a4c <__aeabi_d2iz>
 800931c:	4604      	mov	r4, r0
 800931e:	f7f7 f87b 	bl	8000418 <__aeabi_i2d>
 8009322:	4602      	mov	r2, r0
 8009324:	460b      	mov	r3, r1
 8009326:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800932a:	f7f6 ff27 	bl	800017c <__aeabi_dsub>
 800932e:	4602      	mov	r2, r0
 8009330:	460b      	mov	r3, r1
 8009332:	3430      	adds	r4, #48	; 0x30
 8009334:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8009338:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800933c:	f807 4b01 	strb.w	r4, [r7], #1
 8009340:	f7f7 fb46 	bl	80009d0 <__aeabi_dcmplt>
 8009344:	2800      	cmp	r0, #0
 8009346:	d173      	bne.n	8009430 <_dtoa_r+0x638>
 8009348:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800934c:	2000      	movs	r0, #0
 800934e:	4911      	ldr	r1, [pc, #68]	; (8009394 <_dtoa_r+0x59c>)
 8009350:	f7f6 ff14 	bl	800017c <__aeabi_dsub>
 8009354:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009358:	f7f7 fb3a 	bl	80009d0 <__aeabi_dcmplt>
 800935c:	2800      	cmp	r0, #0
 800935e:	f040 80b6 	bne.w	80094ce <_dtoa_r+0x6d6>
 8009362:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8009364:	429f      	cmp	r7, r3
 8009366:	f43f af7a 	beq.w	800925e <_dtoa_r+0x466>
 800936a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800936e:	2200      	movs	r2, #0
 8009370:	4b09      	ldr	r3, [pc, #36]	; (8009398 <_dtoa_r+0x5a0>)
 8009372:	f7f7 f8bb 	bl	80004ec <__aeabi_dmul>
 8009376:	2200      	movs	r2, #0
 8009378:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800937c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009380:	4b05      	ldr	r3, [pc, #20]	; (8009398 <_dtoa_r+0x5a0>)
 8009382:	f7f7 f8b3 	bl	80004ec <__aeabi_dmul>
 8009386:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800938a:	e7c3      	b.n	8009314 <_dtoa_r+0x51c>
 800938c:	0800e6a0 	.word	0x0800e6a0
 8009390:	0800e678 	.word	0x0800e678
 8009394:	3ff00000 	.word	0x3ff00000
 8009398:	40240000 	.word	0x40240000
 800939c:	401c0000 	.word	0x401c0000
 80093a0:	40140000 	.word	0x40140000
 80093a4:	3fe00000 	.word	0x3fe00000
 80093a8:	4630      	mov	r0, r6
 80093aa:	4639      	mov	r1, r7
 80093ac:	f7f7 f89e 	bl	80004ec <__aeabi_dmul>
 80093b0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093b2:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80093b6:	9c03      	ldr	r4, [sp, #12]
 80093b8:	9314      	str	r3, [sp, #80]	; 0x50
 80093ba:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093be:	f7f7 fb45 	bl	8000a4c <__aeabi_d2iz>
 80093c2:	9015      	str	r0, [sp, #84]	; 0x54
 80093c4:	f7f7 f828 	bl	8000418 <__aeabi_i2d>
 80093c8:	4602      	mov	r2, r0
 80093ca:	460b      	mov	r3, r1
 80093cc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80093d0:	f7f6 fed4 	bl	800017c <__aeabi_dsub>
 80093d4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80093d6:	4606      	mov	r6, r0
 80093d8:	3330      	adds	r3, #48	; 0x30
 80093da:	f804 3b01 	strb.w	r3, [r4], #1
 80093de:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80093e0:	460f      	mov	r7, r1
 80093e2:	429c      	cmp	r4, r3
 80093e4:	f04f 0200 	mov.w	r2, #0
 80093e8:	d124      	bne.n	8009434 <_dtoa_r+0x63c>
 80093ea:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80093ee:	4baf      	ldr	r3, [pc, #700]	; (80096ac <_dtoa_r+0x8b4>)
 80093f0:	f7f6 fec6 	bl	8000180 <__adddf3>
 80093f4:	4602      	mov	r2, r0
 80093f6:	460b      	mov	r3, r1
 80093f8:	4630      	mov	r0, r6
 80093fa:	4639      	mov	r1, r7
 80093fc:	f7f7 fb06 	bl	8000a0c <__aeabi_dcmpgt>
 8009400:	2800      	cmp	r0, #0
 8009402:	d163      	bne.n	80094cc <_dtoa_r+0x6d4>
 8009404:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009408:	2000      	movs	r0, #0
 800940a:	49a8      	ldr	r1, [pc, #672]	; (80096ac <_dtoa_r+0x8b4>)
 800940c:	f7f6 feb6 	bl	800017c <__aeabi_dsub>
 8009410:	4602      	mov	r2, r0
 8009412:	460b      	mov	r3, r1
 8009414:	4630      	mov	r0, r6
 8009416:	4639      	mov	r1, r7
 8009418:	f7f7 fada 	bl	80009d0 <__aeabi_dcmplt>
 800941c:	2800      	cmp	r0, #0
 800941e:	f43f af1e 	beq.w	800925e <_dtoa_r+0x466>
 8009422:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8009424:	1e7b      	subs	r3, r7, #1
 8009426:	9314      	str	r3, [sp, #80]	; 0x50
 8009428:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800942c:	2b30      	cmp	r3, #48	; 0x30
 800942e:	d0f8      	beq.n	8009422 <_dtoa_r+0x62a>
 8009430:	46c3      	mov	fp, r8
 8009432:	e03b      	b.n	80094ac <_dtoa_r+0x6b4>
 8009434:	4b9e      	ldr	r3, [pc, #632]	; (80096b0 <_dtoa_r+0x8b8>)
 8009436:	f7f7 f859 	bl	80004ec <__aeabi_dmul>
 800943a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800943e:	e7bc      	b.n	80093ba <_dtoa_r+0x5c2>
 8009440:	9f03      	ldr	r7, [sp, #12]
 8009442:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8009446:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800944a:	4640      	mov	r0, r8
 800944c:	4649      	mov	r1, r9
 800944e:	f7f7 f977 	bl	8000740 <__aeabi_ddiv>
 8009452:	f7f7 fafb 	bl	8000a4c <__aeabi_d2iz>
 8009456:	4604      	mov	r4, r0
 8009458:	f7f6 ffde 	bl	8000418 <__aeabi_i2d>
 800945c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009460:	f7f7 f844 	bl	80004ec <__aeabi_dmul>
 8009464:	4602      	mov	r2, r0
 8009466:	460b      	mov	r3, r1
 8009468:	4640      	mov	r0, r8
 800946a:	4649      	mov	r1, r9
 800946c:	f7f6 fe86 	bl	800017c <__aeabi_dsub>
 8009470:	f104 0630 	add.w	r6, r4, #48	; 0x30
 8009474:	f807 6b01 	strb.w	r6, [r7], #1
 8009478:	9e03      	ldr	r6, [sp, #12]
 800947a:	f8dd c020 	ldr.w	ip, [sp, #32]
 800947e:	1bbe      	subs	r6, r7, r6
 8009480:	45b4      	cmp	ip, r6
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	d136      	bne.n	80094f6 <_dtoa_r+0x6fe>
 8009488:	f7f6 fe7a 	bl	8000180 <__adddf3>
 800948c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009490:	4680      	mov	r8, r0
 8009492:	4689      	mov	r9, r1
 8009494:	f7f7 faba 	bl	8000a0c <__aeabi_dcmpgt>
 8009498:	bb58      	cbnz	r0, 80094f2 <_dtoa_r+0x6fa>
 800949a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800949e:	4640      	mov	r0, r8
 80094a0:	4649      	mov	r1, r9
 80094a2:	f7f7 fa8b 	bl	80009bc <__aeabi_dcmpeq>
 80094a6:	b108      	cbz	r0, 80094ac <_dtoa_r+0x6b4>
 80094a8:	07e3      	lsls	r3, r4, #31
 80094aa:	d422      	bmi.n	80094f2 <_dtoa_r+0x6fa>
 80094ac:	4651      	mov	r1, sl
 80094ae:	4628      	mov	r0, r5
 80094b0:	f000 ff2e 	bl	800a310 <_Bfree>
 80094b4:	2300      	movs	r3, #0
 80094b6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 80094b8:	703b      	strb	r3, [r7, #0]
 80094ba:	f10b 0301 	add.w	r3, fp, #1
 80094be:	6013      	str	r3, [r2, #0]
 80094c0:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	f43f ace6 	beq.w	8008e94 <_dtoa_r+0x9c>
 80094c8:	601f      	str	r7, [r3, #0]
 80094ca:	e4e3      	b.n	8008e94 <_dtoa_r+0x9c>
 80094cc:	4627      	mov	r7, r4
 80094ce:	463b      	mov	r3, r7
 80094d0:	461f      	mov	r7, r3
 80094d2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80094d6:	2a39      	cmp	r2, #57	; 0x39
 80094d8:	d107      	bne.n	80094ea <_dtoa_r+0x6f2>
 80094da:	9a03      	ldr	r2, [sp, #12]
 80094dc:	429a      	cmp	r2, r3
 80094de:	d1f7      	bne.n	80094d0 <_dtoa_r+0x6d8>
 80094e0:	2230      	movs	r2, #48	; 0x30
 80094e2:	9903      	ldr	r1, [sp, #12]
 80094e4:	f108 0801 	add.w	r8, r8, #1
 80094e8:	700a      	strb	r2, [r1, #0]
 80094ea:	781a      	ldrb	r2, [r3, #0]
 80094ec:	3201      	adds	r2, #1
 80094ee:	701a      	strb	r2, [r3, #0]
 80094f0:	e79e      	b.n	8009430 <_dtoa_r+0x638>
 80094f2:	46d8      	mov	r8, fp
 80094f4:	e7eb      	b.n	80094ce <_dtoa_r+0x6d6>
 80094f6:	2200      	movs	r2, #0
 80094f8:	4b6d      	ldr	r3, [pc, #436]	; (80096b0 <_dtoa_r+0x8b8>)
 80094fa:	f7f6 fff7 	bl	80004ec <__aeabi_dmul>
 80094fe:	2200      	movs	r2, #0
 8009500:	2300      	movs	r3, #0
 8009502:	4680      	mov	r8, r0
 8009504:	4689      	mov	r9, r1
 8009506:	f7f7 fa59 	bl	80009bc <__aeabi_dcmpeq>
 800950a:	2800      	cmp	r0, #0
 800950c:	d09b      	beq.n	8009446 <_dtoa_r+0x64e>
 800950e:	e7cd      	b.n	80094ac <_dtoa_r+0x6b4>
 8009510:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8009512:	2a00      	cmp	r2, #0
 8009514:	f000 80c4 	beq.w	80096a0 <_dtoa_r+0x8a8>
 8009518:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800951a:	2a01      	cmp	r2, #1
 800951c:	f300 80a8 	bgt.w	8009670 <_dtoa_r+0x878>
 8009520:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8009522:	2a00      	cmp	r2, #0
 8009524:	f000 80a0 	beq.w	8009668 <_dtoa_r+0x870>
 8009528:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800952c:	464f      	mov	r7, r9
 800952e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8009530:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009532:	2101      	movs	r1, #1
 8009534:	441a      	add	r2, r3
 8009536:	4628      	mov	r0, r5
 8009538:	4499      	add	r9, r3
 800953a:	9209      	str	r2, [sp, #36]	; 0x24
 800953c:	f000 ffe8 	bl	800a510 <__i2b>
 8009540:	4606      	mov	r6, r0
 8009542:	b15f      	cbz	r7, 800955c <_dtoa_r+0x764>
 8009544:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009546:	2b00      	cmp	r3, #0
 8009548:	dd08      	ble.n	800955c <_dtoa_r+0x764>
 800954a:	42bb      	cmp	r3, r7
 800954c:	bfa8      	it	ge
 800954e:	463b      	movge	r3, r7
 8009550:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009552:	eba9 0903 	sub.w	r9, r9, r3
 8009556:	1aff      	subs	r7, r7, r3
 8009558:	1ad3      	subs	r3, r2, r3
 800955a:	9309      	str	r3, [sp, #36]	; 0x24
 800955c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800955e:	b1f3      	cbz	r3, 800959e <_dtoa_r+0x7a6>
 8009560:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009562:	2b00      	cmp	r3, #0
 8009564:	f000 80a0 	beq.w	80096a8 <_dtoa_r+0x8b0>
 8009568:	2c00      	cmp	r4, #0
 800956a:	dd10      	ble.n	800958e <_dtoa_r+0x796>
 800956c:	4631      	mov	r1, r6
 800956e:	4622      	mov	r2, r4
 8009570:	4628      	mov	r0, r5
 8009572:	f001 f88b 	bl	800a68c <__pow5mult>
 8009576:	4652      	mov	r2, sl
 8009578:	4601      	mov	r1, r0
 800957a:	4606      	mov	r6, r0
 800957c:	4628      	mov	r0, r5
 800957e:	f000 ffdd 	bl	800a53c <__multiply>
 8009582:	4680      	mov	r8, r0
 8009584:	4651      	mov	r1, sl
 8009586:	4628      	mov	r0, r5
 8009588:	f000 fec2 	bl	800a310 <_Bfree>
 800958c:	46c2      	mov	sl, r8
 800958e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009590:	1b1a      	subs	r2, r3, r4
 8009592:	d004      	beq.n	800959e <_dtoa_r+0x7a6>
 8009594:	4651      	mov	r1, sl
 8009596:	4628      	mov	r0, r5
 8009598:	f001 f878 	bl	800a68c <__pow5mult>
 800959c:	4682      	mov	sl, r0
 800959e:	2101      	movs	r1, #1
 80095a0:	4628      	mov	r0, r5
 80095a2:	f000 ffb5 	bl	800a510 <__i2b>
 80095a6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80095a8:	4604      	mov	r4, r0
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	f340 8082 	ble.w	80096b4 <_dtoa_r+0x8bc>
 80095b0:	461a      	mov	r2, r3
 80095b2:	4601      	mov	r1, r0
 80095b4:	4628      	mov	r0, r5
 80095b6:	f001 f869 	bl	800a68c <__pow5mult>
 80095ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80095bc:	4604      	mov	r4, r0
 80095be:	2b01      	cmp	r3, #1
 80095c0:	dd7b      	ble.n	80096ba <_dtoa_r+0x8c2>
 80095c2:	f04f 0800 	mov.w	r8, #0
 80095c6:	6923      	ldr	r3, [r4, #16]
 80095c8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80095cc:	6918      	ldr	r0, [r3, #16]
 80095ce:	f000 ff51 	bl	800a474 <__hi0bits>
 80095d2:	f1c0 0020 	rsb	r0, r0, #32
 80095d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095d8:	4418      	add	r0, r3
 80095da:	f010 001f 	ands.w	r0, r0, #31
 80095de:	f000 8092 	beq.w	8009706 <_dtoa_r+0x90e>
 80095e2:	f1c0 0320 	rsb	r3, r0, #32
 80095e6:	2b04      	cmp	r3, #4
 80095e8:	f340 8085 	ble.w	80096f6 <_dtoa_r+0x8fe>
 80095ec:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095ee:	f1c0 001c 	rsb	r0, r0, #28
 80095f2:	4403      	add	r3, r0
 80095f4:	4481      	add	r9, r0
 80095f6:	4407      	add	r7, r0
 80095f8:	9309      	str	r3, [sp, #36]	; 0x24
 80095fa:	f1b9 0f00 	cmp.w	r9, #0
 80095fe:	dd05      	ble.n	800960c <_dtoa_r+0x814>
 8009600:	4651      	mov	r1, sl
 8009602:	464a      	mov	r2, r9
 8009604:	4628      	mov	r0, r5
 8009606:	f001 f89b 	bl	800a740 <__lshift>
 800960a:	4682      	mov	sl, r0
 800960c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800960e:	2b00      	cmp	r3, #0
 8009610:	dd05      	ble.n	800961e <_dtoa_r+0x826>
 8009612:	4621      	mov	r1, r4
 8009614:	461a      	mov	r2, r3
 8009616:	4628      	mov	r0, r5
 8009618:	f001 f892 	bl	800a740 <__lshift>
 800961c:	4604      	mov	r4, r0
 800961e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009620:	2b00      	cmp	r3, #0
 8009622:	d072      	beq.n	800970a <_dtoa_r+0x912>
 8009624:	4621      	mov	r1, r4
 8009626:	4650      	mov	r0, sl
 8009628:	f001 f8f6 	bl	800a818 <__mcmp>
 800962c:	2800      	cmp	r0, #0
 800962e:	da6c      	bge.n	800970a <_dtoa_r+0x912>
 8009630:	2300      	movs	r3, #0
 8009632:	4651      	mov	r1, sl
 8009634:	220a      	movs	r2, #10
 8009636:	4628      	mov	r0, r5
 8009638:	f000 fe8c 	bl	800a354 <__multadd>
 800963c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800963e:	4682      	mov	sl, r0
 8009640:	f10b 3bff 	add.w	fp, fp, #4294967295
 8009644:	2b00      	cmp	r3, #0
 8009646:	f000 81ac 	beq.w	80099a2 <_dtoa_r+0xbaa>
 800964a:	2300      	movs	r3, #0
 800964c:	4631      	mov	r1, r6
 800964e:	220a      	movs	r2, #10
 8009650:	4628      	mov	r0, r5
 8009652:	f000 fe7f 	bl	800a354 <__multadd>
 8009656:	9b06      	ldr	r3, [sp, #24]
 8009658:	4606      	mov	r6, r0
 800965a:	2b00      	cmp	r3, #0
 800965c:	f300 8093 	bgt.w	8009786 <_dtoa_r+0x98e>
 8009660:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009662:	2b02      	cmp	r3, #2
 8009664:	dc59      	bgt.n	800971a <_dtoa_r+0x922>
 8009666:	e08e      	b.n	8009786 <_dtoa_r+0x98e>
 8009668:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800966a:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800966e:	e75d      	b.n	800952c <_dtoa_r+0x734>
 8009670:	9b08      	ldr	r3, [sp, #32]
 8009672:	1e5c      	subs	r4, r3, #1
 8009674:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009676:	42a3      	cmp	r3, r4
 8009678:	bfbf      	itttt	lt
 800967a:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800967c:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 800967e:	1ae3      	sublt	r3, r4, r3
 8009680:	18d2      	addlt	r2, r2, r3
 8009682:	bfa8      	it	ge
 8009684:	1b1c      	subge	r4, r3, r4
 8009686:	9b08      	ldr	r3, [sp, #32]
 8009688:	bfbe      	ittt	lt
 800968a:	940a      	strlt	r4, [sp, #40]	; 0x28
 800968c:	920e      	strlt	r2, [sp, #56]	; 0x38
 800968e:	2400      	movlt	r4, #0
 8009690:	2b00      	cmp	r3, #0
 8009692:	bfb5      	itete	lt
 8009694:	eba9 0703 	sublt.w	r7, r9, r3
 8009698:	464f      	movge	r7, r9
 800969a:	2300      	movlt	r3, #0
 800969c:	9b08      	ldrge	r3, [sp, #32]
 800969e:	e747      	b.n	8009530 <_dtoa_r+0x738>
 80096a0:	464f      	mov	r7, r9
 80096a2:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 80096a4:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 80096a6:	e74c      	b.n	8009542 <_dtoa_r+0x74a>
 80096a8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80096aa:	e773      	b.n	8009594 <_dtoa_r+0x79c>
 80096ac:	3fe00000 	.word	0x3fe00000
 80096b0:	40240000 	.word	0x40240000
 80096b4:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80096b6:	2b01      	cmp	r3, #1
 80096b8:	dc18      	bgt.n	80096ec <_dtoa_r+0x8f4>
 80096ba:	9b04      	ldr	r3, [sp, #16]
 80096bc:	b9b3      	cbnz	r3, 80096ec <_dtoa_r+0x8f4>
 80096be:	9b05      	ldr	r3, [sp, #20]
 80096c0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80096c4:	b993      	cbnz	r3, 80096ec <_dtoa_r+0x8f4>
 80096c6:	9b05      	ldr	r3, [sp, #20]
 80096c8:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80096cc:	0d1b      	lsrs	r3, r3, #20
 80096ce:	051b      	lsls	r3, r3, #20
 80096d0:	b17b      	cbz	r3, 80096f2 <_dtoa_r+0x8fa>
 80096d2:	f04f 0801 	mov.w	r8, #1
 80096d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80096d8:	f109 0901 	add.w	r9, r9, #1
 80096dc:	3301      	adds	r3, #1
 80096de:	9309      	str	r3, [sp, #36]	; 0x24
 80096e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80096e2:	2b00      	cmp	r3, #0
 80096e4:	f47f af6f 	bne.w	80095c6 <_dtoa_r+0x7ce>
 80096e8:	2001      	movs	r0, #1
 80096ea:	e774      	b.n	80095d6 <_dtoa_r+0x7de>
 80096ec:	f04f 0800 	mov.w	r8, #0
 80096f0:	e7f6      	b.n	80096e0 <_dtoa_r+0x8e8>
 80096f2:	4698      	mov	r8, r3
 80096f4:	e7f4      	b.n	80096e0 <_dtoa_r+0x8e8>
 80096f6:	d080      	beq.n	80095fa <_dtoa_r+0x802>
 80096f8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80096fa:	331c      	adds	r3, #28
 80096fc:	441a      	add	r2, r3
 80096fe:	4499      	add	r9, r3
 8009700:	441f      	add	r7, r3
 8009702:	9209      	str	r2, [sp, #36]	; 0x24
 8009704:	e779      	b.n	80095fa <_dtoa_r+0x802>
 8009706:	4603      	mov	r3, r0
 8009708:	e7f6      	b.n	80096f8 <_dtoa_r+0x900>
 800970a:	9b08      	ldr	r3, [sp, #32]
 800970c:	2b00      	cmp	r3, #0
 800970e:	dc34      	bgt.n	800977a <_dtoa_r+0x982>
 8009710:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8009712:	2b02      	cmp	r3, #2
 8009714:	dd31      	ble.n	800977a <_dtoa_r+0x982>
 8009716:	9b08      	ldr	r3, [sp, #32]
 8009718:	9306      	str	r3, [sp, #24]
 800971a:	9b06      	ldr	r3, [sp, #24]
 800971c:	b963      	cbnz	r3, 8009738 <_dtoa_r+0x940>
 800971e:	4621      	mov	r1, r4
 8009720:	2205      	movs	r2, #5
 8009722:	4628      	mov	r0, r5
 8009724:	f000 fe16 	bl	800a354 <__multadd>
 8009728:	4601      	mov	r1, r0
 800972a:	4604      	mov	r4, r0
 800972c:	4650      	mov	r0, sl
 800972e:	f001 f873 	bl	800a818 <__mcmp>
 8009732:	2800      	cmp	r0, #0
 8009734:	f73f adbf 	bgt.w	80092b6 <_dtoa_r+0x4be>
 8009738:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800973a:	9f03      	ldr	r7, [sp, #12]
 800973c:	ea6f 0b03 	mvn.w	fp, r3
 8009740:	f04f 0800 	mov.w	r8, #0
 8009744:	4621      	mov	r1, r4
 8009746:	4628      	mov	r0, r5
 8009748:	f000 fde2 	bl	800a310 <_Bfree>
 800974c:	2e00      	cmp	r6, #0
 800974e:	f43f aead 	beq.w	80094ac <_dtoa_r+0x6b4>
 8009752:	f1b8 0f00 	cmp.w	r8, #0
 8009756:	d005      	beq.n	8009764 <_dtoa_r+0x96c>
 8009758:	45b0      	cmp	r8, r6
 800975a:	d003      	beq.n	8009764 <_dtoa_r+0x96c>
 800975c:	4641      	mov	r1, r8
 800975e:	4628      	mov	r0, r5
 8009760:	f000 fdd6 	bl	800a310 <_Bfree>
 8009764:	4631      	mov	r1, r6
 8009766:	4628      	mov	r0, r5
 8009768:	f000 fdd2 	bl	800a310 <_Bfree>
 800976c:	e69e      	b.n	80094ac <_dtoa_r+0x6b4>
 800976e:	2400      	movs	r4, #0
 8009770:	4626      	mov	r6, r4
 8009772:	e7e1      	b.n	8009738 <_dtoa_r+0x940>
 8009774:	46c3      	mov	fp, r8
 8009776:	4626      	mov	r6, r4
 8009778:	e59d      	b.n	80092b6 <_dtoa_r+0x4be>
 800977a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800977c:	2b00      	cmp	r3, #0
 800977e:	f000 80c8 	beq.w	8009912 <_dtoa_r+0xb1a>
 8009782:	9b08      	ldr	r3, [sp, #32]
 8009784:	9306      	str	r3, [sp, #24]
 8009786:	2f00      	cmp	r7, #0
 8009788:	dd05      	ble.n	8009796 <_dtoa_r+0x99e>
 800978a:	4631      	mov	r1, r6
 800978c:	463a      	mov	r2, r7
 800978e:	4628      	mov	r0, r5
 8009790:	f000 ffd6 	bl	800a740 <__lshift>
 8009794:	4606      	mov	r6, r0
 8009796:	f1b8 0f00 	cmp.w	r8, #0
 800979a:	d05b      	beq.n	8009854 <_dtoa_r+0xa5c>
 800979c:	4628      	mov	r0, r5
 800979e:	6871      	ldr	r1, [r6, #4]
 80097a0:	f000 fd76 	bl	800a290 <_Balloc>
 80097a4:	4607      	mov	r7, r0
 80097a6:	b928      	cbnz	r0, 80097b4 <_dtoa_r+0x9bc>
 80097a8:	4602      	mov	r2, r0
 80097aa:	f240 21ef 	movw	r1, #751	; 0x2ef
 80097ae:	4b81      	ldr	r3, [pc, #516]	; (80099b4 <_dtoa_r+0xbbc>)
 80097b0:	f7ff bb36 	b.w	8008e20 <_dtoa_r+0x28>
 80097b4:	6932      	ldr	r2, [r6, #16]
 80097b6:	f106 010c 	add.w	r1, r6, #12
 80097ba:	3202      	adds	r2, #2
 80097bc:	0092      	lsls	r2, r2, #2
 80097be:	300c      	adds	r0, #12
 80097c0:	f7ff fa79 	bl	8008cb6 <memcpy>
 80097c4:	2201      	movs	r2, #1
 80097c6:	4639      	mov	r1, r7
 80097c8:	4628      	mov	r0, r5
 80097ca:	f000 ffb9 	bl	800a740 <__lshift>
 80097ce:	46b0      	mov	r8, r6
 80097d0:	4606      	mov	r6, r0
 80097d2:	9b03      	ldr	r3, [sp, #12]
 80097d4:	9a03      	ldr	r2, [sp, #12]
 80097d6:	3301      	adds	r3, #1
 80097d8:	9308      	str	r3, [sp, #32]
 80097da:	9b06      	ldr	r3, [sp, #24]
 80097dc:	4413      	add	r3, r2
 80097de:	930b      	str	r3, [sp, #44]	; 0x2c
 80097e0:	9b04      	ldr	r3, [sp, #16]
 80097e2:	f003 0301 	and.w	r3, r3, #1
 80097e6:	930a      	str	r3, [sp, #40]	; 0x28
 80097e8:	9b08      	ldr	r3, [sp, #32]
 80097ea:	4621      	mov	r1, r4
 80097ec:	3b01      	subs	r3, #1
 80097ee:	4650      	mov	r0, sl
 80097f0:	9304      	str	r3, [sp, #16]
 80097f2:	f7ff fa75 	bl	8008ce0 <quorem>
 80097f6:	4641      	mov	r1, r8
 80097f8:	9006      	str	r0, [sp, #24]
 80097fa:	f100 0930 	add.w	r9, r0, #48	; 0x30
 80097fe:	4650      	mov	r0, sl
 8009800:	f001 f80a 	bl	800a818 <__mcmp>
 8009804:	4632      	mov	r2, r6
 8009806:	9009      	str	r0, [sp, #36]	; 0x24
 8009808:	4621      	mov	r1, r4
 800980a:	4628      	mov	r0, r5
 800980c:	f001 f820 	bl	800a850 <__mdiff>
 8009810:	68c2      	ldr	r2, [r0, #12]
 8009812:	4607      	mov	r7, r0
 8009814:	bb02      	cbnz	r2, 8009858 <_dtoa_r+0xa60>
 8009816:	4601      	mov	r1, r0
 8009818:	4650      	mov	r0, sl
 800981a:	f000 fffd 	bl	800a818 <__mcmp>
 800981e:	4602      	mov	r2, r0
 8009820:	4639      	mov	r1, r7
 8009822:	4628      	mov	r0, r5
 8009824:	920c      	str	r2, [sp, #48]	; 0x30
 8009826:	f000 fd73 	bl	800a310 <_Bfree>
 800982a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800982c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800982e:	9f08      	ldr	r7, [sp, #32]
 8009830:	ea43 0102 	orr.w	r1, r3, r2
 8009834:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009836:	4319      	orrs	r1, r3
 8009838:	d110      	bne.n	800985c <_dtoa_r+0xa64>
 800983a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800983e:	d029      	beq.n	8009894 <_dtoa_r+0xa9c>
 8009840:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009842:	2b00      	cmp	r3, #0
 8009844:	dd02      	ble.n	800984c <_dtoa_r+0xa54>
 8009846:	9b06      	ldr	r3, [sp, #24]
 8009848:	f103 0931 	add.w	r9, r3, #49	; 0x31
 800984c:	9b04      	ldr	r3, [sp, #16]
 800984e:	f883 9000 	strb.w	r9, [r3]
 8009852:	e777      	b.n	8009744 <_dtoa_r+0x94c>
 8009854:	4630      	mov	r0, r6
 8009856:	e7ba      	b.n	80097ce <_dtoa_r+0x9d6>
 8009858:	2201      	movs	r2, #1
 800985a:	e7e1      	b.n	8009820 <_dtoa_r+0xa28>
 800985c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800985e:	2b00      	cmp	r3, #0
 8009860:	db04      	blt.n	800986c <_dtoa_r+0xa74>
 8009862:	9922      	ldr	r1, [sp, #136]	; 0x88
 8009864:	430b      	orrs	r3, r1
 8009866:	990a      	ldr	r1, [sp, #40]	; 0x28
 8009868:	430b      	orrs	r3, r1
 800986a:	d120      	bne.n	80098ae <_dtoa_r+0xab6>
 800986c:	2a00      	cmp	r2, #0
 800986e:	dded      	ble.n	800984c <_dtoa_r+0xa54>
 8009870:	4651      	mov	r1, sl
 8009872:	2201      	movs	r2, #1
 8009874:	4628      	mov	r0, r5
 8009876:	f000 ff63 	bl	800a740 <__lshift>
 800987a:	4621      	mov	r1, r4
 800987c:	4682      	mov	sl, r0
 800987e:	f000 ffcb 	bl	800a818 <__mcmp>
 8009882:	2800      	cmp	r0, #0
 8009884:	dc03      	bgt.n	800988e <_dtoa_r+0xa96>
 8009886:	d1e1      	bne.n	800984c <_dtoa_r+0xa54>
 8009888:	f019 0f01 	tst.w	r9, #1
 800988c:	d0de      	beq.n	800984c <_dtoa_r+0xa54>
 800988e:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8009892:	d1d8      	bne.n	8009846 <_dtoa_r+0xa4e>
 8009894:	2339      	movs	r3, #57	; 0x39
 8009896:	9a04      	ldr	r2, [sp, #16]
 8009898:	7013      	strb	r3, [r2, #0]
 800989a:	463b      	mov	r3, r7
 800989c:	461f      	mov	r7, r3
 800989e:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 80098a2:	3b01      	subs	r3, #1
 80098a4:	2a39      	cmp	r2, #57	; 0x39
 80098a6:	d06b      	beq.n	8009980 <_dtoa_r+0xb88>
 80098a8:	3201      	adds	r2, #1
 80098aa:	701a      	strb	r2, [r3, #0]
 80098ac:	e74a      	b.n	8009744 <_dtoa_r+0x94c>
 80098ae:	2a00      	cmp	r2, #0
 80098b0:	dd07      	ble.n	80098c2 <_dtoa_r+0xaca>
 80098b2:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80098b6:	d0ed      	beq.n	8009894 <_dtoa_r+0xa9c>
 80098b8:	9a04      	ldr	r2, [sp, #16]
 80098ba:	f109 0301 	add.w	r3, r9, #1
 80098be:	7013      	strb	r3, [r2, #0]
 80098c0:	e740      	b.n	8009744 <_dtoa_r+0x94c>
 80098c2:	9b08      	ldr	r3, [sp, #32]
 80098c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80098c6:	f803 9c01 	strb.w	r9, [r3, #-1]
 80098ca:	4293      	cmp	r3, r2
 80098cc:	d042      	beq.n	8009954 <_dtoa_r+0xb5c>
 80098ce:	4651      	mov	r1, sl
 80098d0:	2300      	movs	r3, #0
 80098d2:	220a      	movs	r2, #10
 80098d4:	4628      	mov	r0, r5
 80098d6:	f000 fd3d 	bl	800a354 <__multadd>
 80098da:	45b0      	cmp	r8, r6
 80098dc:	4682      	mov	sl, r0
 80098de:	f04f 0300 	mov.w	r3, #0
 80098e2:	f04f 020a 	mov.w	r2, #10
 80098e6:	4641      	mov	r1, r8
 80098e8:	4628      	mov	r0, r5
 80098ea:	d107      	bne.n	80098fc <_dtoa_r+0xb04>
 80098ec:	f000 fd32 	bl	800a354 <__multadd>
 80098f0:	4680      	mov	r8, r0
 80098f2:	4606      	mov	r6, r0
 80098f4:	9b08      	ldr	r3, [sp, #32]
 80098f6:	3301      	adds	r3, #1
 80098f8:	9308      	str	r3, [sp, #32]
 80098fa:	e775      	b.n	80097e8 <_dtoa_r+0x9f0>
 80098fc:	f000 fd2a 	bl	800a354 <__multadd>
 8009900:	4631      	mov	r1, r6
 8009902:	4680      	mov	r8, r0
 8009904:	2300      	movs	r3, #0
 8009906:	220a      	movs	r2, #10
 8009908:	4628      	mov	r0, r5
 800990a:	f000 fd23 	bl	800a354 <__multadd>
 800990e:	4606      	mov	r6, r0
 8009910:	e7f0      	b.n	80098f4 <_dtoa_r+0xafc>
 8009912:	9b08      	ldr	r3, [sp, #32]
 8009914:	9306      	str	r3, [sp, #24]
 8009916:	9f03      	ldr	r7, [sp, #12]
 8009918:	4621      	mov	r1, r4
 800991a:	4650      	mov	r0, sl
 800991c:	f7ff f9e0 	bl	8008ce0 <quorem>
 8009920:	9b03      	ldr	r3, [sp, #12]
 8009922:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8009926:	f807 9b01 	strb.w	r9, [r7], #1
 800992a:	1afa      	subs	r2, r7, r3
 800992c:	9b06      	ldr	r3, [sp, #24]
 800992e:	4293      	cmp	r3, r2
 8009930:	dd07      	ble.n	8009942 <_dtoa_r+0xb4a>
 8009932:	4651      	mov	r1, sl
 8009934:	2300      	movs	r3, #0
 8009936:	220a      	movs	r2, #10
 8009938:	4628      	mov	r0, r5
 800993a:	f000 fd0b 	bl	800a354 <__multadd>
 800993e:	4682      	mov	sl, r0
 8009940:	e7ea      	b.n	8009918 <_dtoa_r+0xb20>
 8009942:	9b06      	ldr	r3, [sp, #24]
 8009944:	f04f 0800 	mov.w	r8, #0
 8009948:	2b00      	cmp	r3, #0
 800994a:	bfcc      	ite	gt
 800994c:	461f      	movgt	r7, r3
 800994e:	2701      	movle	r7, #1
 8009950:	9b03      	ldr	r3, [sp, #12]
 8009952:	441f      	add	r7, r3
 8009954:	4651      	mov	r1, sl
 8009956:	2201      	movs	r2, #1
 8009958:	4628      	mov	r0, r5
 800995a:	f000 fef1 	bl	800a740 <__lshift>
 800995e:	4621      	mov	r1, r4
 8009960:	4682      	mov	sl, r0
 8009962:	f000 ff59 	bl	800a818 <__mcmp>
 8009966:	2800      	cmp	r0, #0
 8009968:	dc97      	bgt.n	800989a <_dtoa_r+0xaa2>
 800996a:	d102      	bne.n	8009972 <_dtoa_r+0xb7a>
 800996c:	f019 0f01 	tst.w	r9, #1
 8009970:	d193      	bne.n	800989a <_dtoa_r+0xaa2>
 8009972:	463b      	mov	r3, r7
 8009974:	461f      	mov	r7, r3
 8009976:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800997a:	2a30      	cmp	r2, #48	; 0x30
 800997c:	d0fa      	beq.n	8009974 <_dtoa_r+0xb7c>
 800997e:	e6e1      	b.n	8009744 <_dtoa_r+0x94c>
 8009980:	9a03      	ldr	r2, [sp, #12]
 8009982:	429a      	cmp	r2, r3
 8009984:	d18a      	bne.n	800989c <_dtoa_r+0xaa4>
 8009986:	2331      	movs	r3, #49	; 0x31
 8009988:	f10b 0b01 	add.w	fp, fp, #1
 800998c:	e797      	b.n	80098be <_dtoa_r+0xac6>
 800998e:	4b0a      	ldr	r3, [pc, #40]	; (80099b8 <_dtoa_r+0xbc0>)
 8009990:	f7ff ba9f 	b.w	8008ed2 <_dtoa_r+0xda>
 8009994:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8009996:	2b00      	cmp	r3, #0
 8009998:	f47f aa77 	bne.w	8008e8a <_dtoa_r+0x92>
 800999c:	4b07      	ldr	r3, [pc, #28]	; (80099bc <_dtoa_r+0xbc4>)
 800999e:	f7ff ba98 	b.w	8008ed2 <_dtoa_r+0xda>
 80099a2:	9b06      	ldr	r3, [sp, #24]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	dcb6      	bgt.n	8009916 <_dtoa_r+0xb1e>
 80099a8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80099aa:	2b02      	cmp	r3, #2
 80099ac:	f73f aeb5 	bgt.w	800971a <_dtoa_r+0x922>
 80099b0:	e7b1      	b.n	8009916 <_dtoa_r+0xb1e>
 80099b2:	bf00      	nop
 80099b4:	0800e5a9 	.word	0x0800e5a9
 80099b8:	0800e501 	.word	0x0800e501
 80099bc:	0800e52d 	.word	0x0800e52d

080099c0 <_free_r>:
 80099c0:	b538      	push	{r3, r4, r5, lr}
 80099c2:	4605      	mov	r5, r0
 80099c4:	2900      	cmp	r1, #0
 80099c6:	d040      	beq.n	8009a4a <_free_r+0x8a>
 80099c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80099cc:	1f0c      	subs	r4, r1, #4
 80099ce:	2b00      	cmp	r3, #0
 80099d0:	bfb8      	it	lt
 80099d2:	18e4      	addlt	r4, r4, r3
 80099d4:	f000 fc50 	bl	800a278 <__malloc_lock>
 80099d8:	4a1c      	ldr	r2, [pc, #112]	; (8009a4c <_free_r+0x8c>)
 80099da:	6813      	ldr	r3, [r2, #0]
 80099dc:	b933      	cbnz	r3, 80099ec <_free_r+0x2c>
 80099de:	6063      	str	r3, [r4, #4]
 80099e0:	6014      	str	r4, [r2, #0]
 80099e2:	4628      	mov	r0, r5
 80099e4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80099e8:	f000 bc4c 	b.w	800a284 <__malloc_unlock>
 80099ec:	42a3      	cmp	r3, r4
 80099ee:	d908      	bls.n	8009a02 <_free_r+0x42>
 80099f0:	6820      	ldr	r0, [r4, #0]
 80099f2:	1821      	adds	r1, r4, r0
 80099f4:	428b      	cmp	r3, r1
 80099f6:	bf01      	itttt	eq
 80099f8:	6819      	ldreq	r1, [r3, #0]
 80099fa:	685b      	ldreq	r3, [r3, #4]
 80099fc:	1809      	addeq	r1, r1, r0
 80099fe:	6021      	streq	r1, [r4, #0]
 8009a00:	e7ed      	b.n	80099de <_free_r+0x1e>
 8009a02:	461a      	mov	r2, r3
 8009a04:	685b      	ldr	r3, [r3, #4]
 8009a06:	b10b      	cbz	r3, 8009a0c <_free_r+0x4c>
 8009a08:	42a3      	cmp	r3, r4
 8009a0a:	d9fa      	bls.n	8009a02 <_free_r+0x42>
 8009a0c:	6811      	ldr	r1, [r2, #0]
 8009a0e:	1850      	adds	r0, r2, r1
 8009a10:	42a0      	cmp	r0, r4
 8009a12:	d10b      	bne.n	8009a2c <_free_r+0x6c>
 8009a14:	6820      	ldr	r0, [r4, #0]
 8009a16:	4401      	add	r1, r0
 8009a18:	1850      	adds	r0, r2, r1
 8009a1a:	4283      	cmp	r3, r0
 8009a1c:	6011      	str	r1, [r2, #0]
 8009a1e:	d1e0      	bne.n	80099e2 <_free_r+0x22>
 8009a20:	6818      	ldr	r0, [r3, #0]
 8009a22:	685b      	ldr	r3, [r3, #4]
 8009a24:	4408      	add	r0, r1
 8009a26:	6010      	str	r0, [r2, #0]
 8009a28:	6053      	str	r3, [r2, #4]
 8009a2a:	e7da      	b.n	80099e2 <_free_r+0x22>
 8009a2c:	d902      	bls.n	8009a34 <_free_r+0x74>
 8009a2e:	230c      	movs	r3, #12
 8009a30:	602b      	str	r3, [r5, #0]
 8009a32:	e7d6      	b.n	80099e2 <_free_r+0x22>
 8009a34:	6820      	ldr	r0, [r4, #0]
 8009a36:	1821      	adds	r1, r4, r0
 8009a38:	428b      	cmp	r3, r1
 8009a3a:	bf01      	itttt	eq
 8009a3c:	6819      	ldreq	r1, [r3, #0]
 8009a3e:	685b      	ldreq	r3, [r3, #4]
 8009a40:	1809      	addeq	r1, r1, r0
 8009a42:	6021      	streq	r1, [r4, #0]
 8009a44:	6063      	str	r3, [r4, #4]
 8009a46:	6054      	str	r4, [r2, #4]
 8009a48:	e7cb      	b.n	80099e2 <_free_r+0x22>
 8009a4a:	bd38      	pop	{r3, r4, r5, pc}
 8009a4c:	20000be8 	.word	0x20000be8

08009a50 <rshift>:
 8009a50:	6903      	ldr	r3, [r0, #16]
 8009a52:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009a56:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009a5a:	f100 0414 	add.w	r4, r0, #20
 8009a5e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009a62:	dd46      	ble.n	8009af2 <rshift+0xa2>
 8009a64:	f011 011f 	ands.w	r1, r1, #31
 8009a68:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009a6c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009a70:	d10c      	bne.n	8009a8c <rshift+0x3c>
 8009a72:	4629      	mov	r1, r5
 8009a74:	f100 0710 	add.w	r7, r0, #16
 8009a78:	42b1      	cmp	r1, r6
 8009a7a:	d335      	bcc.n	8009ae8 <rshift+0x98>
 8009a7c:	1a9b      	subs	r3, r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	1eea      	subs	r2, r5, #3
 8009a82:	4296      	cmp	r6, r2
 8009a84:	bf38      	it	cc
 8009a86:	2300      	movcc	r3, #0
 8009a88:	4423      	add	r3, r4
 8009a8a:	e015      	b.n	8009ab8 <rshift+0x68>
 8009a8c:	46a1      	mov	r9, r4
 8009a8e:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009a92:	f1c1 0820 	rsb	r8, r1, #32
 8009a96:	40cf      	lsrs	r7, r1
 8009a98:	f105 0e04 	add.w	lr, r5, #4
 8009a9c:	4576      	cmp	r6, lr
 8009a9e:	46f4      	mov	ip, lr
 8009aa0:	d816      	bhi.n	8009ad0 <rshift+0x80>
 8009aa2:	1a9a      	subs	r2, r3, r2
 8009aa4:	0092      	lsls	r2, r2, #2
 8009aa6:	3a04      	subs	r2, #4
 8009aa8:	3501      	adds	r5, #1
 8009aaa:	42ae      	cmp	r6, r5
 8009aac:	bf38      	it	cc
 8009aae:	2200      	movcc	r2, #0
 8009ab0:	18a3      	adds	r3, r4, r2
 8009ab2:	50a7      	str	r7, [r4, r2]
 8009ab4:	b107      	cbz	r7, 8009ab8 <rshift+0x68>
 8009ab6:	3304      	adds	r3, #4
 8009ab8:	42a3      	cmp	r3, r4
 8009aba:	eba3 0204 	sub.w	r2, r3, r4
 8009abe:	bf08      	it	eq
 8009ac0:	2300      	moveq	r3, #0
 8009ac2:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009ac6:	6102      	str	r2, [r0, #16]
 8009ac8:	bf08      	it	eq
 8009aca:	6143      	streq	r3, [r0, #20]
 8009acc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009ad0:	f8dc c000 	ldr.w	ip, [ip]
 8009ad4:	fa0c fc08 	lsl.w	ip, ip, r8
 8009ad8:	ea4c 0707 	orr.w	r7, ip, r7
 8009adc:	f849 7b04 	str.w	r7, [r9], #4
 8009ae0:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009ae4:	40cf      	lsrs	r7, r1
 8009ae6:	e7d9      	b.n	8009a9c <rshift+0x4c>
 8009ae8:	f851 cb04 	ldr.w	ip, [r1], #4
 8009aec:	f847 cf04 	str.w	ip, [r7, #4]!
 8009af0:	e7c2      	b.n	8009a78 <rshift+0x28>
 8009af2:	4623      	mov	r3, r4
 8009af4:	e7e0      	b.n	8009ab8 <rshift+0x68>

08009af6 <__hexdig_fun>:
 8009af6:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009afa:	2b09      	cmp	r3, #9
 8009afc:	d802      	bhi.n	8009b04 <__hexdig_fun+0xe>
 8009afe:	3820      	subs	r0, #32
 8009b00:	b2c0      	uxtb	r0, r0
 8009b02:	4770      	bx	lr
 8009b04:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009b08:	2b05      	cmp	r3, #5
 8009b0a:	d801      	bhi.n	8009b10 <__hexdig_fun+0x1a>
 8009b0c:	3847      	subs	r0, #71	; 0x47
 8009b0e:	e7f7      	b.n	8009b00 <__hexdig_fun+0xa>
 8009b10:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009b14:	2b05      	cmp	r3, #5
 8009b16:	d801      	bhi.n	8009b1c <__hexdig_fun+0x26>
 8009b18:	3827      	subs	r0, #39	; 0x27
 8009b1a:	e7f1      	b.n	8009b00 <__hexdig_fun+0xa>
 8009b1c:	2000      	movs	r0, #0
 8009b1e:	4770      	bx	lr

08009b20 <__gethex>:
 8009b20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009b24:	4681      	mov	r9, r0
 8009b26:	468a      	mov	sl, r1
 8009b28:	4617      	mov	r7, r2
 8009b2a:	680a      	ldr	r2, [r1, #0]
 8009b2c:	b085      	sub	sp, #20
 8009b2e:	f102 0b02 	add.w	fp, r2, #2
 8009b32:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009b36:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009b3a:	9302      	str	r3, [sp, #8]
 8009b3c:	32fe      	adds	r2, #254	; 0xfe
 8009b3e:	eb02 030b 	add.w	r3, r2, fp
 8009b42:	46d8      	mov	r8, fp
 8009b44:	f81b 0b01 	ldrb.w	r0, [fp], #1
 8009b48:	9301      	str	r3, [sp, #4]
 8009b4a:	2830      	cmp	r0, #48	; 0x30
 8009b4c:	d0f7      	beq.n	8009b3e <__gethex+0x1e>
 8009b4e:	f7ff ffd2 	bl	8009af6 <__hexdig_fun>
 8009b52:	4604      	mov	r4, r0
 8009b54:	2800      	cmp	r0, #0
 8009b56:	d138      	bne.n	8009bca <__gethex+0xaa>
 8009b58:	2201      	movs	r2, #1
 8009b5a:	4640      	mov	r0, r8
 8009b5c:	49a7      	ldr	r1, [pc, #668]	; (8009dfc <__gethex+0x2dc>)
 8009b5e:	f7fe fffa 	bl	8008b56 <strncmp>
 8009b62:	4606      	mov	r6, r0
 8009b64:	2800      	cmp	r0, #0
 8009b66:	d169      	bne.n	8009c3c <__gethex+0x11c>
 8009b68:	f898 0001 	ldrb.w	r0, [r8, #1]
 8009b6c:	465d      	mov	r5, fp
 8009b6e:	f7ff ffc2 	bl	8009af6 <__hexdig_fun>
 8009b72:	2800      	cmp	r0, #0
 8009b74:	d064      	beq.n	8009c40 <__gethex+0x120>
 8009b76:	465a      	mov	r2, fp
 8009b78:	7810      	ldrb	r0, [r2, #0]
 8009b7a:	4690      	mov	r8, r2
 8009b7c:	2830      	cmp	r0, #48	; 0x30
 8009b7e:	f102 0201 	add.w	r2, r2, #1
 8009b82:	d0f9      	beq.n	8009b78 <__gethex+0x58>
 8009b84:	f7ff ffb7 	bl	8009af6 <__hexdig_fun>
 8009b88:	2301      	movs	r3, #1
 8009b8a:	fab0 f480 	clz	r4, r0
 8009b8e:	465e      	mov	r6, fp
 8009b90:	0964      	lsrs	r4, r4, #5
 8009b92:	9301      	str	r3, [sp, #4]
 8009b94:	4642      	mov	r2, r8
 8009b96:	4615      	mov	r5, r2
 8009b98:	7828      	ldrb	r0, [r5, #0]
 8009b9a:	3201      	adds	r2, #1
 8009b9c:	f7ff ffab 	bl	8009af6 <__hexdig_fun>
 8009ba0:	2800      	cmp	r0, #0
 8009ba2:	d1f8      	bne.n	8009b96 <__gethex+0x76>
 8009ba4:	2201      	movs	r2, #1
 8009ba6:	4628      	mov	r0, r5
 8009ba8:	4994      	ldr	r1, [pc, #592]	; (8009dfc <__gethex+0x2dc>)
 8009baa:	f7fe ffd4 	bl	8008b56 <strncmp>
 8009bae:	b978      	cbnz	r0, 8009bd0 <__gethex+0xb0>
 8009bb0:	b946      	cbnz	r6, 8009bc4 <__gethex+0xa4>
 8009bb2:	1c6e      	adds	r6, r5, #1
 8009bb4:	4632      	mov	r2, r6
 8009bb6:	4615      	mov	r5, r2
 8009bb8:	7828      	ldrb	r0, [r5, #0]
 8009bba:	3201      	adds	r2, #1
 8009bbc:	f7ff ff9b 	bl	8009af6 <__hexdig_fun>
 8009bc0:	2800      	cmp	r0, #0
 8009bc2:	d1f8      	bne.n	8009bb6 <__gethex+0x96>
 8009bc4:	1b73      	subs	r3, r6, r5
 8009bc6:	009e      	lsls	r6, r3, #2
 8009bc8:	e004      	b.n	8009bd4 <__gethex+0xb4>
 8009bca:	2400      	movs	r4, #0
 8009bcc:	4626      	mov	r6, r4
 8009bce:	e7e1      	b.n	8009b94 <__gethex+0x74>
 8009bd0:	2e00      	cmp	r6, #0
 8009bd2:	d1f7      	bne.n	8009bc4 <__gethex+0xa4>
 8009bd4:	782b      	ldrb	r3, [r5, #0]
 8009bd6:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009bda:	2b50      	cmp	r3, #80	; 0x50
 8009bdc:	d13d      	bne.n	8009c5a <__gethex+0x13a>
 8009bde:	786b      	ldrb	r3, [r5, #1]
 8009be0:	2b2b      	cmp	r3, #43	; 0x2b
 8009be2:	d02f      	beq.n	8009c44 <__gethex+0x124>
 8009be4:	2b2d      	cmp	r3, #45	; 0x2d
 8009be6:	d031      	beq.n	8009c4c <__gethex+0x12c>
 8009be8:	f04f 0b00 	mov.w	fp, #0
 8009bec:	1c69      	adds	r1, r5, #1
 8009bee:	7808      	ldrb	r0, [r1, #0]
 8009bf0:	f7ff ff81 	bl	8009af6 <__hexdig_fun>
 8009bf4:	1e42      	subs	r2, r0, #1
 8009bf6:	b2d2      	uxtb	r2, r2
 8009bf8:	2a18      	cmp	r2, #24
 8009bfa:	d82e      	bhi.n	8009c5a <__gethex+0x13a>
 8009bfc:	f1a0 0210 	sub.w	r2, r0, #16
 8009c00:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009c04:	f7ff ff77 	bl	8009af6 <__hexdig_fun>
 8009c08:	f100 3cff 	add.w	ip, r0, #4294967295
 8009c0c:	fa5f fc8c 	uxtb.w	ip, ip
 8009c10:	f1bc 0f18 	cmp.w	ip, #24
 8009c14:	d91d      	bls.n	8009c52 <__gethex+0x132>
 8009c16:	f1bb 0f00 	cmp.w	fp, #0
 8009c1a:	d000      	beq.n	8009c1e <__gethex+0xfe>
 8009c1c:	4252      	negs	r2, r2
 8009c1e:	4416      	add	r6, r2
 8009c20:	f8ca 1000 	str.w	r1, [sl]
 8009c24:	b1dc      	cbz	r4, 8009c5e <__gethex+0x13e>
 8009c26:	9b01      	ldr	r3, [sp, #4]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	bf14      	ite	ne
 8009c2c:	f04f 0800 	movne.w	r8, #0
 8009c30:	f04f 0806 	moveq.w	r8, #6
 8009c34:	4640      	mov	r0, r8
 8009c36:	b005      	add	sp, #20
 8009c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c3c:	4645      	mov	r5, r8
 8009c3e:	4626      	mov	r6, r4
 8009c40:	2401      	movs	r4, #1
 8009c42:	e7c7      	b.n	8009bd4 <__gethex+0xb4>
 8009c44:	f04f 0b00 	mov.w	fp, #0
 8009c48:	1ca9      	adds	r1, r5, #2
 8009c4a:	e7d0      	b.n	8009bee <__gethex+0xce>
 8009c4c:	f04f 0b01 	mov.w	fp, #1
 8009c50:	e7fa      	b.n	8009c48 <__gethex+0x128>
 8009c52:	230a      	movs	r3, #10
 8009c54:	fb03 0002 	mla	r0, r3, r2, r0
 8009c58:	e7d0      	b.n	8009bfc <__gethex+0xdc>
 8009c5a:	4629      	mov	r1, r5
 8009c5c:	e7e0      	b.n	8009c20 <__gethex+0x100>
 8009c5e:	4621      	mov	r1, r4
 8009c60:	eba5 0308 	sub.w	r3, r5, r8
 8009c64:	3b01      	subs	r3, #1
 8009c66:	2b07      	cmp	r3, #7
 8009c68:	dc0a      	bgt.n	8009c80 <__gethex+0x160>
 8009c6a:	4648      	mov	r0, r9
 8009c6c:	f000 fb10 	bl	800a290 <_Balloc>
 8009c70:	4604      	mov	r4, r0
 8009c72:	b940      	cbnz	r0, 8009c86 <__gethex+0x166>
 8009c74:	4602      	mov	r2, r0
 8009c76:	21e4      	movs	r1, #228	; 0xe4
 8009c78:	4b61      	ldr	r3, [pc, #388]	; (8009e00 <__gethex+0x2e0>)
 8009c7a:	4862      	ldr	r0, [pc, #392]	; (8009e04 <__gethex+0x2e4>)
 8009c7c:	f001 f9de 	bl	800b03c <__assert_func>
 8009c80:	3101      	adds	r1, #1
 8009c82:	105b      	asrs	r3, r3, #1
 8009c84:	e7ef      	b.n	8009c66 <__gethex+0x146>
 8009c86:	2300      	movs	r3, #0
 8009c88:	469b      	mov	fp, r3
 8009c8a:	f100 0a14 	add.w	sl, r0, #20
 8009c8e:	f8cd a004 	str.w	sl, [sp, #4]
 8009c92:	45a8      	cmp	r8, r5
 8009c94:	d344      	bcc.n	8009d20 <__gethex+0x200>
 8009c96:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009c9a:	4658      	mov	r0, fp
 8009c9c:	f848 bb04 	str.w	fp, [r8], #4
 8009ca0:	eba8 080a 	sub.w	r8, r8, sl
 8009ca4:	ea4f 02a8 	mov.w	r2, r8, asr #2
 8009ca8:	6122      	str	r2, [r4, #16]
 8009caa:	ea4f 1842 	mov.w	r8, r2, lsl #5
 8009cae:	f000 fbe1 	bl	800a474 <__hi0bits>
 8009cb2:	683d      	ldr	r5, [r7, #0]
 8009cb4:	eba8 0800 	sub.w	r8, r8, r0
 8009cb8:	45a8      	cmp	r8, r5
 8009cba:	dd59      	ble.n	8009d70 <__gethex+0x250>
 8009cbc:	eba8 0805 	sub.w	r8, r8, r5
 8009cc0:	4641      	mov	r1, r8
 8009cc2:	4620      	mov	r0, r4
 8009cc4:	f000 ff5f 	bl	800ab86 <__any_on>
 8009cc8:	4683      	mov	fp, r0
 8009cca:	b1b8      	cbz	r0, 8009cfc <__gethex+0x1dc>
 8009ccc:	f04f 0b01 	mov.w	fp, #1
 8009cd0:	f108 33ff 	add.w	r3, r8, #4294967295
 8009cd4:	1159      	asrs	r1, r3, #5
 8009cd6:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8009cda:	f003 021f 	and.w	r2, r3, #31
 8009cde:	fa0b f202 	lsl.w	r2, fp, r2
 8009ce2:	420a      	tst	r2, r1
 8009ce4:	d00a      	beq.n	8009cfc <__gethex+0x1dc>
 8009ce6:	455b      	cmp	r3, fp
 8009ce8:	dd06      	ble.n	8009cf8 <__gethex+0x1d8>
 8009cea:	4620      	mov	r0, r4
 8009cec:	f1a8 0102 	sub.w	r1, r8, #2
 8009cf0:	f000 ff49 	bl	800ab86 <__any_on>
 8009cf4:	2800      	cmp	r0, #0
 8009cf6:	d138      	bne.n	8009d6a <__gethex+0x24a>
 8009cf8:	f04f 0b02 	mov.w	fp, #2
 8009cfc:	4641      	mov	r1, r8
 8009cfe:	4620      	mov	r0, r4
 8009d00:	f7ff fea6 	bl	8009a50 <rshift>
 8009d04:	4446      	add	r6, r8
 8009d06:	68bb      	ldr	r3, [r7, #8]
 8009d08:	42b3      	cmp	r3, r6
 8009d0a:	da41      	bge.n	8009d90 <__gethex+0x270>
 8009d0c:	4621      	mov	r1, r4
 8009d0e:	4648      	mov	r0, r9
 8009d10:	f000 fafe 	bl	800a310 <_Bfree>
 8009d14:	2300      	movs	r3, #0
 8009d16:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009d18:	f04f 08a3 	mov.w	r8, #163	; 0xa3
 8009d1c:	6013      	str	r3, [r2, #0]
 8009d1e:	e789      	b.n	8009c34 <__gethex+0x114>
 8009d20:	f815 2d01 	ldrb.w	r2, [r5, #-1]!
 8009d24:	2a2e      	cmp	r2, #46	; 0x2e
 8009d26:	d014      	beq.n	8009d52 <__gethex+0x232>
 8009d28:	2b20      	cmp	r3, #32
 8009d2a:	d106      	bne.n	8009d3a <__gethex+0x21a>
 8009d2c:	9b01      	ldr	r3, [sp, #4]
 8009d2e:	f843 bb04 	str.w	fp, [r3], #4
 8009d32:	f04f 0b00 	mov.w	fp, #0
 8009d36:	9301      	str	r3, [sp, #4]
 8009d38:	465b      	mov	r3, fp
 8009d3a:	7828      	ldrb	r0, [r5, #0]
 8009d3c:	9303      	str	r3, [sp, #12]
 8009d3e:	f7ff feda 	bl	8009af6 <__hexdig_fun>
 8009d42:	9b03      	ldr	r3, [sp, #12]
 8009d44:	f000 000f 	and.w	r0, r0, #15
 8009d48:	4098      	lsls	r0, r3
 8009d4a:	ea4b 0b00 	orr.w	fp, fp, r0
 8009d4e:	3304      	adds	r3, #4
 8009d50:	e79f      	b.n	8009c92 <__gethex+0x172>
 8009d52:	45a8      	cmp	r8, r5
 8009d54:	d8e8      	bhi.n	8009d28 <__gethex+0x208>
 8009d56:	2201      	movs	r2, #1
 8009d58:	4628      	mov	r0, r5
 8009d5a:	4928      	ldr	r1, [pc, #160]	; (8009dfc <__gethex+0x2dc>)
 8009d5c:	9303      	str	r3, [sp, #12]
 8009d5e:	f7fe fefa 	bl	8008b56 <strncmp>
 8009d62:	9b03      	ldr	r3, [sp, #12]
 8009d64:	2800      	cmp	r0, #0
 8009d66:	d1df      	bne.n	8009d28 <__gethex+0x208>
 8009d68:	e793      	b.n	8009c92 <__gethex+0x172>
 8009d6a:	f04f 0b03 	mov.w	fp, #3
 8009d6e:	e7c5      	b.n	8009cfc <__gethex+0x1dc>
 8009d70:	da0b      	bge.n	8009d8a <__gethex+0x26a>
 8009d72:	eba5 0808 	sub.w	r8, r5, r8
 8009d76:	4621      	mov	r1, r4
 8009d78:	4642      	mov	r2, r8
 8009d7a:	4648      	mov	r0, r9
 8009d7c:	f000 fce0 	bl	800a740 <__lshift>
 8009d80:	4604      	mov	r4, r0
 8009d82:	eba6 0608 	sub.w	r6, r6, r8
 8009d86:	f100 0a14 	add.w	sl, r0, #20
 8009d8a:	f04f 0b00 	mov.w	fp, #0
 8009d8e:	e7ba      	b.n	8009d06 <__gethex+0x1e6>
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	42b3      	cmp	r3, r6
 8009d94:	dd74      	ble.n	8009e80 <__gethex+0x360>
 8009d96:	1b9e      	subs	r6, r3, r6
 8009d98:	42b5      	cmp	r5, r6
 8009d9a:	dc35      	bgt.n	8009e08 <__gethex+0x2e8>
 8009d9c:	68fb      	ldr	r3, [r7, #12]
 8009d9e:	2b02      	cmp	r3, #2
 8009da0:	d023      	beq.n	8009dea <__gethex+0x2ca>
 8009da2:	2b03      	cmp	r3, #3
 8009da4:	d025      	beq.n	8009df2 <__gethex+0x2d2>
 8009da6:	2b01      	cmp	r3, #1
 8009da8:	d115      	bne.n	8009dd6 <__gethex+0x2b6>
 8009daa:	42b5      	cmp	r5, r6
 8009dac:	d113      	bne.n	8009dd6 <__gethex+0x2b6>
 8009dae:	2d01      	cmp	r5, #1
 8009db0:	d10b      	bne.n	8009dca <__gethex+0x2aa>
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	9a02      	ldr	r2, [sp, #8]
 8009db6:	f04f 0862 	mov.w	r8, #98	; 0x62
 8009dba:	6013      	str	r3, [r2, #0]
 8009dbc:	2301      	movs	r3, #1
 8009dbe:	6123      	str	r3, [r4, #16]
 8009dc0:	f8ca 3000 	str.w	r3, [sl]
 8009dc4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009dc6:	601c      	str	r4, [r3, #0]
 8009dc8:	e734      	b.n	8009c34 <__gethex+0x114>
 8009dca:	4620      	mov	r0, r4
 8009dcc:	1e69      	subs	r1, r5, #1
 8009dce:	f000 feda 	bl	800ab86 <__any_on>
 8009dd2:	2800      	cmp	r0, #0
 8009dd4:	d1ed      	bne.n	8009db2 <__gethex+0x292>
 8009dd6:	4621      	mov	r1, r4
 8009dd8:	4648      	mov	r0, r9
 8009dda:	f000 fa99 	bl	800a310 <_Bfree>
 8009dde:	2300      	movs	r3, #0
 8009de0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009de2:	f04f 0850 	mov.w	r8, #80	; 0x50
 8009de6:	6013      	str	r3, [r2, #0]
 8009de8:	e724      	b.n	8009c34 <__gethex+0x114>
 8009dea:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009dec:	2b00      	cmp	r3, #0
 8009dee:	d1f2      	bne.n	8009dd6 <__gethex+0x2b6>
 8009df0:	e7df      	b.n	8009db2 <__gethex+0x292>
 8009df2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d1dc      	bne.n	8009db2 <__gethex+0x292>
 8009df8:	e7ed      	b.n	8009dd6 <__gethex+0x2b6>
 8009dfa:	bf00      	nop
 8009dfc:	0800e39a 	.word	0x0800e39a
 8009e00:	0800e5a9 	.word	0x0800e5a9
 8009e04:	0800e5ba 	.word	0x0800e5ba
 8009e08:	f106 38ff 	add.w	r8, r6, #4294967295
 8009e0c:	f1bb 0f00 	cmp.w	fp, #0
 8009e10:	d133      	bne.n	8009e7a <__gethex+0x35a>
 8009e12:	f1b8 0f00 	cmp.w	r8, #0
 8009e16:	d004      	beq.n	8009e22 <__gethex+0x302>
 8009e18:	4641      	mov	r1, r8
 8009e1a:	4620      	mov	r0, r4
 8009e1c:	f000 feb3 	bl	800ab86 <__any_on>
 8009e20:	4683      	mov	fp, r0
 8009e22:	2301      	movs	r3, #1
 8009e24:	ea4f 1268 	mov.w	r2, r8, asr #5
 8009e28:	f008 081f 	and.w	r8, r8, #31
 8009e2c:	fa03 f308 	lsl.w	r3, r3, r8
 8009e30:	f04f 0802 	mov.w	r8, #2
 8009e34:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8009e38:	4631      	mov	r1, r6
 8009e3a:	4213      	tst	r3, r2
 8009e3c:	4620      	mov	r0, r4
 8009e3e:	bf18      	it	ne
 8009e40:	f04b 0b02 	orrne.w	fp, fp, #2
 8009e44:	1bad      	subs	r5, r5, r6
 8009e46:	f7ff fe03 	bl	8009a50 <rshift>
 8009e4a:	687e      	ldr	r6, [r7, #4]
 8009e4c:	f1bb 0f00 	cmp.w	fp, #0
 8009e50:	d04a      	beq.n	8009ee8 <__gethex+0x3c8>
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	2b02      	cmp	r3, #2
 8009e56:	d016      	beq.n	8009e86 <__gethex+0x366>
 8009e58:	2b03      	cmp	r3, #3
 8009e5a:	d018      	beq.n	8009e8e <__gethex+0x36e>
 8009e5c:	2b01      	cmp	r3, #1
 8009e5e:	d109      	bne.n	8009e74 <__gethex+0x354>
 8009e60:	f01b 0f02 	tst.w	fp, #2
 8009e64:	d006      	beq.n	8009e74 <__gethex+0x354>
 8009e66:	f8da 3000 	ldr.w	r3, [sl]
 8009e6a:	ea4b 0b03 	orr.w	fp, fp, r3
 8009e6e:	f01b 0f01 	tst.w	fp, #1
 8009e72:	d10f      	bne.n	8009e94 <__gethex+0x374>
 8009e74:	f048 0810 	orr.w	r8, r8, #16
 8009e78:	e036      	b.n	8009ee8 <__gethex+0x3c8>
 8009e7a:	f04f 0b01 	mov.w	fp, #1
 8009e7e:	e7d0      	b.n	8009e22 <__gethex+0x302>
 8009e80:	f04f 0801 	mov.w	r8, #1
 8009e84:	e7e2      	b.n	8009e4c <__gethex+0x32c>
 8009e86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e88:	f1c3 0301 	rsb	r3, r3, #1
 8009e8c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009e8e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e90:	2b00      	cmp	r3, #0
 8009e92:	d0ef      	beq.n	8009e74 <__gethex+0x354>
 8009e94:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8009e98:	f104 0214 	add.w	r2, r4, #20
 8009e9c:	ea4f 038b 	mov.w	r3, fp, lsl #2
 8009ea0:	9301      	str	r3, [sp, #4]
 8009ea2:	2300      	movs	r3, #0
 8009ea4:	eb02 008b 	add.w	r0, r2, fp, lsl #2
 8009ea8:	4694      	mov	ip, r2
 8009eaa:	f852 1b04 	ldr.w	r1, [r2], #4
 8009eae:	f1b1 3fff 	cmp.w	r1, #4294967295
 8009eb2:	d01e      	beq.n	8009ef2 <__gethex+0x3d2>
 8009eb4:	3101      	adds	r1, #1
 8009eb6:	f8cc 1000 	str.w	r1, [ip]
 8009eba:	f1b8 0f02 	cmp.w	r8, #2
 8009ebe:	f104 0214 	add.w	r2, r4, #20
 8009ec2:	d13d      	bne.n	8009f40 <__gethex+0x420>
 8009ec4:	683b      	ldr	r3, [r7, #0]
 8009ec6:	3b01      	subs	r3, #1
 8009ec8:	42ab      	cmp	r3, r5
 8009eca:	d10b      	bne.n	8009ee4 <__gethex+0x3c4>
 8009ecc:	2301      	movs	r3, #1
 8009ece:	1169      	asrs	r1, r5, #5
 8009ed0:	f005 051f 	and.w	r5, r5, #31
 8009ed4:	fa03 f505 	lsl.w	r5, r3, r5
 8009ed8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009edc:	421d      	tst	r5, r3
 8009ede:	bf18      	it	ne
 8009ee0:	f04f 0801 	movne.w	r8, #1
 8009ee4:	f048 0820 	orr.w	r8, r8, #32
 8009ee8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8009eea:	601c      	str	r4, [r3, #0]
 8009eec:	9b02      	ldr	r3, [sp, #8]
 8009eee:	601e      	str	r6, [r3, #0]
 8009ef0:	e6a0      	b.n	8009c34 <__gethex+0x114>
 8009ef2:	4290      	cmp	r0, r2
 8009ef4:	f842 3c04 	str.w	r3, [r2, #-4]
 8009ef8:	d8d6      	bhi.n	8009ea8 <__gethex+0x388>
 8009efa:	68a2      	ldr	r2, [r4, #8]
 8009efc:	4593      	cmp	fp, r2
 8009efe:	db17      	blt.n	8009f30 <__gethex+0x410>
 8009f00:	6861      	ldr	r1, [r4, #4]
 8009f02:	4648      	mov	r0, r9
 8009f04:	3101      	adds	r1, #1
 8009f06:	f000 f9c3 	bl	800a290 <_Balloc>
 8009f0a:	4682      	mov	sl, r0
 8009f0c:	b918      	cbnz	r0, 8009f16 <__gethex+0x3f6>
 8009f0e:	4602      	mov	r2, r0
 8009f10:	2184      	movs	r1, #132	; 0x84
 8009f12:	4b1a      	ldr	r3, [pc, #104]	; (8009f7c <__gethex+0x45c>)
 8009f14:	e6b1      	b.n	8009c7a <__gethex+0x15a>
 8009f16:	6922      	ldr	r2, [r4, #16]
 8009f18:	f104 010c 	add.w	r1, r4, #12
 8009f1c:	3202      	adds	r2, #2
 8009f1e:	0092      	lsls	r2, r2, #2
 8009f20:	300c      	adds	r0, #12
 8009f22:	f7fe fec8 	bl	8008cb6 <memcpy>
 8009f26:	4621      	mov	r1, r4
 8009f28:	4648      	mov	r0, r9
 8009f2a:	f000 f9f1 	bl	800a310 <_Bfree>
 8009f2e:	4654      	mov	r4, sl
 8009f30:	6922      	ldr	r2, [r4, #16]
 8009f32:	1c51      	adds	r1, r2, #1
 8009f34:	6121      	str	r1, [r4, #16]
 8009f36:	2101      	movs	r1, #1
 8009f38:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8009f3c:	6151      	str	r1, [r2, #20]
 8009f3e:	e7bc      	b.n	8009eba <__gethex+0x39a>
 8009f40:	6921      	ldr	r1, [r4, #16]
 8009f42:	4559      	cmp	r1, fp
 8009f44:	dd0b      	ble.n	8009f5e <__gethex+0x43e>
 8009f46:	2101      	movs	r1, #1
 8009f48:	4620      	mov	r0, r4
 8009f4a:	f7ff fd81 	bl	8009a50 <rshift>
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	3601      	adds	r6, #1
 8009f52:	42b3      	cmp	r3, r6
 8009f54:	f6ff aeda 	blt.w	8009d0c <__gethex+0x1ec>
 8009f58:	f04f 0801 	mov.w	r8, #1
 8009f5c:	e7c2      	b.n	8009ee4 <__gethex+0x3c4>
 8009f5e:	f015 051f 	ands.w	r5, r5, #31
 8009f62:	d0f9      	beq.n	8009f58 <__gethex+0x438>
 8009f64:	9b01      	ldr	r3, [sp, #4]
 8009f66:	f1c5 0520 	rsb	r5, r5, #32
 8009f6a:	441a      	add	r2, r3
 8009f6c:	f852 0c04 	ldr.w	r0, [r2, #-4]
 8009f70:	f000 fa80 	bl	800a474 <__hi0bits>
 8009f74:	42a8      	cmp	r0, r5
 8009f76:	dbe6      	blt.n	8009f46 <__gethex+0x426>
 8009f78:	e7ee      	b.n	8009f58 <__gethex+0x438>
 8009f7a:	bf00      	nop
 8009f7c:	0800e5a9 	.word	0x0800e5a9

08009f80 <L_shift>:
 8009f80:	f1c2 0208 	rsb	r2, r2, #8
 8009f84:	0092      	lsls	r2, r2, #2
 8009f86:	b570      	push	{r4, r5, r6, lr}
 8009f88:	f1c2 0620 	rsb	r6, r2, #32
 8009f8c:	6843      	ldr	r3, [r0, #4]
 8009f8e:	6804      	ldr	r4, [r0, #0]
 8009f90:	fa03 f506 	lsl.w	r5, r3, r6
 8009f94:	432c      	orrs	r4, r5
 8009f96:	40d3      	lsrs	r3, r2
 8009f98:	6004      	str	r4, [r0, #0]
 8009f9a:	f840 3f04 	str.w	r3, [r0, #4]!
 8009f9e:	4288      	cmp	r0, r1
 8009fa0:	d3f4      	bcc.n	8009f8c <L_shift+0xc>
 8009fa2:	bd70      	pop	{r4, r5, r6, pc}

08009fa4 <__match>:
 8009fa4:	b530      	push	{r4, r5, lr}
 8009fa6:	6803      	ldr	r3, [r0, #0]
 8009fa8:	3301      	adds	r3, #1
 8009faa:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009fae:	b914      	cbnz	r4, 8009fb6 <__match+0x12>
 8009fb0:	6003      	str	r3, [r0, #0]
 8009fb2:	2001      	movs	r0, #1
 8009fb4:	bd30      	pop	{r4, r5, pc}
 8009fb6:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009fba:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8009fbe:	2d19      	cmp	r5, #25
 8009fc0:	bf98      	it	ls
 8009fc2:	3220      	addls	r2, #32
 8009fc4:	42a2      	cmp	r2, r4
 8009fc6:	d0f0      	beq.n	8009faa <__match+0x6>
 8009fc8:	2000      	movs	r0, #0
 8009fca:	e7f3      	b.n	8009fb4 <__match+0x10>

08009fcc <__hexnan>:
 8009fcc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fd0:	2500      	movs	r5, #0
 8009fd2:	680b      	ldr	r3, [r1, #0]
 8009fd4:	4682      	mov	sl, r0
 8009fd6:	115e      	asrs	r6, r3, #5
 8009fd8:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8009fdc:	f013 031f 	ands.w	r3, r3, #31
 8009fe0:	bf18      	it	ne
 8009fe2:	3604      	addne	r6, #4
 8009fe4:	1f37      	subs	r7, r6, #4
 8009fe6:	4690      	mov	r8, r2
 8009fe8:	46b9      	mov	r9, r7
 8009fea:	463c      	mov	r4, r7
 8009fec:	46ab      	mov	fp, r5
 8009fee:	b087      	sub	sp, #28
 8009ff0:	6801      	ldr	r1, [r0, #0]
 8009ff2:	9301      	str	r3, [sp, #4]
 8009ff4:	f846 5c04 	str.w	r5, [r6, #-4]
 8009ff8:	9502      	str	r5, [sp, #8]
 8009ffa:	784a      	ldrb	r2, [r1, #1]
 8009ffc:	1c4b      	adds	r3, r1, #1
 8009ffe:	9303      	str	r3, [sp, #12]
 800a000:	b342      	cbz	r2, 800a054 <__hexnan+0x88>
 800a002:	4610      	mov	r0, r2
 800a004:	9105      	str	r1, [sp, #20]
 800a006:	9204      	str	r2, [sp, #16]
 800a008:	f7ff fd75 	bl	8009af6 <__hexdig_fun>
 800a00c:	2800      	cmp	r0, #0
 800a00e:	d14f      	bne.n	800a0b0 <__hexnan+0xe4>
 800a010:	9a04      	ldr	r2, [sp, #16]
 800a012:	9905      	ldr	r1, [sp, #20]
 800a014:	2a20      	cmp	r2, #32
 800a016:	d818      	bhi.n	800a04a <__hexnan+0x7e>
 800a018:	9b02      	ldr	r3, [sp, #8]
 800a01a:	459b      	cmp	fp, r3
 800a01c:	dd13      	ble.n	800a046 <__hexnan+0x7a>
 800a01e:	454c      	cmp	r4, r9
 800a020:	d206      	bcs.n	800a030 <__hexnan+0x64>
 800a022:	2d07      	cmp	r5, #7
 800a024:	dc04      	bgt.n	800a030 <__hexnan+0x64>
 800a026:	462a      	mov	r2, r5
 800a028:	4649      	mov	r1, r9
 800a02a:	4620      	mov	r0, r4
 800a02c:	f7ff ffa8 	bl	8009f80 <L_shift>
 800a030:	4544      	cmp	r4, r8
 800a032:	d950      	bls.n	800a0d6 <__hexnan+0x10a>
 800a034:	2300      	movs	r3, #0
 800a036:	f1a4 0904 	sub.w	r9, r4, #4
 800a03a:	f844 3c04 	str.w	r3, [r4, #-4]
 800a03e:	461d      	mov	r5, r3
 800a040:	464c      	mov	r4, r9
 800a042:	f8cd b008 	str.w	fp, [sp, #8]
 800a046:	9903      	ldr	r1, [sp, #12]
 800a048:	e7d7      	b.n	8009ffa <__hexnan+0x2e>
 800a04a:	2a29      	cmp	r2, #41	; 0x29
 800a04c:	d155      	bne.n	800a0fa <__hexnan+0x12e>
 800a04e:	3102      	adds	r1, #2
 800a050:	f8ca 1000 	str.w	r1, [sl]
 800a054:	f1bb 0f00 	cmp.w	fp, #0
 800a058:	d04f      	beq.n	800a0fa <__hexnan+0x12e>
 800a05a:	454c      	cmp	r4, r9
 800a05c:	d206      	bcs.n	800a06c <__hexnan+0xa0>
 800a05e:	2d07      	cmp	r5, #7
 800a060:	dc04      	bgt.n	800a06c <__hexnan+0xa0>
 800a062:	462a      	mov	r2, r5
 800a064:	4649      	mov	r1, r9
 800a066:	4620      	mov	r0, r4
 800a068:	f7ff ff8a 	bl	8009f80 <L_shift>
 800a06c:	4544      	cmp	r4, r8
 800a06e:	d934      	bls.n	800a0da <__hexnan+0x10e>
 800a070:	4623      	mov	r3, r4
 800a072:	f1a8 0204 	sub.w	r2, r8, #4
 800a076:	f853 1b04 	ldr.w	r1, [r3], #4
 800a07a:	429f      	cmp	r7, r3
 800a07c:	f842 1f04 	str.w	r1, [r2, #4]!
 800a080:	d2f9      	bcs.n	800a076 <__hexnan+0xaa>
 800a082:	1b3b      	subs	r3, r7, r4
 800a084:	f023 0303 	bic.w	r3, r3, #3
 800a088:	3304      	adds	r3, #4
 800a08a:	3e03      	subs	r6, #3
 800a08c:	3401      	adds	r4, #1
 800a08e:	42a6      	cmp	r6, r4
 800a090:	bf38      	it	cc
 800a092:	2304      	movcc	r3, #4
 800a094:	2200      	movs	r2, #0
 800a096:	4443      	add	r3, r8
 800a098:	f843 2b04 	str.w	r2, [r3], #4
 800a09c:	429f      	cmp	r7, r3
 800a09e:	d2fb      	bcs.n	800a098 <__hexnan+0xcc>
 800a0a0:	683b      	ldr	r3, [r7, #0]
 800a0a2:	b91b      	cbnz	r3, 800a0ac <__hexnan+0xe0>
 800a0a4:	4547      	cmp	r7, r8
 800a0a6:	d126      	bne.n	800a0f6 <__hexnan+0x12a>
 800a0a8:	2301      	movs	r3, #1
 800a0aa:	603b      	str	r3, [r7, #0]
 800a0ac:	2005      	movs	r0, #5
 800a0ae:	e025      	b.n	800a0fc <__hexnan+0x130>
 800a0b0:	3501      	adds	r5, #1
 800a0b2:	2d08      	cmp	r5, #8
 800a0b4:	f10b 0b01 	add.w	fp, fp, #1
 800a0b8:	dd06      	ble.n	800a0c8 <__hexnan+0xfc>
 800a0ba:	4544      	cmp	r4, r8
 800a0bc:	d9c3      	bls.n	800a046 <__hexnan+0x7a>
 800a0be:	2300      	movs	r3, #0
 800a0c0:	2501      	movs	r5, #1
 800a0c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800a0c6:	3c04      	subs	r4, #4
 800a0c8:	6822      	ldr	r2, [r4, #0]
 800a0ca:	f000 000f 	and.w	r0, r0, #15
 800a0ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800a0d2:	6020      	str	r0, [r4, #0]
 800a0d4:	e7b7      	b.n	800a046 <__hexnan+0x7a>
 800a0d6:	2508      	movs	r5, #8
 800a0d8:	e7b5      	b.n	800a046 <__hexnan+0x7a>
 800a0da:	9b01      	ldr	r3, [sp, #4]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d0df      	beq.n	800a0a0 <__hexnan+0xd4>
 800a0e0:	f04f 32ff 	mov.w	r2, #4294967295
 800a0e4:	f1c3 0320 	rsb	r3, r3, #32
 800a0e8:	40da      	lsrs	r2, r3
 800a0ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800a0ee:	4013      	ands	r3, r2
 800a0f0:	f846 3c04 	str.w	r3, [r6, #-4]
 800a0f4:	e7d4      	b.n	800a0a0 <__hexnan+0xd4>
 800a0f6:	3f04      	subs	r7, #4
 800a0f8:	e7d2      	b.n	800a0a0 <__hexnan+0xd4>
 800a0fa:	2004      	movs	r0, #4
 800a0fc:	b007      	add	sp, #28
 800a0fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

0800a104 <malloc>:
 800a104:	4b02      	ldr	r3, [pc, #8]	; (800a110 <malloc+0xc>)
 800a106:	4601      	mov	r1, r0
 800a108:	6818      	ldr	r0, [r3, #0]
 800a10a:	f000 b823 	b.w	800a154 <_malloc_r>
 800a10e:	bf00      	nop
 800a110:	200001e4 	.word	0x200001e4

0800a114 <sbrk_aligned>:
 800a114:	b570      	push	{r4, r5, r6, lr}
 800a116:	4e0e      	ldr	r6, [pc, #56]	; (800a150 <sbrk_aligned+0x3c>)
 800a118:	460c      	mov	r4, r1
 800a11a:	6831      	ldr	r1, [r6, #0]
 800a11c:	4605      	mov	r5, r0
 800a11e:	b911      	cbnz	r1, 800a126 <sbrk_aligned+0x12>
 800a120:	f000 ff7c 	bl	800b01c <_sbrk_r>
 800a124:	6030      	str	r0, [r6, #0]
 800a126:	4621      	mov	r1, r4
 800a128:	4628      	mov	r0, r5
 800a12a:	f000 ff77 	bl	800b01c <_sbrk_r>
 800a12e:	1c43      	adds	r3, r0, #1
 800a130:	d00a      	beq.n	800a148 <sbrk_aligned+0x34>
 800a132:	1cc4      	adds	r4, r0, #3
 800a134:	f024 0403 	bic.w	r4, r4, #3
 800a138:	42a0      	cmp	r0, r4
 800a13a:	d007      	beq.n	800a14c <sbrk_aligned+0x38>
 800a13c:	1a21      	subs	r1, r4, r0
 800a13e:	4628      	mov	r0, r5
 800a140:	f000 ff6c 	bl	800b01c <_sbrk_r>
 800a144:	3001      	adds	r0, #1
 800a146:	d101      	bne.n	800a14c <sbrk_aligned+0x38>
 800a148:	f04f 34ff 	mov.w	r4, #4294967295
 800a14c:	4620      	mov	r0, r4
 800a14e:	bd70      	pop	{r4, r5, r6, pc}
 800a150:	20000bec 	.word	0x20000bec

0800a154 <_malloc_r>:
 800a154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a158:	1ccd      	adds	r5, r1, #3
 800a15a:	f025 0503 	bic.w	r5, r5, #3
 800a15e:	3508      	adds	r5, #8
 800a160:	2d0c      	cmp	r5, #12
 800a162:	bf38      	it	cc
 800a164:	250c      	movcc	r5, #12
 800a166:	2d00      	cmp	r5, #0
 800a168:	4607      	mov	r7, r0
 800a16a:	db01      	blt.n	800a170 <_malloc_r+0x1c>
 800a16c:	42a9      	cmp	r1, r5
 800a16e:	d905      	bls.n	800a17c <_malloc_r+0x28>
 800a170:	230c      	movs	r3, #12
 800a172:	2600      	movs	r6, #0
 800a174:	603b      	str	r3, [r7, #0]
 800a176:	4630      	mov	r0, r6
 800a178:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a17c:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800a250 <_malloc_r+0xfc>
 800a180:	f000 f87a 	bl	800a278 <__malloc_lock>
 800a184:	f8d8 3000 	ldr.w	r3, [r8]
 800a188:	461c      	mov	r4, r3
 800a18a:	bb5c      	cbnz	r4, 800a1e4 <_malloc_r+0x90>
 800a18c:	4629      	mov	r1, r5
 800a18e:	4638      	mov	r0, r7
 800a190:	f7ff ffc0 	bl	800a114 <sbrk_aligned>
 800a194:	1c43      	adds	r3, r0, #1
 800a196:	4604      	mov	r4, r0
 800a198:	d155      	bne.n	800a246 <_malloc_r+0xf2>
 800a19a:	f8d8 4000 	ldr.w	r4, [r8]
 800a19e:	4626      	mov	r6, r4
 800a1a0:	2e00      	cmp	r6, #0
 800a1a2:	d145      	bne.n	800a230 <_malloc_r+0xdc>
 800a1a4:	2c00      	cmp	r4, #0
 800a1a6:	d048      	beq.n	800a23a <_malloc_r+0xe6>
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	4631      	mov	r1, r6
 800a1ac:	4638      	mov	r0, r7
 800a1ae:	eb04 0903 	add.w	r9, r4, r3
 800a1b2:	f000 ff33 	bl	800b01c <_sbrk_r>
 800a1b6:	4581      	cmp	r9, r0
 800a1b8:	d13f      	bne.n	800a23a <_malloc_r+0xe6>
 800a1ba:	6821      	ldr	r1, [r4, #0]
 800a1bc:	4638      	mov	r0, r7
 800a1be:	1a6d      	subs	r5, r5, r1
 800a1c0:	4629      	mov	r1, r5
 800a1c2:	f7ff ffa7 	bl	800a114 <sbrk_aligned>
 800a1c6:	3001      	adds	r0, #1
 800a1c8:	d037      	beq.n	800a23a <_malloc_r+0xe6>
 800a1ca:	6823      	ldr	r3, [r4, #0]
 800a1cc:	442b      	add	r3, r5
 800a1ce:	6023      	str	r3, [r4, #0]
 800a1d0:	f8d8 3000 	ldr.w	r3, [r8]
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d038      	beq.n	800a24a <_malloc_r+0xf6>
 800a1d8:	685a      	ldr	r2, [r3, #4]
 800a1da:	42a2      	cmp	r2, r4
 800a1dc:	d12b      	bne.n	800a236 <_malloc_r+0xe2>
 800a1de:	2200      	movs	r2, #0
 800a1e0:	605a      	str	r2, [r3, #4]
 800a1e2:	e00f      	b.n	800a204 <_malloc_r+0xb0>
 800a1e4:	6822      	ldr	r2, [r4, #0]
 800a1e6:	1b52      	subs	r2, r2, r5
 800a1e8:	d41f      	bmi.n	800a22a <_malloc_r+0xd6>
 800a1ea:	2a0b      	cmp	r2, #11
 800a1ec:	d917      	bls.n	800a21e <_malloc_r+0xca>
 800a1ee:	1961      	adds	r1, r4, r5
 800a1f0:	42a3      	cmp	r3, r4
 800a1f2:	6025      	str	r5, [r4, #0]
 800a1f4:	bf18      	it	ne
 800a1f6:	6059      	strne	r1, [r3, #4]
 800a1f8:	6863      	ldr	r3, [r4, #4]
 800a1fa:	bf08      	it	eq
 800a1fc:	f8c8 1000 	streq.w	r1, [r8]
 800a200:	5162      	str	r2, [r4, r5]
 800a202:	604b      	str	r3, [r1, #4]
 800a204:	4638      	mov	r0, r7
 800a206:	f104 060b 	add.w	r6, r4, #11
 800a20a:	f000 f83b 	bl	800a284 <__malloc_unlock>
 800a20e:	f026 0607 	bic.w	r6, r6, #7
 800a212:	1d23      	adds	r3, r4, #4
 800a214:	1af2      	subs	r2, r6, r3
 800a216:	d0ae      	beq.n	800a176 <_malloc_r+0x22>
 800a218:	1b9b      	subs	r3, r3, r6
 800a21a:	50a3      	str	r3, [r4, r2]
 800a21c:	e7ab      	b.n	800a176 <_malloc_r+0x22>
 800a21e:	42a3      	cmp	r3, r4
 800a220:	6862      	ldr	r2, [r4, #4]
 800a222:	d1dd      	bne.n	800a1e0 <_malloc_r+0x8c>
 800a224:	f8c8 2000 	str.w	r2, [r8]
 800a228:	e7ec      	b.n	800a204 <_malloc_r+0xb0>
 800a22a:	4623      	mov	r3, r4
 800a22c:	6864      	ldr	r4, [r4, #4]
 800a22e:	e7ac      	b.n	800a18a <_malloc_r+0x36>
 800a230:	4634      	mov	r4, r6
 800a232:	6876      	ldr	r6, [r6, #4]
 800a234:	e7b4      	b.n	800a1a0 <_malloc_r+0x4c>
 800a236:	4613      	mov	r3, r2
 800a238:	e7cc      	b.n	800a1d4 <_malloc_r+0x80>
 800a23a:	230c      	movs	r3, #12
 800a23c:	4638      	mov	r0, r7
 800a23e:	603b      	str	r3, [r7, #0]
 800a240:	f000 f820 	bl	800a284 <__malloc_unlock>
 800a244:	e797      	b.n	800a176 <_malloc_r+0x22>
 800a246:	6025      	str	r5, [r4, #0]
 800a248:	e7dc      	b.n	800a204 <_malloc_r+0xb0>
 800a24a:	605b      	str	r3, [r3, #4]
 800a24c:	deff      	udf	#255	; 0xff
 800a24e:	bf00      	nop
 800a250:	20000be8 	.word	0x20000be8

0800a254 <__ascii_mbtowc>:
 800a254:	b082      	sub	sp, #8
 800a256:	b901      	cbnz	r1, 800a25a <__ascii_mbtowc+0x6>
 800a258:	a901      	add	r1, sp, #4
 800a25a:	b142      	cbz	r2, 800a26e <__ascii_mbtowc+0x1a>
 800a25c:	b14b      	cbz	r3, 800a272 <__ascii_mbtowc+0x1e>
 800a25e:	7813      	ldrb	r3, [r2, #0]
 800a260:	600b      	str	r3, [r1, #0]
 800a262:	7812      	ldrb	r2, [r2, #0]
 800a264:	1e10      	subs	r0, r2, #0
 800a266:	bf18      	it	ne
 800a268:	2001      	movne	r0, #1
 800a26a:	b002      	add	sp, #8
 800a26c:	4770      	bx	lr
 800a26e:	4610      	mov	r0, r2
 800a270:	e7fb      	b.n	800a26a <__ascii_mbtowc+0x16>
 800a272:	f06f 0001 	mvn.w	r0, #1
 800a276:	e7f8      	b.n	800a26a <__ascii_mbtowc+0x16>

0800a278 <__malloc_lock>:
 800a278:	4801      	ldr	r0, [pc, #4]	; (800a280 <__malloc_lock+0x8>)
 800a27a:	f7fe bd0c 	b.w	8008c96 <__retarget_lock_acquire_recursive>
 800a27e:	bf00      	nop
 800a280:	20000be4 	.word	0x20000be4

0800a284 <__malloc_unlock>:
 800a284:	4801      	ldr	r0, [pc, #4]	; (800a28c <__malloc_unlock+0x8>)
 800a286:	f7fe bd07 	b.w	8008c98 <__retarget_lock_release_recursive>
 800a28a:	bf00      	nop
 800a28c:	20000be4 	.word	0x20000be4

0800a290 <_Balloc>:
 800a290:	b570      	push	{r4, r5, r6, lr}
 800a292:	69c6      	ldr	r6, [r0, #28]
 800a294:	4604      	mov	r4, r0
 800a296:	460d      	mov	r5, r1
 800a298:	b976      	cbnz	r6, 800a2b8 <_Balloc+0x28>
 800a29a:	2010      	movs	r0, #16
 800a29c:	f7ff ff32 	bl	800a104 <malloc>
 800a2a0:	4602      	mov	r2, r0
 800a2a2:	61e0      	str	r0, [r4, #28]
 800a2a4:	b920      	cbnz	r0, 800a2b0 <_Balloc+0x20>
 800a2a6:	216b      	movs	r1, #107	; 0x6b
 800a2a8:	4b17      	ldr	r3, [pc, #92]	; (800a308 <_Balloc+0x78>)
 800a2aa:	4818      	ldr	r0, [pc, #96]	; (800a30c <_Balloc+0x7c>)
 800a2ac:	f000 fec6 	bl	800b03c <__assert_func>
 800a2b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2b4:	6006      	str	r6, [r0, #0]
 800a2b6:	60c6      	str	r6, [r0, #12]
 800a2b8:	69e6      	ldr	r6, [r4, #28]
 800a2ba:	68f3      	ldr	r3, [r6, #12]
 800a2bc:	b183      	cbz	r3, 800a2e0 <_Balloc+0x50>
 800a2be:	69e3      	ldr	r3, [r4, #28]
 800a2c0:	68db      	ldr	r3, [r3, #12]
 800a2c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2c6:	b9b8      	cbnz	r0, 800a2f8 <_Balloc+0x68>
 800a2c8:	2101      	movs	r1, #1
 800a2ca:	fa01 f605 	lsl.w	r6, r1, r5
 800a2ce:	1d72      	adds	r2, r6, #5
 800a2d0:	4620      	mov	r0, r4
 800a2d2:	0092      	lsls	r2, r2, #2
 800a2d4:	f000 fed0 	bl	800b078 <_calloc_r>
 800a2d8:	b160      	cbz	r0, 800a2f4 <_Balloc+0x64>
 800a2da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a2de:	e00e      	b.n	800a2fe <_Balloc+0x6e>
 800a2e0:	2221      	movs	r2, #33	; 0x21
 800a2e2:	2104      	movs	r1, #4
 800a2e4:	4620      	mov	r0, r4
 800a2e6:	f000 fec7 	bl	800b078 <_calloc_r>
 800a2ea:	69e3      	ldr	r3, [r4, #28]
 800a2ec:	60f0      	str	r0, [r6, #12]
 800a2ee:	68db      	ldr	r3, [r3, #12]
 800a2f0:	2b00      	cmp	r3, #0
 800a2f2:	d1e4      	bne.n	800a2be <_Balloc+0x2e>
 800a2f4:	2000      	movs	r0, #0
 800a2f6:	bd70      	pop	{r4, r5, r6, pc}
 800a2f8:	6802      	ldr	r2, [r0, #0]
 800a2fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a2fe:	2300      	movs	r3, #0
 800a300:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a304:	e7f7      	b.n	800a2f6 <_Balloc+0x66>
 800a306:	bf00      	nop
 800a308:	0800e53a 	.word	0x0800e53a
 800a30c:	0800e61a 	.word	0x0800e61a

0800a310 <_Bfree>:
 800a310:	b570      	push	{r4, r5, r6, lr}
 800a312:	69c6      	ldr	r6, [r0, #28]
 800a314:	4605      	mov	r5, r0
 800a316:	460c      	mov	r4, r1
 800a318:	b976      	cbnz	r6, 800a338 <_Bfree+0x28>
 800a31a:	2010      	movs	r0, #16
 800a31c:	f7ff fef2 	bl	800a104 <malloc>
 800a320:	4602      	mov	r2, r0
 800a322:	61e8      	str	r0, [r5, #28]
 800a324:	b920      	cbnz	r0, 800a330 <_Bfree+0x20>
 800a326:	218f      	movs	r1, #143	; 0x8f
 800a328:	4b08      	ldr	r3, [pc, #32]	; (800a34c <_Bfree+0x3c>)
 800a32a:	4809      	ldr	r0, [pc, #36]	; (800a350 <_Bfree+0x40>)
 800a32c:	f000 fe86 	bl	800b03c <__assert_func>
 800a330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a334:	6006      	str	r6, [r0, #0]
 800a336:	60c6      	str	r6, [r0, #12]
 800a338:	b13c      	cbz	r4, 800a34a <_Bfree+0x3a>
 800a33a:	69eb      	ldr	r3, [r5, #28]
 800a33c:	6862      	ldr	r2, [r4, #4]
 800a33e:	68db      	ldr	r3, [r3, #12]
 800a340:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a344:	6021      	str	r1, [r4, #0]
 800a346:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a34a:	bd70      	pop	{r4, r5, r6, pc}
 800a34c:	0800e53a 	.word	0x0800e53a
 800a350:	0800e61a 	.word	0x0800e61a

0800a354 <__multadd>:
 800a354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a358:	4607      	mov	r7, r0
 800a35a:	460c      	mov	r4, r1
 800a35c:	461e      	mov	r6, r3
 800a35e:	2000      	movs	r0, #0
 800a360:	690d      	ldr	r5, [r1, #16]
 800a362:	f101 0c14 	add.w	ip, r1, #20
 800a366:	f8dc 3000 	ldr.w	r3, [ip]
 800a36a:	3001      	adds	r0, #1
 800a36c:	b299      	uxth	r1, r3
 800a36e:	fb02 6101 	mla	r1, r2, r1, r6
 800a372:	0c1e      	lsrs	r6, r3, #16
 800a374:	0c0b      	lsrs	r3, r1, #16
 800a376:	fb02 3306 	mla	r3, r2, r6, r3
 800a37a:	b289      	uxth	r1, r1
 800a37c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a380:	4285      	cmp	r5, r0
 800a382:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a386:	f84c 1b04 	str.w	r1, [ip], #4
 800a38a:	dcec      	bgt.n	800a366 <__multadd+0x12>
 800a38c:	b30e      	cbz	r6, 800a3d2 <__multadd+0x7e>
 800a38e:	68a3      	ldr	r3, [r4, #8]
 800a390:	42ab      	cmp	r3, r5
 800a392:	dc19      	bgt.n	800a3c8 <__multadd+0x74>
 800a394:	6861      	ldr	r1, [r4, #4]
 800a396:	4638      	mov	r0, r7
 800a398:	3101      	adds	r1, #1
 800a39a:	f7ff ff79 	bl	800a290 <_Balloc>
 800a39e:	4680      	mov	r8, r0
 800a3a0:	b928      	cbnz	r0, 800a3ae <__multadd+0x5a>
 800a3a2:	4602      	mov	r2, r0
 800a3a4:	21ba      	movs	r1, #186	; 0xba
 800a3a6:	4b0c      	ldr	r3, [pc, #48]	; (800a3d8 <__multadd+0x84>)
 800a3a8:	480c      	ldr	r0, [pc, #48]	; (800a3dc <__multadd+0x88>)
 800a3aa:	f000 fe47 	bl	800b03c <__assert_func>
 800a3ae:	6922      	ldr	r2, [r4, #16]
 800a3b0:	f104 010c 	add.w	r1, r4, #12
 800a3b4:	3202      	adds	r2, #2
 800a3b6:	0092      	lsls	r2, r2, #2
 800a3b8:	300c      	adds	r0, #12
 800a3ba:	f7fe fc7c 	bl	8008cb6 <memcpy>
 800a3be:	4621      	mov	r1, r4
 800a3c0:	4638      	mov	r0, r7
 800a3c2:	f7ff ffa5 	bl	800a310 <_Bfree>
 800a3c6:	4644      	mov	r4, r8
 800a3c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a3cc:	3501      	adds	r5, #1
 800a3ce:	615e      	str	r6, [r3, #20]
 800a3d0:	6125      	str	r5, [r4, #16]
 800a3d2:	4620      	mov	r0, r4
 800a3d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a3d8:	0800e5a9 	.word	0x0800e5a9
 800a3dc:	0800e61a 	.word	0x0800e61a

0800a3e0 <__s2b>:
 800a3e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a3e4:	4615      	mov	r5, r2
 800a3e6:	2209      	movs	r2, #9
 800a3e8:	461f      	mov	r7, r3
 800a3ea:	3308      	adds	r3, #8
 800a3ec:	460c      	mov	r4, r1
 800a3ee:	fb93 f3f2 	sdiv	r3, r3, r2
 800a3f2:	4606      	mov	r6, r0
 800a3f4:	2201      	movs	r2, #1
 800a3f6:	2100      	movs	r1, #0
 800a3f8:	429a      	cmp	r2, r3
 800a3fa:	db09      	blt.n	800a410 <__s2b+0x30>
 800a3fc:	4630      	mov	r0, r6
 800a3fe:	f7ff ff47 	bl	800a290 <_Balloc>
 800a402:	b940      	cbnz	r0, 800a416 <__s2b+0x36>
 800a404:	4602      	mov	r2, r0
 800a406:	21d3      	movs	r1, #211	; 0xd3
 800a408:	4b18      	ldr	r3, [pc, #96]	; (800a46c <__s2b+0x8c>)
 800a40a:	4819      	ldr	r0, [pc, #100]	; (800a470 <__s2b+0x90>)
 800a40c:	f000 fe16 	bl	800b03c <__assert_func>
 800a410:	0052      	lsls	r2, r2, #1
 800a412:	3101      	adds	r1, #1
 800a414:	e7f0      	b.n	800a3f8 <__s2b+0x18>
 800a416:	9b08      	ldr	r3, [sp, #32]
 800a418:	2d09      	cmp	r5, #9
 800a41a:	6143      	str	r3, [r0, #20]
 800a41c:	f04f 0301 	mov.w	r3, #1
 800a420:	6103      	str	r3, [r0, #16]
 800a422:	dd16      	ble.n	800a452 <__s2b+0x72>
 800a424:	f104 0909 	add.w	r9, r4, #9
 800a428:	46c8      	mov	r8, r9
 800a42a:	442c      	add	r4, r5
 800a42c:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a430:	4601      	mov	r1, r0
 800a432:	220a      	movs	r2, #10
 800a434:	4630      	mov	r0, r6
 800a436:	3b30      	subs	r3, #48	; 0x30
 800a438:	f7ff ff8c 	bl	800a354 <__multadd>
 800a43c:	45a0      	cmp	r8, r4
 800a43e:	d1f5      	bne.n	800a42c <__s2b+0x4c>
 800a440:	f1a5 0408 	sub.w	r4, r5, #8
 800a444:	444c      	add	r4, r9
 800a446:	1b2d      	subs	r5, r5, r4
 800a448:	1963      	adds	r3, r4, r5
 800a44a:	42bb      	cmp	r3, r7
 800a44c:	db04      	blt.n	800a458 <__s2b+0x78>
 800a44e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a452:	2509      	movs	r5, #9
 800a454:	340a      	adds	r4, #10
 800a456:	e7f6      	b.n	800a446 <__s2b+0x66>
 800a458:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a45c:	4601      	mov	r1, r0
 800a45e:	220a      	movs	r2, #10
 800a460:	4630      	mov	r0, r6
 800a462:	3b30      	subs	r3, #48	; 0x30
 800a464:	f7ff ff76 	bl	800a354 <__multadd>
 800a468:	e7ee      	b.n	800a448 <__s2b+0x68>
 800a46a:	bf00      	nop
 800a46c:	0800e5a9 	.word	0x0800e5a9
 800a470:	0800e61a 	.word	0x0800e61a

0800a474 <__hi0bits>:
 800a474:	0c02      	lsrs	r2, r0, #16
 800a476:	0412      	lsls	r2, r2, #16
 800a478:	4603      	mov	r3, r0
 800a47a:	b9ca      	cbnz	r2, 800a4b0 <__hi0bits+0x3c>
 800a47c:	0403      	lsls	r3, r0, #16
 800a47e:	2010      	movs	r0, #16
 800a480:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800a484:	bf04      	itt	eq
 800a486:	021b      	lsleq	r3, r3, #8
 800a488:	3008      	addeq	r0, #8
 800a48a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800a48e:	bf04      	itt	eq
 800a490:	011b      	lsleq	r3, r3, #4
 800a492:	3004      	addeq	r0, #4
 800a494:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800a498:	bf04      	itt	eq
 800a49a:	009b      	lsleq	r3, r3, #2
 800a49c:	3002      	addeq	r0, #2
 800a49e:	2b00      	cmp	r3, #0
 800a4a0:	db05      	blt.n	800a4ae <__hi0bits+0x3a>
 800a4a2:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800a4a6:	f100 0001 	add.w	r0, r0, #1
 800a4aa:	bf08      	it	eq
 800a4ac:	2020      	moveq	r0, #32
 800a4ae:	4770      	bx	lr
 800a4b0:	2000      	movs	r0, #0
 800a4b2:	e7e5      	b.n	800a480 <__hi0bits+0xc>

0800a4b4 <__lo0bits>:
 800a4b4:	6803      	ldr	r3, [r0, #0]
 800a4b6:	4602      	mov	r2, r0
 800a4b8:	f013 0007 	ands.w	r0, r3, #7
 800a4bc:	d00b      	beq.n	800a4d6 <__lo0bits+0x22>
 800a4be:	07d9      	lsls	r1, r3, #31
 800a4c0:	d421      	bmi.n	800a506 <__lo0bits+0x52>
 800a4c2:	0798      	lsls	r0, r3, #30
 800a4c4:	bf49      	itett	mi
 800a4c6:	085b      	lsrmi	r3, r3, #1
 800a4c8:	089b      	lsrpl	r3, r3, #2
 800a4ca:	2001      	movmi	r0, #1
 800a4cc:	6013      	strmi	r3, [r2, #0]
 800a4ce:	bf5c      	itt	pl
 800a4d0:	2002      	movpl	r0, #2
 800a4d2:	6013      	strpl	r3, [r2, #0]
 800a4d4:	4770      	bx	lr
 800a4d6:	b299      	uxth	r1, r3
 800a4d8:	b909      	cbnz	r1, 800a4de <__lo0bits+0x2a>
 800a4da:	2010      	movs	r0, #16
 800a4dc:	0c1b      	lsrs	r3, r3, #16
 800a4de:	b2d9      	uxtb	r1, r3
 800a4e0:	b909      	cbnz	r1, 800a4e6 <__lo0bits+0x32>
 800a4e2:	3008      	adds	r0, #8
 800a4e4:	0a1b      	lsrs	r3, r3, #8
 800a4e6:	0719      	lsls	r1, r3, #28
 800a4e8:	bf04      	itt	eq
 800a4ea:	091b      	lsreq	r3, r3, #4
 800a4ec:	3004      	addeq	r0, #4
 800a4ee:	0799      	lsls	r1, r3, #30
 800a4f0:	bf04      	itt	eq
 800a4f2:	089b      	lsreq	r3, r3, #2
 800a4f4:	3002      	addeq	r0, #2
 800a4f6:	07d9      	lsls	r1, r3, #31
 800a4f8:	d403      	bmi.n	800a502 <__lo0bits+0x4e>
 800a4fa:	085b      	lsrs	r3, r3, #1
 800a4fc:	f100 0001 	add.w	r0, r0, #1
 800a500:	d003      	beq.n	800a50a <__lo0bits+0x56>
 800a502:	6013      	str	r3, [r2, #0]
 800a504:	4770      	bx	lr
 800a506:	2000      	movs	r0, #0
 800a508:	4770      	bx	lr
 800a50a:	2020      	movs	r0, #32
 800a50c:	4770      	bx	lr
	...

0800a510 <__i2b>:
 800a510:	b510      	push	{r4, lr}
 800a512:	460c      	mov	r4, r1
 800a514:	2101      	movs	r1, #1
 800a516:	f7ff febb 	bl	800a290 <_Balloc>
 800a51a:	4602      	mov	r2, r0
 800a51c:	b928      	cbnz	r0, 800a52a <__i2b+0x1a>
 800a51e:	f240 1145 	movw	r1, #325	; 0x145
 800a522:	4b04      	ldr	r3, [pc, #16]	; (800a534 <__i2b+0x24>)
 800a524:	4804      	ldr	r0, [pc, #16]	; (800a538 <__i2b+0x28>)
 800a526:	f000 fd89 	bl	800b03c <__assert_func>
 800a52a:	2301      	movs	r3, #1
 800a52c:	6144      	str	r4, [r0, #20]
 800a52e:	6103      	str	r3, [r0, #16]
 800a530:	bd10      	pop	{r4, pc}
 800a532:	bf00      	nop
 800a534:	0800e5a9 	.word	0x0800e5a9
 800a538:	0800e61a 	.word	0x0800e61a

0800a53c <__multiply>:
 800a53c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a540:	4691      	mov	r9, r2
 800a542:	690a      	ldr	r2, [r1, #16]
 800a544:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a548:	460c      	mov	r4, r1
 800a54a:	429a      	cmp	r2, r3
 800a54c:	bfbe      	ittt	lt
 800a54e:	460b      	movlt	r3, r1
 800a550:	464c      	movlt	r4, r9
 800a552:	4699      	movlt	r9, r3
 800a554:	6927      	ldr	r7, [r4, #16]
 800a556:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a55a:	68a3      	ldr	r3, [r4, #8]
 800a55c:	6861      	ldr	r1, [r4, #4]
 800a55e:	eb07 060a 	add.w	r6, r7, sl
 800a562:	42b3      	cmp	r3, r6
 800a564:	b085      	sub	sp, #20
 800a566:	bfb8      	it	lt
 800a568:	3101      	addlt	r1, #1
 800a56a:	f7ff fe91 	bl	800a290 <_Balloc>
 800a56e:	b930      	cbnz	r0, 800a57e <__multiply+0x42>
 800a570:	4602      	mov	r2, r0
 800a572:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800a576:	4b43      	ldr	r3, [pc, #268]	; (800a684 <__multiply+0x148>)
 800a578:	4843      	ldr	r0, [pc, #268]	; (800a688 <__multiply+0x14c>)
 800a57a:	f000 fd5f 	bl	800b03c <__assert_func>
 800a57e:	f100 0514 	add.w	r5, r0, #20
 800a582:	462b      	mov	r3, r5
 800a584:	2200      	movs	r2, #0
 800a586:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a58a:	4543      	cmp	r3, r8
 800a58c:	d321      	bcc.n	800a5d2 <__multiply+0x96>
 800a58e:	f104 0314 	add.w	r3, r4, #20
 800a592:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a596:	f109 0314 	add.w	r3, r9, #20
 800a59a:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a59e:	9202      	str	r2, [sp, #8]
 800a5a0:	1b3a      	subs	r2, r7, r4
 800a5a2:	3a15      	subs	r2, #21
 800a5a4:	f022 0203 	bic.w	r2, r2, #3
 800a5a8:	3204      	adds	r2, #4
 800a5aa:	f104 0115 	add.w	r1, r4, #21
 800a5ae:	428f      	cmp	r7, r1
 800a5b0:	bf38      	it	cc
 800a5b2:	2204      	movcc	r2, #4
 800a5b4:	9201      	str	r2, [sp, #4]
 800a5b6:	9a02      	ldr	r2, [sp, #8]
 800a5b8:	9303      	str	r3, [sp, #12]
 800a5ba:	429a      	cmp	r2, r3
 800a5bc:	d80c      	bhi.n	800a5d8 <__multiply+0x9c>
 800a5be:	2e00      	cmp	r6, #0
 800a5c0:	dd03      	ble.n	800a5ca <__multiply+0x8e>
 800a5c2:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d05a      	beq.n	800a680 <__multiply+0x144>
 800a5ca:	6106      	str	r6, [r0, #16]
 800a5cc:	b005      	add	sp, #20
 800a5ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5d2:	f843 2b04 	str.w	r2, [r3], #4
 800a5d6:	e7d8      	b.n	800a58a <__multiply+0x4e>
 800a5d8:	f8b3 a000 	ldrh.w	sl, [r3]
 800a5dc:	f1ba 0f00 	cmp.w	sl, #0
 800a5e0:	d023      	beq.n	800a62a <__multiply+0xee>
 800a5e2:	46a9      	mov	r9, r5
 800a5e4:	f04f 0c00 	mov.w	ip, #0
 800a5e8:	f104 0e14 	add.w	lr, r4, #20
 800a5ec:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a5f0:	f8d9 1000 	ldr.w	r1, [r9]
 800a5f4:	fa1f fb82 	uxth.w	fp, r2
 800a5f8:	b289      	uxth	r1, r1
 800a5fa:	fb0a 110b 	mla	r1, sl, fp, r1
 800a5fe:	4461      	add	r1, ip
 800a600:	f8d9 c000 	ldr.w	ip, [r9]
 800a604:	0c12      	lsrs	r2, r2, #16
 800a606:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 800a60a:	fb0a c202 	mla	r2, sl, r2, ip
 800a60e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a612:	b289      	uxth	r1, r1
 800a614:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a618:	4577      	cmp	r7, lr
 800a61a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a61e:	f849 1b04 	str.w	r1, [r9], #4
 800a622:	d8e3      	bhi.n	800a5ec <__multiply+0xb0>
 800a624:	9a01      	ldr	r2, [sp, #4]
 800a626:	f845 c002 	str.w	ip, [r5, r2]
 800a62a:	9a03      	ldr	r2, [sp, #12]
 800a62c:	3304      	adds	r3, #4
 800a62e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a632:	f1b9 0f00 	cmp.w	r9, #0
 800a636:	d021      	beq.n	800a67c <__multiply+0x140>
 800a638:	46ae      	mov	lr, r5
 800a63a:	f04f 0a00 	mov.w	sl, #0
 800a63e:	6829      	ldr	r1, [r5, #0]
 800a640:	f104 0c14 	add.w	ip, r4, #20
 800a644:	f8bc b000 	ldrh.w	fp, [ip]
 800a648:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a64c:	b289      	uxth	r1, r1
 800a64e:	fb09 220b 	mla	r2, r9, fp, r2
 800a652:	4452      	add	r2, sl
 800a654:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a658:	f84e 1b04 	str.w	r1, [lr], #4
 800a65c:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a660:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a664:	f8be 1000 	ldrh.w	r1, [lr]
 800a668:	4567      	cmp	r7, ip
 800a66a:	fb09 110a 	mla	r1, r9, sl, r1
 800a66e:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 800a672:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a676:	d8e5      	bhi.n	800a644 <__multiply+0x108>
 800a678:	9a01      	ldr	r2, [sp, #4]
 800a67a:	50a9      	str	r1, [r5, r2]
 800a67c:	3504      	adds	r5, #4
 800a67e:	e79a      	b.n	800a5b6 <__multiply+0x7a>
 800a680:	3e01      	subs	r6, #1
 800a682:	e79c      	b.n	800a5be <__multiply+0x82>
 800a684:	0800e5a9 	.word	0x0800e5a9
 800a688:	0800e61a 	.word	0x0800e61a

0800a68c <__pow5mult>:
 800a68c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a690:	4615      	mov	r5, r2
 800a692:	f012 0203 	ands.w	r2, r2, #3
 800a696:	4606      	mov	r6, r0
 800a698:	460f      	mov	r7, r1
 800a69a:	d007      	beq.n	800a6ac <__pow5mult+0x20>
 800a69c:	4c25      	ldr	r4, [pc, #148]	; (800a734 <__pow5mult+0xa8>)
 800a69e:	3a01      	subs	r2, #1
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6a6:	f7ff fe55 	bl	800a354 <__multadd>
 800a6aa:	4607      	mov	r7, r0
 800a6ac:	10ad      	asrs	r5, r5, #2
 800a6ae:	d03d      	beq.n	800a72c <__pow5mult+0xa0>
 800a6b0:	69f4      	ldr	r4, [r6, #28]
 800a6b2:	b97c      	cbnz	r4, 800a6d4 <__pow5mult+0x48>
 800a6b4:	2010      	movs	r0, #16
 800a6b6:	f7ff fd25 	bl	800a104 <malloc>
 800a6ba:	4602      	mov	r2, r0
 800a6bc:	61f0      	str	r0, [r6, #28]
 800a6be:	b928      	cbnz	r0, 800a6cc <__pow5mult+0x40>
 800a6c0:	f240 11b3 	movw	r1, #435	; 0x1b3
 800a6c4:	4b1c      	ldr	r3, [pc, #112]	; (800a738 <__pow5mult+0xac>)
 800a6c6:	481d      	ldr	r0, [pc, #116]	; (800a73c <__pow5mult+0xb0>)
 800a6c8:	f000 fcb8 	bl	800b03c <__assert_func>
 800a6cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a6d0:	6004      	str	r4, [r0, #0]
 800a6d2:	60c4      	str	r4, [r0, #12]
 800a6d4:	f8d6 801c 	ldr.w	r8, [r6, #28]
 800a6d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a6dc:	b94c      	cbnz	r4, 800a6f2 <__pow5mult+0x66>
 800a6de:	f240 2171 	movw	r1, #625	; 0x271
 800a6e2:	4630      	mov	r0, r6
 800a6e4:	f7ff ff14 	bl	800a510 <__i2b>
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	4604      	mov	r4, r0
 800a6ec:	f8c8 0008 	str.w	r0, [r8, #8]
 800a6f0:	6003      	str	r3, [r0, #0]
 800a6f2:	f04f 0900 	mov.w	r9, #0
 800a6f6:	07eb      	lsls	r3, r5, #31
 800a6f8:	d50a      	bpl.n	800a710 <__pow5mult+0x84>
 800a6fa:	4639      	mov	r1, r7
 800a6fc:	4622      	mov	r2, r4
 800a6fe:	4630      	mov	r0, r6
 800a700:	f7ff ff1c 	bl	800a53c <__multiply>
 800a704:	4680      	mov	r8, r0
 800a706:	4639      	mov	r1, r7
 800a708:	4630      	mov	r0, r6
 800a70a:	f7ff fe01 	bl	800a310 <_Bfree>
 800a70e:	4647      	mov	r7, r8
 800a710:	106d      	asrs	r5, r5, #1
 800a712:	d00b      	beq.n	800a72c <__pow5mult+0xa0>
 800a714:	6820      	ldr	r0, [r4, #0]
 800a716:	b938      	cbnz	r0, 800a728 <__pow5mult+0x9c>
 800a718:	4622      	mov	r2, r4
 800a71a:	4621      	mov	r1, r4
 800a71c:	4630      	mov	r0, r6
 800a71e:	f7ff ff0d 	bl	800a53c <__multiply>
 800a722:	6020      	str	r0, [r4, #0]
 800a724:	f8c0 9000 	str.w	r9, [r0]
 800a728:	4604      	mov	r4, r0
 800a72a:	e7e4      	b.n	800a6f6 <__pow5mult+0x6a>
 800a72c:	4638      	mov	r0, r7
 800a72e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a732:	bf00      	nop
 800a734:	0800e768 	.word	0x0800e768
 800a738:	0800e53a 	.word	0x0800e53a
 800a73c:	0800e61a 	.word	0x0800e61a

0800a740 <__lshift>:
 800a740:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a744:	460c      	mov	r4, r1
 800a746:	4607      	mov	r7, r0
 800a748:	4691      	mov	r9, r2
 800a74a:	6923      	ldr	r3, [r4, #16]
 800a74c:	6849      	ldr	r1, [r1, #4]
 800a74e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a752:	68a3      	ldr	r3, [r4, #8]
 800a754:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a758:	f108 0601 	add.w	r6, r8, #1
 800a75c:	42b3      	cmp	r3, r6
 800a75e:	db0b      	blt.n	800a778 <__lshift+0x38>
 800a760:	4638      	mov	r0, r7
 800a762:	f7ff fd95 	bl	800a290 <_Balloc>
 800a766:	4605      	mov	r5, r0
 800a768:	b948      	cbnz	r0, 800a77e <__lshift+0x3e>
 800a76a:	4602      	mov	r2, r0
 800a76c:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800a770:	4b27      	ldr	r3, [pc, #156]	; (800a810 <__lshift+0xd0>)
 800a772:	4828      	ldr	r0, [pc, #160]	; (800a814 <__lshift+0xd4>)
 800a774:	f000 fc62 	bl	800b03c <__assert_func>
 800a778:	3101      	adds	r1, #1
 800a77a:	005b      	lsls	r3, r3, #1
 800a77c:	e7ee      	b.n	800a75c <__lshift+0x1c>
 800a77e:	2300      	movs	r3, #0
 800a780:	f100 0114 	add.w	r1, r0, #20
 800a784:	f100 0210 	add.w	r2, r0, #16
 800a788:	4618      	mov	r0, r3
 800a78a:	4553      	cmp	r3, sl
 800a78c:	db33      	blt.n	800a7f6 <__lshift+0xb6>
 800a78e:	6920      	ldr	r0, [r4, #16]
 800a790:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a794:	f104 0314 	add.w	r3, r4, #20
 800a798:	f019 091f 	ands.w	r9, r9, #31
 800a79c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800a7a4:	d02b      	beq.n	800a7fe <__lshift+0xbe>
 800a7a6:	468a      	mov	sl, r1
 800a7a8:	2200      	movs	r2, #0
 800a7aa:	f1c9 0e20 	rsb	lr, r9, #32
 800a7ae:	6818      	ldr	r0, [r3, #0]
 800a7b0:	fa00 f009 	lsl.w	r0, r0, r9
 800a7b4:	4310      	orrs	r0, r2
 800a7b6:	f84a 0b04 	str.w	r0, [sl], #4
 800a7ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800a7be:	459c      	cmp	ip, r3
 800a7c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800a7c4:	d8f3      	bhi.n	800a7ae <__lshift+0x6e>
 800a7c6:	ebac 0304 	sub.w	r3, ip, r4
 800a7ca:	3b15      	subs	r3, #21
 800a7cc:	f023 0303 	bic.w	r3, r3, #3
 800a7d0:	3304      	adds	r3, #4
 800a7d2:	f104 0015 	add.w	r0, r4, #21
 800a7d6:	4584      	cmp	ip, r0
 800a7d8:	bf38      	it	cc
 800a7da:	2304      	movcc	r3, #4
 800a7dc:	50ca      	str	r2, [r1, r3]
 800a7de:	b10a      	cbz	r2, 800a7e4 <__lshift+0xa4>
 800a7e0:	f108 0602 	add.w	r6, r8, #2
 800a7e4:	3e01      	subs	r6, #1
 800a7e6:	4638      	mov	r0, r7
 800a7e8:	4621      	mov	r1, r4
 800a7ea:	612e      	str	r6, [r5, #16]
 800a7ec:	f7ff fd90 	bl	800a310 <_Bfree>
 800a7f0:	4628      	mov	r0, r5
 800a7f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a7f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800a7fa:	3301      	adds	r3, #1
 800a7fc:	e7c5      	b.n	800a78a <__lshift+0x4a>
 800a7fe:	3904      	subs	r1, #4
 800a800:	f853 2b04 	ldr.w	r2, [r3], #4
 800a804:	459c      	cmp	ip, r3
 800a806:	f841 2f04 	str.w	r2, [r1, #4]!
 800a80a:	d8f9      	bhi.n	800a800 <__lshift+0xc0>
 800a80c:	e7ea      	b.n	800a7e4 <__lshift+0xa4>
 800a80e:	bf00      	nop
 800a810:	0800e5a9 	.word	0x0800e5a9
 800a814:	0800e61a 	.word	0x0800e61a

0800a818 <__mcmp>:
 800a818:	4603      	mov	r3, r0
 800a81a:	690a      	ldr	r2, [r1, #16]
 800a81c:	6900      	ldr	r0, [r0, #16]
 800a81e:	b530      	push	{r4, r5, lr}
 800a820:	1a80      	subs	r0, r0, r2
 800a822:	d10d      	bne.n	800a840 <__mcmp+0x28>
 800a824:	3314      	adds	r3, #20
 800a826:	3114      	adds	r1, #20
 800a828:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800a82c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800a830:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800a834:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800a838:	4295      	cmp	r5, r2
 800a83a:	d002      	beq.n	800a842 <__mcmp+0x2a>
 800a83c:	d304      	bcc.n	800a848 <__mcmp+0x30>
 800a83e:	2001      	movs	r0, #1
 800a840:	bd30      	pop	{r4, r5, pc}
 800a842:	42a3      	cmp	r3, r4
 800a844:	d3f4      	bcc.n	800a830 <__mcmp+0x18>
 800a846:	e7fb      	b.n	800a840 <__mcmp+0x28>
 800a848:	f04f 30ff 	mov.w	r0, #4294967295
 800a84c:	e7f8      	b.n	800a840 <__mcmp+0x28>
	...

0800a850 <__mdiff>:
 800a850:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a854:	460d      	mov	r5, r1
 800a856:	4607      	mov	r7, r0
 800a858:	4611      	mov	r1, r2
 800a85a:	4628      	mov	r0, r5
 800a85c:	4614      	mov	r4, r2
 800a85e:	f7ff ffdb 	bl	800a818 <__mcmp>
 800a862:	1e06      	subs	r6, r0, #0
 800a864:	d111      	bne.n	800a88a <__mdiff+0x3a>
 800a866:	4631      	mov	r1, r6
 800a868:	4638      	mov	r0, r7
 800a86a:	f7ff fd11 	bl	800a290 <_Balloc>
 800a86e:	4602      	mov	r2, r0
 800a870:	b928      	cbnz	r0, 800a87e <__mdiff+0x2e>
 800a872:	f240 2137 	movw	r1, #567	; 0x237
 800a876:	4b3a      	ldr	r3, [pc, #232]	; (800a960 <__mdiff+0x110>)
 800a878:	483a      	ldr	r0, [pc, #232]	; (800a964 <__mdiff+0x114>)
 800a87a:	f000 fbdf 	bl	800b03c <__assert_func>
 800a87e:	2301      	movs	r3, #1
 800a880:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800a884:	4610      	mov	r0, r2
 800a886:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a88a:	bfa4      	itt	ge
 800a88c:	4623      	movge	r3, r4
 800a88e:	462c      	movge	r4, r5
 800a890:	4638      	mov	r0, r7
 800a892:	6861      	ldr	r1, [r4, #4]
 800a894:	bfa6      	itte	ge
 800a896:	461d      	movge	r5, r3
 800a898:	2600      	movge	r6, #0
 800a89a:	2601      	movlt	r6, #1
 800a89c:	f7ff fcf8 	bl	800a290 <_Balloc>
 800a8a0:	4602      	mov	r2, r0
 800a8a2:	b918      	cbnz	r0, 800a8ac <__mdiff+0x5c>
 800a8a4:	f240 2145 	movw	r1, #581	; 0x245
 800a8a8:	4b2d      	ldr	r3, [pc, #180]	; (800a960 <__mdiff+0x110>)
 800a8aa:	e7e5      	b.n	800a878 <__mdiff+0x28>
 800a8ac:	f102 0814 	add.w	r8, r2, #20
 800a8b0:	46c2      	mov	sl, r8
 800a8b2:	f04f 0c00 	mov.w	ip, #0
 800a8b6:	6927      	ldr	r7, [r4, #16]
 800a8b8:	60c6      	str	r6, [r0, #12]
 800a8ba:	692e      	ldr	r6, [r5, #16]
 800a8bc:	f104 0014 	add.w	r0, r4, #20
 800a8c0:	f105 0914 	add.w	r9, r5, #20
 800a8c4:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 800a8c8:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a8cc:	3410      	adds	r4, #16
 800a8ce:	f854 bf04 	ldr.w	fp, [r4, #4]!
 800a8d2:	f859 3b04 	ldr.w	r3, [r9], #4
 800a8d6:	fa1f f18b 	uxth.w	r1, fp
 800a8da:	4461      	add	r1, ip
 800a8dc:	fa1f fc83 	uxth.w	ip, r3
 800a8e0:	0c1b      	lsrs	r3, r3, #16
 800a8e2:	eba1 010c 	sub.w	r1, r1, ip
 800a8e6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a8ea:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800a8ee:	b289      	uxth	r1, r1
 800a8f0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a8f4:	454e      	cmp	r6, r9
 800a8f6:	ea4f 4c23 	mov.w	ip, r3, asr #16
 800a8fa:	f84a 1b04 	str.w	r1, [sl], #4
 800a8fe:	d8e6      	bhi.n	800a8ce <__mdiff+0x7e>
 800a900:	1b73      	subs	r3, r6, r5
 800a902:	3b15      	subs	r3, #21
 800a904:	f023 0303 	bic.w	r3, r3, #3
 800a908:	3515      	adds	r5, #21
 800a90a:	3304      	adds	r3, #4
 800a90c:	42ae      	cmp	r6, r5
 800a90e:	bf38      	it	cc
 800a910:	2304      	movcc	r3, #4
 800a912:	4418      	add	r0, r3
 800a914:	4443      	add	r3, r8
 800a916:	461e      	mov	r6, r3
 800a918:	4605      	mov	r5, r0
 800a91a:	4575      	cmp	r5, lr
 800a91c:	d30e      	bcc.n	800a93c <__mdiff+0xec>
 800a91e:	f10e 0103 	add.w	r1, lr, #3
 800a922:	1a09      	subs	r1, r1, r0
 800a924:	f021 0103 	bic.w	r1, r1, #3
 800a928:	3803      	subs	r0, #3
 800a92a:	4586      	cmp	lr, r0
 800a92c:	bf38      	it	cc
 800a92e:	2100      	movcc	r1, #0
 800a930:	440b      	add	r3, r1
 800a932:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800a936:	b189      	cbz	r1, 800a95c <__mdiff+0x10c>
 800a938:	6117      	str	r7, [r2, #16]
 800a93a:	e7a3      	b.n	800a884 <__mdiff+0x34>
 800a93c:	f855 8b04 	ldr.w	r8, [r5], #4
 800a940:	fa1f f188 	uxth.w	r1, r8
 800a944:	4461      	add	r1, ip
 800a946:	140c      	asrs	r4, r1, #16
 800a948:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a94c:	b289      	uxth	r1, r1
 800a94e:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800a952:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800a956:	f846 1b04 	str.w	r1, [r6], #4
 800a95a:	e7de      	b.n	800a91a <__mdiff+0xca>
 800a95c:	3f01      	subs	r7, #1
 800a95e:	e7e8      	b.n	800a932 <__mdiff+0xe2>
 800a960:	0800e5a9 	.word	0x0800e5a9
 800a964:	0800e61a 	.word	0x0800e61a

0800a968 <__ulp>:
 800a968:	4b0e      	ldr	r3, [pc, #56]	; (800a9a4 <__ulp+0x3c>)
 800a96a:	400b      	ands	r3, r1
 800a96c:	f1a3 7350 	sub.w	r3, r3, #54525952	; 0x3400000
 800a970:	2b00      	cmp	r3, #0
 800a972:	dc08      	bgt.n	800a986 <__ulp+0x1e>
 800a974:	425b      	negs	r3, r3
 800a976:	f1b3 7fa0 	cmp.w	r3, #20971520	; 0x1400000
 800a97a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800a97e:	da04      	bge.n	800a98a <__ulp+0x22>
 800a980:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800a984:	4113      	asrs	r3, r2
 800a986:	2200      	movs	r2, #0
 800a988:	e008      	b.n	800a99c <__ulp+0x34>
 800a98a:	f1a2 0314 	sub.w	r3, r2, #20
 800a98e:	2b1e      	cmp	r3, #30
 800a990:	bfd6      	itet	le
 800a992:	f04f 4200 	movle.w	r2, #2147483648	; 0x80000000
 800a996:	2201      	movgt	r2, #1
 800a998:	40da      	lsrle	r2, r3
 800a99a:	2300      	movs	r3, #0
 800a99c:	4619      	mov	r1, r3
 800a99e:	4610      	mov	r0, r2
 800a9a0:	4770      	bx	lr
 800a9a2:	bf00      	nop
 800a9a4:	7ff00000 	.word	0x7ff00000

0800a9a8 <__b2d>:
 800a9a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a9aa:	6905      	ldr	r5, [r0, #16]
 800a9ac:	f100 0714 	add.w	r7, r0, #20
 800a9b0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800a9b4:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800a9b8:	1f2e      	subs	r6, r5, #4
 800a9ba:	4620      	mov	r0, r4
 800a9bc:	f7ff fd5a 	bl	800a474 <__hi0bits>
 800a9c0:	f1c0 0220 	rsb	r2, r0, #32
 800a9c4:	280a      	cmp	r0, #10
 800a9c6:	4603      	mov	r3, r0
 800a9c8:	f8df c068 	ldr.w	ip, [pc, #104]	; 800aa34 <__b2d+0x8c>
 800a9cc:	600a      	str	r2, [r1, #0]
 800a9ce:	dc12      	bgt.n	800a9f6 <__b2d+0x4e>
 800a9d0:	f1c0 0e0b 	rsb	lr, r0, #11
 800a9d4:	fa24 f20e 	lsr.w	r2, r4, lr
 800a9d8:	42b7      	cmp	r7, r6
 800a9da:	ea42 010c 	orr.w	r1, r2, ip
 800a9de:	bf2c      	ite	cs
 800a9e0:	2200      	movcs	r2, #0
 800a9e2:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800a9e6:	3315      	adds	r3, #21
 800a9e8:	fa04 f303 	lsl.w	r3, r4, r3
 800a9ec:	fa22 f20e 	lsr.w	r2, r2, lr
 800a9f0:	431a      	orrs	r2, r3
 800a9f2:	4610      	mov	r0, r2
 800a9f4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a9f6:	42b7      	cmp	r7, r6
 800a9f8:	bf2e      	itee	cs
 800a9fa:	2200      	movcs	r2, #0
 800a9fc:	f855 2c08 	ldrcc.w	r2, [r5, #-8]
 800aa00:	f1a5 0608 	subcc.w	r6, r5, #8
 800aa04:	3b0b      	subs	r3, #11
 800aa06:	d012      	beq.n	800aa2e <__b2d+0x86>
 800aa08:	f1c3 0520 	rsb	r5, r3, #32
 800aa0c:	fa22 f105 	lsr.w	r1, r2, r5
 800aa10:	409c      	lsls	r4, r3
 800aa12:	430c      	orrs	r4, r1
 800aa14:	42be      	cmp	r6, r7
 800aa16:	f044 517f 	orr.w	r1, r4, #1069547520	; 0x3fc00000
 800aa1a:	bf94      	ite	ls
 800aa1c:	2400      	movls	r4, #0
 800aa1e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aa22:	409a      	lsls	r2, r3
 800aa24:	40ec      	lsrs	r4, r5
 800aa26:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800aa2a:	4322      	orrs	r2, r4
 800aa2c:	e7e1      	b.n	800a9f2 <__b2d+0x4a>
 800aa2e:	ea44 010c 	orr.w	r1, r4, ip
 800aa32:	e7de      	b.n	800a9f2 <__b2d+0x4a>
 800aa34:	3ff00000 	.word	0x3ff00000

0800aa38 <__d2b>:
 800aa38:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aa3a:	2101      	movs	r1, #1
 800aa3c:	4617      	mov	r7, r2
 800aa3e:	461c      	mov	r4, r3
 800aa40:	9e08      	ldr	r6, [sp, #32]
 800aa42:	f7ff fc25 	bl	800a290 <_Balloc>
 800aa46:	4605      	mov	r5, r0
 800aa48:	b930      	cbnz	r0, 800aa58 <__d2b+0x20>
 800aa4a:	4602      	mov	r2, r0
 800aa4c:	f240 310f 	movw	r1, #783	; 0x30f
 800aa50:	4b22      	ldr	r3, [pc, #136]	; (800aadc <__d2b+0xa4>)
 800aa52:	4823      	ldr	r0, [pc, #140]	; (800aae0 <__d2b+0xa8>)
 800aa54:	f000 faf2 	bl	800b03c <__assert_func>
 800aa58:	f3c4 0313 	ubfx	r3, r4, #0, #20
 800aa5c:	f3c4 540a 	ubfx	r4, r4, #20, #11
 800aa60:	bb24      	cbnz	r4, 800aaac <__d2b+0x74>
 800aa62:	2f00      	cmp	r7, #0
 800aa64:	9301      	str	r3, [sp, #4]
 800aa66:	d026      	beq.n	800aab6 <__d2b+0x7e>
 800aa68:	4668      	mov	r0, sp
 800aa6a:	9700      	str	r7, [sp, #0]
 800aa6c:	f7ff fd22 	bl	800a4b4 <__lo0bits>
 800aa70:	e9dd 1200 	ldrd	r1, r2, [sp]
 800aa74:	b1e8      	cbz	r0, 800aab2 <__d2b+0x7a>
 800aa76:	f1c0 0320 	rsb	r3, r0, #32
 800aa7a:	fa02 f303 	lsl.w	r3, r2, r3
 800aa7e:	430b      	orrs	r3, r1
 800aa80:	40c2      	lsrs	r2, r0
 800aa82:	616b      	str	r3, [r5, #20]
 800aa84:	9201      	str	r2, [sp, #4]
 800aa86:	9b01      	ldr	r3, [sp, #4]
 800aa88:	2b00      	cmp	r3, #0
 800aa8a:	bf14      	ite	ne
 800aa8c:	2102      	movne	r1, #2
 800aa8e:	2101      	moveq	r1, #1
 800aa90:	61ab      	str	r3, [r5, #24]
 800aa92:	6129      	str	r1, [r5, #16]
 800aa94:	b1bc      	cbz	r4, 800aac6 <__d2b+0x8e>
 800aa96:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800aa9a:	4404      	add	r4, r0
 800aa9c:	6034      	str	r4, [r6, #0]
 800aa9e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800aaa2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800aaa4:	6018      	str	r0, [r3, #0]
 800aaa6:	4628      	mov	r0, r5
 800aaa8:	b003      	add	sp, #12
 800aaaa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aaac:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800aab0:	e7d7      	b.n	800aa62 <__d2b+0x2a>
 800aab2:	6169      	str	r1, [r5, #20]
 800aab4:	e7e7      	b.n	800aa86 <__d2b+0x4e>
 800aab6:	a801      	add	r0, sp, #4
 800aab8:	f7ff fcfc 	bl	800a4b4 <__lo0bits>
 800aabc:	9b01      	ldr	r3, [sp, #4]
 800aabe:	2101      	movs	r1, #1
 800aac0:	616b      	str	r3, [r5, #20]
 800aac2:	3020      	adds	r0, #32
 800aac4:	e7e5      	b.n	800aa92 <__d2b+0x5a>
 800aac6:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800aaca:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 800aace:	6030      	str	r0, [r6, #0]
 800aad0:	6918      	ldr	r0, [r3, #16]
 800aad2:	f7ff fccf 	bl	800a474 <__hi0bits>
 800aad6:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800aada:	e7e2      	b.n	800aaa2 <__d2b+0x6a>
 800aadc:	0800e5a9 	.word	0x0800e5a9
 800aae0:	0800e61a 	.word	0x0800e61a

0800aae4 <__ratio>:
 800aae4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aae8:	4688      	mov	r8, r1
 800aaea:	4669      	mov	r1, sp
 800aaec:	4681      	mov	r9, r0
 800aaee:	f7ff ff5b 	bl	800a9a8 <__b2d>
 800aaf2:	460f      	mov	r7, r1
 800aaf4:	4604      	mov	r4, r0
 800aaf6:	460d      	mov	r5, r1
 800aaf8:	4640      	mov	r0, r8
 800aafa:	a901      	add	r1, sp, #4
 800aafc:	f7ff ff54 	bl	800a9a8 <__b2d>
 800ab00:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab04:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab08:	468b      	mov	fp, r1
 800ab0a:	eba3 0c02 	sub.w	ip, r3, r2
 800ab0e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab12:	1a9b      	subs	r3, r3, r2
 800ab14:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ab18:	2b00      	cmp	r3, #0
 800ab1a:	bfd5      	itete	le
 800ab1c:	460a      	movle	r2, r1
 800ab1e:	462a      	movgt	r2, r5
 800ab20:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab24:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800ab28:	bfd8      	it	le
 800ab2a:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800ab2e:	465b      	mov	r3, fp
 800ab30:	4602      	mov	r2, r0
 800ab32:	4639      	mov	r1, r7
 800ab34:	4620      	mov	r0, r4
 800ab36:	f7f5 fe03 	bl	8000740 <__aeabi_ddiv>
 800ab3a:	b003      	add	sp, #12
 800ab3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ab40 <__copybits>:
 800ab40:	3901      	subs	r1, #1
 800ab42:	b570      	push	{r4, r5, r6, lr}
 800ab44:	1149      	asrs	r1, r1, #5
 800ab46:	6914      	ldr	r4, [r2, #16]
 800ab48:	3101      	adds	r1, #1
 800ab4a:	f102 0314 	add.w	r3, r2, #20
 800ab4e:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800ab52:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800ab56:	1f05      	subs	r5, r0, #4
 800ab58:	42a3      	cmp	r3, r4
 800ab5a:	d30c      	bcc.n	800ab76 <__copybits+0x36>
 800ab5c:	1aa3      	subs	r3, r4, r2
 800ab5e:	3b11      	subs	r3, #17
 800ab60:	f023 0303 	bic.w	r3, r3, #3
 800ab64:	3211      	adds	r2, #17
 800ab66:	42a2      	cmp	r2, r4
 800ab68:	bf88      	it	hi
 800ab6a:	2300      	movhi	r3, #0
 800ab6c:	4418      	add	r0, r3
 800ab6e:	2300      	movs	r3, #0
 800ab70:	4288      	cmp	r0, r1
 800ab72:	d305      	bcc.n	800ab80 <__copybits+0x40>
 800ab74:	bd70      	pop	{r4, r5, r6, pc}
 800ab76:	f853 6b04 	ldr.w	r6, [r3], #4
 800ab7a:	f845 6f04 	str.w	r6, [r5, #4]!
 800ab7e:	e7eb      	b.n	800ab58 <__copybits+0x18>
 800ab80:	f840 3b04 	str.w	r3, [r0], #4
 800ab84:	e7f4      	b.n	800ab70 <__copybits+0x30>

0800ab86 <__any_on>:
 800ab86:	f100 0214 	add.w	r2, r0, #20
 800ab8a:	6900      	ldr	r0, [r0, #16]
 800ab8c:	114b      	asrs	r3, r1, #5
 800ab8e:	4298      	cmp	r0, r3
 800ab90:	b510      	push	{r4, lr}
 800ab92:	db11      	blt.n	800abb8 <__any_on+0x32>
 800ab94:	dd0a      	ble.n	800abac <__any_on+0x26>
 800ab96:	f011 011f 	ands.w	r1, r1, #31
 800ab9a:	d007      	beq.n	800abac <__any_on+0x26>
 800ab9c:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800aba0:	fa24 f001 	lsr.w	r0, r4, r1
 800aba4:	fa00 f101 	lsl.w	r1, r0, r1
 800aba8:	428c      	cmp	r4, r1
 800abaa:	d10b      	bne.n	800abc4 <__any_on+0x3e>
 800abac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800abb0:	4293      	cmp	r3, r2
 800abb2:	d803      	bhi.n	800abbc <__any_on+0x36>
 800abb4:	2000      	movs	r0, #0
 800abb6:	bd10      	pop	{r4, pc}
 800abb8:	4603      	mov	r3, r0
 800abba:	e7f7      	b.n	800abac <__any_on+0x26>
 800abbc:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800abc0:	2900      	cmp	r1, #0
 800abc2:	d0f5      	beq.n	800abb0 <__any_on+0x2a>
 800abc4:	2001      	movs	r0, #1
 800abc6:	e7f6      	b.n	800abb6 <__any_on+0x30>

0800abc8 <__ascii_wctomb>:
 800abc8:	4603      	mov	r3, r0
 800abca:	4608      	mov	r0, r1
 800abcc:	b141      	cbz	r1, 800abe0 <__ascii_wctomb+0x18>
 800abce:	2aff      	cmp	r2, #255	; 0xff
 800abd0:	d904      	bls.n	800abdc <__ascii_wctomb+0x14>
 800abd2:	228a      	movs	r2, #138	; 0x8a
 800abd4:	f04f 30ff 	mov.w	r0, #4294967295
 800abd8:	601a      	str	r2, [r3, #0]
 800abda:	4770      	bx	lr
 800abdc:	2001      	movs	r0, #1
 800abde:	700a      	strb	r2, [r1, #0]
 800abe0:	4770      	bx	lr

0800abe2 <__ssputs_r>:
 800abe2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800abe6:	461f      	mov	r7, r3
 800abe8:	688e      	ldr	r6, [r1, #8]
 800abea:	4682      	mov	sl, r0
 800abec:	42be      	cmp	r6, r7
 800abee:	460c      	mov	r4, r1
 800abf0:	4690      	mov	r8, r2
 800abf2:	680b      	ldr	r3, [r1, #0]
 800abf4:	d82c      	bhi.n	800ac50 <__ssputs_r+0x6e>
 800abf6:	898a      	ldrh	r2, [r1, #12]
 800abf8:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800abfc:	d026      	beq.n	800ac4c <__ssputs_r+0x6a>
 800abfe:	6965      	ldr	r5, [r4, #20]
 800ac00:	6909      	ldr	r1, [r1, #16]
 800ac02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ac06:	eba3 0901 	sub.w	r9, r3, r1
 800ac0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ac0e:	1c7b      	adds	r3, r7, #1
 800ac10:	444b      	add	r3, r9
 800ac12:	106d      	asrs	r5, r5, #1
 800ac14:	429d      	cmp	r5, r3
 800ac16:	bf38      	it	cc
 800ac18:	461d      	movcc	r5, r3
 800ac1a:	0553      	lsls	r3, r2, #21
 800ac1c:	d527      	bpl.n	800ac6e <__ssputs_r+0x8c>
 800ac1e:	4629      	mov	r1, r5
 800ac20:	f7ff fa98 	bl	800a154 <_malloc_r>
 800ac24:	4606      	mov	r6, r0
 800ac26:	b360      	cbz	r0, 800ac82 <__ssputs_r+0xa0>
 800ac28:	464a      	mov	r2, r9
 800ac2a:	6921      	ldr	r1, [r4, #16]
 800ac2c:	f7fe f843 	bl	8008cb6 <memcpy>
 800ac30:	89a3      	ldrh	r3, [r4, #12]
 800ac32:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ac36:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ac3a:	81a3      	strh	r3, [r4, #12]
 800ac3c:	6126      	str	r6, [r4, #16]
 800ac3e:	444e      	add	r6, r9
 800ac40:	6026      	str	r6, [r4, #0]
 800ac42:	463e      	mov	r6, r7
 800ac44:	6165      	str	r5, [r4, #20]
 800ac46:	eba5 0509 	sub.w	r5, r5, r9
 800ac4a:	60a5      	str	r5, [r4, #8]
 800ac4c:	42be      	cmp	r6, r7
 800ac4e:	d900      	bls.n	800ac52 <__ssputs_r+0x70>
 800ac50:	463e      	mov	r6, r7
 800ac52:	4632      	mov	r2, r6
 800ac54:	4641      	mov	r1, r8
 800ac56:	6820      	ldr	r0, [r4, #0]
 800ac58:	f000 f9c6 	bl	800afe8 <memmove>
 800ac5c:	2000      	movs	r0, #0
 800ac5e:	68a3      	ldr	r3, [r4, #8]
 800ac60:	1b9b      	subs	r3, r3, r6
 800ac62:	60a3      	str	r3, [r4, #8]
 800ac64:	6823      	ldr	r3, [r4, #0]
 800ac66:	4433      	add	r3, r6
 800ac68:	6023      	str	r3, [r4, #0]
 800ac6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac6e:	462a      	mov	r2, r5
 800ac70:	f000 fa16 	bl	800b0a0 <_realloc_r>
 800ac74:	4606      	mov	r6, r0
 800ac76:	2800      	cmp	r0, #0
 800ac78:	d1e0      	bne.n	800ac3c <__ssputs_r+0x5a>
 800ac7a:	4650      	mov	r0, sl
 800ac7c:	6921      	ldr	r1, [r4, #16]
 800ac7e:	f7fe fe9f 	bl	80099c0 <_free_r>
 800ac82:	230c      	movs	r3, #12
 800ac84:	f8ca 3000 	str.w	r3, [sl]
 800ac88:	89a3      	ldrh	r3, [r4, #12]
 800ac8a:	f04f 30ff 	mov.w	r0, #4294967295
 800ac8e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ac92:	81a3      	strh	r3, [r4, #12]
 800ac94:	e7e9      	b.n	800ac6a <__ssputs_r+0x88>
	...

0800ac98 <_svfiprintf_r>:
 800ac98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac9c:	4698      	mov	r8, r3
 800ac9e:	898b      	ldrh	r3, [r1, #12]
 800aca0:	4607      	mov	r7, r0
 800aca2:	061b      	lsls	r3, r3, #24
 800aca4:	460d      	mov	r5, r1
 800aca6:	4614      	mov	r4, r2
 800aca8:	b09d      	sub	sp, #116	; 0x74
 800acaa:	d50e      	bpl.n	800acca <_svfiprintf_r+0x32>
 800acac:	690b      	ldr	r3, [r1, #16]
 800acae:	b963      	cbnz	r3, 800acca <_svfiprintf_r+0x32>
 800acb0:	2140      	movs	r1, #64	; 0x40
 800acb2:	f7ff fa4f 	bl	800a154 <_malloc_r>
 800acb6:	6028      	str	r0, [r5, #0]
 800acb8:	6128      	str	r0, [r5, #16]
 800acba:	b920      	cbnz	r0, 800acc6 <_svfiprintf_r+0x2e>
 800acbc:	230c      	movs	r3, #12
 800acbe:	603b      	str	r3, [r7, #0]
 800acc0:	f04f 30ff 	mov.w	r0, #4294967295
 800acc4:	e0d0      	b.n	800ae68 <_svfiprintf_r+0x1d0>
 800acc6:	2340      	movs	r3, #64	; 0x40
 800acc8:	616b      	str	r3, [r5, #20]
 800acca:	2300      	movs	r3, #0
 800accc:	9309      	str	r3, [sp, #36]	; 0x24
 800acce:	2320      	movs	r3, #32
 800acd0:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800acd4:	2330      	movs	r3, #48	; 0x30
 800acd6:	f04f 0901 	mov.w	r9, #1
 800acda:	f8cd 800c 	str.w	r8, [sp, #12]
 800acde:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 800ae80 <_svfiprintf_r+0x1e8>
 800ace2:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ace6:	4623      	mov	r3, r4
 800ace8:	469a      	mov	sl, r3
 800acea:	f813 2b01 	ldrb.w	r2, [r3], #1
 800acee:	b10a      	cbz	r2, 800acf4 <_svfiprintf_r+0x5c>
 800acf0:	2a25      	cmp	r2, #37	; 0x25
 800acf2:	d1f9      	bne.n	800ace8 <_svfiprintf_r+0x50>
 800acf4:	ebba 0b04 	subs.w	fp, sl, r4
 800acf8:	d00b      	beq.n	800ad12 <_svfiprintf_r+0x7a>
 800acfa:	465b      	mov	r3, fp
 800acfc:	4622      	mov	r2, r4
 800acfe:	4629      	mov	r1, r5
 800ad00:	4638      	mov	r0, r7
 800ad02:	f7ff ff6e 	bl	800abe2 <__ssputs_r>
 800ad06:	3001      	adds	r0, #1
 800ad08:	f000 80a9 	beq.w	800ae5e <_svfiprintf_r+0x1c6>
 800ad0c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ad0e:	445a      	add	r2, fp
 800ad10:	9209      	str	r2, [sp, #36]	; 0x24
 800ad12:	f89a 3000 	ldrb.w	r3, [sl]
 800ad16:	2b00      	cmp	r3, #0
 800ad18:	f000 80a1 	beq.w	800ae5e <_svfiprintf_r+0x1c6>
 800ad1c:	2300      	movs	r3, #0
 800ad1e:	f04f 32ff 	mov.w	r2, #4294967295
 800ad22:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ad26:	f10a 0a01 	add.w	sl, sl, #1
 800ad2a:	9304      	str	r3, [sp, #16]
 800ad2c:	9307      	str	r3, [sp, #28]
 800ad2e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ad32:	931a      	str	r3, [sp, #104]	; 0x68
 800ad34:	4654      	mov	r4, sl
 800ad36:	2205      	movs	r2, #5
 800ad38:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ad3c:	4850      	ldr	r0, [pc, #320]	; (800ae80 <_svfiprintf_r+0x1e8>)
 800ad3e:	f7fd ffac 	bl	8008c9a <memchr>
 800ad42:	9a04      	ldr	r2, [sp, #16]
 800ad44:	b9d8      	cbnz	r0, 800ad7e <_svfiprintf_r+0xe6>
 800ad46:	06d0      	lsls	r0, r2, #27
 800ad48:	bf44      	itt	mi
 800ad4a:	2320      	movmi	r3, #32
 800ad4c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad50:	0711      	lsls	r1, r2, #28
 800ad52:	bf44      	itt	mi
 800ad54:	232b      	movmi	r3, #43	; 0x2b
 800ad56:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ad5a:	f89a 3000 	ldrb.w	r3, [sl]
 800ad5e:	2b2a      	cmp	r3, #42	; 0x2a
 800ad60:	d015      	beq.n	800ad8e <_svfiprintf_r+0xf6>
 800ad62:	4654      	mov	r4, sl
 800ad64:	2000      	movs	r0, #0
 800ad66:	f04f 0c0a 	mov.w	ip, #10
 800ad6a:	9a07      	ldr	r2, [sp, #28]
 800ad6c:	4621      	mov	r1, r4
 800ad6e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ad72:	3b30      	subs	r3, #48	; 0x30
 800ad74:	2b09      	cmp	r3, #9
 800ad76:	d94d      	bls.n	800ae14 <_svfiprintf_r+0x17c>
 800ad78:	b1b0      	cbz	r0, 800ada8 <_svfiprintf_r+0x110>
 800ad7a:	9207      	str	r2, [sp, #28]
 800ad7c:	e014      	b.n	800ada8 <_svfiprintf_r+0x110>
 800ad7e:	eba0 0308 	sub.w	r3, r0, r8
 800ad82:	fa09 f303 	lsl.w	r3, r9, r3
 800ad86:	4313      	orrs	r3, r2
 800ad88:	46a2      	mov	sl, r4
 800ad8a:	9304      	str	r3, [sp, #16]
 800ad8c:	e7d2      	b.n	800ad34 <_svfiprintf_r+0x9c>
 800ad8e:	9b03      	ldr	r3, [sp, #12]
 800ad90:	1d19      	adds	r1, r3, #4
 800ad92:	681b      	ldr	r3, [r3, #0]
 800ad94:	9103      	str	r1, [sp, #12]
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	bfbb      	ittet	lt
 800ad9a:	425b      	neglt	r3, r3
 800ad9c:	f042 0202 	orrlt.w	r2, r2, #2
 800ada0:	9307      	strge	r3, [sp, #28]
 800ada2:	9307      	strlt	r3, [sp, #28]
 800ada4:	bfb8      	it	lt
 800ada6:	9204      	strlt	r2, [sp, #16]
 800ada8:	7823      	ldrb	r3, [r4, #0]
 800adaa:	2b2e      	cmp	r3, #46	; 0x2e
 800adac:	d10c      	bne.n	800adc8 <_svfiprintf_r+0x130>
 800adae:	7863      	ldrb	r3, [r4, #1]
 800adb0:	2b2a      	cmp	r3, #42	; 0x2a
 800adb2:	d134      	bne.n	800ae1e <_svfiprintf_r+0x186>
 800adb4:	9b03      	ldr	r3, [sp, #12]
 800adb6:	3402      	adds	r4, #2
 800adb8:	1d1a      	adds	r2, r3, #4
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	9203      	str	r2, [sp, #12]
 800adbe:	2b00      	cmp	r3, #0
 800adc0:	bfb8      	it	lt
 800adc2:	f04f 33ff 	movlt.w	r3, #4294967295
 800adc6:	9305      	str	r3, [sp, #20]
 800adc8:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 800ae84 <_svfiprintf_r+0x1ec>
 800adcc:	2203      	movs	r2, #3
 800adce:	4650      	mov	r0, sl
 800add0:	7821      	ldrb	r1, [r4, #0]
 800add2:	f7fd ff62 	bl	8008c9a <memchr>
 800add6:	b138      	cbz	r0, 800ade8 <_svfiprintf_r+0x150>
 800add8:	2240      	movs	r2, #64	; 0x40
 800adda:	9b04      	ldr	r3, [sp, #16]
 800addc:	eba0 000a 	sub.w	r0, r0, sl
 800ade0:	4082      	lsls	r2, r0
 800ade2:	4313      	orrs	r3, r2
 800ade4:	3401      	adds	r4, #1
 800ade6:	9304      	str	r3, [sp, #16]
 800ade8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800adec:	2206      	movs	r2, #6
 800adee:	4826      	ldr	r0, [pc, #152]	; (800ae88 <_svfiprintf_r+0x1f0>)
 800adf0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800adf4:	f7fd ff51 	bl	8008c9a <memchr>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	d038      	beq.n	800ae6e <_svfiprintf_r+0x1d6>
 800adfc:	4b23      	ldr	r3, [pc, #140]	; (800ae8c <_svfiprintf_r+0x1f4>)
 800adfe:	bb1b      	cbnz	r3, 800ae48 <_svfiprintf_r+0x1b0>
 800ae00:	9b03      	ldr	r3, [sp, #12]
 800ae02:	3307      	adds	r3, #7
 800ae04:	f023 0307 	bic.w	r3, r3, #7
 800ae08:	3308      	adds	r3, #8
 800ae0a:	9303      	str	r3, [sp, #12]
 800ae0c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ae0e:	4433      	add	r3, r6
 800ae10:	9309      	str	r3, [sp, #36]	; 0x24
 800ae12:	e768      	b.n	800ace6 <_svfiprintf_r+0x4e>
 800ae14:	460c      	mov	r4, r1
 800ae16:	2001      	movs	r0, #1
 800ae18:	fb0c 3202 	mla	r2, ip, r2, r3
 800ae1c:	e7a6      	b.n	800ad6c <_svfiprintf_r+0xd4>
 800ae1e:	2300      	movs	r3, #0
 800ae20:	f04f 0c0a 	mov.w	ip, #10
 800ae24:	4619      	mov	r1, r3
 800ae26:	3401      	adds	r4, #1
 800ae28:	9305      	str	r3, [sp, #20]
 800ae2a:	4620      	mov	r0, r4
 800ae2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ae30:	3a30      	subs	r2, #48	; 0x30
 800ae32:	2a09      	cmp	r2, #9
 800ae34:	d903      	bls.n	800ae3e <_svfiprintf_r+0x1a6>
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d0c6      	beq.n	800adc8 <_svfiprintf_r+0x130>
 800ae3a:	9105      	str	r1, [sp, #20]
 800ae3c:	e7c4      	b.n	800adc8 <_svfiprintf_r+0x130>
 800ae3e:	4604      	mov	r4, r0
 800ae40:	2301      	movs	r3, #1
 800ae42:	fb0c 2101 	mla	r1, ip, r1, r2
 800ae46:	e7f0      	b.n	800ae2a <_svfiprintf_r+0x192>
 800ae48:	ab03      	add	r3, sp, #12
 800ae4a:	9300      	str	r3, [sp, #0]
 800ae4c:	462a      	mov	r2, r5
 800ae4e:	4638      	mov	r0, r7
 800ae50:	4b0f      	ldr	r3, [pc, #60]	; (800ae90 <_svfiprintf_r+0x1f8>)
 800ae52:	a904      	add	r1, sp, #16
 800ae54:	f7fd f990 	bl	8008178 <_printf_float>
 800ae58:	1c42      	adds	r2, r0, #1
 800ae5a:	4606      	mov	r6, r0
 800ae5c:	d1d6      	bne.n	800ae0c <_svfiprintf_r+0x174>
 800ae5e:	89ab      	ldrh	r3, [r5, #12]
 800ae60:	065b      	lsls	r3, r3, #25
 800ae62:	f53f af2d 	bmi.w	800acc0 <_svfiprintf_r+0x28>
 800ae66:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ae68:	b01d      	add	sp, #116	; 0x74
 800ae6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae6e:	ab03      	add	r3, sp, #12
 800ae70:	9300      	str	r3, [sp, #0]
 800ae72:	462a      	mov	r2, r5
 800ae74:	4638      	mov	r0, r7
 800ae76:	4b06      	ldr	r3, [pc, #24]	; (800ae90 <_svfiprintf_r+0x1f8>)
 800ae78:	a904      	add	r1, sp, #16
 800ae7a:	f7fd fc1d 	bl	80086b8 <_printf_i>
 800ae7e:	e7eb      	b.n	800ae58 <_svfiprintf_r+0x1c0>
 800ae80:	0800e774 	.word	0x0800e774
 800ae84:	0800e77a 	.word	0x0800e77a
 800ae88:	0800e77e 	.word	0x0800e77e
 800ae8c:	08008179 	.word	0x08008179
 800ae90:	0800abe3 	.word	0x0800abe3

0800ae94 <__sflush_r>:
 800ae94:	898a      	ldrh	r2, [r1, #12]
 800ae96:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ae98:	4605      	mov	r5, r0
 800ae9a:	0710      	lsls	r0, r2, #28
 800ae9c:	460c      	mov	r4, r1
 800ae9e:	d457      	bmi.n	800af50 <__sflush_r+0xbc>
 800aea0:	684b      	ldr	r3, [r1, #4]
 800aea2:	2b00      	cmp	r3, #0
 800aea4:	dc04      	bgt.n	800aeb0 <__sflush_r+0x1c>
 800aea6:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	dc01      	bgt.n	800aeb0 <__sflush_r+0x1c>
 800aeac:	2000      	movs	r0, #0
 800aeae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aeb0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aeb2:	2e00      	cmp	r6, #0
 800aeb4:	d0fa      	beq.n	800aeac <__sflush_r+0x18>
 800aeb6:	2300      	movs	r3, #0
 800aeb8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800aebc:	682f      	ldr	r7, [r5, #0]
 800aebe:	6a21      	ldr	r1, [r4, #32]
 800aec0:	602b      	str	r3, [r5, #0]
 800aec2:	d032      	beq.n	800af2a <__sflush_r+0x96>
 800aec4:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800aec6:	89a3      	ldrh	r3, [r4, #12]
 800aec8:	075a      	lsls	r2, r3, #29
 800aeca:	d505      	bpl.n	800aed8 <__sflush_r+0x44>
 800aecc:	6863      	ldr	r3, [r4, #4]
 800aece:	1ac0      	subs	r0, r0, r3
 800aed0:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800aed2:	b10b      	cbz	r3, 800aed8 <__sflush_r+0x44>
 800aed4:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800aed6:	1ac0      	subs	r0, r0, r3
 800aed8:	2300      	movs	r3, #0
 800aeda:	4602      	mov	r2, r0
 800aedc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800aede:	4628      	mov	r0, r5
 800aee0:	6a21      	ldr	r1, [r4, #32]
 800aee2:	47b0      	blx	r6
 800aee4:	1c43      	adds	r3, r0, #1
 800aee6:	89a3      	ldrh	r3, [r4, #12]
 800aee8:	d106      	bne.n	800aef8 <__sflush_r+0x64>
 800aeea:	6829      	ldr	r1, [r5, #0]
 800aeec:	291d      	cmp	r1, #29
 800aeee:	d82b      	bhi.n	800af48 <__sflush_r+0xb4>
 800aef0:	4a28      	ldr	r2, [pc, #160]	; (800af94 <__sflush_r+0x100>)
 800aef2:	410a      	asrs	r2, r1
 800aef4:	07d6      	lsls	r6, r2, #31
 800aef6:	d427      	bmi.n	800af48 <__sflush_r+0xb4>
 800aef8:	2200      	movs	r2, #0
 800aefa:	6062      	str	r2, [r4, #4]
 800aefc:	6922      	ldr	r2, [r4, #16]
 800aefe:	04d9      	lsls	r1, r3, #19
 800af00:	6022      	str	r2, [r4, #0]
 800af02:	d504      	bpl.n	800af0e <__sflush_r+0x7a>
 800af04:	1c42      	adds	r2, r0, #1
 800af06:	d101      	bne.n	800af0c <__sflush_r+0x78>
 800af08:	682b      	ldr	r3, [r5, #0]
 800af0a:	b903      	cbnz	r3, 800af0e <__sflush_r+0x7a>
 800af0c:	6560      	str	r0, [r4, #84]	; 0x54
 800af0e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800af10:	602f      	str	r7, [r5, #0]
 800af12:	2900      	cmp	r1, #0
 800af14:	d0ca      	beq.n	800aeac <__sflush_r+0x18>
 800af16:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800af1a:	4299      	cmp	r1, r3
 800af1c:	d002      	beq.n	800af24 <__sflush_r+0x90>
 800af1e:	4628      	mov	r0, r5
 800af20:	f7fe fd4e 	bl	80099c0 <_free_r>
 800af24:	2000      	movs	r0, #0
 800af26:	6360      	str	r0, [r4, #52]	; 0x34
 800af28:	e7c1      	b.n	800aeae <__sflush_r+0x1a>
 800af2a:	2301      	movs	r3, #1
 800af2c:	4628      	mov	r0, r5
 800af2e:	47b0      	blx	r6
 800af30:	1c41      	adds	r1, r0, #1
 800af32:	d1c8      	bne.n	800aec6 <__sflush_r+0x32>
 800af34:	682b      	ldr	r3, [r5, #0]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d0c5      	beq.n	800aec6 <__sflush_r+0x32>
 800af3a:	2b1d      	cmp	r3, #29
 800af3c:	d001      	beq.n	800af42 <__sflush_r+0xae>
 800af3e:	2b16      	cmp	r3, #22
 800af40:	d101      	bne.n	800af46 <__sflush_r+0xb2>
 800af42:	602f      	str	r7, [r5, #0]
 800af44:	e7b2      	b.n	800aeac <__sflush_r+0x18>
 800af46:	89a3      	ldrh	r3, [r4, #12]
 800af48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af4c:	81a3      	strh	r3, [r4, #12]
 800af4e:	e7ae      	b.n	800aeae <__sflush_r+0x1a>
 800af50:	690f      	ldr	r7, [r1, #16]
 800af52:	2f00      	cmp	r7, #0
 800af54:	d0aa      	beq.n	800aeac <__sflush_r+0x18>
 800af56:	0793      	lsls	r3, r2, #30
 800af58:	bf18      	it	ne
 800af5a:	2300      	movne	r3, #0
 800af5c:	680e      	ldr	r6, [r1, #0]
 800af5e:	bf08      	it	eq
 800af60:	694b      	ldreq	r3, [r1, #20]
 800af62:	1bf6      	subs	r6, r6, r7
 800af64:	600f      	str	r7, [r1, #0]
 800af66:	608b      	str	r3, [r1, #8]
 800af68:	2e00      	cmp	r6, #0
 800af6a:	dd9f      	ble.n	800aeac <__sflush_r+0x18>
 800af6c:	4633      	mov	r3, r6
 800af6e:	463a      	mov	r2, r7
 800af70:	4628      	mov	r0, r5
 800af72:	6a21      	ldr	r1, [r4, #32]
 800af74:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800af78:	47e0      	blx	ip
 800af7a:	2800      	cmp	r0, #0
 800af7c:	dc06      	bgt.n	800af8c <__sflush_r+0xf8>
 800af7e:	89a3      	ldrh	r3, [r4, #12]
 800af80:	f04f 30ff 	mov.w	r0, #4294967295
 800af84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800af88:	81a3      	strh	r3, [r4, #12]
 800af8a:	e790      	b.n	800aeae <__sflush_r+0x1a>
 800af8c:	4407      	add	r7, r0
 800af8e:	1a36      	subs	r6, r6, r0
 800af90:	e7ea      	b.n	800af68 <__sflush_r+0xd4>
 800af92:	bf00      	nop
 800af94:	dfbffffe 	.word	0xdfbffffe

0800af98 <_fflush_r>:
 800af98:	b538      	push	{r3, r4, r5, lr}
 800af9a:	690b      	ldr	r3, [r1, #16]
 800af9c:	4605      	mov	r5, r0
 800af9e:	460c      	mov	r4, r1
 800afa0:	b913      	cbnz	r3, 800afa8 <_fflush_r+0x10>
 800afa2:	2500      	movs	r5, #0
 800afa4:	4628      	mov	r0, r5
 800afa6:	bd38      	pop	{r3, r4, r5, pc}
 800afa8:	b118      	cbz	r0, 800afb2 <_fflush_r+0x1a>
 800afaa:	6a03      	ldr	r3, [r0, #32]
 800afac:	b90b      	cbnz	r3, 800afb2 <_fflush_r+0x1a>
 800afae:	f7fd fd31 	bl	8008a14 <__sinit>
 800afb2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800afb6:	2b00      	cmp	r3, #0
 800afb8:	d0f3      	beq.n	800afa2 <_fflush_r+0xa>
 800afba:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800afbc:	07d0      	lsls	r0, r2, #31
 800afbe:	d404      	bmi.n	800afca <_fflush_r+0x32>
 800afc0:	0599      	lsls	r1, r3, #22
 800afc2:	d402      	bmi.n	800afca <_fflush_r+0x32>
 800afc4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afc6:	f7fd fe66 	bl	8008c96 <__retarget_lock_acquire_recursive>
 800afca:	4628      	mov	r0, r5
 800afcc:	4621      	mov	r1, r4
 800afce:	f7ff ff61 	bl	800ae94 <__sflush_r>
 800afd2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800afd4:	4605      	mov	r5, r0
 800afd6:	07da      	lsls	r2, r3, #31
 800afd8:	d4e4      	bmi.n	800afa4 <_fflush_r+0xc>
 800afda:	89a3      	ldrh	r3, [r4, #12]
 800afdc:	059b      	lsls	r3, r3, #22
 800afde:	d4e1      	bmi.n	800afa4 <_fflush_r+0xc>
 800afe0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800afe2:	f7fd fe59 	bl	8008c98 <__retarget_lock_release_recursive>
 800afe6:	e7dd      	b.n	800afa4 <_fflush_r+0xc>

0800afe8 <memmove>:
 800afe8:	4288      	cmp	r0, r1
 800afea:	b510      	push	{r4, lr}
 800afec:	eb01 0402 	add.w	r4, r1, r2
 800aff0:	d902      	bls.n	800aff8 <memmove+0x10>
 800aff2:	4284      	cmp	r4, r0
 800aff4:	4623      	mov	r3, r4
 800aff6:	d807      	bhi.n	800b008 <memmove+0x20>
 800aff8:	1e43      	subs	r3, r0, #1
 800affa:	42a1      	cmp	r1, r4
 800affc:	d008      	beq.n	800b010 <memmove+0x28>
 800affe:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b002:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b006:	e7f8      	b.n	800affa <memmove+0x12>
 800b008:	4601      	mov	r1, r0
 800b00a:	4402      	add	r2, r0
 800b00c:	428a      	cmp	r2, r1
 800b00e:	d100      	bne.n	800b012 <memmove+0x2a>
 800b010:	bd10      	pop	{r4, pc}
 800b012:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b016:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b01a:	e7f7      	b.n	800b00c <memmove+0x24>

0800b01c <_sbrk_r>:
 800b01c:	b538      	push	{r3, r4, r5, lr}
 800b01e:	2300      	movs	r3, #0
 800b020:	4d05      	ldr	r5, [pc, #20]	; (800b038 <_sbrk_r+0x1c>)
 800b022:	4604      	mov	r4, r0
 800b024:	4608      	mov	r0, r1
 800b026:	602b      	str	r3, [r5, #0]
 800b028:	f7f8 fc2e 	bl	8003888 <_sbrk>
 800b02c:	1c43      	adds	r3, r0, #1
 800b02e:	d102      	bne.n	800b036 <_sbrk_r+0x1a>
 800b030:	682b      	ldr	r3, [r5, #0]
 800b032:	b103      	cbz	r3, 800b036 <_sbrk_r+0x1a>
 800b034:	6023      	str	r3, [r4, #0]
 800b036:	bd38      	pop	{r3, r4, r5, pc}
 800b038:	20000be0 	.word	0x20000be0

0800b03c <__assert_func>:
 800b03c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b03e:	4614      	mov	r4, r2
 800b040:	461a      	mov	r2, r3
 800b042:	4b09      	ldr	r3, [pc, #36]	; (800b068 <__assert_func+0x2c>)
 800b044:	4605      	mov	r5, r0
 800b046:	681b      	ldr	r3, [r3, #0]
 800b048:	68d8      	ldr	r0, [r3, #12]
 800b04a:	b14c      	cbz	r4, 800b060 <__assert_func+0x24>
 800b04c:	4b07      	ldr	r3, [pc, #28]	; (800b06c <__assert_func+0x30>)
 800b04e:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b052:	9100      	str	r1, [sp, #0]
 800b054:	462b      	mov	r3, r5
 800b056:	4906      	ldr	r1, [pc, #24]	; (800b070 <__assert_func+0x34>)
 800b058:	f000 f852 	bl	800b100 <fiprintf>
 800b05c:	f000 f862 	bl	800b124 <abort>
 800b060:	4b04      	ldr	r3, [pc, #16]	; (800b074 <__assert_func+0x38>)
 800b062:	461c      	mov	r4, r3
 800b064:	e7f3      	b.n	800b04e <__assert_func+0x12>
 800b066:	bf00      	nop
 800b068:	200001e4 	.word	0x200001e4
 800b06c:	0800e785 	.word	0x0800e785
 800b070:	0800e792 	.word	0x0800e792
 800b074:	0800e7c0 	.word	0x0800e7c0

0800b078 <_calloc_r>:
 800b078:	b570      	push	{r4, r5, r6, lr}
 800b07a:	fba1 5402 	umull	r5, r4, r1, r2
 800b07e:	b934      	cbnz	r4, 800b08e <_calloc_r+0x16>
 800b080:	4629      	mov	r1, r5
 800b082:	f7ff f867 	bl	800a154 <_malloc_r>
 800b086:	4606      	mov	r6, r0
 800b088:	b928      	cbnz	r0, 800b096 <_calloc_r+0x1e>
 800b08a:	4630      	mov	r0, r6
 800b08c:	bd70      	pop	{r4, r5, r6, pc}
 800b08e:	220c      	movs	r2, #12
 800b090:	2600      	movs	r6, #0
 800b092:	6002      	str	r2, [r0, #0]
 800b094:	e7f9      	b.n	800b08a <_calloc_r+0x12>
 800b096:	462a      	mov	r2, r5
 800b098:	4621      	mov	r1, r4
 800b09a:	f7fd fd54 	bl	8008b46 <memset>
 800b09e:	e7f4      	b.n	800b08a <_calloc_r+0x12>

0800b0a0 <_realloc_r>:
 800b0a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b0a4:	4680      	mov	r8, r0
 800b0a6:	4614      	mov	r4, r2
 800b0a8:	460e      	mov	r6, r1
 800b0aa:	b921      	cbnz	r1, 800b0b6 <_realloc_r+0x16>
 800b0ac:	4611      	mov	r1, r2
 800b0ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b0b2:	f7ff b84f 	b.w	800a154 <_malloc_r>
 800b0b6:	b92a      	cbnz	r2, 800b0c4 <_realloc_r+0x24>
 800b0b8:	f7fe fc82 	bl	80099c0 <_free_r>
 800b0bc:	4625      	mov	r5, r4
 800b0be:	4628      	mov	r0, r5
 800b0c0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b0c4:	f000 f835 	bl	800b132 <_malloc_usable_size_r>
 800b0c8:	4284      	cmp	r4, r0
 800b0ca:	4607      	mov	r7, r0
 800b0cc:	d802      	bhi.n	800b0d4 <_realloc_r+0x34>
 800b0ce:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b0d2:	d812      	bhi.n	800b0fa <_realloc_r+0x5a>
 800b0d4:	4621      	mov	r1, r4
 800b0d6:	4640      	mov	r0, r8
 800b0d8:	f7ff f83c 	bl	800a154 <_malloc_r>
 800b0dc:	4605      	mov	r5, r0
 800b0de:	2800      	cmp	r0, #0
 800b0e0:	d0ed      	beq.n	800b0be <_realloc_r+0x1e>
 800b0e2:	42bc      	cmp	r4, r7
 800b0e4:	4622      	mov	r2, r4
 800b0e6:	4631      	mov	r1, r6
 800b0e8:	bf28      	it	cs
 800b0ea:	463a      	movcs	r2, r7
 800b0ec:	f7fd fde3 	bl	8008cb6 <memcpy>
 800b0f0:	4631      	mov	r1, r6
 800b0f2:	4640      	mov	r0, r8
 800b0f4:	f7fe fc64 	bl	80099c0 <_free_r>
 800b0f8:	e7e1      	b.n	800b0be <_realloc_r+0x1e>
 800b0fa:	4635      	mov	r5, r6
 800b0fc:	e7df      	b.n	800b0be <_realloc_r+0x1e>
	...

0800b100 <fiprintf>:
 800b100:	b40e      	push	{r1, r2, r3}
 800b102:	b503      	push	{r0, r1, lr}
 800b104:	4601      	mov	r1, r0
 800b106:	ab03      	add	r3, sp, #12
 800b108:	4805      	ldr	r0, [pc, #20]	; (800b120 <fiprintf+0x20>)
 800b10a:	f853 2b04 	ldr.w	r2, [r3], #4
 800b10e:	6800      	ldr	r0, [r0, #0]
 800b110:	9301      	str	r3, [sp, #4]
 800b112:	f000 f83d 	bl	800b190 <_vfiprintf_r>
 800b116:	b002      	add	sp, #8
 800b118:	f85d eb04 	ldr.w	lr, [sp], #4
 800b11c:	b003      	add	sp, #12
 800b11e:	4770      	bx	lr
 800b120:	200001e4 	.word	0x200001e4

0800b124 <abort>:
 800b124:	2006      	movs	r0, #6
 800b126:	b508      	push	{r3, lr}
 800b128:	f000 fa0a 	bl	800b540 <raise>
 800b12c:	2001      	movs	r0, #1
 800b12e:	f7f8 fb38 	bl	80037a2 <_exit>

0800b132 <_malloc_usable_size_r>:
 800b132:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b136:	1f18      	subs	r0, r3, #4
 800b138:	2b00      	cmp	r3, #0
 800b13a:	bfbc      	itt	lt
 800b13c:	580b      	ldrlt	r3, [r1, r0]
 800b13e:	18c0      	addlt	r0, r0, r3
 800b140:	4770      	bx	lr

0800b142 <__sfputc_r>:
 800b142:	6893      	ldr	r3, [r2, #8]
 800b144:	b410      	push	{r4}
 800b146:	3b01      	subs	r3, #1
 800b148:	2b00      	cmp	r3, #0
 800b14a:	6093      	str	r3, [r2, #8]
 800b14c:	da07      	bge.n	800b15e <__sfputc_r+0x1c>
 800b14e:	6994      	ldr	r4, [r2, #24]
 800b150:	42a3      	cmp	r3, r4
 800b152:	db01      	blt.n	800b158 <__sfputc_r+0x16>
 800b154:	290a      	cmp	r1, #10
 800b156:	d102      	bne.n	800b15e <__sfputc_r+0x1c>
 800b158:	bc10      	pop	{r4}
 800b15a:	f000 b933 	b.w	800b3c4 <__swbuf_r>
 800b15e:	6813      	ldr	r3, [r2, #0]
 800b160:	1c58      	adds	r0, r3, #1
 800b162:	6010      	str	r0, [r2, #0]
 800b164:	7019      	strb	r1, [r3, #0]
 800b166:	4608      	mov	r0, r1
 800b168:	bc10      	pop	{r4}
 800b16a:	4770      	bx	lr

0800b16c <__sfputs_r>:
 800b16c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b16e:	4606      	mov	r6, r0
 800b170:	460f      	mov	r7, r1
 800b172:	4614      	mov	r4, r2
 800b174:	18d5      	adds	r5, r2, r3
 800b176:	42ac      	cmp	r4, r5
 800b178:	d101      	bne.n	800b17e <__sfputs_r+0x12>
 800b17a:	2000      	movs	r0, #0
 800b17c:	e007      	b.n	800b18e <__sfputs_r+0x22>
 800b17e:	463a      	mov	r2, r7
 800b180:	4630      	mov	r0, r6
 800b182:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b186:	f7ff ffdc 	bl	800b142 <__sfputc_r>
 800b18a:	1c43      	adds	r3, r0, #1
 800b18c:	d1f3      	bne.n	800b176 <__sfputs_r+0xa>
 800b18e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b190 <_vfiprintf_r>:
 800b190:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b194:	460d      	mov	r5, r1
 800b196:	4614      	mov	r4, r2
 800b198:	4698      	mov	r8, r3
 800b19a:	4606      	mov	r6, r0
 800b19c:	b09d      	sub	sp, #116	; 0x74
 800b19e:	b118      	cbz	r0, 800b1a8 <_vfiprintf_r+0x18>
 800b1a0:	6a03      	ldr	r3, [r0, #32]
 800b1a2:	b90b      	cbnz	r3, 800b1a8 <_vfiprintf_r+0x18>
 800b1a4:	f7fd fc36 	bl	8008a14 <__sinit>
 800b1a8:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1aa:	07d9      	lsls	r1, r3, #31
 800b1ac:	d405      	bmi.n	800b1ba <_vfiprintf_r+0x2a>
 800b1ae:	89ab      	ldrh	r3, [r5, #12]
 800b1b0:	059a      	lsls	r2, r3, #22
 800b1b2:	d402      	bmi.n	800b1ba <_vfiprintf_r+0x2a>
 800b1b4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1b6:	f7fd fd6e 	bl	8008c96 <__retarget_lock_acquire_recursive>
 800b1ba:	89ab      	ldrh	r3, [r5, #12]
 800b1bc:	071b      	lsls	r3, r3, #28
 800b1be:	d501      	bpl.n	800b1c4 <_vfiprintf_r+0x34>
 800b1c0:	692b      	ldr	r3, [r5, #16]
 800b1c2:	b99b      	cbnz	r3, 800b1ec <_vfiprintf_r+0x5c>
 800b1c4:	4629      	mov	r1, r5
 800b1c6:	4630      	mov	r0, r6
 800b1c8:	f000 f93a 	bl	800b440 <__swsetup_r>
 800b1cc:	b170      	cbz	r0, 800b1ec <_vfiprintf_r+0x5c>
 800b1ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b1d0:	07dc      	lsls	r4, r3, #31
 800b1d2:	d504      	bpl.n	800b1de <_vfiprintf_r+0x4e>
 800b1d4:	f04f 30ff 	mov.w	r0, #4294967295
 800b1d8:	b01d      	add	sp, #116	; 0x74
 800b1da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1de:	89ab      	ldrh	r3, [r5, #12]
 800b1e0:	0598      	lsls	r0, r3, #22
 800b1e2:	d4f7      	bmi.n	800b1d4 <_vfiprintf_r+0x44>
 800b1e4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b1e6:	f7fd fd57 	bl	8008c98 <__retarget_lock_release_recursive>
 800b1ea:	e7f3      	b.n	800b1d4 <_vfiprintf_r+0x44>
 800b1ec:	2300      	movs	r3, #0
 800b1ee:	9309      	str	r3, [sp, #36]	; 0x24
 800b1f0:	2320      	movs	r3, #32
 800b1f2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b1f6:	2330      	movs	r3, #48	; 0x30
 800b1f8:	f04f 0901 	mov.w	r9, #1
 800b1fc:	f8cd 800c 	str.w	r8, [sp, #12]
 800b200:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 800b3b0 <_vfiprintf_r+0x220>
 800b204:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b208:	4623      	mov	r3, r4
 800b20a:	469a      	mov	sl, r3
 800b20c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b210:	b10a      	cbz	r2, 800b216 <_vfiprintf_r+0x86>
 800b212:	2a25      	cmp	r2, #37	; 0x25
 800b214:	d1f9      	bne.n	800b20a <_vfiprintf_r+0x7a>
 800b216:	ebba 0b04 	subs.w	fp, sl, r4
 800b21a:	d00b      	beq.n	800b234 <_vfiprintf_r+0xa4>
 800b21c:	465b      	mov	r3, fp
 800b21e:	4622      	mov	r2, r4
 800b220:	4629      	mov	r1, r5
 800b222:	4630      	mov	r0, r6
 800b224:	f7ff ffa2 	bl	800b16c <__sfputs_r>
 800b228:	3001      	adds	r0, #1
 800b22a:	f000 80a9 	beq.w	800b380 <_vfiprintf_r+0x1f0>
 800b22e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b230:	445a      	add	r2, fp
 800b232:	9209      	str	r2, [sp, #36]	; 0x24
 800b234:	f89a 3000 	ldrb.w	r3, [sl]
 800b238:	2b00      	cmp	r3, #0
 800b23a:	f000 80a1 	beq.w	800b380 <_vfiprintf_r+0x1f0>
 800b23e:	2300      	movs	r3, #0
 800b240:	f04f 32ff 	mov.w	r2, #4294967295
 800b244:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b248:	f10a 0a01 	add.w	sl, sl, #1
 800b24c:	9304      	str	r3, [sp, #16]
 800b24e:	9307      	str	r3, [sp, #28]
 800b250:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b254:	931a      	str	r3, [sp, #104]	; 0x68
 800b256:	4654      	mov	r4, sl
 800b258:	2205      	movs	r2, #5
 800b25a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b25e:	4854      	ldr	r0, [pc, #336]	; (800b3b0 <_vfiprintf_r+0x220>)
 800b260:	f7fd fd1b 	bl	8008c9a <memchr>
 800b264:	9a04      	ldr	r2, [sp, #16]
 800b266:	b9d8      	cbnz	r0, 800b2a0 <_vfiprintf_r+0x110>
 800b268:	06d1      	lsls	r1, r2, #27
 800b26a:	bf44      	itt	mi
 800b26c:	2320      	movmi	r3, #32
 800b26e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b272:	0713      	lsls	r3, r2, #28
 800b274:	bf44      	itt	mi
 800b276:	232b      	movmi	r3, #43	; 0x2b
 800b278:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b27c:	f89a 3000 	ldrb.w	r3, [sl]
 800b280:	2b2a      	cmp	r3, #42	; 0x2a
 800b282:	d015      	beq.n	800b2b0 <_vfiprintf_r+0x120>
 800b284:	4654      	mov	r4, sl
 800b286:	2000      	movs	r0, #0
 800b288:	f04f 0c0a 	mov.w	ip, #10
 800b28c:	9a07      	ldr	r2, [sp, #28]
 800b28e:	4621      	mov	r1, r4
 800b290:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b294:	3b30      	subs	r3, #48	; 0x30
 800b296:	2b09      	cmp	r3, #9
 800b298:	d94d      	bls.n	800b336 <_vfiprintf_r+0x1a6>
 800b29a:	b1b0      	cbz	r0, 800b2ca <_vfiprintf_r+0x13a>
 800b29c:	9207      	str	r2, [sp, #28]
 800b29e:	e014      	b.n	800b2ca <_vfiprintf_r+0x13a>
 800b2a0:	eba0 0308 	sub.w	r3, r0, r8
 800b2a4:	fa09 f303 	lsl.w	r3, r9, r3
 800b2a8:	4313      	orrs	r3, r2
 800b2aa:	46a2      	mov	sl, r4
 800b2ac:	9304      	str	r3, [sp, #16]
 800b2ae:	e7d2      	b.n	800b256 <_vfiprintf_r+0xc6>
 800b2b0:	9b03      	ldr	r3, [sp, #12]
 800b2b2:	1d19      	adds	r1, r3, #4
 800b2b4:	681b      	ldr	r3, [r3, #0]
 800b2b6:	9103      	str	r1, [sp, #12]
 800b2b8:	2b00      	cmp	r3, #0
 800b2ba:	bfbb      	ittet	lt
 800b2bc:	425b      	neglt	r3, r3
 800b2be:	f042 0202 	orrlt.w	r2, r2, #2
 800b2c2:	9307      	strge	r3, [sp, #28]
 800b2c4:	9307      	strlt	r3, [sp, #28]
 800b2c6:	bfb8      	it	lt
 800b2c8:	9204      	strlt	r2, [sp, #16]
 800b2ca:	7823      	ldrb	r3, [r4, #0]
 800b2cc:	2b2e      	cmp	r3, #46	; 0x2e
 800b2ce:	d10c      	bne.n	800b2ea <_vfiprintf_r+0x15a>
 800b2d0:	7863      	ldrb	r3, [r4, #1]
 800b2d2:	2b2a      	cmp	r3, #42	; 0x2a
 800b2d4:	d134      	bne.n	800b340 <_vfiprintf_r+0x1b0>
 800b2d6:	9b03      	ldr	r3, [sp, #12]
 800b2d8:	3402      	adds	r4, #2
 800b2da:	1d1a      	adds	r2, r3, #4
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	9203      	str	r2, [sp, #12]
 800b2e0:	2b00      	cmp	r3, #0
 800b2e2:	bfb8      	it	lt
 800b2e4:	f04f 33ff 	movlt.w	r3, #4294967295
 800b2e8:	9305      	str	r3, [sp, #20]
 800b2ea:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b3b4 <_vfiprintf_r+0x224>
 800b2ee:	2203      	movs	r2, #3
 800b2f0:	4650      	mov	r0, sl
 800b2f2:	7821      	ldrb	r1, [r4, #0]
 800b2f4:	f7fd fcd1 	bl	8008c9a <memchr>
 800b2f8:	b138      	cbz	r0, 800b30a <_vfiprintf_r+0x17a>
 800b2fa:	2240      	movs	r2, #64	; 0x40
 800b2fc:	9b04      	ldr	r3, [sp, #16]
 800b2fe:	eba0 000a 	sub.w	r0, r0, sl
 800b302:	4082      	lsls	r2, r0
 800b304:	4313      	orrs	r3, r2
 800b306:	3401      	adds	r4, #1
 800b308:	9304      	str	r3, [sp, #16]
 800b30a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b30e:	2206      	movs	r2, #6
 800b310:	4829      	ldr	r0, [pc, #164]	; (800b3b8 <_vfiprintf_r+0x228>)
 800b312:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b316:	f7fd fcc0 	bl	8008c9a <memchr>
 800b31a:	2800      	cmp	r0, #0
 800b31c:	d03f      	beq.n	800b39e <_vfiprintf_r+0x20e>
 800b31e:	4b27      	ldr	r3, [pc, #156]	; (800b3bc <_vfiprintf_r+0x22c>)
 800b320:	bb1b      	cbnz	r3, 800b36a <_vfiprintf_r+0x1da>
 800b322:	9b03      	ldr	r3, [sp, #12]
 800b324:	3307      	adds	r3, #7
 800b326:	f023 0307 	bic.w	r3, r3, #7
 800b32a:	3308      	adds	r3, #8
 800b32c:	9303      	str	r3, [sp, #12]
 800b32e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b330:	443b      	add	r3, r7
 800b332:	9309      	str	r3, [sp, #36]	; 0x24
 800b334:	e768      	b.n	800b208 <_vfiprintf_r+0x78>
 800b336:	460c      	mov	r4, r1
 800b338:	2001      	movs	r0, #1
 800b33a:	fb0c 3202 	mla	r2, ip, r2, r3
 800b33e:	e7a6      	b.n	800b28e <_vfiprintf_r+0xfe>
 800b340:	2300      	movs	r3, #0
 800b342:	f04f 0c0a 	mov.w	ip, #10
 800b346:	4619      	mov	r1, r3
 800b348:	3401      	adds	r4, #1
 800b34a:	9305      	str	r3, [sp, #20]
 800b34c:	4620      	mov	r0, r4
 800b34e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b352:	3a30      	subs	r2, #48	; 0x30
 800b354:	2a09      	cmp	r2, #9
 800b356:	d903      	bls.n	800b360 <_vfiprintf_r+0x1d0>
 800b358:	2b00      	cmp	r3, #0
 800b35a:	d0c6      	beq.n	800b2ea <_vfiprintf_r+0x15a>
 800b35c:	9105      	str	r1, [sp, #20]
 800b35e:	e7c4      	b.n	800b2ea <_vfiprintf_r+0x15a>
 800b360:	4604      	mov	r4, r0
 800b362:	2301      	movs	r3, #1
 800b364:	fb0c 2101 	mla	r1, ip, r1, r2
 800b368:	e7f0      	b.n	800b34c <_vfiprintf_r+0x1bc>
 800b36a:	ab03      	add	r3, sp, #12
 800b36c:	9300      	str	r3, [sp, #0]
 800b36e:	462a      	mov	r2, r5
 800b370:	4630      	mov	r0, r6
 800b372:	4b13      	ldr	r3, [pc, #76]	; (800b3c0 <_vfiprintf_r+0x230>)
 800b374:	a904      	add	r1, sp, #16
 800b376:	f7fc feff 	bl	8008178 <_printf_float>
 800b37a:	4607      	mov	r7, r0
 800b37c:	1c78      	adds	r0, r7, #1
 800b37e:	d1d6      	bne.n	800b32e <_vfiprintf_r+0x19e>
 800b380:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b382:	07d9      	lsls	r1, r3, #31
 800b384:	d405      	bmi.n	800b392 <_vfiprintf_r+0x202>
 800b386:	89ab      	ldrh	r3, [r5, #12]
 800b388:	059a      	lsls	r2, r3, #22
 800b38a:	d402      	bmi.n	800b392 <_vfiprintf_r+0x202>
 800b38c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b38e:	f7fd fc83 	bl	8008c98 <__retarget_lock_release_recursive>
 800b392:	89ab      	ldrh	r3, [r5, #12]
 800b394:	065b      	lsls	r3, r3, #25
 800b396:	f53f af1d 	bmi.w	800b1d4 <_vfiprintf_r+0x44>
 800b39a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b39c:	e71c      	b.n	800b1d8 <_vfiprintf_r+0x48>
 800b39e:	ab03      	add	r3, sp, #12
 800b3a0:	9300      	str	r3, [sp, #0]
 800b3a2:	462a      	mov	r2, r5
 800b3a4:	4630      	mov	r0, r6
 800b3a6:	4b06      	ldr	r3, [pc, #24]	; (800b3c0 <_vfiprintf_r+0x230>)
 800b3a8:	a904      	add	r1, sp, #16
 800b3aa:	f7fd f985 	bl	80086b8 <_printf_i>
 800b3ae:	e7e4      	b.n	800b37a <_vfiprintf_r+0x1ea>
 800b3b0:	0800e774 	.word	0x0800e774
 800b3b4:	0800e77a 	.word	0x0800e77a
 800b3b8:	0800e77e 	.word	0x0800e77e
 800b3bc:	08008179 	.word	0x08008179
 800b3c0:	0800b16d 	.word	0x0800b16d

0800b3c4 <__swbuf_r>:
 800b3c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b3c6:	460e      	mov	r6, r1
 800b3c8:	4614      	mov	r4, r2
 800b3ca:	4605      	mov	r5, r0
 800b3cc:	b118      	cbz	r0, 800b3d6 <__swbuf_r+0x12>
 800b3ce:	6a03      	ldr	r3, [r0, #32]
 800b3d0:	b90b      	cbnz	r3, 800b3d6 <__swbuf_r+0x12>
 800b3d2:	f7fd fb1f 	bl	8008a14 <__sinit>
 800b3d6:	69a3      	ldr	r3, [r4, #24]
 800b3d8:	60a3      	str	r3, [r4, #8]
 800b3da:	89a3      	ldrh	r3, [r4, #12]
 800b3dc:	071a      	lsls	r2, r3, #28
 800b3de:	d525      	bpl.n	800b42c <__swbuf_r+0x68>
 800b3e0:	6923      	ldr	r3, [r4, #16]
 800b3e2:	b31b      	cbz	r3, 800b42c <__swbuf_r+0x68>
 800b3e4:	6823      	ldr	r3, [r4, #0]
 800b3e6:	6922      	ldr	r2, [r4, #16]
 800b3e8:	b2f6      	uxtb	r6, r6
 800b3ea:	1a98      	subs	r0, r3, r2
 800b3ec:	6963      	ldr	r3, [r4, #20]
 800b3ee:	4637      	mov	r7, r6
 800b3f0:	4283      	cmp	r3, r0
 800b3f2:	dc04      	bgt.n	800b3fe <__swbuf_r+0x3a>
 800b3f4:	4621      	mov	r1, r4
 800b3f6:	4628      	mov	r0, r5
 800b3f8:	f7ff fdce 	bl	800af98 <_fflush_r>
 800b3fc:	b9e0      	cbnz	r0, 800b438 <__swbuf_r+0x74>
 800b3fe:	68a3      	ldr	r3, [r4, #8]
 800b400:	3b01      	subs	r3, #1
 800b402:	60a3      	str	r3, [r4, #8]
 800b404:	6823      	ldr	r3, [r4, #0]
 800b406:	1c5a      	adds	r2, r3, #1
 800b408:	6022      	str	r2, [r4, #0]
 800b40a:	701e      	strb	r6, [r3, #0]
 800b40c:	6962      	ldr	r2, [r4, #20]
 800b40e:	1c43      	adds	r3, r0, #1
 800b410:	429a      	cmp	r2, r3
 800b412:	d004      	beq.n	800b41e <__swbuf_r+0x5a>
 800b414:	89a3      	ldrh	r3, [r4, #12]
 800b416:	07db      	lsls	r3, r3, #31
 800b418:	d506      	bpl.n	800b428 <__swbuf_r+0x64>
 800b41a:	2e0a      	cmp	r6, #10
 800b41c:	d104      	bne.n	800b428 <__swbuf_r+0x64>
 800b41e:	4621      	mov	r1, r4
 800b420:	4628      	mov	r0, r5
 800b422:	f7ff fdb9 	bl	800af98 <_fflush_r>
 800b426:	b938      	cbnz	r0, 800b438 <__swbuf_r+0x74>
 800b428:	4638      	mov	r0, r7
 800b42a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b42c:	4621      	mov	r1, r4
 800b42e:	4628      	mov	r0, r5
 800b430:	f000 f806 	bl	800b440 <__swsetup_r>
 800b434:	2800      	cmp	r0, #0
 800b436:	d0d5      	beq.n	800b3e4 <__swbuf_r+0x20>
 800b438:	f04f 37ff 	mov.w	r7, #4294967295
 800b43c:	e7f4      	b.n	800b428 <__swbuf_r+0x64>
	...

0800b440 <__swsetup_r>:
 800b440:	b538      	push	{r3, r4, r5, lr}
 800b442:	4b2a      	ldr	r3, [pc, #168]	; (800b4ec <__swsetup_r+0xac>)
 800b444:	4605      	mov	r5, r0
 800b446:	6818      	ldr	r0, [r3, #0]
 800b448:	460c      	mov	r4, r1
 800b44a:	b118      	cbz	r0, 800b454 <__swsetup_r+0x14>
 800b44c:	6a03      	ldr	r3, [r0, #32]
 800b44e:	b90b      	cbnz	r3, 800b454 <__swsetup_r+0x14>
 800b450:	f7fd fae0 	bl	8008a14 <__sinit>
 800b454:	89a3      	ldrh	r3, [r4, #12]
 800b456:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b45a:	0718      	lsls	r0, r3, #28
 800b45c:	d422      	bmi.n	800b4a4 <__swsetup_r+0x64>
 800b45e:	06d9      	lsls	r1, r3, #27
 800b460:	d407      	bmi.n	800b472 <__swsetup_r+0x32>
 800b462:	2309      	movs	r3, #9
 800b464:	602b      	str	r3, [r5, #0]
 800b466:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b46a:	f04f 30ff 	mov.w	r0, #4294967295
 800b46e:	81a3      	strh	r3, [r4, #12]
 800b470:	e034      	b.n	800b4dc <__swsetup_r+0x9c>
 800b472:	0758      	lsls	r0, r3, #29
 800b474:	d512      	bpl.n	800b49c <__swsetup_r+0x5c>
 800b476:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b478:	b141      	cbz	r1, 800b48c <__swsetup_r+0x4c>
 800b47a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b47e:	4299      	cmp	r1, r3
 800b480:	d002      	beq.n	800b488 <__swsetup_r+0x48>
 800b482:	4628      	mov	r0, r5
 800b484:	f7fe fa9c 	bl	80099c0 <_free_r>
 800b488:	2300      	movs	r3, #0
 800b48a:	6363      	str	r3, [r4, #52]	; 0x34
 800b48c:	89a3      	ldrh	r3, [r4, #12]
 800b48e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b492:	81a3      	strh	r3, [r4, #12]
 800b494:	2300      	movs	r3, #0
 800b496:	6063      	str	r3, [r4, #4]
 800b498:	6923      	ldr	r3, [r4, #16]
 800b49a:	6023      	str	r3, [r4, #0]
 800b49c:	89a3      	ldrh	r3, [r4, #12]
 800b49e:	f043 0308 	orr.w	r3, r3, #8
 800b4a2:	81a3      	strh	r3, [r4, #12]
 800b4a4:	6923      	ldr	r3, [r4, #16]
 800b4a6:	b94b      	cbnz	r3, 800b4bc <__swsetup_r+0x7c>
 800b4a8:	89a3      	ldrh	r3, [r4, #12]
 800b4aa:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b4ae:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b4b2:	d003      	beq.n	800b4bc <__swsetup_r+0x7c>
 800b4b4:	4621      	mov	r1, r4
 800b4b6:	4628      	mov	r0, r5
 800b4b8:	f000 f883 	bl	800b5c2 <__smakebuf_r>
 800b4bc:	89a0      	ldrh	r0, [r4, #12]
 800b4be:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b4c2:	f010 0301 	ands.w	r3, r0, #1
 800b4c6:	d00a      	beq.n	800b4de <__swsetup_r+0x9e>
 800b4c8:	2300      	movs	r3, #0
 800b4ca:	60a3      	str	r3, [r4, #8]
 800b4cc:	6963      	ldr	r3, [r4, #20]
 800b4ce:	425b      	negs	r3, r3
 800b4d0:	61a3      	str	r3, [r4, #24]
 800b4d2:	6923      	ldr	r3, [r4, #16]
 800b4d4:	b943      	cbnz	r3, 800b4e8 <__swsetup_r+0xa8>
 800b4d6:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b4da:	d1c4      	bne.n	800b466 <__swsetup_r+0x26>
 800b4dc:	bd38      	pop	{r3, r4, r5, pc}
 800b4de:	0781      	lsls	r1, r0, #30
 800b4e0:	bf58      	it	pl
 800b4e2:	6963      	ldrpl	r3, [r4, #20]
 800b4e4:	60a3      	str	r3, [r4, #8]
 800b4e6:	e7f4      	b.n	800b4d2 <__swsetup_r+0x92>
 800b4e8:	2000      	movs	r0, #0
 800b4ea:	e7f7      	b.n	800b4dc <__swsetup_r+0x9c>
 800b4ec:	200001e4 	.word	0x200001e4

0800b4f0 <_raise_r>:
 800b4f0:	291f      	cmp	r1, #31
 800b4f2:	b538      	push	{r3, r4, r5, lr}
 800b4f4:	4604      	mov	r4, r0
 800b4f6:	460d      	mov	r5, r1
 800b4f8:	d904      	bls.n	800b504 <_raise_r+0x14>
 800b4fa:	2316      	movs	r3, #22
 800b4fc:	6003      	str	r3, [r0, #0]
 800b4fe:	f04f 30ff 	mov.w	r0, #4294967295
 800b502:	bd38      	pop	{r3, r4, r5, pc}
 800b504:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800b506:	b112      	cbz	r2, 800b50e <_raise_r+0x1e>
 800b508:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b50c:	b94b      	cbnz	r3, 800b522 <_raise_r+0x32>
 800b50e:	4620      	mov	r0, r4
 800b510:	f000 f830 	bl	800b574 <_getpid_r>
 800b514:	462a      	mov	r2, r5
 800b516:	4601      	mov	r1, r0
 800b518:	4620      	mov	r0, r4
 800b51a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b51e:	f000 b817 	b.w	800b550 <_kill_r>
 800b522:	2b01      	cmp	r3, #1
 800b524:	d00a      	beq.n	800b53c <_raise_r+0x4c>
 800b526:	1c59      	adds	r1, r3, #1
 800b528:	d103      	bne.n	800b532 <_raise_r+0x42>
 800b52a:	2316      	movs	r3, #22
 800b52c:	6003      	str	r3, [r0, #0]
 800b52e:	2001      	movs	r0, #1
 800b530:	e7e7      	b.n	800b502 <_raise_r+0x12>
 800b532:	2400      	movs	r4, #0
 800b534:	4628      	mov	r0, r5
 800b536:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800b53a:	4798      	blx	r3
 800b53c:	2000      	movs	r0, #0
 800b53e:	e7e0      	b.n	800b502 <_raise_r+0x12>

0800b540 <raise>:
 800b540:	4b02      	ldr	r3, [pc, #8]	; (800b54c <raise+0xc>)
 800b542:	4601      	mov	r1, r0
 800b544:	6818      	ldr	r0, [r3, #0]
 800b546:	f7ff bfd3 	b.w	800b4f0 <_raise_r>
 800b54a:	bf00      	nop
 800b54c:	200001e4 	.word	0x200001e4

0800b550 <_kill_r>:
 800b550:	b538      	push	{r3, r4, r5, lr}
 800b552:	2300      	movs	r3, #0
 800b554:	4d06      	ldr	r5, [pc, #24]	; (800b570 <_kill_r+0x20>)
 800b556:	4604      	mov	r4, r0
 800b558:	4608      	mov	r0, r1
 800b55a:	4611      	mov	r1, r2
 800b55c:	602b      	str	r3, [r5, #0]
 800b55e:	f7f8 f910 	bl	8003782 <_kill>
 800b562:	1c43      	adds	r3, r0, #1
 800b564:	d102      	bne.n	800b56c <_kill_r+0x1c>
 800b566:	682b      	ldr	r3, [r5, #0]
 800b568:	b103      	cbz	r3, 800b56c <_kill_r+0x1c>
 800b56a:	6023      	str	r3, [r4, #0]
 800b56c:	bd38      	pop	{r3, r4, r5, pc}
 800b56e:	bf00      	nop
 800b570:	20000be0 	.word	0x20000be0

0800b574 <_getpid_r>:
 800b574:	f7f8 b8fe 	b.w	8003774 <_getpid>

0800b578 <__swhatbuf_r>:
 800b578:	b570      	push	{r4, r5, r6, lr}
 800b57a:	460c      	mov	r4, r1
 800b57c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b580:	4615      	mov	r5, r2
 800b582:	2900      	cmp	r1, #0
 800b584:	461e      	mov	r6, r3
 800b586:	b096      	sub	sp, #88	; 0x58
 800b588:	da0c      	bge.n	800b5a4 <__swhatbuf_r+0x2c>
 800b58a:	89a3      	ldrh	r3, [r4, #12]
 800b58c:	2100      	movs	r1, #0
 800b58e:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b592:	bf0c      	ite	eq
 800b594:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800b598:	2340      	movne	r3, #64	; 0x40
 800b59a:	2000      	movs	r0, #0
 800b59c:	6031      	str	r1, [r6, #0]
 800b59e:	602b      	str	r3, [r5, #0]
 800b5a0:	b016      	add	sp, #88	; 0x58
 800b5a2:	bd70      	pop	{r4, r5, r6, pc}
 800b5a4:	466a      	mov	r2, sp
 800b5a6:	f000 f849 	bl	800b63c <_fstat_r>
 800b5aa:	2800      	cmp	r0, #0
 800b5ac:	dbed      	blt.n	800b58a <__swhatbuf_r+0x12>
 800b5ae:	9901      	ldr	r1, [sp, #4]
 800b5b0:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800b5b4:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800b5b8:	4259      	negs	r1, r3
 800b5ba:	4159      	adcs	r1, r3
 800b5bc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b5c0:	e7eb      	b.n	800b59a <__swhatbuf_r+0x22>

0800b5c2 <__smakebuf_r>:
 800b5c2:	898b      	ldrh	r3, [r1, #12]
 800b5c4:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b5c6:	079d      	lsls	r5, r3, #30
 800b5c8:	4606      	mov	r6, r0
 800b5ca:	460c      	mov	r4, r1
 800b5cc:	d507      	bpl.n	800b5de <__smakebuf_r+0x1c>
 800b5ce:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b5d2:	6023      	str	r3, [r4, #0]
 800b5d4:	6123      	str	r3, [r4, #16]
 800b5d6:	2301      	movs	r3, #1
 800b5d8:	6163      	str	r3, [r4, #20]
 800b5da:	b002      	add	sp, #8
 800b5dc:	bd70      	pop	{r4, r5, r6, pc}
 800b5de:	466a      	mov	r2, sp
 800b5e0:	ab01      	add	r3, sp, #4
 800b5e2:	f7ff ffc9 	bl	800b578 <__swhatbuf_r>
 800b5e6:	9900      	ldr	r1, [sp, #0]
 800b5e8:	4605      	mov	r5, r0
 800b5ea:	4630      	mov	r0, r6
 800b5ec:	f7fe fdb2 	bl	800a154 <_malloc_r>
 800b5f0:	b948      	cbnz	r0, 800b606 <__smakebuf_r+0x44>
 800b5f2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b5f6:	059a      	lsls	r2, r3, #22
 800b5f8:	d4ef      	bmi.n	800b5da <__smakebuf_r+0x18>
 800b5fa:	f023 0303 	bic.w	r3, r3, #3
 800b5fe:	f043 0302 	orr.w	r3, r3, #2
 800b602:	81a3      	strh	r3, [r4, #12]
 800b604:	e7e3      	b.n	800b5ce <__smakebuf_r+0xc>
 800b606:	89a3      	ldrh	r3, [r4, #12]
 800b608:	6020      	str	r0, [r4, #0]
 800b60a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b60e:	81a3      	strh	r3, [r4, #12]
 800b610:	9b00      	ldr	r3, [sp, #0]
 800b612:	6120      	str	r0, [r4, #16]
 800b614:	6163      	str	r3, [r4, #20]
 800b616:	9b01      	ldr	r3, [sp, #4]
 800b618:	b15b      	cbz	r3, 800b632 <__smakebuf_r+0x70>
 800b61a:	4630      	mov	r0, r6
 800b61c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b620:	f000 f81e 	bl	800b660 <_isatty_r>
 800b624:	b128      	cbz	r0, 800b632 <__smakebuf_r+0x70>
 800b626:	89a3      	ldrh	r3, [r4, #12]
 800b628:	f023 0303 	bic.w	r3, r3, #3
 800b62c:	f043 0301 	orr.w	r3, r3, #1
 800b630:	81a3      	strh	r3, [r4, #12]
 800b632:	89a3      	ldrh	r3, [r4, #12]
 800b634:	431d      	orrs	r5, r3
 800b636:	81a5      	strh	r5, [r4, #12]
 800b638:	e7cf      	b.n	800b5da <__smakebuf_r+0x18>
	...

0800b63c <_fstat_r>:
 800b63c:	b538      	push	{r3, r4, r5, lr}
 800b63e:	2300      	movs	r3, #0
 800b640:	4d06      	ldr	r5, [pc, #24]	; (800b65c <_fstat_r+0x20>)
 800b642:	4604      	mov	r4, r0
 800b644:	4608      	mov	r0, r1
 800b646:	4611      	mov	r1, r2
 800b648:	602b      	str	r3, [r5, #0]
 800b64a:	f7f8 f8f8 	bl	800383e <_fstat>
 800b64e:	1c43      	adds	r3, r0, #1
 800b650:	d102      	bne.n	800b658 <_fstat_r+0x1c>
 800b652:	682b      	ldr	r3, [r5, #0]
 800b654:	b103      	cbz	r3, 800b658 <_fstat_r+0x1c>
 800b656:	6023      	str	r3, [r4, #0]
 800b658:	bd38      	pop	{r3, r4, r5, pc}
 800b65a:	bf00      	nop
 800b65c:	20000be0 	.word	0x20000be0

0800b660 <_isatty_r>:
 800b660:	b538      	push	{r3, r4, r5, lr}
 800b662:	2300      	movs	r3, #0
 800b664:	4d05      	ldr	r5, [pc, #20]	; (800b67c <_isatty_r+0x1c>)
 800b666:	4604      	mov	r4, r0
 800b668:	4608      	mov	r0, r1
 800b66a:	602b      	str	r3, [r5, #0]
 800b66c:	f7f8 f8f6 	bl	800385c <_isatty>
 800b670:	1c43      	adds	r3, r0, #1
 800b672:	d102      	bne.n	800b67a <_isatty_r+0x1a>
 800b674:	682b      	ldr	r3, [r5, #0]
 800b676:	b103      	cbz	r3, 800b67a <_isatty_r+0x1a>
 800b678:	6023      	str	r3, [r4, #0]
 800b67a:	bd38      	pop	{r3, r4, r5, pc}
 800b67c:	20000be0 	.word	0x20000be0

0800b680 <atan2>:
 800b680:	f000 bb02 	b.w	800bc88 <__ieee754_atan2>

0800b684 <sqrt>:
 800b684:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b686:	4606      	mov	r6, r0
 800b688:	460f      	mov	r7, r1
 800b68a:	f000 f8ab 	bl	800b7e4 <__ieee754_sqrt>
 800b68e:	4632      	mov	r2, r6
 800b690:	4604      	mov	r4, r0
 800b692:	460d      	mov	r5, r1
 800b694:	463b      	mov	r3, r7
 800b696:	4630      	mov	r0, r6
 800b698:	4639      	mov	r1, r7
 800b69a:	f7f5 f9c1 	bl	8000a20 <__aeabi_dcmpun>
 800b69e:	b990      	cbnz	r0, 800b6c6 <sqrt+0x42>
 800b6a0:	2200      	movs	r2, #0
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	4639      	mov	r1, r7
 800b6a8:	f7f5 f992 	bl	80009d0 <__aeabi_dcmplt>
 800b6ac:	b158      	cbz	r0, 800b6c6 <sqrt+0x42>
 800b6ae:	f7fd fac7 	bl	8008c40 <__errno>
 800b6b2:	2321      	movs	r3, #33	; 0x21
 800b6b4:	2200      	movs	r2, #0
 800b6b6:	6003      	str	r3, [r0, #0]
 800b6b8:	2300      	movs	r3, #0
 800b6ba:	4610      	mov	r0, r2
 800b6bc:	4619      	mov	r1, r3
 800b6be:	f7f5 f83f 	bl	8000740 <__aeabi_ddiv>
 800b6c2:	4604      	mov	r4, r0
 800b6c4:	460d      	mov	r5, r1
 800b6c6:	4620      	mov	r0, r4
 800b6c8:	4629      	mov	r1, r5
 800b6ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b6cc <cos>:
 800b6cc:	b530      	push	{r4, r5, lr}
 800b6ce:	4a20      	ldr	r2, [pc, #128]	; (800b750 <cos+0x84>)
 800b6d0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	b087      	sub	sp, #28
 800b6d8:	dc06      	bgt.n	800b6e8 <cos+0x1c>
 800b6da:	2200      	movs	r2, #0
 800b6dc:	2300      	movs	r3, #0
 800b6de:	b007      	add	sp, #28
 800b6e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b6e4:	f000 b958 	b.w	800b998 <__kernel_cos>
 800b6e8:	4a1a      	ldr	r2, [pc, #104]	; (800b754 <cos+0x88>)
 800b6ea:	4293      	cmp	r3, r2
 800b6ec:	dd05      	ble.n	800b6fa <cos+0x2e>
 800b6ee:	4602      	mov	r2, r0
 800b6f0:	460b      	mov	r3, r1
 800b6f2:	f7f4 fd43 	bl	800017c <__aeabi_dsub>
 800b6f6:	b007      	add	sp, #28
 800b6f8:	bd30      	pop	{r4, r5, pc}
 800b6fa:	aa02      	add	r2, sp, #8
 800b6fc:	f000 fb94 	bl	800be28 <__ieee754_rem_pio2>
 800b700:	f000 0003 	and.w	r0, r0, #3
 800b704:	2801      	cmp	r0, #1
 800b706:	d009      	beq.n	800b71c <cos+0x50>
 800b708:	2802      	cmp	r0, #2
 800b70a:	d011      	beq.n	800b730 <cos+0x64>
 800b70c:	b9b8      	cbnz	r0, 800b73e <cos+0x72>
 800b70e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b712:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b716:	f000 f93f 	bl	800b998 <__kernel_cos>
 800b71a:	e7ec      	b.n	800b6f6 <cos+0x2a>
 800b71c:	9000      	str	r0, [sp, #0]
 800b71e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b722:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b726:	f000 f9f7 	bl	800bb18 <__kernel_sin>
 800b72a:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b72e:	e7e2      	b.n	800b6f6 <cos+0x2a>
 800b730:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b734:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b738:	f000 f92e 	bl	800b998 <__kernel_cos>
 800b73c:	e7f5      	b.n	800b72a <cos+0x5e>
 800b73e:	2301      	movs	r3, #1
 800b740:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b744:	9300      	str	r3, [sp, #0]
 800b746:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b74a:	f000 f9e5 	bl	800bb18 <__kernel_sin>
 800b74e:	e7d2      	b.n	800b6f6 <cos+0x2a>
 800b750:	3fe921fb 	.word	0x3fe921fb
 800b754:	7fefffff 	.word	0x7fefffff

0800b758 <sin>:
 800b758:	b530      	push	{r4, r5, lr}
 800b75a:	4a20      	ldr	r2, [pc, #128]	; (800b7dc <sin+0x84>)
 800b75c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800b760:	4293      	cmp	r3, r2
 800b762:	b087      	sub	sp, #28
 800b764:	dc06      	bgt.n	800b774 <sin+0x1c>
 800b766:	2300      	movs	r3, #0
 800b768:	2200      	movs	r2, #0
 800b76a:	9300      	str	r3, [sp, #0]
 800b76c:	2300      	movs	r3, #0
 800b76e:	f000 f9d3 	bl	800bb18 <__kernel_sin>
 800b772:	e006      	b.n	800b782 <sin+0x2a>
 800b774:	4a1a      	ldr	r2, [pc, #104]	; (800b7e0 <sin+0x88>)
 800b776:	4293      	cmp	r3, r2
 800b778:	dd05      	ble.n	800b786 <sin+0x2e>
 800b77a:	4602      	mov	r2, r0
 800b77c:	460b      	mov	r3, r1
 800b77e:	f7f4 fcfd 	bl	800017c <__aeabi_dsub>
 800b782:	b007      	add	sp, #28
 800b784:	bd30      	pop	{r4, r5, pc}
 800b786:	aa02      	add	r2, sp, #8
 800b788:	f000 fb4e 	bl	800be28 <__ieee754_rem_pio2>
 800b78c:	f000 0003 	and.w	r0, r0, #3
 800b790:	2801      	cmp	r0, #1
 800b792:	d009      	beq.n	800b7a8 <sin+0x50>
 800b794:	2802      	cmp	r0, #2
 800b796:	d00e      	beq.n	800b7b6 <sin+0x5e>
 800b798:	b9c0      	cbnz	r0, 800b7cc <sin+0x74>
 800b79a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b79e:	2301      	movs	r3, #1
 800b7a0:	9300      	str	r3, [sp, #0]
 800b7a2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7a6:	e7e2      	b.n	800b76e <sin+0x16>
 800b7a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7ac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7b0:	f000 f8f2 	bl	800b998 <__kernel_cos>
 800b7b4:	e7e5      	b.n	800b782 <sin+0x2a>
 800b7b6:	2301      	movs	r3, #1
 800b7b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7bc:	9300      	str	r3, [sp, #0]
 800b7be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7c2:	f000 f9a9 	bl	800bb18 <__kernel_sin>
 800b7c6:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800b7ca:	e7da      	b.n	800b782 <sin+0x2a>
 800b7cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b7d0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800b7d4:	f000 f8e0 	bl	800b998 <__kernel_cos>
 800b7d8:	e7f5      	b.n	800b7c6 <sin+0x6e>
 800b7da:	bf00      	nop
 800b7dc:	3fe921fb 	.word	0x3fe921fb
 800b7e0:	7fefffff 	.word	0x7fefffff

0800b7e4 <__ieee754_sqrt>:
 800b7e4:	f8df c1a0 	ldr.w	ip, [pc, #416]	; 800b988 <__ieee754_sqrt+0x1a4>
 800b7e8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7ec:	ea3c 0c01 	bics.w	ip, ip, r1
 800b7f0:	460b      	mov	r3, r1
 800b7f2:	4606      	mov	r6, r0
 800b7f4:	460d      	mov	r5, r1
 800b7f6:	460a      	mov	r2, r1
 800b7f8:	4604      	mov	r4, r0
 800b7fa:	d10e      	bne.n	800b81a <__ieee754_sqrt+0x36>
 800b7fc:	4602      	mov	r2, r0
 800b7fe:	f7f4 fe75 	bl	80004ec <__aeabi_dmul>
 800b802:	4602      	mov	r2, r0
 800b804:	460b      	mov	r3, r1
 800b806:	4630      	mov	r0, r6
 800b808:	4629      	mov	r1, r5
 800b80a:	f7f4 fcb9 	bl	8000180 <__adddf3>
 800b80e:	4606      	mov	r6, r0
 800b810:	460d      	mov	r5, r1
 800b812:	4630      	mov	r0, r6
 800b814:	4629      	mov	r1, r5
 800b816:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b81a:	2900      	cmp	r1, #0
 800b81c:	dc0d      	bgt.n	800b83a <__ieee754_sqrt+0x56>
 800b81e:	f021 4c00 	bic.w	ip, r1, #2147483648	; 0x80000000
 800b822:	ea5c 0c00 	orrs.w	ip, ip, r0
 800b826:	d0f4      	beq.n	800b812 <__ieee754_sqrt+0x2e>
 800b828:	b139      	cbz	r1, 800b83a <__ieee754_sqrt+0x56>
 800b82a:	4602      	mov	r2, r0
 800b82c:	f7f4 fca6 	bl	800017c <__aeabi_dsub>
 800b830:	4602      	mov	r2, r0
 800b832:	460b      	mov	r3, r1
 800b834:	f7f4 ff84 	bl	8000740 <__aeabi_ddiv>
 800b838:	e7e9      	b.n	800b80e <__ieee754_sqrt+0x2a>
 800b83a:	1512      	asrs	r2, r2, #20
 800b83c:	f000 8089 	beq.w	800b952 <__ieee754_sqrt+0x16e>
 800b840:	2500      	movs	r5, #0
 800b842:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b846:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800b84a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800b84e:	07d2      	lsls	r2, r2, #31
 800b850:	bf5c      	itt	pl
 800b852:	005b      	lslpl	r3, r3, #1
 800b854:	eb03 73d4 	addpl.w	r3, r3, r4, lsr #31
 800b858:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b85c:	bf58      	it	pl
 800b85e:	0064      	lslpl	r4, r4, #1
 800b860:	eb03 73d4 	add.w	r3, r3, r4, lsr #31
 800b864:	0062      	lsls	r2, r4, #1
 800b866:	2016      	movs	r0, #22
 800b868:	4629      	mov	r1, r5
 800b86a:	f44f 1400 	mov.w	r4, #2097152	; 0x200000
 800b86e:	1076      	asrs	r6, r6, #1
 800b870:	190f      	adds	r7, r1, r4
 800b872:	429f      	cmp	r7, r3
 800b874:	bfde      	ittt	le
 800b876:	1bdb      	suble	r3, r3, r7
 800b878:	1939      	addle	r1, r7, r4
 800b87a:	192d      	addle	r5, r5, r4
 800b87c:	005b      	lsls	r3, r3, #1
 800b87e:	3801      	subs	r0, #1
 800b880:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b884:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b888:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b88c:	d1f0      	bne.n	800b870 <__ieee754_sqrt+0x8c>
 800b88e:	4604      	mov	r4, r0
 800b890:	2720      	movs	r7, #32
 800b892:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800b896:	428b      	cmp	r3, r1
 800b898:	eb0c 0e00 	add.w	lr, ip, r0
 800b89c:	dc02      	bgt.n	800b8a4 <__ieee754_sqrt+0xc0>
 800b89e:	d113      	bne.n	800b8c8 <__ieee754_sqrt+0xe4>
 800b8a0:	4596      	cmp	lr, r2
 800b8a2:	d811      	bhi.n	800b8c8 <__ieee754_sqrt+0xe4>
 800b8a4:	f1be 0f00 	cmp.w	lr, #0
 800b8a8:	eb0e 000c 	add.w	r0, lr, ip
 800b8ac:	da56      	bge.n	800b95c <__ieee754_sqrt+0x178>
 800b8ae:	2800      	cmp	r0, #0
 800b8b0:	db54      	blt.n	800b95c <__ieee754_sqrt+0x178>
 800b8b2:	f101 0801 	add.w	r8, r1, #1
 800b8b6:	1a5b      	subs	r3, r3, r1
 800b8b8:	4641      	mov	r1, r8
 800b8ba:	4596      	cmp	lr, r2
 800b8bc:	bf88      	it	hi
 800b8be:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b8c2:	eba2 020e 	sub.w	r2, r2, lr
 800b8c6:	4464      	add	r4, ip
 800b8c8:	005b      	lsls	r3, r3, #1
 800b8ca:	3f01      	subs	r7, #1
 800b8cc:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
 800b8d0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b8d4:	ea4f 0242 	mov.w	r2, r2, lsl #1
 800b8d8:	d1dd      	bne.n	800b896 <__ieee754_sqrt+0xb2>
 800b8da:	4313      	orrs	r3, r2
 800b8dc:	d01b      	beq.n	800b916 <__ieee754_sqrt+0x132>
 800b8de:	f8df a0ac 	ldr.w	sl, [pc, #172]	; 800b98c <__ieee754_sqrt+0x1a8>
 800b8e2:	f8df b0ac 	ldr.w	fp, [pc, #172]	; 800b990 <__ieee754_sqrt+0x1ac>
 800b8e6:	e9da 0100 	ldrd	r0, r1, [sl]
 800b8ea:	e9db 2300 	ldrd	r2, r3, [fp]
 800b8ee:	f7f4 fc45 	bl	800017c <__aeabi_dsub>
 800b8f2:	e9da 8900 	ldrd	r8, r9, [sl]
 800b8f6:	4602      	mov	r2, r0
 800b8f8:	460b      	mov	r3, r1
 800b8fa:	4640      	mov	r0, r8
 800b8fc:	4649      	mov	r1, r9
 800b8fe:	f7f5 f871 	bl	80009e4 <__aeabi_dcmple>
 800b902:	b140      	cbz	r0, 800b916 <__ieee754_sqrt+0x132>
 800b904:	e9da 0100 	ldrd	r0, r1, [sl]
 800b908:	e9db 2300 	ldrd	r2, r3, [fp]
 800b90c:	f1b4 3fff 	cmp.w	r4, #4294967295
 800b910:	d126      	bne.n	800b960 <__ieee754_sqrt+0x17c>
 800b912:	463c      	mov	r4, r7
 800b914:	3501      	adds	r5, #1
 800b916:	106b      	asrs	r3, r5, #1
 800b918:	0864      	lsrs	r4, r4, #1
 800b91a:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 800b91e:	07ea      	lsls	r2, r5, #31
 800b920:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 800b924:	bf48      	it	mi
 800b926:	f044 4400 	orrmi.w	r4, r4, #2147483648	; 0x80000000
 800b92a:	4620      	mov	r0, r4
 800b92c:	eb03 5106 	add.w	r1, r3, r6, lsl #20
 800b930:	e76d      	b.n	800b80e <__ieee754_sqrt+0x2a>
 800b932:	0ae3      	lsrs	r3, r4, #11
 800b934:	3915      	subs	r1, #21
 800b936:	0564      	lsls	r4, r4, #21
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d0fa      	beq.n	800b932 <__ieee754_sqrt+0x14e>
 800b93c:	02d8      	lsls	r0, r3, #11
 800b93e:	d50a      	bpl.n	800b956 <__ieee754_sqrt+0x172>
 800b940:	f1c2 0020 	rsb	r0, r2, #32
 800b944:	fa24 f000 	lsr.w	r0, r4, r0
 800b948:	1e55      	subs	r5, r2, #1
 800b94a:	4094      	lsls	r4, r2
 800b94c:	4303      	orrs	r3, r0
 800b94e:	1b4a      	subs	r2, r1, r5
 800b950:	e776      	b.n	800b840 <__ieee754_sqrt+0x5c>
 800b952:	4611      	mov	r1, r2
 800b954:	e7f0      	b.n	800b938 <__ieee754_sqrt+0x154>
 800b956:	005b      	lsls	r3, r3, #1
 800b958:	3201      	adds	r2, #1
 800b95a:	e7ef      	b.n	800b93c <__ieee754_sqrt+0x158>
 800b95c:	4688      	mov	r8, r1
 800b95e:	e7aa      	b.n	800b8b6 <__ieee754_sqrt+0xd2>
 800b960:	f7f4 fc0e 	bl	8000180 <__adddf3>
 800b964:	e9da 8900 	ldrd	r8, r9, [sl]
 800b968:	4602      	mov	r2, r0
 800b96a:	460b      	mov	r3, r1
 800b96c:	4640      	mov	r0, r8
 800b96e:	4649      	mov	r1, r9
 800b970:	f7f5 f82e 	bl	80009d0 <__aeabi_dcmplt>
 800b974:	b120      	cbz	r0, 800b980 <__ieee754_sqrt+0x19c>
 800b976:	1ca1      	adds	r1, r4, #2
 800b978:	bf08      	it	eq
 800b97a:	3501      	addeq	r5, #1
 800b97c:	3402      	adds	r4, #2
 800b97e:	e7ca      	b.n	800b916 <__ieee754_sqrt+0x132>
 800b980:	3401      	adds	r4, #1
 800b982:	f024 0401 	bic.w	r4, r4, #1
 800b986:	e7c6      	b.n	800b916 <__ieee754_sqrt+0x132>
 800b988:	7ff00000 	.word	0x7ff00000
 800b98c:	200001e8 	.word	0x200001e8
 800b990:	200001f0 	.word	0x200001f0
 800b994:	00000000 	.word	0x00000000

0800b998 <__kernel_cos>:
 800b998:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b99c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800b9a0:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 800b9a4:	4680      	mov	r8, r0
 800b9a6:	460f      	mov	r7, r1
 800b9a8:	e9cd 2300 	strd	r2, r3, [sp]
 800b9ac:	da04      	bge.n	800b9b8 <__kernel_cos+0x20>
 800b9ae:	f7f5 f84d 	bl	8000a4c <__aeabi_d2iz>
 800b9b2:	2800      	cmp	r0, #0
 800b9b4:	f000 8086 	beq.w	800bac4 <__kernel_cos+0x12c>
 800b9b8:	4642      	mov	r2, r8
 800b9ba:	463b      	mov	r3, r7
 800b9bc:	4640      	mov	r0, r8
 800b9be:	4639      	mov	r1, r7
 800b9c0:	f7f4 fd94 	bl	80004ec <__aeabi_dmul>
 800b9c4:	2200      	movs	r2, #0
 800b9c6:	4b4e      	ldr	r3, [pc, #312]	; (800bb00 <__kernel_cos+0x168>)
 800b9c8:	4604      	mov	r4, r0
 800b9ca:	460d      	mov	r5, r1
 800b9cc:	f7f4 fd8e 	bl	80004ec <__aeabi_dmul>
 800b9d0:	a33f      	add	r3, pc, #252	; (adr r3, 800bad0 <__kernel_cos+0x138>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	4682      	mov	sl, r0
 800b9d8:	468b      	mov	fp, r1
 800b9da:	4620      	mov	r0, r4
 800b9dc:	4629      	mov	r1, r5
 800b9de:	f7f4 fd85 	bl	80004ec <__aeabi_dmul>
 800b9e2:	a33d      	add	r3, pc, #244	; (adr r3, 800bad8 <__kernel_cos+0x140>)
 800b9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e8:	f7f4 fbca 	bl	8000180 <__adddf3>
 800b9ec:	4622      	mov	r2, r4
 800b9ee:	462b      	mov	r3, r5
 800b9f0:	f7f4 fd7c 	bl	80004ec <__aeabi_dmul>
 800b9f4:	a33a      	add	r3, pc, #232	; (adr r3, 800bae0 <__kernel_cos+0x148>)
 800b9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9fa:	f7f4 fbbf 	bl	800017c <__aeabi_dsub>
 800b9fe:	4622      	mov	r2, r4
 800ba00:	462b      	mov	r3, r5
 800ba02:	f7f4 fd73 	bl	80004ec <__aeabi_dmul>
 800ba06:	a338      	add	r3, pc, #224	; (adr r3, 800bae8 <__kernel_cos+0x150>)
 800ba08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba0c:	f7f4 fbb8 	bl	8000180 <__adddf3>
 800ba10:	4622      	mov	r2, r4
 800ba12:	462b      	mov	r3, r5
 800ba14:	f7f4 fd6a 	bl	80004ec <__aeabi_dmul>
 800ba18:	a335      	add	r3, pc, #212	; (adr r3, 800baf0 <__kernel_cos+0x158>)
 800ba1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba1e:	f7f4 fbad 	bl	800017c <__aeabi_dsub>
 800ba22:	4622      	mov	r2, r4
 800ba24:	462b      	mov	r3, r5
 800ba26:	f7f4 fd61 	bl	80004ec <__aeabi_dmul>
 800ba2a:	a333      	add	r3, pc, #204	; (adr r3, 800baf8 <__kernel_cos+0x160>)
 800ba2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba30:	f7f4 fba6 	bl	8000180 <__adddf3>
 800ba34:	4622      	mov	r2, r4
 800ba36:	462b      	mov	r3, r5
 800ba38:	f7f4 fd58 	bl	80004ec <__aeabi_dmul>
 800ba3c:	4622      	mov	r2, r4
 800ba3e:	462b      	mov	r3, r5
 800ba40:	f7f4 fd54 	bl	80004ec <__aeabi_dmul>
 800ba44:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba48:	4604      	mov	r4, r0
 800ba4a:	460d      	mov	r5, r1
 800ba4c:	4640      	mov	r0, r8
 800ba4e:	4639      	mov	r1, r7
 800ba50:	f7f4 fd4c 	bl	80004ec <__aeabi_dmul>
 800ba54:	460b      	mov	r3, r1
 800ba56:	4602      	mov	r2, r0
 800ba58:	4629      	mov	r1, r5
 800ba5a:	4620      	mov	r0, r4
 800ba5c:	f7f4 fb8e 	bl	800017c <__aeabi_dsub>
 800ba60:	4b28      	ldr	r3, [pc, #160]	; (800bb04 <__kernel_cos+0x16c>)
 800ba62:	4680      	mov	r8, r0
 800ba64:	429e      	cmp	r6, r3
 800ba66:	4689      	mov	r9, r1
 800ba68:	dc0e      	bgt.n	800ba88 <__kernel_cos+0xf0>
 800ba6a:	4602      	mov	r2, r0
 800ba6c:	460b      	mov	r3, r1
 800ba6e:	4650      	mov	r0, sl
 800ba70:	4659      	mov	r1, fp
 800ba72:	f7f4 fb83 	bl	800017c <__aeabi_dsub>
 800ba76:	4602      	mov	r2, r0
 800ba78:	2000      	movs	r0, #0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	4922      	ldr	r1, [pc, #136]	; (800bb08 <__kernel_cos+0x170>)
 800ba7e:	f7f4 fb7d 	bl	800017c <__aeabi_dsub>
 800ba82:	b003      	add	sp, #12
 800ba84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba88:	2400      	movs	r4, #0
 800ba8a:	4b20      	ldr	r3, [pc, #128]	; (800bb0c <__kernel_cos+0x174>)
 800ba8c:	4622      	mov	r2, r4
 800ba8e:	429e      	cmp	r6, r3
 800ba90:	bfcc      	ite	gt
 800ba92:	4d1f      	ldrgt	r5, [pc, #124]	; (800bb10 <__kernel_cos+0x178>)
 800ba94:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 800ba98:	462b      	mov	r3, r5
 800ba9a:	2000      	movs	r0, #0
 800ba9c:	491a      	ldr	r1, [pc, #104]	; (800bb08 <__kernel_cos+0x170>)
 800ba9e:	f7f4 fb6d 	bl	800017c <__aeabi_dsub>
 800baa2:	4622      	mov	r2, r4
 800baa4:	4606      	mov	r6, r0
 800baa6:	460f      	mov	r7, r1
 800baa8:	462b      	mov	r3, r5
 800baaa:	4650      	mov	r0, sl
 800baac:	4659      	mov	r1, fp
 800baae:	f7f4 fb65 	bl	800017c <__aeabi_dsub>
 800bab2:	4642      	mov	r2, r8
 800bab4:	464b      	mov	r3, r9
 800bab6:	f7f4 fb61 	bl	800017c <__aeabi_dsub>
 800baba:	4602      	mov	r2, r0
 800babc:	460b      	mov	r3, r1
 800babe:	4630      	mov	r0, r6
 800bac0:	4639      	mov	r1, r7
 800bac2:	e7dc      	b.n	800ba7e <__kernel_cos+0xe6>
 800bac4:	2000      	movs	r0, #0
 800bac6:	4910      	ldr	r1, [pc, #64]	; (800bb08 <__kernel_cos+0x170>)
 800bac8:	e7db      	b.n	800ba82 <__kernel_cos+0xea>
 800baca:	bf00      	nop
 800bacc:	f3af 8000 	nop.w
 800bad0:	be8838d4 	.word	0xbe8838d4
 800bad4:	bda8fae9 	.word	0xbda8fae9
 800bad8:	bdb4b1c4 	.word	0xbdb4b1c4
 800badc:	3e21ee9e 	.word	0x3e21ee9e
 800bae0:	809c52ad 	.word	0x809c52ad
 800bae4:	3e927e4f 	.word	0x3e927e4f
 800bae8:	19cb1590 	.word	0x19cb1590
 800baec:	3efa01a0 	.word	0x3efa01a0
 800baf0:	16c15177 	.word	0x16c15177
 800baf4:	3f56c16c 	.word	0x3f56c16c
 800baf8:	5555554c 	.word	0x5555554c
 800bafc:	3fa55555 	.word	0x3fa55555
 800bb00:	3fe00000 	.word	0x3fe00000
 800bb04:	3fd33332 	.word	0x3fd33332
 800bb08:	3ff00000 	.word	0x3ff00000
 800bb0c:	3fe90000 	.word	0x3fe90000
 800bb10:	3fd20000 	.word	0x3fd20000
 800bb14:	00000000 	.word	0x00000000

0800bb18 <__kernel_sin>:
 800bb18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb1c:	b086      	sub	sp, #24
 800bb1e:	e9cd 2300 	strd	r2, r3, [sp]
 800bb22:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bb26:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 800bb2a:	4682      	mov	sl, r0
 800bb2c:	460c      	mov	r4, r1
 800bb2e:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800bb30:	da03      	bge.n	800bb3a <__kernel_sin+0x22>
 800bb32:	f7f4 ff8b 	bl	8000a4c <__aeabi_d2iz>
 800bb36:	2800      	cmp	r0, #0
 800bb38:	d050      	beq.n	800bbdc <__kernel_sin+0xc4>
 800bb3a:	4652      	mov	r2, sl
 800bb3c:	4623      	mov	r3, r4
 800bb3e:	4650      	mov	r0, sl
 800bb40:	4621      	mov	r1, r4
 800bb42:	f7f4 fcd3 	bl	80004ec <__aeabi_dmul>
 800bb46:	4606      	mov	r6, r0
 800bb48:	460f      	mov	r7, r1
 800bb4a:	4602      	mov	r2, r0
 800bb4c:	460b      	mov	r3, r1
 800bb4e:	4650      	mov	r0, sl
 800bb50:	4621      	mov	r1, r4
 800bb52:	f7f4 fccb 	bl	80004ec <__aeabi_dmul>
 800bb56:	a33e      	add	r3, pc, #248	; (adr r3, 800bc50 <__kernel_sin+0x138>)
 800bb58:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb5c:	4680      	mov	r8, r0
 800bb5e:	4689      	mov	r9, r1
 800bb60:	4630      	mov	r0, r6
 800bb62:	4639      	mov	r1, r7
 800bb64:	f7f4 fcc2 	bl	80004ec <__aeabi_dmul>
 800bb68:	a33b      	add	r3, pc, #236	; (adr r3, 800bc58 <__kernel_sin+0x140>)
 800bb6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb6e:	f7f4 fb05 	bl	800017c <__aeabi_dsub>
 800bb72:	4632      	mov	r2, r6
 800bb74:	463b      	mov	r3, r7
 800bb76:	f7f4 fcb9 	bl	80004ec <__aeabi_dmul>
 800bb7a:	a339      	add	r3, pc, #228	; (adr r3, 800bc60 <__kernel_sin+0x148>)
 800bb7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb80:	f7f4 fafe 	bl	8000180 <__adddf3>
 800bb84:	4632      	mov	r2, r6
 800bb86:	463b      	mov	r3, r7
 800bb88:	f7f4 fcb0 	bl	80004ec <__aeabi_dmul>
 800bb8c:	a336      	add	r3, pc, #216	; (adr r3, 800bc68 <__kernel_sin+0x150>)
 800bb8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bb92:	f7f4 faf3 	bl	800017c <__aeabi_dsub>
 800bb96:	4632      	mov	r2, r6
 800bb98:	463b      	mov	r3, r7
 800bb9a:	f7f4 fca7 	bl	80004ec <__aeabi_dmul>
 800bb9e:	a334      	add	r3, pc, #208	; (adr r3, 800bc70 <__kernel_sin+0x158>)
 800bba0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bba4:	f7f4 faec 	bl	8000180 <__adddf3>
 800bba8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800bbac:	b9dd      	cbnz	r5, 800bbe6 <__kernel_sin+0xce>
 800bbae:	4602      	mov	r2, r0
 800bbb0:	460b      	mov	r3, r1
 800bbb2:	4630      	mov	r0, r6
 800bbb4:	4639      	mov	r1, r7
 800bbb6:	f7f4 fc99 	bl	80004ec <__aeabi_dmul>
 800bbba:	a32f      	add	r3, pc, #188	; (adr r3, 800bc78 <__kernel_sin+0x160>)
 800bbbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc0:	f7f4 fadc 	bl	800017c <__aeabi_dsub>
 800bbc4:	4642      	mov	r2, r8
 800bbc6:	464b      	mov	r3, r9
 800bbc8:	f7f4 fc90 	bl	80004ec <__aeabi_dmul>
 800bbcc:	4602      	mov	r2, r0
 800bbce:	460b      	mov	r3, r1
 800bbd0:	4650      	mov	r0, sl
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	f7f4 fad4 	bl	8000180 <__adddf3>
 800bbd8:	4682      	mov	sl, r0
 800bbda:	460c      	mov	r4, r1
 800bbdc:	4650      	mov	r0, sl
 800bbde:	4621      	mov	r1, r4
 800bbe0:	b006      	add	sp, #24
 800bbe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbe6:	2200      	movs	r2, #0
 800bbe8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bbec:	4b24      	ldr	r3, [pc, #144]	; (800bc80 <__kernel_sin+0x168>)
 800bbee:	f7f4 fc7d 	bl	80004ec <__aeabi_dmul>
 800bbf2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800bbf6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbfa:	4640      	mov	r0, r8
 800bbfc:	4649      	mov	r1, r9
 800bbfe:	f7f4 fc75 	bl	80004ec <__aeabi_dmul>
 800bc02:	4602      	mov	r2, r0
 800bc04:	460b      	mov	r3, r1
 800bc06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc0a:	f7f4 fab7 	bl	800017c <__aeabi_dsub>
 800bc0e:	4632      	mov	r2, r6
 800bc10:	463b      	mov	r3, r7
 800bc12:	f7f4 fc6b 	bl	80004ec <__aeabi_dmul>
 800bc16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bc1a:	f7f4 faaf 	bl	800017c <__aeabi_dsub>
 800bc1e:	a316      	add	r3, pc, #88	; (adr r3, 800bc78 <__kernel_sin+0x160>)
 800bc20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc24:	4606      	mov	r6, r0
 800bc26:	460f      	mov	r7, r1
 800bc28:	4640      	mov	r0, r8
 800bc2a:	4649      	mov	r1, r9
 800bc2c:	f7f4 fc5e 	bl	80004ec <__aeabi_dmul>
 800bc30:	4602      	mov	r2, r0
 800bc32:	460b      	mov	r3, r1
 800bc34:	4630      	mov	r0, r6
 800bc36:	4639      	mov	r1, r7
 800bc38:	f7f4 faa2 	bl	8000180 <__adddf3>
 800bc3c:	4602      	mov	r2, r0
 800bc3e:	460b      	mov	r3, r1
 800bc40:	4650      	mov	r0, sl
 800bc42:	4621      	mov	r1, r4
 800bc44:	f7f4 fa9a 	bl	800017c <__aeabi_dsub>
 800bc48:	e7c6      	b.n	800bbd8 <__kernel_sin+0xc0>
 800bc4a:	bf00      	nop
 800bc4c:	f3af 8000 	nop.w
 800bc50:	5acfd57c 	.word	0x5acfd57c
 800bc54:	3de5d93a 	.word	0x3de5d93a
 800bc58:	8a2b9ceb 	.word	0x8a2b9ceb
 800bc5c:	3e5ae5e6 	.word	0x3e5ae5e6
 800bc60:	57b1fe7d 	.word	0x57b1fe7d
 800bc64:	3ec71de3 	.word	0x3ec71de3
 800bc68:	19c161d5 	.word	0x19c161d5
 800bc6c:	3f2a01a0 	.word	0x3f2a01a0
 800bc70:	1110f8a6 	.word	0x1110f8a6
 800bc74:	3f811111 	.word	0x3f811111
 800bc78:	55555549 	.word	0x55555549
 800bc7c:	3fc55555 	.word	0x3fc55555
 800bc80:	3fe00000 	.word	0x3fe00000
 800bc84:	00000000 	.word	0x00000000

0800bc88 <__ieee754_atan2>:
 800bc88:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc8c:	4617      	mov	r7, r2
 800bc8e:	4692      	mov	sl, r2
 800bc90:	4699      	mov	r9, r3
 800bc92:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800bc96:	427b      	negs	r3, r7
 800bc98:	f8df 817c 	ldr.w	r8, [pc, #380]	; 800be18 <__ieee754_atan2+0x190>
 800bc9c:	433b      	orrs	r3, r7
 800bc9e:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bca2:	4543      	cmp	r3, r8
 800bca4:	4604      	mov	r4, r0
 800bca6:	460d      	mov	r5, r1
 800bca8:	d809      	bhi.n	800bcbe <__ieee754_atan2+0x36>
 800bcaa:	4246      	negs	r6, r0
 800bcac:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800bcb0:	4306      	orrs	r6, r0
 800bcb2:	ea43 76d6 	orr.w	r6, r3, r6, lsr #31
 800bcb6:	4546      	cmp	r6, r8
 800bcb8:	468e      	mov	lr, r1
 800bcba:	4683      	mov	fp, r0
 800bcbc:	d908      	bls.n	800bcd0 <__ieee754_atan2+0x48>
 800bcbe:	4652      	mov	r2, sl
 800bcc0:	464b      	mov	r3, r9
 800bcc2:	4620      	mov	r0, r4
 800bcc4:	4629      	mov	r1, r5
 800bcc6:	f7f4 fa5b 	bl	8000180 <__adddf3>
 800bcca:	4604      	mov	r4, r0
 800bccc:	460d      	mov	r5, r1
 800bcce:	e019      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bcd0:	f109 4640 	add.w	r6, r9, #3221225472	; 0xc0000000
 800bcd4:	f506 1680 	add.w	r6, r6, #1048576	; 0x100000
 800bcd8:	433e      	orrs	r6, r7
 800bcda:	d103      	bne.n	800bce4 <__ieee754_atan2+0x5c>
 800bcdc:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bce0:	f000 ba96 	b.w	800c210 <atan>
 800bce4:	ea4f 76a9 	mov.w	r6, r9, asr #30
 800bce8:	f006 0602 	and.w	r6, r6, #2
 800bcec:	ea53 0b0b 	orrs.w	fp, r3, fp
 800bcf0:	ea46 76d1 	orr.w	r6, r6, r1, lsr #31
 800bcf4:	d10a      	bne.n	800bd0c <__ieee754_atan2+0x84>
 800bcf6:	2e02      	cmp	r6, #2
 800bcf8:	d067      	beq.n	800bdca <__ieee754_atan2+0x142>
 800bcfa:	2e03      	cmp	r6, #3
 800bcfc:	d102      	bne.n	800bd04 <__ieee754_atan2+0x7c>
 800bcfe:	a53a      	add	r5, pc, #232	; (adr r5, 800bde8 <__ieee754_atan2+0x160>)
 800bd00:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bd04:	4620      	mov	r0, r4
 800bd06:	4629      	mov	r1, r5
 800bd08:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd0c:	4317      	orrs	r7, r2
 800bd0e:	d106      	bne.n	800bd1e <__ieee754_atan2+0x96>
 800bd10:	f1be 0f00 	cmp.w	lr, #0
 800bd14:	da64      	bge.n	800bde0 <__ieee754_atan2+0x158>
 800bd16:	a536      	add	r5, pc, #216	; (adr r5, 800bdf0 <__ieee754_atan2+0x168>)
 800bd18:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bd1c:	e7f2      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bd1e:	4542      	cmp	r2, r8
 800bd20:	d10f      	bne.n	800bd42 <__ieee754_atan2+0xba>
 800bd22:	4293      	cmp	r3, r2
 800bd24:	f106 36ff 	add.w	r6, r6, #4294967295
 800bd28:	d107      	bne.n	800bd3a <__ieee754_atan2+0xb2>
 800bd2a:	2e02      	cmp	r6, #2
 800bd2c:	d851      	bhi.n	800bdd2 <__ieee754_atan2+0x14a>
 800bd2e:	4b3b      	ldr	r3, [pc, #236]	; (800be1c <__ieee754_atan2+0x194>)
 800bd30:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bd34:	e9d3 4500 	ldrd	r4, r5, [r3]
 800bd38:	e7e4      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bd3a:	2e02      	cmp	r6, #2
 800bd3c:	d84d      	bhi.n	800bdda <__ieee754_atan2+0x152>
 800bd3e:	4b38      	ldr	r3, [pc, #224]	; (800be20 <__ieee754_atan2+0x198>)
 800bd40:	e7f6      	b.n	800bd30 <__ieee754_atan2+0xa8>
 800bd42:	4543      	cmp	r3, r8
 800bd44:	d0e4      	beq.n	800bd10 <__ieee754_atan2+0x88>
 800bd46:	1a9b      	subs	r3, r3, r2
 800bd48:	f1b3 7f74 	cmp.w	r3, #63963136	; 0x3d00000
 800bd4c:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bd50:	da21      	bge.n	800bd96 <__ieee754_atan2+0x10e>
 800bd52:	f1b9 0f00 	cmp.w	r9, #0
 800bd56:	da01      	bge.n	800bd5c <__ieee754_atan2+0xd4>
 800bd58:	323c      	adds	r2, #60	; 0x3c
 800bd5a:	db20      	blt.n	800bd9e <__ieee754_atan2+0x116>
 800bd5c:	4652      	mov	r2, sl
 800bd5e:	464b      	mov	r3, r9
 800bd60:	4620      	mov	r0, r4
 800bd62:	4629      	mov	r1, r5
 800bd64:	f7f4 fcec 	bl	8000740 <__aeabi_ddiv>
 800bd68:	f000 fbdc 	bl	800c524 <fabs>
 800bd6c:	f000 fa50 	bl	800c210 <atan>
 800bd70:	4604      	mov	r4, r0
 800bd72:	460d      	mov	r5, r1
 800bd74:	2e01      	cmp	r6, #1
 800bd76:	d015      	beq.n	800bda4 <__ieee754_atan2+0x11c>
 800bd78:	2e02      	cmp	r6, #2
 800bd7a:	d017      	beq.n	800bdac <__ieee754_atan2+0x124>
 800bd7c:	2e00      	cmp	r6, #0
 800bd7e:	d0c1      	beq.n	800bd04 <__ieee754_atan2+0x7c>
 800bd80:	a31d      	add	r3, pc, #116	; (adr r3, 800bdf8 <__ieee754_atan2+0x170>)
 800bd82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd86:	4620      	mov	r0, r4
 800bd88:	4629      	mov	r1, r5
 800bd8a:	f7f4 f9f7 	bl	800017c <__aeabi_dsub>
 800bd8e:	a31c      	add	r3, pc, #112	; (adr r3, 800be00 <__ieee754_atan2+0x178>)
 800bd90:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd94:	e016      	b.n	800bdc4 <__ieee754_atan2+0x13c>
 800bd96:	a51c      	add	r5, pc, #112	; (adr r5, 800be08 <__ieee754_atan2+0x180>)
 800bd98:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bd9c:	e7ea      	b.n	800bd74 <__ieee754_atan2+0xec>
 800bd9e:	2400      	movs	r4, #0
 800bda0:	2500      	movs	r5, #0
 800bda2:	e7e7      	b.n	800bd74 <__ieee754_atan2+0xec>
 800bda4:	f105 4300 	add.w	r3, r5, #2147483648	; 0x80000000
 800bda8:	461d      	mov	r5, r3
 800bdaa:	e7ab      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bdac:	a312      	add	r3, pc, #72	; (adr r3, 800bdf8 <__ieee754_atan2+0x170>)
 800bdae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdb2:	4620      	mov	r0, r4
 800bdb4:	4629      	mov	r1, r5
 800bdb6:	f7f4 f9e1 	bl	800017c <__aeabi_dsub>
 800bdba:	4602      	mov	r2, r0
 800bdbc:	460b      	mov	r3, r1
 800bdbe:	a110      	add	r1, pc, #64	; (adr r1, 800be00 <__ieee754_atan2+0x178>)
 800bdc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bdc4:	f7f4 f9da 	bl	800017c <__aeabi_dsub>
 800bdc8:	e77f      	b.n	800bcca <__ieee754_atan2+0x42>
 800bdca:	a50d      	add	r5, pc, #52	; (adr r5, 800be00 <__ieee754_atan2+0x178>)
 800bdcc:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bdd0:	e798      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bdd2:	a50f      	add	r5, pc, #60	; (adr r5, 800be10 <__ieee754_atan2+0x188>)
 800bdd4:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bdd8:	e794      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bdda:	2400      	movs	r4, #0
 800bddc:	2500      	movs	r5, #0
 800bdde:	e791      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bde0:	a509      	add	r5, pc, #36	; (adr r5, 800be08 <__ieee754_atan2+0x180>)
 800bde2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800bde6:	e78d      	b.n	800bd04 <__ieee754_atan2+0x7c>
 800bde8:	54442d18 	.word	0x54442d18
 800bdec:	c00921fb 	.word	0xc00921fb
 800bdf0:	54442d18 	.word	0x54442d18
 800bdf4:	bff921fb 	.word	0xbff921fb
 800bdf8:	33145c07 	.word	0x33145c07
 800bdfc:	3ca1a626 	.word	0x3ca1a626
 800be00:	54442d18 	.word	0x54442d18
 800be04:	400921fb 	.word	0x400921fb
 800be08:	54442d18 	.word	0x54442d18
 800be0c:	3ff921fb 	.word	0x3ff921fb
 800be10:	54442d18 	.word	0x54442d18
 800be14:	3fe921fb 	.word	0x3fe921fb
 800be18:	7ff00000 	.word	0x7ff00000
 800be1c:	0800e7c8 	.word	0x0800e7c8
 800be20:	0800e7e0 	.word	0x0800e7e0
 800be24:	00000000 	.word	0x00000000

0800be28 <__ieee754_rem_pio2>:
 800be28:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be2c:	4614      	mov	r4, r2
 800be2e:	4ac2      	ldr	r2, [pc, #776]	; (800c138 <__ieee754_rem_pio2+0x310>)
 800be30:	f021 4a00 	bic.w	sl, r1, #2147483648	; 0x80000000
 800be34:	b08d      	sub	sp, #52	; 0x34
 800be36:	4592      	cmp	sl, r2
 800be38:	9104      	str	r1, [sp, #16]
 800be3a:	dc07      	bgt.n	800be4c <__ieee754_rem_pio2+0x24>
 800be3c:	2200      	movs	r2, #0
 800be3e:	2300      	movs	r3, #0
 800be40:	e9c4 0100 	strd	r0, r1, [r4]
 800be44:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800be48:	2500      	movs	r5, #0
 800be4a:	e024      	b.n	800be96 <__ieee754_rem_pio2+0x6e>
 800be4c:	4abb      	ldr	r2, [pc, #748]	; (800c13c <__ieee754_rem_pio2+0x314>)
 800be4e:	4592      	cmp	sl, r2
 800be50:	dc72      	bgt.n	800bf38 <__ieee754_rem_pio2+0x110>
 800be52:	9b04      	ldr	r3, [sp, #16]
 800be54:	4dba      	ldr	r5, [pc, #744]	; (800c140 <__ieee754_rem_pio2+0x318>)
 800be56:	2b00      	cmp	r3, #0
 800be58:	a3a9      	add	r3, pc, #676	; (adr r3, 800c100 <__ieee754_rem_pio2+0x2d8>)
 800be5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5e:	dd36      	ble.n	800bece <__ieee754_rem_pio2+0xa6>
 800be60:	f7f4 f98c 	bl	800017c <__aeabi_dsub>
 800be64:	45aa      	cmp	sl, r5
 800be66:	4606      	mov	r6, r0
 800be68:	460f      	mov	r7, r1
 800be6a:	d018      	beq.n	800be9e <__ieee754_rem_pio2+0x76>
 800be6c:	a3a6      	add	r3, pc, #664	; (adr r3, 800c108 <__ieee754_rem_pio2+0x2e0>)
 800be6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be72:	f7f4 f983 	bl	800017c <__aeabi_dsub>
 800be76:	4602      	mov	r2, r0
 800be78:	460b      	mov	r3, r1
 800be7a:	4630      	mov	r0, r6
 800be7c:	e9c4 2300 	strd	r2, r3, [r4]
 800be80:	4639      	mov	r1, r7
 800be82:	f7f4 f97b 	bl	800017c <__aeabi_dsub>
 800be86:	a3a0      	add	r3, pc, #640	; (adr r3, 800c108 <__ieee754_rem_pio2+0x2e0>)
 800be88:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be8c:	f7f4 f976 	bl	800017c <__aeabi_dsub>
 800be90:	2501      	movs	r5, #1
 800be92:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800be96:	4628      	mov	r0, r5
 800be98:	b00d      	add	sp, #52	; 0x34
 800be9a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be9e:	a39c      	add	r3, pc, #624	; (adr r3, 800c110 <__ieee754_rem_pio2+0x2e8>)
 800bea0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea4:	f7f4 f96a 	bl	800017c <__aeabi_dsub>
 800bea8:	a39b      	add	r3, pc, #620	; (adr r3, 800c118 <__ieee754_rem_pio2+0x2f0>)
 800beaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beae:	4606      	mov	r6, r0
 800beb0:	460f      	mov	r7, r1
 800beb2:	f7f4 f963 	bl	800017c <__aeabi_dsub>
 800beb6:	4602      	mov	r2, r0
 800beb8:	460b      	mov	r3, r1
 800beba:	4630      	mov	r0, r6
 800bebc:	e9c4 2300 	strd	r2, r3, [r4]
 800bec0:	4639      	mov	r1, r7
 800bec2:	f7f4 f95b 	bl	800017c <__aeabi_dsub>
 800bec6:	a394      	add	r3, pc, #592	; (adr r3, 800c118 <__ieee754_rem_pio2+0x2f0>)
 800bec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800becc:	e7de      	b.n	800be8c <__ieee754_rem_pio2+0x64>
 800bece:	f7f4 f957 	bl	8000180 <__adddf3>
 800bed2:	45aa      	cmp	sl, r5
 800bed4:	4606      	mov	r6, r0
 800bed6:	460f      	mov	r7, r1
 800bed8:	d016      	beq.n	800bf08 <__ieee754_rem_pio2+0xe0>
 800beda:	a38b      	add	r3, pc, #556	; (adr r3, 800c108 <__ieee754_rem_pio2+0x2e0>)
 800bedc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bee0:	f7f4 f94e 	bl	8000180 <__adddf3>
 800bee4:	4602      	mov	r2, r0
 800bee6:	460b      	mov	r3, r1
 800bee8:	4630      	mov	r0, r6
 800beea:	e9c4 2300 	strd	r2, r3, [r4]
 800beee:	4639      	mov	r1, r7
 800bef0:	f7f4 f944 	bl	800017c <__aeabi_dsub>
 800bef4:	a384      	add	r3, pc, #528	; (adr r3, 800c108 <__ieee754_rem_pio2+0x2e0>)
 800bef6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800befa:	f7f4 f941 	bl	8000180 <__adddf3>
 800befe:	f04f 35ff 	mov.w	r5, #4294967295
 800bf02:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf06:	e7c6      	b.n	800be96 <__ieee754_rem_pio2+0x6e>
 800bf08:	a381      	add	r3, pc, #516	; (adr r3, 800c110 <__ieee754_rem_pio2+0x2e8>)
 800bf0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf0e:	f7f4 f937 	bl	8000180 <__adddf3>
 800bf12:	a381      	add	r3, pc, #516	; (adr r3, 800c118 <__ieee754_rem_pio2+0x2f0>)
 800bf14:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf18:	4606      	mov	r6, r0
 800bf1a:	460f      	mov	r7, r1
 800bf1c:	f7f4 f930 	bl	8000180 <__adddf3>
 800bf20:	4602      	mov	r2, r0
 800bf22:	460b      	mov	r3, r1
 800bf24:	4630      	mov	r0, r6
 800bf26:	e9c4 2300 	strd	r2, r3, [r4]
 800bf2a:	4639      	mov	r1, r7
 800bf2c:	f7f4 f926 	bl	800017c <__aeabi_dsub>
 800bf30:	a379      	add	r3, pc, #484	; (adr r3, 800c118 <__ieee754_rem_pio2+0x2f0>)
 800bf32:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf36:	e7e0      	b.n	800befa <__ieee754_rem_pio2+0xd2>
 800bf38:	4a82      	ldr	r2, [pc, #520]	; (800c144 <__ieee754_rem_pio2+0x31c>)
 800bf3a:	4592      	cmp	sl, r2
 800bf3c:	f300 80d4 	bgt.w	800c0e8 <__ieee754_rem_pio2+0x2c0>
 800bf40:	f000 faf0 	bl	800c524 <fabs>
 800bf44:	a376      	add	r3, pc, #472	; (adr r3, 800c120 <__ieee754_rem_pio2+0x2f8>)
 800bf46:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf4a:	4606      	mov	r6, r0
 800bf4c:	460f      	mov	r7, r1
 800bf4e:	f7f4 facd 	bl	80004ec <__aeabi_dmul>
 800bf52:	2200      	movs	r2, #0
 800bf54:	4b7c      	ldr	r3, [pc, #496]	; (800c148 <__ieee754_rem_pio2+0x320>)
 800bf56:	f7f4 f913 	bl	8000180 <__adddf3>
 800bf5a:	f7f4 fd77 	bl	8000a4c <__aeabi_d2iz>
 800bf5e:	4605      	mov	r5, r0
 800bf60:	f7f4 fa5a 	bl	8000418 <__aeabi_i2d>
 800bf64:	4602      	mov	r2, r0
 800bf66:	460b      	mov	r3, r1
 800bf68:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bf6c:	a364      	add	r3, pc, #400	; (adr r3, 800c100 <__ieee754_rem_pio2+0x2d8>)
 800bf6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf72:	f7f4 fabb 	bl	80004ec <__aeabi_dmul>
 800bf76:	4602      	mov	r2, r0
 800bf78:	460b      	mov	r3, r1
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	4639      	mov	r1, r7
 800bf7e:	f7f4 f8fd 	bl	800017c <__aeabi_dsub>
 800bf82:	a361      	add	r3, pc, #388	; (adr r3, 800c108 <__ieee754_rem_pio2+0x2e0>)
 800bf84:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf88:	4680      	mov	r8, r0
 800bf8a:	4689      	mov	r9, r1
 800bf8c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf90:	f7f4 faac 	bl	80004ec <__aeabi_dmul>
 800bf94:	2d1f      	cmp	r5, #31
 800bf96:	4606      	mov	r6, r0
 800bf98:	460f      	mov	r7, r1
 800bf9a:	dc0e      	bgt.n	800bfba <__ieee754_rem_pio2+0x192>
 800bf9c:	4b6b      	ldr	r3, [pc, #428]	; (800c14c <__ieee754_rem_pio2+0x324>)
 800bf9e:	1e6a      	subs	r2, r5, #1
 800bfa0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfa4:	4553      	cmp	r3, sl
 800bfa6:	d008      	beq.n	800bfba <__ieee754_rem_pio2+0x192>
 800bfa8:	4632      	mov	r2, r6
 800bfaa:	463b      	mov	r3, r7
 800bfac:	4640      	mov	r0, r8
 800bfae:	4649      	mov	r1, r9
 800bfb0:	f7f4 f8e4 	bl	800017c <__aeabi_dsub>
 800bfb4:	e9c4 0100 	strd	r0, r1, [r4]
 800bfb8:	e012      	b.n	800bfe0 <__ieee754_rem_pio2+0x1b8>
 800bfba:	463b      	mov	r3, r7
 800bfbc:	4632      	mov	r2, r6
 800bfbe:	4640      	mov	r0, r8
 800bfc0:	4649      	mov	r1, r9
 800bfc2:	f7f4 f8db 	bl	800017c <__aeabi_dsub>
 800bfc6:	ea4f 532a 	mov.w	r3, sl, asr #20
 800bfca:	9305      	str	r3, [sp, #20]
 800bfcc:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800bfd0:	ebc3 531a 	rsb	r3, r3, sl, lsr #20
 800bfd4:	2b10      	cmp	r3, #16
 800bfd6:	dc1f      	bgt.n	800c018 <__ieee754_rem_pio2+0x1f0>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	460b      	mov	r3, r1
 800bfdc:	e9c4 2300 	strd	r2, r3, [r4]
 800bfe0:	e9d4 2a00 	ldrd	r2, sl, [r4]
 800bfe4:	4640      	mov	r0, r8
 800bfe6:	4653      	mov	r3, sl
 800bfe8:	4649      	mov	r1, r9
 800bfea:	f7f4 f8c7 	bl	800017c <__aeabi_dsub>
 800bfee:	4632      	mov	r2, r6
 800bff0:	463b      	mov	r3, r7
 800bff2:	f7f4 f8c3 	bl	800017c <__aeabi_dsub>
 800bff6:	460b      	mov	r3, r1
 800bff8:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bffc:	9904      	ldr	r1, [sp, #16]
 800bffe:	4602      	mov	r2, r0
 800c000:	2900      	cmp	r1, #0
 800c002:	f6bf af48 	bge.w	800be96 <__ieee754_rem_pio2+0x6e>
 800c006:	f10a 4100 	add.w	r1, sl, #2147483648	; 0x80000000
 800c00a:	e9c4 1201 	strd	r1, r2, [r4, #4]
 800c00e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800c012:	60e3      	str	r3, [r4, #12]
 800c014:	426d      	negs	r5, r5
 800c016:	e73e      	b.n	800be96 <__ieee754_rem_pio2+0x6e>
 800c018:	a33d      	add	r3, pc, #244	; (adr r3, 800c110 <__ieee754_rem_pio2+0x2e8>)
 800c01a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c01e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c022:	f7f4 fa63 	bl	80004ec <__aeabi_dmul>
 800c026:	4606      	mov	r6, r0
 800c028:	460f      	mov	r7, r1
 800c02a:	4602      	mov	r2, r0
 800c02c:	460b      	mov	r3, r1
 800c02e:	4640      	mov	r0, r8
 800c030:	4649      	mov	r1, r9
 800c032:	f7f4 f8a3 	bl	800017c <__aeabi_dsub>
 800c036:	4602      	mov	r2, r0
 800c038:	460b      	mov	r3, r1
 800c03a:	4682      	mov	sl, r0
 800c03c:	468b      	mov	fp, r1
 800c03e:	4640      	mov	r0, r8
 800c040:	4649      	mov	r1, r9
 800c042:	f7f4 f89b 	bl	800017c <__aeabi_dsub>
 800c046:	4632      	mov	r2, r6
 800c048:	463b      	mov	r3, r7
 800c04a:	f7f4 f897 	bl	800017c <__aeabi_dsub>
 800c04e:	a332      	add	r3, pc, #200	; (adr r3, 800c118 <__ieee754_rem_pio2+0x2f0>)
 800c050:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c054:	4606      	mov	r6, r0
 800c056:	460f      	mov	r7, r1
 800c058:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c05c:	f7f4 fa46 	bl	80004ec <__aeabi_dmul>
 800c060:	4632      	mov	r2, r6
 800c062:	463b      	mov	r3, r7
 800c064:	f7f4 f88a 	bl	800017c <__aeabi_dsub>
 800c068:	4602      	mov	r2, r0
 800c06a:	460b      	mov	r3, r1
 800c06c:	4606      	mov	r6, r0
 800c06e:	460f      	mov	r7, r1
 800c070:	4650      	mov	r0, sl
 800c072:	4659      	mov	r1, fp
 800c074:	f7f4 f882 	bl	800017c <__aeabi_dsub>
 800c078:	9a05      	ldr	r2, [sp, #20]
 800c07a:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800c07e:	1ad3      	subs	r3, r2, r3
 800c080:	2b31      	cmp	r3, #49	; 0x31
 800c082:	dc06      	bgt.n	800c092 <__ieee754_rem_pio2+0x26a>
 800c084:	4602      	mov	r2, r0
 800c086:	460b      	mov	r3, r1
 800c088:	46d0      	mov	r8, sl
 800c08a:	46d9      	mov	r9, fp
 800c08c:	e9c4 2300 	strd	r2, r3, [r4]
 800c090:	e7a6      	b.n	800bfe0 <__ieee754_rem_pio2+0x1b8>
 800c092:	a325      	add	r3, pc, #148	; (adr r3, 800c128 <__ieee754_rem_pio2+0x300>)
 800c094:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c098:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c09c:	f7f4 fa26 	bl	80004ec <__aeabi_dmul>
 800c0a0:	4606      	mov	r6, r0
 800c0a2:	460f      	mov	r7, r1
 800c0a4:	4602      	mov	r2, r0
 800c0a6:	460b      	mov	r3, r1
 800c0a8:	4650      	mov	r0, sl
 800c0aa:	4659      	mov	r1, fp
 800c0ac:	f7f4 f866 	bl	800017c <__aeabi_dsub>
 800c0b0:	4602      	mov	r2, r0
 800c0b2:	460b      	mov	r3, r1
 800c0b4:	4680      	mov	r8, r0
 800c0b6:	4689      	mov	r9, r1
 800c0b8:	4650      	mov	r0, sl
 800c0ba:	4659      	mov	r1, fp
 800c0bc:	f7f4 f85e 	bl	800017c <__aeabi_dsub>
 800c0c0:	4632      	mov	r2, r6
 800c0c2:	463b      	mov	r3, r7
 800c0c4:	f7f4 f85a 	bl	800017c <__aeabi_dsub>
 800c0c8:	a319      	add	r3, pc, #100	; (adr r3, 800c130 <__ieee754_rem_pio2+0x308>)
 800c0ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0ce:	4606      	mov	r6, r0
 800c0d0:	460f      	mov	r7, r1
 800c0d2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c0d6:	f7f4 fa09 	bl	80004ec <__aeabi_dmul>
 800c0da:	4632      	mov	r2, r6
 800c0dc:	463b      	mov	r3, r7
 800c0de:	f7f4 f84d 	bl	800017c <__aeabi_dsub>
 800c0e2:	4606      	mov	r6, r0
 800c0e4:	460f      	mov	r7, r1
 800c0e6:	e75f      	b.n	800bfa8 <__ieee754_rem_pio2+0x180>
 800c0e8:	4a19      	ldr	r2, [pc, #100]	; (800c150 <__ieee754_rem_pio2+0x328>)
 800c0ea:	4592      	cmp	sl, r2
 800c0ec:	dd32      	ble.n	800c154 <__ieee754_rem_pio2+0x32c>
 800c0ee:	4602      	mov	r2, r0
 800c0f0:	460b      	mov	r3, r1
 800c0f2:	f7f4 f843 	bl	800017c <__aeabi_dsub>
 800c0f6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c0fa:	e9c4 0100 	strd	r0, r1, [r4]
 800c0fe:	e6a3      	b.n	800be48 <__ieee754_rem_pio2+0x20>
 800c100:	54400000 	.word	0x54400000
 800c104:	3ff921fb 	.word	0x3ff921fb
 800c108:	1a626331 	.word	0x1a626331
 800c10c:	3dd0b461 	.word	0x3dd0b461
 800c110:	1a600000 	.word	0x1a600000
 800c114:	3dd0b461 	.word	0x3dd0b461
 800c118:	2e037073 	.word	0x2e037073
 800c11c:	3ba3198a 	.word	0x3ba3198a
 800c120:	6dc9c883 	.word	0x6dc9c883
 800c124:	3fe45f30 	.word	0x3fe45f30
 800c128:	2e000000 	.word	0x2e000000
 800c12c:	3ba3198a 	.word	0x3ba3198a
 800c130:	252049c1 	.word	0x252049c1
 800c134:	397b839a 	.word	0x397b839a
 800c138:	3fe921fb 	.word	0x3fe921fb
 800c13c:	4002d97b 	.word	0x4002d97b
 800c140:	3ff921fb 	.word	0x3ff921fb
 800c144:	413921fb 	.word	0x413921fb
 800c148:	3fe00000 	.word	0x3fe00000
 800c14c:	0800e7f8 	.word	0x0800e7f8
 800c150:	7fefffff 	.word	0x7fefffff
 800c154:	ea4f 552a 	mov.w	r5, sl, asr #20
 800c158:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 800c15c:	ebaa 5105 	sub.w	r1, sl, r5, lsl #20
 800c160:	460f      	mov	r7, r1
 800c162:	4606      	mov	r6, r0
 800c164:	f7f4 fc72 	bl	8000a4c <__aeabi_d2iz>
 800c168:	f7f4 f956 	bl	8000418 <__aeabi_i2d>
 800c16c:	4602      	mov	r2, r0
 800c16e:	460b      	mov	r3, r1
 800c170:	4630      	mov	r0, r6
 800c172:	4639      	mov	r1, r7
 800c174:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800c178:	f7f4 f800 	bl	800017c <__aeabi_dsub>
 800c17c:	2200      	movs	r2, #0
 800c17e:	4b22      	ldr	r3, [pc, #136]	; (800c208 <__ieee754_rem_pio2+0x3e0>)
 800c180:	f7f4 f9b4 	bl	80004ec <__aeabi_dmul>
 800c184:	460f      	mov	r7, r1
 800c186:	4606      	mov	r6, r0
 800c188:	f7f4 fc60 	bl	8000a4c <__aeabi_d2iz>
 800c18c:	f7f4 f944 	bl	8000418 <__aeabi_i2d>
 800c190:	4602      	mov	r2, r0
 800c192:	460b      	mov	r3, r1
 800c194:	4630      	mov	r0, r6
 800c196:	4639      	mov	r1, r7
 800c198:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800c19c:	f7f3 ffee 	bl	800017c <__aeabi_dsub>
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	4b19      	ldr	r3, [pc, #100]	; (800c208 <__ieee754_rem_pio2+0x3e0>)
 800c1a4:	f7f4 f9a2 	bl	80004ec <__aeabi_dmul>
 800c1a8:	f04f 0803 	mov.w	r8, #3
 800c1ac:	2600      	movs	r6, #0
 800c1ae:	2700      	movs	r7, #0
 800c1b0:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c1b4:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 800c1b8:	4632      	mov	r2, r6
 800c1ba:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c1be:	463b      	mov	r3, r7
 800c1c0:	46c2      	mov	sl, r8
 800c1c2:	f108 38ff 	add.w	r8, r8, #4294967295
 800c1c6:	f7f4 fbf9 	bl	80009bc <__aeabi_dcmpeq>
 800c1ca:	2800      	cmp	r0, #0
 800c1cc:	d1f4      	bne.n	800c1b8 <__ieee754_rem_pio2+0x390>
 800c1ce:	4b0f      	ldr	r3, [pc, #60]	; (800c20c <__ieee754_rem_pio2+0x3e4>)
 800c1d0:	462a      	mov	r2, r5
 800c1d2:	9301      	str	r3, [sp, #4]
 800c1d4:	2302      	movs	r3, #2
 800c1d6:	4621      	mov	r1, r4
 800c1d8:	9300      	str	r3, [sp, #0]
 800c1da:	a806      	add	r0, sp, #24
 800c1dc:	4653      	mov	r3, sl
 800c1de:	f000 f9a5 	bl	800c52c <__kernel_rem_pio2>
 800c1e2:	9b04      	ldr	r3, [sp, #16]
 800c1e4:	4605      	mov	r5, r0
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	f6bf ae55 	bge.w	800be96 <__ieee754_rem_pio2+0x6e>
 800c1ec:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c1f0:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c1f4:	e9c4 2300 	strd	r2, r3, [r4]
 800c1f8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c1fc:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c200:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c204:	e706      	b.n	800c014 <__ieee754_rem_pio2+0x1ec>
 800c206:	bf00      	nop
 800c208:	41700000 	.word	0x41700000
 800c20c:	0800e878 	.word	0x0800e878

0800c210 <atan>:
 800c210:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c214:	4bb6      	ldr	r3, [pc, #728]	; (800c4f0 <atan+0x2e0>)
 800c216:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 800c21a:	429e      	cmp	r6, r3
 800c21c:	4604      	mov	r4, r0
 800c21e:	460d      	mov	r5, r1
 800c220:	468b      	mov	fp, r1
 800c222:	dd17      	ble.n	800c254 <atan+0x44>
 800c224:	4bb3      	ldr	r3, [pc, #716]	; (800c4f4 <atan+0x2e4>)
 800c226:	429e      	cmp	r6, r3
 800c228:	dc01      	bgt.n	800c22e <atan+0x1e>
 800c22a:	d109      	bne.n	800c240 <atan+0x30>
 800c22c:	b140      	cbz	r0, 800c240 <atan+0x30>
 800c22e:	4622      	mov	r2, r4
 800c230:	462b      	mov	r3, r5
 800c232:	4620      	mov	r0, r4
 800c234:	4629      	mov	r1, r5
 800c236:	f7f3 ffa3 	bl	8000180 <__adddf3>
 800c23a:	4604      	mov	r4, r0
 800c23c:	460d      	mov	r5, r1
 800c23e:	e005      	b.n	800c24c <atan+0x3c>
 800c240:	f1bb 0f00 	cmp.w	fp, #0
 800c244:	4cac      	ldr	r4, [pc, #688]	; (800c4f8 <atan+0x2e8>)
 800c246:	f300 8121 	bgt.w	800c48c <atan+0x27c>
 800c24a:	4dac      	ldr	r5, [pc, #688]	; (800c4fc <atan+0x2ec>)
 800c24c:	4620      	mov	r0, r4
 800c24e:	4629      	mov	r1, r5
 800c250:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c254:	4baa      	ldr	r3, [pc, #680]	; (800c500 <atan+0x2f0>)
 800c256:	429e      	cmp	r6, r3
 800c258:	dc11      	bgt.n	800c27e <atan+0x6e>
 800c25a:	f1a3 73de 	sub.w	r3, r3, #29097984	; 0x1bc0000
 800c25e:	429e      	cmp	r6, r3
 800c260:	dc0a      	bgt.n	800c278 <atan+0x68>
 800c262:	a38b      	add	r3, pc, #556	; (adr r3, 800c490 <atan+0x280>)
 800c264:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c268:	f7f3 ff8a 	bl	8000180 <__adddf3>
 800c26c:	2200      	movs	r2, #0
 800c26e:	4ba5      	ldr	r3, [pc, #660]	; (800c504 <atan+0x2f4>)
 800c270:	f7f4 fbcc 	bl	8000a0c <__aeabi_dcmpgt>
 800c274:	2800      	cmp	r0, #0
 800c276:	d1e9      	bne.n	800c24c <atan+0x3c>
 800c278:	f04f 3aff 	mov.w	sl, #4294967295
 800c27c:	e027      	b.n	800c2ce <atan+0xbe>
 800c27e:	f000 f951 	bl	800c524 <fabs>
 800c282:	4ba1      	ldr	r3, [pc, #644]	; (800c508 <atan+0x2f8>)
 800c284:	4604      	mov	r4, r0
 800c286:	429e      	cmp	r6, r3
 800c288:	460d      	mov	r5, r1
 800c28a:	f300 80b8 	bgt.w	800c3fe <atan+0x1ee>
 800c28e:	f5a3 2350 	sub.w	r3, r3, #851968	; 0xd0000
 800c292:	429e      	cmp	r6, r3
 800c294:	f300 809c 	bgt.w	800c3d0 <atan+0x1c0>
 800c298:	4602      	mov	r2, r0
 800c29a:	460b      	mov	r3, r1
 800c29c:	f7f3 ff70 	bl	8000180 <__adddf3>
 800c2a0:	2200      	movs	r2, #0
 800c2a2:	4b98      	ldr	r3, [pc, #608]	; (800c504 <atan+0x2f4>)
 800c2a4:	f7f3 ff6a 	bl	800017c <__aeabi_dsub>
 800c2a8:	2200      	movs	r2, #0
 800c2aa:	4606      	mov	r6, r0
 800c2ac:	460f      	mov	r7, r1
 800c2ae:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c2b2:	4620      	mov	r0, r4
 800c2b4:	4629      	mov	r1, r5
 800c2b6:	f7f3 ff63 	bl	8000180 <__adddf3>
 800c2ba:	4602      	mov	r2, r0
 800c2bc:	460b      	mov	r3, r1
 800c2be:	4630      	mov	r0, r6
 800c2c0:	4639      	mov	r1, r7
 800c2c2:	f7f4 fa3d 	bl	8000740 <__aeabi_ddiv>
 800c2c6:	f04f 0a00 	mov.w	sl, #0
 800c2ca:	4604      	mov	r4, r0
 800c2cc:	460d      	mov	r5, r1
 800c2ce:	4622      	mov	r2, r4
 800c2d0:	462b      	mov	r3, r5
 800c2d2:	4620      	mov	r0, r4
 800c2d4:	4629      	mov	r1, r5
 800c2d6:	f7f4 f909 	bl	80004ec <__aeabi_dmul>
 800c2da:	4602      	mov	r2, r0
 800c2dc:	460b      	mov	r3, r1
 800c2de:	4680      	mov	r8, r0
 800c2e0:	4689      	mov	r9, r1
 800c2e2:	f7f4 f903 	bl	80004ec <__aeabi_dmul>
 800c2e6:	a36c      	add	r3, pc, #432	; (adr r3, 800c498 <atan+0x288>)
 800c2e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2ec:	4606      	mov	r6, r0
 800c2ee:	460f      	mov	r7, r1
 800c2f0:	f7f4 f8fc 	bl	80004ec <__aeabi_dmul>
 800c2f4:	a36a      	add	r3, pc, #424	; (adr r3, 800c4a0 <atan+0x290>)
 800c2f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2fa:	f7f3 ff41 	bl	8000180 <__adddf3>
 800c2fe:	4632      	mov	r2, r6
 800c300:	463b      	mov	r3, r7
 800c302:	f7f4 f8f3 	bl	80004ec <__aeabi_dmul>
 800c306:	a368      	add	r3, pc, #416	; (adr r3, 800c4a8 <atan+0x298>)
 800c308:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c30c:	f7f3 ff38 	bl	8000180 <__adddf3>
 800c310:	4632      	mov	r2, r6
 800c312:	463b      	mov	r3, r7
 800c314:	f7f4 f8ea 	bl	80004ec <__aeabi_dmul>
 800c318:	a365      	add	r3, pc, #404	; (adr r3, 800c4b0 <atan+0x2a0>)
 800c31a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c31e:	f7f3 ff2f 	bl	8000180 <__adddf3>
 800c322:	4632      	mov	r2, r6
 800c324:	463b      	mov	r3, r7
 800c326:	f7f4 f8e1 	bl	80004ec <__aeabi_dmul>
 800c32a:	a363      	add	r3, pc, #396	; (adr r3, 800c4b8 <atan+0x2a8>)
 800c32c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c330:	f7f3 ff26 	bl	8000180 <__adddf3>
 800c334:	4632      	mov	r2, r6
 800c336:	463b      	mov	r3, r7
 800c338:	f7f4 f8d8 	bl	80004ec <__aeabi_dmul>
 800c33c:	a360      	add	r3, pc, #384	; (adr r3, 800c4c0 <atan+0x2b0>)
 800c33e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c342:	f7f3 ff1d 	bl	8000180 <__adddf3>
 800c346:	4642      	mov	r2, r8
 800c348:	464b      	mov	r3, r9
 800c34a:	f7f4 f8cf 	bl	80004ec <__aeabi_dmul>
 800c34e:	a35e      	add	r3, pc, #376	; (adr r3, 800c4c8 <atan+0x2b8>)
 800c350:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c354:	4680      	mov	r8, r0
 800c356:	4689      	mov	r9, r1
 800c358:	4630      	mov	r0, r6
 800c35a:	4639      	mov	r1, r7
 800c35c:	f7f4 f8c6 	bl	80004ec <__aeabi_dmul>
 800c360:	a35b      	add	r3, pc, #364	; (adr r3, 800c4d0 <atan+0x2c0>)
 800c362:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c366:	f7f3 ff09 	bl	800017c <__aeabi_dsub>
 800c36a:	4632      	mov	r2, r6
 800c36c:	463b      	mov	r3, r7
 800c36e:	f7f4 f8bd 	bl	80004ec <__aeabi_dmul>
 800c372:	a359      	add	r3, pc, #356	; (adr r3, 800c4d8 <atan+0x2c8>)
 800c374:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c378:	f7f3 ff00 	bl	800017c <__aeabi_dsub>
 800c37c:	4632      	mov	r2, r6
 800c37e:	463b      	mov	r3, r7
 800c380:	f7f4 f8b4 	bl	80004ec <__aeabi_dmul>
 800c384:	a356      	add	r3, pc, #344	; (adr r3, 800c4e0 <atan+0x2d0>)
 800c386:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c38a:	f7f3 fef7 	bl	800017c <__aeabi_dsub>
 800c38e:	4632      	mov	r2, r6
 800c390:	463b      	mov	r3, r7
 800c392:	f7f4 f8ab 	bl	80004ec <__aeabi_dmul>
 800c396:	a354      	add	r3, pc, #336	; (adr r3, 800c4e8 <atan+0x2d8>)
 800c398:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c39c:	f7f3 feee 	bl	800017c <__aeabi_dsub>
 800c3a0:	4632      	mov	r2, r6
 800c3a2:	463b      	mov	r3, r7
 800c3a4:	f7f4 f8a2 	bl	80004ec <__aeabi_dmul>
 800c3a8:	4602      	mov	r2, r0
 800c3aa:	460b      	mov	r3, r1
 800c3ac:	4640      	mov	r0, r8
 800c3ae:	4649      	mov	r1, r9
 800c3b0:	f7f3 fee6 	bl	8000180 <__adddf3>
 800c3b4:	4622      	mov	r2, r4
 800c3b6:	462b      	mov	r3, r5
 800c3b8:	f7f4 f898 	bl	80004ec <__aeabi_dmul>
 800c3bc:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c3c0:	4602      	mov	r2, r0
 800c3c2:	460b      	mov	r3, r1
 800c3c4:	d144      	bne.n	800c450 <atan+0x240>
 800c3c6:	4620      	mov	r0, r4
 800c3c8:	4629      	mov	r1, r5
 800c3ca:	f7f3 fed7 	bl	800017c <__aeabi_dsub>
 800c3ce:	e734      	b.n	800c23a <atan+0x2a>
 800c3d0:	2200      	movs	r2, #0
 800c3d2:	4b4c      	ldr	r3, [pc, #304]	; (800c504 <atan+0x2f4>)
 800c3d4:	f7f3 fed2 	bl	800017c <__aeabi_dsub>
 800c3d8:	2200      	movs	r2, #0
 800c3da:	4606      	mov	r6, r0
 800c3dc:	460f      	mov	r7, r1
 800c3de:	4620      	mov	r0, r4
 800c3e0:	4629      	mov	r1, r5
 800c3e2:	4b48      	ldr	r3, [pc, #288]	; (800c504 <atan+0x2f4>)
 800c3e4:	f7f3 fecc 	bl	8000180 <__adddf3>
 800c3e8:	4602      	mov	r2, r0
 800c3ea:	460b      	mov	r3, r1
 800c3ec:	4630      	mov	r0, r6
 800c3ee:	4639      	mov	r1, r7
 800c3f0:	f7f4 f9a6 	bl	8000740 <__aeabi_ddiv>
 800c3f4:	f04f 0a01 	mov.w	sl, #1
 800c3f8:	4604      	mov	r4, r0
 800c3fa:	460d      	mov	r5, r1
 800c3fc:	e767      	b.n	800c2ce <atan+0xbe>
 800c3fe:	4b43      	ldr	r3, [pc, #268]	; (800c50c <atan+0x2fc>)
 800c400:	429e      	cmp	r6, r3
 800c402:	da1a      	bge.n	800c43a <atan+0x22a>
 800c404:	2200      	movs	r2, #0
 800c406:	4b42      	ldr	r3, [pc, #264]	; (800c510 <atan+0x300>)
 800c408:	f7f3 feb8 	bl	800017c <__aeabi_dsub>
 800c40c:	2200      	movs	r2, #0
 800c40e:	4606      	mov	r6, r0
 800c410:	460f      	mov	r7, r1
 800c412:	4620      	mov	r0, r4
 800c414:	4629      	mov	r1, r5
 800c416:	4b3e      	ldr	r3, [pc, #248]	; (800c510 <atan+0x300>)
 800c418:	f7f4 f868 	bl	80004ec <__aeabi_dmul>
 800c41c:	2200      	movs	r2, #0
 800c41e:	4b39      	ldr	r3, [pc, #228]	; (800c504 <atan+0x2f4>)
 800c420:	f7f3 feae 	bl	8000180 <__adddf3>
 800c424:	4602      	mov	r2, r0
 800c426:	460b      	mov	r3, r1
 800c428:	4630      	mov	r0, r6
 800c42a:	4639      	mov	r1, r7
 800c42c:	f7f4 f988 	bl	8000740 <__aeabi_ddiv>
 800c430:	f04f 0a02 	mov.w	sl, #2
 800c434:	4604      	mov	r4, r0
 800c436:	460d      	mov	r5, r1
 800c438:	e749      	b.n	800c2ce <atan+0xbe>
 800c43a:	4602      	mov	r2, r0
 800c43c:	460b      	mov	r3, r1
 800c43e:	2000      	movs	r0, #0
 800c440:	4934      	ldr	r1, [pc, #208]	; (800c514 <atan+0x304>)
 800c442:	f7f4 f97d 	bl	8000740 <__aeabi_ddiv>
 800c446:	f04f 0a03 	mov.w	sl, #3
 800c44a:	4604      	mov	r4, r0
 800c44c:	460d      	mov	r5, r1
 800c44e:	e73e      	b.n	800c2ce <atan+0xbe>
 800c450:	4b31      	ldr	r3, [pc, #196]	; (800c518 <atan+0x308>)
 800c452:	4e32      	ldr	r6, [pc, #200]	; (800c51c <atan+0x30c>)
 800c454:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c45c:	f7f3 fe8e 	bl	800017c <__aeabi_dsub>
 800c460:	4622      	mov	r2, r4
 800c462:	462b      	mov	r3, r5
 800c464:	f7f3 fe8a 	bl	800017c <__aeabi_dsub>
 800c468:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c46c:	4602      	mov	r2, r0
 800c46e:	460b      	mov	r3, r1
 800c470:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c474:	f7f3 fe82 	bl	800017c <__aeabi_dsub>
 800c478:	f1bb 0f00 	cmp.w	fp, #0
 800c47c:	4604      	mov	r4, r0
 800c47e:	460d      	mov	r5, r1
 800c480:	f6bf aee4 	bge.w	800c24c <atan+0x3c>
 800c484:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c488:	461d      	mov	r5, r3
 800c48a:	e6df      	b.n	800c24c <atan+0x3c>
 800c48c:	4d24      	ldr	r5, [pc, #144]	; (800c520 <atan+0x310>)
 800c48e:	e6dd      	b.n	800c24c <atan+0x3c>
 800c490:	8800759c 	.word	0x8800759c
 800c494:	7e37e43c 	.word	0x7e37e43c
 800c498:	e322da11 	.word	0xe322da11
 800c49c:	3f90ad3a 	.word	0x3f90ad3a
 800c4a0:	24760deb 	.word	0x24760deb
 800c4a4:	3fa97b4b 	.word	0x3fa97b4b
 800c4a8:	a0d03d51 	.word	0xa0d03d51
 800c4ac:	3fb10d66 	.word	0x3fb10d66
 800c4b0:	c54c206e 	.word	0xc54c206e
 800c4b4:	3fb745cd 	.word	0x3fb745cd
 800c4b8:	920083ff 	.word	0x920083ff
 800c4bc:	3fc24924 	.word	0x3fc24924
 800c4c0:	5555550d 	.word	0x5555550d
 800c4c4:	3fd55555 	.word	0x3fd55555
 800c4c8:	2c6a6c2f 	.word	0x2c6a6c2f
 800c4cc:	bfa2b444 	.word	0xbfa2b444
 800c4d0:	52defd9a 	.word	0x52defd9a
 800c4d4:	3fadde2d 	.word	0x3fadde2d
 800c4d8:	af749a6d 	.word	0xaf749a6d
 800c4dc:	3fb3b0f2 	.word	0x3fb3b0f2
 800c4e0:	fe231671 	.word	0xfe231671
 800c4e4:	3fbc71c6 	.word	0x3fbc71c6
 800c4e8:	9998ebc4 	.word	0x9998ebc4
 800c4ec:	3fc99999 	.word	0x3fc99999
 800c4f0:	440fffff 	.word	0x440fffff
 800c4f4:	7ff00000 	.word	0x7ff00000
 800c4f8:	54442d18 	.word	0x54442d18
 800c4fc:	bff921fb 	.word	0xbff921fb
 800c500:	3fdbffff 	.word	0x3fdbffff
 800c504:	3ff00000 	.word	0x3ff00000
 800c508:	3ff2ffff 	.word	0x3ff2ffff
 800c50c:	40038000 	.word	0x40038000
 800c510:	3ff80000 	.word	0x3ff80000
 800c514:	bff00000 	.word	0xbff00000
 800c518:	0800e9a0 	.word	0x0800e9a0
 800c51c:	0800e980 	.word	0x0800e980
 800c520:	3ff921fb 	.word	0x3ff921fb

0800c524 <fabs>:
 800c524:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c528:	4619      	mov	r1, r3
 800c52a:	4770      	bx	lr

0800c52c <__kernel_rem_pio2>:
 800c52c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c530:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 800c534:	9308      	str	r3, [sp, #32]
 800c536:	9106      	str	r1, [sp, #24]
 800c538:	4bb6      	ldr	r3, [pc, #728]	; (800c814 <__kernel_rem_pio2+0x2e8>)
 800c53a:	99a2      	ldr	r1, [sp, #648]	; 0x288
 800c53c:	f112 0f14 	cmn.w	r2, #20
 800c540:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c544:	bfa8      	it	ge
 800c546:	1ed4      	subge	r4, r2, #3
 800c548:	9302      	str	r3, [sp, #8]
 800c54a:	9b08      	ldr	r3, [sp, #32]
 800c54c:	bfb8      	it	lt
 800c54e:	2400      	movlt	r4, #0
 800c550:	f103 33ff 	add.w	r3, r3, #4294967295
 800c554:	9307      	str	r3, [sp, #28]
 800c556:	bfa4      	itt	ge
 800c558:	2318      	movge	r3, #24
 800c55a:	fb94 f4f3 	sdivge	r4, r4, r3
 800c55e:	f06f 0317 	mvn.w	r3, #23
 800c562:	fb04 3303 	mla	r3, r4, r3, r3
 800c566:	eb03 0b02 	add.w	fp, r3, r2
 800c56a:	9a07      	ldr	r2, [sp, #28]
 800c56c:	9b02      	ldr	r3, [sp, #8]
 800c56e:	1aa7      	subs	r7, r4, r2
 800c570:	eb03 0802 	add.w	r8, r3, r2
 800c574:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c576:	2500      	movs	r5, #0
 800c578:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c57c:	2200      	movs	r2, #0
 800c57e:	2300      	movs	r3, #0
 800c580:	9009      	str	r0, [sp, #36]	; 0x24
 800c582:	ae20      	add	r6, sp, #128	; 0x80
 800c584:	4545      	cmp	r5, r8
 800c586:	dd14      	ble.n	800c5b2 <__kernel_rem_pio2+0x86>
 800c588:	f04f 0800 	mov.w	r8, #0
 800c58c:	9a08      	ldr	r2, [sp, #32]
 800c58e:	ab20      	add	r3, sp, #128	; 0x80
 800c590:	eb03 05c2 	add.w	r5, r3, r2, lsl #3
 800c594:	f50d 7ae0 	add.w	sl, sp, #448	; 0x1c0
 800c598:	9b02      	ldr	r3, [sp, #8]
 800c59a:	4598      	cmp	r8, r3
 800c59c:	dc35      	bgt.n	800c60a <__kernel_rem_pio2+0xde>
 800c59e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c5a0:	2200      	movs	r2, #0
 800c5a2:	f1a3 0908 	sub.w	r9, r3, #8
 800c5a6:	2300      	movs	r3, #0
 800c5a8:	462f      	mov	r7, r5
 800c5aa:	2600      	movs	r6, #0
 800c5ac:	e9cd 2300 	strd	r2, r3, [sp]
 800c5b0:	e01f      	b.n	800c5f2 <__kernel_rem_pio2+0xc6>
 800c5b2:	42ef      	cmn	r7, r5
 800c5b4:	d40b      	bmi.n	800c5ce <__kernel_rem_pio2+0xa2>
 800c5b6:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c5ba:	e9cd 2300 	strd	r2, r3, [sp]
 800c5be:	f7f3 ff2b 	bl	8000418 <__aeabi_i2d>
 800c5c2:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5c6:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c5ca:	3501      	adds	r5, #1
 800c5cc:	e7da      	b.n	800c584 <__kernel_rem_pio2+0x58>
 800c5ce:	4610      	mov	r0, r2
 800c5d0:	4619      	mov	r1, r3
 800c5d2:	e7f8      	b.n	800c5c6 <__kernel_rem_pio2+0x9a>
 800c5d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c5d8:	e9f9 0102 	ldrd	r0, r1, [r9, #8]!
 800c5dc:	f7f3 ff86 	bl	80004ec <__aeabi_dmul>
 800c5e0:	4602      	mov	r2, r0
 800c5e2:	460b      	mov	r3, r1
 800c5e4:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c5e8:	f7f3 fdca 	bl	8000180 <__adddf3>
 800c5ec:	e9cd 0100 	strd	r0, r1, [sp]
 800c5f0:	3601      	adds	r6, #1
 800c5f2:	9b07      	ldr	r3, [sp, #28]
 800c5f4:	3f08      	subs	r7, #8
 800c5f6:	429e      	cmp	r6, r3
 800c5f8:	ddec      	ble.n	800c5d4 <__kernel_rem_pio2+0xa8>
 800c5fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c5fe:	f108 0801 	add.w	r8, r8, #1
 800c602:	e8ea 2302 	strd	r2, r3, [sl], #8
 800c606:	3508      	adds	r5, #8
 800c608:	e7c6      	b.n	800c598 <__kernel_rem_pio2+0x6c>
 800c60a:	9b02      	ldr	r3, [sp, #8]
 800c60c:	aa0c      	add	r2, sp, #48	; 0x30
 800c60e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c612:	930b      	str	r3, [sp, #44]	; 0x2c
 800c614:	9ba3      	ldr	r3, [sp, #652]	; 0x28c
 800c616:	9e02      	ldr	r6, [sp, #8]
 800c618:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c61c:	930a      	str	r3, [sp, #40]	; 0x28
 800c61e:	ab98      	add	r3, sp, #608	; 0x260
 800c620:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c624:	e953 4528 	ldrd	r4, r5, [r3, #-160]	; 0xa0
 800c628:	ab70      	add	r3, sp, #448	; 0x1c0
 800c62a:	eb03 0ac6 	add.w	sl, r3, r6, lsl #3
 800c62e:	46d0      	mov	r8, sl
 800c630:	46b1      	mov	r9, r6
 800c632:	af0c      	add	r7, sp, #48	; 0x30
 800c634:	9700      	str	r7, [sp, #0]
 800c636:	f1b9 0f00 	cmp.w	r9, #0
 800c63a:	f1a8 0808 	sub.w	r8, r8, #8
 800c63e:	dc70      	bgt.n	800c722 <__kernel_rem_pio2+0x1f6>
 800c640:	465a      	mov	r2, fp
 800c642:	4620      	mov	r0, r4
 800c644:	4629      	mov	r1, r5
 800c646:	f000 fab3 	bl	800cbb0 <scalbn>
 800c64a:	2200      	movs	r2, #0
 800c64c:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800c650:	4604      	mov	r4, r0
 800c652:	460d      	mov	r5, r1
 800c654:	f7f3 ff4a 	bl	80004ec <__aeabi_dmul>
 800c658:	f000 fb26 	bl	800cca8 <floor>
 800c65c:	2200      	movs	r2, #0
 800c65e:	4b6e      	ldr	r3, [pc, #440]	; (800c818 <__kernel_rem_pio2+0x2ec>)
 800c660:	f7f3 ff44 	bl	80004ec <__aeabi_dmul>
 800c664:	4602      	mov	r2, r0
 800c666:	460b      	mov	r3, r1
 800c668:	4620      	mov	r0, r4
 800c66a:	4629      	mov	r1, r5
 800c66c:	f7f3 fd86 	bl	800017c <__aeabi_dsub>
 800c670:	460d      	mov	r5, r1
 800c672:	4604      	mov	r4, r0
 800c674:	f7f4 f9ea 	bl	8000a4c <__aeabi_d2iz>
 800c678:	9004      	str	r0, [sp, #16]
 800c67a:	f7f3 fecd 	bl	8000418 <__aeabi_i2d>
 800c67e:	4602      	mov	r2, r0
 800c680:	460b      	mov	r3, r1
 800c682:	4620      	mov	r0, r4
 800c684:	4629      	mov	r1, r5
 800c686:	f7f3 fd79 	bl	800017c <__aeabi_dsub>
 800c68a:	f1bb 0f00 	cmp.w	fp, #0
 800c68e:	4680      	mov	r8, r0
 800c690:	4689      	mov	r9, r1
 800c692:	dd6f      	ble.n	800c774 <__kernel_rem_pio2+0x248>
 800c694:	1e71      	subs	r1, r6, #1
 800c696:	ab0c      	add	r3, sp, #48	; 0x30
 800c698:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c69c:	9c04      	ldr	r4, [sp, #16]
 800c69e:	f1cb 0018 	rsb	r0, fp, #24
 800c6a2:	fa43 f200 	asr.w	r2, r3, r0
 800c6a6:	4414      	add	r4, r2
 800c6a8:	4082      	lsls	r2, r0
 800c6aa:	1a9b      	subs	r3, r3, r2
 800c6ac:	aa0c      	add	r2, sp, #48	; 0x30
 800c6ae:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c6b2:	f1cb 0217 	rsb	r2, fp, #23
 800c6b6:	9404      	str	r4, [sp, #16]
 800c6b8:	4113      	asrs	r3, r2
 800c6ba:	9300      	str	r3, [sp, #0]
 800c6bc:	9b00      	ldr	r3, [sp, #0]
 800c6be:	2b00      	cmp	r3, #0
 800c6c0:	dd66      	ble.n	800c790 <__kernel_rem_pio2+0x264>
 800c6c2:	2200      	movs	r2, #0
 800c6c4:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 800c6c8:	4614      	mov	r4, r2
 800c6ca:	9b04      	ldr	r3, [sp, #16]
 800c6cc:	3301      	adds	r3, #1
 800c6ce:	9304      	str	r3, [sp, #16]
 800c6d0:	4296      	cmp	r6, r2
 800c6d2:	f300 80ad 	bgt.w	800c830 <__kernel_rem_pio2+0x304>
 800c6d6:	f1bb 0f00 	cmp.w	fp, #0
 800c6da:	dd07      	ble.n	800c6ec <__kernel_rem_pio2+0x1c0>
 800c6dc:	f1bb 0f01 	cmp.w	fp, #1
 800c6e0:	f000 80b5 	beq.w	800c84e <__kernel_rem_pio2+0x322>
 800c6e4:	f1bb 0f02 	cmp.w	fp, #2
 800c6e8:	f000 80bb 	beq.w	800c862 <__kernel_rem_pio2+0x336>
 800c6ec:	9b00      	ldr	r3, [sp, #0]
 800c6ee:	2b02      	cmp	r3, #2
 800c6f0:	d14e      	bne.n	800c790 <__kernel_rem_pio2+0x264>
 800c6f2:	4642      	mov	r2, r8
 800c6f4:	464b      	mov	r3, r9
 800c6f6:	2000      	movs	r0, #0
 800c6f8:	4948      	ldr	r1, [pc, #288]	; (800c81c <__kernel_rem_pio2+0x2f0>)
 800c6fa:	f7f3 fd3f 	bl	800017c <__aeabi_dsub>
 800c6fe:	4680      	mov	r8, r0
 800c700:	4689      	mov	r9, r1
 800c702:	2c00      	cmp	r4, #0
 800c704:	d044      	beq.n	800c790 <__kernel_rem_pio2+0x264>
 800c706:	465a      	mov	r2, fp
 800c708:	2000      	movs	r0, #0
 800c70a:	4944      	ldr	r1, [pc, #272]	; (800c81c <__kernel_rem_pio2+0x2f0>)
 800c70c:	f000 fa50 	bl	800cbb0 <scalbn>
 800c710:	4602      	mov	r2, r0
 800c712:	460b      	mov	r3, r1
 800c714:	4640      	mov	r0, r8
 800c716:	4649      	mov	r1, r9
 800c718:	f7f3 fd30 	bl	800017c <__aeabi_dsub>
 800c71c:	4680      	mov	r8, r0
 800c71e:	4689      	mov	r9, r1
 800c720:	e036      	b.n	800c790 <__kernel_rem_pio2+0x264>
 800c722:	2200      	movs	r2, #0
 800c724:	4b3e      	ldr	r3, [pc, #248]	; (800c820 <__kernel_rem_pio2+0x2f4>)
 800c726:	4620      	mov	r0, r4
 800c728:	4629      	mov	r1, r5
 800c72a:	f7f3 fedf 	bl	80004ec <__aeabi_dmul>
 800c72e:	f7f4 f98d 	bl	8000a4c <__aeabi_d2iz>
 800c732:	f7f3 fe71 	bl	8000418 <__aeabi_i2d>
 800c736:	4602      	mov	r2, r0
 800c738:	460b      	mov	r3, r1
 800c73a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c73e:	2200      	movs	r2, #0
 800c740:	4b38      	ldr	r3, [pc, #224]	; (800c824 <__kernel_rem_pio2+0x2f8>)
 800c742:	f7f3 fed3 	bl	80004ec <__aeabi_dmul>
 800c746:	4602      	mov	r2, r0
 800c748:	460b      	mov	r3, r1
 800c74a:	4620      	mov	r0, r4
 800c74c:	4629      	mov	r1, r5
 800c74e:	f7f3 fd15 	bl	800017c <__aeabi_dsub>
 800c752:	f7f4 f97b 	bl	8000a4c <__aeabi_d2iz>
 800c756:	9b00      	ldr	r3, [sp, #0]
 800c758:	f109 39ff 	add.w	r9, r9, #4294967295
 800c75c:	f843 0b04 	str.w	r0, [r3], #4
 800c760:	9300      	str	r3, [sp, #0]
 800c762:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c766:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c76a:	f7f3 fd09 	bl	8000180 <__adddf3>
 800c76e:	4604      	mov	r4, r0
 800c770:	460d      	mov	r5, r1
 800c772:	e760      	b.n	800c636 <__kernel_rem_pio2+0x10a>
 800c774:	d105      	bne.n	800c782 <__kernel_rem_pio2+0x256>
 800c776:	1e73      	subs	r3, r6, #1
 800c778:	aa0c      	add	r2, sp, #48	; 0x30
 800c77a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c77e:	15db      	asrs	r3, r3, #23
 800c780:	e79b      	b.n	800c6ba <__kernel_rem_pio2+0x18e>
 800c782:	2200      	movs	r2, #0
 800c784:	4b28      	ldr	r3, [pc, #160]	; (800c828 <__kernel_rem_pio2+0x2fc>)
 800c786:	f7f4 f937 	bl	80009f8 <__aeabi_dcmpge>
 800c78a:	2800      	cmp	r0, #0
 800c78c:	d13e      	bne.n	800c80c <__kernel_rem_pio2+0x2e0>
 800c78e:	9000      	str	r0, [sp, #0]
 800c790:	2200      	movs	r2, #0
 800c792:	2300      	movs	r3, #0
 800c794:	4640      	mov	r0, r8
 800c796:	4649      	mov	r1, r9
 800c798:	f7f4 f910 	bl	80009bc <__aeabi_dcmpeq>
 800c79c:	2800      	cmp	r0, #0
 800c79e:	f000 80b2 	beq.w	800c906 <__kernel_rem_pio2+0x3da>
 800c7a2:	1e74      	subs	r4, r6, #1
 800c7a4:	4623      	mov	r3, r4
 800c7a6:	2200      	movs	r2, #0
 800c7a8:	9902      	ldr	r1, [sp, #8]
 800c7aa:	428b      	cmp	r3, r1
 800c7ac:	da60      	bge.n	800c870 <__kernel_rem_pio2+0x344>
 800c7ae:	2a00      	cmp	r2, #0
 800c7b0:	d075      	beq.n	800c89e <__kernel_rem_pio2+0x372>
 800c7b2:	ab0c      	add	r3, sp, #48	; 0x30
 800c7b4:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 800c7b8:	f1ab 0b18 	sub.w	fp, fp, #24
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	f000 80a0 	beq.w	800c902 <__kernel_rem_pio2+0x3d6>
 800c7c2:	465a      	mov	r2, fp
 800c7c4:	2000      	movs	r0, #0
 800c7c6:	4915      	ldr	r1, [pc, #84]	; (800c81c <__kernel_rem_pio2+0x2f0>)
 800c7c8:	f000 f9f2 	bl	800cbb0 <scalbn>
 800c7cc:	46a2      	mov	sl, r4
 800c7ce:	4606      	mov	r6, r0
 800c7d0:	460f      	mov	r7, r1
 800c7d2:	f04f 0800 	mov.w	r8, #0
 800c7d6:	ab70      	add	r3, sp, #448	; 0x1c0
 800c7d8:	f8df 9044 	ldr.w	r9, [pc, #68]	; 800c820 <__kernel_rem_pio2+0x2f4>
 800c7dc:	00e5      	lsls	r5, r4, #3
 800c7de:	eb03 0bc4 	add.w	fp, r3, r4, lsl #3
 800c7e2:	f1ba 0f00 	cmp.w	sl, #0
 800c7e6:	f280 80c4 	bge.w	800c972 <__kernel_rem_pio2+0x446>
 800c7ea:	4626      	mov	r6, r4
 800c7ec:	2e00      	cmp	r6, #0
 800c7ee:	f2c0 80f6 	blt.w	800c9de <__kernel_rem_pio2+0x4b2>
 800c7f2:	4b0e      	ldr	r3, [pc, #56]	; (800c82c <__kernel_rem_pio2+0x300>)
 800c7f4:	f04f 0a00 	mov.w	sl, #0
 800c7f8:	9307      	str	r3, [sp, #28]
 800c7fa:	ab70      	add	r3, sp, #448	; 0x1c0
 800c7fc:	f04f 0b00 	mov.w	fp, #0
 800c800:	f04f 0800 	mov.w	r8, #0
 800c804:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 800c808:	1ba7      	subs	r7, r4, r6
 800c80a:	e0dc      	b.n	800c9c6 <__kernel_rem_pio2+0x49a>
 800c80c:	2302      	movs	r3, #2
 800c80e:	9300      	str	r3, [sp, #0]
 800c810:	e757      	b.n	800c6c2 <__kernel_rem_pio2+0x196>
 800c812:	bf00      	nop
 800c814:	0800ea00 	.word	0x0800ea00
 800c818:	40200000 	.word	0x40200000
 800c81c:	3ff00000 	.word	0x3ff00000
 800c820:	3e700000 	.word	0x3e700000
 800c824:	41700000 	.word	0x41700000
 800c828:	3fe00000 	.word	0x3fe00000
 800c82c:	0800e9c0 	.word	0x0800e9c0
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	b944      	cbnz	r4, 800c846 <__kernel_rem_pio2+0x31a>
 800c834:	b11b      	cbz	r3, 800c83e <__kernel_rem_pio2+0x312>
 800c836:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800c83a:	603b      	str	r3, [r7, #0]
 800c83c:	2301      	movs	r3, #1
 800c83e:	461c      	mov	r4, r3
 800c840:	3201      	adds	r2, #1
 800c842:	3704      	adds	r7, #4
 800c844:	e744      	b.n	800c6d0 <__kernel_rem_pio2+0x1a4>
 800c846:	1acb      	subs	r3, r1, r3
 800c848:	603b      	str	r3, [r7, #0]
 800c84a:	4623      	mov	r3, r4
 800c84c:	e7f7      	b.n	800c83e <__kernel_rem_pio2+0x312>
 800c84e:	1e72      	subs	r2, r6, #1
 800c850:	ab0c      	add	r3, sp, #48	; 0x30
 800c852:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c856:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c85a:	a90c      	add	r1, sp, #48	; 0x30
 800c85c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c860:	e744      	b.n	800c6ec <__kernel_rem_pio2+0x1c0>
 800c862:	1e72      	subs	r2, r6, #1
 800c864:	ab0c      	add	r3, sp, #48	; 0x30
 800c866:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c86a:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c86e:	e7f4      	b.n	800c85a <__kernel_rem_pio2+0x32e>
 800c870:	a90c      	add	r1, sp, #48	; 0x30
 800c872:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c876:	3b01      	subs	r3, #1
 800c878:	430a      	orrs	r2, r1
 800c87a:	e795      	b.n	800c7a8 <__kernel_rem_pio2+0x27c>
 800c87c:	3301      	adds	r3, #1
 800c87e:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 800c882:	2900      	cmp	r1, #0
 800c884:	d0fa      	beq.n	800c87c <__kernel_rem_pio2+0x350>
 800c886:	9a08      	ldr	r2, [sp, #32]
 800c888:	a920      	add	r1, sp, #128	; 0x80
 800c88a:	18b2      	adds	r2, r6, r2
 800c88c:	f106 0801 	add.w	r8, r6, #1
 800c890:	eb01 05c2 	add.w	r5, r1, r2, lsl #3
 800c894:	18f4      	adds	r4, r6, r3
 800c896:	4544      	cmp	r4, r8
 800c898:	da04      	bge.n	800c8a4 <__kernel_rem_pio2+0x378>
 800c89a:	4626      	mov	r6, r4
 800c89c:	e6bf      	b.n	800c61e <__kernel_rem_pio2+0xf2>
 800c89e:	2301      	movs	r3, #1
 800c8a0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c8a2:	e7ec      	b.n	800c87e <__kernel_rem_pio2+0x352>
 800c8a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c8a6:	f04f 0900 	mov.w	r9, #0
 800c8aa:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 800c8ae:	f7f3 fdb3 	bl	8000418 <__aeabi_i2d>
 800c8b2:	2600      	movs	r6, #0
 800c8b4:	2700      	movs	r7, #0
 800c8b6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c8b8:	e9c5 0100 	strd	r0, r1, [r5]
 800c8bc:	3b08      	subs	r3, #8
 800c8be:	9300      	str	r3, [sp, #0]
 800c8c0:	9504      	str	r5, [sp, #16]
 800c8c2:	9b07      	ldr	r3, [sp, #28]
 800c8c4:	4599      	cmp	r9, r3
 800c8c6:	dd05      	ble.n	800c8d4 <__kernel_rem_pio2+0x3a8>
 800c8c8:	e9ea 6702 	strd	r6, r7, [sl, #8]!
 800c8cc:	f108 0801 	add.w	r8, r8, #1
 800c8d0:	3508      	adds	r5, #8
 800c8d2:	e7e0      	b.n	800c896 <__kernel_rem_pio2+0x36a>
 800c8d4:	f8dd c010 	ldr.w	ip, [sp, #16]
 800c8d8:	9900      	ldr	r1, [sp, #0]
 800c8da:	f109 0901 	add.w	r9, r9, #1
 800c8de:	e9f1 2302 	ldrd	r2, r3, [r1, #8]!
 800c8e2:	9100      	str	r1, [sp, #0]
 800c8e4:	e87c 0102 	ldrd	r0, r1, [ip], #-8
 800c8e8:	f8cd c010 	str.w	ip, [sp, #16]
 800c8ec:	f7f3 fdfe 	bl	80004ec <__aeabi_dmul>
 800c8f0:	4602      	mov	r2, r0
 800c8f2:	460b      	mov	r3, r1
 800c8f4:	4630      	mov	r0, r6
 800c8f6:	4639      	mov	r1, r7
 800c8f8:	f7f3 fc42 	bl	8000180 <__adddf3>
 800c8fc:	4606      	mov	r6, r0
 800c8fe:	460f      	mov	r7, r1
 800c900:	e7df      	b.n	800c8c2 <__kernel_rem_pio2+0x396>
 800c902:	3c01      	subs	r4, #1
 800c904:	e755      	b.n	800c7b2 <__kernel_rem_pio2+0x286>
 800c906:	f1cb 0200 	rsb	r2, fp, #0
 800c90a:	4640      	mov	r0, r8
 800c90c:	4649      	mov	r1, r9
 800c90e:	f000 f94f 	bl	800cbb0 <scalbn>
 800c912:	2200      	movs	r2, #0
 800c914:	4ba3      	ldr	r3, [pc, #652]	; (800cba4 <__kernel_rem_pio2+0x678>)
 800c916:	4604      	mov	r4, r0
 800c918:	460d      	mov	r5, r1
 800c91a:	f7f4 f86d 	bl	80009f8 <__aeabi_dcmpge>
 800c91e:	b1f8      	cbz	r0, 800c960 <__kernel_rem_pio2+0x434>
 800c920:	2200      	movs	r2, #0
 800c922:	4ba1      	ldr	r3, [pc, #644]	; (800cba8 <__kernel_rem_pio2+0x67c>)
 800c924:	4620      	mov	r0, r4
 800c926:	4629      	mov	r1, r5
 800c928:	f7f3 fde0 	bl	80004ec <__aeabi_dmul>
 800c92c:	f7f4 f88e 	bl	8000a4c <__aeabi_d2iz>
 800c930:	4607      	mov	r7, r0
 800c932:	f7f3 fd71 	bl	8000418 <__aeabi_i2d>
 800c936:	2200      	movs	r2, #0
 800c938:	4b9a      	ldr	r3, [pc, #616]	; (800cba4 <__kernel_rem_pio2+0x678>)
 800c93a:	f7f3 fdd7 	bl	80004ec <__aeabi_dmul>
 800c93e:	460b      	mov	r3, r1
 800c940:	4602      	mov	r2, r0
 800c942:	4629      	mov	r1, r5
 800c944:	4620      	mov	r0, r4
 800c946:	f7f3 fc19 	bl	800017c <__aeabi_dsub>
 800c94a:	f7f4 f87f 	bl	8000a4c <__aeabi_d2iz>
 800c94e:	1c74      	adds	r4, r6, #1
 800c950:	ab0c      	add	r3, sp, #48	; 0x30
 800c952:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c956:	f10b 0b18 	add.w	fp, fp, #24
 800c95a:	f843 7024 	str.w	r7, [r3, r4, lsl #2]
 800c95e:	e730      	b.n	800c7c2 <__kernel_rem_pio2+0x296>
 800c960:	4620      	mov	r0, r4
 800c962:	4629      	mov	r1, r5
 800c964:	f7f4 f872 	bl	8000a4c <__aeabi_d2iz>
 800c968:	ab0c      	add	r3, sp, #48	; 0x30
 800c96a:	4634      	mov	r4, r6
 800c96c:	f843 0026 	str.w	r0, [r3, r6, lsl #2]
 800c970:	e727      	b.n	800c7c2 <__kernel_rem_pio2+0x296>
 800c972:	ab0c      	add	r3, sp, #48	; 0x30
 800c974:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 800c978:	f7f3 fd4e 	bl	8000418 <__aeabi_i2d>
 800c97c:	4632      	mov	r2, r6
 800c97e:	463b      	mov	r3, r7
 800c980:	f7f3 fdb4 	bl	80004ec <__aeabi_dmul>
 800c984:	4642      	mov	r2, r8
 800c986:	e86b 0102 	strd	r0, r1, [fp], #-8
 800c98a:	464b      	mov	r3, r9
 800c98c:	4630      	mov	r0, r6
 800c98e:	4639      	mov	r1, r7
 800c990:	f7f3 fdac 	bl	80004ec <__aeabi_dmul>
 800c994:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c998:	4606      	mov	r6, r0
 800c99a:	460f      	mov	r7, r1
 800c99c:	e721      	b.n	800c7e2 <__kernel_rem_pio2+0x2b6>
 800c99e:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800c9a2:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 800c9a6:	e8fc 0102 	ldrd	r0, r1, [ip], #8
 800c9aa:	f8cd c01c 	str.w	ip, [sp, #28]
 800c9ae:	f7f3 fd9d 	bl	80004ec <__aeabi_dmul>
 800c9b2:	4602      	mov	r2, r0
 800c9b4:	460b      	mov	r3, r1
 800c9b6:	4650      	mov	r0, sl
 800c9b8:	4659      	mov	r1, fp
 800c9ba:	f7f3 fbe1 	bl	8000180 <__adddf3>
 800c9be:	4682      	mov	sl, r0
 800c9c0:	468b      	mov	fp, r1
 800c9c2:	f108 0801 	add.w	r8, r8, #1
 800c9c6:	9b02      	ldr	r3, [sp, #8]
 800c9c8:	4598      	cmp	r8, r3
 800c9ca:	dc01      	bgt.n	800c9d0 <__kernel_rem_pio2+0x4a4>
 800c9cc:	45b8      	cmp	r8, r7
 800c9ce:	dde6      	ble.n	800c99e <__kernel_rem_pio2+0x472>
 800c9d0:	ab48      	add	r3, sp, #288	; 0x120
 800c9d2:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 800c9d6:	e9c7 ab00 	strd	sl, fp, [r7]
 800c9da:	3e01      	subs	r6, #1
 800c9dc:	e706      	b.n	800c7ec <__kernel_rem_pio2+0x2c0>
 800c9de:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c9e0:	2b02      	cmp	r3, #2
 800c9e2:	dc09      	bgt.n	800c9f8 <__kernel_rem_pio2+0x4cc>
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	dc32      	bgt.n	800ca4e <__kernel_rem_pio2+0x522>
 800c9e8:	d058      	beq.n	800ca9c <__kernel_rem_pio2+0x570>
 800c9ea:	9b04      	ldr	r3, [sp, #16]
 800c9ec:	f003 0007 	and.w	r0, r3, #7
 800c9f0:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 800c9f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c9f8:	9ba2      	ldr	r3, [sp, #648]	; 0x288
 800c9fa:	2b03      	cmp	r3, #3
 800c9fc:	d1f5      	bne.n	800c9ea <__kernel_rem_pio2+0x4be>
 800c9fe:	ab48      	add	r3, sp, #288	; 0x120
 800ca00:	441d      	add	r5, r3
 800ca02:	46aa      	mov	sl, r5
 800ca04:	46a3      	mov	fp, r4
 800ca06:	f1bb 0f00 	cmp.w	fp, #0
 800ca0a:	dc74      	bgt.n	800caf6 <__kernel_rem_pio2+0x5ca>
 800ca0c:	46aa      	mov	sl, r5
 800ca0e:	46a3      	mov	fp, r4
 800ca10:	f1bb 0f01 	cmp.w	fp, #1
 800ca14:	f300 808e 	bgt.w	800cb34 <__kernel_rem_pio2+0x608>
 800ca18:	2700      	movs	r7, #0
 800ca1a:	463e      	mov	r6, r7
 800ca1c:	2c01      	cmp	r4, #1
 800ca1e:	f300 80a8 	bgt.w	800cb72 <__kernel_rem_pio2+0x646>
 800ca22:	e9dd 5048 	ldrd	r5, r0, [sp, #288]	; 0x120
 800ca26:	e9dd 414a 	ldrd	r4, r1, [sp, #296]	; 0x128
 800ca2a:	9b00      	ldr	r3, [sp, #0]
 800ca2c:	2b00      	cmp	r3, #0
 800ca2e:	f040 80aa 	bne.w	800cb86 <__kernel_rem_pio2+0x65a>
 800ca32:	4603      	mov	r3, r0
 800ca34:	462a      	mov	r2, r5
 800ca36:	9806      	ldr	r0, [sp, #24]
 800ca38:	e9c0 2300 	strd	r2, r3, [r0]
 800ca3c:	4622      	mov	r2, r4
 800ca3e:	460b      	mov	r3, r1
 800ca40:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800ca44:	463a      	mov	r2, r7
 800ca46:	4633      	mov	r3, r6
 800ca48:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800ca4c:	e7cd      	b.n	800c9ea <__kernel_rem_pio2+0x4be>
 800ca4e:	2000      	movs	r0, #0
 800ca50:	46a0      	mov	r8, r4
 800ca52:	4601      	mov	r1, r0
 800ca54:	ab48      	add	r3, sp, #288	; 0x120
 800ca56:	441d      	add	r5, r3
 800ca58:	f1b8 0f00 	cmp.w	r8, #0
 800ca5c:	da38      	bge.n	800cad0 <__kernel_rem_pio2+0x5a4>
 800ca5e:	9b00      	ldr	r3, [sp, #0]
 800ca60:	2b00      	cmp	r3, #0
 800ca62:	d03c      	beq.n	800cade <__kernel_rem_pio2+0x5b2>
 800ca64:	f101 4500 	add.w	r5, r1, #2147483648	; 0x80000000
 800ca68:	4602      	mov	r2, r0
 800ca6a:	462b      	mov	r3, r5
 800ca6c:	9d06      	ldr	r5, [sp, #24]
 800ca6e:	2601      	movs	r6, #1
 800ca70:	e9c5 2300 	strd	r2, r3, [r5]
 800ca74:	460b      	mov	r3, r1
 800ca76:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 800ca7a:	f7f3 fb7f 	bl	800017c <__aeabi_dsub>
 800ca7e:	4684      	mov	ip, r0
 800ca80:	460f      	mov	r7, r1
 800ca82:	ad48      	add	r5, sp, #288	; 0x120
 800ca84:	42b4      	cmp	r4, r6
 800ca86:	da2c      	bge.n	800cae2 <__kernel_rem_pio2+0x5b6>
 800ca88:	9b00      	ldr	r3, [sp, #0]
 800ca8a:	b10b      	cbz	r3, 800ca90 <__kernel_rem_pio2+0x564>
 800ca8c:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800ca90:	4662      	mov	r2, ip
 800ca92:	463b      	mov	r3, r7
 800ca94:	9906      	ldr	r1, [sp, #24]
 800ca96:	e9c1 2302 	strd	r2, r3, [r1, #8]
 800ca9a:	e7a6      	b.n	800c9ea <__kernel_rem_pio2+0x4be>
 800ca9c:	9ea2      	ldr	r6, [sp, #648]	; 0x288
 800ca9e:	ab48      	add	r3, sp, #288	; 0x120
 800caa0:	4637      	mov	r7, r6
 800caa2:	441d      	add	r5, r3
 800caa4:	2c00      	cmp	r4, #0
 800caa6:	da09      	bge.n	800cabc <__kernel_rem_pio2+0x590>
 800caa8:	9b00      	ldr	r3, [sp, #0]
 800caaa:	b10b      	cbz	r3, 800cab0 <__kernel_rem_pio2+0x584>
 800caac:	f107 4700 	add.w	r7, r7, #2147483648	; 0x80000000
 800cab0:	4632      	mov	r2, r6
 800cab2:	463b      	mov	r3, r7
 800cab4:	9906      	ldr	r1, [sp, #24]
 800cab6:	e9c1 2300 	strd	r2, r3, [r1]
 800caba:	e796      	b.n	800c9ea <__kernel_rem_pio2+0x4be>
 800cabc:	4630      	mov	r0, r6
 800cabe:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800cac2:	4639      	mov	r1, r7
 800cac4:	f7f3 fb5c 	bl	8000180 <__adddf3>
 800cac8:	3c01      	subs	r4, #1
 800caca:	4606      	mov	r6, r0
 800cacc:	460f      	mov	r7, r1
 800cace:	e7e9      	b.n	800caa4 <__kernel_rem_pio2+0x578>
 800cad0:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800cad4:	f7f3 fb54 	bl	8000180 <__adddf3>
 800cad8:	f108 38ff 	add.w	r8, r8, #4294967295
 800cadc:	e7bc      	b.n	800ca58 <__kernel_rem_pio2+0x52c>
 800cade:	460d      	mov	r5, r1
 800cae0:	e7c2      	b.n	800ca68 <__kernel_rem_pio2+0x53c>
 800cae2:	4660      	mov	r0, ip
 800cae4:	e9f5 2302 	ldrd	r2, r3, [r5, #8]!
 800cae8:	4639      	mov	r1, r7
 800caea:	f7f3 fb49 	bl	8000180 <__adddf3>
 800caee:	3601      	adds	r6, #1
 800caf0:	4684      	mov	ip, r0
 800caf2:	460f      	mov	r7, r1
 800caf4:	e7c6      	b.n	800ca84 <__kernel_rem_pio2+0x558>
 800caf6:	e9da 6700 	ldrd	r6, r7, [sl]
 800cafa:	e95a 8902 	ldrd	r8, r9, [sl, #-8]
 800cafe:	4632      	mov	r2, r6
 800cb00:	463b      	mov	r3, r7
 800cb02:	4640      	mov	r0, r8
 800cb04:	4649      	mov	r1, r9
 800cb06:	f7f3 fb3b 	bl	8000180 <__adddf3>
 800cb0a:	4602      	mov	r2, r0
 800cb0c:	460b      	mov	r3, r1
 800cb0e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb12:	4640      	mov	r0, r8
 800cb14:	4649      	mov	r1, r9
 800cb16:	f7f3 fb31 	bl	800017c <__aeabi_dsub>
 800cb1a:	4632      	mov	r2, r6
 800cb1c:	463b      	mov	r3, r7
 800cb1e:	f7f3 fb2f 	bl	8000180 <__adddf3>
 800cb22:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb26:	e86a 0102 	strd	r0, r1, [sl], #-8
 800cb2a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb2e:	e9ca 2300 	strd	r2, r3, [sl]
 800cb32:	e768      	b.n	800ca06 <__kernel_rem_pio2+0x4da>
 800cb34:	e9da 8900 	ldrd	r8, r9, [sl]
 800cb38:	e95a 6702 	ldrd	r6, r7, [sl, #-8]
 800cb3c:	4642      	mov	r2, r8
 800cb3e:	464b      	mov	r3, r9
 800cb40:	4630      	mov	r0, r6
 800cb42:	4639      	mov	r1, r7
 800cb44:	f7f3 fb1c 	bl	8000180 <__adddf3>
 800cb48:	4602      	mov	r2, r0
 800cb4a:	460b      	mov	r3, r1
 800cb4c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cb50:	4630      	mov	r0, r6
 800cb52:	4639      	mov	r1, r7
 800cb54:	f7f3 fb12 	bl	800017c <__aeabi_dsub>
 800cb58:	4642      	mov	r2, r8
 800cb5a:	464b      	mov	r3, r9
 800cb5c:	f7f3 fb10 	bl	8000180 <__adddf3>
 800cb60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800cb64:	e86a 0102 	strd	r0, r1, [sl], #-8
 800cb68:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb6c:	e9ca 2300 	strd	r2, r3, [sl]
 800cb70:	e74e      	b.n	800ca10 <__kernel_rem_pio2+0x4e4>
 800cb72:	4638      	mov	r0, r7
 800cb74:	e875 2302 	ldrd	r2, r3, [r5], #-8
 800cb78:	4631      	mov	r1, r6
 800cb7a:	f7f3 fb01 	bl	8000180 <__adddf3>
 800cb7e:	3c01      	subs	r4, #1
 800cb80:	4607      	mov	r7, r0
 800cb82:	460e      	mov	r6, r1
 800cb84:	e74a      	b.n	800ca1c <__kernel_rem_pio2+0x4f0>
 800cb86:	9b06      	ldr	r3, [sp, #24]
 800cb88:	f100 4000 	add.w	r0, r0, #2147483648	; 0x80000000
 800cb8c:	f101 4100 	add.w	r1, r1, #2147483648	; 0x80000000
 800cb90:	f106 4600 	add.w	r6, r6, #2147483648	; 0x80000000
 800cb94:	e9c3 0401 	strd	r0, r4, [r3, #4]
 800cb98:	e9c3 1703 	strd	r1, r7, [r3, #12]
 800cb9c:	601d      	str	r5, [r3, #0]
 800cb9e:	615e      	str	r6, [r3, #20]
 800cba0:	e723      	b.n	800c9ea <__kernel_rem_pio2+0x4be>
 800cba2:	bf00      	nop
 800cba4:	41700000 	.word	0x41700000
 800cba8:	3e700000 	.word	0x3e700000
 800cbac:	00000000 	.word	0x00000000

0800cbb0 <scalbn>:
 800cbb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cbb2:	4616      	mov	r6, r2
 800cbb4:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cbb8:	4604      	mov	r4, r0
 800cbba:	460d      	mov	r5, r1
 800cbbc:	460b      	mov	r3, r1
 800cbbe:	b992      	cbnz	r2, 800cbe6 <scalbn+0x36>
 800cbc0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cbc4:	4303      	orrs	r3, r0
 800cbc6:	d03c      	beq.n	800cc42 <scalbn+0x92>
 800cbc8:	4b31      	ldr	r3, [pc, #196]	; (800cc90 <scalbn+0xe0>)
 800cbca:	2200      	movs	r2, #0
 800cbcc:	f7f3 fc8e 	bl	80004ec <__aeabi_dmul>
 800cbd0:	4b30      	ldr	r3, [pc, #192]	; (800cc94 <scalbn+0xe4>)
 800cbd2:	4604      	mov	r4, r0
 800cbd4:	429e      	cmp	r6, r3
 800cbd6:	460d      	mov	r5, r1
 800cbd8:	da0f      	bge.n	800cbfa <scalbn+0x4a>
 800cbda:	a329      	add	r3, pc, #164	; (adr r3, 800cc80 <scalbn+0xd0>)
 800cbdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe0:	f7f3 fc84 	bl	80004ec <__aeabi_dmul>
 800cbe4:	e006      	b.n	800cbf4 <scalbn+0x44>
 800cbe6:	f240 77ff 	movw	r7, #2047	; 0x7ff
 800cbea:	42ba      	cmp	r2, r7
 800cbec:	d109      	bne.n	800cc02 <scalbn+0x52>
 800cbee:	4602      	mov	r2, r0
 800cbf0:	f7f3 fac6 	bl	8000180 <__adddf3>
 800cbf4:	4604      	mov	r4, r0
 800cbf6:	460d      	mov	r5, r1
 800cbf8:	e023      	b.n	800cc42 <scalbn+0x92>
 800cbfa:	460b      	mov	r3, r1
 800cbfc:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800cc00:	3a36      	subs	r2, #54	; 0x36
 800cc02:	f24c 3150 	movw	r1, #50000	; 0xc350
 800cc06:	428e      	cmp	r6, r1
 800cc08:	dd0e      	ble.n	800cc28 <scalbn+0x78>
 800cc0a:	a31f      	add	r3, pc, #124	; (adr r3, 800cc88 <scalbn+0xd8>)
 800cc0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc10:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800cc14:	f044 41fc 	orr.w	r1, r4, #2113929216	; 0x7e000000
 800cc18:	f441 115f 	orr.w	r1, r1, #3653632	; 0x37c000
 800cc1c:	f441 5110 	orr.w	r1, r1, #9216	; 0x2400
 800cc20:	481d      	ldr	r0, [pc, #116]	; (800cc98 <scalbn+0xe8>)
 800cc22:	f041 013c 	orr.w	r1, r1, #60	; 0x3c
 800cc26:	e7db      	b.n	800cbe0 <scalbn+0x30>
 800cc28:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800cc2c:	4432      	add	r2, r6
 800cc2e:	428a      	cmp	r2, r1
 800cc30:	dceb      	bgt.n	800cc0a <scalbn+0x5a>
 800cc32:	2a00      	cmp	r2, #0
 800cc34:	dd08      	ble.n	800cc48 <scalbn+0x98>
 800cc36:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc3a:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc3e:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc42:	4620      	mov	r0, r4
 800cc44:	4629      	mov	r1, r5
 800cc46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cc48:	f112 0f35 	cmn.w	r2, #53	; 0x35
 800cc4c:	da0c      	bge.n	800cc68 <scalbn+0xb8>
 800cc4e:	a30c      	add	r3, pc, #48	; (adr r3, 800cc80 <scalbn+0xd0>)
 800cc50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cc54:	f005 4400 	and.w	r4, r5, #2147483648	; 0x80000000
 800cc58:	f044 71d2 	orr.w	r1, r4, #27525120	; 0x1a40000
 800cc5c:	f441 31b7 	orr.w	r1, r1, #93696	; 0x16e00
 800cc60:	480e      	ldr	r0, [pc, #56]	; (800cc9c <scalbn+0xec>)
 800cc62:	f041 011f 	orr.w	r1, r1, #31
 800cc66:	e7bb      	b.n	800cbe0 <scalbn+0x30>
 800cc68:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cc6c:	3236      	adds	r2, #54	; 0x36
 800cc6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800cc72:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cc76:	4620      	mov	r0, r4
 800cc78:	4629      	mov	r1, r5
 800cc7a:	2200      	movs	r2, #0
 800cc7c:	4b08      	ldr	r3, [pc, #32]	; (800cca0 <scalbn+0xf0>)
 800cc7e:	e7af      	b.n	800cbe0 <scalbn+0x30>
 800cc80:	c2f8f359 	.word	0xc2f8f359
 800cc84:	01a56e1f 	.word	0x01a56e1f
 800cc88:	8800759c 	.word	0x8800759c
 800cc8c:	7e37e43c 	.word	0x7e37e43c
 800cc90:	43500000 	.word	0x43500000
 800cc94:	ffff3cb0 	.word	0xffff3cb0
 800cc98:	8800759c 	.word	0x8800759c
 800cc9c:	c2f8f359 	.word	0xc2f8f359
 800cca0:	3c900000 	.word	0x3c900000
 800cca4:	00000000 	.word	0x00000000

0800cca8 <floor>:
 800cca8:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800ccac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ccb0:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 800ccb4:	2e13      	cmp	r6, #19
 800ccb6:	460b      	mov	r3, r1
 800ccb8:	4607      	mov	r7, r0
 800ccba:	460c      	mov	r4, r1
 800ccbc:	4605      	mov	r5, r0
 800ccbe:	dc32      	bgt.n	800cd26 <floor+0x7e>
 800ccc0:	2e00      	cmp	r6, #0
 800ccc2:	da14      	bge.n	800ccee <floor+0x46>
 800ccc4:	a334      	add	r3, pc, #208	; (adr r3, 800cd98 <floor+0xf0>)
 800ccc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ccca:	f7f3 fa59 	bl	8000180 <__adddf3>
 800ccce:	2200      	movs	r2, #0
 800ccd0:	2300      	movs	r3, #0
 800ccd2:	f7f3 fe9b 	bl	8000a0c <__aeabi_dcmpgt>
 800ccd6:	b138      	cbz	r0, 800cce8 <floor+0x40>
 800ccd8:	2c00      	cmp	r4, #0
 800ccda:	da56      	bge.n	800cd8a <floor+0xe2>
 800ccdc:	f024 4400 	bic.w	r4, r4, #2147483648	; 0x80000000
 800cce0:	4325      	orrs	r5, r4
 800cce2:	d055      	beq.n	800cd90 <floor+0xe8>
 800cce4:	2500      	movs	r5, #0
 800cce6:	4c2e      	ldr	r4, [pc, #184]	; (800cda0 <floor+0xf8>)
 800cce8:	4623      	mov	r3, r4
 800ccea:	462f      	mov	r7, r5
 800ccec:	e025      	b.n	800cd3a <floor+0x92>
 800ccee:	4a2d      	ldr	r2, [pc, #180]	; (800cda4 <floor+0xfc>)
 800ccf0:	fa42 f806 	asr.w	r8, r2, r6
 800ccf4:	ea01 0208 	and.w	r2, r1, r8
 800ccf8:	4302      	orrs	r2, r0
 800ccfa:	d01e      	beq.n	800cd3a <floor+0x92>
 800ccfc:	a326      	add	r3, pc, #152	; (adr r3, 800cd98 <floor+0xf0>)
 800ccfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd02:	f7f3 fa3d 	bl	8000180 <__adddf3>
 800cd06:	2200      	movs	r2, #0
 800cd08:	2300      	movs	r3, #0
 800cd0a:	f7f3 fe7f 	bl	8000a0c <__aeabi_dcmpgt>
 800cd0e:	2800      	cmp	r0, #0
 800cd10:	d0ea      	beq.n	800cce8 <floor+0x40>
 800cd12:	2c00      	cmp	r4, #0
 800cd14:	bfbe      	ittt	lt
 800cd16:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 800cd1a:	4133      	asrlt	r3, r6
 800cd1c:	18e4      	addlt	r4, r4, r3
 800cd1e:	2500      	movs	r5, #0
 800cd20:	ea24 0408 	bic.w	r4, r4, r8
 800cd24:	e7e0      	b.n	800cce8 <floor+0x40>
 800cd26:	2e33      	cmp	r6, #51	; 0x33
 800cd28:	dd0b      	ble.n	800cd42 <floor+0x9a>
 800cd2a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800cd2e:	d104      	bne.n	800cd3a <floor+0x92>
 800cd30:	4602      	mov	r2, r0
 800cd32:	f7f3 fa25 	bl	8000180 <__adddf3>
 800cd36:	4607      	mov	r7, r0
 800cd38:	460b      	mov	r3, r1
 800cd3a:	4638      	mov	r0, r7
 800cd3c:	4619      	mov	r1, r3
 800cd3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd42:	f04f 38ff 	mov.w	r8, #4294967295
 800cd46:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 800cd4a:	fa28 f802 	lsr.w	r8, r8, r2
 800cd4e:	ea10 0f08 	tst.w	r0, r8
 800cd52:	d0f2      	beq.n	800cd3a <floor+0x92>
 800cd54:	a310      	add	r3, pc, #64	; (adr r3, 800cd98 <floor+0xf0>)
 800cd56:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd5a:	f7f3 fa11 	bl	8000180 <__adddf3>
 800cd5e:	2200      	movs	r2, #0
 800cd60:	2300      	movs	r3, #0
 800cd62:	f7f3 fe53 	bl	8000a0c <__aeabi_dcmpgt>
 800cd66:	2800      	cmp	r0, #0
 800cd68:	d0be      	beq.n	800cce8 <floor+0x40>
 800cd6a:	2c00      	cmp	r4, #0
 800cd6c:	da0a      	bge.n	800cd84 <floor+0xdc>
 800cd6e:	2e14      	cmp	r6, #20
 800cd70:	d101      	bne.n	800cd76 <floor+0xce>
 800cd72:	3401      	adds	r4, #1
 800cd74:	e006      	b.n	800cd84 <floor+0xdc>
 800cd76:	2301      	movs	r3, #1
 800cd78:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 800cd7c:	40b3      	lsls	r3, r6
 800cd7e:	441d      	add	r5, r3
 800cd80:	42af      	cmp	r7, r5
 800cd82:	d8f6      	bhi.n	800cd72 <floor+0xca>
 800cd84:	ea25 0508 	bic.w	r5, r5, r8
 800cd88:	e7ae      	b.n	800cce8 <floor+0x40>
 800cd8a:	2500      	movs	r5, #0
 800cd8c:	462c      	mov	r4, r5
 800cd8e:	e7ab      	b.n	800cce8 <floor+0x40>
 800cd90:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800cd94:	e7a8      	b.n	800cce8 <floor+0x40>
 800cd96:	bf00      	nop
 800cd98:	8800759c 	.word	0x8800759c
 800cd9c:	7e37e43c 	.word	0x7e37e43c
 800cda0:	bff00000 	.word	0xbff00000
 800cda4:	000fffff 	.word	0x000fffff

0800cda8 <_init>:
 800cda8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdaa:	bf00      	nop
 800cdac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdae:	bc08      	pop	{r3}
 800cdb0:	469e      	mov	lr, r3
 800cdb2:	4770      	bx	lr

0800cdb4 <_fini>:
 800cdb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cdb6:	bf00      	nop
 800cdb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cdba:	bc08      	pop	{r3}
 800cdbc:	469e      	mov	lr, r3
 800cdbe:	4770      	bx	lr
