{"vcs1":{"timestamp_begin":1684352246.270169796, "rt":1.33, "ut":0.40, "st":0.20}}
{"vcselab":{"timestamp_begin":1684352247.693771826, "rt":1.21, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684352248.976872586, "rt":0.55, "ut":0.25, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684352245.618069546}
{"VCS_COMP_START_TIME": 1684352245.618069546}
{"VCS_COMP_END_TIME": 1684352251.903145398}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330424}}
{"stitch_vcselab": {"peak_mem": 228280}}
