Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 12 04:06:17 2019
| Host         : MINGJIE running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file display_top_control_sets_placed.rpt
| Design       : display_top
| Device       : xc7a35t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    21 |
| Unused register locations in slices containing registers |   100 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            2 |
|      3 |            1 |
|      4 |            1 |
|      5 |            2 |
|      9 |            1 |
|     10 |            4 |
|     12 |            1 |
|     15 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              35 |           14 |
| No           | No                    | Yes                    |              18 |            7 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              18 |            5 |
| Yes          | No                    | Yes                    |             163 |           65 |
| Yes          | Yes                   | No                     |              26 |            7 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-------------------------------------+------------------------+------------------+----------------+
|  Clock Signal  |            Enable Signal            |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------+-------------------------------------+------------------------+------------------+----------------+
|  CLK50MHZ_BUFG | uut/db_data/Iv_i_1_n_0              |                        |                1 |              1 |
|  CLK50MHZ_BUFG | uut/db_clk/Iv_i_1_n_0               |                        |                1 |              1 |
|  CLK50MHZ_BUFG |                                     |                        |                1 |              3 |
| ~uut/db_clk/O  | uut/cnt                             | uut/cnt[3]_i_1_n_0     |                1 |              4 |
|  CLK50MHZ_BUFG | uut/db_clk/count[4]_i_1_n_0         | uut/db_clk/Iv_i_1_n_0  |                1 |              5 |
|  CLK50MHZ_BUFG | uut/db_data/count[4]_i_1_n_0        | uut/db_data/Iv_i_1_n_0 |                1 |              5 |
| ~uut/db_clk/O  |                                     |                        |                3 |              9 |
|  clk_IBUF_BUFG | yoshi_unit/s_x_reg[9]_i_1_n_0       | hard_reset_IBUF        |                4 |             10 |
|  clk_IBUF_BUFG | yoshi_unit/s_y_reg[9]_i_1_n_0       | hard_reset_IBUF        |                4 |             10 |
|  clk_IBUF_BUFG | vsync_unit/v_count_reg0             | hard_reset_IBUF        |                4 |             10 |
|  clk_IBUF_BUFG | vsync_unit/p_tick                   | hard_reset_IBUF        |                3 |             10 |
|  clk_IBUF_BUFG | vsync_unit/p_tick                   | rgb_reg                |                4 |             12 |
|  clk_IBUF_BUFG | yoshi_unit/start_reg_y[19]_i_1_n_0  | hard_reset_IBUF        |                8 |             15 |
|  CLK50MHZ_BUFG | uut/keycode[15]_i_1_n_0             |                        |                3 |             16 |
|  clk_IBUF_BUFG | yoshi_unit/x_start_reg[19]_i_1_n_0  | hard_reset_IBUF        |                8 |             17 |
|  clk_IBUF_BUFG |                                     | hard_reset_IBUF        |                7 |             18 |
|  clk_IBUF_BUFG | yoshi_unit/jump_t_reg[19]_i_1_n_0   | hard_reset_IBUF        |                8 |             20 |
|  clk_IBUF_BUFG | yoshi_unit/x_time_reg[19]_i_1_n_0   | hard_reset_IBUF        |                9 |             20 |
|  clk_IBUF_BUFG |                                     |                        |               10 |             23 |
|  clk_IBUF_BUFG | yoshi_unit/walk_t_reg[24]_i_1_n_0   | hard_reset_IBUF        |                8 |             25 |
|  clk_IBUF_BUFG | yoshi_unit/extra_up_reg[25]_i_1_n_0 | hard_reset_IBUF        |                9 |             26 |
+----------------+-------------------------------------+------------------------+------------------+----------------+


