Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Mar  7 00:15:12 2024
| Host         : QPC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Module_timing_summary_routed.rpt -pb Top_Module_timing_summary_routed.pb -rpx Top_Module_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     30.173        0.000                      0                 1103        0.145        0.000                      0                 1103        3.000        0.000                       0                   614  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       30.173        0.000                      0                 1103        0.145        0.000                      0                 1103       19.500        0.000                       0                   610  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clkin }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       30.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.173ns  (required time - arrival time)
  Source:                 sync/hcounter/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            gameover_state/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.502ns  (logic 3.140ns (33.045%)  route 6.362ns (66.955%))
  Logic Levels:           8  (CARRY4=5 LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 38.512 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.943ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.569    -0.943    sync/hcounter/c2/clk
    SLICE_X10Y43         FDRE                                         r  sync/hcounter/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.425 f  sync/hcounter/c2/ff_05/Q
                         net (fo=28, routed)          1.882     1.458    sync/hcounter/c2/ff_05_0
    SLICE_X9Y45          LUT1 (Prop_lut1_I0_O)        0.124     1.582 r  sync/hcounter/c2/_carry__0_i_4/O
                         net (fo=1, routed)           0.000     1.582    BUS_Left/_carry__0_2[0]
    SLICE_X9Y45          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.114 r  BUS_Left/_carry__0/CO[3]
                         net (fo=1, routed)           0.000     2.114    BUS_Left/_carry__0_n_0
    SLICE_X9Y46          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.228 r  BUS_Left/_carry__1/CO[3]
                         net (fo=1, routed)           0.000     2.228    BUS_Left/_carry__1_n_0
    SLICE_X9Y47          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     2.467 r  BUS_Left/_carry__2/O[2]
                         net (fo=54, routed)          1.594     4.061    BUS_Left/ff_01_0[2]
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.852     4.913 r  BUS_Left/_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     4.913    BUS_Left/_inferred__0/i__carry__5_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.247 r  BUS_Left/_inferred__0/i__carry__6/O[1]
                         net (fo=2, routed)           0.955     6.202    BUS_Left/Movement_bot/c3/O[0]
    SLICE_X10Y53         LUT4 (Prop_lut4_I3_O)        0.303     6.505 r  BUS_Left/Movement_bot/c3/gameover_state_i_4/O
                         net (fo=2, routed)           1.334     7.840    sync/vcounter/c1/busR
    SLICE_X6Y52          LUT6 (Prop_lut6_I3_O)        0.124     7.964 r  sync/vcounter/c1/gameover_state_i_1/O
                         net (fo=1, routed)           0.596     8.560    crash
    SLICE_X6Y52          FDRE                                         r  gameover_state/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.508    38.512    clk
    SLICE_X6Y52          FDRE                                         r  gameover_state/C
                         clock pessimism              0.484    38.996    
                         clock uncertainty           -0.094    38.901    
    SLICE_X6Y52          FDRE (Setup_fdre_C_CE)      -0.169    38.732    gameover_state
  -------------------------------------------------------------------
                         required time                         38.732    
                         arrival time                          -8.560    
  -------------------------------------------------------------------
                         slack                                 30.173    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_01/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.496ns (15.862%)  route 7.935ns (84.138%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.558    -0.954    sync/vcounter/c2/clk
    SLICE_X12Y50         FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  sync/vcounter/c2/ff_01/Q
                         net (fo=37, routed)          3.182     2.746    sync/vcounter/c2/ff_01_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.870 f  sync/vcounter/c2/Vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.678     3.548    sync/vcounter/c2/Vsync_OBUF_inst_i_4_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.672 r  sync/vcounter/c2/ff_01_i_5__0/O
                         net (fo=1, routed)           0.956     4.628    sync/hcounter/c1/ff_05_2
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     4.752 f  sync/hcounter/c1/ff_01_i_3__14/O
                         net (fo=2, routed)           1.088     5.839    SLUGS/MovementR/c1/ff_05_1
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.150     5.989 r  SLUGS/MovementR/c1/ff_01_i_1__19/O
                         net (fo=12, routed)          0.832     6.822    SLUGS/MovementR/c1/ff_01_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.332     7.154 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.856     8.010    SLUGS/MovementR/c2/CE0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.134 r  SLUGS/MovementR/c2/ff_01_i_1__17/O
                         net (fo=5, routed)           0.344     8.478    SLUGS/MovementR/c3/CE03_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_01/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.516    38.521    SLUGS/MovementR/c3/clk_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_01/C
                         clock pessimism              0.484    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.205    38.705    SLUGS/MovementR/c3/ff_01
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.496ns (15.862%)  route 7.935ns (84.138%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.558    -0.954    sync/vcounter/c2/clk
    SLICE_X12Y50         FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  sync/vcounter/c2/ff_01/Q
                         net (fo=37, routed)          3.182     2.746    sync/vcounter/c2/ff_01_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.870 f  sync/vcounter/c2/Vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.678     3.548    sync/vcounter/c2/Vsync_OBUF_inst_i_4_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.672 r  sync/vcounter/c2/ff_01_i_5__0/O
                         net (fo=1, routed)           0.956     4.628    sync/hcounter/c1/ff_05_2
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     4.752 f  sync/hcounter/c1/ff_01_i_3__14/O
                         net (fo=2, routed)           1.088     5.839    SLUGS/MovementR/c1/ff_05_1
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.150     5.989 r  SLUGS/MovementR/c1/ff_01_i_1__19/O
                         net (fo=12, routed)          0.832     6.822    SLUGS/MovementR/c1/ff_01_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.332     7.154 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.856     8.010    SLUGS/MovementR/c2/CE0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.134 r  SLUGS/MovementR/c2/ff_01_i_1__17/O
                         net (fo=5, routed)           0.344     8.478    SLUGS/MovementR/c3/CE03_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.516    38.521    SLUGS/MovementR/c3/clk_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_02/C
                         clock pessimism              0.484    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.205    38.705    SLUGS/MovementR/c3/ff_02
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_03/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.496ns (15.862%)  route 7.935ns (84.138%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.558    -0.954    sync/vcounter/c2/clk
    SLICE_X12Y50         FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  sync/vcounter/c2/ff_01/Q
                         net (fo=37, routed)          3.182     2.746    sync/vcounter/c2/ff_01_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.870 f  sync/vcounter/c2/Vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.678     3.548    sync/vcounter/c2/Vsync_OBUF_inst_i_4_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.672 r  sync/vcounter/c2/ff_01_i_5__0/O
                         net (fo=1, routed)           0.956     4.628    sync/hcounter/c1/ff_05_2
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     4.752 f  sync/hcounter/c1/ff_01_i_3__14/O
                         net (fo=2, routed)           1.088     5.839    SLUGS/MovementR/c1/ff_05_1
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.150     5.989 r  SLUGS/MovementR/c1/ff_01_i_1__19/O
                         net (fo=12, routed)          0.832     6.822    SLUGS/MovementR/c1/ff_01_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.332     7.154 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.856     8.010    SLUGS/MovementR/c2/CE0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.134 r  SLUGS/MovementR/c2/ff_01_i_1__17/O
                         net (fo=5, routed)           0.344     8.478    SLUGS/MovementR/c3/CE03_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_03/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.516    38.521    SLUGS/MovementR/c3/clk_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_03/C
                         clock pessimism              0.484    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.205    38.705    SLUGS/MovementR/c3/ff_03
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_04/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.496ns (15.862%)  route 7.935ns (84.138%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.558    -0.954    sync/vcounter/c2/clk
    SLICE_X12Y50         FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  sync/vcounter/c2/ff_01/Q
                         net (fo=37, routed)          3.182     2.746    sync/vcounter/c2/ff_01_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.870 f  sync/vcounter/c2/Vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.678     3.548    sync/vcounter/c2/Vsync_OBUF_inst_i_4_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.672 r  sync/vcounter/c2/ff_01_i_5__0/O
                         net (fo=1, routed)           0.956     4.628    sync/hcounter/c1/ff_05_2
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     4.752 f  sync/hcounter/c1/ff_01_i_3__14/O
                         net (fo=2, routed)           1.088     5.839    SLUGS/MovementR/c1/ff_05_1
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.150     5.989 r  SLUGS/MovementR/c1/ff_01_i_1__19/O
                         net (fo=12, routed)          0.832     6.822    SLUGS/MovementR/c1/ff_01_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.332     7.154 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.856     8.010    SLUGS/MovementR/c2/CE0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.134 r  SLUGS/MovementR/c2/ff_01_i_1__17/O
                         net (fo=5, routed)           0.344     8.478    SLUGS/MovementR/c3/CE03_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_04/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.516    38.521    SLUGS/MovementR/c3/clk_out
    SLICE_X7Y42          FDRE                                         r  SLUGS/MovementR/c3/ff_04/C
                         clock pessimism              0.484    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X7Y42          FDRE (Setup_fdre_C_CE)      -0.205    38.705    SLUGS/MovementR/c3/ff_04
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -8.478    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.228ns  (required time - arrival time)
  Source:                 sync/vcounter/c2/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            SLUGS/MovementR/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 1.496ns (15.862%)  route 7.935ns (84.138%))
  Logic Levels:           6  (LUT2=2 LUT6=4)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.954ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.558    -0.954    sync/vcounter/c2/clk
    SLICE_X12Y50         FDRE                                         r  sync/vcounter/c2/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y50         FDRE (Prop_fdre_C_Q)         0.518    -0.436 f  sync/vcounter/c2/ff_01/Q
                         net (fo=37, routed)          3.182     2.746    sync/vcounter/c2/ff_01_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.124     2.870 f  sync/vcounter/c2/Vsync_OBUF_inst_i_4/O
                         net (fo=2, routed)           0.678     3.548    sync/vcounter/c2/Vsync_OBUF_inst_i_4_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I0_O)        0.124     3.672 r  sync/vcounter/c2/ff_01_i_5__0/O
                         net (fo=1, routed)           0.956     4.628    sync/hcounter/c1/ff_05_2
    SLICE_X5Y45          LUT6 (Prop_lut6_I1_O)        0.124     4.752 f  sync/hcounter/c1/ff_01_i_3__14/O
                         net (fo=2, routed)           1.088     5.839    SLUGS/MovementR/c1/ff_05_1
    SLICE_X5Y40          LUT2 (Prop_lut2_I1_O)        0.150     5.989 r  SLUGS/MovementR/c1/ff_01_i_1__19/O
                         net (fo=12, routed)          0.832     6.822    SLUGS/MovementR/c1/ff_01_1
    SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.332     7.154 r  SLUGS/MovementR/c1/ff_01_i_1__18/O
                         net (fo=12, routed)          0.856     8.010    SLUGS/MovementR/c2/CE0
    SLICE_X7Y40          LUT6 (Prop_lut6_I0_O)        0.124     8.134 r  SLUGS/MovementR/c2/ff_01_i_1__17/O
                         net (fo=5, routed)           0.344     8.477    SLUGS/MovementR/c3/CE03_out
    SLICE_X7Y41          FDRE                                         r  SLUGS/MovementR/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.516    38.521    SLUGS/MovementR/c3/clk_out
    SLICE_X7Y41          FDRE                                         r  SLUGS/MovementR/c3/ff_05/C
                         clock pessimism              0.484    39.004    
                         clock uncertainty           -0.094    38.910    
    SLICE_X7Y41          FDRE (Setup_fdre_C_CE)      -0.205    38.705    SLUGS/MovementR/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.705    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                 30.228    

Slack (MET) :             30.400ns  (required time - arrival time)
  Source:                 SLUGS/MovementL/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_purple/c3/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 2.765ns (30.392%)  route 6.333ns (69.608%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.637    -0.875    SLUGS/MovementL/c2/clk_out
    SLICE_X3Y42          FDRE                                         r  SLUGS/MovementL/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  SLUGS/MovementL/c2/ff_05/Q
                         net (fo=10, routed)          1.063     0.607    SLUGS/MovementL/c2/ff_05_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.297     0.904 r  SLUGS/MovementL/c2/ff_00_i_24/O
                         net (fo=1, routed)           0.000     0.904    SLUGS/MovementR/c2/S[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.454 r  SLUGS/MovementR/c2/ff_00_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.454    SLUGS/MovementR/c2/ff_00_i_7_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  SLUGS/MovementR/c2/ff_00_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.568    SLUGS/MovementR/c3/gameover_state_i_34[0]
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.902 r  SLUGS/MovementR/c3/ff_00_i_10/O[1]
                         net (fo=8, routed)           0.898     2.800    SLUGS/currenttrack[13]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.303     3.103 r  SLUGS/ff_01_i_15/O
                         net (fo=2, routed)           0.413     3.516    engry/ff_01_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.124     3.640 f  engry/ff_01_i_4__42/O
                         net (fo=7, routed)           1.451     5.092    sync/vcounter/c1/immortal
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.146     5.238 r  sync/vcounter/c1/ff_01_i_3__7/O
                         net (fo=6, routed)           1.542     6.780    color/Flash_purple/c2/ff_05_0
    SLICE_X2Y67          LUT6 (Prop_lut6_I0_O)        0.328     7.108 r  color/Flash_purple/c2/ff_01_i_4__7/O
                         net (fo=5, routed)           0.622     7.730    color/Flash_purple/c3/ff_05_1
    SLICE_X0Y68          LUT2 (Prop_lut2_I1_O)        0.150     7.880 r  color/Flash_purple/c3/ff_05_i_1__82/O
                         net (fo=1, routed)           0.344     8.223    color/Flash_purple/c3/ff_05_i_1__82_n_0
    SLICE_X1Y68          FDRE                                         r  color/Flash_purple/c3/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.499    38.503    color/Flash_purple/c3/clk_out
    SLICE_X1Y68          FDRE                                         r  color/Flash_purple/c3/ff_05/C
                         clock pessimism              0.484    38.987    
                         clock uncertainty           -0.094    38.892    
    SLICE_X1Y68          FDRE (Setup_fdre_C_D)       -0.269    38.623    color/Flash_purple/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.623    
                         arrival time                          -8.223    
  -------------------------------------------------------------------
                         slack                                 30.400    

Slack (MET) :             30.423ns  (required time - arrival time)
  Source:                 SLUGS/MovementL/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_purple/c2/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.089ns  (logic 2.765ns (30.421%)  route 6.324ns (69.579%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.637    -0.875    SLUGS/MovementL/c2/clk_out
    SLICE_X3Y42          FDRE                                         r  SLUGS/MovementL/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  SLUGS/MovementL/c2/ff_05/Q
                         net (fo=10, routed)          1.063     0.607    SLUGS/MovementL/c2/ff_05_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.297     0.904 r  SLUGS/MovementL/c2/ff_00_i_24/O
                         net (fo=1, routed)           0.000     0.904    SLUGS/MovementR/c2/S[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.454 r  SLUGS/MovementR/c2/ff_00_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.454    SLUGS/MovementR/c2/ff_00_i_7_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  SLUGS/MovementR/c2/ff_00_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.568    SLUGS/MovementR/c3/gameover_state_i_34[0]
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.902 r  SLUGS/MovementR/c3/ff_00_i_10/O[1]
                         net (fo=8, routed)           0.898     2.800    SLUGS/currenttrack[13]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.303     3.103 r  SLUGS/ff_01_i_15/O
                         net (fo=2, routed)           0.413     3.516    engry/ff_01_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.124     3.640 f  engry/ff_01_i_4__42/O
                         net (fo=7, routed)           1.451     5.092    sync/vcounter/c1/immortal
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.146     5.238 r  sync/vcounter/c1/ff_01_i_3__7/O
                         net (fo=6, routed)           1.305     6.542    color/Flash_purple/c1/ff_05_2
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.328     6.870 r  color/Flash_purple/c1/ff_01_i_4__6/O
                         net (fo=6, routed)           0.622     7.492    color/Flash_purple/c1/ff_01_i_4__6_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.150     7.642 r  color/Flash_purple/c1/ff_05_i_1__9/O
                         net (fo=1, routed)           0.572     8.214    color/Flash_purple/c2/B_0
    SLICE_X2Y68          FDRE                                         r  color/Flash_purple/c2/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.499    38.503    color/Flash_purple/c2/clk_out
    SLICE_X2Y68          FDRE                                         r  color/Flash_purple/c2/ff_05/C
                         clock pessimism              0.484    38.987    
                         clock uncertainty           -0.094    38.892    
    SLICE_X2Y68          FDRE (Setup_fdre_C_D)       -0.255    38.637    color/Flash_purple/c2/ff_05
  -------------------------------------------------------------------
                         required time                         38.637    
                         arrival time                          -8.214    
  -------------------------------------------------------------------
                         slack                                 30.423    

Slack (MET) :             30.483ns  (required time - arrival time)
  Source:                 SLUGS/MovementL/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_purple/c3/ff_05/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.079ns  (logic 2.989ns (32.923%)  route 6.090ns (67.077%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.637    -0.875    SLUGS/MovementL/c2/clk_out
    SLICE_X3Y42          FDRE                                         r  SLUGS/MovementL/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  SLUGS/MovementL/c2/ff_05/Q
                         net (fo=10, routed)          1.063     0.607    SLUGS/MovementL/c2/ff_05_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.297     0.904 r  SLUGS/MovementL/c2/ff_00_i_24/O
                         net (fo=1, routed)           0.000     0.904    SLUGS/MovementR/c2/S[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.454 r  SLUGS/MovementR/c2/ff_00_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.454    SLUGS/MovementR/c2/ff_00_i_7_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  SLUGS/MovementR/c2/ff_00_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.568    SLUGS/MovementR/c3/gameover_state_i_34[0]
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.902 f  SLUGS/MovementR/c3/ff_00_i_10/O[1]
                         net (fo=8, routed)           0.898     2.800    SLUGS/currenttrack[13]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.303     3.103 f  SLUGS/ff_01_i_15/O
                         net (fo=2, routed)           0.413     3.516    engry/ff_01_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.124     3.640 r  engry/ff_01_i_4__42/O
                         net (fo=7, routed)           1.451     5.092    sync/vcounter/c1/immortal
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.146     5.238 f  sync/vcounter/c1/ff_01_i_3__7/O
                         net (fo=6, routed)           1.305     6.542    color/Flash_purple/c1/ff_05_2
    SLICE_X2Y68          LUT5 (Prop_lut5_I3_O)        0.354     6.896 r  color/Flash_purple/c1/ff_01_i_4__5/O
                         net (fo=4, routed)           0.439     7.336    color/Flash_purple/c1/ff_02_0
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.348     7.684 r  color/Flash_purple/c1/ff_01_i_1__9/O
                         net (fo=5, routed)           0.520     8.204    color/Flash_purple/c3/CE0
    SLICE_X1Y68          FDRE                                         r  color/Flash_purple/c3/ff_05/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.499    38.503    color/Flash_purple/c3/clk_out
    SLICE_X1Y68          FDRE                                         r  color/Flash_purple/c3/ff_05/C
                         clock pessimism              0.484    38.987    
                         clock uncertainty           -0.094    38.892    
    SLICE_X1Y68          FDRE (Setup_fdre_C_CE)      -0.205    38.687    color/Flash_purple/c3/ff_05
  -------------------------------------------------------------------
                         required time                         38.687    
                         arrival time                          -8.204    
  -------------------------------------------------------------------
                         slack                                 30.483    

Slack (MET) :             30.551ns  (required time - arrival time)
  Source:                 SLUGS/MovementL/c2/ff_05/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            color/Flash_purple/c2/ff_02/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.047ns  (logic 2.739ns (30.276%)  route 6.308ns (69.724%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.497ns = ( 38.503 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.637    -0.875    SLUGS/MovementL/c2/clk_out
    SLICE_X3Y42          FDRE                                         r  SLUGS/MovementL/c2/ff_05/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.419    -0.456 r  SLUGS/MovementL/c2/ff_05/Q
                         net (fo=10, routed)          1.063     0.607    SLUGS/MovementL/c2/ff_05_0
    SLICE_X4Y41          LUT4 (Prop_lut4_I0_O)        0.297     0.904 r  SLUGS/MovementL/c2/ff_00_i_24/O
                         net (fo=1, routed)           0.000     0.904    SLUGS/MovementR/c2/S[1]
    SLICE_X4Y41          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.454 r  SLUGS/MovementR/c2/ff_00_i_7/CO[3]
                         net (fo=1, routed)           0.000     1.454    SLUGS/MovementR/c2/ff_00_i_7_n_0
    SLICE_X4Y42          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.568 r  SLUGS/MovementR/c2/ff_00_i_8/CO[3]
                         net (fo=1, routed)           0.000     1.568    SLUGS/MovementR/c3/gameover_state_i_34[0]
    SLICE_X4Y43          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     1.902 f  SLUGS/MovementR/c3/ff_00_i_10/O[1]
                         net (fo=8, routed)           0.898     2.800    SLUGS/currenttrack[13]
    SLICE_X7Y42          LUT4 (Prop_lut4_I3_O)        0.303     3.103 f  SLUGS/ff_01_i_15/O
                         net (fo=2, routed)           0.413     3.516    engry/ff_01_0
    SLICE_X7Y41          LUT6 (Prop_lut6_I2_O)        0.124     3.640 r  engry/ff_01_i_4__42/O
                         net (fo=7, routed)           1.451     5.092    sync/vcounter/c1/immortal
    SLICE_X6Y52          LUT2 (Prop_lut2_I1_O)        0.146     5.238 f  sync/vcounter/c1/ff_01_i_3__7/O
                         net (fo=6, routed)           1.305     6.542    color/Flash_purple/c1/ff_05_2
    SLICE_X2Y68          LUT3 (Prop_lut3_I1_O)        0.328     6.870 f  color/Flash_purple/c1/ff_01_i_4__6/O
                         net (fo=6, routed)           0.625     7.495    color/Flash_purple/c1/ff_01_i_4__6_n_0
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.124     7.619 r  color/Flash_purple/c1/ff_01_i_1__8/O
                         net (fo=5, routed)           0.553     8.172    color/Flash_purple/c2/CE0
    SLICE_X2Y68          FDRE                                         r  color/Flash_purple/c2/ff_02/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clkin (IN)
                         net (fo=0)                   0.000    40.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         1.499    38.503    color/Flash_purple/c2/clk_out
    SLICE_X2Y68          FDRE                                         r  color/Flash_purple/c2/ff_02/C
                         clock pessimism              0.484    38.987    
                         clock uncertainty           -0.094    38.892    
    SLICE_X2Y68          FDRE (Setup_fdre_C_CE)      -0.169    38.723    color/Flash_purple/c2/ff_02
  -------------------------------------------------------------------
                         required time                         38.723    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                 30.551    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 BUS_Left/Descent_RND/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/Descent_RND/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.141ns (64.051%)  route 0.079ns (35.949%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.565    -0.616    BUS_Left/Descent_RND/clk_out
    SLICE_X13Y40         FDRE                                         r  BUS_Left/Descent_RND/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  BUS_Left/Descent_RND/sh_00/Q
                         net (fo=3, routed)           0.079    -0.396    BUS_Left/Descent_RND/rnd[0]
    SLICE_X13Y40         FDRE                                         r  BUS_Left/Descent_RND/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.835    -0.855    BUS_Left/Descent_RND/clk_out
    SLICE_X13Y40         FDRE                                         r  BUS_Left/Descent_RND/sh_17[1]/C
                         clock pessimism              0.238    -0.616    
    SLICE_X13Y40         FDRE (Hold_fdre_C_D)         0.075    -0.541    BUS_Left/Descent_RND/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 BUS_Left_2/Descent_RND/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left_2/Descent_RND/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.141ns (61.419%)  route 0.089ns (38.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.594    -0.587    BUS_Left_2/Descent_RND/clk_out
    SLICE_X0Y52          FDRE                                         r  BUS_Left_2/Descent_RND/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y52          FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  BUS_Left_2/Descent_RND/sh_00/Q
                         net (fo=3, routed)           0.089    -0.358    BUS_Left_2/Descent_RND/rnd[0]
    SLICE_X0Y52          FDRE                                         r  BUS_Left_2/Descent_RND/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.864    -0.825    BUS_Left_2/Descent_RND/clk_out
    SLICE_X0Y52          FDRE                                         r  BUS_Left_2/Descent_RND/sh_17[1]/C
                         clock pessimism              0.238    -0.587    
    SLICE_X0Y52          FDRE (Hold_fdre_C_D)         0.075    -0.512    BUS_Left_2/Descent_RND/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_05/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.184ns (32.519%)  route 0.382ns (67.481%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.565    -0.616    sync/vcounter/c1/clk
    SLICE_X13Y50         FDRE                                         r  sync/vcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  sync/vcounter/c1/ff_01/Q
                         net (fo=44, routed)          0.382    -0.093    sync/vcounter/c1/ff_01_0
    SLICE_X12Y49         LUT3 (Prop_lut3_I0_O)        0.043    -0.050 r  sync/vcounter/c1/ff_05_i_1__3/O
                         net (fo=1, routed)           0.000    -0.050    sync/vcounter/c2/B_0_0
    SLICE_X12Y49         FDRE                                         r  sync/vcounter/c2/ff_05/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.837    -0.853    sync/vcounter/c2/clk
    SLICE_X12Y49         FDRE                                         r  sync/vcounter/c2/ff_05/C
                         clock pessimism              0.508    -0.344    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.131    -0.213    sync/vcounter/c2/ff_05
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.050    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 BUS_Mid_2/Delayed_Start/c1/ff_03/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid_2/Delayed_Start/c1/ff_02/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.916%)  route 0.114ns (38.084%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.560    -0.621    BUS_Mid_2/Delayed_Start/c1/clk_out
    SLICE_X13Y65         FDRE                                         r  BUS_Mid_2/Delayed_Start/c1/ff_03/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y65         FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  BUS_Mid_2/Delayed_Start/c1/ff_03/Q
                         net (fo=5, routed)           0.114    -0.366    BUS_Mid_2/Delayed_Start/c1/frame_descent_count[2]
    SLICE_X12Y65         LUT6 (Prop_lut6_I3_O)        0.045    -0.321 r  BUS_Mid_2/Delayed_Start/c1/ff_02_i_1__62/O
                         net (fo=1, routed)           0.000    -0.321    BUS_Mid_2/Delayed_Start/c1/ff_02_i_1__62_n_0
    SLICE_X12Y65         FDRE                                         r  BUS_Mid_2/Delayed_Start/c1/ff_02/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.827    -0.862    BUS_Mid_2/Delayed_Start/c1/clk_out
    SLICE_X12Y65         FDRE                                         r  BUS_Mid_2/Delayed_Start/c1/ff_02/C
                         clock pessimism              0.254    -0.608    
    SLICE_X12Y65         FDRE (Hold_fdre_C_D)         0.121    -0.487    BUS_Mid_2/Delayed_Start/c1/ff_02
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 BUS_Left/Descent_RND/sh_17[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Left/FF[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.250%)  route 0.114ns (44.750%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.855ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.565    -0.616    BUS_Left/Descent_RND/clk_out
    SLICE_X13Y40         FDRE                                         r  BUS_Left/Descent_RND/sh_17[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  BUS_Left/Descent_RND/sh_17[3]/Q
                         net (fo=2, routed)           0.114    -0.361    BUS_Left/Descent_Delay[3]
    SLICE_X15Y40         FDRE                                         r  BUS_Left/FF[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.835    -0.855    BUS_Left/clk_out
    SLICE_X15Y40         FDRE                                         r  BUS_Left/FF[3]/C
                         clock pessimism              0.254    -0.600    
    SLICE_X15Y40         FDRE (Hold_fdre_C_D)         0.072    -0.528    BUS_Left/FF[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.361    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 BUS_Mid_2/Descent_RND/sh_17[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Mid_2/FF[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (53.946%)  route 0.120ns (46.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.558    -0.623    BUS_Mid_2/Descent_RND/clk_out
    SLICE_X13Y67         FDRE                                         r  BUS_Mid_2/Descent_RND/sh_17[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y67         FDRE (Prop_fdre_C_Q)         0.141    -0.482 r  BUS_Mid_2/Descent_RND/sh_17[2]/Q
                         net (fo=2, routed)           0.120    -0.362    BUS_Mid_2/Descent_Delay[2]
    SLICE_X12Y66         FDRE                                         r  BUS_Mid_2/FF[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.826    -0.863    BUS_Mid_2/clk_out
    SLICE_X12Y66         FDRE                                         r  BUS_Mid_2/FF[2]/C
                         clock pessimism              0.255    -0.608    
    SLICE_X12Y66         FDRE (Hold_fdre_C_D)         0.076    -0.532    BUS_Mid_2/FF[2]
  -------------------------------------------------------------------
                         required time                          0.532    
                         arrival time                          -0.362    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 BUS_Right_2/Random/sh_00/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right_2/Random/sh_17[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.231ns  (logic 0.164ns (70.995%)  route 0.067ns (29.005%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.592    -0.589    BUS_Right_2/Random/clk_out
    SLICE_X2Y57          FDRE                                         r  BUS_Right_2/Random/sh_00/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y57          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  BUS_Right_2/Random/sh_00/Q
                         net (fo=3, routed)           0.067    -0.358    BUS_Right_2/Random/rnd[0]
    SLICE_X2Y57          FDRE                                         r  BUS_Right_2/Random/sh_17[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.862    -0.827    BUS_Right_2/Random/clk_out
    SLICE_X2Y57          FDRE                                         r  BUS_Right_2/Random/sh_17[1]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X2Y57          FDRE (Hold_fdre_C_D)         0.060    -0.529    BUS_Right_2/Random/sh_17[1]
  -------------------------------------------------------------------
                         required time                          0.529    
                         arrival time                          -0.358    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_03/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.756%)  route 0.382ns (67.244%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.565    -0.616    sync/vcounter/c1/clk
    SLICE_X13Y50         FDRE                                         r  sync/vcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  sync/vcounter/c1/ff_01/Q
                         net (fo=44, routed)          0.382    -0.093    sync/vcounter/c2/ff_02_16
    SLICE_X12Y49         LUT5 (Prop_lut5_I2_O)        0.045    -0.048 r  sync/vcounter/c2/ff_03_i_1__3/O
                         net (fo=1, routed)           0.000    -0.048    sync/vcounter/c2/B_2
    SLICE_X12Y49         FDRE                                         r  sync/vcounter/c2/ff_03/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.837    -0.853    sync/vcounter/c2/clk
    SLICE_X12Y49         FDRE                                         r  sync/vcounter/c2/ff_03/C
                         clock pessimism              0.508    -0.344    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.121    -0.223    sync/vcounter/c2/ff_03
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 BUS_Right/Movement_bot/c2/ff_02/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            BUS_Right/Movement_bot/c2/ff_01/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.284%)  route 0.123ns (39.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.560    -0.621    BUS_Right/Movement_bot/c2/clk_out
    SLICE_X9Y64          FDRE                                         r  BUS_Right/Movement_bot/c2/ff_02/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  BUS_Right/Movement_bot/c2/ff_02/Q
                         net (fo=8, routed)           0.123    -0.358    BUS_Right/Movement_bot/c2/currentV_R[3]
    SLICE_X8Y64          LUT6 (Prop_lut6_I3_O)        0.045    -0.313 r  BUS_Right/Movement_bot/c2/ff_01_i_2__56/O
                         net (fo=1, routed)           0.000    -0.313    BUS_Right/Movement_bot/c2/ff_01_i_2__56_n_0
    SLICE_X8Y64          FDRE                                         r  BUS_Right/Movement_bot/c2/ff_01/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.828    -0.861    BUS_Right/Movement_bot/c2/clk_out
    SLICE_X8Y64          FDRE                                         r  BUS_Right/Movement_bot/c2/ff_01/C
                         clock pessimism              0.253    -0.608    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.120    -0.488    BUS_Right/Movement_bot/c2/ff_01
  -------------------------------------------------------------------
                         required time                          0.488    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 sync/vcounter/c1/ff_01/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            sync/vcounter/c2/ff_04/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.186ns (32.756%)  route 0.382ns (67.244%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.565    -0.616    sync/vcounter/c1/clk
    SLICE_X13Y50         FDRE                                         r  sync/vcounter/c1/ff_01/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  sync/vcounter/c1/ff_01/Q
                         net (fo=44, routed)          0.382    -0.093    sync/vcounter/c1/ff_01_0
    SLICE_X12Y49         LUT4 (Prop_lut4_I1_O)        0.045    -0.048 r  sync/vcounter/c1/ff_04_i_1__2/O
                         net (fo=1, routed)           0.000    -0.048    sync/vcounter/c2/B_1
    SLICE_X12Y49         FDRE                                         r  sync/vcounter/c2/ff_04/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clkin (IN)
                         net (fo=0)                   0.000     0.000    not_so_slow/my_clk_inst/clkin
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  not_so_slow/my_clk_inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    not_so_slow/my_clk_inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    not_so_slow/slowclk/clk_int
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  not_so_slow/slowclk/XLXI_401/O
                         net (fo=608, routed)         0.837    -0.853    sync/vcounter/c2/clk
    SLICE_X12Y49         FDRE                                         r  sync/vcounter/c2/ff_04/C
                         clock pessimism              0.508    -0.344    
    SLICE_X12Y49         FDRE (Hold_fdre_C_D)         0.120    -0.224    sync/vcounter/c2/ff_04
  -------------------------------------------------------------------
                         required time                          0.224    
                         arrival time                          -0.048    
  -------------------------------------------------------------------
                         slack                                  0.176    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    not_so_slow/slowclk/XLXI_401/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y40     BUS_Left/Delayed_Start/c1/ff_01/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y41     BUS_Left/Delayed_Start/c1/ff_02/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y46     BUS_Left/Random/sh_17[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y46     BUS_Left/Random/sh_17[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X12Y46     BUS_Left/Random/sh_17[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X14Y47     BUS_Left/Random/sh_17[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y43     BUS_Left/Random/sh_17[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X15Y43     BUS_Left/Random/sh_17[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y68     BUS_Right/Delayed_Start/c1/ff_01/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y68     BUS_Right/Delayed_Start/c1/ff_02/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X10Y68     BUS_Right/Delayed_Start/c1/ff_03/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y68     BUS_Right/FF[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y40     BUS_Left/Delayed_Start/c1/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y41     BUS_Left/Delayed_Start/c1/ff_02/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y46     BUS_Left/Random/sh_17[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y46     BUS_Left/Random/sh_17[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X12Y46     BUS_Left/Random/sh_17[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X14Y47     BUS_Left/Random/sh_17[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y43     BUS_Left/Random/sh_17[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X15Y43     BUS_Left/Random/sh_17[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y39     BUS_Left/Scoring/c1/ff_01/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X11Y39     BUS_Left/Scoring/c1/ff_01/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    not_so_slow/my_clk_inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  not_so_slow/my_clk_inst/mmcm_adv_inst/CLKFBOUT



