// Seed: 1356367701
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  wire id_3, id_4;
  module_0();
  wire id_5;
  wire id_6;
endmodule
module module_2 (
    input wire id_0,
    output uwire id_1,
    input uwire id_2,
    input wand id_3,
    input supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wand id_7,
    output tri0 id_8,
    output wor id_9,
    output tri1 id_10
);
  id_12 :
  assert property (@(negedge id_7) id_2)
  else $display;
  wire id_13;
  module_0();
endmodule
