# æµ‹è¯•å’Œå›å½’ç­–ç•¥ï¼ˆTest and Regression Strategyï¼‰

**æ–‡æ¡£ç‰ˆæœ¬**: v1.0
**åˆ›å»ºæ—¥æœŸ**: 2026-01-18
**ç»´æŠ¤è€…**: OpenHW CI Team
**ç›®æ ‡è¯»è€…**: éªŒè¯å·¥ç¨‹å¸ˆã€CI ç»´æŠ¤è€…ã€æµ‹è¯•å¼€å‘è€…

---

## æ–‡æ¡£ç›®çš„

æœ¬æ–‡æ¡£å®šä¹‰ **CVA6 çš„æµ‹è¯•å’Œå›å½’éªŒè¯ç­–ç•¥**ï¼ŒåŒ…æ‹¬ï¼š
- ğŸ¯ æµ‹è¯•åˆ†å±‚åŸåˆ™
- ğŸ“Š Coverage ç›®æ ‡å’Œæ”¶é›†æ–¹æ³•
- ğŸ“ Testlist ç»´æŠ¤è§„èŒƒ
- ğŸ”„ Regression è¿è¡Œç­–ç•¥

---

## ç›®å½•

1. [æµ‹è¯•åˆ†å±‚ç­–ç•¥](#ä¸€æµ‹è¯•åˆ†å±‚ç­–ç•¥)
2. [æµ‹è¯•å¥—ä»¶ç»„ç»‡](#äºŒæµ‹è¯•å¥—ä»¶ç»„ç»‡)
3. [Coverage ç­–ç•¥](#ä¸‰coverage-ç­–ç•¥)
4. [Regression è¿è¡Œç­–ç•¥](#å››regression-è¿è¡Œç­–ç•¥)
5. [æµ‹è¯•é€‰æ‹©åŸåˆ™](#äº”æµ‹è¯•é€‰æ‹©åŸåˆ™)
6. [Testlist ç»´æŠ¤è§„èŒƒ](#å…­testlist-ç»´æŠ¤è§„èŒƒ)
7. [æµ‹è¯•è´¨é‡æŒ‡æ ‡](#ä¸ƒæµ‹è¯•è´¨é‡æŒ‡æ ‡)

---

## ä¸€ã€æµ‹è¯•åˆ†å±‚ç­–ç•¥

### 1.1 æµ‹è¯•é‡‘å­—å¡”ï¼ˆTest Pyramidï¼‰

CVA6 é‡‡ç”¨ **ä¸‰å±‚æµ‹è¯•é‡‘å­—å¡”** ç»“æ„ï¼š

```
           â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
           â”‚  Weekly      â”‚  Coverage >90%, æ‰€æœ‰æµ‹è¯•
           â”‚  (1200+ testsâ”‚  Runtime: 8-12 hr
           â”‚   6-12 hr)   â”‚  Trigger: æ¯å‘¨æ—¥ 00:00
           â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
               â–²
               â”‚
          â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
          â”‚   Nightly      â”‚   Coverage >80%, æ ¸å¿ƒæµ‹è¯•
          â”‚  (800 tests    â”‚   Runtime: 4-6 hr
          â”‚    4-6 hr)     â”‚   Trigger: æ¯å¤© 00:00
          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
              â–²
              â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚  PR Smoke        â”‚    Coverage >60%, å¿«é€ŸéªŒè¯
         â”‚  (50-100 tests   â”‚    Runtime: 20-30 min
         â”‚   20-30 min)     â”‚    Trigger: æ¯ä¸ª PR
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

### 1.2 åˆ†å±‚è¯¦ç»†å®šä¹‰

#### Level 1: PR Smoke Testï¼ˆå†’çƒŸæµ‹è¯•ï¼‰

**ç›®æ ‡**: å¿«é€ŸéªŒè¯åŸºç¡€åŠŸèƒ½ï¼Œé˜»æ­¢æ˜æ˜¾é”™è¯¯è¿›å…¥ä¸»åˆ†æ”¯

| å±æ€§ | å€¼ |
|------|-----|
| **æµ‹è¯•æ•°é‡** | 50-100 |
| **è¿è¡Œæ—¶é—´** | 20-30 åˆ†é’Ÿ |
| **è§¦å‘é¢‘ç‡** | æ¯ä¸ª PR |
| **ä»¿çœŸå™¨** | Verilator + Spike |
| **Coverage ç›®æ ‡** | >60% line coverage |
| **å¤±è´¥é˜ˆå€¼** | 0 failures (100% must pass) |

**åŒ…å«çš„æµ‹è¯•**:
- âœ… åŸºç¡€ ISA æµ‹è¯• (rv64ui-p-add, sub, and, or, xor, ...)
- âœ… Load/Store æµ‹è¯• (lw, sw, ld, sd)
- âœ… Branch æµ‹è¯• (beq, bne, blt, bge)
- âœ… ç‰¹æƒæŒ‡ä»¤ (ecall, mret)
- âœ… Custom æµ‹è¯• (hello_world.c)

**ç¤ºä¾‹ Testlist**: `verif/tests/testlist_riscv-tests-cv64a6_imafdc_sv39-p-smoke.yaml`

---

#### Level 2: Nightly Regressionï¼ˆæ¯æ™šå›å½’ï¼‰

**ç›®æ ‡**: è¦†ç›–å¤§éƒ¨åˆ†åŠŸèƒ½ï¼Œå‘ç°å¸¸è§å›å½’é—®é¢˜

| å±æ€§ | å€¼ |
|------|-----|
| **æµ‹è¯•æ•°é‡** | 700-900 |
| **è¿è¡Œæ—¶é—´** | 4-6 å°æ—¶ |
| **è§¦å‘é¢‘ç‡** | æ¯å¤© 00:00 (UTC+8) |
| **ä»¿çœŸå™¨** | VCS/Questa + Spike |
| **Coverage ç›®æ ‡** | >80% line, >75% branch |
| **å¤±è´¥é˜ˆå€¼** | <5% failures |

**åŒ…å«çš„æµ‹è¯•**:
- âœ… å®Œæ•´ rv64i/m/a/f/d/c æµ‹è¯•
- âœ… riscv-arch-test å…¨é›†
- âœ… ç‰¹æƒæ¨¡å¼æµ‹è¯• (rv64si, rv64mi)
- âœ… PMP æµ‹è¯•
- âœ… è™šæ‹Ÿå†…å­˜æµ‹è¯• (Sv39)
- â³ Benchmark (CoreMark, Dhrystone)

**ç¤ºä¾‹ Testlist**: `verif/tests/testlist_riscv-tests-cv64a6_imafdc_sv39-p.yaml`

---

#### Level 3: Weekly Full Regressionï¼ˆæ¯å‘¨å®Œæ•´å›å½’ï¼‰

**ç›®æ ‡**: æœ€å¤§åŒ–è¦†ç›–ç‡ï¼Œå‘ç° corner case bugs

| å±æ€§ | å€¼ |
|------|-----|
| **æµ‹è¯•æ•°é‡** | 1200+ |
| **è¿è¡Œæ—¶é—´** | 8-12 å°æ—¶ |
| **è§¦å‘é¢‘ç‡** | æ¯å‘¨æ—¥ 00:00 (UTC+8) |
| **ä»¿çœŸå™¨** | VCS + Spikeï¼ˆå¯ç”¨ Coverageï¼‰|
| **Coverage ç›®æ ‡** | >90% line, >85% branch, >95% FSM |
| **å¤±è´¥é˜ˆå€¼** | <3% failures |

**åŒ…å«çš„æµ‹è¯•**:
- âœ… Nightly æ‰€æœ‰æµ‹è¯•
- âœ… riscv-dv éšæœºæµ‹è¯• (500+ random programs)
- âœ… UVM éšæœºæµ‹è¯• (200+ constrained random)
- âœ… Stress tests (é•¿æ—¶é—´è¿è¡Œæµ‹è¯•)
- âœ… Multi-core tests (å¦‚æœæ”¯æŒ)
- âœ… CVXIF (CV-X-IF) æ‰©å±•æµ‹è¯•

**ç¤ºä¾‹ Testlist**: æ‰€æœ‰ testlist çš„å¹¶é›†

---

### 1.3 åˆ†å±‚å¯¹æ¯”è¡¨

| ç»´åº¦ | PR Smoke | Nightly | Weekly |
|------|----------|---------|--------|
| **æµ‹è¯•æ•°é‡** | 50-100 | 700-900 | 1200+ |
| **è¿è¡Œæ—¶é—´** | 20-30 min | 4-6 hr | 8-12 hr |
| **ä»¿çœŸå™¨** | Verilator | VCS/Questa | VCS + Cov |
| **Line Coverage** | >60% | >80% | >90% |
| **Branch Coverage** | >50% | >75% | >85% |
| **FSM Coverage** | N/A | N/A | >95% |
| **Functional Cov** | N/A | N/A | >70% |
| **å¤±è´¥é˜ˆå€¼** | 0% | <5% | <3% |
| **é˜»å¡ PR merge** | âœ… Yes | âŒ No | âŒ No |

---

## äºŒã€æµ‹è¯•å¥—ä»¶ç»„ç»‡

### 2.1 æµ‹è¯•å¥—ä»¶åˆ†ç±»

CVA6 ä½¿ç”¨ä»¥ä¸‹æµ‹è¯•å¥—ä»¶ï¼š

#### 1. riscv-testsï¼ˆå®˜æ–¹ ISA æµ‹è¯•ï¼‰

**æ¥æº**: https://github.com/riscv/riscv-tests

**è¦†ç›–èŒƒå›´**:
- RV64I: åŸºç¡€æ•´æ•°æŒ‡ä»¤
- RV64M: ä¹˜é™¤æ³•æ‰©å±•
- RV64A: åŸå­æ“ä½œæ‰©å±•
- RV64F: å•ç²¾åº¦æµ®ç‚¹
- RV64D: åŒç²¾åº¦æµ®ç‚¹
- RV64C: å‹ç¼©æŒ‡ä»¤
- Privileged: ç‰¹æƒçº§æŒ‡ä»¤ï¼ˆS-mode, M-modeï¼‰

**æµ‹è¯•æ ¼å¼**:
- `-p-` åç¼€: Physical address mode
- `-v-` åç¼€: Virtual address mode (Sv39)

**ç¤ºä¾‹æµ‹è¯•**:
```
rv64ui-p-add        # User-mode Integer, Physical, ADD instruction
rv64um-v-mul        # User-mode Multiply, Virtual, MUL instruction
rv64ua-p-amoadd_w   # User-mode Atomic, Physical, AMOADD.W instruction
rv64si-p-csr        # Supervisor-mode, Physical, CSR access
```

---

#### 2. riscv-arch-testï¼ˆæ¶æ„åˆè§„æµ‹è¯•ï¼‰

**æ¥æº**: https://github.com/riscv-non-isa/riscv-arch-test

**è¦†ç›–èŒƒå›´**:
- æ‰€æœ‰ RISC-V æ‰©å±•çš„åˆè§„æ€§
- æ›´ä¸¥æ ¼çš„ corner case æµ‹è¯•
- å®˜æ–¹è®¤è¯æµ‹è¯•é›†

**æµ‹è¯•æ•°é‡**: ~500 tests

**ç¤ºä¾‹ Testlist**: `testlist_riscv-arch-test-cv64a6_imafdc_sv39.yaml`

---

#### 3. riscv-dvï¼ˆéšæœºæµ‹è¯•ç”Ÿæˆå™¨ï¼‰

**æ¥æº**: https://github.com/chipsalliance/riscv-dv

**ç‰¹ç‚¹**:
- åŸºäº UVM çš„éšæœºæŒ‡ä»¤ç”Ÿæˆ
- å¯é…ç½®çº¦æŸï¼ˆæŒ‡ä»¤ç±»å‹ã€åœ°å€èŒƒå›´ã€å¼‚å¸¸è§¦å‘ï¼‰
- è‡ªåŠ¨ç”Ÿæˆ self-checking æµ‹è¯•

**ä½¿ç”¨åœºæ™¯**:
- Weekly regressionï¼ˆç”Ÿæˆ 500+ éšæœºç¨‹åºï¼‰
- Coverage closureï¼ˆé’ˆå¯¹æ€§ç”Ÿæˆè¦†ç›–æœªè¾¾çš„åœºæ™¯ï¼‰

**ç¤ºä¾‹é…ç½®**:
```yaml
# riscv-dv.yaml
num_of_tests: 500
num_of_iterations: 1000
enable_interrupt: true
enable_exception: true
enable_fp: true
enable_compressed: true
```

---

#### 4. Custom Testsï¼ˆCVA6 å®šåˆ¶æµ‹è¯•ï¼‰

**æ¥æº**: `verif/tests/custom/`

**ç±»å‹**:
- **åŠŸèƒ½æµ‹è¯•**: æµ‹è¯•ç‰¹å®š CVA6 åŠŸèƒ½ï¼ˆPMP, CVXIF, HPDCacheï¼‰
- **Benchmark**: CoreMark, Dhrystone, Embench
- **Bug å›å½’æµ‹è¯•**: æ¯ä¸ªä¿®å¤çš„ bug å¯¹åº”ä¸€ä¸ªæµ‹è¯•

**ç¤ºä¾‹**:
```
custom/pmp/pmp_basic.S          # PMP åŸºç¡€æµ‹è¯•
custom/cvxif/cvxif_add.S        # CVXIF æ‰©å±•æµ‹è¯•
custom/hello_world/hello_world.c # C è¯­è¨€ç¼–è¯‘æµ‹è¯•
custom/coremark/              # CoreMark benchmark
```

---

### 2.2 Testlist æ–‡ä»¶ç»„ç»‡

æ‰€æœ‰æµ‹è¯•é€šè¿‡ **YAML testlist** æ–‡ä»¶ç»„ç»‡ï¼š

```
verif/tests/
â”œâ”€â”€ testlist_riscv-tests-cv64a6_imafdc_sv39-p.yaml       # RV64 physical mode
â”œâ”€â”€ testlist_riscv-tests-cv64a6_imafdc_sv39-v.yaml       # RV64 virtual mode
â”œâ”€â”€ testlist_riscv-arch-test-cv64a6_imafdc_sv39.yaml     # Arch test
â”œâ”€â”€ testlist_riscv-compliance-cv64a6_imafdc_sv39.yaml    # Compliance
â”œâ”€â”€ testlist_custom.yaml                                  # Custom tests
â””â”€â”€ testlist_smoke.yaml                                   # Smoke test subset
```

#### Testlist æ ¼å¼ç¤ºä¾‹

```yaml
# testlist_smoke.yaml

name: "CVA6 Smoke Test Suite"
description: "Fast sanity check for PR-level CI"

tests:
  - test: rv64ui-p-add
    iterations: 1
    rtl_test: true
    iss: spike
    timeout: 60

  - test: rv64ui-p-sub
    iterations: 1
    rtl_test: true
    iss: spike
    timeout: 60

  - test: rv64um-p-mul
    iterations: 1
    rtl_test: true
    iss: spike
    timeout: 120  # Mul/Div æµ‹è¯•å¯èƒ½æ›´æ…¢
```

---

## ä¸‰ã€Coverage ç­–ç•¥

### 3.1 Coverage ç±»å‹å’Œç›®æ ‡

CVA6 æ”¶é›†ä»¥ä¸‹ç±»å‹çš„ coverageï¼š

| Coverage ç±»å‹ | å®šä¹‰ | å½“å‰å€¼ | ç›®æ ‡å€¼ | ä¼˜å…ˆçº§ |
|--------------|------|--------|--------|--------|
| **Line Coverage** | ä»£ç è¡Œæ‰§è¡Œç‡ | 92% | 95% | P1 |
| **Branch Coverage** | åˆ†æ”¯è¦†ç›–ç‡ | 88% | 90% | P1 |
| **FSM Coverage** | çŠ¶æ€æœºçŠ¶æ€è¦†ç›– | 95% | 98% | P2 |
| **Toggle Coverage** | ä¿¡å·ç¿»è½¬è¦†ç›– | 85% | N/A | P3 |
| **Functional Coverage** | åŠŸèƒ½ç‚¹è¦†ç›– | 70% | 85% | P1 |

---

### 3.2 Code Coverage æ”¶é›†æ–¹æ³•

#### VCS Coverage

```makefile
# verif/sim/Makefile

vcs-testharness-cov:
    vcs +define+CV_VP_DEBUG_LOG \
        -cm line+cond+fsm+tgl+branch \
        -cm_dir vcs_results/coverage.vdb \
        -sverilog \
        ...
```

#### Questa Coverage

```makefile
questa-testharness-cov:
    vopt +cover=bcesf \
        -o optimized_design \
        ...
    vsim -coverage \
        -do "coverage save -onexit coverage.ucdb" \
        ...
```

---

### 3.3 Coverage åˆå¹¶å’ŒæŠ¥å‘Š

#### åˆå¹¶ Coverage Database

```bash
# VCS
urg -dir vcs_results/**/*.vdb \
    -format both \
    -report coverage_report

# Questa
vcover merge -out merged.ucdb \
    test1.ucdb test2.ucdb test3.ucdb ...
vcover report -html -htmldir cov_html merged.ucdb
```

#### Coverage æŠ¥å‘Šå†…å®¹

ç”Ÿæˆçš„ HTML æŠ¥å‘ŠåŒ…å«ï¼š
- **Summary**: æ€»ä½“ coverage ç™¾åˆ†æ¯”
- **File view**: æ¯ä¸ªæ–‡ä»¶çš„ coverage
- **Line view**: æºç çº§ coverageï¼ˆç»¿è‰²=æ‰§è¡Œï¼Œçº¢è‰²=æœªæ‰§è¡Œï¼‰
- **Exclusion**: æ’é™¤çš„ä»£ç ï¼ˆunreachable code, debug onlyï¼‰

---

### 3.4 Functional Coverage å®šä¹‰

ä½¿ç”¨ SystemVerilog Covergroup å®šä¹‰åŠŸèƒ½è¦†ç›–ç‚¹ï¼š

```systemverilog
// verif/tb/core/cva6_tb_wrapper.sv

covergroup cg_instructions @(posedge clk);
  option.per_instance = 1;

  // æŒ‡ä»¤ç±»å‹è¦†ç›–
  cp_opcode: coverpoint instr_opcode {
    bins ALU_OPS    = {OPCODE_OP, OPCODE_OP_IMM};
    bins LOAD_OPS   = {OPCODE_LOAD};
    bins STORE_OPS  = {OPCODE_STORE};
    bins BRANCH_OPS = {OPCODE_BRANCH};
    bins JAL_OPS    = {OPCODE_JAL, OPCODE_JALR};
    bins SYSTEM_OPS = {OPCODE_SYSTEM};
  }

  // ALU è¿ç®—ç±»å‹
  cp_alu_op: coverpoint alu_operator iff (instr_opcode == OPCODE_OP) {
    bins ADD = {ALU_ADD};
    bins SUB = {ALU_SUB};
    bins AND = {ALU_AND};
    bins OR  = {ALU_OR};
    bins XOR = {ALU_XOR};
    bins SLL = {ALU_SLL};
    bins SRL = {ALU_SRL};
    bins SRA = {ALU_SRA};
  }

  // Load/Store å¤§å°
  cp_ls_size: coverpoint ls_size iff (instr_opcode inside {OPCODE_LOAD, OPCODE_STORE}) {
    bins BYTE     = {2'b00};
    bins HALFWORD = {2'b01};
    bins WORD     = {2'b10};
    bins DWORD    = {2'b11};
  }

  // äº¤å‰è¦†ç›–: Load ç±»å‹ Ã— å¤§å°
  cross cp_opcode, cp_ls_size {
    ignore_bins not_load_store = binsof(cp_opcode) intersect {!OPCODE_LOAD, !OPCODE_STORE};
  }
endgroup
```

---

## å››ã€Regression è¿è¡Œç­–ç•¥

### 4.1 Regression æ—¶é—´è¡¨

| Regression | è§¦å‘æ—¶é—´ | è¿è¡Œå¹³å° | è´£ä»»äºº |
|------------|----------|----------|--------|
| **PR Smoke** | æ¯ä¸ª PR push | GitHub Actions | è‡ªåŠ¨ |
| **Nightly** | æ¯å¤© 00:00 UTC+8 | GitLab CI (self-hosted) | CI ç»´æŠ¤è€… |
| **Weekly** | æ¯å‘¨æ—¥ 00:00 UTC+8 | GitLab CI (self-hosted) | CI ç»´æŠ¤è€… |
| **Pre-release** | Release å‰æ‰‹åŠ¨è§¦å‘ | GitLab CI | Release Manager |

---

### 4.2 Regression é…ç½®å·®å¼‚

#### PR Smoke Test

```yaml
# .github/workflows/ci.yml

env:
  DV_SIMULATORS: veri-testharness,spike
  DV_TARGET: cv64a6_imafdc_sv39
  TESTLIST: testlist_smoke.yaml
  COVERAGE: false  # ä¸æ”¶é›† coverage
  TRACE: false     # ä¸ç”Ÿæˆæ³¢å½¢
```

#### Nightly Regression

```yaml
# .gitlab-ci.yml (nightly job)

variables:
  DV_SIMULATORS: vcs-testharness,spike
  DV_TARGET: cv64a6_imafdc_sv39
  TESTLIST: testlist_riscv-tests-cv64a6_imafdc_sv39-p.yaml,testlist_riscv-arch-test-cv64a6_imafdc_sv39.yaml
  COVERAGE: false  # Nightly ä¸æ”¶é›† coverageï¼ˆèŠ‚çœæ—¶é—´ï¼‰
  TRACE: false
```

#### Weekly Regression

```yaml
# .gitlab-ci.yml (weekly job)

variables:
  DV_SIMULATORS: vcs-testharness
  DV_TARGET: cv64a6_imafdc_sv39
  TESTLIST: ALL  # æ‰€æœ‰ testlist
  COVERAGE: true   # âœ… æ”¶é›† coverage
  TRACE: false     # ä¸ç”Ÿæˆæ³¢å½¢ï¼ˆå¤ªå¤§ï¼‰
  RANDOM_TESTS: 500  # riscv-dv éšæœºæµ‹è¯•æ•°é‡
```

---

### 4.3 Regression å¤±è´¥å¤„ç†

#### å¤±è´¥ç‡é˜ˆå€¼

| Regression | å…è®¸å¤±è´¥ç‡ | è¶…è¿‡é˜ˆå€¼æ—¶ |
|------------|-----------|-----------|
| **PR Smoke** | 0% | âŒ é˜»å¡ PR merge |
| **Nightly** | <5% | âš ï¸ å‘Šè­¦é‚®ä»¶ |
| **Weekly** | <3% | âš ï¸ å‘Šè­¦é‚®ä»¶ + Issue |

#### Known Failures ç®¡ç†

ç»´æŠ¤ `known_failures.yaml` åˆ—è¡¨ï¼š

```yaml
# verif/regress/known_failures.yaml

- test: rv64ua-p-amoadd_w
  platforms: [vcs, questa]
  status: flaky
  reason: "Timing issue, passes 80% of the time"
  jira: CVA6-1234
  expected_fix: "2026-Q2"

- test: rv64mi-p-sbreak
  platforms: [all]
  status: expected_fail
  reason: "Debug extension not implemented"
  jira: N/A
  expected_fix: "TBD"
```

**å¤„ç†é€»è¾‘**:
- âœ… Known failures ä¸å¯¼è‡´ regression FAIL
- âš ï¸ Known failures çªç„¶ PASS â†’ é€šçŸ¥ CI ç»´æŠ¤è€…
- âŒ æ–°çš„ failures â†’ å¯¼è‡´ regression FAIL

---

## äº”ã€æµ‹è¯•é€‰æ‹©åŸåˆ™

### 5.1 ä½•æ—¶æ·»åŠ æ–°æµ‹è¯•

| åœºæ™¯ | æ˜¯å¦éœ€è¦æµ‹è¯• | æµ‹è¯•ç±»å‹ |
|------|-------------|---------|
| **æ–°åŠŸèƒ½å¼€å‘** | âœ… å¿…é¡» | Directed test + Random test |
| **Bug ä¿®å¤** | âœ… å¿…é¡» | Regression test (å¤ç° bug) |
| **æ€§èƒ½ä¼˜åŒ–** | â³ å»ºè®® | Benchmark |
| **ä»£ç é‡æ„** | âŒ ä¸éœ€è¦ | ï¼ˆç°æœ‰æµ‹è¯•è¦†ç›–ï¼‰|
| **æ–‡æ¡£æ›´æ–°** | âŒ ä¸éœ€è¦ | N/A |

---

### 5.2 æµ‹è¯•ç¼–å†™åŸåˆ™

#### FIRST åŸåˆ™

- **F**ast: æµ‹è¯•åº”è¯¥å¿«é€Ÿè¿è¡Œï¼ˆ<1 åˆ†é’Ÿï¼‰
- **I**solated: æµ‹è¯•ä¹‹é—´ç›¸äº’ç‹¬ç«‹
- **R**epeatable: å¯é‡å¤è¿è¡Œï¼Œç»“æœä¸€è‡´
- **S**elf-checking: è‡ªåŠ¨æ£€æŸ¥ PASS/FAIL
- **T**imely: æµ‹è¯•åº”è¯¥ä¸ä»£ç åŒæ—¶å¼€å‘

#### ç¤ºä¾‹ï¼šå¥½çš„æµ‹è¯• vs åçš„æµ‹è¯•

**âŒ åçš„æµ‹è¯•**:
```assembly
# test_bad.S
# é—®é¢˜: ä¸ self-checkingï¼Œéœ€è¦äººå·¥æŸ¥çœ‹å¯„å­˜å™¨å€¼

li x10, 5
li x11, 3
add x12, x10, x11
# æ²¡æœ‰æ£€æŸ¥ x12 æ˜¯å¦ç­‰äº 8
```

**âœ… å¥½çš„æµ‹è¯•**:
```assembly
# test_good.S
# Self-checking: è‡ªåŠ¨éªŒè¯ç»“æœ

li x10, 5
li x11, 3
add x12, x10, x11

# éªŒè¯ç»“æœ
li x13, 8
bne x12, x13, fail

pass:
  li a0, 0  # Return 0 (success)
  j end

fail:
  li a0, 1  # Return 1 (failure)

end:
  # é€€å‡ºä»¿çœŸ
```

---

### 5.3 Coverage-Driven æµ‹è¯•

#### Coverage Closure æµç¨‹

```
1. è¿è¡Œ regression + æ”¶é›† coverage
   â†“
2. åˆ†æ coverage æŠ¥å‘Šï¼Œæ‰¾å‡ºæœªè¦†ç›–çš„ä»£ç 
   â†“
3. åˆ†ç±»æœªè¦†ç›–ä»£ç :
   â”œâ”€ Dead code (unreachable)     â†’ æ ‡è®°ä¸º exclude
   â”œâ”€ Debug-only code             â†’ æ ‡è®°ä¸º exclude
   â”œâ”€ Corner case                 â†’ ç¼–å†™ directed test
   â””â”€ Random reachable            â†’ å¢åŠ  random tests
   â†“
4. è¿è¡Œæ–°æµ‹è¯•ï¼ŒéªŒè¯ coverage æå‡
   â†“
5. é‡å¤ç›´åˆ°è¾¾åˆ°ç›®æ ‡ coverage
```

---

## å…­ã€Testlist ç»´æŠ¤è§„èŒƒ

### 6.1 Testlist å‘½åè§„èŒƒ

**æ ¼å¼**: `testlist_<suite>-<target>-<mode>.yaml`

**ç¤ºä¾‹**:
```
testlist_riscv-tests-cv64a6_imafdc_sv39-p.yaml
            â”‚           â”‚                  â”‚
            â”‚           â”‚                  â””â”€ mode: p (physical) / v (virtual)
            â”‚           â””â”€ target: cv64a6_imafdc_sv39
            â””â”€ suite: riscv-tests
```

---

### 6.2 Testlist å†…å®¹è§„èŒƒ

**å¿…éœ€å­—æ®µ**:
```yaml
name: "Human-readable name"
description: "Purpose of this testlist"

tests:
  - test: <test_name>           # å¿…éœ€
    iterations: <num>           # å¯é€‰ï¼Œé»˜è®¤ 1
    rtl_test: <true|false>      # å¿…éœ€
    iss: <spike|...>            # å¿…éœ€
    timeout: <seconds>          # å¯é€‰ï¼Œé»˜è®¤ 300
```

**å¯é€‰å­—æ®µ**:
```yaml
    seed: <num>                 # å›ºå®šéšæœºç§å­
    args: "<additional_args>"   # é¢å¤–å‚æ•°
    env_vars:                   # ç¯å¢ƒå˜é‡
      KEY: value
```

---

### 6.3 æ·»åŠ æ–°æµ‹è¯•åˆ° Testlist

#### Step-by-Step æµç¨‹

```bash
# 1. åˆ›å»ºæµ‹è¯•æ–‡ä»¶
cd verif/tests/custom/my_feature/
vim my_test.S

# 2. ç¼–è¯‘æµ‹è¯•ï¼ˆéªŒè¯è¯­æ³•ï¼‰
$RISCV/bin/riscv64-unknown-elf-gcc \
  -march=rv64imafdc -mabi=lp64d \
  -static -mcmodel=medany \
  -o my_test.elf my_test.S

# 3. æœ¬åœ°è¿è¡Œæµ‹è¯•
cd ../../sim
python3 cva6.py \
  --target cv64a6_imafdc_sv39 \
  --iss veri-testharness,spike \
  --c_tests ../tests/custom/my_feature/my_test.c

# 4. éªŒè¯é€šè¿‡åï¼Œæ·»åŠ åˆ° testlist
vim ../tests/testlist_custom.yaml

# æ·»åŠ ä»¥ä¸‹å†…å®¹:
  - test: my_feature/my_test
    iterations: 1
    rtl_test: true
    iss: spike
    timeout: 120

# 5. è¿è¡Œå®Œæ•´ testlist éªŒè¯
python3 cva6.py \
  --testlist ../tests/testlist_custom.yaml \
  --target cv64a6_imafdc_sv39 \
  --iss veri-testharness,spike
```

---

## ä¸ƒã€æµ‹è¯•è´¨é‡æŒ‡æ ‡

### 7.1 æµ‹è¯•æœ‰æ•ˆæ€§æŒ‡æ ‡

| æŒ‡æ ‡ | å®šä¹‰ | ç›®æ ‡ | å½“å‰ |
|------|------|------|------|
| **Bug Detection Rate** | æµ‹è¯•å‘ç°çš„ bug æ•° / æ€» bug æ•° | >80% | ~75% |
| **False Positive Rate** | è¯¯æŠ¥æµ‹è¯•å¤±è´¥ / æ€»å¤±è´¥ | <5% | ~8% |
| **Flaky Test Rate** | Flaky tests / æ€»æµ‹è¯•æ•° | <2% | ~5% |
| **Test Execution Time** | P95 æµ‹è¯•è¿è¡Œæ—¶é—´ | <SLA | è§ Â§4.2 |

---

### 7.2 Regression Health æŒ‡æ ‡

#### æ¯å‘¨ç›‘æ§æŒ‡æ ‡

| æŒ‡æ ‡ | è®¡ç®—æ–¹å¼ | ç›®æ ‡ |
|------|----------|------|
| **Regression Pass Rate** | PASS runs / Total runs | >95% |
| **Coverage Trend** | å½“å‰ cov - ä¸Šå‘¨ cov | â‰¥0% (ä¸ä¸‹é™) |
| **Mean Time To Repair (MTTR)** | ä»å¤±è´¥åˆ°ä¿®å¤çš„å¹³å‡æ—¶é—´ | <24 hr |
| **Test Growth Rate** | æ–°å¢æµ‹è¯• / æ€»æµ‹è¯•æ•° | +2-5% / month |

---

## å…«ã€æœªæ¥æ”¹è¿›è®¡åˆ’

### 8.1 çŸ­æœŸæ”¹è¿›ï¼ˆQ1-Q2 2026ï¼‰

| æ”¹è¿›é¡¹ | ç›®æ ‡ | é¢„æœŸæ•ˆæœ |
|--------|------|----------|
| **å¢åŠ  riscv-dv éšæœºæµ‹è¯•** | 500 â†’ 1000 tests | å‘ç°æ›´å¤š corner cases |
| **Functional coverage æ‰©å±•** | 70% â†’ 85% | æ›´å¥½çš„åŠŸèƒ½éªŒè¯å®Œæ•´æ€§ |
| **Benchmark é›†æˆ** | æ·»åŠ  Embench, SPEC2006 | æ€§èƒ½å›å½’æ£€æµ‹ |

---

### 8.2 ä¸­æœŸæ”¹è¿›ï¼ˆQ3-Q4 2026ï¼‰

| æ”¹è¿›é¡¹ | ç›®æ ‡ | é¢„æœŸæ•ˆæœ |
|--------|------|----------|
| **UVM Testbench å®Œå–„** | å®Œæ•´ UVM ç¯å¢ƒ | éšæœºçº¦æŸæµ‹è¯• |
| **Coverage closure** | Line >95%, Func >85% | æè‡´éªŒè¯å®Œæ•´æ€§ |
| **Multi-core tests** | åŒæ ¸ lockstep æµ‹è¯• | æ”¯æŒå¤šæ ¸é…ç½®éªŒè¯ |

---

### 8.3 é•¿æœŸæ”¹è¿›ï¼ˆ2027+ï¼‰

| æ”¹è¿›é¡¹ | ç›®æ ‡ | é¢„æœŸæ•ˆæœ |
|--------|------|----------|
| **ML-based test generation** | AI ç”Ÿæˆé’ˆå¯¹æ€§æµ‹è¯• | è‡ªåŠ¨åŒ– coverage closure |
| **Formal verification** | Model checking å…³é”®è·¯å¾„ | æ•°å­¦è¯æ˜æ­£ç¡®æ€§ |
| **FPGA co-simulation** | ç¡¬ä»¶åŠ é€Ÿä»¿çœŸ | è¿è¡ŒçœŸå® OS (Linux boot) |

---

## ä¹ã€æ€»ç»“

### 9.1 å…³é”®è¦ç‚¹

**æµ‹è¯•åˆ†å±‚**:
- âœ… PR Smoke: 20-30 min, >60% coverage
- âœ… Nightly: 4-6 hr, >80% coverage
- âœ… Weekly: 8-12 hr, >90% coverage

**Coverage ç›®æ ‡**:
- Line: >90%
- Branch: >85%
- FSM: >95%
- Functional: >70%

**Regression ç­–ç•¥**:
- PR: 0% å¤±è´¥ç‡ï¼ˆé˜»å¡ mergeï¼‰
- Nightly: <5% å¤±è´¥ç‡
- Weekly: <3% å¤±è´¥ç‡

---

### 9.2 å¦‚ä½•ä½¿ç”¨æœ¬ç­–ç•¥

**å¯¹äºæµ‹è¯•å¼€å‘è€…**:
1. éµå¾ª FIRST åŸåˆ™ç¼–å†™æµ‹è¯•
2. æ–°åŠŸèƒ½å¿…é¡»æ·»åŠ æµ‹è¯•
3. æµ‹è¯•æ·»åŠ åˆ°åˆé€‚çš„ testlist

**å¯¹äº CI ç»´æŠ¤è€…**:
1. ç›‘æ§ coverage è¶‹åŠ¿
2. å®šæœŸ review known failures
3. ä¼˜åŒ– regression è¿è¡Œæ—¶é—´

**å¯¹äºéªŒè¯å·¥ç¨‹å¸ˆ**:
1. ä½¿ç”¨ coverage æŠ¥å‘ŠæŒ‡å¯¼æµ‹è¯•ç¼–å†™
2. å®šæœŸåˆ†æ regression å¤±è´¥åŸå› 
3. æŒç»­æ”¹è¿›æµ‹è¯•è´¨é‡

---

**ç›¸å…³æ–‡æ¡£**:
- [01_ci_for_beginners.md](./01_ci_for_beginners.md) - æµ‹è¯•åˆ†å±‚åŸºç¡€æ¦‚å¿µ
- [02_current_cva6_ci_inventory.md](./02_current_cva6_ci_inventory.md) - ç°æœ‰ testlist æ¸…å•
- [06_ci_triage_playbook.md](./06_ci_triage_playbook.md) - æµ‹è¯•å¤±è´¥æ’æŸ¥
