Authors,Title,Year,Source title,Volume,Issue,Art. No.,Page start,Page end,Page count,Cited by,DOI,Link,Document Type,Source,EID
"Dutta, S., Nikonov, D.E., Manipatruni, S., Young, I.A., Naeemi, A.","Overcoming thermal noise in non-volatile spin wave logic",2017,"Scientific Reports","7","1", 1915,"","",,,10.1038/s41598-017-01995-8,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85019423821&doi=10.1038%2fs41598-017-01995-8&partnerID=40&md5=48e730cec93be03f52062e3b5ef940c6",Article,Scopus,2-s2.0-85019423821
"Wang, J.-P., Sapatnekar, S.S., Kim, C.H., Crowell, P., Koester, S., Datta, S., Roy, K., Raghunathan, A., Hu, X.S., Niemier, M., Naeemi, A., Chien, C.-L., Ross, C., Kawakami, R.","A Pathway to Enable Exponential Scaling for the Beyond-CMOS Era: Invited",2017,"Proceedings - Design Automation Conference","Part 128280",, 16,"","",,,10.1145/3061639.3072942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85023639883&doi=10.1145%2f3061639.3072942&partnerID=40&md5=b4bc59a3c597f6aff0490c495428297b",Conference Paper,Scopus,2-s2.0-85023639883
"Pan, C., Naeemi, A.","Beyond-CMOS non-Boolean logic benchmarking: Insights and future directions",2017,"Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017",,, 7926971,"133","138",,,10.23919/DATE.2017.7926971,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85020221419&doi=10.23919%2fDATE.2017.7926971&partnerID=40&md5=ccb5e1f1738eccb2c9f3f15e412de4f2",Conference Paper,Scopus,2-s2.0-85020221419
"Kani, N., Naeemi, A., Rakheja, S.","Non-monotonic probability of thermal reversal in thin-film biaxial nanomagnets with small energy barriers",2017,"AIP Advances","7","5", 056006,"","",,,10.1063/1.4974017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85009230330&doi=10.1063%2f1.4974017&partnerID=40&md5=7561c139a1042d1bdcc34b375a5ff5de",Article,Scopus,2-s2.0-85009230330
"Zografos, O., Dutta, S., Manfrini, M., Vaysset, A., Sorée, B., Naeemi, A., Raghavan, P., Lauwereins, R., Radu, I.P.","Non-volatile spin wave majority gate at the nanoscale",2017,"AIP Advances","7","5", 056020,"","",,1,10.1063/1.4975693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85011661406&doi=10.1063%2f1.4975693&partnerID=40&md5=ab7cdc38698d910143126d9e1fb4e397",Article,Scopus,2-s2.0-85011661406
"Prasad, D., Pan, C., Naeemi, A.","Modeling interconnect variability at advanced technology nodes and potential solutions",2017,"IEEE Transactions on Electron Devices","64","3", 7827100,"1246","1253",,,10.1109/TED.2016.2645448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010197248&doi=10.1109%2fTED.2016.2645448&partnerID=40&md5=72212154944fbf7f37f418cf0b47cb6f",Article,Scopus,2-s2.0-85010197248
"Chang, S.-C., Naeemi, A., Nikonov, D.E., Gruverman, A.","Theoretical Approach to Electroresistance in Ferroelectric Tunnel Junctions",2017,"Physical Review Applied","7","2", 024005,"","",,,10.1103/PhysRevApplied.7.024005,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85014725558&doi=10.1103%2fPhysRevApplied.7.024005&partnerID=40&md5=193eba4859a368b97400a1a10954eab7",Article,Scopus,2-s2.0-85014725558
"Mohseni, J., Pan, C., Naeemi, A.","Performance modeling and optimization for on-chip interconnects in cross-bar ReRAM memory arrays",2017,"2016 IEEE 25th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS 2016",,, 7835434,"127","129",,,10.1109/EPEPS.2016.7835434,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85015232567&doi=10.1109%2fEPEPS.2016.7835434&partnerID=40&md5=bcc6d050fedaf58d9b0d9d80cca2ab5e",Conference Paper,Scopus,2-s2.0-85015232567
"Circuit, L., Dutta, S., Iraei, R.M., Pan, C., Nikonov, D.E., Manipatruni, S., Young, I.A., Naeemi, A.","Impact of spintronics transducers on the performance of spin wave logic circuit",2016,"16th International Conference on Nanotechnology - IEEE NANO 2016",,, 7751399,"990","993",,,10.1109/NANO.2016.7751399,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85006929859&doi=10.1109%2fNANO.2016.7751399&partnerID=40&md5=1564e9d66ba9aa65c1e5aed44592bfad",Conference Paper,Scopus,2-s2.0-85006929859
"Nashed, R., Pan, C., Brenner, K., Naeemi, A.","Ultra-High Mobility in Dielectrically Pinned CVD Graphene",2016,"IEEE Journal of the Electron Devices Society","4","6", 7524694,"466","472",,,10.1109/JEDS.2016.2595498,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84994876642&doi=10.1109%2fJEDS.2016.2595498&partnerID=40&md5=a16ce1a930fbbde29fa636e4e23ea120",Article,Scopus,2-s2.0-84994876642
"Kani, N., Rakheja, S., Naeemi, A.","A Probability-Density Function Approach to Capture the Stochastic Dynamics of the Nanomagnet and Impact on Circuit Performance",2016,"IEEE Transactions on Electron Devices","63","10", 7533502,"4119","4126",,2,10.1109/TED.2016.2594170,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981356469&doi=10.1109%2fTED.2016.2594170&partnerID=40&md5=b8f37326441f168186e0df27e87c0df2",Article,Scopus,2-s2.0-84981356469
"Pan, C., Naeemi, A.","A proposal for energy-efficient cellular neural network based on spintronic devices",2016,"IEEE Transactions on Nanotechnology","15","5", 7533513,"820","827",,3,10.1109/TNANO.2016.2598147,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84987725282&doi=10.1109%2fTNANO.2016.2598147&partnerID=40&md5=35f49067d76f8d5f70080ee7c66515fc",Article,Scopus,2-s2.0-84987725282
"Pan, C., Chang, S.C., Naeemi, A.","Performance analyses and benchmarking for spintronic devices and interconnects",2016,"2016 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2016",,, 7507679,"56","58",,,10.1109/IITC-AMC.2016.7507679,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981335279&doi=10.1109%2fIITC-AMC.2016.7507679&partnerID=40&md5=68089c52a939b2d192ea5122f875bdf0",Conference Paper,Scopus,2-s2.0-84981335279
"Mohseni, J., Chenyun, P., Naeemi, A.","Performance modeling and optimization for on-chip interconnects in STT-MRAM memory arrays",2016,"2016 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2016",,, 7507678,"53","55",,1,10.1109/IITC-AMC.2016.7507678,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981341549&doi=10.1109%2fIITC-AMC.2016.7507678&partnerID=40&md5=4aaa2788a39879dc149d197d29f0695e",Conference Paper,Scopus,2-s2.0-84981341549
"Naeemi, A., Chenyun, P., Prasad, D.","Interconnect design for conventional and emerging charge-based devices",2016,"2016 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2016",,, 7507736,"","",,,10.1109/IITC-AMC.2016.7507736,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981313684&doi=10.1109%2fIITC-AMC.2016.7507736&partnerID=40&md5=adc8ef10ad3076d6c64d079da9485b6c",Conference Paper,Scopus,2-s2.0-84981313684
"Naeemi, A., Sou-Chi, C., Dutta, S., Chenyun, P., Manipatruni, S., Nikonov, D., Young, I.","Spin-based interconnect technology and design",2016,"2016 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2016",,, 7507735,"","",,,10.1109/IITC-AMC.2016.7507735,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84981335339&doi=10.1109%2fIITC-AMC.2016.7507735&partnerID=40&md5=d64549e41c76c09080e1c7b0c3915238",Conference Paper,Scopus,2-s2.0-84981335339
"Chang, S.-C., Kani, N., Manipatruni, S., Nikonov, D.E., Young, I.A., Naeemi, A.","Scaling limits on all-spin logic",2016,"IEEE Transactions on Magnetics","52","7", 7384517,"","",,1,10.1109/TMAG.2016.2518702,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84977103600&doi=10.1109%2fTMAG.2016.2518702&partnerID=40&md5=6faa1f0f179416d0c84d82f43e75a191",Article,Scopus,2-s2.0-84977103600
"Kumar, V., Oh, H., Zhang, X., Zheng, L., Bakir, M.S., Naeemi, A.","Impact of On-Chip Interconnect on the Performance of 3-D Integrated Circuits with Through Silicon Vias: Part i",2016,"IEEE Transactions on Electron Devices","63","6", 7466080,"2503","2509",,,10.1109/TED.2016.2556709,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84966564999&doi=10.1109%2fTED.2016.2556709&partnerID=40&md5=0bc0673709b06b170c2b89cbabd63c83",Article,Scopus,2-s2.0-84966564999
"Zhang, X., Kumar, V., Oh, H., Zheng, L., May, G.S., Naeemi, A., Bakir, M.S.","Impact of On-Chip Interconnect on the Performance of 3-D Integrated Circuits with Through-Silicon Vias: Part II",2016,"IEEE Transactions on Electron Devices","63","6", 7466858,"2510","2516",,2,10.1109/TED.2016.2556693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84971568164&doi=10.1109%2fTED.2016.2556693&partnerID=40&md5=e17dc5ecc3d892b5f6ce23807703167f",Article,Scopus,2-s2.0-84971568164
"Mohseni, J., Pan, C., Naeemi, A.","Performance modeling and optimization for on-chip interconnects in 3D memory arrays",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479209,"252","257",,,10.1109/ISQED.2016.7479209,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973924426&doi=10.1109%2fISQED.2016.7479209&partnerID=40&md5=8b9c6b2c2df5e7de62eeafd949e4fa08",Conference Paper,Scopus,2-s2.0-84973924426
"Prasad, D., Pan, C., Naeemi, A.","Impact of interconnect variability on circuit performance in advanced technology nodes",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479234,"398","404",,1,10.1109/ISQED.2016.7479234,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973917812&doi=10.1109%2fISQED.2016.7479234&partnerID=40&md5=9e98ae0f89514012eeae8000e7b9bf6e",Conference Paper,Scopus,2-s2.0-84973917812
"Huang, V., Pan, C., Yakimets, D., Raghavan, P., Naeemi, A.","Device/system performance modeling of stacked lateral NWFET logic",2016,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2016-May",, 7479203,"215","220",,,10.1109/ISQED.2016.7479203,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84973885481&doi=10.1109%2fISQED.2016.7479203&partnerID=40&md5=bce2ff098f9909bd55ce13a4864ac116",Conference Paper,Scopus,2-s2.0-84973885481
"Aghasi, H., Iraei, R.M., Naeemi, A., Afshari, E.","Smart detector cell: A scalable all-spin circuit for low power non-boolean pattern recognition",2016,"IEEE Transactions on Nanotechnology","15","3", 7407630,"356","366",,2,10.1109/TNANO.2016.2530779,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84969535728&doi=10.1109%2fTNANO.2016.2530779&partnerID=40&md5=2db6097f26a8630125a97a23d3cae007",Article,Scopus,2-s2.0-84969535728
"Pan, C., Naeemi, A.","Interconnect design and benchmarking for charge-based beyond-CMOS device proposals",2016,"IEEE Electron Device Letters","37","4", 7414453,"508","511",,,10.1109/LED.2016.2532350,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84963807296&doi=10.1109%2fLED.2016.2532350&partnerID=40&md5=9c96f9f6efafb89214642a66104e26d8",Article,Scopus,2-s2.0-84963807296
"Kani, N., Chang, S.-C., Dutta, S., Naeemi, A.","A Model Study of an Error-Free Magnetization Reversal Through Dipolar Coupling in a Two-Magnet System",2016,"IEEE Transactions on Magnetics","52","2", 7234896,"","",,2,10.1109/TMAG.2015.2475426,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962176538&doi=10.1109%2fTMAG.2015.2475426&partnerID=40&md5=dd1e3a07c8a08709720fdb3666b945aa",Conference Paper,Scopus,2-s2.0-84962176538
"Pan, C., Naeemi, A.","Beyond-CMOS device and interconnect technology benchmarking based on a fast cross-layer optimization methodology",2016,"ECS Transactions","72","3",,"93","103",,,10.1149/07203.0093ecst,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85010878020&doi=10.1149%2f07203.0093ecst&partnerID=40&md5=acf1df2a3c32f02d936fe3f563bf4844",Conference Paper,Scopus,2-s2.0-85010878020
"Ceyhan, A., Naeemi, A.","Overview of the interconnect problem",2016,"Carbon Nanotubes for Interconnects: Process, Design and Applications",,,,"3","36",,1,10.1007/978-3-319-29746-0_1,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-85017083185&doi=10.1007%2f978-3-319-29746-0_1&partnerID=40&md5=b79e56ca505decf5fb030f94c23484e8",Book Chapter,Scopus,2-s2.0-85017083185
"Mohseni, J., Pan, C., Naeemi, A.","Performace modeling and optimization for on-chip interconnects in memory arrays",2015,"2015 IEEE 24th Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS 2015",,, 7347150,"149","152",,,10.1109/EPEPS.2015.7347150,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84962878633&doi=10.1109%2fEPEPS.2015.7347150&partnerID=40&md5=ff5a4c081e71f9ac52740c4faf2a7331",Conference Paper,Scopus,2-s2.0-84962878633
"Prasad, D., Ceyhan, A., Pan, C., Naeemi, A.","Adapting Interconnect Technology to Multigate Transistors for Optimum Performance",2015,"IEEE Transactions on Electron Devices","62","12", 7327181,"3938","3944",,4,10.1109/TED.2015.2487888,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84959565232&doi=10.1109%2fTED.2015.2487888&partnerID=40&md5=6a43c1fe0e596cf2e40fdc2efaf17f22",Article,Scopus,2-s2.0-84959565232
"Dutta, S., Nikonov, D.E., Manipatruni, S., Young, I.A., Naeemi, A.","Phase-dependent deterministic switching of magnetoelectric spin wave detector in the presence of thermal noise via compensation of demagnetization",2015,"Applied Physics Letters","107","19", 192404,"","",,3,10.1063/1.4935690,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84947447635&doi=10.1063%2f1.4935690&partnerID=40&md5=2bfd0be5862d89971da662867a5f363f",Article,Scopus,2-s2.0-84947447635
"Dutta, S., Nikonov, D.E., Manipatruni, S., Young, I.A., Naeemi, A.","Compact Physical Model for Crosstalk in Spin-Wave Interconnects",2015,"IEEE Transactions on Electron Devices","62","11", 7283585,"3863","3869",,2,10.1109/TED.2015.2478842,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84946500941&doi=10.1109%2fTED.2015.2478842&partnerID=40&md5=70ab79bc58ff6ce104e58b46508bf34d",Article,Scopus,2-s2.0-84946500941
"Chang, S.-C., Ceyhan, A., Kumar, V., Naeemi, A.","Performance modeling for emerging interconnect technologies in CMOS and beyond-CMOS circuits",2015,"Proceedings of the International Symposium on Low Power Electronics and Design","2015-October",, 7298224,"63","68",,,10.1145/2627369.2631638,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953405602&doi=10.1145%2f2627369.2631638&partnerID=40&md5=8c23713ffe80a49cf6d429efb7648d98",Conference Paper,Scopus,2-s2.0-84953405602
"Pan, C., Raghavan, P., Yakimets, D., Debacker, P., Catthoor, F., Collaert, N., Tokei, Z., Verkest, D., Thean, A.V.-Y., Naeemi, A.","Technology/system codesign and benchmarking for lateral and vertical GAA nanowire FETs at 5-nm technology node",2015,"IEEE Transactions on Electron Devices","62","10", 7181691,"3125","3132",,8,10.1109/TED.2015.2461457,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84958116081&doi=10.1109%2fTED.2015.2461457&partnerID=40&md5=aaf5cd470048cccd31dd3a2bdf10fb30",Article,Scopus,2-s2.0-84958116081
"Kani, N., Dutta, S., Naeemi, A.","Analysis of coupling strength in multi-domain magneto-systems",2015,"Device Research Conference - Conference Digest, DRC","2015-August",, 7175580,"111","112",,2,10.1109/DRC.2015.7175580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84957631783&doi=10.1109%2fDRC.2015.7175580&partnerID=40&md5=2a7f92e2cfd302dea0ee3e863e3ac422",Conference Paper,Scopus,2-s2.0-84957631783
"Pan, C., Baert, R., Ciofi, I., Tokei, Z., Naeemi, A.","System-Level Variation Analysis for Interconnection Networks at Sub-10-nm Technology Nodes Using Multiple Patterning Techniques",2015,"IEEE Transactions on Electron Devices","62","7", 7112100,"2071","2077",,2,10.1109/TED.2015.2427033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84933496799&doi=10.1109%2fTED.2015.2427033&partnerID=40&md5=3487924ec369ff4fee1900775033cce7",Article,Scopus,2-s2.0-84933496799
"Pan, C., Baert, R., Ciofi, I., Tokei, Z., Naeemi, A.","System-Level Variation Analysis for Interconnection Networks at Sub-10-nm Technology Nodes Using Multiple Patterning Techniques",2015,"IEEE Transactions on Electron Devices",,,,"","",,,10.1109/TED.2015.2427033,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929832239&doi=10.1109%2fTED.2015.2427033&partnerID=40&md5=41eb6fbda1d4a05d422f0ee31826831d",Article in Press,Scopus,2-s2.0-84929832239
"Dutta, S., Chang, S.-C., Kani, N., Nikonov, D.E., Manipatruni, S., Young, I.A., Naeemi, A.","Non-volatile clocked spin wave interconnect for beyond-CMOS nanomagnet pipelines",2015,"Scientific Reports","5",, 9861,"","",,15,10.1038/srep09861,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929154215&doi=10.1038%2fsrep09861&partnerID=40&md5=4f582ee680b2b535512974f3f73264bc",Article,Scopus,2-s2.0-84929154215
"Pan, C., Mukhopadhyay, S., Naeemi, A.","System-level chip/package co-design for multi-core processors implemented with power-gating technique",2015,"2014 IEEE 23rd Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS 2014",,, 7103580,"11","14",,,10.1109/EPEPS.2014.7103580,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84937143815&doi=10.1109%2fEPEPS.2014.7103580&partnerID=40&md5=bbb840cbdcb22a277ee5c38d14790548",Conference Paper,Scopus,2-s2.0-84937143815
"Pan, C., Raghavan, P., Ceyhan, A., Catthoor, F., Tokei, Z., Naeemi, A.","Technology/circuit/system co-optimization and benchmarking for multilayer graphene interconnects at sub-10-nm technology node",2015,"IEEE Transactions on Electron Devices","62","5", 7061953,"1530","1536",,1,10.1109/TED.2015.2409875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84928717615&doi=10.1109%2fTED.2015.2409875&partnerID=40&md5=ce15fb65de94cc0e12cf8d364382f4c1",Article,Scopus,2-s2.0-84928717615
"Pan, C., Raghavan, P., Ceyhan, A., Catthoor, F., Tokei, Z., Naeemi, A.","Technology/Circuit/System Co-Optimization and Benchmarking for Multilayer Graphene Interconnects at Sub-10-nm Technology Node",2015,"IEEE Transactions on Electron Devices",,,,"","",,3,10.1109/TED.2015.2409875,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925061908&doi=10.1109%2fTED.2015.2409875&partnerID=40&md5=5cac8b4bbf433522987f69f128257d31",Article in Press,Scopus,2-s2.0-84925061908
"Pan, C., Naeemi, A.","A fast system-level design methodology for heterogeneous multi-core processors using emerging technologies",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems","5","1", 7035123,"75","87",,3,10.1109/JETCAS.2015.2398218,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84925069699&doi=10.1109%2fJETCAS.2015.2398218&partnerID=40&md5=f4f6a15188087d9901576c449dfca45b",Article,Scopus,2-s2.0-84925069699
"Pan, C., Naeemi, A.","A paradigm shift in local interconnect technology design in the era of nanoscale multigate and gate-all-around devices",2015,"IEEE Electron Device Letters","36","3", 7017490,"274","276",,8,10.1109/LED.2015.2394366,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923645776&doi=10.1109%2fLED.2015.2394366&partnerID=40&md5=6dc37ed1401794a7c2fce5d2ba9bf79f",Article,Scopus,2-s2.0-84923645776
"Peng, R., Dorn, B., Naeemi, A., Jafarinaimi, N.","Interactive visualizations for teaching quantum mechanics and semiconductor physics",2015,"Proceedings - Frontiers in Education Conference, FIE","2015-February","February", 7044207,"","",,,10.1109/FIE.2014.7044207,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84938099316&doi=10.1109%2fFIE.2014.7044207&partnerID=40&md5=be4290e49089b5ad63737687506b86c3",Conference Paper,Scopus,2-s2.0-84938099316
"Pan, C., Naeemi, A.","A Fast System-Level Design Methodology for Heterogeneous Multi-Core Processors Using Emerging Technologies",2015,"IEEE Journal on Emerging and Selected Topics in Circuits and Systems",,,,"","",,,10.1109/JETCAS.2015.2398218,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922756340&doi=10.1109%2fJETCAS.2015.2398218&partnerID=40&md5=0f8b82640a81b54d6aa04111a13ff2b3",Article in Press,Scopus,2-s2.0-84922756340
"Ceyhan, A., Jung, M., Panth, S., Lim, S. K., Naeemi, A.","Evaluating Chip-Level Impact of Cu/Low-κ Performance Degradation on Circuit Performance at Future Technology Nodes",2015,"IEEE Transactions on Electron Devices",,,,"","",,2,10.1109/TED.2015.2394407,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84922456023&doi=10.1109%2fTED.2015.2394407&partnerID=40&md5=3a509bd61525bceca7c60858be834216",Article in Press,Scopus,2-s2.0-84922456023
"Rakheja, S., Ceyhan, A., Naeemi, A.","Interconnect considerations: Interconnect considerations",2015,"CMOS and Beyond: Logic Switches for Terascale Integrated Circuits",,,,"381","412",,1,10.1017/CBO9781107337886.021,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84953257874&doi=10.1017%2fCBO9781107337886.021&partnerID=40&md5=979fbad05198edde07ce8970539a5bf7",Book Chapter,Scopus,2-s2.0-84953257874
"Ceyhan, A., Jung, M., Panth, S., Lim, S.K., Naeemi, A.","Evaluating chip-level impact of Cu/low-κ performance degradation on circuit performance at future technology nodes",2015,"IEEE Transactions on Electron Devices","62","3", 7029655,"940","946",,4,10.1109/TED.2015.2394407,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84923685332&doi=10.1109%2fTED.2015.2394407&partnerID=40&md5=db8952d0b49fc3ef9faf3b22ff78c703",Article,Scopus,2-s2.0-84923685332
"Pan, C., Raghavan, P., Catthoor, F., Tokei, Z., Naeemi, A.","Technology/circuit co-optimization and benchmarking for graphene interconnects at Sub-10nm technology node",2015,"Proceedings - International Symposium on Quality Electronic Design, ISQED","2015-April",, 7085495,"599","603",,,10.1109/ISQED.2015.7085495,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84944329672&doi=10.1109%2fISQED.2015.7085495&partnerID=40&md5=a1dd064f56ceea9b707cd16a28e02ed3",Conference Paper,Scopus,2-s2.0-84944329672
"Chang, S.-C., Manipatruni, S., Nikonov, D.E., Young, I.A., Naeemi, A.","Design and analysis of Si interconnects for all-spin logic",2014,"IEEE Transactions on Magnetics","50","9", 6818391,"","",,17,10.1109/TMAG.2014.2325536,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905109256&doi=10.1109%2fTMAG.2014.2325536&partnerID=40&md5=fea85982373bedf1d17cb14574e1c4d3",Article,Scopus,2-s2.0-84905109256
"Dutta, S., Nikonov, D.E., Manipatruni, S., Young, I.A., Naeemi, A.","SPICE circuit modeling of PMA spin wave bus excited using magnetoelectric effect",2014,"IEEE Transactions on Magnetics","50","9", 6807713,"","",,11,10.1109/TMAG.2014.2320942,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929169203&doi=10.1109%2fTMAG.2014.2320942&partnerID=40&md5=e9345fcbb96fc2cd30cd8a96bb74af57",Article,Scopus,2-s2.0-84929169203
"Pan, C., Naeemi, A.","A proposal for a novel hybrid interconnect technology for the end of roadmap",2014,"IEEE Electron Device Letters","35","2", 6679211,"250","252",,12,10.1109/LED.2013.2291783,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893848424&doi=10.1109%2fLED.2013.2291783&partnerID=40&md5=9c9ec587f97c055e90428ba068385249",Article,Scopus,2-s2.0-84893848424
"Naeemi, A.","SPICE models for metallic all-spin-logic devices and interconnects",2014,"Device Research Conference - Conference Digest, DRC",,, 6872409,"287","288",,,10.1109/DRC.2014.6872409,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906569071&doi=10.1109%2fDRC.2014.6872409&partnerID=40&md5=9c2d119c71782dece3299d127e17145e",Conference Paper,Scopus,2-s2.0-84906569071
"Pan, C., Naeemi, A.","System-level variation analysis for interconnection networks",2014,"2014 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2014",,, 6831893,"303","306",,1,10.1109/IITC.2014.6831893,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903721582&doi=10.1109%2fIITC.2014.6831893&partnerID=40&md5=4fcaacb83a4f2a36f7486b617eacd7c9",Conference Paper,Scopus,2-s2.0-84903721582
"Kani, N., Naeemi, A.","Pipeline design in spintronic circuits",2014,"Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale Architectures, NANOARCH 2014",,, 6880496,"110","115",,1,10.1109/NANOARCH.2014.6880496,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906751087&doi=10.1109%2fNANOARCH.2014.6880496&partnerID=40&md5=e883a7559fef3c37abd76965ec75f215",Conference Paper,Scopus,2-s2.0-84906751087
"Kani, N., Naeemi, A.","Wiring resource minimization for physically-complex Network-on-Chip architectures",2014,"International System on Chip Conference",,, 6948938,"261","266",,,10.1109/SOCC.2014.6948938,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84911941474&doi=10.1109%2fSOCC.2014.6948938&partnerID=40&md5=1b7279dfce1e3da115bf763309369a03",Conference Paper,Scopus,2-s2.0-84911941474
"Chang, S.-C., Ceyhan, A., Kumar, V., Naeemi, A.","Performance modeling for emerging interconnect technologies in cmos and beyond-CMOS circuits",2014,"Proceedings of the International Symposium on Low Power Electronics and Design",,,,"63","68",,,10.1145/2627369.2631638,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84906810449&doi=10.1145%2f2627369.2631638&partnerID=40&md5=33bc2408a95d799d15e0e689dd280071",Conference Paper,Scopus,2-s2.0-84906810449
"Pan, C., Mukhopadhyay, S., Naeemi, A.","An analytical approach to system-level variation analysis and optimization for multi-core processor",2014,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6783312,"99","106",,1,10.1109/ISQED.2014.6783312,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899477906&doi=10.1109%2fISQED.2014.6783312&partnerID=40&md5=79fde24bcca8f605e3451cdc244f23ad",Conference Paper,Scopus,2-s2.0-84899477906
"Kumar, V., Nashed, R., Brenner, K., Sandhu, R., Naeemi, A.","System level analysis and benchmarking of graphene interconnects for low-power applications",2014,"IEEE International Symposium on Electromagnetic Compatibility","2014-September","September", 6898968,"192","197",,,10.1109/ISEMC.2014.6898968,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84931834004&doi=10.1109%2fISEMC.2014.6898968&partnerID=40&md5=59b8a7370a40b216b6fd59953c8b3264",Conference Paper,Scopus,2-s2.0-84931834004
"Ceyhan, A., Jung, M., Panth, S., Lim, S.K., Naeemi, A.","Impact of size effects in local interconnects for future technology nodes: A study based on full-chip layouts",2014,"2014 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2014",,, 6831831,"345","348",,4,10.1109/IITC.2014.6831831,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903741952&doi=10.1109%2fIITC.2014.6831831&partnerID=40&md5=1e02be7019973fcfb5761dde1fe6ad6f",Conference Paper,Scopus,2-s2.0-84903741952
"Naeemi, A., Pan, C., Ceyhan, A., Iraei, R.M., Kumar, V., Rakheja, S.","Beol scaling limits and next generation technology prospects",2014,"Proceedings - Design Automation Conference",,, 2596672,"","",,4,10.1145/2593069.2596672,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903198822&doi=10.1145%2f2593069.2596672&partnerID=40&md5=c1ea640dbc098212c553c464c1ed88da",Conference Paper,Scopus,2-s2.0-84903198822
"Chang, S.-C., Iraei, R.M., Manipatruni, S., Nikonov, D.E., Young, I.A., Naeemi, A.","Design and analysis of copper and aluminum interconnects for all-spin logic",2014,"IEEE Transactions on Electron Devices","61","8", 6834821,"2905","2911",,15,10.1109/TED.2014.2327057,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905088786&doi=10.1109%2fTED.2014.2327057&partnerID=40&md5=5f3eda4ae8b30b82ee22fa49294adb3d",Article,Scopus,2-s2.0-84905088786
"Iraei, R.M., Bonhomme, P., Kani, N., Manipatruni, S., Nikonov, D.E., Young, I.A., Naeemi, A.","Impact of dimensional scaling and size effects on beyond CMOS All-Spin Logic interconnects",2014,"2014 IEEE International Interconnect Technology Conference / Advanced Metallization Conference, IITC/AMC 2014",,, 6831833,"353","356",,2,10.1109/IITC.2014.6831833,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84903708784&doi=10.1109%2fIITC.2014.6831833&partnerID=40&md5=40c28d3f64fd867c1ec96b229e481f3c",Conference Paper,Scopus,2-s2.0-84903708784
"Kumar, V., Sharma, R., Uzunlar, E., Zheng, L., Bashirullah, R., Kohl, P., Bakir, M.S., Naeemi, A.","Airgap interconnects: Modeling, optimization, and benchmarking for backplane, PCB, and interposer applications",2014,"IEEE Transactions on Components, Packaging and Manufacturing Technology","4","8", 6837474,"1335","1346",,13,10.1109/TCPMT.2014.2326798,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84905904934&doi=10.1109%2fTCPMT.2014.2326798&partnerID=40&md5=171b1c12576b59ffcb603f155b8f84ea",Article,Scopus,2-s2.0-84905904934
"Bonhomme, P., Manipatruni, S., Iraei, R.M., Rakheja, S., Chang, S.-C., Nikonov, D.E., Young, I.A., Naeemi, A.","Circuit simulation of magnetization dynamics and spin transport",2014,"IEEE Transactions on Electron Devices","61","5", 6780619,"1553","1560",,14,10.1109/TED.2014.2305987,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84899936240&doi=10.1109%2fTED.2014.2305987&partnerID=40&md5=8c0ce56d3d3a6f40dcd1441e2895c037",Article,Scopus,2-s2.0-84899936240
"Ceyhan, A., Naeemi, A.","Cu/Low-k interconnect technology design and benchmarking for future technology nodes",2013,"IEEE Transactions on Electron Devices","60","12", 6651772,"4041","4047",,2,10.1109/TED.2013.2286176,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84889640354&doi=10.1109%2fTED.2013.2286176&partnerID=40&md5=7f9489b9bca7924c3e3b8f5b7a5f7f62",Article,Scopus,2-s2.0-84889640354
"Kumar, V., Rakheja, S., Naeemi, A.","Review of multi-layer graphene nanoribbons for on-chip interconnect applications",2013,"IEEE International Symposium on Electromagnetic Compatibility",,, 6670470,"528","533",,1,10.1109/ISEMC.2013.6670470,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893177185&doi=10.1109%2fISEMC.2013.6670470&partnerID=40&md5=b89a4f8b72a6c1742737810c00442c7c",Conference Paper,Scopus,2-s2.0-84893177185
"Pan, C., Naeemi, A.","System-level analysis for 3D interconnection networks",2013,"Proceedings of the 2013 IEEE International Interconnect Technology Conference, IITC 2013",,, 6615597,"","",,5,10.1109/IITC.2013.6615597,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886677622&doi=10.1109%2fIITC.2013.6615597&partnerID=40&md5=ca392e7d7c6a59bc5d07b1199827671e",Conference Paper,Scopus,2-s2.0-84886677622
"Kumar, V., Zheng, L., Bakir, M., Naeemi, A.","Compact modeling and optimization of fine-pitch interconnects for silicon interposers",2013,"Proceedings of the 2013 IEEE International Interconnect Technology Conference, IITC 2013",,, 6615571,"","",,2,10.1109/IITC.2013.6615571,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84886688363&doi=10.1109%2fIITC.2013.6615571&partnerID=40&md5=784b24a29ec12914406c9a12c7e1153d",Conference Paper,Scopus,2-s2.0-84886688363
"Rakheja, S., Naeemi, A.","Transport of novel state variables",2013,"Graphene Nanoelectronics: From Materials to Circuits",,,,"113","136",,,10.1007/978-1-4614-0548-1_5,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84929138415&doi=10.1007%2f978-1-4614-0548-1_5&partnerID=40&md5=0cbb8fed808c3169d492a3bf35310f55",Book Chapter,Scopus,2-s2.0-84929138415
"Rakheja, S., Chang, S.-C., Naeemi, A.","Impact of dimensional scaling and size effects on spin transport in copper and aluminum interconnects",2013,"IEEE Transactions on Electron Devices","60","11", 6627977,"3913","3919",,16,10.1109/TED.2013.2282615,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84887260000&doi=10.1109%2fTED.2013.2282615&partnerID=40&md5=fe27118547e2522bc7f93ddc90f76724",Article,Scopus,2-s2.0-84887260000
"Rakheja, S., Naeemi, A.","Roles of doping, temperature, and electric field on spin transport through semiconducting channels in spin valves",2013,"IEEE Transactions on Nanotechnology","12","5", 6566190,"796","805",,4,10.1109/TNANO.2013.2274494,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883774725&doi=10.1109%2fTNANO.2013.2274494&partnerID=40&md5=8a19a8b73f8152d36997818907a4c5f9",Article,Scopus,2-s2.0-84883774725
"Uzunlar, E., Sharma, R., Saha, R., Kumar, V., Bashirullah, R., Naeemi, A., Kohl, P.A.","Design and fabrication of ultra low-loss, high-performance 3D chip-chip air-clad interconnect pathway",2013,"Proceedings - Electronic Components and Technology Conference",,, 6575760,"1425","1432",,3,10.1109/ECTC.2013.6575760,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84883361753&doi=10.1109%2fECTC.2013.6575760&partnerID=40&md5=b61e20a085930070e5185056dd86622b",Conference Paper,Scopus,2-s2.0-84883361753
"Ceyhan, A., Naeemi, A.","Impact of conventional and emerging interconnects on the circuit performance of various post-CMOS devices",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523611,"203","209",,3,10.1109/ISQED.2013.6523611,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879594704&doi=10.1109%2fISQED.2013.6523611&partnerID=40&md5=b151f4ad5a7f6a9089e51f2652e4eec2",Conference Paper,Scopus,2-s2.0-84879594704
"Pan, C., Ceyhan, A., Naeemi, A.","System-level optimization and benchmarking for InAs nanowire based gate-all-around tunneling FETs",2013,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6523610,"196","202",,2,10.1109/ISQED.2013.6523610,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879581658&doi=10.1109%2fISQED.2013.6523610&partnerID=40&md5=1e2ada212811a3dbca3a98e79afe2080",Conference Paper,Scopus,2-s2.0-84879581658
"Rakheja, S., Kumar, V., Naeemi, A.","Evaluation of the potential performance of graphene nanoribbons as on-chip interconnects",2013,"Proceedings of the IEEE","101","7", 6520870,"1740","1765",,35,10.1109/JPROC.2013.2260235,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84879881727&doi=10.1109%2fJPROC.2013.2260235&partnerID=40&md5=f55a01b80a590b48037abe9dac2ef496",Article,Scopus,2-s2.0-84879881727
"Zheng, P., Bryan, S.E., Yang, Y., Murali, R., Naeemi, A., Meindl, J.D.","Hydrogenation of graphene nanoribbon edges: Improvement in carrier transport",2013,"IEEE Electron Device Letters","34","5", 6502199,"707","709",,1,10.1109/LED.2013.2253593,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84877004728&doi=10.1109%2fLED.2013.2253593&partnerID=40&md5=67088a9bdf153095fa94021c15f9f9fc",Article,Scopus,2-s2.0-84877004728
"Rakheja, S., Naeemi, A.","Communicating novel computational state variables: Post-CMOS logic",2013,"IEEE Nanotechnology Magazine","7","1", 6450165,"15","23",,2,10.1109/MNANO.2012.2237314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84875760134&doi=10.1109%2fMNANO.2012.2237314&partnerID=40&md5=b72ecf93ffa26d81da2d6d14fee7eddd",Article,Scopus,2-s2.0-84875760134
"Ceyhan, A., Naeemi, A.","Cu interconnect limitations and opportunities for SWNT interconnects at the end of the roadmap",2013,"IEEE Transactions on Electron Devices","60","1", 6361462,"374","382",,40,10.1109/TED.2012.2224663,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84871763696&doi=10.1109%2fTED.2012.2224663&partnerID=40&md5=5c9936cb24220878560aea31a866be85",Article,Scopus,2-s2.0-84871763696
"Rakheja, S., Kumar, V., Naeemi, A.","Performance modeling for interconnects for conventional and emerging switches",2013,"International Workshop on System Level Interconnect Prediction, SLIP",,, 6681683,"","",,,10.1109/SLIP.2013.6681683,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84893353567&doi=10.1109%2fSLIP.2013.6681683&partnerID=40&md5=c1ac82a067f1bce8705847a3e9a64603",Conference Paper,Scopus,2-s2.0-84893353567
"Kumar, V., Naeemi, A.","Analytical models for the frequency response of multi-layer graphene nanoribbon interconnects",2012,"IEEE International Symposium on Electromagnetic Compatibility",,, 6351837,"440","445",,10,10.1109/ISEMC.2012.6351837,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84870723082&doi=10.1109%2fISEMC.2012.6351837&partnerID=40&md5=04552c4d9ad7336ec1a1835d9458e699",Conference Paper,Scopus,2-s2.0-84870723082
"Pan, C., Naeemi, A.","System-level performance optimization and benchmarking for on-chip graphene interconnects",2012,"2012 IEEE 21st Conference on Electrical Performance of Electronic Packaging and Systems, EPEPS 2012",,, 6457837,"33","36",,5,10.1109/EPEPS.2012.6457837,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84874469288&doi=10.1109%2fEPEPS.2012.6457837&partnerID=40&md5=060538731e746eaa9137d216127a3814",Conference Paper,Scopus,2-s2.0-84874469288
"Rakheja, S., Naeemi, A.","Compact modeling of spin-transport parameters in semiconducting channels in non-local spin-torque devices",2012,"Proceedings of the IEEE Conference on Nanotechnology",,, 6321912,"","",,1,10.1109/NANO.2012.6321912,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84869195332&doi=10.1109%2fNANO.2012.6321912&partnerID=40&md5=beed2caa4faeca52d5a8736472297098",Conference Paper,Scopus,2-s2.0-84869195332
"Sharma, R., Uzunlar, E., Kumar, V., Saha, R., Yeow, X., Bashirullah, R., Naeemi, A., Kohl, P.","Design and fabrication of low-loss horizontal and vertical interconnect links using air-clad transmission lines and through silicon vias",2012,"Proceedings - Electronic Components and Technology Conference",,, 6249115,"2005","2012",,11,10.1109/ECTC.2012.6249115,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866865012&doi=10.1109%2fECTC.2012.6249115&partnerID=40&md5=18029850539b4df962eb4f3b46f36406",Conference Paper,Scopus,2-s2.0-84866865012
"Kani, N., Naeemi, A.","Circuit-technology co-optimization of heterogeneous hierarchical network-on-chips",2012,"2012 IEEE International Interconnect Technology Conference, IITC 2012",,, 6251645,"","",,,10.1109/IITC.2012.6251645,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866698371&doi=10.1109%2fIITC.2012.6251645&partnerID=40&md5=c734b545bf3f1ddcad9e656c1e5e4353",Conference Paper,Scopus,2-s2.0-84866698371
"Kumar, V., Sharma, R., Chen, J., Kapoor, A., Bashirullah, R., Kohl, P., Naeemi, A.","Compact modeling and performance optimization of 3D chip-to-chip interconnects with transmission lines, vias and discontinuities",2012,"2012 IEEE International Interconnect Technology Conference, IITC 2012",,, 6251646,"","",,,10.1109/IITC.2012.6251646,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866719557&doi=10.1109%2fIITC.2012.6251646&partnerID=40&md5=6858fbb93e650d8ad6fbb5b642594e65",Conference Paper,Scopus,2-s2.0-84866719557
"Kumar, V., Rakheja, S., Naeemi, A.","Performance and energy-per-bit modeling of multilayer graphene nanoribbon conductors",2012,"IEEE Transactions on Electron Devices","59","10", 6269074,"2753","2761",,29,10.1109/TED.2012.2208753,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84866741770&doi=10.1109%2fTED.2012.2208753&partnerID=40&md5=4eac3d0fb38498bf5f23737c78c2e610",Article,Scopus,2-s2.0-84866741770
"Pan, C., Naeemi, A.","System-level optimization and benchmarking of graphene PN junction logic system based on empirical CPI model",2012,"ICICDT 2012 - IEEE International Conference on Integrated Circuit Design and Technology",,, 6232850,"","",,5,10.1109/ICICDT.2012.6232850,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864688851&doi=10.1109%2fICICDT.2012.6232850&partnerID=40&md5=8bd62b75e58aec032dfb201d8b663662",Conference Paper,Scopus,2-s2.0-84864688851
"Ceyhan, A., Naeemi, A.","System-level design and performance modeling for multilevel interconnect networks for carbon nanotube field-effect transistors",2012,"ICICDT 2012 - IEEE International Conference on Integrated Circuit Design and Technology",,, 6232851,"","",,,10.1109/ICICDT.2012.6232851,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84864693902&doi=10.1109%2fICICDT.2012.6232851&partnerID=40&md5=52a952ff86977e6d96b41e579a9f57f3",Conference Paper,Scopus,2-s2.0-84864693902
"Pan, C., Naeemi, A.","Device- and system-level performance modeling for graphene P-N junction logic",2012,"Proceedings - International Symposium on Quality Electronic Design, ISQED",,, 6187504,"262","269",,14,10.1109/ISQED.2012.6187504,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84863648919&doi=10.1109%2fISQED.2012.6187504&partnerID=40&md5=825ae7cafab6dc969efe82992b721995",Conference Paper,Scopus,2-s2.0-84863648919
"Huang, G., Bakir, M.S., Naeemi, A., Meindl, J.D.","Power delivery for 3-D chip stacks: Physical modeling and design implication",2012,"IEEE Transactions on Components, Packaging and Manufacturing Technology","2","5", 6180190,"852","859",,19,10.1109/TCPMT.2012.2185047,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84860884896&doi=10.1109%2fTCPMT.2012.2185047&partnerID=40&md5=0dde2585be3a7f46fbcaa8c65f188acb",Article,Scopus,2-s2.0-84860884896
"D'amore, M., Sarto, M.S., Hanson, G.W., Naeemi, A., Tay, B.K.","Guest Editorial Special Issue on applications of nanotechnology in electromagnetic compatibility (nano-EMC)",2012,"IEEE Transactions on Electromagnetic Compatibility","54","1", 6145642,"2","5",,7,10.1109/TEMC.2012.2185501,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84857445906&doi=10.1109%2fTEMC.2012.2185501&partnerID=40&md5=224c2f9196ad75cdc30993c69408cdef",Editorial,Scopus,2-s2.0-84857445906
"Rakheja, S., Naeemi, A.","Graphene nanoribbon spin interconnects for nonlocal spin-torque circuits: Comparison of performance and energy per bit with CMOS interconnects",2012,"IEEE Transactions on Electron Devices","59","1", 6064882,"51","59",,5,10.1109/TED.2011.2171186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84855441485&doi=10.1109%2fTED.2011.2171186&partnerID=40&md5=87bc8e558a1f32b337644c2a84fa1fee",Article,Scopus,2-s2.0-84855441485
"Rakheja, S., Naeemi, A.","On physical limits and challenges of interconnects for spin devices",2011,"Proceedings of the IEEE Conference on Nanotechnology",,, 6144321,"1389","1394",,1,10.1109/NANO.2011.6144321,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84858994197&doi=10.1109%2fNANO.2011.6144321&partnerID=40&md5=134671ccf8df1e0da65abe3113ed2422",Conference Paper,Scopus,2-s2.0-84858994197
"Balakrishnan, A., Naeemi, A.","Interconnect network analysis of many-core chips",2011,"IEEE Transactions on Electron Devices","58","9", 5961614,"2831","2837",,6,10.1109/TED.2011.2158104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052092417&doi=10.1109%2fTED.2011.2158104&partnerID=40&md5=725fb1b9ed39dbf512c02d036a59d9d3",Article,Scopus,2-s2.0-80052092417
"Rakheja, S., Naeemi, A.","Interconnect performance and energy-per-bit for post-CMOS logic circuits: Modeling, analysis, and comparison with CMOS logic",2011,"2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011",,, 5940267,"","",,1,10.1109/IITC.2011.5940267,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052062333&doi=10.1109%2fIITC.2011.5940267&partnerID=40&md5=32212f85634db56e7d3fe8b6ab4f2e38",Conference Paper,Scopus,2-s2.0-80052062333
"Ceyhan, A., Naeemi, A.","Multilevel interconnect networks for the end of the roadmap: Conventional Cu/low-k and emerging carbon based interconnects",2011,"2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011",,, 5940314,"","",,1,10.1109/IITC.2011.5940314,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052073737&doi=10.1109%2fIITC.2011.5940314&partnerID=40&md5=5f40b0aff303865897df1a82c7b92006",Conference Paper,Scopus,2-s2.0-80052073737
"Kumar, V., Rakheja, S., Naeemi, A.","Modeling and optimization for multi-layer graphene nanoribbon conductors",2011,"2011 IEEE International Interconnect Technology Conference and 2011 Materials for Advanced Metallization, IITC/MAM 2011",,, 5940340,"","",,5,10.1109/IITC.2011.5940340,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052061514&doi=10.1109%2fIITC.2011.5940340&partnerID=40&md5=14fc14c8f4b06146f9f4d2baa2619a76",Conference Paper,Scopus,2-s2.0-80052061514
"Banerjee, A., Chatterjee, S., Naeemi, A., Chatterjee, A.","Power aware post-manufacture tuning of analog nanocircuits",2011,"Proceedings - 16th IEEE European Test Symposium, ETS 2011",,, 5957923,"57","62",,3,10.1109/ETS.2011.48,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-80052015408&doi=10.1109%2fETS.2011.48&partnerID=40&md5=b538814f02272bcc1f0e2fc66584353f",Conference Paper,Scopus,2-s2.0-80052015408
"Kumar, V., Bashirullah, R., Naeemi, A.","Modeling, optimization and benchmarking of chip-to-chip electrical interconnects with low loss air-clad dielectrics",2011,"Proceedings - Electronic Components and Technology Conference",,, 5898805,"2084","2090",,6,10.1109/ECTC.2011.5898805,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79960397379&doi=10.1109%2fECTC.2011.5898805&partnerID=40&md5=65af10ef9000f5f59f23978b37d9c607",Conference Paper,Scopus,2-s2.0-79960397379
"Rakheja, S., Naeemi, A.","Interconnection aspects of spin torque devices: Delay, energy-per-bit, and circuit size modeling",2011,"Proceedings of the 12th International Symposium on Quality Electronic Design, ISQED 2011",,, 5770811,"736","744",,1,10.1109/ISQED.2011.5770811,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79959233194&doi=10.1109%2fISQED.2011.5770811&partnerID=40&md5=4ac8e5a8b4883c95ebe8ae82df6d0cbf",Conference Paper,Scopus,2-s2.0-79959233194
"Rakheja, S., Naeemi, A.","Modeling interconnects for post-CMOS devices and comparison with copper interconnects",2011,"IEEE Transactions on Electron Devices","58","5", 5720298,"1319","1328",,10,10.1109/TED.2011.2109004,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79955531831&doi=10.1109%2fTED.2011.2109004&partnerID=40&md5=cfe0367fd4c9b3d18e7b490b927b88c3",Article,Scopus,2-s2.0-79955531831
"Jamal, O., Naeemi, A.","Ultralow-power single-wall carbon nanotube interconnects for subthreshold circuits",2011,"IEEE Transactions on Nanotechnology","10","1", 5645689,"99","101",,12,10.1109/TNANO.2010.2095428,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79551615374&doi=10.1109%2fTNANO.2010.2095428&partnerID=40&md5=b6050cb4cca108e4aa52bcafa96fe012",Article,Scopus,2-s2.0-79551615374
"Naeemi, A.","Work in progress - Carbon nanomaterials: A platform to teach fundamentals of nanoelectronics",2010,"Proceedings - Frontiers in Education Conference, FIE",,, 5673499,"S3C1","S3C2",,,10.1109/FIE.2010.5673499,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-78751498309&doi=10.1109%2fFIE.2010.5673499&partnerID=40&md5=1801b42b52cb60de2d57fa6adc971b4d",Conference Paper,Scopus,2-s2.0-78751498309
"Rakheja, S., Naeemi, A.","Interconnects for novel state variables: Performance modeling and device and circuit implications",2010,"IEEE Transactions on Electron Devices","57","10", 5557772,"2711","2718",,17,10.1109/TED.2010.2062186,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77957013644&doi=10.1109%2fTED.2010.2062186&partnerID=40&md5=76d6c073bdc3560b0acc70ecf1a8bfb9",Article,Scopus,2-s2.0-77957013644
"Balakrishnan, A., Naeemi, A.","Bandwidth, delay and energy aware optimization of global interconnects for many-core architectures",2010,"2010 IEEE International Interconnect Technology Conference, IITC 2010",,, 5510317,"","",,,10.1109/IITC.2010.5510317,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955605656&doi=10.1109%2fIITC.2010.5510317&partnerID=40&md5=b334cce6d4d9edb43db3a89cb6aa27ac",Conference Paper,Scopus,2-s2.0-77955605656
"Jamal, O., Naeemi, A.","Evolutionary and revolutionary interconnect technologies for performance enhancement of subthreshold circuits",2010,"2010 IEEE International Interconnect Technology Conference, IITC 2010",,, 5510733,"","",,2,10.1109/IITC.2010.5510733,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955637997&doi=10.1109%2fIITC.2010.5510733&partnerID=40&md5=30c604d1d94302413a274b01228aa56f",Conference Paper,Scopus,2-s2.0-77955637997
"Rakheja, S., Naeemi, A., Meindl, J.D.","Physical limitations on delay and energy dissipation of interconnects for post-CMOS devices",2010,"2010 IEEE International Interconnect Technology Conference, IITC 2010",,, 5510448,"","",,5,10.1109/IITC.2010.5510448,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77955596315&doi=10.1109%2fIITC.2010.5510448&partnerID=40&md5=fc80f1e10e277054bf7bc76dcde74995",Conference Paper,Scopus,2-s2.0-77955596315
"Meindl, J., Naeemi, A., Bakir, M., Murali, R.","Nanoelectronics in retrospect, prospect and principle",2010,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference","53",, 5434062,"31","35",,6,10.1109/ISSCC.2010.5434062,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77952200542&doi=10.1109%2fISSCC.2010.5434062&partnerID=40&md5=ca231ad7b30a052ab541f93f87eb7452",Conference Paper,Scopus,2-s2.0-77952200542
"Balakrishnan, A., Naeemi, A.","Optimal global interconnects for networks-on-chip in many-core architectures",2010,"IEEE Electron Device Letters","31","4", 14,"290","292",,7,10.1109/LED.2010.2041319,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-77950079703&doi=10.1109%2fLED.2010.2041319&partnerID=40&md5=ad48fc2be2db32b0a79b546de58db50d",Article,Scopus,2-s2.0-77950079703
"Naeemi, A., Meindl, J.D.","Compact physics-based circuit models for graphene nanoribbon interconnects",2009,"IEEE Transactions on Electron Devices","56","9",,"1822","1833",,116,10.1109/TED.2009.2026122,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-69549118314&doi=10.1109%2fTED.2009.2026122&partnerID=40&md5=9356130f80f4e8e1dcc9f86ca2a4d8ba",Article,Scopus,2-s2.0-69549118314
"Naeemi, A., Meindl, J.D.","Carbon nanotube interconnects",2009,"Annual Review of Materials Research","39",,,"255","275",,71,10.1146/annurev-matsci-082908-145247,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-67650932656&doi=10.1146%2fannurev-matsci-082908-145247&partnerID=40&md5=6e3c3f4f99819cb825b8f48a59d75861",Review,Scopus,2-s2.0-67650932656
"Naeemi, A., Meindl, J.D.","Physical models for electron transport in graphene nanoribbons and their junctions",2008,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4681605,"400","405",,,10.1109/ICCAD.2008.4681605,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849092154&doi=10.1109%2fICCAD.2008.4681605&partnerID=40&md5=7a06ac4960a7e336dade27e41bd5880a",Conference Paper,Scopus,2-s2.0-57849092154
"Bakir, M.S., King, C., Sekar, D., Thacker, H., Dang, B., Huang, G., Naeemi, A., Meindl, J.D.","3D heterogeneous integrated systems: Liquid cooling, power delivery, and implementation",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4672173,"663","670",,71,10.1109/CICC.2008.4672173,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-57849091297&doi=10.1109%2fCICC.2008.4672173&partnerID=40&md5=7c1f55ec31b0cbcc2e2009f56e1e720d",Conference Paper,Scopus,2-s2.0-57849091297
"Ni, D., Lam, Tm., Le Coz, Y.L., Naeemi, A., Meindl, J.D.","Estimation of an RLC granularity metric for a CNT-bundle interconnect stack",2008,"2008 Proceedings - 25th International VLSI Multilevel Interconnection Conference, VMIC 2008",,,,"291","295",,,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84888249848&partnerID=40&md5=8e0f50af5b8bf686e8a1aa7867eb0db6",Conference Paper,Scopus,2-s2.0-84888249848
"Naeemi, A., Meindl, J.D.","Performance modeling for single- and multiwall carbon nanotubes as signal and power interconnects in gigascale systems",2008,"IEEE Transactions on Electron Devices","55","10",,"2574","2582",,99,10.1109/TED.2008.2003028,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-53649107140&doi=10.1109%2fTED.2008.2003028&partnerID=40&md5=fcf425e66768f8716cbb285876a41da5",Article,Scopus,2-s2.0-53649107140
"Huang, G., Naeemi, A., Zhou, T., O'Connor, D., Muszynski, A., Singh, B., Becker, D., Venuto, J., Meindl, J.D.","Compact physical models for chip and package power and ground distribution networks for gigascale integration (GSI)",2008,"Proceedings - Electronic Components and Technology Conference",,, 4550040,"646","651",,6,10.1109/ECTC.2008.4550040,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-51349123200&doi=10.1109%2fECTC.2008.4550040&partnerID=40&md5=9e0c06aa499f7bd296b861832f320c2d",Conference Paper,Scopus,2-s2.0-51349123200
"Naeemi, A., Meindl, J.D.","Performance benchmarking for graphene nanoribbon, carbon Nanotube, and Cu interconnects",2008,"2008 IEEE International Interconnect Technology Conference, IITC",,, 4546961,"183","185",,42,10.1109/IITC.2008.4546961,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50949088091&doi=10.1109%2fIITC.2008.4546961&partnerID=40&md5=d8cb46f64d069012530999a26d9b6207",Conference Paper,Scopus,2-s2.0-50949088091
"Naeemi, A., Meindl, J.D.","Electron transport modeling for junctions of zigzag and armchair graphene nanoribbons (GNRs)",2008,"IEEE Electron Device Letters","29","5",,"497","499",,13,10.1109/LED.2008.920278,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43549122599&doi=10.1109%2fLED.2008.920278&partnerID=40&md5=e5d9c42613675037c64aeb6d71d47a55",Article,Scopus,2-s2.0-43549122599
"Huang, G., Sekar, D., Naeemi, A., Shakeri, K., Meindl, J.D.","Physical model for power supply noise and chip/package co-design in gigascale systems with the consideration of hot spots",2008,"Proceedings of the Custom Integrated Circuits Conference",,, 4405859,"841","844",,,10.1109/CICC.2007.4405859,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-39549085407&doi=10.1109%2fCICC.2007.4405859&partnerID=40&md5=ae1edad5b089ab01f40fae36fca0a135",Conference Paper,Scopus,2-s2.0-39549085407
"Naeemi, A., Bakir, M.S.","Chip-level and input/output interconnects for gigascale SOCs: Limits and opportunities",2007,"2006 IEEE International Systems-on-Chip Conference, SOC",,, 4063077,"323","324",,1,10.1109/SOCC.2006.283908,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-43749101118&doi=10.1109%2fSOCC.2006.283908&partnerID=40&md5=3c0b9a93edbbd3eaef31e4dacef338c6",Conference Paper,Scopus,2-s2.0-43749101118
"Huang, G., Bakir, M., Naeemi, A., Chen, H., Meindl, J.D.","Power delivery for 3D chip stacks: Physical modeling and design implication",2007,"IEEE Topical Meeting on Electrical Performance of Electronic Packaging",,, 4387161,"205","208",,94,10.1109/EPEP.2007.4387161,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-47949124019&doi=10.1109%2fEPEP.2007.4387161&partnerID=40&md5=9d9341ca449debd03e83686a506b9b9f",Conference Paper,Scopus,2-s2.0-47949124019
"Sekar, D.C., Naeemi, A., Sarvari, R., Davis, J.A., Meindl, J.D.","IntSim: A CAD tool for optimization of multilevel interconnect networks",2007,"IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD",,, 4397324,"560","567",,24,10.1109/ICCAD.2007.4397324,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249149815&doi=10.1109%2fICCAD.2007.4397324&partnerID=40&md5=981fac0ec556b5e60b78208077d4f623",Conference Paper,Scopus,2-s2.0-50249149815
"Naeemi, A., Huang, G., Meindl, J.D.","Performance modeling for carbon nanotube interconnects in on-chip power distribution",2007,"Proceedings - Electronic Components and Technology Conference",,, 4249917,"420","428",,11,10.1109/ECTC.2007.373831,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348863042&doi=10.1109%2fECTC.2007.373831&partnerID=40&md5=ae3fd89bfbd2aa155a2a56a01e094b87",Conference Paper,Scopus,2-s2.0-35348863042
"Gang, H., Sekar, D.C., Naeemi, A., Shakeri, K., Meindl, J.D.","Compact physical models for power supply noise and chip/package co-design of gigascale integration",2007,"Proceedings - Electronic Components and Technology Conference",,, 4250103,"1659","1666",,14,10.1109/ECTC.2007.374017,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-35348843366&doi=10.1109%2fECTC.2007.374017&partnerID=40&md5=01b67329049ce533454abc4d9421441d",Conference Paper,Scopus,2-s2.0-35348843366
"Naeemi, A., Meindl, J.D.","Carbon nanotube interconnects",2007,"Proceedings of the International Symposium on Physical Design",,, 1232014,"77","84",,18,10.1145/1231996.1232014,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547287228&doi=10.1145%2f1231996.1232014&partnerID=40&md5=3b871d8f57b53671db04e64303f26dda",Conference Paper,Scopus,2-s2.0-34547287228
"Sarvari, R., Naeemi, A., Zarkesh-Ha, P., Meindl, J.D.","Design and optimization for nanoscale power distribution networks in gigascale systems",2007,"Proceedings of the IEEE 2007 International Interconnect Technology Conference - Digest of Technical Papers",,, 4263698,"190","192",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34748856953&partnerID=40&md5=e0f4bf373b4cd79882d52055a3dc5dc1",Conference Paper,Scopus,2-s2.0-34748856953
"Naeemi, A., Sarvari, R., Meindl, J.D.","Performance modeling and optimization for single- and multi-wall carbon nanotube interconnects",2007,"Proceedings - Design Automation Conference",,, 4261247,"568","573",,16,10.1109/DAC.2007.375228,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34547293380&doi=10.1109%2fDAC.2007.375228&partnerID=40&md5=7c719c226453f321780150db503cc6e2",Conference Paper,Scopus,2-s2.0-34547293380
"Naeemi, A., Meindl, J.D.","Conductance modeling for graphene nanoribbon (GNR) interconnects",2007,"IEEE Electron Device Letters","28","5",,"428","431",,145,10.1109/LED.2007.895452,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-34247647567&doi=10.1109%2fLED.2007.895452&partnerID=40&md5=f58ef0b699f83bd348b4e856b8ba6d00",Article,Scopus,2-s2.0-34247647567
"Naeemi, A., Meindl, J.D.","Physical modeling of temperature coefficient of resistance for single- and multi-wall carbon nanotube interconnects",2007,"IEEE Electron Device Letters","28","2",,"135","138",,101,10.1109/LED.2006.889240,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33847406131&doi=10.1109%2fLED.2006.889240&partnerID=40&md5=24ceedeb5dfa015c8056e0baeda8402e",Article,Scopus,2-s2.0-33847406131
"Naeemi, A., Meindl, J.D.","Design and performance modeling for single-walled carbon nanotubes as local, semiglobal, and global interconnects in gigascale integrated systems",2007,"IEEE Transactions on Electron Devices","54","1",,"26","37",,170,10.1109/TED.2006.887210,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33846098642&doi=10.1109%2fTED.2006.887210&partnerID=40&md5=246d7cad0a88ccaf419e45b25cfbbcba",Article,Scopus,2-s2.0-33846098642
"Huang, G., Sekar, D., Naeemi, A., Shakeri, K., Meindl, J.D.","Physical Model for Power Supply Noise and Chip/Package Co-Design in Gigascale Systems with the Consideration of Hot Spots",2007,"Proceedings of the IEEE 2007 Custom Integrated Circuits Conference, CICC 2007",,, 4405859,"841","844",,6,10.1109/CICC.2007.4405859,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-79952927955&doi=10.1109%2fCICC.2007.4405859&partnerID=40&md5=e3cc40f631771d61900b3f8aeadd369e",Conference Paper,Scopus,2-s2.0-79952927955
"Naeemi, A., Sarvari, R., Meindl, J.D.","On-chip interconnect networks at the end of the roadmap: Limits and nanotechnology opportunities",2006,"2006 International Interconnect Technology Conference, IITC",,, 1648693,"221","223",,7,10.1109/IITC.2006.1648693,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-50249102275&doi=10.1109%2fIITC.2006.1648693&partnerID=40&md5=7508373b19337c6c087d6b6359a3d735",Conference Paper,Scopus,2-s2.0-50249102275
"Naeemi, A., Meindl, J.D.","Compact physical models for multiwall carbon-nanotube interconnects",2006,"IEEE Electron Device Letters","27","5",,"338","340",,223,10.1109/LED.2006.873765,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-33646248381&doi=10.1109%2fLED.2006.873765&partnerID=40&md5=800610c0a5752254559ceda85d21978a",Article,Scopus,2-s2.0-33646248381
"Naeemi, A., Meindl, J.D.","Impact of deep sub-ambient cooling on GSI interconnect performance",2005,"Proceedings of the IEEE 2005 International Interconnect Technology Conference, IITC",,, 7.14,"156","158",,4,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244483129&partnerID=40&md5=cb65975a36f8c039ac0ccf705b90ff49",Conference Paper,Scopus,2-s2.0-28244483129
"Sarvari, R., Naeemi, A., Venkatesan, R., Meindl, J.D.","Impact of size effects on the resistivity of copper wires and consequently the design and performance of metal interconnect networks",2005,"Proceedings of the IEEE 2005 International Interconnect Technology Conference, IITC",,, 9.5,"197","199",,9,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244437189&partnerID=40&md5=09dca9ad3510cc8627ce9146a814fcf6",Conference Paper,Scopus,2-s2.0-28244437189
"Huang, G., Naeemi, A., Meindl, J.D.","Minimizing energy-per-bit for On-board LC transmission lines",2005,"Proceedings of the IEEE 2005 International Interconnect Technology Conference, IITC",,, 4.3,"77","79",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-28244488674&partnerID=40&md5=308dd7520c2af0fe0478410702d04c25",Conference Paper,Scopus,2-s2.0-28244488674
"Naeemi, A., Joshi, Y., Fedorov, A., Kohl, P., Meindl, J.D.","The urgency of deep sub-ambient cooling for gigascale integration",2005,"2005 International Conference on Integrated Circuit Design and Technology, ICICDT",,, G7,"171","174",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-25844448084&partnerID=40&md5=e9bc9756a03bd9e35ff40eeabaa543d8",Conference Paper,Scopus,2-s2.0-25844448084
"Naeemi, A., Meindl, J.D.","Monolayer metallic nanotube interconnects: Promising candidates for short local interconnects",2005,"IEEE Electron Device Letters","26","8",,"544","546",,64,10.1109/LED.2005.852744,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-23844492770&doi=10.1109%2fLED.2005.852744&partnerID=40&md5=26a5d0c4f24e7eeff769fa7225bd575d",Article,Scopus,2-s2.0-23844492770
"Mule, A.V., Villalaz, R.A., Joseph, P.J., Naeemi, A., Kohl, P.A., Gaylord, T.K., Meindl, J.D.","Polylithic integration of electrical and optical interconnect technologies for gigascale fiber-to-the-chip communication",2005,"IEEE Transactions on Advanced Packaging","28","3",,"421","433",,10,10.1109/TADVP.2005.847838,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-24644488920&doi=10.1109%2fTADVP.2005.847838&partnerID=40&md5=7c579da75458cbb7c730ad9318d20efc",Article,Scopus,2-s2.0-24644488920
"Naeemi, A., Meindl, J.D.","Impact of electron-phonon scattering on the performance of carbon nanotube interconnects for GSI",2005,"IEEE Electron Device Letters","26","7",,"476","478",,45,10.1109/LED.2005.851130,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-22944446765&doi=10.1109%2fLED.2005.851130&partnerID=40&md5=7d4697d1a44f86b39f66e28be6749d49",Article,Scopus,2-s2.0-22944446765
"Naeemi, A., Sarvari, R., Meindl, J.D.","Performance comparison between carbon nanotube and copper interconnects for gigascale integration (GSI)",2005,"IEEE Electron Device Letters","26","2",,"84","86",,228,10.1109/LED.2004.841440,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-13444256520&doi=10.1109%2fLED.2004.841440&partnerID=40&md5=6a52aad8d9055912be891529a3a9ca99",Article,Scopus,2-s2.0-13444256520
"Naeemi, A., Sarvari, R., Meindl, J.D.","Performance comparison between carbon nanotube and copper interconnects for GSI",2004,"Technical Digest - International Electron Devices Meeting, IEDM",,,,"699","702",,27,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-21644462974&partnerID=40&md5=4dc5ae557041f16913912541f75cccf0",Conference Paper,Scopus,2-s2.0-21644462974
"Naeemi, A., Meindl, J.D.","An upper limit for aggregate I/O interconnect bandwidth of GSI chips constrained by power dissipation",2004,"Proceedings of the IEEE 2004 International Interconnect Technology Conference",,,,"157","159",,2,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8644235135&partnerID=40&md5=cc7ce6da676ef2f1a728b68260504d4d",Conference Paper,Scopus,2-s2.0-8644235135
"Sarvari, R., Naeemi, A., Meindl, J.D.","General compact model for bit-rate limit of electrical interconnects considering DC resistance, skin effect and surface scattering",2004,"Proceedings of the IEEE 2004 International Interconnect Technology Conference",,,,"163","165",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8644247583&partnerID=40&md5=23dadff40159e23517990dc70e6b4a36",Conference Paper,Scopus,2-s2.0-8644247583
"Naeemi, A., Davis, J.A., Meindl, J.D.","Compact physical models for multilevel interconnect crosstalk in gigascale integration (GSI)",2004,"IEEE Transactions on Electron Devices","51","11",,"1902","1912",,24,10.1109/TED.2004.837379,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-8144224616&doi=10.1109%2fTED.2004.837379&partnerID=40&md5=2885d1607591feb99048b055bffe9446",Article,Scopus,2-s2.0-8144224616
"Naeemi, A., Davis, J.A., Meindl, J.D.","Analysis and optimization of coplanar RLC lines for GSI global interconnection",2004,"IEEE Transactions on Electron Devices","51","6",,"985","994",,7,10.1109/TED.2004.829517,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-2942648498&doi=10.1109%2fTED.2004.829517&partnerID=40&md5=c17ae66a011bbe01ceff682fc85c2231",Article,Scopus,2-s2.0-2942648498
"Naeemi, A., Xu, J., Mule, A.V., Gaylord, T.K., Meindl, J.D.","Optical and electrical interconnect partition length based on chip-to-chip bandwidth maximization",2004,"IEEE Photonics Technology Letters","16","4",,"1221","1223",,19,10.1109/LPT.2004.824623,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-1942468606&doi=10.1109%2fLPT.2004.824623&partnerID=40&md5=6ab63e69fe34ee30c7be4a472b68ab3c",Article,Scopus,2-s2.0-1942468606
"Naeemi, A., Venkatesan, R., Meindl, J.D.","Optimal global interconnects for GSI",2003,"IEEE Transactions on Electron Devices","50","4",,"980","987",,40,10.1109/TED.2003.812104,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0038494696&doi=10.1109%2fTED.2003.812104&partnerID=40&md5=82a3019b8cc5a5174d4cbfeebe7c2035",Article,Scopus,2-s2.0-0038494696
"Naeemi, A., Mule, A.V., Meindl, J.D.","Partition length between board-level electrical and optical interconnects",2003,"Proceedings of the IEEE 2003 International Interconnect Technology Conference, IITC 2003",,, 1219762,"230","232",,11,10.1109/IITC.2003.1219762,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4544260131&doi=10.1109%2fIITC.2003.1219762&partnerID=40&md5=42608617db4fdc907f2264a804514666",Conference Paper,Scopus,2-s2.0-4544260131
"Naeemi, A., Davis, J.A., Meindl, J.D.","Compact physical models for multilevel interconnect crosstalk in a gigascale SoC",2003,"Proceedings - IEEE International SOC Conference, SOCC 2003",,, 1241492,"199","202",,,10.1109/SOC.2003.1241492,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-84945376481&doi=10.1109%2fSOC.2003.1241492&partnerID=40&md5=a594dda4de90ddb6cd92c8b51f53545c",Conference Paper,Scopus,2-s2.0-84945376481
"Naeemi, A., Davis, J.A., Meindl, J.D.","Optimal global interconnecting devices for GSI",2002,"Technical Digest - International Electron Devices Meeting",,,,"319","322",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0036928166&partnerID=40&md5=4e530ab52968f6e443cb17fd39999952",Conference Paper,Scopus,2-s2.0-0036928166
"Naeemi, A., Venkatesan, R., Meindl, J.D.","System-on-a-chip global interconnect optimization",2002,"Proceedings of the Annual IEEE International ASIC Conference and Exhibit","2002-January",, 1158092,"399","403",,14,10.1109/ASIC.2002.1158092,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-27644483860&doi=10.1109%2fASIC.2002.1158092&partnerID=40&md5=3459b20ba97f30b1894ac9358909fce2",Conference Paper,Scopus,2-s2.0-27644483860
"Mule, A.V., Naeemi, A., Glytsis, E.N., Gaylord, T.K., Meindl, J.D.","Towards a comparison between chip-level optical interconnection and board-level exterconnection",2002,"Proceedings of the IEEE 2002 International Interconnect Technology Conference, IITC 2002",,, 1014898,"92","94",,3,10.1109/IITC.2002.1014898,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-4644259796&doi=10.1109%2fIITC.2002.1014898&partnerID=40&md5=84389148f1293229b277017c68bc77b8",Conference Paper,Scopus,2-s2.0-4644259796
"Naeemi, A., Davis, J.A., Meindl, J.D.","Analytical models for coupled distributed RLC lines with ideal and non-ideal return paths",2001,"Technical Digest - International Electron Devices Meeting",,,,"689","692",,5,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035718379&partnerID=40&md5=a825390c14a47d9b79b8440c12f41af3",Conference Paper,Scopus,2-s2.0-0035718379
"Meindl, J.D., Venkatesan, R., Davis, J.A., Joyner, J., Naeemi, A., Zarkesh-Ha, P., Bakir, M., Mulé, T., Kohl, P.A., Martin, K.P.","Interconnecting device opportunities for gigascale integration (GSI)",2001,"Technical Digest - International Electron Devices Meeting",,,,"525","528",,26,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035716692&partnerID=40&md5=e31c27578f8738b665775419326d8586",Conference Paper,Scopus,2-s2.0-0035716692
"Naeemi, A., Patel, C.S., Bakir, M.S., Zarkesh-Ha, P., Martin, K.P., Meindl, J.D.","Sea of leads: A disruptive paradigm for a system-on-a-chip (SoC)",2001,"Digest of Technical Papers - IEEE International Solid-State Circuits Conference",,,,"280","281",,16,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0035058589&partnerID=40&md5=5695a731c675980496da02ed1dcf9a50",Conference Paper,Scopus,2-s2.0-0035058589
"Naeemi, Azad, Zarkesh-Ha, Payman, Patel, Chirag S., Meindl, James D.","Performance improvement using on-board wires for on-chip interconnects",2000,"IEEE Topical Meeting on Electrical Performance of Electronic Packaging",,,,"325","328",,6,,"https://www.scopus.com/inward/record.uri?eid=2-s2.0-0034515886&partnerID=40&md5=e5259144459e3bd1dcae544ff45f37d9",Article,Scopus,2-s2.0-0034515886
