TOPLEVEL_LANG ?= verilog

VERILOG_SOURCES += $(SPINALROOT)/I2CMasterHALTester.v

TOPLEVEL=I2CMasterHALTester
MODULE=I2CMasterHALTester

include ../../../common/Makefile.sim
