;redcode
;assert 1
	SPL 0, <40
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	SUB @0, @2
	ADD 10, 30
	ADD 10, 30
	SUB @0, @2
	DJN -7, #-20
	ADD #72, @106
	SLT 210, 60
	ADD 210, 60
	DJN 702, 60
	DJN 702, 60
	SUB @0, @2
	DJN @12, #260
	SUB -12, @13
	JMN 0, #62
	SUB @121, 103
	JMN 0, #2
	SUB @117, 100
	JMN -77, #-20
	DJN 0, <40
	ADD 210, 60
	JMN -1, @-20
	DJN @127, 138
	SLT 210, 60
	ADD #270, <1
	SUB @117, 700
	MOV #72, @108
	SUB @117, 100
	MOV @121, 106
	SUB @117, 700
	JMN @30, 9
	SUB @117, 700
	SUB @-127, 100
	MOV -1, <-26
	MOV -1, <-26
	CMP -207, <-120
	MOV -1, <-26
	CMP @117, 100
	JMN -7, #-20
	SPL <117, 700
	CMP -207, <-120
	CMP -207, <-120
	MOV -1, <-26
	SPL 0, <40
	DAT #210, #60
	MOV -1, <-26
	MOV -1, <-26
