

================================================================
== Vitis HLS Report for 'mq_pointer_table_500_s'
================================================================
* Date:           Tue Aug 15 18:30:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        rocev2_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.40 ns|  4.602 ns|     1.73 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        3|        3|  19.200 ns|  19.200 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      53|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        3|     -|       0|       0|    -|
|Multiplexer      |        -|     -|       -|     113|    -|
|Register         |        -|     -|     193|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        3|     0|     193|     198|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +--------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory       |                           Module                          | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |ptr_table_head_V_U  |mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   500|   16|     1|         8000|
    |ptr_table_tail_V_U  |mq_pointer_table_500_s_ptr_table_head_V_RAM_T2P_BRAM_1R1W  |        1|  0|   0|    0|   500|   16|     1|         8000|
    |ptr_table_valid_U   |mq_pointer_table_500_s_ptr_table_valid_RAM_T2P_BRAM_1R1W   |        1|  0|   0|    0|   500|    1|     1|          500|
    +--------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total               |                                                           |        3|  0|   0|    0|  1500|   33|     3|        16500|
    +--------------------+-----------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |ap_condition_412                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_413                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_418                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_421                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_427                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_430                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_434                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op101_write_state4   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op108_write_state4   |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op38_read_state2     |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op94_write_state4    |       and|   0|  0|   2|           1|           1|
    |tmp_i_254_nbreadreq_fu_90_p3      |       and|   0|  0|   2|           1|           0|
    |tmp_i_nbreadreq_fu_76_p3          |       and|   0|  0|   2|           1|           0|
    |icmp_ln1019_fu_354_p2             |      icmp|   0|  0|  13|          16|          16|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |        or|   0|  0|   2|           1|           1|
    |or_ln146_fu_284_p2                |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln146_fu_274_p2               |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  53|          36|          36|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_done                    |   9|          2|    1|          2|
    |mq_lockedKey_V             |   9|          2|   16|         32|
    |mq_pointerReqFifo_blk_n    |   9|          2|    1|          2|
    |mq_pointerRspFifo_blk_n    |   9|          2|    1|          2|
    |mq_pointerRspFifo_din      |  17|          4|   48|        192|
    |mq_pointerUpdFifo_blk_n    |   9|          2|    1|          2|
    |ptr_table_head_V_address1  |  17|          4|    9|         36|
    |ptr_table_tail_V_address1  |  17|          4|    9|         36|
    |ptr_table_valid_address1   |  17|          4|    9|         36|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 113|         26|   95|        340|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   1|   0|    1|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                 |   1|   0|    1|          0|
    |mq_isLocked                             |   1|   0|    1|          0|
    |mq_isLocked_load_reg_453                |   1|   0|    1|          0|
    |mq_isLocked_load_reg_453_pp0_iter2_reg  |   1|   0|    1|          0|
    |mq_lockedKey_V                          |  16|   0|   16|          0|
    |mq_request_key_V                        |  16|   0|   16|          0|
    |mq_request_key_V_load_reg_465           |  16|   0|   16|          0|
    |mq_wait                                 |   1|   0|    1|          0|
    |mq_wait_load_reg_457                    |   1|   0|    1|          0|
    |mq_wait_load_reg_457_pp0_iter2_reg      |   1|   0|    1|          0|
    |or_ln146_reg_461                        |   1|   0|    1|          0|
    |or_ln146_reg_461_pp0_iter2_reg          |   1|   0|    1|          0|
    |tmp_i_reg_428                           |   1|   0|    1|          0|
    |tmp_reg_476                             |   1|   0|    1|          0|
    |tmp_reg_476_pp0_iter2_reg               |   1|   0|    1|          0|
    |trunc_ln148_reg_470                     |  16|   0|   16|          0|
    |udpate_entry_head_V_reg_438             |  16|   0|   16|          0|
    |udpate_entry_tail_V_reg_443             |  16|   0|   16|          0|
    |udpate_entry_valid_reg_448              |   1|   0|    1|          0|
    |udpate_key_V_reg_432                    |  16|   0|   16|          0|
    |tmp_i_reg_428                           |  64|  32|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 193|  32|  130|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+-----------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |     Source Object     |    C Type    |
+----------------------------------+-----+-----+------------+-----------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|  mq_pointer_table<500>|  return value|
|mq_pointerUpdFifo_dout            |   in|   64|     ap_fifo|      mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_num_data_valid  |   in|    2|     ap_fifo|      mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_fifo_cap        |   in|    2|     ap_fifo|      mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_empty_n         |   in|    1|     ap_fifo|      mq_pointerUpdFifo|       pointer|
|mq_pointerUpdFifo_read            |  out|    1|     ap_fifo|      mq_pointerUpdFifo|       pointer|
|mq_pointerReqFifo_dout            |   in|   32|     ap_fifo|      mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_num_data_valid  |   in|    2|     ap_fifo|      mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_fifo_cap        |   in|    2|     ap_fifo|      mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_empty_n         |   in|    1|     ap_fifo|      mq_pointerReqFifo|       pointer|
|mq_pointerReqFifo_read            |  out|    1|     ap_fifo|      mq_pointerReqFifo|       pointer|
|mq_pointerRspFifo_din             |  out|   48|     ap_fifo|      mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_num_data_valid  |   in|    2|     ap_fifo|      mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_fifo_cap        |   in|    2|     ap_fifo|      mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_full_n          |   in|    1|     ap_fifo|      mq_pointerRspFifo|       pointer|
|mq_pointerRspFifo_write           |  out|    1|     ap_fifo|      mq_pointerRspFifo|       pointer|
+----------------------------------+-----+-----+------------+-----------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.33>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i64P0A, i64 %mq_pointerUpdFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln137 = br i1 %tmp_i, void %if.else.i, void %if.then.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:137]   --->   Operation 6 'br' 'br_ln137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%br_ln0 = br void %mq_pointer_table<500>.exit"   --->   Operation 7 'br' 'br_ln0' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (2.33ns)   --->   "%mq_pointerUpdFifo_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %mq_pointerUpdFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 8 'read' 'mq_pointerUpdFifo_read' <Predicate = (tmp_i)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%udpate_key_V = trunc i64 %mq_pointerUpdFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 9 'trunc' 'udpate_key_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%udpate_entry_head_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mq_pointerUpdFifo_read, i32 16, i32 31" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 10 'partselect' 'udpate_entry_head_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%udpate_entry_tail_V = partselect i16 @_ssdm_op_PartSelect.i16.i64.i32.i32, i64 %mq_pointerUpdFifo_read, i32 32, i32 47" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 11 'partselect' 'udpate_entry_tail_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%udpate_entry_valid = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %mq_pointerUpdFifo_read, i64 48" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:139]   --->   Operation 12 'bitselect' 'udpate_entry_valid' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln145 = br void %mq_pointer_table<500>.exit" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:145]   --->   Operation 13 'br' 'br_ln145' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %mq_pointerRspFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mq_pointerReqFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mq_pointerUpdFifo, void @empty_5, i32 0, i32 0, void @empty_6, i32 0, i32 0, void @empty_6, void @empty_6, void @empty_6, i32 0, i32 0, i32 0, i32 0, void @empty_6, void @empty_6, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%specpipeline_ln119 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:119]   --->   Operation 26 'specpipeline' 'specpipeline_ln119' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %ptr_table_head_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 27 'specmemcore' 'specmemcore_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i16 %ptr_table_tail_V, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 28 'specmemcore' 'specmemcore_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln127 = specmemcore void @_ssdm_op_SpecMemCore, i1 %ptr_table_valid, i64 666, i64 30, i64 18446744073709551615" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:127]   --->   Operation 29 'specmemcore' 'specmemcore_ln127' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%mq_lockedKey_V_load = load i16 %mq_lockedKey_V"   --->   Operation 30 'load' 'mq_lockedKey_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%mq_isLocked_load = load i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 31 'load' 'mq_isLocked_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i_254 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %mq_pointerReqFifo, i32 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 32 'nbreadreq' 'tmp_i_254' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node or_ln146)   --->   "%xor_ln146 = xor i1 %tmp_i_254, i1 1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 33 'xor' 'xor_ln146' <Predicate = (!tmp_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%mq_wait_load = load i1 %mq_wait" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 34 'load' 'mq_wait_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.48ns) (out node of the LUT)   --->   "%or_ln146 = or i1 %mq_wait_load, i1 %xor_ln146" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 35 'or' 'or_ln146' <Predicate = (!tmp_i)> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%mq_request_key_V_load = load i16 %mq_request_key_V"   --->   Operation 36 'load' 'mq_request_key_V_load' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln146 = br i1 %or_ln146, void %if.then15.i, void %if.else24.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:146]   --->   Operation 37 'br' 'br_ln146' <Predicate = (!tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (2.33ns)   --->   "%mq_pointerReqFifo_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mq_pointerReqFifo" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 38 'read' 'mq_pointerReqFifo_read' <Predicate = (!tmp_i & !or_ln146)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln148 = trunc i32 %mq_pointerReqFifo_read" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 39 'trunc' 'trunc_ln148' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln148 = store i16 %trunc_ln148, i16 %mq_request_key_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 40 'store' 'store_ln148' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mq_pointerReqFifo_read, i32 16" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:148]   --->   Operation 41 'bitselect' 'tmp' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %tmp, void %if.else18.i, void %land.lhs.true16.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 42 'br' 'br_ln149' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln149 = br i1 %mq_isLocked_load, void %if.then21.i, void %if.then17.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:149]   --->   Operation 43 'br' 'br_ln149' <Predicate = (!tmp_i & !or_ln146 & tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.84ns)   --->   "%store_ln158 = store i1 1, i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:158]   --->   Operation 44 'store' 'store_ln158' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.84>
ST_2 : Operation 45 [1/1] (0.84ns)   --->   "%store_ln159 = store i16 %trunc_ln148, i16 %mq_lockedKey_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:159]   --->   Operation 45 'store' 'store_ln159' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.84>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end23.i"   --->   Operation 46 'br' 'br_ln0' <Predicate = (!tmp_i & !or_ln146 & !mq_isLocked_load) | (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.84ns)   --->   "%store_ln151 = store i1 1, i1 %mq_wait" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:151]   --->   Operation 47 'store' 'store_ln151' <Predicate = (!tmp_i & !or_ln146 & tmp & mq_isLocked_load)> <Delay = 0.84>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln152 = br void %if.end23.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:152]   --->   Operation 48 'br' 'br_ln152' <Predicate = (!tmp_i & !or_ln146 & tmp & mq_isLocked_load)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln162 = br void %if.end31.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:162]   --->   Operation 49 'br' 'br_ln162' <Predicate = (!tmp_i & !or_ln146)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln163 = br i1 %mq_wait_load, void %if.end30.i, void %if.then25.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:163]   --->   Operation 50 'br' 'br_ln163' <Predicate = (!tmp_i & or_ln146)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln165 = br i1 %mq_isLocked_load, void %if.then26.i, void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:165]   --->   Operation 51 'br' 'br_ln165' <Predicate = (!tmp_i & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%store_ln168 = store i1 1, i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:168]   --->   Operation 52 'store' 'store_ln168' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.84>
ST_2 : Operation 53 [1/1] (0.84ns)   --->   "%store_ln169 = store i16 %mq_request_key_V_load, i16 %mq_lockedKey_V" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:169]   --->   Operation 53 'store' 'store_ln169' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.84>
ST_2 : Operation 54 [1/1] (0.84ns)   --->   "%store_ln170 = store i1 0, i1 %mq_wait" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:170]   --->   Operation 54 'store' 'store_ln170' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.84>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln172 = br void %if.end30.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:172]   --->   Operation 55 'br' 'br_ln172' <Predicate = (!tmp_i & or_ln146 & mq_wait_load)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end31.i"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!tmp_i & or_ln146)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln541 = zext i16 %udpate_key_V"   --->   Operation 57 'zext' 'zext_ln541' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 58 'getelementptr' 'ptr_table_head_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 59 'getelementptr' 'ptr_table_tail_V_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 60 'getelementptr' 'ptr_table_valid_addr' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.26ns)   --->   "%store_ln140 = store i16 %udpate_entry_head_V, i9 %ptr_table_head_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 61 'store' 'store_ln140' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_2 : Operation 62 [1/1] (2.26ns)   --->   "%store_ln140 = store i16 %udpate_entry_tail_V, i9 %ptr_table_tail_V_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 62 'store' 'store_ln140' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_2 : Operation 63 [1/1] (2.26ns)   --->   "%store_ln140 = store i1 %udpate_entry_valid, i9 %ptr_table_valid_addr" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:140]   --->   Operation 63 'store' 'store_ln140' <Predicate = (tmp_i)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_2 : Operation 64 [1/1] (1.18ns)   --->   "%icmp_ln1019 = icmp_eq  i16 %mq_lockedKey_V_load, i16 %udpate_key_V"   --->   Operation 64 'icmp' 'icmp_ln1019' <Predicate = (tmp_i)> <Delay = 1.18> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln141 = br i1 %icmp_ln1019, void %if.end.i, void %if.then13.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:141]   --->   Operation 65 'br' 'br_ln141' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.84ns)   --->   "%store_ln143 = store i1 0, i1 %mq_isLocked" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:143]   --->   Operation 66 'store' 'store_ln143' <Predicate = (tmp_i & icmp_ln1019)> <Delay = 0.84>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln144 = br void %if.end.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:144]   --->   Operation 67 'br' 'br_ln144' <Predicate = (tmp_i & icmp_ln1019)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.26>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln541_4 = zext i16 %trunc_ln148"   --->   Operation 68 'zext' 'zext_ln541_4' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr_1 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 69 'getelementptr' 'ptr_table_head_V_addr_1' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr_1 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 70 'getelementptr' 'ptr_table_tail_V_addr_1' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_1 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_4" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 71 'getelementptr' 'ptr_table_valid_addr_1' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_3 : Operation 72 [2/2] (2.26ns)   --->   "%ptr_table_head_V_load = load i9 %ptr_table_head_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 72 'load' 'ptr_table_head_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 73 [2/2] (2.26ns)   --->   "%ptr_table_tail_V_load = load i9 %ptr_table_tail_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 73 'load' 'ptr_table_tail_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 74 [2/2] (2.26ns)   --->   "%ptr_table_valid_load = load i9 %ptr_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 74 'load' 'ptr_table_valid_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln541_6 = zext i16 %trunc_ln148"   --->   Operation 75 'zext' 'zext_ln541_6' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr_3 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 76 'getelementptr' 'ptr_table_head_V_addr_3' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr_3 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 77 'getelementptr' 'ptr_table_tail_V_addr_3' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_3 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_6" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 78 'getelementptr' 'ptr_table_valid_addr_3' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_3 : Operation 79 [2/2] (2.26ns)   --->   "%ptr_table_head_V_load_2 = load i9 %ptr_table_head_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 79 'load' 'ptr_table_head_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 80 [2/2] (2.26ns)   --->   "%ptr_table_tail_V_load_2 = load i9 %ptr_table_tail_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 80 'load' 'ptr_table_tail_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 81 [2/2] (2.26ns)   --->   "%ptr_table_valid_load_2 = load i9 %ptr_table_valid_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 81 'load' 'ptr_table_valid_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln541_5 = zext i16 %mq_request_key_V_load"   --->   Operation 82 'zext' 'zext_ln541_5' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%ptr_table_head_V_addr_2 = getelementptr i16 %ptr_table_head_V, i64 0, i64 %zext_ln541_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 83 'getelementptr' 'ptr_table_head_V_addr_2' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%ptr_table_tail_V_addr_2 = getelementptr i16 %ptr_table_tail_V, i64 0, i64 %zext_ln541_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 84 'getelementptr' 'ptr_table_tail_V_addr_2' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%ptr_table_valid_addr_2 = getelementptr i1 %ptr_table_valid, i64 0, i64 %zext_ln541_5" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 85 'getelementptr' 'ptr_table_valid_addr_2' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_3 : Operation 86 [2/2] (2.26ns)   --->   "%ptr_table_head_V_load_1 = load i9 %ptr_table_head_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 86 'load' 'ptr_table_head_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 87 [2/2] (2.26ns)   --->   "%ptr_table_tail_V_load_1 = load i9 %ptr_table_tail_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 87 'load' 'ptr_table_tail_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_3 : Operation 88 [2/2] (2.26ns)   --->   "%ptr_table_valid_load_1 = load i9 %ptr_table_valid_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 88 'load' 'ptr_table_valid_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>

State 4 <SV = 3> <Delay = 4.60>
ST_4 : Operation 89 [1/2] (2.26ns)   --->   "%ptr_table_head_V_load = load i9 %ptr_table_head_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 89 'load' 'ptr_table_head_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 90 [1/2] (2.26ns)   --->   "%ptr_table_tail_V_load = load i9 %ptr_table_tail_V_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 90 'load' 'ptr_table_tail_V_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 91 [1/2] (2.26ns)   --->   "%ptr_table_valid_load = load i9 %ptr_table_valid_addr_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 91 'load' 'ptr_table_valid_load' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_131_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load, i16 %ptr_table_tail_V_load, i16 %ptr_table_head_V_load" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 92 'bitconcatenate' 'tmp_131_i' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln155 = zext i33 %tmp_131_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 93 'zext' 'zext_ln155' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (2.33ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln155" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 94 'write' 'write_ln155' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln156 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:156]   --->   Operation 95 'br' 'br_ln156' <Predicate = (!tmp_i & !or_ln146 & !tmp)> <Delay = 0.00>
ST_4 : Operation 96 [1/2] (2.26ns)   --->   "%ptr_table_head_V_load_2 = load i9 %ptr_table_head_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 96 'load' 'ptr_table_head_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 97 [1/2] (2.26ns)   --->   "%ptr_table_tail_V_load_2 = load i9 %ptr_table_tail_V_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 97 'load' 'ptr_table_tail_V_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 98 [1/2] (2.26ns)   --->   "%ptr_table_valid_load_2 = load i9 %ptr_table_valid_addr_3" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 98 'load' 'ptr_table_valid_load_2' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_133_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load_2, i16 %ptr_table_tail_V_load_2, i16 %ptr_table_head_V_load_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 99 'bitconcatenate' 'tmp_133_i' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%zext_ln155_1 = zext i33 %tmp_133_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 100 'zext' 'zext_ln155_1' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (2.33ns)   --->   "%write_ln155 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln155_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:155]   --->   Operation 101 'write' 'write_ln155' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln160 = br void %if.end22.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:160]   --->   Operation 102 'br' 'br_ln160' <Predicate = (!tmp_i & !or_ln146 & tmp & !mq_isLocked_load)> <Delay = 0.00>
ST_4 : Operation 103 [1/2] (2.26ns)   --->   "%ptr_table_head_V_load_1 = load i9 %ptr_table_head_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 103 'load' 'ptr_table_head_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 104 [1/2] (2.26ns)   --->   "%ptr_table_tail_V_load_1 = load i9 %ptr_table_tail_V_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 104 'load' 'ptr_table_tail_V_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 500> <RAM>
ST_4 : Operation 105 [1/2] (2.26ns)   --->   "%ptr_table_valid_load_1 = load i9 %ptr_table_valid_addr_2" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 105 'load' 'ptr_table_valid_load_1' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.26> <CoreInst = "RAM_T2P_BRAM">   --->   Core 94 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 2.26> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 1> <Depth = 500> <RAM>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_132_i = bitconcatenate i33 @_ssdm_op_BitConcatenate.i33.i1.i16.i16, i1 %ptr_table_valid_load_1, i16 %ptr_table_tail_V_load_1, i16 %ptr_table_head_V_load_1" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 106 'bitconcatenate' 'tmp_132_i' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln167 = zext i33 %tmp_132_i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 107 'zext' 'zext_ln167' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (2.33ns)   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i48P0A, i48 %mq_pointerRspFifo, i48 %zext_ln167" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:167]   --->   Operation 108 'write' 'write_ln167' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 2.33> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 48> <Depth = 2> <FIFO>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln171 = br void %if.end29.i" [/home/weigao/Desktop/Vitis_with_100Gbps_TCP-IP/fpga-network-stack/hls/rocev2/../ib_transport_protocol/multi_queue/multi_queue.hpp:171]   --->   Operation 109 'br' 'br_ln171' <Predicate = (!tmp_i & or_ln146 & !mq_isLocked_load & mq_wait_load)> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mq_pointerUpdFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mq_lockedKey_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ mq_isLocked]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ ptr_table_head_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ptr_table_tail_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ ptr_table_valid]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ mq_pointerReqFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mq_wait]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ mq_request_key_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
Port [ mq_pointerRspFifo]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp_i                   (nbreadreq     ) [ 01111]
br_ln137                (br            ) [ 00000]
br_ln0                  (br            ) [ 00000]
mq_pointerUpdFifo_read  (read          ) [ 00000]
udpate_key_V            (trunc         ) [ 01100]
udpate_entry_head_V     (partselect    ) [ 01100]
udpate_entry_tail_V     (partselect    ) [ 01100]
udpate_entry_valid      (bitselect     ) [ 01100]
br_ln145                (br            ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specinterface_ln0       (specinterface ) [ 00000]
specpipeline_ln119      (specpipeline  ) [ 00000]
specmemcore_ln127       (specmemcore   ) [ 00000]
specmemcore_ln127       (specmemcore   ) [ 00000]
specmemcore_ln127       (specmemcore   ) [ 00000]
mq_lockedKey_V_load     (load          ) [ 00000]
mq_isLocked_load        (load          ) [ 01111]
tmp_i_254               (nbreadreq     ) [ 00000]
xor_ln146               (xor           ) [ 00000]
mq_wait_load            (load          ) [ 01111]
or_ln146                (or            ) [ 01111]
mq_request_key_V_load   (load          ) [ 01010]
br_ln146                (br            ) [ 00000]
mq_pointerReqFifo_read  (read          ) [ 00000]
trunc_ln148             (trunc         ) [ 01010]
store_ln148             (store         ) [ 00000]
tmp                     (bitselect     ) [ 01111]
br_ln149                (br            ) [ 00000]
br_ln149                (br            ) [ 00000]
store_ln158             (store         ) [ 00000]
store_ln159             (store         ) [ 00000]
br_ln0                  (br            ) [ 00000]
store_ln151             (store         ) [ 00000]
br_ln152                (br            ) [ 00000]
br_ln162                (br            ) [ 00000]
br_ln163                (br            ) [ 00000]
br_ln165                (br            ) [ 00000]
store_ln168             (store         ) [ 00000]
store_ln169             (store         ) [ 00000]
store_ln170             (store         ) [ 00000]
br_ln172                (br            ) [ 00000]
br_ln0                  (br            ) [ 00000]
zext_ln541              (zext          ) [ 00000]
ptr_table_head_V_addr   (getelementptr ) [ 00000]
ptr_table_tail_V_addr   (getelementptr ) [ 00000]
ptr_table_valid_addr    (getelementptr ) [ 00000]
store_ln140             (store         ) [ 00000]
store_ln140             (store         ) [ 00000]
store_ln140             (store         ) [ 00000]
icmp_ln1019             (icmp          ) [ 01100]
br_ln141                (br            ) [ 00000]
store_ln143             (store         ) [ 00000]
br_ln144                (br            ) [ 00000]
zext_ln541_4            (zext          ) [ 00000]
ptr_table_head_V_addr_1 (getelementptr ) [ 01001]
ptr_table_tail_V_addr_1 (getelementptr ) [ 01001]
ptr_table_valid_addr_1  (getelementptr ) [ 01001]
zext_ln541_6            (zext          ) [ 00000]
ptr_table_head_V_addr_3 (getelementptr ) [ 01001]
ptr_table_tail_V_addr_3 (getelementptr ) [ 01001]
ptr_table_valid_addr_3  (getelementptr ) [ 01001]
zext_ln541_5            (zext          ) [ 00000]
ptr_table_head_V_addr_2 (getelementptr ) [ 01001]
ptr_table_tail_V_addr_2 (getelementptr ) [ 01001]
ptr_table_valid_addr_2  (getelementptr ) [ 01001]
ptr_table_head_V_load   (load          ) [ 00000]
ptr_table_tail_V_load   (load          ) [ 00000]
ptr_table_valid_load    (load          ) [ 00000]
tmp_131_i               (bitconcatenate) [ 00000]
zext_ln155              (zext          ) [ 00000]
write_ln155             (write         ) [ 00000]
br_ln156                (br            ) [ 00000]
ptr_table_head_V_load_2 (load          ) [ 00000]
ptr_table_tail_V_load_2 (load          ) [ 00000]
ptr_table_valid_load_2  (load          ) [ 00000]
tmp_133_i               (bitconcatenate) [ 00000]
zext_ln155_1            (zext          ) [ 00000]
write_ln155             (write         ) [ 00000]
br_ln160                (br            ) [ 00000]
ptr_table_head_V_load_1 (load          ) [ 00000]
ptr_table_tail_V_load_1 (load          ) [ 00000]
ptr_table_valid_load_1  (load          ) [ 00000]
tmp_132_i               (bitconcatenate) [ 00000]
zext_ln167              (zext          ) [ 00000]
write_ln167             (write         ) [ 00000]
br_ln171                (br            ) [ 00000]
ret_ln0                 (ret           ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mq_pointerUpdFifo">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerUpdFifo"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mq_lockedKey_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_lockedKey_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mq_isLocked">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_isLocked"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ptr_table_head_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_table_head_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ptr_table_tail_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_table_tail_V"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="ptr_table_valid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ptr_table_valid"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mq_pointerReqFifo">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerReqFifo"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mq_wait">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_wait"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mq_request_key_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_request_key_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mq_pointerRspFifo">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mq_pointerRspFifo"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i33.i1.i16.i16"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i48P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="tmp_i_nbreadreq_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="64" slack="0"/>
<pin id="79" dir="0" index="2" bw="1" slack="0"/>
<pin id="80" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mq_pointerUpdFifo_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mq_pointerUpdFifo_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="tmp_i_254_nbreadreq_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="0" index="2" bw="1" slack="0"/>
<pin id="94" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_i_254/2 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mq_pointerReqFifo_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="32" slack="0"/>
<pin id="101" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mq_pointerReqFifo_read/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="grp_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="48" slack="0"/>
<pin id="107" dir="0" index="2" bw="33" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln155/4 write_ln155/4 write_ln167/4 "/>
</bind>
</comp>

<comp id="111" class="1004" name="ptr_table_head_V_addr_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="16" slack="0"/>
<pin id="115" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_addr/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="ptr_table_tail_V_addr_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="16" slack="0"/>
<pin id="122" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_addr/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="ptr_table_valid_addr_gep_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="1" slack="0"/>
<pin id="127" dir="0" index="1" bw="1" slack="0"/>
<pin id="128" dir="0" index="2" bw="16" slack="0"/>
<pin id="129" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_access_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="9" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="1"/>
<pin id="135" dir="0" index="2" bw="0" slack="0"/>
<pin id="171" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="172" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="173" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="136" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="174" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln140/2 ptr_table_head_V_load/3 ptr_table_head_V_load_2/3 ptr_table_head_V_load_1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_access_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="9" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="1"/>
<pin id="141" dir="0" index="2" bw="0" slack="0"/>
<pin id="176" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="177" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="178" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="142" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="179" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln140/2 ptr_table_tail_V_load/3 ptr_table_tail_V_load_2/3 ptr_table_tail_V_load_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="grp_access_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="9" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="1"/>
<pin id="147" dir="0" index="2" bw="0" slack="0"/>
<pin id="181" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="182" dir="0" index="5" bw="1" slack="2147483647"/>
<pin id="183" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="148" dir="1" index="3" bw="1" slack="2147483647"/>
<pin id="184" dir="1" index="7" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln140/2 ptr_table_valid_load/3 ptr_table_valid_load_2/3 ptr_table_valid_load_1/3 "/>
</bind>
</comp>

<comp id="150" class="1004" name="ptr_table_head_V_addr_1_gep_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="0" index="2" bw="16" slack="0"/>
<pin id="154" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_addr_1/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="ptr_table_tail_V_addr_1_gep_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="0"/>
<pin id="159" dir="0" index="1" bw="1" slack="0"/>
<pin id="160" dir="0" index="2" bw="16" slack="0"/>
<pin id="161" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_addr_1/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="ptr_table_valid_addr_1_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="16" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr_1/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="ptr_table_head_V_addr_3_gep_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="16" slack="0"/>
<pin id="188" dir="0" index="1" bw="1" slack="0"/>
<pin id="189" dir="0" index="2" bw="16" slack="0"/>
<pin id="190" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_addr_3/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="ptr_table_tail_V_addr_3_gep_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="16" slack="0"/>
<pin id="195" dir="0" index="1" bw="1" slack="0"/>
<pin id="196" dir="0" index="2" bw="16" slack="0"/>
<pin id="197" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_addr_3/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="ptr_table_valid_addr_3_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="16" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr_3/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="ptr_table_head_V_addr_2_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="16" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="16" slack="0"/>
<pin id="214" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_head_V_addr_2/3 "/>
</bind>
</comp>

<comp id="217" class="1004" name="ptr_table_tail_V_addr_2_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="16" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="16" slack="0"/>
<pin id="221" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_tail_V_addr_2/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="ptr_table_valid_addr_2_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="16" slack="0"/>
<pin id="228" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ptr_table_valid_addr_2/3 "/>
</bind>
</comp>

<comp id="234" class="1004" name="udpate_key_V_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="udpate_key_V/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="udpate_entry_head_V_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="16" slack="0"/>
<pin id="240" dir="0" index="1" bw="64" slack="0"/>
<pin id="241" dir="0" index="2" bw="6" slack="0"/>
<pin id="242" dir="0" index="3" bw="6" slack="0"/>
<pin id="243" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udpate_entry_head_V/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="udpate_entry_tail_V_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="16" slack="0"/>
<pin id="250" dir="0" index="1" bw="64" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="0" index="3" bw="7" slack="0"/>
<pin id="253" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="udpate_entry_tail_V/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="udpate_entry_valid_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="udpate_entry_valid/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="mq_lockedKey_V_load_load_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_lockedKey_V_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="mq_isLocked_load_load_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="1" slack="0"/>
<pin id="272" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_isLocked_load/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="xor_ln146_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln146/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="mq_wait_load_load_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_wait_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="or_ln146_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="1" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln146/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="mq_request_key_V_load_load_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="16" slack="0"/>
<pin id="292" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="mq_request_key_V_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="trunc_ln148_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln148/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln148_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="16" slack="0"/>
<pin id="300" dir="0" index="1" bw="16" slack="0"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln148/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="32" slack="0"/>
<pin id="307" dir="0" index="2" bw="6" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln158_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln158/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="store_ln159_store_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="16" slack="0"/>
<pin id="321" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln159/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="store_ln151_store_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="1" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln151/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="store_ln168_store_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln169_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln169/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="store_ln170_store_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln170/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="zext_ln541_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="1"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln1019_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="16" slack="0"/>
<pin id="356" dir="0" index="1" bw="16" slack="1"/>
<pin id="357" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1019/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln143_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln143/2 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln541_4_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="16" slack="1"/>
<pin id="367" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_4/3 "/>
</bind>
</comp>

<comp id="371" class="1004" name="zext_ln541_6_fu_371">
<pin_list>
<pin id="372" dir="0" index="0" bw="16" slack="1"/>
<pin id="373" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_6/3 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln541_5_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="1"/>
<pin id="379" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln541_5/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_131_i_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="33" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="16" slack="0"/>
<pin id="387" dir="0" index="3" bw="16" slack="0"/>
<pin id="388" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_131_i/4 "/>
</bind>
</comp>

<comp id="393" class="1004" name="zext_ln155_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="33" slack="0"/>
<pin id="395" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155/4 "/>
</bind>
</comp>

<comp id="398" class="1004" name="tmp_133_i_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="33" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="16" slack="0"/>
<pin id="402" dir="0" index="3" bw="16" slack="0"/>
<pin id="403" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_133_i/4 "/>
</bind>
</comp>

<comp id="408" class="1004" name="zext_ln155_1_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="33" slack="0"/>
<pin id="410" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln155_1/4 "/>
</bind>
</comp>

<comp id="413" class="1004" name="tmp_132_i_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="33" slack="0"/>
<pin id="415" dir="0" index="1" bw="1" slack="0"/>
<pin id="416" dir="0" index="2" bw="16" slack="0"/>
<pin id="417" dir="0" index="3" bw="16" slack="0"/>
<pin id="418" dir="1" index="4" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_132_i/4 "/>
</bind>
</comp>

<comp id="423" class="1004" name="zext_ln167_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="33" slack="0"/>
<pin id="425" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln167/4 "/>
</bind>
</comp>

<comp id="428" class="1005" name="tmp_i_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="1"/>
<pin id="430" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_i "/>
</bind>
</comp>

<comp id="432" class="1005" name="udpate_key_V_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="1"/>
<pin id="434" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="udpate_key_V "/>
</bind>
</comp>

<comp id="438" class="1005" name="udpate_entry_head_V_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="1"/>
<pin id="440" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="udpate_entry_head_V "/>
</bind>
</comp>

<comp id="443" class="1005" name="udpate_entry_tail_V_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="16" slack="1"/>
<pin id="445" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="udpate_entry_tail_V "/>
</bind>
</comp>

<comp id="448" class="1005" name="udpate_entry_valid_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="1"/>
<pin id="450" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="udpate_entry_valid "/>
</bind>
</comp>

<comp id="453" class="1005" name="mq_isLocked_load_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="1"/>
<pin id="455" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mq_isLocked_load "/>
</bind>
</comp>

<comp id="457" class="1005" name="mq_wait_load_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="1" slack="1"/>
<pin id="459" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="mq_wait_load "/>
</bind>
</comp>

<comp id="461" class="1005" name="or_ln146_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="1" slack="1"/>
<pin id="463" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln146 "/>
</bind>
</comp>

<comp id="465" class="1005" name="mq_request_key_V_load_reg_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="16" slack="1"/>
<pin id="467" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mq_request_key_V_load "/>
</bind>
</comp>

<comp id="470" class="1005" name="trunc_ln148_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="16" slack="1"/>
<pin id="472" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln148 "/>
</bind>
</comp>

<comp id="476" class="1005" name="tmp_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="483" class="1005" name="ptr_table_head_V_addr_1_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="1"/>
<pin id="485" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_head_V_addr_1 "/>
</bind>
</comp>

<comp id="488" class="1005" name="ptr_table_tail_V_addr_1_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="9" slack="1"/>
<pin id="490" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_tail_V_addr_1 "/>
</bind>
</comp>

<comp id="493" class="1005" name="ptr_table_valid_addr_1_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="9" slack="1"/>
<pin id="495" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_valid_addr_1 "/>
</bind>
</comp>

<comp id="498" class="1005" name="ptr_table_head_V_addr_3_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="9" slack="1"/>
<pin id="500" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_head_V_addr_3 "/>
</bind>
</comp>

<comp id="503" class="1005" name="ptr_table_tail_V_addr_3_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="9" slack="1"/>
<pin id="505" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_tail_V_addr_3 "/>
</bind>
</comp>

<comp id="508" class="1005" name="ptr_table_valid_addr_3_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="9" slack="1"/>
<pin id="510" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_valid_addr_3 "/>
</bind>
</comp>

<comp id="513" class="1005" name="ptr_table_head_V_addr_2_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="9" slack="1"/>
<pin id="515" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_head_V_addr_2 "/>
</bind>
</comp>

<comp id="518" class="1005" name="ptr_table_tail_V_addr_2_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="9" slack="1"/>
<pin id="520" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_tail_V_addr_2 "/>
</bind>
</comp>

<comp id="523" class="1005" name="ptr_table_valid_addr_2_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="9" slack="1"/>
<pin id="525" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="ptr_table_valid_addr_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="81"><net_src comp="20" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="82"><net_src comp="0" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="83"><net_src comp="22" pin="0"/><net_sink comp="76" pin=2"/></net>

<net id="88"><net_src comp="24" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="60" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="12" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="97"><net_src comp="22" pin="0"/><net_sink comp="90" pin=2"/></net>

<net id="102"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="12" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="74" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="18" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="6" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="70" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="123"><net_src comp="8" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="70" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="130"><net_src comp="10" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="131"><net_src comp="70" pin="0"/><net_sink comp="125" pin=1"/></net>

<net id="137"><net_src comp="111" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="143"><net_src comp="118" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="149"><net_src comp="125" pin="3"/><net_sink comp="144" pin=0"/></net>

<net id="155"><net_src comp="6" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="156"><net_src comp="70" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="162"><net_src comp="8" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="163"><net_src comp="70" pin="0"/><net_sink comp="157" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="70" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="175"><net_src comp="150" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="180"><net_src comp="157" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="185"><net_src comp="164" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="191"><net_src comp="6" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="192"><net_src comp="70" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="198"><net_src comp="8" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="199"><net_src comp="70" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="70" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="186" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="208"><net_src comp="193" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="209"><net_src comp="200" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="215"><net_src comp="6" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="70" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="8" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="70" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="10" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="210" pin="3"/><net_sink comp="132" pin=2"/></net>

<net id="232"><net_src comp="217" pin="3"/><net_sink comp="138" pin=2"/></net>

<net id="233"><net_src comp="224" pin="3"/><net_sink comp="144" pin=2"/></net>

<net id="237"><net_src comp="84" pin="2"/><net_sink comp="234" pin=0"/></net>

<net id="244"><net_src comp="26" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="245"><net_src comp="84" pin="2"/><net_sink comp="238" pin=1"/></net>

<net id="246"><net_src comp="28" pin="0"/><net_sink comp="238" pin=2"/></net>

<net id="247"><net_src comp="30" pin="0"/><net_sink comp="238" pin=3"/></net>

<net id="254"><net_src comp="26" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="255"><net_src comp="84" pin="2"/><net_sink comp="248" pin=1"/></net>

<net id="256"><net_src comp="32" pin="0"/><net_sink comp="248" pin=2"/></net>

<net id="257"><net_src comp="34" pin="0"/><net_sink comp="248" pin=3"/></net>

<net id="263"><net_src comp="36" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="84" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="265"><net_src comp="38" pin="0"/><net_sink comp="258" pin=2"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="4" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="278"><net_src comp="90" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="288"><net_src comp="280" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="289"><net_src comp="274" pin="2"/><net_sink comp="284" pin=1"/></net>

<net id="293"><net_src comp="16" pin="0"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="98" pin="2"/><net_sink comp="294" pin=0"/></net>

<net id="302"><net_src comp="294" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="16" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="309"><net_src comp="66" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="98" pin="2"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="28" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="62" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="4" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="294" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="62" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="14" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="62" pin="0"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="4" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="290" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="346"><net_src comp="68" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="14" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="351"><net_src comp="348" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="353"><net_src comp="348" pin="1"/><net_sink comp="125" pin=2"/></net>

<net id="358"><net_src comp="266" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="68" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="4" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="365" pin="1"/><net_sink comp="150" pin=2"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="370"><net_src comp="365" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="374"><net_src comp="371" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="375"><net_src comp="371" pin="1"/><net_sink comp="193" pin=2"/></net>

<net id="376"><net_src comp="371" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="380"><net_src comp="377" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="381"><net_src comp="377" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="382"><net_src comp="377" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="389"><net_src comp="72" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="390"><net_src comp="144" pin="7"/><net_sink comp="383" pin=1"/></net>

<net id="391"><net_src comp="138" pin="7"/><net_sink comp="383" pin=2"/></net>

<net id="392"><net_src comp="132" pin="7"/><net_sink comp="383" pin=3"/></net>

<net id="396"><net_src comp="383" pin="4"/><net_sink comp="393" pin=0"/></net>

<net id="397"><net_src comp="393" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="404"><net_src comp="72" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="405"><net_src comp="144" pin="7"/><net_sink comp="398" pin=1"/></net>

<net id="406"><net_src comp="138" pin="7"/><net_sink comp="398" pin=2"/></net>

<net id="407"><net_src comp="132" pin="7"/><net_sink comp="398" pin=3"/></net>

<net id="411"><net_src comp="398" pin="4"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="419"><net_src comp="72" pin="0"/><net_sink comp="413" pin=0"/></net>

<net id="420"><net_src comp="144" pin="7"/><net_sink comp="413" pin=1"/></net>

<net id="421"><net_src comp="138" pin="7"/><net_sink comp="413" pin=2"/></net>

<net id="422"><net_src comp="132" pin="7"/><net_sink comp="413" pin=3"/></net>

<net id="426"><net_src comp="413" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="431"><net_src comp="76" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="435"><net_src comp="234" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="441"><net_src comp="238" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="446"><net_src comp="248" pin="4"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="451"><net_src comp="258" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="456"><net_src comp="270" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="280" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="284" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="290" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="469"><net_src comp="465" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="473"><net_src comp="294" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="475"><net_src comp="470" pin="1"/><net_sink comp="371" pin=0"/></net>

<net id="479"><net_src comp="304" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="486"><net_src comp="150" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="491"><net_src comp="157" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="496"><net_src comp="164" pin="3"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="501"><net_src comp="186" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="506"><net_src comp="193" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="511"><net_src comp="200" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="516"><net_src comp="210" pin="3"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="521"><net_src comp="217" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="526"><net_src comp="224" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="144" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: mq_pointerUpdFifo | {}
	Port: mq_lockedKey_V | {2 }
	Port: mq_isLocked | {2 }
	Port: ptr_table_head_V | {2 }
	Port: ptr_table_tail_V | {2 }
	Port: ptr_table_valid | {2 }
	Port: mq_pointerReqFifo | {}
	Port: mq_wait | {2 }
	Port: mq_request_key_V | {2 }
	Port: mq_pointerRspFifo | {4 }
 - Input state : 
	Port: mq_pointer_table<500> : mq_pointerUpdFifo | {1 }
	Port: mq_pointer_table<500> : mq_lockedKey_V | {2 }
	Port: mq_pointer_table<500> : mq_isLocked | {2 }
	Port: mq_pointer_table<500> : ptr_table_head_V | {3 4 }
	Port: mq_pointer_table<500> : ptr_table_tail_V | {3 4 }
	Port: mq_pointer_table<500> : ptr_table_valid | {3 4 }
	Port: mq_pointer_table<500> : mq_pointerReqFifo | {2 }
	Port: mq_pointer_table<500> : mq_wait | {2 }
	Port: mq_pointer_table<500> : mq_request_key_V | {2 }
	Port: mq_pointer_table<500> : mq_pointerRspFifo | {}
  - Chain level:
	State 1
	State 2
		store_ln148 : 1
		br_ln149 : 1
		br_ln149 : 1
		store_ln159 : 1
		br_ln163 : 1
		br_ln165 : 1
		store_ln169 : 1
		ptr_table_head_V_addr : 1
		ptr_table_tail_V_addr : 1
		ptr_table_valid_addr : 1
		store_ln140 : 2
		store_ln140 : 2
		store_ln140 : 2
		icmp_ln1019 : 1
		br_ln141 : 2
	State 3
		ptr_table_head_V_addr_1 : 1
		ptr_table_tail_V_addr_1 : 1
		ptr_table_valid_addr_1 : 1
		ptr_table_head_V_load : 2
		ptr_table_tail_V_load : 2
		ptr_table_valid_load : 2
		ptr_table_head_V_addr_3 : 1
		ptr_table_tail_V_addr_3 : 1
		ptr_table_valid_addr_3 : 1
		ptr_table_head_V_load_2 : 2
		ptr_table_tail_V_load_2 : 2
		ptr_table_valid_load_2 : 2
		ptr_table_head_V_addr_2 : 1
		ptr_table_tail_V_addr_2 : 1
		ptr_table_valid_addr_2 : 1
		ptr_table_head_V_load_1 : 2
		ptr_table_tail_V_load_1 : 2
		ptr_table_valid_load_1 : 2
	State 4
		tmp_131_i : 1
		zext_ln155 : 2
		write_ln155 : 3
		tmp_133_i : 1
		zext_ln155_1 : 2
		write_ln155 : 3
		tmp_132_i : 1
		zext_ln167 : 2
		write_ln167 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|
| Operation|          Functional Unit          |    FF   |   LUT   |
|----------|-----------------------------------|---------|---------|
|   icmp   |         icmp_ln1019_fu_354        |    0    |    13   |
|----------|-----------------------------------|---------|---------|
|    xor   |          xor_ln146_fu_274         |    0    |    2    |
|----------|-----------------------------------|---------|---------|
|    or    |          or_ln146_fu_284          |    0    |    2    |
|----------|-----------------------------------|---------|---------|
| nbreadreq|       tmp_i_nbreadreq_fu_76       |    0    |    0    |
|          |     tmp_i_254_nbreadreq_fu_90     |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   read   | mq_pointerUpdFifo_read_read_fu_84 |    0    |    0    |
|          | mq_pointerReqFifo_read_read_fu_98 |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   write  |          grp_write_fu_104         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   trunc  |        udpate_key_V_fu_234        |    0    |    0    |
|          |         trunc_ln148_fu_294        |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|partselect|     udpate_entry_head_V_fu_238    |    0    |    0    |
|          |     udpate_entry_tail_V_fu_248    |    0    |    0    |
|----------|-----------------------------------|---------|---------|
| bitselect|     udpate_entry_valid_fu_258     |    0    |    0    |
|          |             tmp_fu_304            |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |         zext_ln541_fu_348         |    0    |    0    |
|          |        zext_ln541_4_fu_365        |    0    |    0    |
|          |        zext_ln541_6_fu_371        |    0    |    0    |
|   zext   |        zext_ln541_5_fu_377        |    0    |    0    |
|          |         zext_ln155_fu_393         |    0    |    0    |
|          |        zext_ln155_1_fu_408        |    0    |    0    |
|          |         zext_ln167_fu_423         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|          |          tmp_131_i_fu_383         |    0    |    0    |
|bitconcatenate|          tmp_133_i_fu_398         |    0    |    0    |
|          |          tmp_132_i_fu_413         |    0    |    0    |
|----------|-----------------------------------|---------|---------|
|   Total  |                                   |    0    |    17   |
|----------|-----------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------------+--------+
|                               |   FF   |
+-------------------------------+--------+
|    mq_isLocked_load_reg_453   |    1   |
| mq_request_key_V_load_reg_465 |   16   |
|      mq_wait_load_reg_457     |    1   |
|        or_ln146_reg_461       |    1   |
|ptr_table_head_V_addr_1_reg_483|    9   |
|ptr_table_head_V_addr_2_reg_513|    9   |
|ptr_table_head_V_addr_3_reg_498|    9   |
|ptr_table_tail_V_addr_1_reg_488|    9   |
|ptr_table_tail_V_addr_2_reg_518|    9   |
|ptr_table_tail_V_addr_3_reg_503|    9   |
| ptr_table_valid_addr_1_reg_493|    9   |
| ptr_table_valid_addr_2_reg_523|    9   |
| ptr_table_valid_addr_3_reg_508|    9   |
|         tmp_i_reg_428         |    1   |
|          tmp_reg_476          |    1   |
|      trunc_ln148_reg_470      |   16   |
|  udpate_entry_head_V_reg_438  |   16   |
|  udpate_entry_tail_V_reg_443  |   16   |
|   udpate_entry_valid_reg_448  |    1   |
|      udpate_key_V_reg_432     |   16   |
+-------------------------------+--------+
|             Total             |   167  |
+-------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_104 |  p2  |   3  |  33  |   99   ||    13   |
| grp_access_fu_132 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_138 |  p2  |   6  |   0  |    0   ||    25   |
| grp_access_fu_144 |  p2  |   6  |   0  |    0   ||    25   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   99   || 3.55986 ||    88   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   17   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   88   |
|  Register |    -   |   167  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   167  |   105  |
+-----------+--------+--------+--------+
