{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582930023113 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582930023113 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 28 16:47:02 2020 " "Processing started: Fri Feb 28 16:47:02 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582930023113 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582930023113 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Lab6_TopLevel -c Lab6_TopLevel " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Lab6_TopLevel -c Lab6_TopLevel" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1582930023113 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1582930023769 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582930023941 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_7_1200mv_85c_slow.svo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_7_1200mv_85c_slow.svo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930024097 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582930024128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_7_1200mv_0c_slow.svo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_7_1200mv_0c_slow.svo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930024269 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582930024316 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_min_1200mv_0c_fast.svo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_min_1200mv_0c_fast.svo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930024456 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1582930024487 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel.svo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel.svo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930024628 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_7_1200mv_85c_v_slow.sdo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_7_1200mv_85c_v_slow.sdo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930024831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_7_1200mv_0c_v_slow.sdo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_7_1200mv_0c_v_slow.sdo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930025019 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_min_1200mv_0c_v_fast.sdo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_min_1200mv_0c_v_fast.sdo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930025222 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Lab6_TopLevel_v.sdo C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/ simulation " "Generated file Lab6_TopLevel_v.sdo in folder \"C:/Week2_LAB6/Lab6_LC3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1582930025409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 5 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582930025487 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 28 16:47:05 2020 " "Processing ended: Fri Feb 28 16:47:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582930025487 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582930025487 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582930025487 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1582930025487 ""}
