============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = E:/work/anlogic/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     DELL
   Run Date =   Sun Jul  7 21:18:16 2024

   Run on =     DESKTOP-JE5465V
============================================================
RUN-1002 : start command "open_project fpga.prj"
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-6001 WARNING: Load IPC file error: ., this IP's generated file D:/anlu/xuezhang/fpga_Runs/phy_1/../../al_ip/E:/work/anlogic/projects/fangbo_256.mif doesn't exist.
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wizz_0.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wizz_0.v(86)
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_1.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_1.v(72)
HDL-1007 : analyze verilog file ../../al_ip/blk_mem_gen_0.v
HDL-1007 : analyze verilog file ../../al_ip/clk_wiz_2.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/clk_wiz_2.v(65)
HDL-1007 : analyze verilog file ../../ADC_get_module.v
HDL-1007 : analyze verilog file ../../SPI_slave_module.v
HDL-1007 : analyze verilog file ../../ad_delay_module.v
HDL-1007 : analyze verilog file ../../detect_module.v
HDL-1007 : analyze verilog file ../../f_div10_module.v
HDL-1007 : analyze verilog file ../../fifo_module.v
HDL-1007 : analyze verilog file ../../mux2_module.v
HDL-1007 : analyze verilog file ../../top_module.v
HDL-1007 : undeclared symbol 'rst_n', assumed default net type 'wire' in ../../top_module.v(82)
HDL-1007 : analyze verilog file ../../transfer_module.v
HDL-1007 : analyze verilog file ../../DA_module.v
HDL-1007 : analyze verilog file ../../DA_top_module.v
HDL-1007 : analyze verilog file ../../get_fre.v
RUN-1001 : Project manager successfully analyzed 17 source files.
RUN-1002 : start command "import_device eagle_20.db -package EG4X20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/M14  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/fpga_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/fpga_gate.db" in  1.431052s wall, 1.359375s user + 0.078125s system = 1.437500s CPU (100.5%)

RUN-1004 : used memory is 299 MB, reserved memory is 268 MB, peak memory is 305 MB
RUN-1002 : start command "read_sdc -ip FIFO ../../al_ip/FIFO.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 133143986176"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 6008659247104"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../FRE.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 1 view nodes, 64 trigger nets, 64 data nets.
KIT-1004 : Chipwatcher code = 0001000111000011
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir E:/work/anlogic/cw/ -file fpga_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file E:/work/anlogic/cw\bus_det.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\bus_top.sv
HDL-1007 : analyze verilog file E:/work/anlogic/cw\cfg_int.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\cwc_top.sv
HDL-1007 : analyze verilog file E:/work/anlogic/cw\detect_bus.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\detect_non_bus.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\emb_ctrl.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\register.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\tap.v
HDL-1007 : analyze verilog file E:/work/anlogic/cw\trigger.sv
HDL-1007 : analyze verilog file fpga_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in fpga_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=1,BUS_DIN_NUM=64,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01000000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in E:/work/anlogic/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=154) in E:/work/anlogic/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=154) in E:/work/anlogic/cw\register.v(21)
HDL-1007 : elaborate module tap in E:/work/anlogic/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=1,BUS_DIN_NUM=64,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01000000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in E:/work/anlogic/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=64,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01000000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0}) in E:/work/anlogic/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01000000) in E:/work/anlogic/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in E:/work/anlogic/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "top_module"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=1,BUS_DIN_NUM=64,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01000000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=154)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=1,BUS_DIN_NUM=64,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01000000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=1,BUS_DIN_NUM=64,BUS_CTRL_NUM=132,BUS_WIDTH='{32'sb01000000},BUS_DIN_POS='{32'sb0},BUS_CTRL_POS='{32'sb0})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01000000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model top_module
SYN-1032 : 10013/7 useful/useless nets, 6493/2 useful/useless insts
SYN-1016 : Merged 12 instances.
SYN-1032 : 9654/2 useful/useless nets, 6134/2 useful/useless insts
SYN-1032 : 9650/4 useful/useless nets, 7018/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 9634/16 useful/useless nets, 7006/12 useful/useless insts
SYN-1021 : Optimized 1 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 1 mux instances.
SYN-1015 : Optimize round 1, 494 better
SYN-1014 : Optimize round 2
SYN-1032 : 9292/15 useful/useless nets, 6664/16 useful/useless insts
SYN-1015 : Optimize round 2, 32 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.005748s wall, 0.937500s user + 0.062500s system = 1.000000s CPU (99.4%)

RUN-1004 : used memory is 314 MB, reserved memory is 285 MB, peak memory is 316 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 29 IOs to PADs
RUN-1002 : start command "update_pll_param -module top_module"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-1016 : Merged 7 instances.
SYN-2571 : Optimize after map_dsp, round 1, 7 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 64 instances.
SYN-2501 : Optimize round 1, 129 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 12 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 9 instances.
SYN-1032 : 9876/2 useful/useless nets, 7251/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 36730, tnet num: 9876, tinst num: 7250, tnode num: 41119, tedge num: 62429.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9876 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 290 (3.18), #lev = 8 (1.47)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 290 (3.18), #lev = 8 (1.47)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 566 instances into 290 LUTs, name keeping = 72%.
SYN-1001 : Packing model "top_module" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 463 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 168 adder to BLE ...
SYN-4008 : Packed 168 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  1.483557s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (100.1%)

RUN-1004 : used memory is 338 MB, reserved memory is 323 MB, peak memory is 379 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  2.594824s wall, 2.453125s user + 0.125000s system = 2.578125s CPU (99.4%)

RUN-1004 : used memory is 338 MB, reserved memory is 323 MB, peak memory is 379 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model top_module
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net config_inst_syn_10 driven by BUFG (327 clock/control pins, 0 other pins).
SYN-4027 : Net ad_delay/clk_20b is clkc2 of pll ad_delay/instance_name_my/pll_inst.
SYN-4019 : Net fx_clk_dup_1 is refclk of pll ad_delay/instance_name_my/pll_inst.
SYN-4027 : Net dac/u_rom_256x8b/clka is clkc0 of pll dac/instance_name_da/pll_inst.
SYN-4019 : Net dac/u_da_wave_send/clk is refclk of pll dac/instance_name_da/pll_inst.
SYN-4027 : Net fifo/fifo_generator_0_u/clkr is clkc0 of pll pll_clk/pll_inst.
SYN-4027 : Net dac/u_da_wave_send/clk is clkc1 of pll pll_clk/pll_inst.
SYN-4027 : Net ad1_clk_dup_1 is clkc2 of pll pll_clk/pll_inst.
SYN-4027 : Net clk_30m is clkc3 of pll pll_clk/pll_inst.
SYN-4019 : Net sys_clk_dup_1 is refclk of pll pll_clk/pll_inst.
SYN-4024 : Net "da_clk_dup_1" drives clk pins.
SYN-4024 : Net "ad0_clk_dup_1" drives clk pins.
SYN-4024 : Net "csget/mcu_write_start_n" drives clk pins.
SYN-4024 : Net "f_div2/clk" drives clk pins.
SYN-4025 : Tag rtl::Net ad0_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad1_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net ad_delay/clk_20b as clock net
SYN-4025 : Tag rtl::Net clk_30m as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net csget/mcu_write_start_n as clock net
SYN-4025 : Tag rtl::Net da_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net dac/u_da_wave_send/clk as clock net
SYN-4025 : Tag rtl::Net dac/u_rom_256x8b/clka as clock net
SYN-4025 : Tag rtl::Net f_div2/clk as clock net
SYN-4025 : Tag rtl::Net fifo/fifo_generator_0_u/clkr as clock net
SYN-4025 : Tag rtl::Net fx_clk_dup_1 as clock net
SYN-4025 : Tag rtl::Net sys_clk_dup_1 as clock net
SYN-4026 : Tagged 13 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net da_clk_dup_1 to drive 140 clock pins.
SYN-4015 : Create BUFG instance for clk Net ad0_clk_dup_1 to drive 77 clock pins.
SYN-4015 : Create BUFG instance for clk Net csget/mcu_write_start_n to drive 74 clock pins.
SYN-4015 : Create BUFG instance for clk Net fx_clk_dup_1 to drive 29 clock pins.
SYN-4015 : Create BUFG instance for clk Net f_div2/clk to drive 5 clock pins.
PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 6708 instances
RUN-0007 : 2522 luts, 1441 seqs, 1761 mslices, 923 lslices, 29 pads, 13 brams, 7 dsps
RUN-1001 : There are total 9336 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6285 nets have 2 pins
RUN-1001 : 2825 nets have [3 - 5] pins
RUN-1001 : 45 nets have [6 - 10] pins
RUN-1001 : 46 nets have [11 - 20] pins
RUN-1001 : 93 nets have [21 - 99] pins
RUN-1001 : 39 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     599     
RUN-1001 :   No   |  No   |  Yes  |     394     
RUN-1001 :   No   |  Yes  |  No   |      4      
RUN-1001 :   Yes  |  No   |  No   |     119     
RUN-1001 :   Yes  |  No   |  Yes  |     325     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    10   |   7   |     11     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 23
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6706 instances, 2522 luts, 1441 seqs, 2684 slices, 155 macros(2684 instances: 1761 mslices 923 lslices)
PHY-0007 : Cell area utilization is 40%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 35558, tnet num: 9334, tinst num: 6706, tnode num: 40226, tedge num: 61686.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 9334 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740403s wall, 0.750000s user + 0.000000s system = 0.750000s CPU (101.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 2.22868e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6706.
PHY-3001 : End clustering;  0.000009s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.45599e+06, overlap = 241.594
PHY-3002 : Step(2): len = 1.30555e+06, overlap = 353.469
PHY-3002 : Step(3): len = 733976, overlap = 532.25
PHY-3002 : Step(4): len = 662245, overlap = 589.688
PHY-3002 : Step(5): len = 462308, overlap = 670.594
PHY-3002 : Step(6): len = 408807, overlap = 719.188
PHY-3002 : Step(7): len = 363012, overlap = 752.406
PHY-3002 : Step(8): len = 336562, overlap = 780.125
PHY-3002 : Step(9): len = 296516, overlap = 800.719
PHY-3002 : Step(10): len = 265656, overlap = 812.312
PHY-3002 : Step(11): len = 235872, overlap = 843.219
PHY-3002 : Step(12): len = 227453, overlap = 864.938
PHY-3002 : Step(13): len = 211387, overlap = 895.688
PHY-3002 : Step(14): len = 202429, overlap = 913.156
PHY-3002 : Step(15): len = 193063, overlap = 983.156
PHY-3002 : Step(16): len = 179706, overlap = 1001.97
PHY-3002 : Step(17): len = 174999, overlap = 1030.38
PHY-3002 : Step(18): len = 168788, overlap = 1035.84
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.15105e-06
PHY-3002 : Step(19): len = 181122, overlap = 1001.97
PHY-3002 : Step(20): len = 189367, overlap = 970.469
PHY-3002 : Step(21): len = 208236, overlap = 819.594
PHY-3002 : Step(22): len = 224637, overlap = 790.188
PHY-3002 : Step(23): len = 233193, overlap = 733.938
PHY-3002 : Step(24): len = 250230, overlap = 690.125
PHY-3002 : Step(25): len = 243673, overlap = 621.094
PHY-3002 : Step(26): len = 233557, overlap = 561.312
PHY-3002 : Step(27): len = 224287, overlap = 535.531
PHY-3002 : Step(28): len = 217534, overlap = 489.688
PHY-3002 : Step(29): len = 212439, overlap = 479.562
PHY-3002 : Step(30): len = 211522, overlap = 471.031
PHY-3002 : Step(31): len = 211507, overlap = 465.469
PHY-3002 : Step(32): len = 205717, overlap = 436.594
PHY-3002 : Step(33): len = 207330, overlap = 426.25
PHY-3002 : Step(34): len = 204700, overlap = 372.625
PHY-3002 : Step(35): len = 204018, overlap = 358.25
PHY-3002 : Step(36): len = 204602, overlap = 339.969
PHY-3002 : Step(37): len = 203015, overlap = 321.969
PHY-3002 : Step(38): len = 197991, overlap = 313.656
PHY-3002 : Step(39): len = 193980, overlap = 298.5
PHY-3002 : Step(40): len = 192027, overlap = 294.5
PHY-3002 : Step(41): len = 190777, overlap = 297.875
PHY-3002 : Step(42): len = 189052, overlap = 295.312
PHY-3002 : Step(43): len = 187541, overlap = 297
PHY-3002 : Step(44): len = 185232, overlap = 289.469
PHY-3002 : Step(45): len = 184292, overlap = 306.531
PHY-3002 : Step(46): len = 184225, overlap = 295.594
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 4.30211e-06
PHY-3002 : Step(47): len = 183572, overlap = 299.5
PHY-3002 : Step(48): len = 183980, overlap = 301.312
PHY-3002 : Step(49): len = 184316, overlap = 293.531
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 8.60422e-06
PHY-3002 : Step(50): len = 191672, overlap = 278.75
PHY-3002 : Step(51): len = 192337, overlap = 279
PHY-3002 : Step(52): len = 198649, overlap = 270.875
PHY-3002 : Step(53): len = 200923, overlap = 268.25
PHY-3002 : Step(54): len = 228942, overlap = 224.375
PHY-3002 : Step(55): len = 237872, overlap = 192.5
PHY-3002 : Step(56): len = 238387, overlap = 174.312
PHY-3002 : Step(57): len = 240617, overlap = 167.625
PHY-3002 : Step(58): len = 238300, overlap = 126.812
PHY-3002 : Step(59): len = 235032, overlap = 123.719
PHY-3002 : Step(60): len = 233546, overlap = 128.75
PHY-3002 : Step(61): len = 231228, overlap = 116.469
PHY-3002 : Step(62): len = 231247, overlap = 109
PHY-3002 : Step(63): len = 230606, overlap = 112.969
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 1.72084e-05
PHY-3002 : Step(64): len = 232787, overlap = 107.375
PHY-3002 : Step(65): len = 233297, overlap = 109.031
PHY-3002 : Step(66): len = 240411, overlap = 104.219
PHY-3002 : Step(67): len = 243358, overlap = 107.5
PHY-3002 : Step(68): len = 246897, overlap = 99.0938
PHY-3002 : Step(69): len = 249020, overlap = 94.5625
PHY-3002 : Step(70): len = 256510, overlap = 99.3125
PHY-3002 : Step(71): len = 261551, overlap = 96.9375
PHY-3002 : Step(72): len = 266610, overlap = 78.1875
PHY-3002 : Step(73): len = 268988, overlap = 72.0938
PHY-3002 : Step(74): len = 265432, overlap = 67.6875
PHY-3002 : Step(75): len = 264403, overlap = 74.1875
PHY-3002 : Step(76): len = 259374, overlap = 75.2188
PHY-3002 : Step(77): len = 256995, overlap = 71.5938
PHY-3002 : Step(78): len = 255598, overlap = 66.2812
PHY-3002 : Step(79): len = 255674, overlap = 66.3125
PHY-3002 : Step(80): len = 254897, overlap = 70.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 3.44169e-05
PHY-3002 : Step(81): len = 257526, overlap = 66.5312
PHY-3002 : Step(82): len = 257971, overlap = 63.75
PHY-3002 : Step(83): len = 282962, overlap = 46.7812
PHY-3002 : Step(84): len = 284791, overlap = 46.625
PHY-3002 : Step(85): len = 281955, overlap = 51.0625
PHY-3002 : Step(86): len = 281758, overlap = 53.4375
PHY-3002 : Step(87): len = 282525, overlap = 51.375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 6.88337e-05
PHY-3002 : Step(88): len = 283934, overlap = 39.9688
PHY-3002 : Step(89): len = 284382, overlap = 40.0312
PHY-3002 : Step(90): len = 287895, overlap = 44.5
PHY-3002 : Step(91): len = 290513, overlap = 51.7188
PHY-3002 : Step(92): len = 292492, overlap = 33.0625
PHY-3002 : Step(93): len = 294955, overlap = 41.4062
PHY-3002 : Step(94): len = 297427, overlap = 40.75
PHY-3002 : Step(95): len = 300103, overlap = 40.0312
PHY-3002 : Step(96): len = 301887, overlap = 37.6562
PHY-3002 : Step(97): len = 302249, overlap = 31.8438
PHY-3002 : Step(98): len = 303703, overlap = 38.2188
PHY-3002 : Step(99): len = 304136, overlap = 37.5938
PHY-3002 : Step(100): len = 304098, overlap = 32.9688
PHY-3002 : Step(101): len = 304212, overlap = 34.9062
PHY-3002 : Step(102): len = 304459, overlap = 31.2812
PHY-3002 : Step(103): len = 305471, overlap = 35.7812
PHY-3002 : Step(104): len = 306833, overlap = 35.8438
PHY-3002 : Step(105): len = 309109, overlap = 37.75
PHY-3002 : Step(106): len = 308459, overlap = 33.125
PHY-3002 : Step(107): len = 307517, overlap = 23.75
PHY-3002 : Step(108): len = 307765, overlap = 30.4375
PHY-3002 : Step(109): len = 308413, overlap = 30.25
PHY-3002 : Step(110): len = 308558, overlap = 34.5625
PHY-3002 : Step(111): len = 307897, overlap = 34.3125
PHY-3002 : Step(112): len = 307182, overlap = 27.3125
PHY-3002 : Step(113): len = 307629, overlap = 29.375
PHY-3002 : Step(114): len = 307814, overlap = 26.625
PHY-3002 : Step(115): len = 306975, overlap = 19.75
PHY-3002 : Step(116): len = 306486, overlap = 21.0625
PHY-3002 : Step(117): len = 306526, overlap = 27.375
PHY-3002 : Step(118): len = 306551, overlap = 22.9375
PHY-3002 : Step(119): len = 306247, overlap = 25.1875
PHY-3002 : Step(120): len = 305484, overlap = 22.9375
PHY-3002 : Step(121): len = 305169, overlap = 22.9375
PHY-3002 : Step(122): len = 305535, overlap = 27.25
PHY-3002 : Step(123): len = 305432, overlap = 33.9375
PHY-3002 : Step(124): len = 304866, overlap = 27
PHY-3002 : Step(125): len = 304307, overlap = 22.5
PHY-3002 : Step(126): len = 303990, overlap = 18
PHY-3002 : Step(127): len = 304678, overlap = 18
PHY-3002 : Step(128): len = 304418, overlap = 20.375
PHY-3002 : Step(129): len = 304271, overlap = 20.75
PHY-3002 : Step(130): len = 303707, overlap = 23.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.000134135
PHY-3002 : Step(131): len = 304444, overlap = 18.625
PHY-3002 : Step(132): len = 304645, overlap = 18.625
PHY-3002 : Step(133): len = 304916, overlap = 18.625
PHY-3002 : Step(134): len = 305089, overlap = 18.625
PHY-3002 : Step(135): len = 306287, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.014089s wall, 0.015625s user + 0.046875s system = 0.062500s CPU (443.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/9336.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 503264, over cnt = 2097(5%), over = 9128, worst = 27
PHY-1001 : End global iterations;  0.662485s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (122.6%)

PHY-1001 : Congestion index: top1 = 74.42, top5 = 59.97, top10 = 52.03, top15 = 46.97.
PHY-3001 : End congestion estimation;  0.801515s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (117.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9334 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.183212s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.70685e-06
PHY-3002 : Step(136): len = 287031, overlap = 50.25
PHY-3002 : Step(137): len = 287237, overlap = 38.8125
PHY-3002 : Step(138): len = 271406, overlap = 49.5938
PHY-3002 : Step(139): len = 273826, overlap = 59.4688
PHY-3002 : Step(140): len = 258128, overlap = 98.2812
PHY-3002 : Step(141): len = 257655, overlap = 97.8125
PHY-3002 : Step(142): len = 252696, overlap = 104.75
PHY-3002 : Step(143): len = 252451, overlap = 104.906
PHY-3002 : Step(144): len = 250894, overlap = 99.9062
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.41371e-06
PHY-3002 : Step(145): len = 250036, overlap = 97.125
PHY-3002 : Step(146): len = 250048, overlap = 97.3438
PHY-3002 : Step(147): len = 250061, overlap = 97.3438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.48274e-05
PHY-3002 : Step(148): len = 259227, overlap = 93.6562
PHY-3002 : Step(149): len = 260043, overlap = 93.5312
PHY-3002 : Step(150): len = 267013, overlap = 72.4375
PHY-3002 : Step(151): len = 267816, overlap = 70.9375
PHY-3002 : Step(152): len = 272864, overlap = 56.875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 47%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 413/9336.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 451552, over cnt = 1958(5%), over = 9058, worst = 29
PHY-1001 : End global iterations;  0.621893s wall, 0.812500s user + 0.000000s system = 0.812500s CPU (130.6%)

PHY-1001 : Congestion index: top1 = 85.43, top5 = 65.02, top10 = 55.51, top15 = 49.34.
PHY-3001 : End congestion estimation;  0.763755s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (124.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9334 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.175631s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (106.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.43295e-05
PHY-3002 : Step(153): len = 269820, overlap = 216.906
PHY-3002 : Step(154): len = 269837, overlap = 215.281
PHY-3002 : Step(155): len = 269720, overlap = 180.312
PHY-3002 : Step(156): len = 269581, overlap = 154.656
PHY-3002 : Step(157): len = 269711, overlap = 155.719
PHY-3002 : Step(158): len = 267063, overlap = 149.031
PHY-3002 : Step(159): len = 266850, overlap = 148.25
PHY-3002 : Step(160): len = 265622, overlap = 134.969
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.86589e-05
PHY-3002 : Step(161): len = 267513, overlap = 132.219
PHY-3002 : Step(162): len = 268197, overlap = 131.406
PHY-3002 : Step(163): len = 268197, overlap = 131.406
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.65265e-05
PHY-3002 : Step(164): len = 279212, overlap = 123.844
PHY-3002 : Step(165): len = 281523, overlap = 130.906
PHY-3002 : Step(166): len = 295800, overlap = 120.75
PHY-3002 : Step(167): len = 289101, overlap = 126.812
PHY-3002 : Step(168): len = 290668, overlap = 115.656
PHY-3002 : Step(169): len = 291908, overlap = 119.656
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000161413
PHY-3002 : Step(170): len = 300627, overlap = 147.406
PHY-3002 : Step(171): len = 319646, overlap = 116.719
PHY-3002 : Step(172): len = 329334, overlap = 106.156
PHY-3002 : Step(173): len = 324399, overlap = 109.969
PHY-3002 : Step(174): len = 317710, overlap = 108.75
PHY-3002 : Step(175): len = 315659, overlap = 104.594
PHY-3002 : Step(176): len = 316211, overlap = 107
PHY-3002 : Step(177): len = 317603, overlap = 102.938
PHY-3002 : Step(178): len = 318217, overlap = 102.562
PHY-3002 : Step(179): len = 318507, overlap = 104.25
PHY-3002 : Step(180): len = 317615, overlap = 96.3438
PHY-3002 : Step(181): len = 316841, overlap = 92.25
PHY-3002 : Step(182): len = 316496, overlap = 91.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000322826
PHY-3002 : Step(183): len = 323370, overlap = 98.4375
PHY-3002 : Step(184): len = 332428, overlap = 91.6875
PHY-3002 : Step(185): len = 340712, overlap = 89.625
PHY-3002 : Step(186): len = 348542, overlap = 94.0938
PHY-3002 : Step(187): len = 351190, overlap = 91.1875
PHY-3002 : Step(188): len = 349351, overlap = 93.8125
PHY-3002 : Step(189): len = 346984, overlap = 74.8438
PHY-3002 : Step(190): len = 346528, overlap = 77.1562
PHY-3002 : Step(191): len = 347071, overlap = 71.0312
PHY-3002 : Step(192): len = 348128, overlap = 71.625
PHY-3002 : Step(193): len = 349106, overlap = 66.1562
PHY-3002 : Step(194): len = 349799, overlap = 65.4062
PHY-3002 : Step(195): len = 350802, overlap = 61.25
PHY-3002 : Step(196): len = 350959, overlap = 62.5
PHY-3002 : Step(197): len = 350186, overlap = 60.125
PHY-3002 : Step(198): len = 349754, overlap = 58.0938
PHY-3002 : Step(199): len = 349353, overlap = 56.0312
PHY-3002 : Step(200): len = 348660, overlap = 52.9375
PHY-3002 : Step(201): len = 348321, overlap = 52.6562
PHY-3002 : Step(202): len = 348418, overlap = 53.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000620849
PHY-3002 : Step(203): len = 350767, overlap = 54.7812
PHY-3002 : Step(204): len = 353994, overlap = 54.5938
PHY-3002 : Step(205): len = 356890, overlap = 54.4375
PHY-3002 : Step(206): len = 359892, overlap = 53.4688
PHY-3002 : Step(207): len = 363321, overlap = 54.2812
PHY-3002 : Step(208): len = 364797, overlap = 53.4375
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0012417
PHY-3002 : Step(209): len = 365934, overlap = 53.0625
PHY-3002 : Step(210): len = 368003, overlap = 52.6562
PHY-3002 : Step(211): len = 369633, overlap = 50.9375
PHY-3002 : Step(212): len = 371366, overlap = 54
PHY-3002 : Step(213): len = 373740, overlap = 50.9688
PHY-3002 : Step(214): len = 377149, overlap = 46.5938
PHY-3002 : Step(215): len = 381197, overlap = 47.125
PHY-3002 : Step(216): len = 384821, overlap = 45.8438
PHY-3002 : Step(217): len = 385398, overlap = 45.5312
PHY-3002 : Step(218): len = 385216, overlap = 46.1875
PHY-3002 : Step(219): len = 384625, overlap = 45.8125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.0024834
PHY-3002 : Step(220): len = 385104, overlap = 46.4688
PHY-3002 : Step(221): len = 387156, overlap = 48.3438
PHY-3002 : Step(222): len = 388155, overlap = 48.4062
PHY-3002 : Step(223): len = 388655, overlap = 48
PHY-3002 : Step(224): len = 389185, overlap = 47.8125
PHY-3002 : Step(225): len = 389543, overlap = 47.9062
PHY-3002 : Step(226): len = 390201, overlap = 47.5
PHY-3002 : Step(227): len = 390621, overlap = 45.4062
PHY-3002 : Step(228): len = 391399, overlap = 45.125
PHY-3002 : Step(229): len = 391972, overlap = 49.5
PHY-3002 : Step(230): len = 392730, overlap = 49.625
PHY-3002 : Step(231): len = 393076, overlap = 47.9688
PHY-3002 : Step(232): len = 393604, overlap = 47.6875
PHY-3002 : Step(233): len = 393816, overlap = 48.8125
PHY-3002 : Step(234): len = 394187, overlap = 48.9062
PHY-3002 : Step(235): len = 394364, overlap = 49.0312
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 35558, tnet num: 9334, tinst num: 6706, tnode num: 40226, tedge num: 61686.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 342.12 peak overflow 2.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 43/9336.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 634600, over cnt = 1945(5%), over = 7073, worst = 19
PHY-1001 : End global iterations;  0.686331s wall, 0.890625s user + 0.046875s system = 0.937500s CPU (136.6%)

PHY-1001 : Congestion index: top1 = 64.14, top5 = 52.45, top10 = 46.60, top15 = 42.86.
PHY-1001 : End incremental global routing;  0.822778s wall, 1.015625s user + 0.046875s system = 1.062500s CPU (129.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9334 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.200379s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (101.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.141484s wall, 1.328125s user + 0.046875s system = 1.375000s CPU (120.5%)

OPT-1001 : Current memory(MB): used = 460, reserve = 436, peak = 463.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7673/9336.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 634600, over cnt = 1945(5%), over = 7073, worst = 19
PHY-1002 : len = 665328, over cnt = 1300(3%), over = 3406, worst = 16
PHY-1002 : len = 680072, over cnt = 374(1%), over = 825, worst = 12
PHY-1002 : len = 685104, over cnt = 100(0%), over = 190, worst = 8
PHY-1002 : len = 686648, over cnt = 15(0%), over = 24, worst = 4
PHY-1001 : End global iterations;  0.734262s wall, 1.156250s user + 0.000000s system = 1.156250s CPU (157.5%)

PHY-1001 : Congestion index: top1 = 50.39, top5 = 43.99, top10 = 40.29, top15 = 37.75.
OPT-1001 : End congestion update;  0.875375s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (148.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9334 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.135064s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (104.1%)

OPT-0007 : Start: WNS 999120 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  1.010537s wall, 1.437500s user + 0.000000s system = 1.437500s CPU (142.3%)

OPT-1001 : Current memory(MB): used = 464, reserve = 440, peak = 464.
OPT-1001 : End physical optimization;  2.858872s wall, 3.453125s user + 0.062500s system = 3.515625s CPU (123.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 2522 LUT to BLE ...
SYN-4008 : Packed 2522 LUT and 192 SEQ to BLE.
SYN-4003 : Packing 1249 remaining SEQ's ...
SYN-4005 : Packed 619 SEQ with LUT/SLICE
SYN-4006 : 1775 single LUT's are left
SYN-4006 : 630 single SEQ's are left
SYN-4011 : Packing model "top_module" (AL_USER_NORMAL) with 3152/5989 primitive instances ...
PHY-3001 : End packing;  0.192899s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (97.2%)

PHY-1001 : Populate physical database on model top_module.
RUN-1001 : There are total 4396 instances
RUN-1001 : 2167 mslices, 2168 lslices, 29 pads, 13 brams, 7 dsps
RUN-1001 : There are total 9164 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6131 nets have 2 pins
RUN-1001 : 2809 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
PHY-3001 : design contains 4394 instances, 4335 slices, 155 macros(2684 instances: 1761 mslices 923 lslices)
PHY-3001 : Cell area utilization is 51%
PHY-3001 : After packing: Len = 396668, Over = 97
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 51%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 5826/9164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 670600, over cnt = 645(1%), over = 862, worst = 6
PHY-1002 : len = 671336, over cnt = 452(1%), over = 547, worst = 6
PHY-1002 : len = 674200, over cnt = 196(0%), over = 228, worst = 4
PHY-1002 : len = 676096, over cnt = 70(0%), over = 77, worst = 4
PHY-1002 : len = 676968, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.694940s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (137.2%)

PHY-1001 : Congestion index: top1 = 49.91, top5 = 43.65, top10 = 39.91, top15 = 37.35.
PHY-3001 : End congestion estimation;  0.859871s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (129.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 34067, tnet num: 9162, tinst num: 4394, tnode num: 37608, tedge num: 59713.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.942711s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (97.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5932e-05
PHY-3002 : Step(236): len = 362929, overlap = 90
PHY-3002 : Step(237): len = 355868, overlap = 88.5
PHY-3002 : Step(238): len = 347588, overlap = 87.25
PHY-3002 : Step(239): len = 346271, overlap = 86.25
PHY-3002 : Step(240): len = 340648, overlap = 85.25
PHY-3002 : Step(241): len = 338168, overlap = 87
PHY-3002 : Step(242): len = 332722, overlap = 94.5
PHY-3002 : Step(243): len = 330491, overlap = 101.75
PHY-3002 : Step(244): len = 327204, overlap = 99.75
PHY-3002 : Step(245): len = 325515, overlap = 95.75
PHY-3002 : Step(246): len = 322163, overlap = 99.5
PHY-3002 : Step(247): len = 321211, overlap = 98.25
PHY-3002 : Step(248): len = 319542, overlap = 103.25
PHY-3002 : Step(249): len = 317333, overlap = 111.5
PHY-3002 : Step(250): len = 316163, overlap = 111
PHY-3002 : Step(251): len = 314542, overlap = 110
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.18639e-05
PHY-3002 : Step(252): len = 318003, overlap = 104
PHY-3002 : Step(253): len = 318817, overlap = 104
PHY-3002 : Step(254): len = 328619, overlap = 86.5
PHY-3002 : Step(255): len = 332718, overlap = 77.5
PHY-3002 : Step(256): len = 337604, overlap = 76.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143728
PHY-3002 : Step(257): len = 342729, overlap = 71.5
PHY-3002 : Step(258): len = 344117, overlap = 69.25
PHY-3002 : Step(259): len = 352226, overlap = 63.75
PHY-3002 : Step(260): len = 354356, overlap = 59.5
PHY-3002 : Step(261): len = 359466, overlap = 60.25
PHY-3002 : Step(262): len = 361507, overlap = 60
PHY-3002 : Step(263): len = 362660, overlap = 62.25
PHY-3002 : Step(264): len = 361195, overlap = 62
PHY-3002 : Step(265): len = 360820, overlap = 61.75
PHY-3002 : Step(266): len = 358972, overlap = 62.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272752
PHY-3002 : Step(267): len = 366863, overlap = 63.75
PHY-3002 : Step(268): len = 371295, overlap = 63.25
PHY-3002 : Step(269): len = 376916, overlap = 55
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000545503
PHY-3002 : Step(270): len = 378884, overlap = 54
PHY-3002 : Step(271): len = 383045, overlap = 52.25
PHY-3002 : Step(272): len = 393337, overlap = 43
PHY-3002 : Step(273): len = 396568, overlap = 40
PHY-3002 : Step(274): len = 396722, overlap = 42.25
PHY-3002 : Step(275): len = 396403, overlap = 42.25
PHY-3002 : Step(276): len = 395871, overlap = 37
PHY-3002 : Step(277): len = 395804, overlap = 36.5
PHY-3002 : Step(278): len = 396035, overlap = 41.25
PHY-3002 : Step(279): len = 396191, overlap = 39.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00105206
PHY-3002 : Step(280): len = 400254, overlap = 38.25
PHY-3002 : Step(281): len = 404144, overlap = 32
PHY-3002 : Step(282): len = 406536, overlap = 33
PHY-3002 : Step(283): len = 407713, overlap = 31
PHY-3002 : Step(284): len = 408337, overlap = 30.5
PHY-3002 : Step(285): len = 408968, overlap = 30.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00183828
PHY-3002 : Step(286): len = 410578, overlap = 30.75
PHY-3002 : Step(287): len = 412960, overlap = 30.75
PHY-3002 : Step(288): len = 414727, overlap = 31.75
PHY-3002 : Step(289): len = 416937, overlap = 31
PHY-3002 : Step(290): len = 418930, overlap = 27.75
PHY-3002 : Step(291): len = 419385, overlap = 28.75
PHY-3002 : Step(292): len = 419796, overlap = 31.25
PHY-3002 : Step(293): len = 419942, overlap = 31.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.663477s wall, 0.562500s user + 1.421875s system = 1.984375s CPU (299.1%)

PHY-3001 : Trial Legalized: Len = 438591
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 49%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 222/9164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 665368, over cnt = 1257(3%), over = 2351, worst = 8
PHY-1002 : len = 675608, over cnt = 744(2%), over = 1124, worst = 7
PHY-1002 : len = 684856, over cnt = 184(0%), over = 254, worst = 6
PHY-1002 : len = 686840, over cnt = 69(0%), over = 83, worst = 5
PHY-1002 : len = 687848, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.202047s wall, 1.671875s user + 0.046875s system = 1.718750s CPU (143.0%)

PHY-1001 : Congestion index: top1 = 49.05, top5 = 42.38, top10 = 38.70, top15 = 36.35.
PHY-3001 : End congestion estimation;  1.368352s wall, 1.828125s user + 0.046875s system = 1.875000s CPU (137.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.230911s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (101.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000113908
PHY-3002 : Step(294): len = 408662, overlap = 12.25
PHY-3002 : Step(295): len = 400774, overlap = 16.25
PHY-3002 : Step(296): len = 398366, overlap = 18
PHY-3002 : Step(297): len = 397926, overlap = 19
PHY-3002 : Step(298): len = 397337, overlap = 18.25
PHY-3002 : Step(299): len = 396868, overlap = 16.5
PHY-3002 : Step(300): len = 395981, overlap = 14.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007577s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 402413, Over = 0
PHY-3001 : Spreading special nets. 24 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017148s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.1%)

PHY-3001 : 28 instances has been re-located, deltaX = 9, deltaY = 16, maxDist = 1.
PHY-3001 : Final: Len = 402639, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 34067, tnet num: 9162, tinst num: 4394, tnode num: 37608, tedge num: 59713.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 2461/9164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 637872, over cnt = 1215(3%), over = 2185, worst = 8
PHY-1002 : len = 644064, over cnt = 764(2%), over = 1183, worst = 7
PHY-1002 : len = 651432, over cnt = 289(0%), over = 467, worst = 7
PHY-1002 : len = 654448, over cnt = 114(0%), over = 190, worst = 5
PHY-1002 : len = 656976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.119510s wall, 1.593750s user + 0.078125s system = 1.671875s CPU (149.3%)

PHY-1001 : Congestion index: top1 = 47.46, top5 = 41.31, top10 = 38.14, top15 = 35.79.
PHY-1001 : End incremental global routing;  1.277669s wall, 1.750000s user + 0.078125s system = 1.828125s CPU (143.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.199233s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (102.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.603877s wall, 2.078125s user + 0.078125s system = 2.156250s CPU (134.4%)

OPT-1001 : Current memory(MB): used = 484, reserve = 461, peak = 486.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7612/9164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 656976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.060116s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (104.0%)

PHY-1001 : Congestion index: top1 = 47.46, top5 = 41.31, top10 = 38.14, top15 = 35.79.
OPT-1001 : End congestion update;  0.211258s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (96.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.145464s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (107.4%)

OPT-0007 : Start: WNS 999045 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.356817s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.7%)

OPT-1001 : Current memory(MB): used = 486, reserve = 463, peak = 486.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.154884s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (90.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7612/9164.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 656976, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.062712s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (99.7%)

PHY-1001 : Congestion index: top1 = 47.46, top5 = 41.31, top10 = 38.14, top15 = 35.79.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.145567s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.6%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 999045 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 47.034483
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  3.291804s wall, 3.718750s user + 0.078125s system = 3.796875s CPU (115.3%)

RUN-1003 : finish command "place" in  22.511453s wall, 50.671875s user + 11.156250s system = 61.828125s CPU (274.7%)

RUN-1004 : used memory is 457 MB, reserved memory is 432 MB, peak memory is 487 MB
RUN-1002 : start command "export_db fpga_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_place.db" in  1.448070s wall, 2.328125s user + 0.015625s system = 2.343750s CPU (161.9%)

RUN-1004 : used memory is 468 MB, reserved memory is 448 MB, peak memory is 525 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file E:/work/anlogic/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 4396 instances
RUN-1001 : 2167 mslices, 2168 lslices, 29 pads, 13 brams, 7 dsps
RUN-1001 : There are total 9164 nets
RUN-6004 WARNING: There are 3 nets with only 1 pin.
RUN-1001 : 6131 nets have 2 pins
RUN-1001 : 2809 nets have [3 - 5] pins
RUN-1001 : 44 nets have [6 - 10] pins
RUN-1001 : 45 nets have [11 - 20] pins
RUN-1001 : 98 nets have [21 - 99] pins
RUN-1001 : 34 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 34067, tnet num: 9162, tinst num: 4394, tnode num: 37608, tedge num: 59713.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
PHY-1001 : 2167 mslices, 2168 lslices, 29 pads, 13 brams, 7 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 625104, over cnt = 1309(3%), over = 2546, worst = 9
PHY-1002 : len = 635176, over cnt = 859(2%), over = 1383, worst = 8
PHY-1002 : len = 646128, over cnt = 199(0%), over = 330, worst = 8
PHY-1002 : len = 650232, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 650560, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.095756s wall, 1.500000s user + 0.093750s system = 1.593750s CPU (145.4%)

PHY-1001 : Congestion index: top1 = 47.52, top5 = 41.05, top10 = 37.88, top15 = 35.60.
PHY-1001 : End global routing;  1.275531s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (138.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 506, reserve = 483, peak = 525.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net ad0_clk_syn_6 will be merged with clock ad0_clk_dup_1
PHY-1001 : net ad1_clk_dup_1 will be routed on clock mesh
PHY-1001 : net clk_30m will be routed on clock mesh
PHY-1001 : clock net da_clk_syn_5 will be merged with clock da_clk_dup_1
PHY-1001 : clock net fx_clk_syn_4 will be merged with clock fx_clk_dup_1
PHY-1001 : net sys_clk_dup_1 will be routed on clock mesh
PHY-1001 : net ad_delay/clk_20b will be routed on clock mesh
PHY-1001 : clock net csget/mcu_write_start_n_syn_2 will be merged with clock csget/mcu_write_start_n
PHY-1001 : net dac/u_da_wave_send/clk will be routed on clock mesh
PHY-1001 : net dac/u_rom_256x8b/clka will be routed on clock mesh
PHY-1001 : clock net f_div2/clk_syn_4 will be merged with clock f_div2/clk
PHY-1001 : net fifo/fifo_generator_0_u/clkr will be routed on clock mesh
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[2] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net fifo/fifo_generator_0_u/wr_to_rd_cross_inst/sync_r1[0] is skipped due to 0 input or output
PHY-1001 : Current memory(MB): used = 755, reserve = 734, peak = 755.
PHY-1001 : End build detailed router design. 3.364144s wall, 3.296875s user + 0.046875s system = 3.343750s CPU (99.4%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 71752, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End initial clock net routed; 3.108356s wall, 3.093750s user + 0.000000s system = 3.093750s CPU (99.5%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 71768, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 1; 0.025174s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (124.1%)

PHY-1001 : Current memory(MB): used = 787, reserve = 768, peak = 787.
PHY-1001 : End phase 1; 3.142837s wall, 3.140625s user + 0.000000s system = 3.140625s CPU (99.9%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 28% nets.
PHY-1001 : Routed 33% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 52% nets.
PHY-1001 : Routed 71% nets.
PHY-1022 : len = 1.98357e+06, over cnt = 189(0%), over = 189, worst = 1, crit = 0
PHY-1001 : Current memory(MB): used = 793, reserve = 773, peak = 793.
PHY-1001 : End initial routed; 32.133730s wall, 42.281250s user + 0.296875s system = 42.578125s CPU (132.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6601(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.055621s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (100.7%)

PHY-1001 : Current memory(MB): used = 801, reserve = 782, peak = 801.
PHY-1001 : End phase 2; 33.189420s wall, 43.343750s user + 0.296875s system = 43.640625s CPU (131.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.98357e+06, over cnt = 189(0%), over = 189, worst = 1, crit = 0
PHY-1001 : End optimize timing; 0.028522s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (54.8%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.97784e+06, over cnt = 79(0%), over = 79, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 0.558953s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (106.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.97454e+06, over cnt = 12(0%), over = 12, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.420392s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (104.1%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.97427e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 3; 0.114766s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (95.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/6601(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.693    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 1.074164s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (100.4%)

PHY-1001 : Commit to database.....
PHY-5014 WARNING: Detail route doesn't find pib for ad_delay/instance_name_my/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for dac/instance_name_da/pll_inst.fbclk[0]
PHY-5014 WARNING: Detail route doesn't find pib for pll_clk/pll_inst.fbclk[0]
PHY-1001 : 43 feed throughs used by 25 nets
PHY-1001 : End commit to database; 1.236858s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (99.8%)

PHY-1001 : Current memory(MB): used = 850, reserve = 832, peak = 850.
PHY-1001 : End phase 3; 3.587844s wall, 3.640625s user + 0.000000s system = 3.640625s CPU (101.5%)

PHY-1003 : Routed, final wirelength = 1.97427e+06
PHY-1001 : Current memory(MB): used = 852, reserve = 834, peak = 852.
PHY-1001 : End export database. 0.026180s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (119.4%)

PHY-1001 : End detail routing;  43.563847s wall, 53.687500s user + 0.343750s system = 54.031250s CPU (124.0%)

RUN-1003 : finish command "route" in  45.753918s wall, 56.265625s user + 0.437500s system = 56.703125s CPU (123.9%)

RUN-1004 : used memory is 803 MB, reserved memory is 785 MB, peak memory is 852 MB
RUN-1002 : start command "report_area -io_info -file fpga_phy.area"
RUN-1001 : standard
***Report Model: top_module Device: EG4X20BG256***

IO Statistics
#IO                        29
  #input                   17
  #output                  12
  #inout                    0

Utilization Statistics
#lut                     7890   out of  19600   40.26%
#reg                     1664   out of  19600    8.49%
#le                      8520
  #lut only              6856   out of   8520   80.47%
  #reg only               630   out of   8520    7.39%
  #lut&reg               1034   out of   8520   12.14%
#dsp                        7   out of     29   24.14%
#bram                       9   out of     64   14.06%
  #bram9k                   9
  #fifo9k                   0
#bram32k                    4   out of     16   25.00%
#pad                       29   out of    188   15.43%
  #ireg                    10
  #oreg                     1
  #treg                     0
#pll                        3   out of      4   75.00%
#gclk                       6   out of     16   37.50%

Clock Resource Statistics
Index     ClockNet                        Type               DriverType         Driver                                      Fanout
#1        fifo/fifo_generator_0_u/clkr    GCLK               pll                pll_clk/pll_inst.clkc0                      559
#2        config_inst_syn_9               GCLK               config             config_inst.jtck                            180
#3        da_clk_dup_1                    GCLK               mslice             da_clk_syn_9.f1                             83
#4        ad0_clk_dup_1                   GCLK               mslice             ad0_clk_syn_13.f0                           57
#5        csget/mcu_write_start_n         GCLK               lslice             fre/reg15_syn_208.f1                        45
#6        fx_clk_dup_1                    GCLK               io                 fx_clk_syn_2.di                             30
#7        ad_delay/clk_20b                GCLK               pll                ad_delay/instance_name_my/pll_inst.clkc2    22
#8        dac/u_da_wave_send/clk          GCLK               pll                pll_clk/pll_inst.clkc1                      7
#9        ad1_clk_dup_1                   GCLK               pll                pll_clk/pll_inst.clkc2                      3
#10       f_div2/clk                      GCLK               lslice             f_div/reg0_syn_26.q0                        3
#11       dac/u_rom_256x8b/clka           GCLK               pll                dac/instance_name_da/pll_inst.clkc0         1
#12       sys_clk_dup_1                   GeneralRouting     io                 sys_clk_syn_2.di                            1
#13       clk_30m                         GCLK               pll                pll_clk/pll_inst.clkc3                      0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
  ad0_data[7]      INPUT        G16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[6]      INPUT        F15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[5]      INPUT        D11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[4]      INPUT        E11        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[3]      INPUT        E15        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[2]      INPUT        C16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[1]      INPUT        B16        LVCMOS25          N/A          PULLUP      IREG    
  ad0_data[0]      INPUT        B14        LVCMOS25          N/A          PULLUP      IREG    
    cs_n_i         INPUT        J16        LVCMOS25          N/A          PULLUP      IREG    
  fifo_rst_n       INPUT        B12        LVCMOS25          N/A          PULLUP      NONE    
    fx_clk         INPUT        A11        LVCMOS25          N/A          PULLUP      NONE    
    mosi_i         INPUT        M16        LVCMOS25          N/A          PULLUP      NONE    
    sclk_i         INPUT        N16        LVCMOS25          N/A          PULLUP      IREG    
      sel          INPUT        P15        LVCMOS25          N/A          PULLUP      NONE    
     sel1          INPUT        R15        LVCMOS25          N/A          PULLUP      NONE    
    sys_clk        INPUT         T8        LVCMOS25          N/A          PULLUP      NONE    
   sys_rst_n       INPUT        A12        LVCMOS25          N/A          PULLUP      NONE    
    ad0_clk       OUTPUT        H16        LVCMOS25           8            NONE       NONE    
    ad1_clk       OUTPUT        A13        LVCMOS25           8            NONE       NONE    
    da_clk        OUTPUT        H15        LVCMOS25           8            NONE       NONE    
  da_data[7]      OUTPUT        F16        LVCMOS25           8            NONE       NONE    
  da_data[6]      OUTPUT        E16        LVCMOS25           8            NONE       NONE    
  da_data[5]      OUTPUT        C10        LVCMOS25           8            NONE       NONE    
  da_data[4]      OUTPUT         C9        LVCMOS25           8            NONE       NONE    
  da_data[3]      OUTPUT        D16        LVCMOS25           8            NONE       NONE    
  da_data[2]      OUTPUT        C15        LVCMOS25           8            NONE       NONE    
  da_data[1]      OUTPUT        B15        LVCMOS25           8            NONE       NONE    
  da_data[0]      OUTPUT        A14        LVCMOS25           8            NONE       NONE    
    miso_o        OUTPUT        K15        LVCMOS25           8            NONE       OREG    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                 |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------+
|top                                 |top_module                             |8520   |5206    |2684    |1675    |13      |7       |
|  ad_delay                          |ad_delay_module                        |55     |36      |19      |36      |0       |0       |
|    instance_name_my                |clk_wiz_1                              |1      |1       |0       |0       |0       |0       |
|  adget                             |ADC_get_module                         |4      |4       |0       |4       |0       |0       |
|  csget                             |detect_module                          |0      |0       |0       |0       |0       |0       |
|  dac                               |DA_top_module                          |11     |6       |5       |9       |1       |0       |
|    instance_name_da                |clk_wiz_2                              |0      |0       |0       |0       |0       |0       |
|    u_da_wave_send                  |DA_module                              |11     |6       |5       |9       |0       |0       |
|    u_rom_256x8b                    |blk_mem_gen_0                          |0      |0       |0       |0       |1       |0       |
|  f_div                             |f_div10_module                         |5      |5       |0       |5       |0       |0       |
|  f_div2                            |f_div10_module                         |4      |4       |0       |4       |0       |0       |
|  fifo                              |fifo_module                            |206    |120     |32      |163     |8       |0       |
|    fifo_generator_0_u              |FIFO                                   |145    |101     |32      |102     |8       |0       |
|      ram_inst                      |ram_infer_FIFO                         |0      |0       |0       |0       |8       |0       |
|      rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_FIFO |34     |30      |0       |34      |0       |0       |
|      wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_FIFO |40     |35      |0       |40      |0       |0       |
|  fre                               |get_fre                                |6538   |4087    |2078    |902     |0       |7       |
|  mux                               |mux2_module                            |79     |73      |6       |71      |0       |0       |
|  pll_clk                           |clk_wizz_0                             |0      |0       |0       |0       |0       |0       |
|  spi_slave                         |SPI_slave_module                       |39     |31      |8       |12      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                         |749    |423     |123     |457     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                |749    |423     |123     |457     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                            |315    |135     |0       |314     |0       |0       |
|        reg_inst                    |register                               |314    |134     |0       |313     |0       |0       |
|        tap_inst                    |tap                                    |1      |1       |0       |1       |0       |0       |
|      trigger_inst                  |trigger                                |434    |288     |123     |143     |0       |0       |
|        bus_inst                    |bus_top                                |187    |111     |66      |58      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                |187    |111     |66      |58      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                               |113    |78      |29      |54      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       6099  
    #2          2       502   
    #3          3       2226  
    #4          4        79   
    #5        5-10       47   
    #6        11-50      78   
    #7       51-100      58   
    #8       101-500     28   
  Average     2.62            

RUN-1002 : start command "export_db fpga_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db fpga_pr.db" in  1.580729s wall, 2.562500s user + 0.000000s system = 2.562500s CPU (162.1%)

RUN-1004 : used memory is 803 MB, reserved memory is 787 MB, peak memory is 859 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model top_module.
TMR-2506 : Build timing graph completely. Port num: 15, tpin num: 34067, tnet num: 9162, tinst num: 4394, tnode num: 37608, tedge num: 59713.
TMR-2508 : Levelizing timing graph completed, there are 2703 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file fpga_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 9162 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 4 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 13 (13 unconstrainted).
TMR-5009 WARNING: No clock constraint on 13 clock net(s): 
		ad0_clk_syn_6
		ad1_clk_dup_1
		ad_delay/clk_20b
		clk_30m
		config_inst_syn_10
		csget/mcu_write_start_n_syn_2
		da_clk_syn_5
		dac/u_da_wave_send/clk
		dac/u_rom_256x8b/clka
		f_div2/clk_syn_4
		fifo/fifo_generator_0_u/clkr
		fx_clk_syn_4
		sys_clk_dup_1
USR-6122 CRITICAL-WARNING: No clock constraint on PLL ad_delay/instance_name_my/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL pll_clk/pll_inst
USR-6122 CRITICAL-WARNING: No clock constraint on PLL dac/instance_name_da/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in fpga_phy.timing, timing summary in fpga_phy.tsm.
RUN-1002 : start command "export_bid fpga_inst.bid"
PRG-1000 : <!-- HMAC is: 882d8953cc0c7b877783ddaf2a0833046f759c43cb52fcaf8f31a4cb1fe53ca0 -->
RUN-1002 : start command "bitgen -bit fpga.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 4394
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 9164, pip num: 97260
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 43
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3119 valid insts, and 295489 bits set as '1'.
BIT-1004 : the usercode register value: 00000000011000110001000111000011
BIT-1004 : PLL setting string = 0111
BIT-1004 : Generate bits file fpga.bit.
RUN-1003 : finish command "bitgen -bit fpga.bit" in  9.463911s wall, 120.031250s user + 0.171875s system = 120.203125s CPU (1270.1%)

RUN-1004 : used memory is 863 MB, reserved memory is 854 MB, peak memory is 1022 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240707_211816.log"
