# RISC-processor
A 5-stage pipelined RISC processor, capable of reducing data hazards, is designed using XILINX Vivado.
