/*!
 * @brief     SPI Register Definition Header File, automatically generated by
 *            yoda2h v1.3.8 at 2/15/2023 10:39:23 AM.
 * 
 * @copyright copyright(c) 2023 - Analog Devices Inc.All Rights Reserved.
 *            This software is proprietary to Analog Devices, Inc. and its
 *            licensor. By using this software you agree to the terms of the
 *            associated analog devices software license agreement.
 */

/*! 
 * @addtogroup APOLLO_BF
 * @{
 */
#ifndef __ADI_APOLLO_BF_JTX_QBF_TXFE_H__
#define __ADI_APOLLO_BF_JTX_QBF_TXFE_H__

/*============= D E F I N E S ==============*/
#define JTX_QBF_TXFE_0_JTX_TOP_RX_DIGITAL0                      0x60618000
#define JTX_QBF_TXFE_1_JTX_TOP_RX_DIGITAL0                      0x6061C000
#define JTX_QBF_TXFE_0_JTX_TOP_RX_DIGITAL1                      0x60E18000
#define JTX_QBF_TXFE_1_JTX_TOP_RX_DIGITAL1                      0x60E1C000

#define REG_PLL_STATUS_ADDR(inst)                               ((inst) + 0x00000001)
#define BF_JTX_PLL_LOCKED_INFO(inst)                            ((inst) + 0x00000001), 0x00000107

#define REG_JTX_QUICK_CFG_ADDR(inst)                            ((inst) + 0x00000002)
#define BF_JTX_MODE_INFO(inst)                                  ((inst) + 0x00000002), 0x00000700

#define REG_JTX_QUICK_CFG_EN_ADDR(inst)                         ((inst) + 0x00000003)
#define BF_JTX_QUICK_CONFIG_EN_INFO(inst)                       ((inst) + 0x00000003), 0x00000100

#define REG_JTX_LINK_CTRL1_ADDR(inst)                           ((inst) + 0x00000004)

#define REG_JTX_SER_CLK_INVERT_ADDR(inst)                       ((inst) + 0x00000006)
#define BF_JTX_SER_CLK_INVERT_INFO(inst)                        ((inst) + 0x00000006), 0x00000100

#define REG_JTX_PDWN_CTRL_ADDR(inst)                            ((inst) + 0x00000008)

#ifdef USE_PRIVATE_BF
#define REG_SYSREF_DELAY_REG_JTX_QBF_TXFE_ADDR(inst)            ((inst) + 0x00000009)
#define BF_SYSREF_PULSE_DELAY_CYCLES_JTX_QBF_TXFE_INFO(inst)    ((inst) + 0x00000009), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_RESET_CTRL_REG_ADDR(inst)                           ((inst) + 0x0000000A)
#define BF_FORCE_JTX_DIGITAL_RESET_ON_RSTEN_FORCE_EN_INFO(inst) ((inst) + 0x0000000A), 0x00000100
#define BF_PD_SERDES_INFO(inst)                                 ((inst) + 0x0000000A), 0x00000101
#define BF_FORCE_JTX_DIGITAL_RESET_ON_SYSREF_INFO(inst)         ((inst) + 0x0000000A), 0x00000104
#endif /* USE_PRIVATE_BF */

#define REG_SER_PARITY_RESET_EN1_ADDR(inst)                     ((inst) + 0x0000000B)
#define BF_SER_PARITY_RESET_EN_INFO(inst)                       ((inst) + 0x0000000B), 0x00000C00

#define REG_SER_PARITY_RESET_EN2_ADDR(inst)                     ((inst) + 0x0000000C)

#ifdef USE_PRIVATE_BF
#define REG_LCM_DIV_FORCE_EN_ADDR(inst)                         ((inst) + 0x0000000D)
#define BF_LCM_DIV_FORCE_EN_INFO(inst)                          ((inst) + 0x0000000D), 0x00000100
#define BF_LCM_OVERRIDE_INFO(inst)                              ((inst) + 0x0000000D), 0x00000101
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_LCM_DIV1_ADDR(inst)                                 ((inst) + 0x0000000E)
#define BF_LCM_DIV_INFO(inst)                                   ((inst) + 0x0000000E), 0x00000E00
#endif /* USE_PRIVATE_BF */

#define REG_LCM_DIV2_ADDR(inst)                                 ((inst) + 0x0000000F)

#ifdef USE_PRIVATE_BF
#define REG_FORCE_LINK_RESET_REG_ADDR(inst)                     ((inst) + 0x00000010)
#define BF_FORCE_LINK_RESET_INFO(inst)                          ((inst) + 0x00000010), 0x00000100
#define BF_FORCE_LINK_DIGITAL_RESET_INFO(inst)                  ((inst) + 0x00000010), 0x00000104
#endif /* USE_PRIVATE_BF */

#define REG_QC_MODE_STATUS_ADDR(inst)                           ((inst) + 0x00000011)
#define BF_JTX_INVALID_MODE_INFO(inst)                          ((inst) + 0x00000011), 0x00000100

#define REG_K_EMB_QC_OVERRIDE_ADDR(inst)                        ((inst) + 0x00000012)
#define BF_JTX_K_EMB_QC_OVERRIDE_INFO(inst)                     ((inst) + 0x00000012), 0x00000100

#define REG_PHASE_ESTABLISH_STATUS_ADDR(inst)                   ((inst) + 0x00000013)
#define BF_JTX_PHASE_ESTABLISHED_INFO(inst)                     ((inst) + 0x00000013), 0x00000100

#ifdef USE_PRIVATE_BF
#define REG_PHASE_ESTABLISH_GPIO_ADDR(inst)                     ((inst) + 0x00000014)
#define BF_JTX_PHASE_ESTABLISHED_GPIO_OUT_INFO(inst)            ((inst) + 0x00000014), 0x00000100
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_CLKGEN_ALIGN_FALL_RST_DEASSERT_ADDR(inst)           ((inst) + 0x00000015)
#define BF_CLKGEN_ALIGN_FALL_FOR_RST_DEASSERT_INFO(inst)        ((inst) + 0x00000015), 0x00000100
#endif /* USE_PRIVATE_BF */

#define REG_PHASE_ESTABLISH_DATA_GATING_ADDR(inst)              ((inst) + 0x00000016)
#define BF_JTX_PHASE_ESTABLISHED_DATA_GATING_EN_INFO(inst)      ((inst) + 0x00000016), 0x00000100

#define REG_PLL_REF_CLK_DIV1_REG_ADDR(inst)                     ((inst) + 0x00000017)
#define BF_DIVM_LCPLL_RC_RX_INFO(inst)                          ((inst) + 0x00000017), 0x00000200

#ifdef USE_PRIVATE_BF
#define REG_LMFC_CTL_ADDR(inst)                                 ((inst) + 0x00000018)
#define BF_LMFC_OUT_DIV_INFO(inst)                              ((inst) + 0x00000018), 0x00000300
#define BF_LMFC_DIV_EDGE_INFO(inst)                             ((inst) + 0x00000018), 0x00000104
#define BF_LMFC_OUT_SEL_INFO(inst)                              ((inst) + 0x00000018), 0x00000107
#endif /* USE_PRIVATE_BF */

#define REG_DIV_CLK_GEN_ASYNC_MODE_ADDR(inst)                   ((inst) + 0x00000019)

#ifdef USE_PRIVATE_BF
#define REG_SYNC_DELAY_REG_ADDR(inst)                           ((inst) + 0x0000001B)
#define BF_SYNC_DELAY_COUNT_INFO(inst)                          ((inst) + 0x0000001B), 0x00000400
#define BF_SYNC_DELAY_LINK_PCLK_CYCLES_ENABLE_INFO(inst)        ((inst) + 0x0000001B), 0x00000106
#define BF_SYNC_DELAY_ENABLE_INFO(inst)                         ((inst) + 0x0000001B), 0x00000107
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_EXTEND_SYNC_FORCE_REG_ADDR(inst)                    ((inst) + 0x0000001C)
#define BF_EXTEND_SYNC_FORCE_DURING_RESYNC_INFO(inst)           ((inst) + 0x0000001C), 0x00000100
#endif /* USE_PRIVATE_BF */

#define REG_NS_OVERRIDE_ADDR(inst)                              ((inst) + 0x0000002D)
#define BF_JTX_NS_OVERRIDE_INFO(inst)                           ((inst) + 0x0000002D), 0x00000100
#ifdef USE_PRIVATE_BF
#define BF_DDC_NS_OVERRIDE_INFO(inst)                           ((inst) + 0x0000002D), 0x00000101
#endif /* USE_PRIVATE_BF */
#ifdef USE_PRIVATE_BF
#define BF_NS_CONV_NS_OVERRIDE_INFO(inst)                       ((inst) + 0x0000002D), 0x00000102
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_NS_CONV_NS_ADDR(inst)                               ((inst) + 0x0000002E)
#define BF_NS_CONV_NS_REGMAP_INFO(inst)                         ((inst) + 0x0000002E), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_DDC_NS_ADDR(inst)                                   ((inst) + 0x0000002F)
#define BF_DDC_NS_REGMAP_INFO(inst)                             ((inst) + 0x0000002F), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_FORCE_SYNC_DELAY_EN_ADDR(inst)                  ((inst) + 0x00000030)
#define BF_JTX_FORCE_SYNC_DELAY_EN_INFO(inst)                   ((inst) + 0x00000030), 0x00000100
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_FORCE_SYNC_DELAY_COUNT_ADDR(inst)               ((inst) + 0x00000031)
#define BF_JTX_FORCE_SYNC_DELAY_COUNT_INFO(inst)                ((inst) + 0x00000031), 0x00000800
#endif /* USE_PRIVATE_BF */

#define REG_RESET_FIRST_CLK_AFTER_RESET_ADDR(inst)              ((inst) + 0x00000032)

#define REG_SERDES_TX_WR_SETUP_CTRL_ADDR(inst)                  ((inst) + 0x00000033)
#define BF_SERDES_TX_ANA_BRIDGE_WR_SETUP_CYCLES_INFO(inst)      ((inst) + 0x00000033), 0x00000600

#define REG_SERDES_TX_WR_HOLD_CTRL_ADDR(inst)                   ((inst) + 0x00000034)
#define BF_SERDES_TX_ANA_BRIDGE_WR_HOLD_CYCLES_INFO(inst)       ((inst) + 0x00000034), 0x00000600

#define REG_SERDES_TX_RD_CTRL_ADDR(inst)                        ((inst) + 0x00000035)
#define BF_SERDES_TX_ANA_BRIDGE_RD_CYCLES_INFO(inst)            ((inst) + 0x00000035), 0x00000600

#ifdef USE_PRIVATE_BF
#define REG_JTX_NS_READBACK_ADDR(inst)                          ((inst) + 0x00000036)
#define BF_JTX_NS_READBACK_INFO(inst)                           ((inst) + 0x00000036), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_M_READBACK_ADDR(inst)                           ((inst) + 0x00000037)
#define BF_JTX_M_READBACK_INFO(inst)                            ((inst) + 0x00000037), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_L_READBACK_ADDR(inst)                           ((inst) + 0x00000038)
#define BF_JTX_L_READBACK_INFO(inst)                            ((inst) + 0x00000038), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_S_READBACK_ADDR(inst)                           ((inst) + 0x00000039)
#define BF_JTX_S_READBACK_INFO(inst)                            ((inst) + 0x00000039), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_F_READBACK_ADDR(inst)                           ((inst) + 0x0000003A)
#define BF_JTX_F_READBACK_INFO(inst)                            ((inst) + 0x0000003A), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_NP_READBACK_ADDR(inst)                          ((inst) + 0x0000003B)
#define BF_JTX_NP_READBACK_INFO(inst)                           ((inst) + 0x0000003B), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_SPECIAL_CASE_ADDR(inst)                         ((inst) + 0x0000003C)
#define BF_JTX_SAMPLE_CROSSBAR_EN_INFO(inst)                    ((inst) + 0x0000003C), 0x00000100
#define BF_USE_NS_LINK_TOTAL_DEC_INFO(inst)                     ((inst) + 0x0000003C), 0x00000101
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_K_S_BY_NS_READBACK_ADDR(inst)                   ((inst) + 0x0000003D)
#define BF_JTX_K_S_BY_NS_READBACK_INFO(inst)                    ((inst) + 0x0000003D), 0x00000800
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_ASYNC_READBACK_ADDR(inst)                       ((inst) + 0x0000003E)
#define BF_JTX_ASYNC_READBACK_INFO(inst)                        ((inst) + 0x0000003E), 0x00000100
#define BF_CLK_ASYNC_READBACK_INFO(inst)                        ((inst) + 0x0000003E), 0x00000101
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_NS_CONV_NS_READBACK_ADDR(inst)                      ((inst) + 0x0000003F)
#define BF_NS_CONV_NS_READBACK_INFO(inst)                       ((inst) + 0x0000003F), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_SYSREF_DELAY_REG_EN_JTX_QBF_TXFE_ADDR(inst)         ((inst) + 0x00000040)
#define BF_SYSREF_PULSE_DELAY_ENABLE_JTX_QBF_TXFE_INFO(inst)    ((inst) + 0x00000040), 0x00000100
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_C2R_EN_ADDR(inst)                               ((inst) + 0x00000041)
#define BF_JTX_MODE_C2R_EN_INFO(inst)                           ((inst) + 0x00000041), 0x00000100
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_CLK_DLY_START_ADDR(inst)                        ((inst) + 0x00000042)
#define BF_NEWCLK_DLY_JTX_QBF_TXFE_INFO(inst)                   ((inst) + 0x00000042), 0x00000500
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_CLK_RESTART_CTRL_ADDR(inst)                     ((inst) + 0x00000043)
#define BF_FORCE_SYNC_INFO(inst)                                ((inst) + 0x00000043), 0x00000100
#define BF_FORCE_NEWCLK_JTX_QBF_TXFE_INFO(inst)                 ((inst) + 0x00000043), 0x00000101
#define BF_REGMAP_RESYNC_EN_INFO(inst)                          ((inst) + 0x00000043), 0x00000102
#define BF_ALLOW_IFX_CLK_RESTART_INFO(inst)                     ((inst) + 0x00000043), 0x00000103
#define BF_ALLOW_PCLK_RESTART_INFO(inst)                        ((inst) + 0x00000043), 0x00000104
#define BF_ALLOW_CONV_CLK_RESTART_INFO(inst)                    ((inst) + 0x00000043), 0x00000105
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_JTX_CLK_CTL_FSM_STATE_ADDR(inst)                    ((inst) + 0x00000044)
#define BF_CTRL_FSM_STATE_INFO(inst)                            ((inst) + 0x00000044), 0x00000400
#endif /* USE_PRIVATE_BF */

#define REG_ASYNC_CTRL_ADDR(inst)                               ((inst) + 0x00000046)
#ifdef USE_PRIVATE_BF
#define BF_ASYNC_MODE_OVERRIDE_INFO(inst)                       ((inst) + 0x00000046), 0x00000100
#endif /* USE_PRIVATE_BF */
#define BF_JTX_LINK_204C_CLK_GATE_DIS_INFO(inst)                ((inst) + 0x00000046), 0x00000101
#ifdef USE_PRIVATE_BF
#define BF_CLK_ASYNC_INFO(inst)                                 ((inst) + 0x00000046), 0x00000102
#endif /* USE_PRIVATE_BF */
#ifdef USE_PRIVATE_BF
#define BF_CLK_ASYNC_OVERRIDE_INFO(inst)                        ((inst) + 0x00000046), 0x00000103
#endif /* USE_PRIVATE_BF */

#ifdef USE_PRIVATE_BF
#define REG_DDC_TYPE_ADDR(inst)                                 ((inst) + 0x00000049)
#define BF_DDC_TYPE_INFO(inst)                                  ((inst) + 0x00000049), 0x00000200
#define BF_DDC_TYPE_OVERRIDE_INFO(inst)                         ((inst) + 0x00000049), 0x00000102
#endif /* USE_PRIVATE_BF */

#endif /* __ADI_APOLLO_BF_JTX_QBF_TXFE_H__ */
/*! @} */
