// Seed: 2247960749
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_5 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input wor id_1,
    output tri0 id_2,
    input supply0 id_3,
    output wand id_4
    , id_18,
    input wor id_5,
    input supply1 id_6,
    output uwire id_7,
    input supply0 id_8,
    input uwire id_9,
    input tri1 id_10,
    input wand id_11,
    input tri id_12,
    output supply1 id_13,
    output wand id_14,
    input wand id_15,
    input tri0 id_16
);
  wire id_19 = id_18;
  wire id_20;
  xor (id_13, id_19, id_3, id_18, id_12, id_16, id_8, id_20, id_11, id_10, id_15, id_9, id_1, id_5);
  module_0(
      id_20, id_20, id_20, id_18, id_19, id_20, id_19
  );
  always disable id_21;
endmodule
