================================================================================ 
Commit: ea77d160e9b357159feb487b8537d5bd4163ac5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 21 17:39:45 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update MTRR for extend BIOS region
    Patch 3: Get all MTRR setting and then update the current MTRR
    and Set the MTRR

Hsd-es-id: 22013822049
Original commit date: Tue Aug 17 12:49:55 2021 +0530
Change-Id: I0e6ba6e05ebff7b8be6db7a1b165997a22663601
Original commit hash: 6dc21ad6da6b834e11f06cded8bc2df494857b64

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.c
AlderLakeBoardPkg/Library/PeiReportFvLib/PeiReportFvLib.inf
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
AlderLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.inf
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.c
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedDxe/PlatformInitAdvancedDxe.inf

================================================================================ 
Commit: 9c75cf669756f7e2db18828f8fa691c2c1dcb91c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 21 17:39:42 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P]: Updated BIOS minor verison to 2374_01

Hsd-es-id: NA
Original commit date: Thu Sep 16 11:21:26 2021 +0530
Change-Id: Idf5e231ff3fde84d60a820a58105a9663c420395
Original commit hash: f1ddc81d74123c53aeec88ec7c7bd61b150d1fd9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 051191a4677306eed03b11b3a492ec16551ddc3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Sep 21 17:39:39 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "Integrate ADLP GOP V1038"
GOP-1038 is gating ADLM Beta Milestone and need to revert till we get proper fix.
This reverts commit 5d60c522a7fd80d50aacda977ddac2e8ac691eb3.

Hsd-es-id: 1509916726
Original commit date: Wed Sep 15 21:40:24 2021 -0700
Change-Id: I1f6fe25166ee72ad694c3d4ca72b836b6455f551
Original commit hash: 28882eb398517520f700677e9b775b7c1b3ed34b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: ae47b9d15c1fee8425dab8fdb1753fb1326a66f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 21:05:20 2021 +0530 
-------------------------------------------------------------------------------- 
Added files AdlMeCapProd.pub.pem and Adl_MeCapProd.inc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/AdlMeCapProd.pub.pem
AlderLakePlatSamplePkg/Features/CapsuleUpdate/SigningKeys/Adl_MeCapProd.inc

================================================================================ 
Commit: 0e306adf3334a485dcdcce73ea83006fb09c00fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2374_00

Hsd-es-id: N/A
Original commit date: Thu Sep 9 08:48:13 2021 -0700
Change-Id: I8e81a6cb159e776b85d1ea00e74b431e40ec1475
Original commit hash: 1832ac4548f9e2eb4d318cff66317247d80fba47

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1c44ff524e7b63e1fb8f5e4d94e4e1222f1f78ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:50 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.188

(cherry picked from commit fa85b9422b1e7399e616be272b71a7756864e20c)

Thu Sep 9 15:10:50 2021 +0000
Original commit date: Thu Sep 9 15:10:50 2021 +0000
Original commit hash: c7039b41cbab9249621c8da56a22795e1b99bf40

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: aa16b8b0b4a16defde83691539e8831f71e74027 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:48 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509901809][ADL-S ADL-P ADL-M | DDR5] Rx timing Centering with multiple Jedec Reset

[Feature Description]
1. Rx timing Centering with multiple Jedec Reset
2. Chosse the minimum RxDqsP and RxDqsN training value as the final training value.

[Resolution]
1. Rx timing Centering with multiple Jedec Reset

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509901809
Original commit date: Mon Sep 6 11:02:36 2021 +0800
Change-Id: I1ccb93d383922db5d1f250398274d5a705994d10
Original commit hash: 52239f55ab8a76c89f7d31b06e0919c7c9ff5936

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.h

================================================================================ 
Commit: d93d4febc6aa501ff4ad8df913cce523b4535b00 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.187

(cherry picked from commit 4dc5393d4b1288917c427e6ce37ca71494064e49)

Thu Sep 9 14:14:43 2021 +0000
Original commit date: Thu Sep 9 14:14:43 2021 +0000
Original commit hash: 7117d392621c67ad54cd9769018e3cdcef3a6956

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 075fc33e3f77c71b6c270e4feb2d2dff38596b77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509872055][ADL-S | DDR5] Enable AC VOC

[Feature Description]
1. Enable AC VOC for DDR5

[Resolution]
1. Run PerBit1DCentering in MrcReadVoltageCentering2D before ReadVoltageCentering2D.

[Impacted Area]
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509872055
Original commit date: Sun Sep 5 21:47:49 2021 +0800
Change-Id: Iddca0eafeca699f30422b3813b1738f6524743ae
Original commit hash: f6349fc02fd73b6e42c77495c78c8e90096201fb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 8af7e0785bb9c78a7e224b03ae0bf407b3330586 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:42 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.186

(cherry picked from commit 15d3730115c133396d426b3c7fa4515fbb4c8c2d)

Thu Sep 9 12:59:10 2021 +0000
Original commit date: Thu Sep 9 12:59:10 2021 +0000
Original commit hash: 2c1114ee3fe003a9b12d9112ed437df2f60e5ee8

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bafb489cd037498111b9b0b28cd8efe9461d3a14 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:40 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509901902][ADL-S ADL-P ADL-M | DDR5] Averaging Rx DQS VOC with Jedec Reset.

[Feature Description]
1. Averaging Rx DQS VOC with Jedec Reset.

[Resolution]
1. Run Rx PRE SDL DCC training for 20 times, and run Jedec reset after each Rx PRE SDL DCC Training.
2. Choose the middle point of the min and max RX VOC value during the trainings.

[Impacted Area]
ADL-S ADL-P ADL-M
DDR5 RX Margin

[Register Impacted]
PHY

Hsd-es-id: 1509901902
Original commit date: Wed Aug 25 20:43:31 2021 +0800
Change-Id: I5f26283b227d37f054fdf6c98a8a0bc1005da4cf
Original commit hash: 2248b339c9171dc63a2d330075133fda5a006c2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoApiInt.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: dfec460d4684e5583ab9d03a6f273a60df5bb7cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:38 2021 +0530 
-------------------------------------------------------------------------------- 
vPro Essentials (ISM) supports Srou/SOL or not - legacy MEBx

Add legacy MEBx support

Hsd-es-id: 1509500169
Original commit date: Thu Aug 26 16:46:08 2021 +0800
Change-Id: Ib89055a6df2778e22b43160c4f614cd73046528d
Original commit hash: 0036266b9690cd25d1d72c66761ebc41b39a726f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeSmbiosUpdateConfigDxe/MeSmbiosUpdateConfig.c

================================================================================ 
Commit: 7039b5ca42b9112992797d352540cc82620b36bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:36 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.185

(cherry picked from commit 27790d9c9ef399fc1ee7c6fc384b0c948ed2af48)

Thu Sep 9 11:03:07 2021 +0000
Original commit date: Thu Sep 9 11:03:07 2021 +0000
Original commit hash: cc00ce13b0d007086b33732286e6d495ff5ea1ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 5fd2437c895c7a829e1d86e1025ab2939e7322a7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509883061][ADL-S ADL-P ADL-M| Disable PSF0 GV when SAGV is disabled through BIOS.

[Feature Description]
1. Disable PSF0 GV when SAGV is disabled through BIOS

[Resolution]
1. Keep both Qclk and PSF0 policies in the highest point when SAGV is disabled.

[Impacted Area]
SAGV

[Register Impacted]
PCU

Hsd-es-id: 1509883061
Original commit date: Tue Sep 7 14:42:43 2021 +0800
Change-Id: Id944b5e622325c20710ca860442ea78a6de449bb
Original commit hash: e6ba70c6ee727ec111f2d71d5d525d469287dc18

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 0ac90c26005b8c1ecd29fdabf7e78abeca3d2090 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:33 2021 +0530 
-------------------------------------------------------------------------------- 
SmbiosPlatformInfo: Shows correct platform name

Hsd-es-id: 16014603011
Original commit date: Wed Sep 8 13:25:40 2021 +0800
Change-Id: I3b245e20e10e262fff0c1d42e81b3df0f6bad715
Original commit hash: d3c9127b7d360452cbc7cb4ef68fdfad2423f717

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.c
AlderLakePlatSamplePkg/Platform/SmbiosPlatformInfo/SmbiosPlatformInfo.inf

================================================================================ 
Commit: b8cee88d7ca8a872dcab26129d1630dacb957dbd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:31 2021 +0530 
-------------------------------------------------------------------------------- 
Package/Module: AlderLakePlatSamplePkg/CapsuleUpdate

[ADL] Delete python2 dependency of the capsule update build tools, and modify the related ReadMe.txt

Hsd-es-id: NA
Original commit date: Tue Sep 7 13:52:29 2021 +0800
Change-Id: If82d6fc522cc3e01d837cd82edc8ef2cfe507598
Original commit hash: 77ec5888ddcf36d4c3a25d83f1221d970d599c62

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/CapsuleUpdateConfig/ReadMe.txt
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/CreateWindowsCapsule.py
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBios.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwBtGAcm.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwEc.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwIshPdt.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMe.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleSysFwMonolithic.bat
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/GenerateCapsule/GenCapsuleTbtRetimer.bat

================================================================================ 
Commit: f10009e6fd5f2d9f061a2bdb2f5f3e3183a56d84 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:29 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 9 01:29:04 2021 -0700
Change-Id: If6f38f3d66aa3ea4e977695f746ef73fbb4f91b1
Original commit hash: 0b6aace9e4f90f3d9e851db8c2580b35618e6a03

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 974a4c977cd99bff4cfb298d911a5af7791ac1c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:26 2021 +0530 
-------------------------------------------------------------------------------- 
PEG10 is going to POLLING COMPLIANCE when NDA

Hsd-es-id: 16014640866
Original commit date: Wed Sep 8 23:17:29 2021 +0530
Change-Id: I6d403a98d4dba1ac6d072e0c52d4defe33a6d685
Original commit hash: dc730cc9b537990cbbe57b116336f205cc7ce5d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c

================================================================================ 
Commit: 4358e281542560e622c086414f154258ce09d408 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:25 2021 +0530 
-------------------------------------------------------------------------------- 
C1S/ME: HMRFPO Disable command was not sent in ME FW Downgrade B3 step

Issue: HMRFPO disable command is not sent due to wrong operation mode check.
Solution: When CSME is HMRFPO enabled, its operation mode should be ME_MODE_SECOVER, not ME_MODE_NORMAL.

Hsd-es-id: 1509899932
Original commit date: Thu Aug 26 20:55:29 2021 +0800
Change-Id: Ic5a73c43e5a37a6c34ee1c0388c81e30221b1f49
Original commit hash: 28c8aa8710c99afe159e9f5b4c81cee29af04f00

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: 0ddd1bfe1dd83d956bafc15f93070b1ff2779864 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:23 2021 +0530 
-------------------------------------------------------------------------------- 
Revert "AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig"

Reverting the change from Trunk, as per Security Validation, it has to be filed as a design change and validation assessment from security DT is not done yet.
Developer to follow up with security validation team for next steps.

This reverts commit 7da3b33cba80b1c4e7c3df20be28cb31d5a52e3e

Hsd-es-id: 14014877527
Original commit date: Wed Sep 8 22:48:23 2021 -0700
Change-Id: If6b67ee3d716f264ec6478038d7066250c30dcc5
Original commit hash: 5fe5faa4bf77a5cc3a57c36f1d3786927897272a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: 4a4e635d4e1f0552b5b5ceb29054ba3cda2a1ad9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:20 2021 +0530 
-------------------------------------------------------------------------------- 
[SWCM] Fix TBT DP resource switch problem.

- Search new available DP sink or source in DP stream array to pair when DP source or sink of one DP stream is removed.
- While searching available DP source slot in DP stream array for DP source arrival, DP stream with DP sink present has higher priority.
- While searching available DP sink slot in DP stream array for DP sink arrival, DP stream with DP source present has higher priority.

Hsd-es-id: 16014634657
Original commit date: Mon Sep 6 15:11:01 2021 +0800
Change-Id: Ibd00702357c89369141dcff1086ce1a8d8d0817f
Original commit hash: 67c253bc183a2946336b23fac3d7396cc85973d1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4DomainLib/Usb4DomainDp.c

================================================================================ 
Commit: a9c1f7fb046d406d812f91d107d4a9c4356b6195 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:18 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fixed the static analyze error in Retimer Capsule Update

Hsd-es-id: 1509856887
Original commit date: Wed Sep 8 20:07:42 2021 +0800
Change-Id: I546fc224cf0d4e0af3825ba746272e9a0bdc0976
Original commit hash: 378d9f362c8b8e7e84ba950834bfcd5617351ce7

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c

================================================================================ 
Commit: 8b4d187d2e63dd70c9d7153af41dea378acf7ee1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:16 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2373_01

Hsd-es-id: N/A
Original commit date: Wed Sep 8 08:48:04 2021 -0700
Change-Id: Id57cb16e012fc5997766bef0825b1044004abf84
Original commit hash: 0016af642823bee1365ac37674cccc277b8c29af

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3ca8cee1012f03dd071a9f662e3a73516df8c816 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:15 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg\Acpi\AcpiTables\Dsdt\SerialIoI2c; Request to add BIOS ACPI method to configure I2C LTR value through _DSD

 - I2C LTR UUID: f87a6d23-2884-4fe4-a55f-633d9e339ce1
  Designated for I2C Driver to configure its Latency Tolerance Reporting
  - idle latency tolerance
  - active latency for each Speed SS/FM/HS

Hsd-es-id: 14014900265
Original commit date: Wed Sep 1 13:43:30 2021 -0700
Change-Id: I59e515f73b3c6818b1c8b7ef287bff00aa5082d7
Original commit hash: fdbdc4e510936a9dea5fec1707955dce4d4677eb

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoI2cLtr.asl
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParameters.asl

================================================================================ 
Commit: 00eb373d2b10a6b4a99e2e57d174100a8de1795c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:13 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CpuPcieRp: [TCSS] Set EL1 to 0x4 in APMS register for TBT PCIe

Hsd-es-id: 18017921632
Original commit date: Wed Sep 1 13:06:09 2021 +0200
Change-Id: I9f0b15ffd9efdd4674b55640b7676c41efacec8c
Original commit hash: f3a1b0b84ab34a6ee6b464ac23fd64fca0f5d9b0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiItbtPcieRpInitLib/ItbtPcieRpInitLib.c

================================================================================ 
Commit: c2375de2f2d136bb88e26fb9a9fb249289c9d810 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:10 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2373_00

Hsd-es-id: N/A
Original commit date: Wed Sep 8 03:33:40 2021 -0700
Change-Id: Ia3d43a3b02c7a8bf075865224a843b68c1d51ea1
Original commit hash: c1a683a9451b7dcfdc633ef07ad4755c7adca779

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4d04faa20af074928194a6c8e4da96025a9771f5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.184

(cherry picked from commit f7ebbaf9fc42ca202f276480973a3838aecf4414)

Wed Sep 8 10:33:04 2021 +0000
Original commit date: Wed Sep 8 10:33:04 2021 +0000
Original commit hash: c06c2f18261267545bdb532ffa1039170afaab50

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 903fc330900dadbb9d5d24952c69e1240ca91c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:05 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][22013484376][ADL-P ADL-M | LP5] WCK needs to be aligned with CK during RMT CK sweep

[Feature Description] - During RMT, CK needs to sweep over +- 128 PIs towards both positive and negative edge of CA to find maximum margins.
WCK is also needs to be aligned with CK whenever CK is swept, hence WCK to CK alignment is adjusted by adding the same incremental PI value to WckPi whenever CK is swept.
Other changes:
- CK PIs are adjusted to 256 for gear2 and 512 for gear4 to get even RMT margins on both sides for CK
- ECT sweep range and TxFifoSeparation for 2400-Gear4 are adjusted according to new CK PI value

[Impacted Area]:
ADL-P/ADL-M/ADL-N LPDDR5

[Registers impacted]
  MC [ ] PHY [X] Both [ ]

Hsd-es-id: 22013484376
Original commit date: Thu Sep 2 22:02:36 2021 +0530
Change-Id: If9c1601d677dd80ee1b5fb41d440a86abbc8f09b
Original commit hash: 7f35b83264f0beecf7bddaf6d131352d07090b58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 541ad413643f011c38920878288af9a6c6efead6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M] GSB/G1 card privacy LED is not glowing with LP5 board

Add GPPC_B14 Privacy LED to LP5 gpio table.

Hsd-es-id: 1509881920
Original commit date: Wed Aug 18 10:49:23 2021 +0800
Change-Id: I7f45efe640b94a231dea9eb98ffd28b7f258c716
Original commit hash: ebdfbffa87183d937b32c5621b6decf547bea0f8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlMPostMem.dsc
AlderLakeBoardPkg/SBCVpdStructurePcd/GpioTableAdlPPostMem.dsc

================================================================================ 
Commit: cf765ba0babc274bd4586448beebba8018fb2c77 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:44:00 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\Thc\ThcDriver; BIOS update to support touch in pre OS envirnemnt

- Added Ewog setting for Opcode in ICRRD will be used from
  ICRRD_OPCODE[31:8], ICRRD_OPCODE[15:8]

Hsd-es-id: 16014579887
Original commit date: Thu Sep 2 13:45:18 2021 -0700
Change-Id: Iefca8998b59c5d9d70800cc73f02a3bb9d1377d8
Original commit hash: 41a212e99ee72a93cd1b72e3d7f6df4951c40062

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/Thc.inf
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcDriver.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.c
ClientOneSiliconPkg/IpBlock/Thc/ThcDriver/ThcLibPrivate.h

================================================================================ 
Commit: 76a9af032987649c302b817ff3f4f48b5625c793 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:58 2021 +0530 
-------------------------------------------------------------------------------- 
Integrate ADLP GOP V1038

Hsd-es-id: N/A
Original commit date: Wed Sep 8 13:24:52 2021 +0530
Change-Id: I6580ee3796eaee24c28635bbeb8ae100d6fb930e
Original commit hash: 0e8089f40a8b530098acaac6742c69fb7fdab0b5

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspBinPkg/SampleCode/Vbt/VbtAdlP.json
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlP.efi
ClientOneSiliconPkg/Fru/AdlCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimAdlPDebug.efi

================================================================================ 
Commit: b14ed68afebfedbc6b028f7099986a650879c75d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 8 01:38:41 2021 -0700
Change-Id: I76cd21525cd35262b32dfef869ed344ac84b541f
Original commit hash: 337f277769ffcfe62793cbd184ab0ed56bea995a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: e88f3da1ff7198570359e747e498e6576c0acdb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:54 2021 +0530 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg:DMI: UPDMI registers need to be updated based on BWG Rev2.2

This change updates programming of PCH DMI L1 exit latency,
and adds programming for DPC Capability register for PCH DMI.

Hsd-es-id: 14014917665
Original commit date: Fri Aug 27 11:38:23 2021 +0200
Change-Id: I5bbe3ed04f4a5cbf720223d368bd02ab79b59146
Original commit hash: 1d0e01e440c44efe73023a372462b63e14226d55

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/Register/PchDmi17Regs.h
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiDxeSmmPchDmiLib/PeiPchDmi15.c

================================================================================ 
Commit: 47b91cdb30de596aa8cc5430425de848556ea4cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:53 2021 +0530 
-------------------------------------------------------------------------------- 
[SWCM] Fix KW error for pointer dereference

Check PeiDTbtConfig pointer before using it.

Hsd-es-id: 1509892215
Original commit date: Wed Sep 8 13:12:31 2021 +0800
Change-Id: I25f220e920c0c9a368300f21cc6f247a3647a36a
Original commit hash: 44b2ca18abfd490d858fd72b4d97ddf75987c140

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c

================================================================================ 
Commit: ad2e8a855eb660c61f70798db56b2a3d9077f366 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:51 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Remove TPM 1.2 protocol and TPM 1.2 state from bios code
As We don't have support for the TPM1.2 configurations on ADL platform to removing the release code

Hsd-es-id: 1509628474
Original commit date: Fri Aug 20 10:49:02 2021 +0530
Change-Id: I67323e60e8c6d9d43142af0b71060b1dcf1404a1
Original commit hash: 04e124c0c1b7a3fe52388115dfee396defdb87be

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/FastBoot/FastBootSetupDxe/FastBootSetupDxe.c

================================================================================ 
Commit: 59d824dd3d8f8ce69ea21fc8288ef06cc85406f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:49 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030c

Hsd-es-id: NA
Original commit date: Tue Sep 7 16:04:43 2021 +0530
Change-Id: I2e49f1425d4dfcc175034521bc9d82ff92c83cd1
Original commit hash: 92ad208ccdbcd846f7a8f5ea540d8d102238305a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 8e71da6e1cf0c06c046d1768f3f1b456c0c0552e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:47 2021 +0530 
-------------------------------------------------------------------------------- 
RPL: Fix the 0C13 hang issue on multiple systems

Remove the ADL A0 WA patch.

Hsd-es-id: 16014602022
Original commit date: Tue Sep 7 15:28:14 2021 +0800
Change-Id: If0f70fadaee407ba7edb33dfe0b142c8de37c495
Original commit hash: fc0e73e5875062c9026a355f6fc8679f08853c22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakeSBoards/Include/AlderLakeSBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Dxe/DxeMultiBoardInitlib.inf
AlderLakeBoardPkg/AlderLakeSBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c
AlderLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Fru/AdlCpu/LibraryPrivate/PeiCpuInitFruLib/PeiCpuInitFruLib.c

================================================================================ 
Commit: 37dce63976f913e29f65ecc63defb3dcc0fd29c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:41 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Enable FSP-S measurements in PcdFspMeasurementConfig

Will measure FSP-S into PCR00 as part of the OBB and exclude
the UPD configuration data.

Hsd-es-id: 14014877527
Original commit date: Thu Aug 5 16:36:36 2021 -0700
Change-Id: Ia862a9a802fc84815d011353595be9fc48be8dc0
Original commit hash: 79ff7b456c5650d7d699f4257e20e100b167cc22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc

================================================================================ 
Commit: f05fc2db8a6e20523af9077090fa936091573e24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:40 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2372_00

Hsd-es-id: N/A
Original commit date: Tue Sep 7 08:47:58 2021 -0700
Change-Id: I1cbdc737c40b28badb86032b50851877b2c844a4
Original commit hash: 161624aba77bdce3cb0b773dc24f18b2d652d7e4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4b6a704c334180fb8d75b09a5e43cc4c378fe30a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:38 2021 +0530 
-------------------------------------------------------------------------------- 
Change default IA SVID Slow slew ratio to Fast/2

Set IA Slow Slew Rate to Fast/2 if accoustic noise is disabled for Desktop segments

Hsd-es-id: 22013768626
Original commit date: Mon Sep 6 12:42:04 2021 +0530
Change-Id: I12aafac3bc4b77ee119f47edbc368f6d6acfb3e3
Original commit hash: cef514f6033cb5445f72b79ecc90ad7ea480bd80

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/AdlCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c
ClientOneSiliconPkg/IpBlock/VoltageRegulator/IncludePrivate/Library/PeiVrLib.h
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: 97509dc9fc13ca050d0829f5d1e7fb0e81106574 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:36 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]: Change DEFAULT_REALTEK_CODEC_DEVICE_STRING to 31 charector as per the RCR 1509181826

This change will fix the issue "After enabling PMAX in BIOS observing
Dynamic device peak manager Yellow bang and PL4 values are not generating"

Hsd-es-id: 16014572106
Original commit date: Mon Sep 6 17:39:13 2021 +0530
Change-Id: I612ff19558315a506171ca9f11bb6f32ee0e0f8e
Original commit hash: 5aeb262e329c229e940393cab4d114ea55b29432

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Include/PmaxDevDef.h

================================================================================ 
Commit: 29ac0a2bd85c1f622b5ea98145dd8dfb114d52b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:35 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-M][PM]: BIOS has to Program tcc offset  in MSR 0x1a2

As per EDS update, program the Tcc Activation Offset for Mobile Segments only

Hsd-es-id: 16014589430
Original commit date: Mon Sep 6 11:19:57 2021 +0530
Change-Id: I3dce9572113ac1db3af2f79a933ac3313cb39573
Original commit hash: fd19cc6eadcb5132187244d62a68d50d78923f3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 20bac47c41b762d857cc5c37ca60324c07f0e92a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:33 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Sep 7 01:41:47 2021 -0700
Change-Id: I5b927523cf04b5df5a7352bbbb5641abd2862a94
Original commit hash: b2916ea12a878328017842fe20512516baef51e1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: c39da733c0ad5273d9bc3129c35ee1b9050ce5dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:31 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLS][dTBT] Command OSPU timeout issue

1) In DINI method, Correcting the default Temp Bus number from 0xF0 to 0x28.
2) In OS phase before updating the HR Router Subordinate and Secondary
 bus number with Temp Bus Number, check if already existig value are not
 invalid (0xFF or 0x00). If valid Subordinate and Secondary bus number
 then use that.

Hsd-es-id: 22013718937
Original commit date: Wed Aug 18 15:55:47 2021 -0700
Change-Id: I383d0c436e03f3dfe4f4684b923d3e64222b6be4
Original commit hash: 8e3a795b5ff5b5c4d1f4c5da315399d09234c67a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl

================================================================================ 
Commit: 63345e0e8a93d6dfa5711953c2c05018530edd21 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] RMT is enabled in both DEBUG and RELEASE builds

Disabled DEBUG_PROPERTY_DEBUG_CODE_ENABLED in release build.

Hsd-es-id: 14014851382
Original commit date: Mon Sep 6 18:17:43 2021 +0800
Change-Id: I597596d35a8bfc49d1c549346dca8891f54a1223
Original commit hash: 70fdbefbed9ab1575c1747d40130b67a7e013338

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc

================================================================================ 
Commit: c74c04edf8f2c26eab1613262692f841972d85f2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:28 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.183

(cherry picked from commit 7f1c72465aae3402628ed7495d33cc420342a2b8)

Tue Sep 7 05:19:48 2021 +0000
Original commit date: Tue Sep 7 05:19:48 2021 +0000
Original commit hash: 721b4c89a40bdb021eb049c05c74874cf06aede3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d459548c866e1ac742af80f6488f1fcdd2f3afe8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:26 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg/sh: Fix incorrect internal tag usage

Remove KeyEnroll code.

Hsd-es-id: 16014513415
Original commit date: Tue Sep 7 12:27:00 2021 +0800
Change-Id: I01b2367d9b152b73dd7c66e54cb247289d0125ca
Original commit hash: 6f222c2eb23afe88ee4c7a1da1646887ff9a9493

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/PostBuild.sh
AlderLakeBoardPkg/postbuild.bat

================================================================================ 
Commit: 930886ed6870131921aaa6444eab21ec96a45147 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:24 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509726952][ADL-S | DDR4 | DDR5] Export more timing data to BIOS menu

[Title]
Export more timing data to BIOS menu

[Issue/Feature Description]
At high-freq, Custom profile timing data might be incorrect when users
switch from other profiles esp. XMP to CUSTOM profile. Some timing
parameter data is lost. It might cause CUSTOM profile memory training
fails.

[Resolution]
Add below timing parameters into BIOS menu.
UINT16  tRFCpb;
UINT16  tRFC2;
UINT16  tRFC4;
UINT8   tRRD_L;
UINT8   tRRD_S;
UINT8   tWTR_L;
UINT8   tCCD_L;
UINT8   tWTR_S;

The patch also fix a few issues.
1) MEMORY_RATIO_MAX need be 255;
2) ConvertClock2FreqRatio: RefClkValue is incorrect.
3) Sync Vddq/Vpp info to MEMORY_INFO_DATA, and show them
on display under each profile
4) When calcualting tCK for CUSTOM profile, if ratio > 0,
need use Ratio and RefCLk to calcuate DimmCalculated.

[Impacted Platform]
ADL all.

Hsd-es-id: 1509726952
Original commit date: Mon Sep 6 15:56:56 2021 +0800
Change-Id: I4fafa03ca08db86e10e6a5f63c9685b06c497a8c
Original commit hash: 121e1b293e80f7352fb6df2a9201f10edb9f36f0

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformPolicySetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.h
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
AlderLakePlatSamplePkg/Setup/SaSetup.uni
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
ClientOneSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h

================================================================================ 
Commit: e32e62a8d3ce2d14d7e10ffd25085bbd1c118818 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][RPE] :Perform warmreset after Reload BIOS Golden Config Action

 -Perform warm reset to avoid assert while access the PchSetup variable after completion of all RPE erase action

Hsd-es-id: 16014609046
Original commit date: Wed Sep 1 17:31:38 2021 +0530
Change-Id: Id1af122273a884d0452091c1245cbdc25efb3118
Original commit hash: 65591053854f429b108b015d0a732da9fc0e7931

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 20040ab1b8f0a2345aaabc8c40786ccfd7acb637 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.182

(cherry picked from commit efcdcb97d2d401cee38b216c872f9dd00023dcf0)

Mon Sep 6 23:59:09 2021 +0000
Original commit date: Mon Sep 6 23:59:09 2021 +0000
Original commit hash: ca8b03a1e2062efcfb363667302b6a6502a90c38

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c6ed532c36a02404080110bafb61f8720a8f4910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:18 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][1308838700][ADL-P ADL-M][K0][DDR5][MRC] 4400\4800 G4 Fails Wr - 2R

[Bug Description]
  Gear4 DDR5 fails on some silicons in Early Write Timing Centering 2D, Write Timing/Voltage Centering training

[Resolution]
  There are two limitations in PHY for DDR5 Gear4
  -- ddrphy_scram.sb.mcmiscs_writecfgch**_0_0_0_mchbar.txdqfifordenrank*ch*del should not be set, this is currentlly set in Dual Rank
  -- Dq Fifo Tx Read and Write enable delay delta should be even number, have normalized this after FlyBy training

[Impacted Area]:
  ADL-P/ADL-M DDR5 Gear4

[Register Impacted]
  ddrphy_scram.sb.mcmiscs_writecfgch**_0_0_0_mchbar.txdqfifordenrank*ch*del

Hsd-es-id: 1308838700
Original commit date: Thu Sep 2 14:29:02 2021 +0530
Change-Id: I3477f6b882601bff781156a93922eec7c5a04f27
Original commit hash: 8a79abcbed62306714bcb41388b4a78bcd645c22

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/MrcChipApi.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 48e9b2055e0101ded6220fb5fd34c9497cb51f0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2371_00

Hsd-es-id: N/A
Original commit date: Mon Sep 6 08:50:09 2021 -0700
Change-Id: Iad024cff0db96fbc865939aefe46fe96a70d0a4c
Original commit hash: c75f932a6173ec47968e162745541d17c01a787e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 55581085411fc9fe5c01f16ec8aec97fb96c89b7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:13 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.181

(cherry picked from commit 4403aac7e1263c9fae69a5a0565424942eb96f5f)

Mon Sep 6 12:45:41 2021 +0000
Original commit date: Mon Sep 6 12:45:41 2021 +0000
Original commit hash: 349ba573a067950ed5921ae78089dfceb9ddb98f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: db8c2612ef66eab5be96b831a87d19fd4d809823 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:11 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][14014913445][ADL-S ADL-P ADL-M| DDR5 DDR4 LP5 LP4] PeiDxeSmmMemAddrEncodeLib issue on Alder lake client notebook platform

[Feature Description]
1. ConfigArrayConst[MAXFLDSIZE][39] is INT16 but config_arr[DRAM_ADDR_SIZE+1] is INT32.
Address decoder gets the config_case according to Memory Configuration table and then find config_case in ConfigArrayConst and copy to config_arr.
It caused two values to be clubbed together

[Resolution]
1. Changed the structure to INT16 ConfigArrayConst[MAXFLDSIZE][39] to INT32

[Impacted Area]
ADL-S ADL-P ADL-M DDR5 DDR4 LP5 LP4

Hsd-es-id: 14014913445
Original commit date: Mon Aug 23 16:26:00 2021 +0800
Change-Id: Iffdde14109d9ecfacb153481a0b2d8cabad6513f
Original commit hash: 9fe4d3b7ef0b4ef6e1316b61766b87adcac807fc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: 0659b3846951712ff1164223b8ae245daeadddb0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:09 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.180

(cherry picked from commit 3dc69bf02b2375cc6e6574ebfca5403292c9d5db)

Mon Sep 6 12:03:30 2021 +0000
Original commit date: Mon Sep 6 12:03:30 2021 +0000
Original commit hash: f88315ba5c94d1bb8f3467bdb0a20dfa8758ae04

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 672afb5553f81e083a42c5dba48db71fdb0dc2f3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:06 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Added new microcode for ADL-P K0 Production patchID 0x0000030b

Hsd-es-id: NA
Original commit date: Mon Sep 6 11:16:36 2021 +0530
Change-Id: I3de94e1053ed89322d75b7f5103ae53829e64e2e
Original commit hash: 29bd2b63b28d7460c1de920ec4d7d14e0a9efb6d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 10a35e353742654a909d3a65dd00438750ca4aca 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:04 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Mon Sep 6 01:34:15 2021 -0700
Change-Id: I9f369d1cb54fdb6d5284c29e1ae16a9154857e18
Original commit hash: 49a733202b9acbea742993bf177d1848b6338aa8

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ca316f3d05658ac0275ea9dd6dccd7bffe424af7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:03 2021 +0530 
-------------------------------------------------------------------------------- 
Modify BIOS knob for Resizable BAR Support by adding "Auto" option and making it default - Phase2

Modifying comments and adding under Restricted.

Hsd-es-id: 22013743977
Original commit date: Mon Sep 6 11:22:46 2021 +0530
Change-Id: Ibca833b567181b161f651782582f602f01374884
Original commit hash: 61084cc2dc860a92e01708bb5415fe6b4aa2e365

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: e00a65eac7434cd4eb284563bc70514c87819a7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:43:01 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P] Fixed the 2nd DMA can't enter Force Power mode using Static variable in Retimer Capsule Update

Hsd-es-id: 1509856887
Original commit date: Wed Sep 1 16:26:13 2021 +0800
Change-Id: I526fb6948bb40dd472f190ad3ef7ef20a512c8e5
Original commit hash: 2a6d81007e8d0313d2ffc044a66552e0d4b76183

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvDma.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvHr.h
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.c
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Library/TbtRetimerNvmUpdateLib/TbtNvmDrvYflLib.h

================================================================================ 
Commit: b0343aa7d54c2e12e9eaac565f69d8c1c5844294 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:59 2021 +0530 
-------------------------------------------------------------------------------- 
Use PchConfigHobPreMem instead of gPchConfigHobGuid for Disable Resets.

Motivation : To avoid ASSERTs in PreMem if gPchConfigHobGuid not initialized.

Hsd-es-id: 16014343812
Original commit date: Fri Sep 3 13:52:21 2021 +0530
Change-Id: I1788965a382e93ae841cba8b05dacc40ee56b453
Original commit hash: 997b2356f5f6ab1588156f2469172405a7fd860e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c

================================================================================ 
Commit: 4f53af3566102808892f63e4ad2129392bbcefed 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:57 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/PeiPolicyUpdateLib: Fix FSP API mode build error

Hsd-es-id: 1509874379
Original commit date: Mon Sep 6 10:22:40 2021 +0800
Change-Id: Ie7c4474c310cf5d1e77e305272b6c24700c147b3
Original commit hash: a1b8916e97672650138cae746719bb1da412053f

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 7e209e9680bfde4eb2ee28bbebc06213e7bc4d83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:56 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2367_00

Hsd-es-id: N/A
Original commit date: Sun Sep 5 08:49:53 2021 -0700
Change-Id: Id673c66e12f7c780cd242f2e2f6084687fad2ead
Original commit hash: a88c4d2ae9617aec31dbb965d57c10837c801c99

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f38e64b744f569cd1897e2d63aaf45256e0ccbc2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sun Sep 5 01:22:52 2021 -0700
Change-Id: Id80fda9d458aeec5fb6ad2c5f613d7f78858df8b
Original commit hash: 02aa2186d35c28431043a213c7c7cc42033daf5b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 40fb83d6c13ea1ca41c98aa9bd5a44dbc316a928 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:52 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2366_00

Hsd-es-id: N/A
Original commit date: Sat Sep 4 08:50:26 2021 -0700
Change-Id: If518127d011b2a367d54efece3d8fa1c98f6d8b0
Original commit hash: 41adbac9aa87df54b1753f0c4e720d42631a7234

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1e5bc1eb57eb9b2484fc549d42d9e5aee39a428b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:51 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Sat Sep 4 01:30:56 2021 -0700
Change-Id: I5b4d6167de20a866d445c5866a4f5d3faf4ade9d
Original commit hash: 3afb44f1d23e5b6f771725d74551e31f8ccb71bf

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: ffccec2130acd20d131f7191f2c257310d2577cf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:49 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.179

(cherry picked from commit ca2cb39555256325e20104803c1f4a238f30673a)

Fri Sep 3 17:58:27 2021 +0000
Original commit date: Fri Sep 3 17:58:27 2021 +0000
Original commit hash: dd0c6faf212a8a84345cf0b5e888335d45536a81

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19d39d377e51be747a1bcd3baf0670d4aff004d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:47 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P ADL-M | LP5 DDR5] MC hash mask value for LP5 and DDR5 in ADL-P

[Feature Description]
-> DDR-5, DDR-4 Program HASH_MASK = 0x2098
-> LP-5, LP-4 Program HASH_MASK = 0x2094

[Code Changes]
-> Program following registes with HASH_MASK value
    cpu.i_cmi_env.cmf_fast_mem.mem_sb.memory_slice_hash.hash_mask
    cpu.i_iop_env.iop_registers_bank.iop_0_0_0_mchbar1_pri.memory_slice_hash_mchbar_imph.hash_mask
    cpu.i_dip_env.dip_registers_bank.dip_0_0_0_mchbar1_pri.memory_slice_hash_mchbar_imph.hash_mask

-> Set Throttling for All Techs same as ADL-S (Common Throttling Rules for all ADL-P/M & ADL-S)
-> Program same Write Major Mode settings as ADL-S

[Other Changes]
-> Integrate ADL L0 Ucode to Minibios
-> Comment out ADL J0 & ADL A0 Ucode to acomodate L0 Ucode

[Impacted Area/platform]
ADL-P ADL-M LP-5 DDR-5

Registers impacted: MC [x] Phy [ ] Both []

Hsd-es-id: 16014465193
Original commit date: Thu Aug 12 13:58:36 2021 +0530
Change-Id: Ib5afeb34e52500d2814f36aaa0f2a54c0528ff16
Original commit hash: 1cd292644b0207261e3ac8949fa5cddcf49b0da4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 41e3762edb62e8851e7d8a39e7074442034fcce7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:46 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.178

(cherry picked from commit fb21b2b2785e44b03b83b8ff7935f7ad93c19336)

Fri Sep 3 16:30:07 2021 +0000
Original commit date: Fri Sep 3 16:30:07 2021 +0000
Original commit hash: 5fb79e94d08ec8ae661739a8dde94bb01467e4c6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3d624129a3eb3068a766124b93eef5d63866baa6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:44 2021 +0530 
-------------------------------------------------------------------------------- 
Modify BIOS knob for Resizable BAR Support by adding "Auto" option and making it default

Several lines of description for the change.

Hsd-es-id: 22013743977
Original commit date: Wed Aug 11 21:55:41 2021 +0530
Change-Id: I6679acf3fb205a634fec76612cbe1174268f745b
Original commit hash: 1791cffc6e973af74cf0d320fd07cc5f5d6201f2

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkgPcdInit.dsc
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxePolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/DxePolicyUpdateLib/DxeSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInit.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieVgaInitLib/PeiCpuPcieVgaInitLib.inf
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInitPreMem.c
ClientOneSiliconPkg/SystemAgent/Include/ConfigBlock/SaMiscPeiPreMemConfig.h
ClientOneSiliconPkg/SystemAgent/Include/SaDataHob.h
ClientOneSiliconPkg/SystemAgent/IncludePrivate/Library/SaInitLib.h
ClientOneSiliconPkg/SystemAgent/LibraryPrivate/PeiSaInitLib/SaInitPreMem.c

================================================================================ 
Commit: 4b85a2c56c8254bc2735f4e2b8bb4b8678b96e46 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:41 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][16014546377][ADL-P | DDR5] Enable LP Mode

[Issue Description]
  Memory Corruption during LP mode in DDR5 is root caused in MRC version 2.177

[Resolution]
  Enabling the LPMode for DDR5.

[Impacted Area]
  ADL-P | DDR5

 [Registers impacted]
   MC [ ] Phy [x] Both [ ]

Hsd-es-id: 16014546377
Original commit date: Fri Sep 3 20:40:33 2021 +0530
Change-Id: I55e1ac1491536322139e68a273ba847ba092acb9
Original commit hash: 39af51f677107c541414120b52cf29d9f122fa91

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 7841709513b2fd6642bc31204788c8fa87e351fb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:39 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] Update BIOS Setup Menu strings from "VCC In" to "VCCIN_AUX"

Changed "Skip VCC In Configuration" to "Skip VCCIN_AUX Configuration"
Changed "Skips VCC In Configuation if enabled" to "Skips VCCIN_AUX Configuration if enabled"

Hsd-es-id: 14014970973
Original commit date: Fri Aug 27 15:08:41 2021 -0700
Change-Id: Id5849527fa25f52800a9ae755404b0cee80fdf16
Original commit hash: bd0c24d7136f06f0c985419f22aaa827c91a5906

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: a195c1802910e7b071d295f99253cdcbc71da4ae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:38 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2365_00

Hsd-es-id: N/A
Original commit date: Fri Sep 3 08:48:07 2021 -0700
Change-Id: Ice9a4971b83cd0cc276b595d5f380aab4ec177b8
Original commit hash: fa153c0fae1af7835cc998d00ede7e17981b8d8d

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 1faa9cce235bb4faa3f304eac7feee96cb93e9c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:35 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.177

(cherry picked from commit 767d3d2a91163f061c9f8bc9e7ea58d3747f3442)

Fri Sep 3 14:45:55 2021 +0000
Original commit date: Fri Sep 3 14:45:55 2021 +0000
Original commit hash: 21ad427e8641fe09d79b810216e00d5007c03086

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: c9490edf80ef1ad7b389df954d80bcafb58aff5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:33 2021 +0530 
-------------------------------------------------------------------------------- 
[ISE][ADL-P | LP5] Setup different SAGV points for LPDDR-5 1R & 2R on T3 RVP

[Code Change]
  Following SAGV Points needs to be programmed for Lp5 T3 RVP based on suggestion from EV
  -> LP5 1R Config
     2400G4, 3600G2, 4400G2,4800G2
  -> LP5 2R Config
     2400G4, 3600G2, 4000G2,4400G2

[Impacted Area]
  ADL-P ADL-M LP5

 [Registers impacted]
   MC [ ] Phy [] Both [ ]

Hsd-es-id: 16014539917
Original commit date: Mon Aug 23 15:29:38 2021 +0530
Change-Id: Ief82fce767130e7a1b747a4484827b580fc8bcc1
Original commit hash: a50c4af0b1ff05d2db549930d015a48da0ae7691

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: 16f5be85a4886b3a9d30b0c2c019cb1eb3c4bf1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:31 2021 +0530 
-------------------------------------------------------------------------------- 
[DTBT]BIOS shall skip the CM mode command in S3 exit

- Set TBT_NORMAL and TBT_S4 flag for DTbtSetCmMode functon in DTBT call table (TBT_S3 is not set)

Hsd-es-id: 1509762510
Original commit date: Sun Aug 22 21:28:37 2021 +0800
Change-Id: I2501ed5295f508ac538dfda60f37d4a724a64e4a
Original commit hash: 098b1f9e13a753a6769c5de68443dc44048e28bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: be268380f6f9d16a93eb605d03cef0d4dc341b02 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:29 2021 +0530 
-------------------------------------------------------------------------------- 
[DTBT][SWCM]Add RTD3 support in dTBT SW CM

- Add _PS0, _PS3, _S0W ACPI method in dTBT NHI device
- Add _DSD ACPI method in dTBT PCIe root port and USB3 super speed port to declare power management relationship to dTBT NHI device

Hsd-es-id: 1509783685
Original commit date: Fri Aug 20 14:30:51 2021 +0800
Change-Id: I472382d54a937f1fe077fbea34b977cd6b7d33bb
Original commit hash: d0f11e75f447d1a4c35963a3cd4d4f9721ed1e12

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/Rtd3PcieTbt.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeCWrapper.asl
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h

================================================================================ 
Commit: f6d25f444590cb453c32eff2aa1e92dc1f231ac3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:27 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.176

(cherry picked from commit 55d419410119f9bc3c059b22175c476802bbd485)

Fri Sep 3 13:03:05 2021 +0000
Original commit date: Fri Sep 3 13:03:05 2021 +0000
Original commit hash: b1b6a16d7d4b26e3a0d77abd5ba2fd96adc03fa9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f5d249b9bab3b5cd5988078e836c10fe54a8d165 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509680767][ADL][DDR4 | DDR5 | LPDDR4 | LPDDR5] Enable RFM by default and change other default values

[Feature Description]
Update RFM parameter values.
FV and performance teams ask to change a few default configuration
around row hammer.

[Resolution]
1) Per FV request, we need configure RhSelect=RhRfm by default. If chips
or DIMM don't support RFM, enable PTRR.
2) We need configure Refresh_ABR_release/Refresh_HP_WM/Refresh_panic_wm/PBR_Disable:
 When PTRR disabled:5, 7, 8, 0
 When PTRR enabled: 5, 6, 7, 0
Exception: DDR4's PBR_Disable need be 1.
3) Move the initialization of Inputs->RefreshPanicWm/RefreshHpWm to
function MrcSetupMrcData, because MrcSetupMrcData might change it to
4,5 for Hynix memory.
4) Add RPL support: if RPL and (MntsCbit.BitsRpl.REFm_REF_wm_block_sel == 0),
configure PanicWm/HpWm with smaller values.
5) If a channel has 2 dimms, but only one dimm supports RFM, don't
enable RFM. By default, fall back to PTRR.
6) Set REFm_Disable_on_hot to 0.
7) Set IGNORE_HIGH_WM_BLOCK to 0.

Implement all items in Description.

[Impacted Area]
ADL all, Row Hammer.

Hsd-es-id: 1509680767, 1308915568
Original commit date: Wed Aug 4 16:44:12 2021 +0800
Change-Id: I4ad4e173c5f9a21ec0d8705c52e2196ea731f8b3
Original commit hash: ee290bbdb2877a85c2f4728b73e4d3b6f2711c22

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Library/PeiMemPolicyLib/PeiMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c

================================================================================ 
Commit: 95786744b604a858c47dff6f46d955e945374dec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:23 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.175

(cherry picked from commit 69498c2849de329ecf02e16eddb11d167fc6d283)

Fri Sep 3 11:34:17 2021 +0000
Original commit date: Fri Sep 3 11:34:17 2021 +0000
Original commit hash: 225ae81a95485e2551144d1e1d11a0c3876cca36

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7d6cd0f4c4d05fe5ed4bea1d500eb506ee6fa34e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:21 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509761063][ADL-S | DDR5][OC] Support PMIC voltage step size 10mv

[Title]
Support PMIC voltage step size 10mv

[Feature Description]
1) XMP3.0 Revision 1.1
  1.1) Defines 10mv voltage tuning step size.
  1.2) Clarify the unclear definition on System CMD Rate Mode3.
2) PMIC requirement Revision 0.92
  2.1) Reg 0x2B[5] for SWA, Reg 0x2B[4] for SWB. Optional 0xReg 0x2B[3]
      for SWC. When the bits are 1, the voltage is using 10mv step size.
      Otherwise, use 5mv.
  2.2) 0x3E[0] is reset bit. Setting to 1 will trigger resetting to
      Factory default setting.

[Resolution]
1) Follow new XMP3.0 Revision 1.1 and PMIC requirement to implement
10mv step size.
Add a new parameter IsPmicSupport10MVStep to function
MrcDefaultSetMemoryPmicVoltage to facilitate coding instead of
searching it from Controller/Channel/Dimm loop. We don't change
prototype MrcCall->MrcSetMemoryPmicVoltage as ADL is released.
Even without the new parameter, MrcCall->MrcSetMemoryPmicVoltage still
can work by searching IsPmicSupport10MVStep from DimmOut.
As 10mv need new config and spec has no detailed info, the patch
add some extra checkings and some debug messages.
2) As for Reset bit, just define it and don't use it
, partially because if memory training fails at a step, MRC
will hang there, or fail over to STD profile by a Warm Reset, then
retrain from start. The 2nd reason is memory module might be not stable
on such advanced feature.
3) Add comments around GetChannelDimmNmode for DDR5, but still use
NMODEMINPOSSIBLE Nmode for XMP memory.

[Impacted Platform]
ADL-S DDR5 OverClock Only.

Hsd-es-id: 1509761063
Original commit date: Wed Jul 21 21:42:01 2021 +0800
Change-Id: I6d469c088ec02ce80e22952c3999d777fbcc5035
Original commit hash: 0160d3cbdeb2b1c8eb21601a54cdf333acbcf303

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcPmic.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcPmic.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

================================================================================ 
Commit: a6b11830eff5aad122ffa6f133c0b7b3e697db75 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:17 2021 +0530 
-------------------------------------------------------------------------------- 
L0s exit timeout and deskew buffer full in Gen4 RXL0s Gen4 nFTS increase from 0x90 to 0E0

Hsd-es-id: 22013762993
Original commit date: Fri Sep 3 14:32:38 2021 +0530
Change-Id: If7764e168009bce3668d9acaa187d35ad4a844e5
Original commit hash: 6578d6b0f5480810220b6e7b4db39a2e4642fdaa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieSip17InitLib/PeiCpuPcieSip17InitLib.c

================================================================================ 
Commit: e1daba8904385a3db7dfdbab0b6e8076b485d213 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:16 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]Coding error in AcpiSetup.c

Coding error change OpRomPost to Ps2KbMsEnable

Hsd-es-id: 1509867981
Original commit date: Fri Sep 3 15:58:49 2021 +0800
Change-Id: I1f6683435b83abfcab2b1308efd3757eb0b404eb
Original commit hash: 75f12ce4da00a066ae5c7251931e1acfd7d92d36

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/AcpiSetup.c

================================================================================ 
Commit: 19993b5c1770bea563b9010fc295f620b74c55ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:14 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Fri Sep 3 01:31:37 2021 -0700
Change-Id: I617bc02b0176de2615b04318430a0dd28ff9816b
Original commit hash: eb359d3498acb9cf8d3df2a6b1645093306f512e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 63b0151878fcf7edc95f0ca63347a096a96c8edd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:12 2021 +0530 
-------------------------------------------------------------------------------- 
[DTBT][SWCM] Add dTBT SW CM support in pre-boot and OS hands off

- Add DUsb4HrPeiLib for discrete USB4 host router SW CM support in Usb4PlatformPei
- Add Usb4DhrPci.c/Usb4DhrPci.h for PCI operations of discrete USB4 host router in Usb4CmDxe
- Implement DTbtSetCmMode funtion in DTbtCallTable to switch USB4 CM mode of discrete USB4 host router
- Add dTBT switch CM mailbox command ACPI implementation
- Declare ACPI device for dTBT DMA controller

Hsd-es-id: 1509375596
Original commit date: Tue Aug 17 17:15:47 2021 +0800
Change-Id: I21bc2dbc225e5941c71d2bf415c8e355a90e27c9
Original commit hash: b0a4baa67d5d1a3e05086be837ea1596a70be85a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/AcpiTables.inf
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Platform.asl
AlderLakeBoardPkg/Acpi/AdvancedAcpiDxe/AdvancedAcpiDxe.inf
AlderLakeBoardPkg/BoardPkg.dsc
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLibFsp.inf
AlderLakeBoardPkg/Library/PeiPolicyBoardConfigLib/PeiTbtPolicyBoardConfig.c
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt0Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbt1Nhi.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtNhiCommon.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.asl
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/DTbtSwcmWrapper.h
AlderLakePlatSamplePkg/Features/Acpi/AcpiTables/TbtTypeC/TbtTypeC.asl
AlderLakePlatSamplePkg/Features/Tbt/Include/Library/DTbtCommonLib.h
AlderLakePlatSamplePkg/Features/Tbt/Include/Private/Library/PeiDTbtInitLib.h
AlderLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c
AlderLakePlatSamplePkg/Features/Tbt/TbtInit/Dxe/AcpiTables/DTbt.asl
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/DUsb4HrPeiLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/IUsb4HrPeiLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Library/Usb4HrSrvLib.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4CmMode.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4Common.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4HrPci.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Include/Usb4PlatformInfo.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/DUsb4HrPeiLib/DUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/IUsb4HrPeiLib/IUsb4HrPeiLib.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Library/Usb4HrSrvLib/HrPciSrv.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/PostPciUsb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4CmDxe.inf
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4DhrPci.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4Hr.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4CmDxe/Usb4IhrPci.h
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformDriver.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.c
AlderLakePlatSamplePkg/Features/Usb4Cm/Usb4PlatformPei/Usb4PlatformPei.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiTbtPolicyUpdate.c
AlderLakePlatSamplePkg/Setup/TbtSetup.hfr
ClientOneSiliconPkg/Include/TbtMailBoxCmdDefinition.h
ClientOneSiliconPkg/Include/TcssDataHob.h

================================================================================ 
Commit: 42e1355ab26b4172aebbe2354ddeeb55a9effdc8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:09 2021 +0530 
-------------------------------------------------------------------------------- 
PlatformPkg/Features/Rpe: Changes for RPLP support
-Added RPLS & RPLP support for RPE feature

Hsd-es-id: 22012119780,1509784279,1509784250
Original commit date: Thu Aug 26 14:55:27 2021 +0530
Change-Id: I96198ceeed397993b7bec4f12f10650e7ef62587
Original commit hash: 897c51b359f6669ba2ea20e01181c2d81dafbbc9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Rpe/RemotePlatformErase.c

================================================================================ 
Commit: 176f89d50f56f47edb17003379febb4de7ca805a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:06 2021 +0530 
-------------------------------------------------------------------------------- 
Skip ME reset when Resets are disable

Change : Add a check, if reset are disable then skip resets.

Hsd-es-id: 16014343812
Original commit date: Thu Sep 2 13:12:45 2021 +0530
Change-Id: If52b051fa764623c001fcb3f2919bad6ce789307
Original commit hash: 1fe3ac63b47092dfd864e787c62a5ef3c513f799

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/HeciInit.inf
ClientOneSiliconPkg/IpBlock/Me/HeciInit/Dxe/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/MeHeciReset.c
ClientOneSiliconPkg/IpBlock/Me/Library/PeiMeLib/PeiMeLib.inf

================================================================================ 
Commit: 3e2cfacce26b81e73d3ca8e49f0b79dc615943ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:05 2021 +0530 
-------------------------------------------------------------------------------- 
Overclocking: [ADLS]Remove Unused Option PLL Max Banding Ratio From Overclocking Menu

On ADL with the new LJPLL 3.0 and FLL_Overclocking_Mode feature
PLL Max Banding Ratio is not needed to attain high frequencies for extreme overclocking.

Hsd-es-id: 22013738378
Original commit date: Mon Aug 30 17:01:03 2021 +0800
Change-Id: I70c6ac4bdbb8946ff2ad888233d6bb2ffce5938f
Original commit hash: 73b05296b2eafb1ace7850d41a45a9819c8343d4

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c
AlderLakeFspPkg/Upd/FspmUpd.dsc
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.c
AlderLakePlatSamplePkg/Setup/OverClockSetup.hfr
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h
ClientOneSiliconPkg/Include/ConfigBlock/Overclocking/OverclockingConfig.h
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcInitLib/PeiOcInitLib.c
ClientOneSiliconPkg/IpBlock/Overclocking/LibraryPrivate/PeiOcPolicyLib/PeiOcPolicyLib.c

================================================================================ 
Commit: 3cbe9d12db17dee9482c29fe68dd21384606a488 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:02 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] Modify Setup String for Voltage Target Override

Modified "Core Extra Turbo Voltage" string to "Core Voltage Target Override"

Hsd-es-id: 22013738354
Original commit date: Mon Aug 30 10:25:47 2021 -0700
Change-Id: Id4ec48b5a17473877527e7cf883a381dfba228e9
Original commit hash: fe16fce418e4b15f0abf8da11f610b23e24d51e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/OverClockSetup.uni

================================================================================ 
Commit: 9cfae17987acc2eff0a424ddc950e1368f344f05 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:42:01 2021 +0530 
-------------------------------------------------------------------------------- 
ADL_C0 production patch 0x0000000f
- This patch update is for ADL S alone

Hsd-es-id: N/A
Original commit date: Fri Sep 3 00:11:42 2021 +0800
Change-Id: I050fe4e26fb5377573bd3ed05b9e42bac8d32139
Original commit hash: 09cf19499870ba3ddbfd08566f35bcac0369c9bc

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d0870c95f8c35232b67297358cad310b899c1308 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:59 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2364_00

Hsd-es-id: N/A
Original commit date: Thu Sep 2 08:49:11 2021 -0700
Change-Id: I3ebdfe7974bb0d701265af078a8a1eb25bf56d32
Original commit hash: 482b1ec8fe4c004ccec0e7b85b9112880e216450

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 20d934b219ecd9f9cf79d40a21502ee132797134 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:57 2021 +0530 
-------------------------------------------------------------------------------- 
PcieResizableBarSupport  setup option needs to be removed from internal

Hsd-es-id: 16014575473
Original commit date: Thu Sep 2 12:39:43 2021 +0530
Change-Id: I9c8a59ec6a7addaacb3795fcb302e26f608b22e6
Original commit hash: f9e6d77c4601d2749f9ab043daad207bbff96800

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: 343fdd45a561aa98dea0a5f57a8e725dd462f822 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:54 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Thu Sep 2 01:35:44 2021 -0700
Change-Id: I62daff10c7ad818b55327322d5791a533b13db14
Original commit hash: 72ce022b3c00963818aadf568215bbf79febcd95

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 61d69ec89984772265cbd2b8126c9f33c1e39d50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:52 2021 +0530 
-------------------------------------------------------------------------------- 
[ADLP]: AdlP RVP Root port 08 D3cold and Wake capability

Since port configuration depends on the HSIO board mapping in RVP document.Need to add RP08 workarounds on the board configs which has pch pcie slot on Rootport 08.

Changes.
1.Rp08D3ColdSupport disabling this knob on HSIO and DualMR boards since this boardconfig doesnt have Rootport 08.
2.Adding Rp08 wake capability for the AdlP Rvp which has rootport08 pins ported in *.c file.

Hsd-es-id: 16014564290
Original commit date: Wed Sep 1 10:05:23 2021 +0530
Change-Id: I429077713ff80ad6ec1adbf397b0d313120ee9cc
Original commit hash: e5dafdc0e007cf7b31860d64543f110f36081089

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/AlderLakePBoards/Include/AlderLakePRvpBoardConfigPatchTable.h
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Dxe/DxeInitLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
AlderLakeBoardPkg/AlderLakePBoards/Library/BoardInitLib/Pei/PeiInitPreMemLib.c

================================================================================ 
Commit: ac1d18d6a7c1d275bd2e7f2bd068681b382e1c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:50 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ME: Remove duplicated/unreferenced code.

Remove duplicated/unreferenced code.

Hsd-es-id: 18017456661
Original commit date: Thu Sep 2 14:54:39 2021 +0800
Change-Id: I8a64e171e2c0c269d976a7a904a8f7b83155e558
Original commit hash: 1fdc1a6e209f7a5bb2e79d2164fe9f837fe70209

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c

================================================================================ 
Commit: 2ea36756c3277820033132317b618e971831170d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:47 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.174

(cherry picked from commit c503cb1f0d9e6a5e1bc7e987cace0e599e4b82a0)

Thu Sep 2 04:53:07 2021 +0000
Original commit date: Thu Sep 2 04:53:07 2021 +0000
Original commit hash: 69b97824ec7eb13c9ef465aa4492a38ea2450b77

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6c31d9553133e8efe412703cc5238d4a0ff42ff5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:44 2021 +0530 
-------------------------------------------------------------------------------- 
[ise][1509858429][ADL-S ADL-P ADL-M | DDR4] Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667

[Feature Description]
1. Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667

[Resolution]
1. Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667 for DataClkAlignCtl2.Bits.d0tosig_offset
2. Increase d0tosig_offset by 10 for DDR4 G1 frequency >= 2667 for CccClkAlignCtl2.Bits.d0tosig_offset

[Impacted Area]
DDR4 HVM G1

[Register Impacted]
PHY

Hsd-es-id: 1509858429
Original commit date: Fri Aug 20 13:45:20 2021 +0800
Change-Id: I9d576aa27e14d46050d92aa33e6d5855470d36ee
Original commit hash: eadc26fd6ba11fb7a3c1d97a43f8a25cacf5449b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 281e25e87b3625c424b7fdc3b81b40a46ca152ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:41 2021 +0530 
-------------------------------------------------------------------------------- 
Fix SmiEntry.nasm warnings

Warning 1:label alone on a line without a colon might be in error
Fix with:Include "%include "StuffRsbNasm.inc" to make StuffRsb64 operational for security purpose
         which mentioned by CVE-2017-5715
Warning 2:absolute address can not be RIP-relative
Fix with:Use RBX as temp reg to do addressing operation

Hsd-es-id: 1509837850
Original commit date: Mon Aug 30 14:23:21 2021 +0800
Change-Id: I78da5336fcd2476f88be12ebe0b32b305bc37745
Original commit hash: df34e03e23616cabcdf23d86a1ec2c8a083e8883

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/SmmCpuFeaturesLib/X64/SmiEntry.nasm

================================================================================ 
Commit: 4c91d72007c361b3afe85a0738507bdf643e9ba6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:38 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL]:Wrongly ported NVS variable under Touchpad device.

Delay variable used for touch pad is IC0D not IC1S.

Hsd-es-id: 1509850557
Original commit date: Tue Aug 31 16:20:08 2021 +0800
Change-Id: I01ac064171c08f1c074353fe4048347187e5cb52
Original commit hash: a237122324934bf326008e8c808ac1f29e7af250

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
AlderLakeBoardPkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 0436eda72223908a69af32196e80af8112cdd35c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:35 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/ME: MeExtendedMeasurement driver should use gRT->ResetSystem to request global reset

MeExtendedMeasurement driver should use gRT->ResetSystem to request global reset.

Hsd-es-id: 18017456661
Original commit date: Mon Aug 30 14:09:31 2021 +0800
Change-Id: I7ea34f8b6069e300830e76b258d1b8874c7dec1e
Original commit hash: 1e33f31b299466c156dd4d23632c287aac3c9ac3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.c
AlderLakePlatSamplePkg/Features/Me/MeExtMeasurement/Dxe/MeExtMeasurement.h

================================================================================ 
Commit: f48bec4a63e6617ad8eb01e7dbb874f18a26b129 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:33 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakeBoardPkg: Set RPL-P also use drivers in BinariesRpl

Original code only RPL-S will use drivers in BinariesRpl.

Hsd-es-id: N/A
Original commit date: Mon Aug 23 08:59:49 2021 +0800
Change-Id: I40c173cabc2754a13ac6a38162dbbbab758cb28c
Original commit hash: b147ba6b471937c2b289c9cd2def2ebca6332dfe

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 70ab27f070586c1de1d7c82643b3509666f0453a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:29 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S]: Setup option string change for Game compatibility Mode

using "Legacy Game Compatibility Mode"

Hsd-es-id: 22013741465
Original commit date: Wed Sep 1 15:14:45 2021 -0700
Change-Id: I43797d162361b84dfb3e6111b38843dcfa84c235
Original commit hash: ecdaa951f8054d271931fcb7442e3ffe60ed6746

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: e353edda56c7be83ca7beb0db3578badfd2614f7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:25 2021 +0530 
-------------------------------------------------------------------------------- 
[ClientOneSiliconPkg]PEG010 and PCH PCIE root ports SSVID cannot be overridden successfully via BIOS polices

SSID for Pcie root ports was not being updated correctly because the capability list has to be programmed first and also because of function remapping, so moved the SSID programming for Pcie rootports to end of pei after function remapping and capability list programming is completed.

Hsd-es-id: 1509669538
Original commit date: Mon Aug 23 15:47:02 2021 -0700
Change-Id: Ia471edcfa3c452d2b722aa95e4268101174ce1e1
Original commit hash: ec65ee40ed9508c0064c9b385e83b465c9f8131c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IncludePrivate/Library/PeiSiSsidLib.h
ClientOneSiliconPkg/LibraryPrivate/PeiSiSsidLib/PeiSiSsidLib.c
ClientOneSiliconPkg/Product/AlderLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: a862eb8de85ea6c16565a4a93399fa1edfcad10f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:22 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2363_01

Hsd-es-id: N/A
Original commit date: Wed Sep 1 08:48:30 2021 -0700
Change-Id: I591bfd782c814cb9ea66d279e84d2052ecf3790d
Original commit hash: b9d091e63d3d046b088841d3b50d6ee32de48c57

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f4e3cd662fa8c5fa1e31eae8b211dd73c0b15727 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:20 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.173

(cherry picked from commit 3bd12565655cb605fccfda2bf2003fdba817d200)

Wed Sep 1 14:37:34 2021 +0000
Original commit date: Wed Sep 1 14:37:34 2021 +0000
Original commit hash: 569b4334a6f3c94bbf024b150c3a42db3688a481

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9f16ef11a1b773e35fa020cf412523bab9d91284 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:18 2021 +0530 
-------------------------------------------------------------------------------- 
AlderLakePlatSamplePkg/WifiProfileSync: Adding variable to disable the HECI communication in Wiifi/WiMAN driver.

    Fixing a HECI race condition in WiFi driver.

Hsd-es-id: 1308795432
Original commit date: Thu Jul 15 11:13:33 2021 -0700
Change-Id: I9be98a780b6cabe64cd4e84c6dd1035e9c65f892
Original commit hash: 2d742d33e28aa500b8870ba3d58f04d4c884c098

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.c
AlderLakePlatSamplePkg/Features/Amt/WifiProfileSync/WifiProfileSync.inf

================================================================================ 
Commit: 1a4d96490ae9d9c982a212ddb2366f163540b775 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:15 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2363_00

Hsd-es-id: N/A
Original commit date: Wed Sep 1 04:46:59 2021 -0700
Change-Id: Ib37aceafe64e7d97e2b6efc4b7a2ef70dbb36827
Original commit hash: 7e5bb836c024fb108cfb7978b4fc173f8ae16130

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 4c01f086bb7a6c8c6d40d32213af2763300f39f8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:12 2021 +0530 
-------------------------------------------------------------------------------- 
Enabling BiG SAF coexistency

remove big saf dependency
Update BiG module

Hsd-es-id: 16014475104
Original commit date: Mon Jul 19 16:39:22 2021 +0200
Change-Id: If4962298d86f9a77a52e33bb2bb2ac7aa84c10d6
Original commit hash: c52c87d565c3765434f1015062c2f7be2458d7e3

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/Tools/NewGenCap/NewGenCap.py
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 891b4940037c066f74b3dc1d8cedb5591ce16801 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:10 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-P][FSP]: Optimizing the time consumed by PrepareMeBiosPayload

This commit reduces the overall FspMemoryInit time by 70ms by including MBP call in Post Mem instead of memory discovery callback like in TGL.

Hsd-es-id: 16013660924
Original commit date: Wed Aug 18 00:54:26 2021 -0700
Change-Id: Icb5e0895fe709e0d3fe5e7d10c6f8a7adbde0bf3
Original commit hash: d5904630585c6936ba91369033e7dc240aee9c34

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPostMemCommon.c
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiMeInitLib/MeInitPreMem.c

================================================================================ 
Commit: 3d82bf9a019a876b1ebfe17eab5ddfdba6a7af3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:08 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Wed Sep 1 01:31:47 2021 -0700
Change-Id: I80851a1d1a5bda066818ada0c488259d4681a793
Original commit hash: ad88e753b9022431a3dd88dd46853066e5165fb1

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 95009f1f0e0dacc7936558b9d37664635f9bf910 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:07 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL-S] BIOS workaround for games that use Denuvo DRM
BIOS W/A for games that use a specific DRM
Core Parking Hint based on Scroll Lock
When Scroll lock is pressed, trap with SMM IO Trap hanlder and tell pCode to change core parking.

Hsd-es-id: 22013741465
Original commit date: Mon Aug 30 15:17:46 2021 +0800
Change-Id: I73a9eb8fb04e77e893c2f342d4ba9476278844d2
Original commit hash: 430def4495883e5782a2ce67ee28ec0ca7f94b79

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Include/SetupVariable.h
AlderLakePlatSamplePkg/PlatformInitAdvanced/PlatformInitAdvancedSmm/PlatformInitAdvancedSmm.h
AlderLakePlatSamplePkg/Setup/AcpiSetup.c
AlderLakePlatSamplePkg/Setup/CpuSetup.hfr
AlderLakePlatSamplePkg/Setup/CpuSetup.uni
AlderLakePlatSamplePkg/Setup/PlatformSetup.hfr
AlderLakePlatSamplePkg/Setup/SetupCallbackExList.h
AlderLakePlatSamplePkg/Setup/SetupId.h

================================================================================ 
Commit: 33a544ad29d5200a8ec856366f0af8b19090b4ce 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:03 2021 +0530 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision to 0.0.2.172

(cherry picked from commit 1f99c4244e9b8a4e780c28006c4767d19cf58cbe)

Tue Aug 31 16:17:37 2021 +0000
Original commit date: Tue Aug 31 16:17:37 2021 +0000
Original commit hash: d7887e6218e1e0762a0d2611e1ffa13263b48d6f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 378a898a66dcd4f2217ea06c97c4b99067c538c2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:02 2021 +0530 
-------------------------------------------------------------------------------- 
[bug][16014437202][ADL-P ADL-M | LP4 LP5] wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

[Issue Description]
1. wrong mapping in the CR ddr_voltage_0_0_0_mchbar_pcu from BIOS

[Resolution]
1. Program the DDR_VOLTAGE as per below values.
  LP4: 6
  LP5: (Frequency <= 5400 MHz): 0
  LP5: (5400 MHz < Frequency <= 6400 MHz): 1

[Impacted Area]
ADL-P ADL-M | LP4 LP5

[Register Impacted]
PCU

Hsd-es-id: 16014437202
Original commit date: Wed Aug 18 11:35:08 2021 +0530
Change-Id: I9b91b834c35eef40d49551088012b863acddd21a
Original commit hash: 8bc08079bb3f2a82611938d36fc12fc83eea50be

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Adl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 52c935b8d20739aa1cd2c3cdde4da1d617c53e52 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:41:00 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2362_00

Hsd-es-id: N/A
Original commit date: Tue Aug 31 08:48:07 2021 -0700
Change-Id: I7cf8631344965efaf300857b02b5d48b953a1d27
Original commit hash: d6a638ecc1f188fe97d8df51a1a6299b5186427b

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: c0de715bbe15e4cbfeb0b877627e86f485631157 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:58 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_Update_FSP_RC CI

Hsd-es-id: N/A
Original commit date: Tue Aug 31 01:29:54 2021 -0700
Change-Id: I12cf7c36914e6cc82bcd06c22524048500396642
Original commit hash: 3e4c39e06a4aa1a42505c941020a78e773d1fe8a

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/FspPkgPcdInit.dsc
ClientOneSiliconPkg/Product/AlderLake/SiPkgPcdInit.dsc

================================================================================ 
Commit: 2789bc2caf9b25e98335117c2f0b8444ba863649 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:57 2021 +0530 
-------------------------------------------------------------------------------- 
BIOS policy for PEI graphic display resolution
- Add VerticalResolution and HorizontalResolution policies in Graphics Pei ConfigBlock

Hsd-es-id: 14014476538
Original commit date: Wed Jul 28 15:08:12 2021 +0530
Change-Id: I5c67023fcc1200316b860d6b0088719ddfedce3a
Original commit hash: 7458cdb17e51b1d823d0ac32d3e35e102c7b2c48

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeFspPkg/Upd/FspsUpd.dsc
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLibFsp.inf
AlderLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdate.c
ClientOneSiliconPkg/Include/ConfigBlock/Graphics/Gen12/GraphicsConfig.h
ClientOneSiliconPkg/IpBlock/Graphics/IncludePrivate/Library/PeiDisplayInitLib.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayLib/PeiDisplayLib.c

================================================================================ 
Commit: c19de578db6ad80099d29cec30ed115342f418ac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:55 2021 +0530 
-------------------------------------------------------------------------------- 
ADL: fix build issue when PcdEcEnable set to FALSE

1. Add 2 functions in BaseEcMiscLibNull
2. Define Scope(\_SB.PC00.LPCB.H_EC.LID0) only if PcdEcEnable is TRUE

Hsd-es-id: 1509744506
Original commit date: Thu Aug 12 16:41:21 2021 +0800
Change-Id: I299da4de6b47e22422cd6d16847f9aac906063f3
Original commit hash: 529d75d6b7c52a5dd028386c52b037ca54028886

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
AlderLakePlatSamplePkg/Library/BaseEcMiscLibNull/BaseEcMiscLibNull.c

================================================================================ 
Commit: 17ef67b39cf99939a39071f0bc7510b206e8d626 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:53 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] PlatSamplePkg/CapsuleUpdate: Enable ME Capsule EDSS Key(Support Production Signed Capsule)

[Update]
1. Involve production EDSS key to verify standalone ME capsule.

Hsd-es-id: 16014552496
Original commit date: Thu Aug 5 17:12:12 2021 +0800
Change-Id: I6a444cd5e69bcb559fe13cbd6dfe2c42617d3ebe
Original commit hash: 4d9511ffad160dd572ed2365543ff2e8fa4e4c3e

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakePlatSamplePkg/Features/CapsuleUpdate/FmpPlatformMe.dsc

================================================================================ 
Commit: 57a89b4ca2bc1c69cfc56dd3313994609237df58 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:51 2021 +0530 
-------------------------------------------------------------------------------- 
ADL-SBGA: fix three minor issue in AdlSBRvpTbtRtd3.asl and AdlSBRvp3TbtRtd3.asl

1) Wwan wake event code is repeated twice in AdlSBRvpTbtRtd3.asl and AdlSBRvp3TbtRtd3.asl
2) For PEG1 device here, value to be passed to PCPA should be 3 in AdlSBRvpTbtRtd3.asl

Hsd-es-id: N/A
Original commit date: Mon Aug 30 16:18:50 2021 +0800
Change-Id: Iaee347f0e0e7998bff951ce048f1801aaf8ff689
Original commit hash: 62c68d9c50a527e7c09fa52ef7a72266ef0df6c9

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvp3TbtRtd3.asl
AlderLakeBoardPkg/Acpi/AcpiTables/SsdtRtd3/AdlSBRvpTbtRtd3.asl

================================================================================ 
Commit: fbe05424241dc27ba523c8ea58b3743a968e7484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:50 2021 +0530 
-------------------------------------------------------------------------------- 
[ADL] FSP_Wrapper_SLE build fix.

Hsd-es-id: N/A
Original commit date: Mon Aug 30 21:30:33 2021 +0530
Change-Id: I5dba9f62f871c847239dc6b96def500f5f948b15
Original commit hash: d2f6daf4862437927d7d73135e1c63b790cdc5ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c

================================================================================ 
Commit: f9913a36eaf11ab056e8e7d92a39bf8c22fa286e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:47 2021 +0530 
-------------------------------------------------------------------------------- 
[TeamCity] ADL Daily_Auto_Commit_BIOS_ID_Update CI BIOS Version to 2361_00

Hsd-es-id: N/A
Original commit date: Mon Aug 30 08:49:49 2021 -0700
Change-Id: Id51bcaddfce5d24d16b4f2e2dd6826690fb8f8ed
Original commit hash: 5d97bb3ee8daef0dac0bf9c61def595136d06605

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b253f30344b8a3d0309652b398b791739f64e83f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Sep 20 20:40:45 2021 +0530 
-------------------------------------------------------------------------------- 
Reverting the commits which were added for the 2357_01_196 - Dot Release

Hsd-es-id: N/A
Original commit date: Mon Sep 6 15:07:02 2021 +0530
Change-Id: I92b6b716576f0e12428df476e95b11c8769d3357
Original commit hash: 71ff1e92aeecb4d6db9be8819c355e8915ec4084

-------------------------------------------------------------------------------- 
[Changed Files]
AlderLakeBoardPkg/BiosId.env
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiGraphicsDisableInitLib/PeiGraphicsDisableInitLib.c
