#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:35 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Thu Dec 15 10:32:30 2016
# Process ID: 21431
# Current directory: /home/pyb/git/pyb/fpga/redpitaya/test_pound
# Command line: vivado test_pound.xpr
# Log file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.log
# Journal file: /home/pyb/git/pyb/fpga/redpitaya/test_pound/vivado.jou
#-----------------------------------------------------------
start_gui
open_project test_pound.xpr
update_compile_order -fileset sources_1
open_bd_design {/home/pyb/git/pyb/fpga/redpitaya/test_pound/test_pound.srcs/sources_1/bd/test_pound/test_pound.bd}
update_ip_catalog -rebuild
startgroup
create_bd_cell -type ip -vlnv ggm:cogen:limiteur:1.0 limiteur_0
endgroup
set_property location {8 988 1114} [get_bd_cells limiteur_0]
set_property location {14 2493 1124} [get_bd_cells limiteur_0]
delete_bd_objs [get_bd_intf_nets dupplReal_1_to_2_1_data1_out]
delete_bd_objs [get_bd_intf_nets shifterReal_5_data_out]
set_property location {15 2812 407} [get_bd_cells shifterReal_5]
set_property location {15 2836 567} [get_bd_cells limiteur_0]
startgroup
set_property -dict [list CONFIG.DATA_OUT_SIZE {14} CONFIG.DATA_IN_SIZE {33}] [get_bd_cells limiteur_0]
endgroup
connect_bd_intf_net [get_bd_intf_pins limiteur_0/data_out] [get_bd_intf_pins add_const_4/data_in]
connect_bd_intf_net [get_bd_intf_pins limiteur_0/data_in] [get_bd_intf_pins dupplReal_1_to_2_1/data1_out]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
