.TH "RCC" 3 "Version 0.1.-" "Square Root Approximation" \" -*- nroff -*-
.ad l
.nh
.SH NAME
RCC \- RCC
.PP
 \- RCC driver modules\&.  

.SH SYNOPSIS
.br
.PP
.SS "Modules"

.in +1c
.ti -1c
.RI "\fBRCC_Private_Functions\fP"
.br
.ti -1c
.RI "\fBRCC_Exported_Constants\fP"
.br
.in -1c
.SS "Data Structures"

.in +1c
.ti -1c
.RI "struct \fBRCC_ClocksTypeDef\fP"
.br
.in -1c
.SS "Macros"

.in +1c
.ti -1c
.RI "#define \fBRCC_OFFSET\fP   (RCC_BASE \- PERIPH_BASE)"
.br
.ti -1c
.RI "#define \fBCR_OFFSET\fP   (\fBRCC_OFFSET\fP + 0x00)"
.br
.ti -1c
.RI "#define \fBHSION_BitNumber\fP   0x00"
.br
.ti -1c
.RI "#define \fBCR_HSION_BB\fP   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBHSION_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBCSSON_BitNumber\fP   0x13"
.br
.ti -1c
.RI "#define \fBCR_CSSON_BB\fP   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBCSSON_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBPLLON_BitNumber\fP   0x18"
.br
.ti -1c
.RI "#define \fBCR_PLLON_BB\fP   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBPLLON_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBPLLI2SON_BitNumber\fP   0x1A"
.br
.ti -1c
.RI "#define \fBCR_PLLI2SON_BB\fP   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBPLLI2SON_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBCFGR_OFFSET\fP   (\fBRCC_OFFSET\fP + 0x08)"
.br
.ti -1c
.RI "#define \fBI2SSRC_BitNumber\fP   0x17"
.br
.ti -1c
.RI "#define \fBCFGR_I2SSRC_BB\fP   (PERIPH_BB_BASE + (\fBCFGR_OFFSET\fP * 32) + (\fBI2SSRC_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBBDCR_OFFSET\fP   (\fBRCC_OFFSET\fP + 0x70)"
.br
.ti -1c
.RI "#define \fBRTCEN_BitNumber\fP   0x0F"
.br
.ti -1c
.RI "#define \fBBDCR_RTCEN_BB\fP   (PERIPH_BB_BASE + (\fBBDCR_OFFSET\fP * 32) + (\fBRTCEN_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBBDRST_BitNumber\fP   0x10"
.br
.ti -1c
.RI "#define \fBBDCR_BDRST_BB\fP   (PERIPH_BB_BASE + (\fBBDCR_OFFSET\fP * 32) + (\fBBDRST_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBCSR_OFFSET\fP   (\fBRCC_OFFSET\fP + 0x74)"
.br
.ti -1c
.RI "#define \fBLSION_BitNumber\fP   0x00"
.br
.ti -1c
.RI "#define \fBCSR_LSION_BB\fP   (PERIPH_BB_BASE + (\fBCSR_OFFSET\fP * 32) + (\fBLSION_BitNumber\fP * 4))"
.br
.ti -1c
.RI "#define \fBCFGR_MCO2_RESET_MASK\fP   ((uint32_t)0x07FFFFFF)"
.br
.ti -1c
.RI "#define \fBCFGR_MCO1_RESET_MASK\fP   ((uint32_t)0xF89FFFFF)"
.br
.ti -1c
.RI "#define \fBFLAG_MASK\fP   ((uint8_t)0x1F)"
.br
.ti -1c
.RI "#define \fBCR_BYTE3_ADDRESS\fP   ((uint32_t)0x40023802)"
.br
.ti -1c
.RI "#define \fBCIR_BYTE2_ADDRESS\fP   ((uint32_t)(RCC_BASE + 0x0C + 0x01))"
.br
.ti -1c
.RI "#define \fBCIR_BYTE3_ADDRESS\fP   ((uint32_t)(RCC_BASE + 0x0C + 0x02))"
.br
.ti -1c
.RI "#define \fBBDCR_ADDRESS\fP   (PERIPH_BASE + \fBBDCR_OFFSET\fP)"
.br
.in -1c
.SS "Functions"

.in +1c
.ti -1c
.RI "void \fBRCC_DeInit\fP (void)"
.br
.RI "Resets the RCC clock configuration to the default reset state\&. "
.ti -1c
.RI "void \fBRCC_HSEConfig\fP (uint8_t RCC_HSE)"
.br
.RI "Configures the External High Speed oscillator (HSE)\&. "
.ti -1c
.RI "ErrorStatus \fBRCC_WaitForHSEStartUp\fP (void)"
.br
.RI "Waits for HSE start-up\&. "
.ti -1c
.RI "void \fBRCC_AdjustHSICalibrationValue\fP (uint8_t HSICalibrationValue)"
.br
.RI "Adjusts the Internal High Speed oscillator (HSI) calibration value\&. "
.ti -1c
.RI "void \fBRCC_HSICmd\fP (FunctionalState NewState)"
.br
.RI "Enables or disables the Internal High Speed oscillator (HSI)\&. "
.ti -1c
.RI "void \fBRCC_LSEConfig\fP (uint8_t RCC_LSE)"
.br
.RI "Configures the External Low Speed oscillator (LSE)\&. "
.ti -1c
.RI "void \fBRCC_LSICmd\fP (FunctionalState NewState)"
.br
.RI "Enables or disables the Internal Low Speed oscillator (LSI)\&. "
.ti -1c
.RI "void \fBRCC_PLLConfig\fP (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)"
.br
.RI "Configures the main PLL clock source, multiplication and division factors\&. "
.ti -1c
.RI "void \fBRCC_PLLCmd\fP (FunctionalState NewState)"
.br
.RI "Enables or disables the main PLL\&. "
.ti -1c
.RI "void \fBRCC_PLLI2SConfig\fP (uint32_t PLLI2SN, uint32_t PLLI2SR)"
.br
.RI "Configures the PLLI2S clock multiplication and division factors\&. "
.ti -1c
.RI "void \fBRCC_PLLI2SCmd\fP (FunctionalState NewState)"
.br
.RI "Enables or disables the PLLI2S\&. "
.ti -1c
.RI "void \fBRCC_ClockSecuritySystemCmd\fP (FunctionalState NewState)"
.br
.RI "Enables or disables the Clock Security System\&. "
.ti -1c
.RI "void \fBRCC_MCO1Config\fP (uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)"
.br
.RI "Selects the clock source to output on MCO1 pin(PA8)\&. "
.ti -1c
.RI "void \fBRCC_MCO2Config\fP (uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)"
.br
.RI "Selects the clock source to output on MCO2 pin(PC9)\&. "
.ti -1c
.RI "void \fBRCC_SYSCLKConfig\fP (uint32_t RCC_SYSCLKSource)"
.br
.RI "Configures the system clock (SYSCLK)\&. "
.ti -1c
.RI "uint8_t \fBRCC_GetSYSCLKSource\fP (void)"
.br
.RI "Returns the clock source used as system clock\&. "
.ti -1c
.RI "void \fBRCC_HCLKConfig\fP (uint32_t RCC_SYSCLK)"
.br
.RI "Configures the AHB clock (HCLK)\&. "
.ti -1c
.RI "void \fBRCC_PCLK1Config\fP (uint32_t RCC_HCLK)"
.br
.RI "Configures the Low Speed APB clock (PCLK1)\&. "
.ti -1c
.RI "void \fBRCC_PCLK2Config\fP (uint32_t RCC_HCLK)"
.br
.RI "Configures the High Speed APB clock (PCLK2)\&. "
.ti -1c
.RI "void \fBRCC_GetClocksFreq\fP (\fBRCC_ClocksTypeDef\fP *RCC_Clocks)"
.br
.RI "Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2\&. 
.br
 "
.ti -1c
.RI "void \fBRCC_RTCCLKConfig\fP (uint32_t RCC_RTCCLKSource)"
.br
.RI "Configures the RTC clock (RTCCLK)\&. "
.ti -1c
.RI "void \fBRCC_RTCCLKCmd\fP (FunctionalState NewState)"
.br
.RI "Enables or disables the RTC clock\&. "
.ti -1c
.RI "void \fBRCC_BackupResetCmd\fP (FunctionalState NewState)"
.br
.RI "Forces or releases the Backup domain reset\&. "
.ti -1c
.RI "void \fBRCC_I2SCLKConfig\fP (uint32_t RCC_I2SCLKSource)"
.br
.RI "Configures the I2S clock source (I2SCLK)\&. "
.ti -1c
.RI "void \fBRCC_AHB1PeriphClockCmd\fP (uint32_t RCC_AHB1Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the AHB1 peripheral clock\&. "
.ti -1c
.RI "void \fBRCC_AHB2PeriphClockCmd\fP (uint32_t RCC_AHB2Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the AHB2 peripheral clock\&. "
.ti -1c
.RI "void \fBRCC_AHB3PeriphClockCmd\fP (uint32_t RCC_AHB3Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the AHB3 peripheral clock\&. "
.ti -1c
.RI "void \fBRCC_APB1PeriphClockCmd\fP (uint32_t RCC_APB1Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the Low Speed APB (APB1) peripheral clock\&. "
.ti -1c
.RI "void \fBRCC_APB2PeriphClockCmd\fP (uint32_t RCC_APB2Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the High Speed APB (APB2) peripheral clock\&. "
.ti -1c
.RI "void \fBRCC_AHB1PeriphResetCmd\fP (uint32_t RCC_AHB1Periph, FunctionalState NewState)"
.br
.RI "Forces or releases AHB1 peripheral reset\&. "
.ti -1c
.RI "void \fBRCC_AHB2PeriphResetCmd\fP (uint32_t RCC_AHB2Periph, FunctionalState NewState)"
.br
.RI "Forces or releases AHB2 peripheral reset\&. "
.ti -1c
.RI "void \fBRCC_AHB3PeriphResetCmd\fP (uint32_t RCC_AHB3Periph, FunctionalState NewState)"
.br
.RI "Forces or releases AHB3 peripheral reset\&. "
.ti -1c
.RI "void \fBRCC_APB1PeriphResetCmd\fP (uint32_t RCC_APB1Periph, FunctionalState NewState)"
.br
.RI "Forces or releases Low Speed APB (APB1) peripheral reset\&. "
.ti -1c
.RI "void \fBRCC_APB2PeriphResetCmd\fP (uint32_t RCC_APB2Periph, FunctionalState NewState)"
.br
.RI "Forces or releases High Speed APB (APB2) peripheral reset\&. "
.ti -1c
.RI "void \fBRCC_AHB1PeriphClockLPModeCmd\fP (uint32_t RCC_AHB1Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode\&. "
.ti -1c
.RI "void \fBRCC_AHB2PeriphClockLPModeCmd\fP (uint32_t RCC_AHB2Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode\&. "
.ti -1c
.RI "void \fBRCC_AHB3PeriphClockLPModeCmd\fP (uint32_t RCC_AHB3Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode\&. "
.ti -1c
.RI "void \fBRCC_APB1PeriphClockLPModeCmd\fP (uint32_t RCC_APB1Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode\&. "
.ti -1c
.RI "void \fBRCC_APB2PeriphClockLPModeCmd\fP (uint32_t RCC_APB2Periph, FunctionalState NewState)"
.br
.RI "Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode\&. "
.ti -1c
.RI "void \fBRCC_ITConfig\fP (uint8_t RCC_IT, FunctionalState NewState)"
.br
.RI "Enables or disables the specified RCC interrupts\&. "
.ti -1c
.RI "FlagStatus \fBRCC_GetFlagStatus\fP (uint8_t RCC_FLAG)"
.br
.RI "Checks whether the specified RCC flag is set or not\&. "
.ti -1c
.RI "void \fBRCC_ClearFlag\fP (void)"
.br
.RI "Clears the RCC reset flags\&. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST\&. "
.ti -1c
.RI "ITStatus \fBRCC_GetITStatus\fP (uint8_t RCC_IT)"
.br
.RI "Checks whether the specified RCC interrupt has occurred or not\&. "
.ti -1c
.RI "void \fBRCC_ClearITPendingBit\fP (uint8_t RCC_IT)"
.br
.RI "Clears the RCC's interrupt pending bits\&. "
.in -1c
.SH "Detailed Description"
.PP 
RCC driver modules\&. 


.SH "Macro Definition Documentation"
.PP 
.SS "#define BDCR_ADDRESS   (PERIPH_BASE + \fBBDCR_OFFSET\fP)"

.SS "#define BDCR_BDRST_BB   (PERIPH_BB_BASE + (\fBBDCR_OFFSET\fP * 32) + (\fBBDRST_BitNumber\fP * 4))"

.SS "#define BDCR_OFFSET   (\fBRCC_OFFSET\fP + 0x70)"

.SS "#define BDCR_RTCEN_BB   (PERIPH_BB_BASE + (\fBBDCR_OFFSET\fP * 32) + (\fBRTCEN_BitNumber\fP * 4))"

.SS "#define BDRST_BitNumber   0x10"

.SS "#define CFGR_I2SSRC_BB   (PERIPH_BB_BASE + (\fBCFGR_OFFSET\fP * 32) + (\fBI2SSRC_BitNumber\fP * 4))"

.SS "#define CFGR_MCO1_RESET_MASK   ((uint32_t)0xF89FFFFF)"

.SS "#define CFGR_MCO2_RESET_MASK   ((uint32_t)0x07FFFFFF)"

.SS "#define CFGR_OFFSET   (\fBRCC_OFFSET\fP + 0x08)"

.SS "#define CIR_BYTE2_ADDRESS   ((uint32_t)(RCC_BASE + 0x0C + 0x01))"

.SS "#define CIR_BYTE3_ADDRESS   ((uint32_t)(RCC_BASE + 0x0C + 0x02))"

.SS "#define CR_BYTE3_ADDRESS   ((uint32_t)0x40023802)"

.SS "#define CR_CSSON_BB   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBCSSON_BitNumber\fP * 4))"

.SS "#define CR_HSION_BB   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBHSION_BitNumber\fP * 4))"

.SS "#define CR_OFFSET   (\fBRCC_OFFSET\fP + 0x00)"

.SS "#define CR_PLLI2SON_BB   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBPLLI2SON_BitNumber\fP * 4))"

.SS "#define CR_PLLON_BB   (PERIPH_BB_BASE + (\fBCR_OFFSET\fP * 32) + (\fBPLLON_BitNumber\fP * 4))"

.SS "#define CSR_LSION_BB   (PERIPH_BB_BASE + (\fBCSR_OFFSET\fP * 32) + (\fBLSION_BitNumber\fP * 4))"

.SS "#define CSR_OFFSET   (\fBRCC_OFFSET\fP + 0x74)"

.SS "#define CSSON_BitNumber   0x13"

.SS "#define FLAG_MASK   ((uint8_t)0x1F)"

.SS "#define HSION_BitNumber   0x00"

.SS "#define I2SSRC_BitNumber   0x17"

.SS "#define LSION_BitNumber   0x00"

.SS "#define PLLI2SON_BitNumber   0x1A"

.SS "#define PLLON_BitNumber   0x18"

.SS "#define RCC_OFFSET   (RCC_BASE \- PERIPH_BASE)"

.SS "#define RTCEN_BitNumber   0x0F"

.SH "Function Documentation"
.PP 
.SS "void RCC_AdjustHSICalibrationValue (uint8_t HSICalibrationValue)"

.PP
Adjusts the Internal High Speed oscillator (HSI) calibration value\&. 
.PP
\fBNote\fP
.RS 4
The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIHSICalibrationValue\fP specifies the calibration trimming value\&. This parameter must be a number between 0 and 0x1F\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB1PeriphClockCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)"

.PP
Enables or disables the AHB1 peripheral clock\&. 
.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHBPeriph\fP specifies the AHB1 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_AHB1Periph_GPIOA: GPIOA clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOB: GPIOB clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOC: GPIOC clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOD: GPIOD clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOE: GPIOE clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOF: GPIOF clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOG: GPIOG clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOG: GPIOG clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOI: GPIOI clock 
.IP "\(bu" 1
RCC_AHB1Periph_CRC: CRC clock 
.IP "\(bu" 1
RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock 
.IP "\(bu" 1
RCC_AHB1Periph_CCMDATARAMEN CCM data RAM interface clock 
.IP "\(bu" 1
RCC_AHB1Periph_DMA1: DMA1 clock 
.IP "\(bu" 1
RCC_AHB1Periph_DMA2: DMA2 clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock 
.IP "\(bu" 1
RCC_AHB1Periph_OTG_HS: USB OTG HS clock 
.IP "\(bu" 1
RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB1PeriphClockLPModeCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)"

.PP
Enables or disables the AHB1 peripheral clock during Low Power (Sleep) mode\&. 
.PP
\fBNote\fP
.RS 4
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption\&. 
.PP
After wakeup from SLEEP mode, the peripheral clock is enabled again\&. 
.PP
By default, all peripheral clocks are enabled during SLEEP mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHBPeriph\fP specifies the AHB1 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_AHB1Periph_GPIOA: GPIOA clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOB: GPIOB clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOC: GPIOC clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOD: GPIOD clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOE: GPIOE clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOF: GPIOF clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOG: GPIOG clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOG: GPIOG clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOI: GPIOI clock 
.IP "\(bu" 1
RCC_AHB1Periph_CRC: CRC clock 
.IP "\(bu" 1
RCC_AHB1Periph_BKPSRAM: BKPSRAM interface clock 
.IP "\(bu" 1
RCC_AHB1Periph_DMA1: DMA1 clock 
.IP "\(bu" 1
RCC_AHB1Periph_DMA2: DMA2 clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC_Tx: Ethernet Transmission clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC_Rx: Ethernet Reception clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC_PTP: Ethernet PTP clock 
.IP "\(bu" 1
RCC_AHB1Periph_OTG_HS: USB OTG HS clock 
.IP "\(bu" 1
RCC_AHB1Periph_OTG_HS_ULPI: USB OTG HS ULPI clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB1PeriphResetCmd (uint32_t RCC_AHB1Periph, FunctionalState NewState)"

.PP
Forces or releases AHB1 peripheral reset\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHB1Periph\fP specifies the AHB1 peripheral to reset\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_AHB1Periph_GPIOA: GPIOA clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOB: GPIOB clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOC: GPIOC clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOD: GPIOD clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOE: GPIOE clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOF: GPIOF clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOG: GPIOG clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOG: GPIOG clock 
.IP "\(bu" 1
RCC_AHB1Periph_GPIOI: GPIOI clock 
.IP "\(bu" 1
RCC_AHB1Periph_CRC: CRC clock 
.IP "\(bu" 1
RCC_AHB1Periph_DMA1: DMA1 clock 
.IP "\(bu" 1
RCC_AHB1Periph_DMA2: DMA2 clock 
.IP "\(bu" 1
RCC_AHB1Periph_ETH_MAC: Ethernet MAC clock 
.IP "\(bu" 1
RCC_AHB1Periph_OTG_HS: USB OTG HS clock
.PP
.br
\fINewState\fP new state of the specified peripheral reset\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB2PeriphClockCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)"

.PP
Enables or disables the AHB2 peripheral clock\&. 
.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHBPeriph\fP specifies the AHB2 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_AHB2Periph_DCMI: DCMI clock 
.IP "\(bu" 1
RCC_AHB2Periph_CRYP: CRYP clock 
.IP "\(bu" 1
RCC_AHB2Periph_HASH: HASH clock 
.IP "\(bu" 1
RCC_AHB2Periph_RNG: RNG clock 
.IP "\(bu" 1
RCC_AHB2Periph_OTG_FS: USB OTG FS clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB2PeriphClockLPModeCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)"

.PP
Enables or disables the AHB2 peripheral clock during Low Power (Sleep) mode\&. 
.PP
\fBNote\fP
.RS 4
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption\&. 
.PP
After wakeup from SLEEP mode, the peripheral clock is enabled again\&. 
.PP
By default, all peripheral clocks are enabled during SLEEP mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHBPeriph\fP specifies the AHB2 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_AHB2Periph_DCMI: DCMI clock 
.IP "\(bu" 1
RCC_AHB2Periph_CRYP: CRYP clock 
.IP "\(bu" 1
RCC_AHB2Periph_HASH: HASH clock 
.IP "\(bu" 1
RCC_AHB2Periph_RNG: RNG clock 
.IP "\(bu" 1
RCC_AHB2Periph_OTG_FS: USB OTG FS clock 
.br
 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB2PeriphResetCmd (uint32_t RCC_AHB2Periph, FunctionalState NewState)"

.PP
Forces or releases AHB2 peripheral reset\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHB2Periph\fP specifies the AHB2 peripheral to reset\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_AHB2Periph_DCMI: DCMI clock 
.IP "\(bu" 1
RCC_AHB2Periph_CRYP: CRYP clock 
.IP "\(bu" 1
RCC_AHB2Periph_HASH: HASH clock 
.IP "\(bu" 1
RCC_AHB2Periph_RNG: RNG clock 
.IP "\(bu" 1
RCC_AHB2Periph_OTG_FS: USB OTG FS clock 
.PP
.br
\fINewState\fP new state of the specified peripheral reset\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB3PeriphClockCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)"

.PP
Enables or disables the AHB3 peripheral clock\&. 
.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHBPeriph\fP specifies the AHB3 peripheral to gates its clock\&. This parameter must be: RCC_AHB3Periph_FSMC 
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB3PeriphClockLPModeCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)"

.PP
Enables or disables the AHB3 peripheral clock during Low Power (Sleep) mode\&. 
.PP
\fBNote\fP
.RS 4
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption\&. 
.PP
After wakeup from SLEEP mode, the peripheral clock is enabled again\&. 
.PP
By default, all peripheral clocks are enabled during SLEEP mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHBPeriph\fP specifies the AHB3 peripheral to gates its clock\&. This parameter must be: RCC_AHB3Periph_FSMC 
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_AHB3PeriphResetCmd (uint32_t RCC_AHB3Periph, FunctionalState NewState)"

.PP
Forces or releases AHB3 peripheral reset\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_AHB3Periph\fP specifies the AHB3 peripheral to reset\&. This parameter must be: RCC_AHB3Periph_FSMC 
.br
\fINewState\fP new state of the specified peripheral reset\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_APB1PeriphClockCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)"

.PP
Enables or disables the Low Speed APB (APB1) peripheral clock\&. 
.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_APB1Periph\fP specifies the APB1 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_APB1Periph_TIM2: TIM2 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM3: TIM3 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM4: TIM4 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM5: TIM5 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM6: TIM6 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM7: TIM7 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM12: TIM12 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM13: TIM13 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM14: TIM14 clock 
.IP "\(bu" 1
RCC_APB1Periph_WWDG: WWDG clock 
.IP "\(bu" 1
RCC_APB1Periph_SPI2: SPI2 clock 
.IP "\(bu" 1
RCC_APB1Periph_SPI3: SPI3 clock 
.IP "\(bu" 1
RCC_APB1Periph_USART2: USART2 clock 
.IP "\(bu" 1
RCC_APB1Periph_USART3: USART3 clock 
.IP "\(bu" 1
RCC_APB1Periph_UART4: UART4 clock 
.IP "\(bu" 1
RCC_APB1Periph_UART5: UART5 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C1: I2C1 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C2: I2C2 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C3: I2C3 clock 
.IP "\(bu" 1
RCC_APB1Periph_CAN1: CAN1 clock 
.IP "\(bu" 1
RCC_APB1Periph_CAN2: CAN2 clock 
.IP "\(bu" 1
RCC_APB1Periph_PWR: PWR clock 
.IP "\(bu" 1
RCC_APB1Periph_DAC: DAC clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_APB1PeriphClockLPModeCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)"

.PP
Enables or disables the APB1 peripheral clock during Low Power (Sleep) mode\&. 
.PP
\fBNote\fP
.RS 4
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption\&. 
.PP
After wakeup from SLEEP mode, the peripheral clock is enabled again\&. 
.PP
By default, all peripheral clocks are enabled during SLEEP mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_APB1Periph\fP specifies the APB1 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_APB1Periph_TIM2: TIM2 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM3: TIM3 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM4: TIM4 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM5: TIM5 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM6: TIM6 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM7: TIM7 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM12: TIM12 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM13: TIM13 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM14: TIM14 clock 
.IP "\(bu" 1
RCC_APB1Periph_WWDG: WWDG clock 
.IP "\(bu" 1
RCC_APB1Periph_SPI2: SPI2 clock 
.IP "\(bu" 1
RCC_APB1Periph_SPI3: SPI3 clock 
.IP "\(bu" 1
RCC_APB1Periph_USART2: USART2 clock 
.IP "\(bu" 1
RCC_APB1Periph_USART3: USART3 clock 
.IP "\(bu" 1
RCC_APB1Periph_UART4: UART4 clock 
.IP "\(bu" 1
RCC_APB1Periph_UART5: UART5 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C1: I2C1 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C2: I2C2 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C3: I2C3 clock 
.IP "\(bu" 1
RCC_APB1Periph_CAN1: CAN1 clock 
.IP "\(bu" 1
RCC_APB1Periph_CAN2: CAN2 clock 
.IP "\(bu" 1
RCC_APB1Periph_PWR: PWR clock 
.IP "\(bu" 1
RCC_APB1Periph_DAC: DAC clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_APB1PeriphResetCmd (uint32_t RCC_APB1Periph, FunctionalState NewState)"

.PP
Forces or releases Low Speed APB (APB1) peripheral reset\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_APB1Periph\fP specifies the APB1 peripheral to reset\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_APB1Periph_TIM2: TIM2 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM3: TIM3 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM4: TIM4 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM5: TIM5 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM6: TIM6 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM7: TIM7 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM12: TIM12 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM13: TIM13 clock 
.IP "\(bu" 1
RCC_APB1Periph_TIM14: TIM14 clock 
.IP "\(bu" 1
RCC_APB1Periph_WWDG: WWDG clock 
.IP "\(bu" 1
RCC_APB1Periph_SPI2: SPI2 clock 
.IP "\(bu" 1
RCC_APB1Periph_SPI3: SPI3 clock 
.IP "\(bu" 1
RCC_APB1Periph_USART2: USART2 clock 
.IP "\(bu" 1
RCC_APB1Periph_USART3: USART3 clock 
.IP "\(bu" 1
RCC_APB1Periph_UART4: UART4 clock 
.IP "\(bu" 1
RCC_APB1Periph_UART5: UART5 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C1: I2C1 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C2: I2C2 clock 
.IP "\(bu" 1
RCC_APB1Periph_I2C3: I2C3 clock 
.IP "\(bu" 1
RCC_APB1Periph_CAN1: CAN1 clock 
.IP "\(bu" 1
RCC_APB1Periph_CAN2: CAN2 clock 
.IP "\(bu" 1
RCC_APB1Periph_PWR: PWR clock 
.IP "\(bu" 1
RCC_APB1Periph_DAC: DAC clock 
.PP
.br
\fINewState\fP new state of the specified peripheral reset\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_APB2PeriphClockCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)"

.PP
Enables or disables the High Speed APB (APB2) peripheral clock\&. 
.PP
\fBNote\fP
.RS 4
After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_APB2Periph\fP specifies the APB2 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_APB2Periph_TIM1: TIM1 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM8: TIM8 clock 
.IP "\(bu" 1
RCC_APB2Periph_USART1: USART1 clock 
.IP "\(bu" 1
RCC_APB2Periph_USART6: USART6 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC1: ADC1 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC2: ADC2 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC3: ADC3 clock 
.IP "\(bu" 1
RCC_APB2Periph_SDIO: SDIO clock 
.IP "\(bu" 1
RCC_APB2Periph_SPI1: SPI1 clock 
.IP "\(bu" 1
RCC_APB2Periph_SYSCFG: SYSCFG clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM9: TIM9 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM10: TIM10 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM11: TIM11 clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_APB2PeriphClockLPModeCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)"

.PP
Enables or disables the APB2 peripheral clock during Low Power (Sleep) mode\&. 
.PP
\fBNote\fP
.RS 4
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption\&. 
.PP
After wakeup from SLEEP mode, the peripheral clock is enabled again\&. 
.PP
By default, all peripheral clocks are enabled during SLEEP mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_APB2Periph\fP specifies the APB2 peripheral to gates its clock\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_APB2Periph_TIM1: TIM1 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM8: TIM8 clock 
.IP "\(bu" 1
RCC_APB2Periph_USART1: USART1 clock 
.IP "\(bu" 1
RCC_APB2Periph_USART6: USART6 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC1: ADC1 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC2: ADC2 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC3: ADC3 clock 
.IP "\(bu" 1
RCC_APB2Periph_SDIO: SDIO clock 
.IP "\(bu" 1
RCC_APB2Periph_SPI1: SPI1 clock 
.IP "\(bu" 1
RCC_APB2Periph_SYSCFG: SYSCFG clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM9: TIM9 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM10: TIM10 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM11: TIM11 clock 
.PP
.br
\fINewState\fP new state of the specified peripheral clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_APB2PeriphResetCmd (uint32_t RCC_APB2Periph, FunctionalState NewState)"

.PP
Forces or releases High Speed APB (APB2) peripheral reset\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_APB2Periph\fP specifies the APB2 peripheral to reset\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_APB2Periph_TIM1: TIM1 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM8: TIM8 clock 
.IP "\(bu" 1
RCC_APB2Periph_USART1: USART1 clock 
.IP "\(bu" 1
RCC_APB2Periph_USART6: USART6 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC1: ADC1 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC2: ADC2 clock 
.IP "\(bu" 1
RCC_APB2Periph_ADC3: ADC3 clock 
.IP "\(bu" 1
RCC_APB2Periph_SDIO: SDIO clock 
.IP "\(bu" 1
RCC_APB2Periph_SPI1: SPI1 clock 
.IP "\(bu" 1
RCC_APB2Periph_SYSCFG: SYSCFG clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM9: TIM9 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM10: TIM10 clock 
.IP "\(bu" 1
RCC_APB2Periph_TIM11: TIM11 clock 
.PP
.br
\fINewState\fP new state of the specified peripheral reset\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_BackupResetCmd (FunctionalState NewState)"

.PP
Forces or releases the Backup domain reset\&. 
.PP
\fBNote\fP
.RS 4
This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register\&. 
.PP
The BKPSRAM is not affected by this reset\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the Backup domain reset\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_ClearFlag (void)"

.PP
Clears the RCC reset flags\&. The reset flags are: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST, RCC_FLAG_LPWRRST\&. 
.PP
\fBParameters\fP
.RS 4
\fINone\fP 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_ClearITPendingBit (uint8_t RCC_IT)"

.PP
Clears the RCC's interrupt pending bits\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_IT\fP specifies the interrupt pending bit to clear\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_IT_LSIRDY: LSI ready interrupt 
.IP "\(bu" 1
RCC_IT_LSERDY: LSE ready interrupt 
.IP "\(bu" 1
RCC_IT_HSIRDY: HSI ready interrupt 
.IP "\(bu" 1
RCC_IT_HSERDY: HSE ready interrupt 
.IP "\(bu" 1
RCC_IT_PLLRDY: main PLL ready interrupt 
.IP "\(bu" 1
RCC_IT_PLLI2SRDY: PLLI2S ready interrupt 
.br
 
.IP "\(bu" 1
RCC_IT_CSS: Clock Security System interrupt 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_ClockSecuritySystemCmd (FunctionalState NewState)"

.PP
Enables or disables the Clock Security System\&. 
.PP
\fBNote\fP
.RS 4
If a failure is detected on the HSE oscillator clock, this oscillator is automatically disabled and an interrupt is generated to inform the software about the failure (Clock Security System Interrupt, CSSI), allowing the MCU to perform rescue operations\&. The CSSI is linked to the Cortex-M4 NMI (Non-Maskable Interrupt) exception vector\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the Clock Security System\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_DeInit (void)"

.PP
Resets the RCC clock configuration to the default reset state\&. 
.PP
\fBNote\fP
.RS 4
The default reset state of the clock configuration is given below:
.IP "\(bu" 2
HSI ON and used as system clock source
.IP "\(bu" 2
HSE, PLL and PLLI2S OFF
.IP "\(bu" 2
AHB, APB1 and APB2 prescaler set to 1\&.
.IP "\(bu" 2
CSS, MCO1 and MCO2 OFF
.IP "\(bu" 2
All interrupts disabled 
.PP
.PP
This function doesn't modify the configuration of the
.IP "\(bu" 2
Peripheral clocks
.IP "\(bu" 2
LSI, LSE and RTC clocks 
.PP
.RE
.PP
\fBParameters\fP
.RS 4
\fINone\fP 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_GetClocksFreq (\fBRCC_ClocksTypeDef\fP * RCC_Clocks)"

.PP
Returns the frequencies of different on chip clocks; SYSCLK, HCLK, PCLK1 and PCLK2\&. 
.br
 
.PP
\fBNote\fP
.RS 4
The system frequency computed by this function is not the real frequency in the chip\&. It is calculated based on the predefined constant and the selected clock source: 
.PP
If SYSCLK source is HSI, function returns values based on \fBHSI_VALUE(*)\fP 
.PP
If SYSCLK source is HSE, function returns values based on \fBHSE_VALUE(**)\fP 
.PP
If SYSCLK source is PLL, function returns values based on \fBHSE_VALUE(**)\fP or \fBHSI_VALUE(*)\fP multiplied/divided by the PLL factors\&. 
.br
 
.PP
(*) HSI_VALUE is a constant defined in stm32f4xx\&.h file (default value 16 MHz) but the real value may vary depending on the variations in voltage and temperature\&. 
.PP
(**) HSE_VALUE is a constant defined in stm32f4xx\&.h file (default value 25 MHz), user has to ensure that HSE_VALUE is same as the real frequency of the crystal used\&. Otherwise, this function may have wrong result\&.
.PP
The result of this function could be not correct when using fractional value for HSE crystal\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_Clocks\fP pointer to a \fBRCC_ClocksTypeDef\fP structure which will hold the clocks frequencies\&.
.RE
.PP
\fBNote\fP
.RS 4
This function can be used by the user application to compute the baudrate for the communication peripherals or configure other parameters\&. 
.PP
Each time SYSCLK, HCLK, PCLK1 and/or PCLK2 clock changes, this function must be called to update the structure's field\&. Otherwise, any configuration based on this function will be incorrect\&.
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "FlagStatus RCC_GetFlagStatus (uint8_t RCC_FLAG)"

.PP
Checks whether the specified RCC flag is set or not\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_FLAG\fP specifies the flag to check\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_FLAG_HSIRDY: HSI oscillator clock ready 
.IP "\(bu" 1
RCC_FLAG_HSERDY: HSE oscillator clock ready 
.IP "\(bu" 1
RCC_FLAG_PLLRDY: main PLL clock ready 
.IP "\(bu" 1
RCC_FLAG_PLLI2SRDY: PLLI2S clock ready 
.IP "\(bu" 1
RCC_FLAG_LSERDY: LSE oscillator clock ready 
.IP "\(bu" 1
RCC_FLAG_LSIRDY: LSI oscillator clock ready 
.IP "\(bu" 1
RCC_FLAG_BORRST: POR/PDR or BOR reset 
.IP "\(bu" 1
RCC_FLAG_PINRST: Pin reset 
.IP "\(bu" 1
RCC_FLAG_PORRST: POR/PDR reset 
.IP "\(bu" 1
RCC_FLAG_SFTRST: Software reset 
.IP "\(bu" 1
RCC_FLAG_IWDGRST: Independent Watchdog reset 
.IP "\(bu" 1
RCC_FLAG_WWDGRST: Window Watchdog reset 
.IP "\(bu" 1
RCC_FLAG_LPWRRST: Low Power reset 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fIThe\fP new state of RCC_FLAG (SET or RESET)\&. 
.RE
.PP

.SS "ITStatus RCC_GetITStatus (uint8_t RCC_IT)"

.PP
Checks whether the specified RCC interrupt has occurred or not\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_IT\fP specifies the RCC interrupt source to check\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_IT_LSIRDY: LSI ready interrupt 
.IP "\(bu" 1
RCC_IT_LSERDY: LSE ready interrupt 
.IP "\(bu" 1
RCC_IT_HSIRDY: HSI ready interrupt 
.IP "\(bu" 1
RCC_IT_HSERDY: HSE ready interrupt 
.IP "\(bu" 1
RCC_IT_PLLRDY: main PLL ready interrupt 
.IP "\(bu" 1
RCC_IT_PLLI2SRDY: PLLI2S ready interrupt 
.br
 
.IP "\(bu" 1
RCC_IT_CSS: Clock Security System interrupt 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fIThe\fP new state of RCC_IT (SET or RESET)\&. 
.RE
.PP

.SS "uint8_t RCC_GetSYSCLKSource (void)"

.PP
Returns the clock source used as system clock\&. 
.PP
\fBParameters\fP
.RS 4
\fINone\fP 
.RE
.PP
\fBReturn values\fP
.RS 4
\fIThe\fP clock source used as system clock\&. The returned value can be one of the following:
.IP "\(bu" 2
0x00: HSI used as system clock
.IP "\(bu" 2
0x04: HSE used as system clock
.IP "\(bu" 2
0x08: PLL used as system clock 
.PP
.RE
.PP

.SS "void RCC_HCLKConfig (uint32_t RCC_SYSCLK)"

.PP
Configures the AHB clock (HCLK)\&. 
.PP
\fBNote\fP
.RS 4
Depending on the device voltage range, the software has to set correctly these bits to ensure that HCLK not exceed the maximum allowed frequency (for more details refer to section above 'CPU, AHB and APB busses clocks configuration functions') 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_SYSCLK\fP defines the AHB clock divider\&. This clock is derived from the system clock (SYSCLK)\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_SYSCLK_Div1: AHB clock = SYSCLK 
.IP "\(bu" 1
RCC_SYSCLK_Div2: AHB clock = SYSCLK/2 
.IP "\(bu" 1
RCC_SYSCLK_Div4: AHB clock = SYSCLK/4 
.IP "\(bu" 1
RCC_SYSCLK_Div8: AHB clock = SYSCLK/8 
.IP "\(bu" 1
RCC_SYSCLK_Div16: AHB clock = SYSCLK/16 
.IP "\(bu" 1
RCC_SYSCLK_Div64: AHB clock = SYSCLK/64 
.IP "\(bu" 1
RCC_SYSCLK_Div128: AHB clock = SYSCLK/128 
.IP "\(bu" 1
RCC_SYSCLK_Div256: AHB clock = SYSCLK/256 
.IP "\(bu" 1
RCC_SYSCLK_Div512: AHB clock = SYSCLK/512 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_HSEConfig (uint8_t RCC_HSE)"

.PP
Configures the External High Speed oscillator (HSE)\&. 
.PP
\fBNote\fP
.RS 4
After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock\&. 
.PP
HSE state can not be changed if it is used directly or through the PLL as system clock\&. In this case, you have to select another source of the system clock then change the HSE state (ex\&. disable it)\&. 
.PP
The HSE is stopped by hardware when entering STOP and STANDBY modes\&. 
.br
 
.PP
This function reset the CSSON bit, so if the Clock security system(CSS) was previously enabled you have to enable it again after calling this function\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_HSE\fP specifies the new state of the HSE\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles\&. 
.IP "\(bu" 1
RCC_HSE_ON: turn ON the HSE oscillator 
.IP "\(bu" 1
RCC_HSE_Bypass: HSE oscillator bypassed with external clock 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_HSICmd (FunctionalState NewState)"

.PP
Enables or disables the Internal High Speed oscillator (HSI)\&. 
.PP
\fBNote\fP
.RS 4
The HSI is stopped by hardware when entering STOP and STANDBY modes\&. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled)\&. 
.br
 
.PP
HSI can not be stopped if it is used as system clock source\&. In this case, you have to select another source of the system clock then stop the HSI\&. 
.br
 
.PP
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the HSI\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBNote\fP
.RS 4
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles\&. 
.br
 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_I2SCLKConfig (uint32_t RCC_I2SCLKSource)"

.PP
Configures the I2S clock source (I2SCLK)\&. 
.PP
\fBNote\fP
.RS 4
This function must be called before enabling the I2S APB clock\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_I2SCLKSource\fP specifies the I2S clock source\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_I2S2CLKSource_PLLI2S: PLLI2S clock used as I2S clock source 
.IP "\(bu" 1
RCC_I2S2CLKSource_Ext: External clock mapped on the I2S_CKIN pin used as I2S clock source 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_ITConfig (uint8_t RCC_IT, FunctionalState NewState)"

.PP
Enables or disables the specified RCC interrupts\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_IT\fP specifies the RCC interrupt sources to be enabled or disabled\&. This parameter can be any combination of the following values: 
.PD 0
.IP "\(bu" 1
RCC_IT_LSIRDY: LSI ready interrupt 
.IP "\(bu" 1
RCC_IT_LSERDY: LSE ready interrupt 
.IP "\(bu" 1
RCC_IT_HSIRDY: HSI ready interrupt 
.IP "\(bu" 1
RCC_IT_HSERDY: HSE ready interrupt 
.IP "\(bu" 1
RCC_IT_PLLRDY: main PLL ready interrupt 
.IP "\(bu" 1
RCC_IT_PLLI2SRDY: PLLI2S ready interrupt 
.br
 
.PP
.br
\fINewState\fP new state of the specified RCC interrupts\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_LSEConfig (uint8_t RCC_LSE)"

.PP
Configures the External Low Speed oscillator (LSE)\&. 
.PP
\fBNote\fP
.RS 4
As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the LSE (to be done once after reset)\&. 
.br
 
.PP
After enabling the LSE (RCC_LSE_ON or RCC_LSE_Bypass), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_LSE\fP specifies the new state of the LSE\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles\&. 
.IP "\(bu" 1
RCC_LSE_ON: turn ON the LSE oscillator 
.IP "\(bu" 1
RCC_LSE_Bypass: LSE oscillator bypassed with external clock 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_LSICmd (FunctionalState NewState)"

.PP
Enables or disables the Internal Low Speed oscillator (LSI)\&. 
.PP
\fBNote\fP
.RS 4
After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC\&. 
.PP
LSI can not be disabled if the IWDG is running\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the LSI\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBNote\fP
.RS 4
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_MCO1Config (uint32_t RCC_MCO1Source, uint32_t RCC_MCO1Div)"

.PP
Selects the clock source to output on MCO1 pin(PA8)\&. 
.PP
\fBNote\fP
.RS 4
PA8 should be configured in alternate function mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_MCO1Source\fP specifies the clock source to output\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_MCO1Source_HSI: HSI clock selected as MCO1 source 
.IP "\(bu" 1
RCC_MCO1Source_LSE: LSE clock selected as MCO1 source 
.IP "\(bu" 1
RCC_MCO1Source_HSE: HSE clock selected as MCO1 source 
.IP "\(bu" 1
RCC_MCO1Source_PLLCLK: main PLL clock selected as MCO1 source 
.PP
.br
\fIRCC_MCO1Div\fP specifies the MCO1 prescaler\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_MCO1Div_1: no division applied to MCO1 clock 
.IP "\(bu" 1
RCC_MCO1Div_2: division by 2 applied to MCO1 clock 
.IP "\(bu" 1
RCC_MCO1Div_3: division by 3 applied to MCO1 clock 
.IP "\(bu" 1
RCC_MCO1Div_4: division by 4 applied to MCO1 clock 
.IP "\(bu" 1
RCC_MCO1Div_5: division by 5 applied to MCO1 clock 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_MCO2Config (uint32_t RCC_MCO2Source, uint32_t RCC_MCO2Div)"

.PP
Selects the clock source to output on MCO2 pin(PC9)\&. 
.PP
\fBNote\fP
.RS 4
PC9 should be configured in alternate function mode\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_MCO2Source\fP specifies the clock source to output\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_MCO2Source_SYSCLK: System clock (SYSCLK) selected as MCO2 source 
.IP "\(bu" 1
RCC_MCO2Source_PLLI2SCLK: PLLI2S clock selected as MCO2 source 
.IP "\(bu" 1
RCC_MCO2Source_HSE: HSE clock selected as MCO2 source 
.IP "\(bu" 1
RCC_MCO2Source_PLLCLK: main PLL clock selected as MCO2 source 
.PP
.br
\fIRCC_MCO2Div\fP specifies the MCO2 prescaler\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_MCO2Div_1: no division applied to MCO2 clock 
.IP "\(bu" 1
RCC_MCO2Div_2: division by 2 applied to MCO2 clock 
.IP "\(bu" 1
RCC_MCO2Div_3: division by 3 applied to MCO2 clock 
.IP "\(bu" 1
RCC_MCO2Div_4: division by 4 applied to MCO2 clock 
.IP "\(bu" 1
RCC_MCO2Div_5: division by 5 applied to MCO2 clock 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_PCLK1Config (uint32_t RCC_HCLK)"

.PP
Configures the Low Speed APB clock (PCLK1)\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_HCLK\fP defines the APB1 clock divider\&. This clock is derived from the AHB clock (HCLK)\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_HCLK_Div1: APB1 clock = HCLK 
.IP "\(bu" 1
RCC_HCLK_Div2: APB1 clock = HCLK/2 
.IP "\(bu" 1
RCC_HCLK_Div4: APB1 clock = HCLK/4 
.IP "\(bu" 1
RCC_HCLK_Div8: APB1 clock = HCLK/8 
.IP "\(bu" 1
RCC_HCLK_Div16: APB1 clock = HCLK/16 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_PCLK2Config (uint32_t RCC_HCLK)"

.PP
Configures the High Speed APB clock (PCLK2)\&. 
.PP
\fBParameters\fP
.RS 4
\fIRCC_HCLK\fP defines the APB2 clock divider\&. This clock is derived from the AHB clock (HCLK)\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_HCLK_Div1: APB2 clock = HCLK 
.IP "\(bu" 1
RCC_HCLK_Div2: APB2 clock = HCLK/2 
.IP "\(bu" 1
RCC_HCLK_Div4: APB2 clock = HCLK/4 
.IP "\(bu" 1
RCC_HCLK_Div8: APB2 clock = HCLK/8 
.IP "\(bu" 1
RCC_HCLK_Div16: APB2 clock = HCLK/16 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_PLLCmd (FunctionalState NewState)"

.PP
Enables or disables the main PLL\&. 
.PP
\fBNote\fP
.RS 4
After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source\&. 
.PP
The main PLL can not be disabled if it is used as system clock source 
.PP
The main PLL is disabled by hardware when entering STOP and STANDBY modes\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the main PLL\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_PLLConfig (uint32_t RCC_PLLSource, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP, uint32_t PLLQ)"

.PP
Configures the main PLL clock source, multiplication and division factors\&. 
.PP
\fBNote\fP
.RS 4
This function must be used only when the main PLL is disabled\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_PLLSource\fP specifies the PLL entry clock source\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_PLLSource_HSI: HSI oscillator clock selected as PLL clock entry 
.IP "\(bu" 1
RCC_PLLSource_HSE: HSE oscillator clock selected as PLL clock entry 
.PP
.RE
.PP
\fBNote\fP
.RS 4
This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S\&. 
.br
.RE
.PP
\fBParameters\fP
.RS 4
\fIPLLM\fP specifies the division factor for PLL VCO input clock This parameter must be a number between 0 and 63\&. 
.RE
.PP
\fBNote\fP
.RS 4
You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz\&. It is recommended to select a frequency of 2 MHz to limit PLL jitter\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIPLLN\fP specifies the multiplication factor for PLL VCO output clock This parameter must be a number between 192 and 432\&. 
.RE
.PP
\fBNote\fP
.RS 4
You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIPLLP\fP specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}\&. 
.RE
.PP
\fBNote\fP
.RS 4
You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIPLLQ\fP specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between 4 and 15\&. 
.RE
.PP
\fBNote\fP
.RS 4
If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB\&. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly\&.
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_PLLI2SCmd (FunctionalState NewState)"

.PP
Enables or disables the PLLI2S\&. 
.PP
\fBNote\fP
.RS 4
The PLLI2S is disabled by hardware when entering STOP and STANDBY modes\&. 
.br
 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the PLLI2S\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_PLLI2SConfig (uint32_t PLLI2SN, uint32_t PLLI2SR)"

.PP
Configures the PLLI2S clock multiplication and division factors\&. 
.PP
\fBNote\fP
.RS 4
This function must be used only when the PLLI2S is disabled\&. 
.PP
PLLI2S clock source is common with the main PLL (configured in RCC_PLLConfig function ) 
.br
.RE
.PP
\fBParameters\fP
.RS 4
\fIPLLI2SN\fP specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between 192 and 432\&. 
.RE
.PP
\fBNote\fP
.RS 4
You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIPLLI2SR\fP specifies the division factor for I2S clock This parameter must be a number between 2 and 7\&. 
.RE
.PP
\fBNote\fP
.RS 4
You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency\&.
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_RTCCLKCmd (FunctionalState NewState)"

.PP
Enables or disables the RTC clock\&. 
.PP
\fBNote\fP
.RS 4
This function must be used only after the RTC clock source was selected using the RCC_RTCCLKConfig function\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fINewState\fP new state of the RTC clock\&. This parameter can be: ENABLE or DISABLE\&. 
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_RTCCLKConfig (uint32_t RCC_RTCCLKSource)"

.PP
Configures the RTC clock (RTCCLK)\&. 
.PP
\fBNote\fP
.RS 4
As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using PWR_BackupAccessCmd(ENABLE) function before to configure the RTC clock source (to be done once after reset)\&. 
.br
 
.PP
Once the RTC clock is configured it can't be changed unless the 
.br
 Backup domain is reset using \fBRCC_BackupResetCmd()\fP function, or by a Power On Reset (POR)\&.
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_RTCCLKSource\fP specifies the RTC clock source\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_RTCCLKSource_LSE: LSE selected as RTC clock 
.IP "\(bu" 1
RCC_RTCCLKSource_LSI: LSI selected as RTC clock 
.IP "\(bu" 1
RCC_RTCCLKSource_HSE_Divx: HSE clock divided by x selected as RTC clock, where x:[2,31]
.PP
.RE
.PP
\fBNote\fP
.RS 4
If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source\&. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes\&. 
.br
 
.PP
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source)\&.
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "void RCC_SYSCLKConfig (uint32_t RCC_SYSCLKSource)"

.PP
Configures the system clock (SYSCLK)\&. 
.PP
\fBNote\fP
.RS 4
The HSI is used (enabled by hardware) as system clock source after startup from Reset, wake-up from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled)\&. 
.PP
A switch from one clock source to another occurs only if the target clock source is ready (clock stable after startup delay or PLL locked)\&. If a clock source which is not yet ready is selected, the switch will occur when the clock source will be ready\&. You can use \fBRCC_GetSYSCLKSource()\fP function to know which clock is currently used as system clock source\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fIRCC_SYSCLKSource\fP specifies the clock source used as system clock\&. This parameter can be one of the following values: 
.PD 0
.IP "\(bu" 1
RCC_SYSCLKSource_HSI: HSI selected as system clock source 
.IP "\(bu" 1
RCC_SYSCLKSource_HSE: HSE selected as system clock source 
.IP "\(bu" 1
RCC_SYSCLKSource_PLLCLK: PLL selected as system clock source 
.PP
.RE
.PP
\fBReturn values\fP
.RS 4
\fINone\fP 
.RE
.PP

.SS "ErrorStatus RCC_WaitForHSEStartUp (void)"

.PP
Waits for HSE start-up\&. 
.PP
\fBNote\fP
.RS 4
This functions waits on HSERDY flag to be set and return SUCCESS if this flag is set, otherwise returns ERROR if the timeout is reached and this flag is not set\&. The timeout value is defined by the constant HSE_STARTUP_TIMEOUT in stm32f4xx\&.h file\&. You can tailor it depending on the HSE crystal used in your application\&. 
.RE
.PP
\fBParameters\fP
.RS 4
\fINone\fP 
.RE
.PP
\fBReturn values\fP
.RS 4
\fIAn\fP ErrorStatus enumeration value:
.IP "\(bu" 2
SUCCESS: HSE oscillator is stable and ready to use
.IP "\(bu" 2
ERROR: HSE oscillator not yet ready 
.PP
.RE
.PP

.SH "Author"
.PP 
Generated automatically by Doxygen for Square Root Approximation from the source code\&.
