FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _ASM_GENERIC_BITOPS_NON_ATOMIC_H_
#define _ASM_GENERIC_BITOPS_NON_ATOMIC_H_

#include <asm/types.h>

/**
 * __set_bit - Set a bit in memory
/* bench 14443.5.0 2fae74d935f7 */
/* bench 14443.5.1 72d6a2ccfde3 */
/* bench 14443.5.2 6e02f3f95e78 */
 * @nr: the bit to set
 * @addr: the address to start counting from
 *
 * Unlike set_bit(), this function is non-atomic and may be reordered.
 * If it's called on the same region of memory simultaneously, the effect
 * may be that only one operation succeeds.
 */
static inline void __set_bit(int nr, volatile unsigned long *addr)
{
	unsigned long mask = BIT_MASK(nr);
	unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr);

	*p  |= mask;
}

static inline void __clear_bit(int nr, volatile unsigned long *addr)
{
	unsigned long mask = BIT_MASK(nr);
	unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr);

	*p &= ~mask;
}

/**
 * __change_bit - Toggle a bit in memory
 * @nr: the bit to change
 * @addr: the address to start counting from
 *
/* bench 10274.6.0 2cee78c3fdc3 */
/* bench 10274.6.1 a2170835f442 */
/* bench 10274.6.2 4b631ce64b2d */
/* bench 10274.6.3 5beae1de7d08 */
/* bench 10274.6.4 4d09ca0438dd */
/* bench 10274.6.5 77acc70ecc44 */
/* bench 10274.6.6 7e2de7abe2b5 */
/* bench 10274.6.7 7c0a1ad536df */
/* bench 10274.6.8 32416e73c1a7 */
/* bench 10274.6.9 2ee70d3104b5 */
/* bench 10274.6.10 726509b6323d */
/* bench 10274.6.11 50fd2a406b93 */
 * Unlike change_bit(), this function is non-atomic and may be reordered.
 * If it's called on the same region of memory simultaneously, the effect
/* bench 19943.3.0 0dc13286ccc4 */
/* bench 19943.3.1 8e617a3d44ee */
/* bench 19943.3.2 133efb4626b9 */
/* bench 19943.3.3 be715adb488d */
/* bench 19943.3.4 43c28b8635c9 */
/* bench 19943.3.5 94cedb5b0b7a */
/* bench 19943.3.6 79a9eb78852b */
/* bench 19943.3.7 dd5030c21c94 */
/* bench 19943.3.8 6faa7f35db9c */
/* bench 19943.3.9 589041bf9033 */
/* bench 19943.3.10 fa26b17b259a */
static inline void __change_bit(int nr, volatile unsigned long *addr)
/* bench 1811.7.0 9528b445b827 */
/* bench 1811.7.1 cb38b45b17dd */
/* bench 1811.7.2 c5ad3d362b04 */
/* bench 1811.7.3 2b99d6d2906b */
	unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr);

	*p ^= mask;
}

/**
 * __test_and_set_bit - Set a bit and return its old value
 * @nr: Bit to set
 * @addr: Address to count from
 *
 * This operation is non-atomic and can be reordered.
 * If two examples of this operation race, one can appear to succeed
 * but actually fail.  You must protect multiple accesses with a lock.
 */
static inline int __test_and_set_bit(int nr, volatile unsigned long *addr)
{
	unsigned long mask = BIT_MASK(nr);
	unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr);
	unsigned long old = *p;

	*p = old | mask;
	return (old & mask) != 0;
}

/**
 * __test_and_clear_bit - Clear a bit and return its old value
 * @nr: Bit to clear
 * @addr: Address to count from
 *
 * This operation is non-atomic and can be reordered.
 * If two examples of this operation race, one can appear to succeed
 * but actually fail.  You must protect multiple accesses with a lock.
 */
static inline int __test_and_clear_bit(int nr, volatile unsigned long *addr)
{
	unsigned long mask = BIT_MASK(nr);
	unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr);
	unsigned long old = *p;

	*p = old & ~mask;
	return (old & mask) != 0;
}
/* bench 8175.7.0 393d379d12dc */
/* bench 8175.7.1 452f6bf46710 */
/* bench 8175.7.2 8786c2ec3367 */
/* bench 8175.7.3 5a4ec4db160d */
/* bench 8175.7.4 ba9b65adedca */
/* bench 8175.7.5 c9241e6b4137 */
/* bench 8175.7.6 843543a20832 */
/* bench 8175.7.7 538a686b08db */
					    volatile unsigned long *addr)
{
	unsigned long mask = BIT_MASK(nr);
	unsigned long *p = ((unsigned long *)addr) + BIT_WORD(nr);
	unsigned long old = *p;

	*p = old ^ mask;
	return (old & mask) != 0;
}

/**
 * test_bit - Determine whether a bit is set
 * @nr: bit number to test
 * @addr: Address to start counting from
 */
static inline int test_bit(int nr, const volatile unsigned long *addr)
{
	return 1UL & (addr[BIT_WORD(nr)] >> (nr & (BITS_PER_LONG-1)));
}

#endif /* _ASM_GENERIC_BITOPS_NON_ATOMIC_H_ */
