

================================================================
== Vitis HLS Report for 'nondf_kernel_cov_x1'
================================================================
* Date:           Thu Sep 15 03:13:14 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.390 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+---------+---------+---------+
    |  Latency (cycles) |  Latency (absolute) |      Interval     | Pipeline|
    |   min   |   max   |    min   |    max   |   min   |   max   |   Type  |
    +---------+---------+----------+----------+---------+---------+---------+
    |  2183813|  2183813|  7.279 ms|  7.279 ms|  2183813|  2183813|     none|
    +---------+---------+----------+----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- nondf_kernel_cov_x1_loop_1     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_2    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_3     |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_4    |      192|      192|         3|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_5     |    16512|    16512|       258|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_6    |      256|      256|         4|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_7     |  2130048|  2130048|     33282|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_8    |    33280|    33280|       520|          -|          -|    64|        no|
        |  ++ nondf_kernel_cov_x1_loop_9  |      512|      512|         8|          -|          -|    64|        no|
        |- nondf_kernel_cov_x1_loop_10    |    12416|    12416|       194|          -|          -|    64|        no|
        | + nondf_kernel_cov_x1_loop_11   |      192|      192|         3|          -|          -|    64|        no|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      832|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     72|      882|      498|     -|
|Memory               |        0|      -|      128|      129|     -|
|Multiplexer          |        -|      -|        -|      364|     -|
|Register             |        -|      -|     1440|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     72|     2450|     1823|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      2|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +------------------------------+-------------------------+---------+----+-----+-----+-----+
    |           Instance           |          Module         | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------+-------------------------+---------+----+-----+-----+-----+
    |mul_128ns_130ns_257_5_1_U830  |mul_128ns_130ns_257_5_1  |        0|  42|  441|  249|    0|
    |mul_128s_128s_128_5_1_U831    |mul_128s_128s_128_5_1    |        0|  30|  441|  249|    0|
    +------------------------------+-------------------------+---------+----+-----+-----+-----+
    |Total                         |                         |        0|  72|  882|  498|    0|
    +------------------------------+-------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |  Memory  |           Module           | BRAM_18K|  FF | LUT | URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |cov_V_U   |nondf_kernel_cov_x0_cov_V   |        0|    0|    0|    0|  4096|  119|     1|       487424|
    |data_V_U  |nondf_kernel_cov_x0_data_V  |        0|    0|    0|    0|  4096|  128|     1|       524288|
    |mean_V_U  |nondf_kernel_cov_x0_mean_V  |        0|  128|  129|    0|    64|  118|     1|         7552|
    +----------+----------------------------+---------+-----+-----+-----+------+-----+------+-------------+
    |Total     |                            |        0|  128|  129|    0|  8256|  365|     3|      1019264|
    +----------+----------------------------+---------+-----+-----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+-----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+-----+------------+------------+
    |add_ln101_fu_672_p2    |         +|   0|  0|   14|           7|           1|
    |add_ln102_fu_696_p2    |         +|   0|  0|   14|           7|           1|
    |add_ln208_fu_706_p2    |         +|   0|  0|   19|          12|          12|
    |add_ln215_1_fu_626_p2  |         +|   0|  0|   19|          12|          12|
    |add_ln215_fu_616_p2    |         +|   0|  0|   19|          12|          12|
    |add_ln691_1_fu_657_p2  |         +|   0|  0|  135|         128|         128|
    |add_ln691_2_fu_425_p2  |         +|   0|  0|   19|          12|          12|
    |add_ln691_fu_452_p2    |         +|   0|  0|  135|         128|         128|
    |add_ln692_fu_496_p2    |         +|   0|  0|   19|          12|          12|
    |add_ln73_fu_335_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln74_fu_359_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln75_fu_369_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln79_fu_386_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln82_fu_407_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln87_fu_458_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln88_fu_482_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln91_fu_522_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln92_fu_550_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln94_fu_560_p2     |         +|   0|  0|   19|          12|          12|
    |add_ln95_fu_598_p2     |         +|   0|  0|   14|           7|           1|
    |add_ln98_fu_582_p2     |         +|   0|  0|   19|          12|          12|
    |sub_ln692_fu_516_p2    |         -|   0|  0|  135|         128|         128|
    |icmp_ln101_fu_690_p2   |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln102_fu_716_p2   |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln73_fu_353_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln74_fu_380_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln79_fu_401_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln82_fu_435_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln87_fu_476_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln88_fu_506_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln91_fu_544_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln92_fu_592_p2    |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln95_fu_636_p2    |      icmp|   0|  0|   11|           7|           8|
    +-----------------------+----------+----+---+-----+------------+------------+
    |Total                  |          |   0|  0|  832|         634|         579|
    +-----------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |add_i3113_reg_229    |    9|          2|  128|        256|
    |ap_NS_fsm            |  159|         35|    1|         35|
    |conv3_i2112_reg_296  |    9|          2|  128|        256|
    |cov_V_address0       |   20|          4|   12|         48|
    |data_V_address0      |   31|          6|   12|         72|
    |data_V_d0            |   14|          3|  128|        384|
    |i_1_reg_241          |    9|          2|    7|         14|
    |i_2_reg_218          |    9|          2|    7|         14|
    |i_3_reg_263          |    9|          2|    7|         14|
    |i_4_reg_308          |    9|          2|    7|         14|
    |i_reg_185            |    9|          2|    7|         14|
    |j_1_reg_196          |    9|          2|    7|         14|
    |j_2_reg_252          |    9|          2|    7|         14|
    |j_3_reg_274          |    9|          2|    7|         14|
    |j_4_reg_319          |    9|          2|    7|         14|
    |j_reg_207            |    9|          2|    7|         14|
    |k_reg_285            |    9|          2|    7|         14|
    |mean_V_address0      |   14|          3|    6|         18|
    |reg_330              |    9|          2|  128|        256|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  364|         79|  620|       1479|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |add_i3113_reg_229      |  128|   0|  128|          0|
    |add_ln101_reg_920      |    7|   0|    7|          0|
    |add_ln102_reg_933      |    7|   0|    7|          0|
    |add_ln73_reg_722       |    7|   0|    7|          0|
    |add_ln74_reg_735       |    7|   0|    7|          0|
    |add_ln79_reg_758       |    7|   0|    7|          0|
    |add_ln82_reg_776       |    7|   0|    7|          0|
    |add_ln87_reg_794       |    7|   0|    7|          0|
    |add_ln88_reg_807       |    7|   0|    7|          0|
    |add_ln91_reg_835       |    7|   0|    7|          0|
    |add_ln92_reg_854       |    7|   0|    7|          0|
    |add_ln95_reg_877       |    7|   0|    7|          0|
    |ap_CS_fsm              |   34|   0|   34|          0|
    |conv3_i2112_reg_296    |  128|   0|  128|          0|
    |cov_V_addr_2_reg_869   |   12|   0|   12|          0|
    |cov_V_addr_reg_864     |   12|   0|   12|          0|
    |cov_V_load_reg_951     |  119|   0|  119|          0|
    |data_V_addr_2_reg_817  |   12|   0|   12|          0|
    |data_V_addr_reg_740    |   12|   0|   12|          0|
    |data_V_load_3_reg_900  |  128|   0|  128|          0|
    |i_1_reg_241            |    7|   0|    7|          0|
    |i_2_reg_218            |    7|   0|    7|          0|
    |i_3_reg_263            |    7|   0|    7|          0|
    |i_4_reg_308            |    7|   0|    7|          0|
    |i_reg_185              |    7|   0|    7|          0|
    |j_1_reg_196            |    7|   0|    7|          0|
    |j_2_reg_252            |    7|   0|    7|          0|
    |j_3_reg_274            |    7|   0|    7|          0|
    |j_4_reg_319            |    7|   0|    7|          0|
    |j_reg_207              |    7|   0|    7|          0|
    |k_reg_285              |    7|   0|    7|          0|
    |mean_V_addr_reg_771    |    6|   0|    6|          0|
    |mul_ln691_reg_905      |  128|   0|  128|          0|
    |reg_330                |  128|   0|  128|          0|
    |sub_ln692_reg_830      |  128|   0|  128|          0|
    |tmp_3_cast_reg_799     |    6|   0|   12|          6|
    |tmp_5_cast_reg_846     |    6|   0|   12|          6|
    |tmp_6_cast_reg_925     |    6|   0|   12|          6|
    |tmp_cast_reg_727       |    6|   0|   12|          6|
    |trunc_ln693_1_reg_915  |  119|   0|  119|          0|
    |xout_load_reg_753      |  128|   0|  128|          0|
    |zext_ln208_1_reg_938   |   12|   0|   64|         52|
    |zext_ln79_1_reg_763    |    7|   0|   12|          5|
    |zext_ln88_reg_812      |    7|   0|   64|         57|
    |zext_ln94_1_reg_859    |    7|   0|   12|          5|
    |zext_ln94_reg_840      |    7|   0|   12|          5|
    +-----------------------+-----+----+-----+-----------+
    |Total                  | 1440|   0| 1588|        148|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+---------------+-----+-----+------------+---------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  nondf_kernel_cov_x1|  return value|
|xout_address0  |  out|   12|   ap_memory|                 xout|         array|
|xout_ce0       |  out|    1|   ap_memory|                 xout|         array|
|xout_q0        |   in|  128|   ap_memory|                 xout|         array|
|xin_address0   |  out|   12|   ap_memory|                  xin|         array|
|xin_ce0        |  out|    1|   ap_memory|                  xin|         array|
|xin_we0        |  out|    1|   ap_memory|                  xin|         array|
|xin_d0         |  out|  119|   ap_memory|                  xin|         array|
+---------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 6 
3 --> 4 2 
4 --> 5 
5 --> 3 
6 --> 7 10 
7 --> 8 6 
8 --> 9 
9 --> 7 
10 --> 11 15 
11 --> 12 10 
12 --> 13 
13 --> 14 
14 --> 11 
15 --> 16 31 
16 --> 17 15 
17 --> 18 25 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 17 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 16 
31 --> 32 
32 --> 33 31 
33 --> 34 
34 --> 32 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.64>
ST_1 : Operation 35 [1/1] (0.73ns)   --->   "%mean_V = alloca i64 1" [./dut.cpp:69]   --->   Operation 35 'alloca' 'mean_V' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_1 : Operation 36 [1/1] (1.64ns)   --->   "%data_V = alloca i64 1" [./dut.cpp:70]   --->   Operation 36 'alloca' 'data_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_1 : Operation 37 [1/1] (1.64ns)   --->   "%cov_V = alloca i64 1" [./dut.cpp:71]   --->   Operation 37 'alloca' 'cov_V' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_1 : Operation 38 [1/1] (0.38ns)   --->   "%br_ln73 = br void" [./dut.cpp:73]   --->   Operation 38 'br' 'br_ln73' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 0.70>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln73, void, i7 0, void" [./dut.cpp:73]   --->   Operation 39 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.70ns)   --->   "%add_ln73 = add i7 %i, i7 1" [./dut.cpp:73]   --->   Operation 40 'add' 'add_ln73' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i7 %i" [./dut.cpp:75]   --->   Operation 41 'trunc' 'trunc_ln75' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln75, i6 0" [./dut.cpp:73]   --->   Operation 42 'bitconcatenate' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.59ns)   --->   "%icmp_ln73 = icmp_eq  i7 %i, i7 64" [./dut.cpp:73]   --->   Operation 43 'icmp' 'icmp_ln73' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 44 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln73 = br i1 %icmp_ln73, void %.split20, void %.preheader2.preheader" [./dut.cpp:73]   --->   Operation 45 'br' 'br_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_818" [./dut.cpp:68]   --->   Operation 46 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln73)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.38ns)   --->   "%br_ln74 = br void" [./dut.cpp:74]   --->   Operation 47 'br' 'br_ln74' <Predicate = (!icmp_ln73)> <Delay = 0.38>
ST_2 : Operation 48 [1/1] (0.38ns)   --->   "%br_ln79 = br void %.preheader2" [./dut.cpp:79]   --->   Operation 48 'br' 'br_ln79' <Predicate = (icmp_ln73)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.39>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%j_1 = phi i7 %add_ln74, void %.split18, i7 0, void %.split20" [./dut.cpp:74]   --->   Operation 49 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.70ns)   --->   "%add_ln74 = add i7 %j_1, i7 1" [./dut.cpp:74]   --->   Operation 50 'add' 'add_ln74' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %j_1" [./dut.cpp:75]   --->   Operation 51 'zext' 'zext_ln75' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.74ns)   --->   "%add_ln75 = add i12 %tmp_cast, i12 %zext_ln75" [./dut.cpp:75]   --->   Operation 52 'add' 'add_ln75' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i12 %add_ln75" [./dut.cpp:75]   --->   Operation 53 'zext' 'zext_ln75_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%data_V_addr = getelementptr i128 %data_V, i64 0, i64 %zext_ln75_1" [./dut.cpp:75]   --->   Operation 54 'getelementptr' 'data_V_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.59ns)   --->   "%icmp_ln74 = icmp_eq  i7 %j_1, i7 64" [./dut.cpp:74]   --->   Operation 55 'icmp' 'icmp_ln74' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 56 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln74 = br i1 %icmp_ln74, void %.split18, void" [./dut.cpp:74]   --->   Operation 57 'br' 'br_ln74' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%xout_addr = getelementptr i128 %xout, i64 0, i64 %zext_ln75_1"   --->   Operation 58 'getelementptr' 'xout_addr' <Predicate = (!icmp_ln74)> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 59 'load' 'xout_load' <Predicate = (!icmp_ln74)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (icmp_ln74)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.64>
ST_4 : Operation 61 [1/2] (1.64ns)   --->   "%xout_load = load i12 %xout_addr"   --->   Operation 61 'load' 'xout_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 5 <SV = 4> <Delay = 1.64>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_787" [./dut.cpp:68]   --->   Operation 62 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (1.64ns)   --->   "%store_ln75 = store i128 %xout_load, i12 %data_V_addr" [./dut.cpp:75]   --->   Operation 63 'store' 'store_ln75' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 64 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 6 <SV = 2> <Delay = 0.70>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%j = phi i7 %add_ln79, void, i7 0, void %.preheader2.preheader" [./dut.cpp:79]   --->   Operation 65 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.70ns)   --->   "%add_ln79 = add i7 %j, i7 1" [./dut.cpp:79]   --->   Operation 66 'add' 'add_ln79' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i7 %j" [./dut.cpp:79]   --->   Operation 67 'zext' 'zext_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln79_1 = zext i7 %j" [./dut.cpp:79]   --->   Operation 68 'zext' 'zext_ln79_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.59ns)   --->   "%icmp_ln79 = icmp_eq  i7 %j, i7 64" [./dut.cpp:79]   --->   Operation 69 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 70 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %.split16, void %.preheader1.preheader" [./dut.cpp:79]   --->   Operation 71 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_739" [./dut.cpp:68]   --->   Operation 72 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%mean_V_addr = getelementptr i118 %mean_V, i64 0, i64 %zext_ln79" [./dut.cpp:81]   --->   Operation 73 'getelementptr' 'mean_V_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.38ns)   --->   "%br_ln82 = br void" [./dut.cpp:82]   --->   Operation 74 'br' 'br_ln82' <Predicate = (!icmp_ln79)> <Delay = 0.38>
ST_6 : Operation 75 [1/1] (0.38ns)   --->   "%br_ln692 = br void %.preheader1"   --->   Operation 75 'br' 'br_ln692' <Predicate = (icmp_ln79)> <Delay = 0.38>

State 7 <SV = 3> <Delay = 2.39>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln82, void %.split14, i7 0, void %.split16" [./dut.cpp:82]   --->   Operation 76 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%add_i3113 = phi i128 %add_ln691, void %.split14, i128 0, void %.split16"   --->   Operation 77 'phi' 'add_i3113' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.70ns)   --->   "%add_ln82 = add i7 %i_2, i7 1" [./dut.cpp:82]   --->   Operation 78 'add' 'add_ln82' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln691 = trunc i7 %i_2"   --->   Operation 79 'trunc' 'trunc_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_4_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln691, i6 0"   --->   Operation 80 'bitconcatenate' 'tmp_4_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.74ns)   --->   "%add_ln691_2 = add i12 %tmp_4_cast, i12 %zext_ln79_1"   --->   Operation 81 'add' 'add_ln691_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%zext_ln691 = zext i12 %add_ln691_2"   --->   Operation 82 'zext' 'zext_ln691' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%data_V_addr_1 = getelementptr i128 %data_V, i64 0, i64 %zext_ln691"   --->   Operation 83 'getelementptr' 'data_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.59ns)   --->   "%icmp_ln82 = icmp_eq  i7 %i_2, i7 64" [./dut.cpp:82]   --->   Operation 84 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 85 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln82 = br i1 %icmp_ln82, void %.split14, void" [./dut.cpp:82]   --->   Operation 86 'br' 'br_ln82' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [2/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 87 'load' 'data_V_load' <Predicate = (!icmp_ln82)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i118 @_ssdm_op_PartSelect.i118.i128.i32.i32, i128 %add_i3113, i32 10, i32 127"   --->   Operation 88 'partselect' 'trunc_ln' <Predicate = (icmp_ln82)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (0.73ns)   --->   "%store_ln693 = store i118 %trunc_ln, i6 %mean_V_addr"   --->   Operation 89 'store' 'store_ln693' <Predicate = (icmp_ln82)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader2"   --->   Operation 90 'br' 'br_ln0' <Predicate = (icmp_ln82)> <Delay = 0.00>

State 8 <SV = 4> <Delay = 1.64>
ST_8 : Operation 91 [1/2] (1.64ns)   --->   "%data_V_load = load i12 %data_V_addr_1"   --->   Operation 91 'load' 'data_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 9 <SV = 5> <Delay = 1.49>
ST_9 : Operation 92 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_801" [./dut.cpp:68]   --->   Operation 92 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 93 [1/1] (1.49ns)   --->   "%add_ln691 = add i128 %data_V_load, i128 %add_i3113"   --->   Operation 93 'add' 'add_ln691' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 94 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 10 <SV = 3> <Delay = 0.70>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln87, void, i7 0, void %.preheader1.preheader" [./dut.cpp:87]   --->   Operation 95 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.70ns)   --->   "%add_ln87 = add i7 %i_1, i7 1" [./dut.cpp:87]   --->   Operation 96 'add' 'add_ln87' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln692 = trunc i7 %i_1"   --->   Operation 97 'trunc' 'trunc_ln692' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_3_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln692, i6 0" [./dut.cpp:87]   --->   Operation 98 'bitconcatenate' 'tmp_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.59ns)   --->   "%icmp_ln87 = icmp_eq  i7 %i_1, i7 64" [./dut.cpp:87]   --->   Operation 99 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 100 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %.split12, void %.preheader25.preheader" [./dut.cpp:87]   --->   Operation 101 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_710" [./dut.cpp:68]   --->   Operation 102 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.38ns)   --->   "%br_ln88 = br void" [./dut.cpp:88]   --->   Operation 103 'br' 'br_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_10 : Operation 104 [1/1] (0.38ns)   --->   "%br_ln94 = br void %.preheader25" [./dut.cpp:94]   --->   Operation 104 'br' 'br_ln94' <Predicate = (icmp_ln87)> <Delay = 0.38>

State 11 <SV = 4> <Delay = 2.39>
ST_11 : Operation 105 [1/1] (0.00ns)   --->   "%j_2 = phi i7 %add_ln88, void %.split10, i7 0, void %.split12" [./dut.cpp:88]   --->   Operation 105 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 106 [1/1] (0.70ns)   --->   "%add_ln88 = add i7 %j_2, i7 1" [./dut.cpp:88]   --->   Operation 106 'add' 'add_ln88' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln88 = zext i7 %j_2" [./dut.cpp:88]   --->   Operation 107 'zext' 'zext_ln88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 108 [1/1] (0.00ns)   --->   "%zext_ln692 = zext i7 %j_2"   --->   Operation 108 'zext' 'zext_ln692' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 109 [1/1] (0.74ns)   --->   "%add_ln692 = add i12 %tmp_3_cast, i12 %zext_ln692"   --->   Operation 109 'add' 'add_ln692' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln692_1 = zext i12 %add_ln692"   --->   Operation 110 'zext' 'zext_ln692_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 111 [1/1] (0.00ns)   --->   "%data_V_addr_2 = getelementptr i128 %data_V, i64 0, i64 %zext_ln692_1"   --->   Operation 111 'getelementptr' 'data_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 112 [1/1] (0.59ns)   --->   "%icmp_ln88 = icmp_eq  i7 %j_2, i7 64" [./dut.cpp:88]   --->   Operation 112 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 113 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 113 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln88 = br i1 %icmp_ln88, void %.split10, void" [./dut.cpp:88]   --->   Operation 114 'br' 'br_ln88' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 115 [2/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 115 'load' 'data_V_load_1' <Predicate = (!icmp_ln88)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_11 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 116 'br' 'br_ln0' <Predicate = (icmp_ln88)> <Delay = 0.00>

State 12 <SV = 5> <Delay = 1.64>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%mean_V_addr_1 = getelementptr i118 %mean_V, i64 0, i64 %zext_ln88"   --->   Operation 117 'getelementptr' 'mean_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 118 [2/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 118 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_12 : Operation 119 [1/2] (1.64ns)   --->   "%data_V_load_1 = load i12 %data_V_addr_2"   --->   Operation 119 'load' 'data_V_load_1' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 13 <SV = 6> <Delay = 2.22>
ST_13 : Operation 120 [1/2] (0.73ns)   --->   "%mean_V_load = load i6 %mean_V_addr_1"   --->   Operation 120 'load' 'mean_V_load' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 118> <Depth = 64> <RAM>
ST_13 : Operation 121 [1/1] (0.00ns)   --->   "%mean_V_load_cast = zext i118 %mean_V_load"   --->   Operation 121 'zext' 'mean_V_load_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 122 [1/1] (1.49ns)   --->   "%sub_ln692 = sub i128 %data_V_load_1, i128 %mean_V_load_cast"   --->   Operation 122 'sub' 'sub_ln692' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 7> <Delay = 1.64>
ST_14 : Operation 123 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_805" [./dut.cpp:68]   --->   Operation 123 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 124 [1/1] (1.64ns)   --->   "%store_ln692 = store i128 %sub_ln692, i12 %data_V_addr_2"   --->   Operation 124 'store' 'store_ln692' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_14 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 125 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 0.70>
ST_15 : Operation 126 [1/1] (0.00ns)   --->   "%i_3 = phi i7 %add_ln91, void, i7 0, void %.preheader25.preheader" [./dut.cpp:91]   --->   Operation 126 'phi' 'i_3' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 127 [1/1] (0.70ns)   --->   "%add_ln91 = add i7 %i_3, i7 1" [./dut.cpp:91]   --->   Operation 127 'add' 'add_ln91' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln94 = zext i7 %i_3" [./dut.cpp:94]   --->   Operation 128 'zext' 'zext_ln94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln94 = trunc i7 %i_3" [./dut.cpp:94]   --->   Operation 129 'trunc' 'trunc_ln94' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_5_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln94, i6 0" [./dut.cpp:91]   --->   Operation 130 'bitconcatenate' 'tmp_5_cast' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 131 [1/1] (0.59ns)   --->   "%icmp_ln91 = icmp_eq  i7 %i_3, i7 64" [./dut.cpp:91]   --->   Operation 131 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 132 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 132 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln91 = br i1 %icmp_ln91, void %.split8, void %.preheader.preheader" [./dut.cpp:91]   --->   Operation 133 'br' 'br_ln91' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 134 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_819" [./dut.cpp:68]   --->   Operation 134 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln91)> <Delay = 0.00>
ST_15 : Operation 135 [1/1] (0.38ns)   --->   "%br_ln92 = br void" [./dut.cpp:92]   --->   Operation 135 'br' 'br_ln92' <Predicate = (!icmp_ln91)> <Delay = 0.38>
ST_15 : Operation 136 [1/1] (0.38ns)   --->   "%br_ln208 = br void %.preheader"   --->   Operation 136 'br' 'br_ln208' <Predicate = (icmp_ln91)> <Delay = 0.38>

State 16 <SV = 5> <Delay = 0.74>
ST_16 : Operation 137 [1/1] (0.00ns)   --->   "%j_3 = phi i7 %add_ln92, void, i7 0, void %.split8" [./dut.cpp:92]   --->   Operation 137 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 138 [1/1] (0.70ns)   --->   "%add_ln92 = add i7 %j_3, i7 1" [./dut.cpp:92]   --->   Operation 138 'add' 'add_ln92' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 139 [1/1] (0.00ns)   --->   "%zext_ln94_1 = zext i7 %j_3" [./dut.cpp:94]   --->   Operation 139 'zext' 'zext_ln94_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 140 [1/1] (0.74ns)   --->   "%add_ln94 = add i12 %tmp_5_cast, i12 %zext_ln94_1" [./dut.cpp:94]   --->   Operation 140 'add' 'add_ln94' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln94_2 = zext i12 %add_ln94" [./dut.cpp:94]   --->   Operation 141 'zext' 'zext_ln94_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 142 [1/1] (0.00ns)   --->   "%cov_V_addr = getelementptr i119 %cov_V, i64 0, i64 %zext_ln94_2" [./dut.cpp:94]   --->   Operation 142 'getelementptr' 'cov_V_addr' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i7 %j_3" [./dut.cpp:98]   --->   Operation 143 'trunc' 'trunc_ln98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 144 [1/1] (0.00ns)   --->   "%tmp_7_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln98, i6 0" [./dut.cpp:98]   --->   Operation 144 'bitconcatenate' 'tmp_7_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 145 [1/1] (0.74ns)   --->   "%add_ln98 = add i12 %tmp_7_cast, i12 %zext_ln94" [./dut.cpp:98]   --->   Operation 145 'add' 'add_ln98' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln98 = zext i12 %add_ln98" [./dut.cpp:98]   --->   Operation 146 'zext' 'zext_ln98' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 147 [1/1] (0.00ns)   --->   "%cov_V_addr_2 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln98" [./dut.cpp:98]   --->   Operation 147 'getelementptr' 'cov_V_addr_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 148 [1/1] (0.59ns)   --->   "%icmp_ln92 = icmp_eq  i7 %j_3, i7 64" [./dut.cpp:92]   --->   Operation 148 'icmp' 'icmp_ln92' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 149 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 149 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln92 = br i1 %icmp_ln92, void %.split6, void" [./dut.cpp:92]   --->   Operation 150 'br' 'br_ln92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_941" [./dut.cpp:68]   --->   Operation 151 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln92)> <Delay = 0.00>
ST_16 : Operation 152 [1/1] (0.38ns)   --->   "%br_ln95 = br void" [./dut.cpp:95]   --->   Operation 152 'br' 'br_ln95' <Predicate = (!icmp_ln92)> <Delay = 0.38>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader25"   --->   Operation 153 'br' 'br_ln0' <Predicate = (icmp_ln92)> <Delay = 0.00>

State 17 <SV = 6> <Delay = 2.39>
ST_17 : Operation 154 [1/1] (0.00ns)   --->   "%k = phi i7 %add_ln95, void %.split4, i7 0, void %.split6" [./dut.cpp:95]   --->   Operation 154 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 155 [1/1] (0.00ns)   --->   "%conv3_i2112 = phi i128 %add_ln691_1, void %.split4, i128 0, void %.split6"   --->   Operation 155 'phi' 'conv3_i2112' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 156 [1/1] (0.70ns)   --->   "%add_ln95 = add i7 %k, i7 1" [./dut.cpp:95]   --->   Operation 156 'add' 'add_ln95' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [1/1] (0.00ns)   --->   "%trunc_ln215 = trunc i7 %k"   --->   Operation 157 'trunc' 'trunc_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 158 [1/1] (0.00ns)   --->   "%tmp_10_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln215, i6 0"   --->   Operation 158 'bitconcatenate' 'tmp_10_cast' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 159 [1/1] (0.74ns)   --->   "%add_ln215 = add i12 %tmp_10_cast, i12 %zext_ln94"   --->   Operation 159 'add' 'add_ln215' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i12 %add_ln215"   --->   Operation 160 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 161 [1/1] (0.00ns)   --->   "%data_V_addr_3 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215"   --->   Operation 161 'getelementptr' 'data_V_addr_3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 162 [1/1] (0.74ns)   --->   "%add_ln215_1 = add i12 %tmp_10_cast, i12 %zext_ln94_1"   --->   Operation 162 'add' 'add_ln215_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i12 %add_ln215_1"   --->   Operation 163 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 164 [1/1] (0.00ns)   --->   "%data_V_addr_4 = getelementptr i128 %data_V, i64 0, i64 %zext_ln215_1"   --->   Operation 164 'getelementptr' 'data_V_addr_4' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 165 [1/1] (0.59ns)   --->   "%icmp_ln95 = icmp_eq  i7 %k, i7 64" [./dut.cpp:95]   --->   Operation 165 'icmp' 'icmp_ln95' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 166 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 167 [1/1] (0.00ns)   --->   "%br_ln95 = br i1 %icmp_ln95, void %.split4, void" [./dut.cpp:95]   --->   Operation 167 'br' 'br_ln95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 168 [2/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 168 'load' 'data_V_load_2' <Predicate = (!icmp_ln95)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_17 : Operation 169 [2/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 169 'load' 'data_V_load_3' <Predicate = (!icmp_ln95)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_17 : Operation 170 [1/1] (0.00ns)   --->   "%zext_ln693 = zext i128 %conv3_i2112"   --->   Operation 170 'zext' 'zext_ln693' <Predicate = (icmp_ln95)> <Delay = 0.00>
ST_17 : Operation 171 [5/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 171 'mul' 'mul_ln693' <Predicate = (icmp_ln95)> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 7> <Delay = 1.64>
ST_18 : Operation 172 [1/2] (1.64ns)   --->   "%data_V_load_2 = load i12 %data_V_addr_3"   --->   Operation 172 'load' 'data_V_load_2' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>
ST_18 : Operation 173 [1/2] (1.64ns)   --->   "%data_V_load_3 = load i12 %data_V_addr_4"   --->   Operation 173 'load' 'data_V_load_3' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 4096> <RAM>

State 19 <SV = 8> <Delay = 2.15>
ST_19 : Operation 174 [5/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 174 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 9> <Delay = 2.15>
ST_20 : Operation 175 [4/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 175 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 2.15>
ST_21 : Operation 176 [3/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 176 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 2.15>
ST_22 : Operation 177 [2/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 177 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 2.15>
ST_23 : Operation 178 [1/5] (2.15ns)   --->   "%mul_ln691 = mul i128 %data_V_load_3, i128 %data_V_load_2"   --->   Operation 178 'mul' 'mul_ln691' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 1.49>
ST_24 : Operation 179 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_788" [./dut.cpp:68]   --->   Operation 179 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 180 [1/1] (1.49ns)   --->   "%add_ln691_1 = add i128 %mul_ln691, i128 %conv3_i2112"   --->   Operation 180 'add' 'add_ln691_1' <Predicate = true> <Delay = 1.49> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 181 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 25 <SV = 7> <Delay = 2.15>
ST_25 : Operation 182 [4/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 182 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 8> <Delay = 2.15>
ST_26 : Operation 183 [3/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 183 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 9> <Delay = 2.15>
ST_27 : Operation 184 [2/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 184 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 10> <Delay = 2.15>
ST_28 : Operation 185 [1/5] (2.15ns)   --->   "%mul_ln693 = mul i257 %zext_ln693, i257 340614998755660788452097358758680985857"   --->   Operation 185 'mul' 'mul_ln693' <Predicate = true> <Delay = 2.15> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 4> <II = 1> <Delay = 2.15> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 186 [1/1] (0.00ns)   --->   "%trunc_ln693_1 = partselect i119 @_ssdm_op_PartSelect.i119.i257.i32.i32, i257 %mul_ln693, i32 138, i32 256"   --->   Operation 186 'partselect' 'trunc_ln693_1' <Predicate = true> <Delay = 0.00>

State 29 <SV = 11> <Delay = 1.64>
ST_29 : Operation 187 [1/1] (1.64ns)   --->   "%store_ln693 = store i119 %trunc_ln693_1, i12 %cov_V_addr"   --->   Operation 187 'store' 'store_ln693' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 30 <SV = 12> <Delay = 1.64>
ST_30 : Operation 188 [1/1] (1.64ns)   --->   "%store_ln98 = store i119 %trunc_ln693_1, i12 %cov_V_addr_2" [./dut.cpp:98]   --->   Operation 188 'store' 'store_ln98' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 189 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 31 <SV = 5> <Delay = 0.70>
ST_31 : Operation 190 [1/1] (0.00ns)   --->   "%i_4 = phi i7 %add_ln101, void, i7 0, void %.preheader.preheader" [./dut.cpp:101]   --->   Operation 190 'phi' 'i_4' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 191 [1/1] (0.70ns)   --->   "%add_ln101 = add i7 %i_4, i7 1" [./dut.cpp:101]   --->   Operation 191 'add' 'add_ln101' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 192 [1/1] (0.00ns)   --->   "%trunc_ln208 = trunc i7 %i_4"   --->   Operation 192 'trunc' 'trunc_ln208' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%tmp_6_cast = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i6.i6, i6 %trunc_ln208, i6 0" [./dut.cpp:101]   --->   Operation 193 'bitconcatenate' 'tmp_6_cast' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.59ns)   --->   "%icmp_ln101 = icmp_eq  i7 %i_4, i7 64" [./dut.cpp:101]   --->   Operation 194 'icmp' 'icmp_ln101' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 195 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%br_ln101 = br i1 %icmp_ln101, void %.split2, void" [./dut.cpp:101]   --->   Operation 196 'br' 'br_ln101' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_744" [./dut.cpp:68]   --->   Operation 197 'specloopname' 'specloopname_ln68' <Predicate = (!icmp_ln101)> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.38ns)   --->   "%br_ln102 = br void" [./dut.cpp:102]   --->   Operation 198 'br' 'br_ln102' <Predicate = (!icmp_ln101)> <Delay = 0.38>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "%ret_ln106 = ret" [./dut.cpp:106]   --->   Operation 199 'ret' 'ret_ln106' <Predicate = (icmp_ln101)> <Delay = 0.00>

State 32 <SV = 6> <Delay = 2.39>
ST_32 : Operation 200 [1/1] (0.00ns)   --->   "%j_4 = phi i7 %add_ln102, void %.split, i7 0, void %.split2" [./dut.cpp:102]   --->   Operation 200 'phi' 'j_4' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 201 [1/1] (0.70ns)   --->   "%add_ln102 = add i7 %j_4, i7 1" [./dut.cpp:102]   --->   Operation 201 'add' 'add_ln102' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i7 %j_4"   --->   Operation 202 'zext' 'zext_ln208' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 203 [1/1] (0.74ns)   --->   "%add_ln208 = add i12 %tmp_6_cast, i12 %zext_ln208"   --->   Operation 203 'add' 'add_ln208' <Predicate = true> <Delay = 0.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln208_1 = zext i12 %add_ln208"   --->   Operation 204 'zext' 'zext_ln208_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 205 [1/1] (0.00ns)   --->   "%cov_V_addr_1 = getelementptr i119 %cov_V, i64 0, i64 %zext_ln208_1"   --->   Operation 205 'getelementptr' 'cov_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 206 [1/1] (0.59ns)   --->   "%icmp_ln102 = icmp_eq  i7 %j_4, i7 64" [./dut.cpp:102]   --->   Operation 206 'icmp' 'icmp_ln102' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.58> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 207 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 207 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 208 [1/1] (0.00ns)   --->   "%br_ln102 = br i1 %icmp_ln102, void %.split, void" [./dut.cpp:102]   --->   Operation 208 'br' 'br_ln102' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 209 [2/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 209 'load' 'cov_V_load' <Predicate = (!icmp_ln102)> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_32 : Operation 210 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader"   --->   Operation 210 'br' 'br_ln0' <Predicate = (icmp_ln102)> <Delay = 0.00>

State 33 <SV = 7> <Delay = 1.64>
ST_33 : Operation 211 [1/2] (1.64ns)   --->   "%cov_V_load = load i12 %cov_V_addr_1"   --->   Operation 211 'load' 'cov_V_load' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>

State 34 <SV = 8> <Delay = 1.64>
ST_34 : Operation 212 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_901" [./dut.cpp:68]   --->   Operation 212 'specloopname' 'specloopname_ln68' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 213 [1/1] (0.00ns)   --->   "%xin_addr = getelementptr i119 %xin, i64 0, i64 %zext_ln208_1" [./dut.cpp:103]   --->   Operation 213 'getelementptr' 'xin_addr' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 214 [1/1] (1.64ns)   --->   "%store_ln103 = store i119 %cov_V_load, i12 %xin_addr" [./dut.cpp:103]   --->   Operation 214 'store' 'store_ln103' <Predicate = true> <Delay = 1.64> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.64> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 119> <Depth = 4096> <RAM>
ST_34 : Operation 215 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 215 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ xout]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ xin]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
mean_V                (alloca           ) [ 00111111111111100000000000000000000]
data_V                (alloca           ) [ 00111111111111111111111111111110000]
cov_V                 (alloca           ) [ 00111111111111111111111111111111111]
br_ln73               (br               ) [ 01111100000000000000000000000000000]
i                     (phi              ) [ 00100000000000000000000000000000000]
add_ln73              (add              ) [ 01111100000000000000000000000000000]
trunc_ln75            (trunc            ) [ 00000000000000000000000000000000000]
tmp_cast              (bitconcatenate   ) [ 00011100000000000000000000000000000]
icmp_ln73             (icmp             ) [ 00111100000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln73               (br               ) [ 00000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
br_ln74               (br               ) [ 00111100000000000000000000000000000]
br_ln79               (br               ) [ 00111111110000000000000000000000000]
j_1                   (phi              ) [ 00010000000000000000000000000000000]
add_ln74              (add              ) [ 00111100000000000000000000000000000]
zext_ln75             (zext             ) [ 00000000000000000000000000000000000]
add_ln75              (add              ) [ 00000000000000000000000000000000000]
zext_ln75_1           (zext             ) [ 00000000000000000000000000000000000]
data_V_addr           (getelementptr    ) [ 00001100000000000000000000000000000]
icmp_ln74             (icmp             ) [ 00111100000000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln74               (br               ) [ 00000000000000000000000000000000000]
xout_addr             (getelementptr    ) [ 00001000000000000000000000000000000]
br_ln0                (br               ) [ 01111100000000000000000000000000000]
xout_load             (load             ) [ 00000100000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
store_ln75            (store            ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00111100000000000000000000000000000]
j                     (phi              ) [ 00000010000000000000000000000000000]
add_ln79              (add              ) [ 00100011110000000000000000000000000]
zext_ln79             (zext             ) [ 00000000000000000000000000000000000]
zext_ln79_1           (zext             ) [ 00000001110000000000000000000000000]
icmp_ln79             (icmp             ) [ 00000011110000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln79               (br               ) [ 00000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
mean_V_addr           (getelementptr    ) [ 00000001110000000000000000000000000]
br_ln82               (br               ) [ 00000011110000000000000000000000000]
br_ln692              (br               ) [ 00000011111111100000000000000000000]
i_2                   (phi              ) [ 00000001000000000000000000000000000]
add_i3113             (phi              ) [ 00000001110000000000000000000000000]
add_ln82              (add              ) [ 00000011110000000000000000000000000]
trunc_ln691           (trunc            ) [ 00000000000000000000000000000000000]
tmp_4_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000]
add_ln691_2           (add              ) [ 00000000000000000000000000000000000]
zext_ln691            (zext             ) [ 00000000000000000000000000000000000]
data_V_addr_1         (getelementptr    ) [ 00000000100000000000000000000000000]
icmp_ln82             (icmp             ) [ 00000011110000000000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln82               (br               ) [ 00000000000000000000000000000000000]
trunc_ln              (partselect       ) [ 00000000000000000000000000000000000]
store_ln693           (store            ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00100011110000000000000000000000000]
data_V_load           (load             ) [ 00000000010000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
add_ln691             (add              ) [ 00000011110000000000000000000000000]
br_ln0                (br               ) [ 00000011110000000000000000000000000]
i_1                   (phi              ) [ 00000000001000000000000000000000000]
add_ln87              (add              ) [ 00000010001111100000000000000000000]
trunc_ln692           (trunc            ) [ 00000000000000000000000000000000000]
tmp_3_cast            (bitconcatenate   ) [ 00000000000111100000000000000000000]
icmp_ln87             (icmp             ) [ 00000000001111100000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln87               (br               ) [ 00000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
br_ln88               (br               ) [ 00000000001111100000000000000000000]
br_ln94               (br               ) [ 00000000001111111111111111111110000]
j_2                   (phi              ) [ 00000000000100000000000000000000000]
add_ln88              (add              ) [ 00000000001111100000000000000000000]
zext_ln88             (zext             ) [ 00000000000010000000000000000000000]
zext_ln692            (zext             ) [ 00000000000000000000000000000000000]
add_ln692             (add              ) [ 00000000000000000000000000000000000]
zext_ln692_1          (zext             ) [ 00000000000000000000000000000000000]
data_V_addr_2         (getelementptr    ) [ 00000000000011100000000000000000000]
icmp_ln88             (icmp             ) [ 00000000001111100000000000000000000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln88               (br               ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00000010001111100000000000000000000]
mean_V_addr_1         (getelementptr    ) [ 00000000000001000000000000000000000]
data_V_load_1         (load             ) [ 00000000000001000000000000000000000]
mean_V_load           (load             ) [ 00000000000000000000000000000000000]
mean_V_load_cast      (zext             ) [ 00000000000000000000000000000000000]
sub_ln692             (sub              ) [ 00000000000000100000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
store_ln692           (store            ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000001111100000000000000000000]
i_3                   (phi              ) [ 00000000000000010000000000000000000]
add_ln91              (add              ) [ 00000000001000011111111111111110000]
zext_ln94             (zext             ) [ 00000000000000001111111111111110000]
trunc_ln94            (trunc            ) [ 00000000000000000000000000000000000]
tmp_5_cast            (bitconcatenate   ) [ 00000000000000001111111111111110000]
icmp_ln91             (icmp             ) [ 00000000000000011111111111111110000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln91               (br               ) [ 00000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
br_ln92               (br               ) [ 00000000000000011111111111111110000]
br_ln208              (br               ) [ 00000000000000011111111111111111111]
j_3                   (phi              ) [ 00000000000000001000000000000000000]
add_ln92              (add              ) [ 00000000000000011111111111111110000]
zext_ln94_1           (zext             ) [ 00000000000000000111111110000000000]
add_ln94              (add              ) [ 00000000000000000000000000000000000]
zext_ln94_2           (zext             ) [ 00000000000000000000000000000000000]
cov_V_addr            (getelementptr    ) [ 00000000000000000111111111111100000]
trunc_ln98            (trunc            ) [ 00000000000000000000000000000000000]
tmp_7_cast            (bitconcatenate   ) [ 00000000000000000000000000000000000]
add_ln98              (add              ) [ 00000000000000000000000000000000000]
zext_ln98             (zext             ) [ 00000000000000000000000000000000000]
cov_V_addr_2          (getelementptr    ) [ 00000000000000000111111111111110000]
icmp_ln92             (icmp             ) [ 00000000000000011111111111111110000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln92               (br               ) [ 00000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
br_ln95               (br               ) [ 00000000000000011111111111111110000]
br_ln0                (br               ) [ 00000000001000011111111111111110000]
k                     (phi              ) [ 00000000000000000100000000000000000]
conv3_i2112           (phi              ) [ 00000000000000000111111110000000000]
add_ln95              (add              ) [ 00000000000000011111111111111110000]
trunc_ln215           (trunc            ) [ 00000000000000000000000000000000000]
tmp_10_cast           (bitconcatenate   ) [ 00000000000000000000000000000000000]
add_ln215             (add              ) [ 00000000000000000000000000000000000]
zext_ln215            (zext             ) [ 00000000000000000000000000000000000]
data_V_addr_3         (getelementptr    ) [ 00000000000000000010000000000000000]
add_ln215_1           (add              ) [ 00000000000000000000000000000000000]
zext_ln215_1          (zext             ) [ 00000000000000000000000000000000000]
data_V_addr_4         (getelementptr    ) [ 00000000000000000010000000000000000]
icmp_ln95             (icmp             ) [ 00000000000000011111111111111110000]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln95               (br               ) [ 00000000000000000000000000000000000]
zext_ln693            (zext             ) [ 00000000000000000000000001111000000]
data_V_load_2         (load             ) [ 00000000000000000001111100000000000]
data_V_load_3         (load             ) [ 00000000000000000001111100000000000]
mul_ln691             (mul              ) [ 00000000000000000000000010000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
add_ln691_1           (add              ) [ 00000000000000011111111111111110000]
br_ln0                (br               ) [ 00000000000000011111111111111110000]
mul_ln693             (mul              ) [ 00000000000000000000000000000000000]
trunc_ln693_1         (partselect       ) [ 00000000000000000000000000000110000]
store_ln693           (store            ) [ 00000000000000000000000000000000000]
store_ln98            (store            ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000011111111111111110000]
i_4                   (phi              ) [ 00000000000000000000000000000001000]
add_ln101             (add              ) [ 00000000000000010000000000000001111]
trunc_ln208           (trunc            ) [ 00000000000000000000000000000000000]
tmp_6_cast            (bitconcatenate   ) [ 00000000000000000000000000000000111]
icmp_ln101            (icmp             ) [ 00000000000000000000000000000001111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln101              (br               ) [ 00000000000000000000000000000000000]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
br_ln102              (br               ) [ 00000000000000000000000000000001111]
ret_ln106             (ret              ) [ 00000000000000000000000000000000000]
j_4                   (phi              ) [ 00000000000000000000000000000000100]
add_ln102             (add              ) [ 00000000000000000000000000000001111]
zext_ln208            (zext             ) [ 00000000000000000000000000000000000]
add_ln208             (add              ) [ 00000000000000000000000000000000000]
zext_ln208_1          (zext             ) [ 00000000000000000000000000000000011]
cov_V_addr_1          (getelementptr    ) [ 00000000000000000000000000000000010]
icmp_ln102            (icmp             ) [ 00000000000000000000000000000001111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln102              (br               ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000010000000000000001111]
cov_V_load            (load             ) [ 00000000000000000000000000000000001]
specloopname_ln68     (specloopname     ) [ 00000000000000000000000000000000000]
xin_addr              (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln103           (store            ) [ 00000000000000000000000000000000000]
br_ln0                (br               ) [ 00000000000000000000000000000001111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="xout">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xout"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="xin">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="xin"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i6.i6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_818"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_787"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_739"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i118.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_801"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_710"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_805"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_819"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_941"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_788"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i119.i257.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_744"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_901"/></StgValue>
</bind>
</comp>

<comp id="62" class="1004" name="mean_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="118" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="mean_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="data_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="data_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="cov_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cov_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="data_V_addr_gep_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="76" dir="0" index="1" bw="1" slack="0"/>
<pin id="77" dir="0" index="2" bw="12" slack="0"/>
<pin id="78" dir="1" index="3" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr/3 "/>
</bind>
</comp>

<comp id="80" class="1004" name="xout_addr_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="128" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="12" slack="0"/>
<pin id="84" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xout_addr/3 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="12" slack="0"/>
<pin id="89" dir="0" index="1" bw="128" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="xout_load/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="grp_access_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="12" slack="0"/>
<pin id="95" dir="0" index="1" bw="128" slack="1"/>
<pin id="96" dir="0" index="2" bw="0" slack="0"/>
<pin id="154" dir="0" index="4" bw="12" slack="2147483647"/>
<pin id="155" dir="0" index="5" bw="128" slack="2147483647"/>
<pin id="156" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="97" dir="1" index="3" bw="128" slack="1"/>
<pin id="157" dir="1" index="7" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln75/5 data_V_load/7 data_V_load_1/11 store_ln692/14 data_V_load_2/17 data_V_load_3/17 "/>
</bind>
</comp>

<comp id="98" class="1004" name="mean_V_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="118" slack="2147483647"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="7" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_V_addr/6 "/>
</bind>
</comp>

<comp id="104" class="1004" name="data_V_addr_1_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_1/7 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="118" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln693/7 mean_V_load/12 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_V_addr_2_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="12" slack="0"/>
<pin id="120" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_2/11 "/>
</bind>
</comp>

<comp id="123" class="1004" name="mean_V_addr_1_gep_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="118" slack="2147483647"/>
<pin id="125" dir="0" index="1" bw="1" slack="0"/>
<pin id="126" dir="0" index="2" bw="7" slack="1"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="mean_V_addr_1/12 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cov_V_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="119" slack="2147483647"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="12" slack="0"/>
<pin id="134" dir="1" index="3" bw="12" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_V_addr/16 "/>
</bind>
</comp>

<comp id="136" class="1004" name="cov_V_addr_2_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="119" slack="2147483647"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="12" slack="0"/>
<pin id="140" dir="1" index="3" bw="12" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_V_addr_2/16 "/>
</bind>
</comp>

<comp id="142" class="1004" name="data_V_addr_3_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_3/17 "/>
</bind>
</comp>

<comp id="148" class="1004" name="data_V_addr_4_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="128" slack="2147483647"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="12" slack="0"/>
<pin id="152" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_V_addr_4/17 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="12" slack="0"/>
<pin id="162" dir="0" index="1" bw="119" slack="1"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="119" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln693/29 store_ln98/30 cov_V_load/32 "/>
</bind>
</comp>

<comp id="165" class="1004" name="cov_V_addr_1_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="119" slack="2147483647"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="12" slack="0"/>
<pin id="169" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="cov_V_addr_1/32 "/>
</bind>
</comp>

<comp id="172" class="1004" name="xin_addr_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="119" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="12" slack="2"/>
<pin id="176" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="xin_addr/34 "/>
</bind>
</comp>

<comp id="179" class="1004" name="store_ln103_access_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="12" slack="0"/>
<pin id="181" dir="0" index="1" bw="119" slack="1"/>
<pin id="182" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="3" bw="119" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/34 "/>
</bind>
</comp>

<comp id="185" class="1005" name="i_reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="7" slack="1"/>
<pin id="187" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_phi_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="7" slack="0"/>
<pin id="191" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="192" dir="0" index="2" bw="1" slack="1"/>
<pin id="193" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="196" class="1005" name="j_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="7" slack="1"/>
<pin id="198" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_1 (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="j_1_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="7" slack="0"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="207" class="1005" name="j_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="1"/>
<pin id="209" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="211" class="1004" name="j_phi_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="7" slack="0"/>
<pin id="213" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="214" dir="0" index="2" bw="1" slack="1"/>
<pin id="215" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="216" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/6 "/>
</bind>
</comp>

<comp id="218" class="1005" name="i_2_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="7" slack="1"/>
<pin id="220" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="222" class="1004" name="i_2_phi_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="7" slack="0"/>
<pin id="224" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="225" dir="0" index="2" bw="1" slack="1"/>
<pin id="226" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="227" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="229" class="1005" name="add_i3113_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="128" slack="1"/>
<pin id="231" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_i3113 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="add_i3113_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="128" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="1" slack="1"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add_i3113/7 "/>
</bind>
</comp>

<comp id="241" class="1005" name="i_1_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="1"/>
<pin id="243" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="i_1_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="7" slack="0"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/10 "/>
</bind>
</comp>

<comp id="252" class="1005" name="j_2_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="7" slack="1"/>
<pin id="254" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_2 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="j_2_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="7" slack="0"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="1" slack="1"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_2/11 "/>
</bind>
</comp>

<comp id="263" class="1005" name="i_3_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="7" slack="1"/>
<pin id="265" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_3 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="i_3_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="7" slack="0"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="1" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_3/15 "/>
</bind>
</comp>

<comp id="274" class="1005" name="j_3_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="7" slack="1"/>
<pin id="276" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_3 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="j_3_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="7" slack="0"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="1" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_3/16 "/>
</bind>
</comp>

<comp id="285" class="1005" name="k_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="7" slack="1"/>
<pin id="287" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="k (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="k_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="7" slack="0"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="1" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k/17 "/>
</bind>
</comp>

<comp id="296" class="1005" name="conv3_i2112_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="128" slack="1"/>
<pin id="298" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="conv3_i2112 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="conv3_i2112_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="128" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="1" slack="1"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="conv3_i2112/17 "/>
</bind>
</comp>

<comp id="308" class="1005" name="i_4_reg_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="7" slack="1"/>
<pin id="310" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_4 (phireg) "/>
</bind>
</comp>

<comp id="312" class="1004" name="i_4_phi_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="7" slack="0"/>
<pin id="314" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="1" slack="1"/>
<pin id="316" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_4/31 "/>
</bind>
</comp>

<comp id="319" class="1005" name="j_4_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="7" slack="1"/>
<pin id="321" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="j_4 (phireg) "/>
</bind>
</comp>

<comp id="323" class="1004" name="j_4_phi_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="7" slack="0"/>
<pin id="325" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="326" dir="0" index="2" bw="1" slack="1"/>
<pin id="327" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_4/32 "/>
</bind>
</comp>

<comp id="330" class="1005" name="reg_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="128" slack="1"/>
<pin id="332" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load data_V_load_1 data_V_load_2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln73_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="7" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln73/2 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln75_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="7" slack="0"/>
<pin id="343" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_cast_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="12" slack="0"/>
<pin id="347" dir="0" index="1" bw="6" slack="0"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="353" class="1004" name="icmp_ln73_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="7" slack="0"/>
<pin id="355" dir="0" index="1" bw="7" slack="0"/>
<pin id="356" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln73/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="add_ln74_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="7" slack="0"/>
<pin id="361" dir="0" index="1" bw="1" slack="0"/>
<pin id="362" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln74/3 "/>
</bind>
</comp>

<comp id="365" class="1004" name="zext_ln75_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="7" slack="0"/>
<pin id="367" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="add_ln75_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="12" slack="1"/>
<pin id="371" dir="0" index="1" bw="7" slack="0"/>
<pin id="372" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="zext_ln75_1_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="0"/>
<pin id="376" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/3 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln74_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="7" slack="0"/>
<pin id="382" dir="0" index="1" bw="7" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln74/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="add_ln79_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln79/6 "/>
</bind>
</comp>

<comp id="392" class="1004" name="zext_ln79_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="7" slack="0"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79/6 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln79_1_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="0"/>
<pin id="399" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln79_1/6 "/>
</bind>
</comp>

<comp id="401" class="1004" name="icmp_ln79_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="7" slack="0"/>
<pin id="404" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln79/6 "/>
</bind>
</comp>

<comp id="407" class="1004" name="add_ln82_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="7" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln82/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln691_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln691/7 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_4_cast_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="12" slack="0"/>
<pin id="419" dir="0" index="1" bw="6" slack="0"/>
<pin id="420" dir="0" index="2" bw="1" slack="0"/>
<pin id="421" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4_cast/7 "/>
</bind>
</comp>

<comp id="425" class="1004" name="add_ln691_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="0" index="1" bw="7" slack="1"/>
<pin id="428" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_2/7 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln691_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="0"/>
<pin id="432" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln691/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="icmp_ln82_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="7" slack="0"/>
<pin id="437" dir="0" index="1" bw="7" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln82/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="trunc_ln_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="118" slack="0"/>
<pin id="443" dir="0" index="1" bw="128" slack="0"/>
<pin id="444" dir="0" index="2" bw="5" slack="0"/>
<pin id="445" dir="0" index="3" bw="8" slack="0"/>
<pin id="446" dir="1" index="4" bw="118" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="add_ln691_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="128" slack="1"/>
<pin id="454" dir="0" index="1" bw="128" slack="2"/>
<pin id="455" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691/9 "/>
</bind>
</comp>

<comp id="458" class="1004" name="add_ln87_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="7" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln87/10 "/>
</bind>
</comp>

<comp id="464" class="1004" name="trunc_ln692_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="7" slack="0"/>
<pin id="466" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln692/10 "/>
</bind>
</comp>

<comp id="468" class="1004" name="tmp_3_cast_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="12" slack="0"/>
<pin id="470" dir="0" index="1" bw="6" slack="0"/>
<pin id="471" dir="0" index="2" bw="1" slack="0"/>
<pin id="472" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/10 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln87_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="7" slack="0"/>
<pin id="478" dir="0" index="1" bw="7" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/10 "/>
</bind>
</comp>

<comp id="482" class="1004" name="add_ln88_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln88/11 "/>
</bind>
</comp>

<comp id="488" class="1004" name="zext_ln88_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="7" slack="0"/>
<pin id="490" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln88/11 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln692_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692/11 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln692_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="12" slack="1"/>
<pin id="498" dir="0" index="1" bw="7" slack="0"/>
<pin id="499" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln692/11 "/>
</bind>
</comp>

<comp id="501" class="1004" name="zext_ln692_1_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln692_1/11 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_ln88_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="7" slack="0"/>
<pin id="508" dir="0" index="1" bw="7" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln88/11 "/>
</bind>
</comp>

<comp id="512" class="1004" name="mean_V_load_cast_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="118" slack="0"/>
<pin id="514" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="mean_V_load_cast/13 "/>
</bind>
</comp>

<comp id="516" class="1004" name="sub_ln692_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="128" slack="1"/>
<pin id="518" dir="0" index="1" bw="118" slack="0"/>
<pin id="519" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln692/13 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln91_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="0"/>
<pin id="524" dir="0" index="1" bw="1" slack="0"/>
<pin id="525" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln91/15 "/>
</bind>
</comp>

<comp id="528" class="1004" name="zext_ln94_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="0"/>
<pin id="530" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94/15 "/>
</bind>
</comp>

<comp id="532" class="1004" name="trunc_ln94_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="0"/>
<pin id="534" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln94/15 "/>
</bind>
</comp>

<comp id="536" class="1004" name="tmp_5_cast_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="12" slack="0"/>
<pin id="538" dir="0" index="1" bw="6" slack="0"/>
<pin id="539" dir="0" index="2" bw="1" slack="0"/>
<pin id="540" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5_cast/15 "/>
</bind>
</comp>

<comp id="544" class="1004" name="icmp_ln91_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="7" slack="0"/>
<pin id="546" dir="0" index="1" bw="7" slack="0"/>
<pin id="547" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln91/15 "/>
</bind>
</comp>

<comp id="550" class="1004" name="add_ln92_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="7" slack="0"/>
<pin id="552" dir="0" index="1" bw="1" slack="0"/>
<pin id="553" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/16 "/>
</bind>
</comp>

<comp id="556" class="1004" name="zext_ln94_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="7" slack="0"/>
<pin id="558" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_1/16 "/>
</bind>
</comp>

<comp id="560" class="1004" name="add_ln94_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="0" index="1" bw="7" slack="0"/>
<pin id="563" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/16 "/>
</bind>
</comp>

<comp id="565" class="1004" name="zext_ln94_2_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln94_2/16 "/>
</bind>
</comp>

<comp id="570" class="1004" name="trunc_ln98_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="7" slack="0"/>
<pin id="572" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/16 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_7_cast_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="12" slack="0"/>
<pin id="576" dir="0" index="1" bw="6" slack="0"/>
<pin id="577" dir="0" index="2" bw="1" slack="0"/>
<pin id="578" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7_cast/16 "/>
</bind>
</comp>

<comp id="582" class="1004" name="add_ln98_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="12" slack="0"/>
<pin id="584" dir="0" index="1" bw="7" slack="1"/>
<pin id="585" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/16 "/>
</bind>
</comp>

<comp id="587" class="1004" name="zext_ln98_fu_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="12" slack="0"/>
<pin id="589" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln98/16 "/>
</bind>
</comp>

<comp id="592" class="1004" name="icmp_ln92_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="0"/>
<pin id="594" dir="0" index="1" bw="7" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln92/16 "/>
</bind>
</comp>

<comp id="598" class="1004" name="add_ln95_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="7" slack="0"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/17 "/>
</bind>
</comp>

<comp id="604" class="1004" name="trunc_ln215_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="7" slack="0"/>
<pin id="606" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln215/17 "/>
</bind>
</comp>

<comp id="608" class="1004" name="tmp_10_cast_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="12" slack="0"/>
<pin id="610" dir="0" index="1" bw="6" slack="0"/>
<pin id="611" dir="0" index="2" bw="1" slack="0"/>
<pin id="612" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_10_cast/17 "/>
</bind>
</comp>

<comp id="616" class="1004" name="add_ln215_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="12" slack="0"/>
<pin id="618" dir="0" index="1" bw="7" slack="2"/>
<pin id="619" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/17 "/>
</bind>
</comp>

<comp id="621" class="1004" name="zext_ln215_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="12" slack="0"/>
<pin id="623" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215/17 "/>
</bind>
</comp>

<comp id="626" class="1004" name="add_ln215_1_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="12" slack="0"/>
<pin id="628" dir="0" index="1" bw="7" slack="1"/>
<pin id="629" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215_1/17 "/>
</bind>
</comp>

<comp id="631" class="1004" name="zext_ln215_1_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="12" slack="0"/>
<pin id="633" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln215_1/17 "/>
</bind>
</comp>

<comp id="636" class="1004" name="icmp_ln95_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="7" slack="0"/>
<pin id="638" dir="0" index="1" bw="7" slack="0"/>
<pin id="639" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln95/17 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln693_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="128" slack="0"/>
<pin id="644" dir="1" index="1" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln693/17 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="128" slack="0"/>
<pin id="648" dir="0" index="1" bw="130" slack="0"/>
<pin id="649" dir="1" index="2" bw="257" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln693/17 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="128" slack="1"/>
<pin id="654" dir="0" index="1" bw="128" slack="1"/>
<pin id="655" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln691/19 "/>
</bind>
</comp>

<comp id="657" class="1004" name="add_ln691_1_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="128" slack="1"/>
<pin id="659" dir="0" index="1" bw="128" slack="7"/>
<pin id="660" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln691_1/24 "/>
</bind>
</comp>

<comp id="662" class="1004" name="trunc_ln693_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="119" slack="0"/>
<pin id="664" dir="0" index="1" bw="257" slack="0"/>
<pin id="665" dir="0" index="2" bw="9" slack="0"/>
<pin id="666" dir="0" index="3" bw="10" slack="0"/>
<pin id="667" dir="1" index="4" bw="119" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln693_1/28 "/>
</bind>
</comp>

<comp id="672" class="1004" name="add_ln101_fu_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="7" slack="0"/>
<pin id="674" dir="0" index="1" bw="1" slack="0"/>
<pin id="675" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln101/31 "/>
</bind>
</comp>

<comp id="678" class="1004" name="trunc_ln208_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="7" slack="0"/>
<pin id="680" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln208/31 "/>
</bind>
</comp>

<comp id="682" class="1004" name="tmp_6_cast_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="12" slack="0"/>
<pin id="684" dir="0" index="1" bw="6" slack="0"/>
<pin id="685" dir="0" index="2" bw="1" slack="0"/>
<pin id="686" dir="1" index="3" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6_cast/31 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln101_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="7" slack="0"/>
<pin id="692" dir="0" index="1" bw="7" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/31 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln102_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="7" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln102/32 "/>
</bind>
</comp>

<comp id="702" class="1004" name="zext_ln208_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="7" slack="0"/>
<pin id="704" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/32 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add_ln208_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="12" slack="1"/>
<pin id="708" dir="0" index="1" bw="7" slack="0"/>
<pin id="709" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln208/32 "/>
</bind>
</comp>

<comp id="711" class="1004" name="zext_ln208_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208_1/32 "/>
</bind>
</comp>

<comp id="716" class="1004" name="icmp_ln102_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="7" slack="0"/>
<pin id="718" dir="0" index="1" bw="7" slack="0"/>
<pin id="719" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln102/32 "/>
</bind>
</comp>

<comp id="722" class="1005" name="add_ln73_reg_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="7" slack="0"/>
<pin id="724" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln73 "/>
</bind>
</comp>

<comp id="727" class="1005" name="tmp_cast_reg_727">
<pin_list>
<pin id="728" dir="0" index="0" bw="12" slack="1"/>
<pin id="729" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="735" class="1005" name="add_ln74_reg_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="7" slack="0"/>
<pin id="737" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln74 "/>
</bind>
</comp>

<comp id="740" class="1005" name="data_V_addr_reg_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="12" slack="2"/>
<pin id="742" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="data_V_addr "/>
</bind>
</comp>

<comp id="748" class="1005" name="xout_addr_reg_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="12" slack="1"/>
<pin id="750" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="xout_addr "/>
</bind>
</comp>

<comp id="753" class="1005" name="xout_load_reg_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="128" slack="1"/>
<pin id="755" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="xout_load "/>
</bind>
</comp>

<comp id="758" class="1005" name="add_ln79_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln79 "/>
</bind>
</comp>

<comp id="763" class="1005" name="zext_ln79_1_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="12" slack="1"/>
<pin id="765" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln79_1 "/>
</bind>
</comp>

<comp id="771" class="1005" name="mean_V_addr_reg_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="6" slack="1"/>
<pin id="773" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mean_V_addr "/>
</bind>
</comp>

<comp id="776" class="1005" name="add_ln82_reg_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="7" slack="0"/>
<pin id="778" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln82 "/>
</bind>
</comp>

<comp id="781" class="1005" name="data_V_addr_1_reg_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="12" slack="1"/>
<pin id="783" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_1 "/>
</bind>
</comp>

<comp id="789" class="1005" name="add_ln691_reg_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="128" slack="1"/>
<pin id="791" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691 "/>
</bind>
</comp>

<comp id="794" class="1005" name="add_ln87_reg_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="7" slack="0"/>
<pin id="796" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln87 "/>
</bind>
</comp>

<comp id="799" class="1005" name="tmp_3_cast_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="12" slack="1"/>
<pin id="801" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3_cast "/>
</bind>
</comp>

<comp id="807" class="1005" name="add_ln88_reg_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln88 "/>
</bind>
</comp>

<comp id="812" class="1005" name="zext_ln88_reg_812">
<pin_list>
<pin id="813" dir="0" index="0" bw="64" slack="1"/>
<pin id="814" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln88 "/>
</bind>
</comp>

<comp id="817" class="1005" name="data_V_addr_2_reg_817">
<pin_list>
<pin id="818" dir="0" index="0" bw="12" slack="1"/>
<pin id="819" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_2 "/>
</bind>
</comp>

<comp id="825" class="1005" name="mean_V_addr_1_reg_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="6" slack="1"/>
<pin id="827" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="mean_V_addr_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="sub_ln692_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="128" slack="1"/>
<pin id="832" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln692 "/>
</bind>
</comp>

<comp id="835" class="1005" name="add_ln91_reg_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="7" slack="0"/>
<pin id="837" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln91 "/>
</bind>
</comp>

<comp id="840" class="1005" name="zext_ln94_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="12" slack="1"/>
<pin id="842" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94 "/>
</bind>
</comp>

<comp id="846" class="1005" name="tmp_5_cast_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="12" slack="1"/>
<pin id="848" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5_cast "/>
</bind>
</comp>

<comp id="854" class="1005" name="add_ln92_reg_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="7" slack="0"/>
<pin id="856" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln92 "/>
</bind>
</comp>

<comp id="859" class="1005" name="zext_ln94_1_reg_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="12" slack="1"/>
<pin id="861" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln94_1 "/>
</bind>
</comp>

<comp id="864" class="1005" name="cov_V_addr_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="12" slack="6"/>
<pin id="866" dir="1" index="1" bw="12" slack="6"/>
</pin_list>
<bind>
<opset="cov_V_addr "/>
</bind>
</comp>

<comp id="869" class="1005" name="cov_V_addr_2_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="12" slack="7"/>
<pin id="871" dir="1" index="1" bw="12" slack="7"/>
</pin_list>
<bind>
<opset="cov_V_addr_2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln95_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="7" slack="0"/>
<pin id="879" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="882" class="1005" name="data_V_addr_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="12" slack="1"/>
<pin id="884" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_3 "/>
</bind>
</comp>

<comp id="887" class="1005" name="data_V_addr_4_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="12" slack="1"/>
<pin id="889" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="data_V_addr_4 "/>
</bind>
</comp>

<comp id="895" class="1005" name="zext_ln693_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="257" slack="1"/>
<pin id="897" dir="1" index="1" bw="257" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln693 "/>
</bind>
</comp>

<comp id="900" class="1005" name="data_V_load_3_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="128" slack="1"/>
<pin id="902" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="data_V_load_3 "/>
</bind>
</comp>

<comp id="905" class="1005" name="mul_ln691_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="128" slack="1"/>
<pin id="907" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln691 "/>
</bind>
</comp>

<comp id="910" class="1005" name="add_ln691_1_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="128" slack="1"/>
<pin id="912" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="add_ln691_1 "/>
</bind>
</comp>

<comp id="915" class="1005" name="trunc_ln693_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="119" slack="1"/>
<pin id="917" dir="1" index="1" bw="119" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln693_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="add_ln101_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="7" slack="0"/>
<pin id="922" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln101 "/>
</bind>
</comp>

<comp id="925" class="1005" name="tmp_6_cast_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="12" slack="1"/>
<pin id="927" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_cast "/>
</bind>
</comp>

<comp id="933" class="1005" name="add_ln102_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="7" slack="0"/>
<pin id="935" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln102 "/>
</bind>
</comp>

<comp id="938" class="1005" name="zext_ln208_1_reg_938">
<pin_list>
<pin id="939" dir="0" index="0" bw="64" slack="2"/>
<pin id="940" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln208_1 "/>
</bind>
</comp>

<comp id="943" class="1005" name="cov_V_addr_1_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="12" slack="1"/>
<pin id="945" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="cov_V_addr_1 "/>
</bind>
</comp>

<comp id="951" class="1005" name="cov_V_load_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="119" slack="1"/>
<pin id="953" dir="1" index="1" bw="119" slack="1"/>
</pin_list>
<bind>
<opset="cov_V_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="65"><net_src comp="4" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="79"><net_src comp="24" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="24" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="24" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="110"><net_src comp="104" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="121"><net_src comp="24" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="122"><net_src comp="116" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="128"><net_src comp="24" pin="0"/><net_sink comp="123" pin=1"/></net>

<net id="129"><net_src comp="123" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="135"><net_src comp="24" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="141"><net_src comp="24" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="24" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="153"><net_src comp="24" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="142" pin="3"/><net_sink comp="93" pin=2"/></net>

<net id="159"><net_src comp="148" pin="3"/><net_sink comp="93" pin=0"/></net>

<net id="170"><net_src comp="24" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="171"><net_src comp="165" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="24" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="184"><net_src comp="172" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="185" pin=0"/></net>

<net id="195"><net_src comp="185" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="199"><net_src comp="6" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="210"><net_src comp="6" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="217"><net_src comp="207" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="221"><net_src comp="6" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="228"><net_src comp="218" pin="1"/><net_sink comp="222" pin=2"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="6" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="255"><net_src comp="6" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="266"><net_src comp="6" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="277"><net_src comp="6" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="299"><net_src comp="30" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="307"><net_src comp="300" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="311"><net_src comp="6" pin="0"/><net_sink comp="308" pin=0"/></net>

<net id="318"><net_src comp="308" pin="1"/><net_sink comp="312" pin=2"/></net>

<net id="322"><net_src comp="6" pin="0"/><net_sink comp="319" pin=0"/></net>

<net id="329"><net_src comp="319" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="333"><net_src comp="93" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="334"><net_src comp="93" pin="7"/><net_sink comp="330" pin=0"/></net>

<net id="339"><net_src comp="189" pin="4"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="8" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="344"><net_src comp="189" pin="4"/><net_sink comp="341" pin=0"/></net>

<net id="350"><net_src comp="10" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="341" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="12" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="357"><net_src comp="189" pin="4"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="14" pin="0"/><net_sink comp="353" pin=1"/></net>

<net id="363"><net_src comp="200" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="364"><net_src comp="8" pin="0"/><net_sink comp="359" pin=1"/></net>

<net id="368"><net_src comp="200" pin="4"/><net_sink comp="365" pin=0"/></net>

<net id="373"><net_src comp="365" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="377"><net_src comp="369" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="74" pin=2"/></net>

<net id="379"><net_src comp="374" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="384"><net_src comp="200" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="14" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="211" pin="4"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="8" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="211" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="396"><net_src comp="392" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="400"><net_src comp="211" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="405"><net_src comp="211" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="14" pin="0"/><net_sink comp="401" pin=1"/></net>

<net id="411"><net_src comp="222" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="8" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="222" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="10" pin="0"/><net_sink comp="417" pin=0"/></net>

<net id="423"><net_src comp="413" pin="1"/><net_sink comp="417" pin=1"/></net>

<net id="424"><net_src comp="12" pin="0"/><net_sink comp="417" pin=2"/></net>

<net id="429"><net_src comp="417" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="439"><net_src comp="222" pin="4"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="14" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="32" pin="0"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="233" pin="4"/><net_sink comp="441" pin=1"/></net>

<net id="449"><net_src comp="34" pin="0"/><net_sink comp="441" pin=2"/></net>

<net id="450"><net_src comp="36" pin="0"/><net_sink comp="441" pin=3"/></net>

<net id="451"><net_src comp="441" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="456"><net_src comp="330" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="229" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="245" pin="4"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="8" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="245" pin="4"/><net_sink comp="464" pin=0"/></net>

<net id="473"><net_src comp="10" pin="0"/><net_sink comp="468" pin=0"/></net>

<net id="474"><net_src comp="464" pin="1"/><net_sink comp="468" pin=1"/></net>

<net id="475"><net_src comp="12" pin="0"/><net_sink comp="468" pin=2"/></net>

<net id="480"><net_src comp="245" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="14" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="486"><net_src comp="256" pin="4"/><net_sink comp="482" pin=0"/></net>

<net id="487"><net_src comp="8" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="491"><net_src comp="256" pin="4"/><net_sink comp="488" pin=0"/></net>

<net id="495"><net_src comp="256" pin="4"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="496" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="510"><net_src comp="256" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="14" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="111" pin="3"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="330" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="512" pin="1"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="267" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="8" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="267" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="267" pin="4"/><net_sink comp="532" pin=0"/></net>

<net id="541"><net_src comp="10" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="542"><net_src comp="532" pin="1"/><net_sink comp="536" pin=1"/></net>

<net id="543"><net_src comp="12" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="548"><net_src comp="267" pin="4"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="14" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="278" pin="4"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="8" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="278" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="560" pin="2"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="573"><net_src comp="278" pin="4"/><net_sink comp="570" pin=0"/></net>

<net id="579"><net_src comp="10" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="580"><net_src comp="570" pin="1"/><net_sink comp="574" pin=1"/></net>

<net id="581"><net_src comp="12" pin="0"/><net_sink comp="574" pin=2"/></net>

<net id="586"><net_src comp="574" pin="3"/><net_sink comp="582" pin=0"/></net>

<net id="590"><net_src comp="582" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="596"><net_src comp="278" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="14" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="289" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="8" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="289" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="10" pin="0"/><net_sink comp="608" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=1"/></net>

<net id="615"><net_src comp="12" pin="0"/><net_sink comp="608" pin=2"/></net>

<net id="620"><net_src comp="608" pin="3"/><net_sink comp="616" pin=0"/></net>

<net id="624"><net_src comp="616" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="630"><net_src comp="608" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="634"><net_src comp="626" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="640"><net_src comp="289" pin="4"/><net_sink comp="636" pin=0"/></net>

<net id="641"><net_src comp="14" pin="0"/><net_sink comp="636" pin=1"/></net>

<net id="645"><net_src comp="300" pin="4"/><net_sink comp="642" pin=0"/></net>

<net id="650"><net_src comp="642" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="651"><net_src comp="48" pin="0"/><net_sink comp="646" pin=1"/></net>

<net id="656"><net_src comp="330" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="661"><net_src comp="296" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="52" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="669"><net_src comp="646" pin="2"/><net_sink comp="662" pin=1"/></net>

<net id="670"><net_src comp="54" pin="0"/><net_sink comp="662" pin=2"/></net>

<net id="671"><net_src comp="56" pin="0"/><net_sink comp="662" pin=3"/></net>

<net id="676"><net_src comp="312" pin="4"/><net_sink comp="672" pin=0"/></net>

<net id="677"><net_src comp="8" pin="0"/><net_sink comp="672" pin=1"/></net>

<net id="681"><net_src comp="312" pin="4"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="10" pin="0"/><net_sink comp="682" pin=0"/></net>

<net id="688"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="689"><net_src comp="12" pin="0"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="312" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="14" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="323" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="8" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="705"><net_src comp="323" pin="4"/><net_sink comp="702" pin=0"/></net>

<net id="710"><net_src comp="702" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="714"><net_src comp="706" pin="2"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="720"><net_src comp="323" pin="4"/><net_sink comp="716" pin=0"/></net>

<net id="721"><net_src comp="14" pin="0"/><net_sink comp="716" pin=1"/></net>

<net id="725"><net_src comp="335" pin="2"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="730"><net_src comp="345" pin="3"/><net_sink comp="727" pin=0"/></net>

<net id="731"><net_src comp="727" pin="1"/><net_sink comp="369" pin=0"/></net>

<net id="738"><net_src comp="359" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="739"><net_src comp="735" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="743"><net_src comp="74" pin="3"/><net_sink comp="740" pin=0"/></net>

<net id="744"><net_src comp="740" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="751"><net_src comp="80" pin="3"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="756"><net_src comp="87" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="757"><net_src comp="753" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="761"><net_src comp="386" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="766"><net_src comp="397" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="774"><net_src comp="98" pin="3"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="779"><net_src comp="407" pin="2"/><net_sink comp="776" pin=0"/></net>

<net id="780"><net_src comp="776" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="784"><net_src comp="104" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="785"><net_src comp="781" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="792"><net_src comp="452" pin="2"/><net_sink comp="789" pin=0"/></net>

<net id="793"><net_src comp="789" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="797"><net_src comp="458" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="798"><net_src comp="794" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="802"><net_src comp="468" pin="3"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="810"><net_src comp="482" pin="2"/><net_sink comp="807" pin=0"/></net>

<net id="811"><net_src comp="807" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="815"><net_src comp="488" pin="1"/><net_sink comp="812" pin=0"/></net>

<net id="816"><net_src comp="812" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="820"><net_src comp="116" pin="3"/><net_sink comp="817" pin=0"/></net>

<net id="821"><net_src comp="817" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="828"><net_src comp="123" pin="3"/><net_sink comp="825" pin=0"/></net>

<net id="829"><net_src comp="825" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="833"><net_src comp="516" pin="2"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="93" pin=1"/></net>

<net id="838"><net_src comp="522" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="839"><net_src comp="835" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="843"><net_src comp="528" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="582" pin=1"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="616" pin=1"/></net>

<net id="849"><net_src comp="536" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="857"><net_src comp="550" pin="2"/><net_sink comp="854" pin=0"/></net>

<net id="858"><net_src comp="854" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="862"><net_src comp="556" pin="1"/><net_sink comp="859" pin=0"/></net>

<net id="863"><net_src comp="859" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="867"><net_src comp="130" pin="3"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="872"><net_src comp="136" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="880"><net_src comp="598" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="885"><net_src comp="142" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="890"><net_src comp="148" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="898"><net_src comp="642" pin="1"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="903"><net_src comp="93" pin="3"/><net_sink comp="900" pin=0"/></net>

<net id="904"><net_src comp="900" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="908"><net_src comp="652" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="913"><net_src comp="657" pin="2"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="918"><net_src comp="662" pin="4"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="160" pin=1"/></net>

<net id="923"><net_src comp="672" pin="2"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="928"><net_src comp="682" pin="3"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="936"><net_src comp="696" pin="2"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="941"><net_src comp="711" pin="1"/><net_sink comp="938" pin=0"/></net>

<net id="942"><net_src comp="938" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="946"><net_src comp="165" pin="3"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="954"><net_src comp="160" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="179" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: xin | {34 }
 - Input state : 
	Port: nondf_kernel_cov_x1 : xout | {3 4 }
  - Chain level:
	State 1
	State 2
		add_ln73 : 1
		trunc_ln75 : 1
		tmp_cast : 2
		icmp_ln73 : 1
		br_ln73 : 2
	State 3
		add_ln74 : 1
		zext_ln75 : 1
		add_ln75 : 2
		zext_ln75_1 : 3
		data_V_addr : 4
		icmp_ln74 : 1
		br_ln74 : 2
		xout_addr : 4
		xout_load : 5
	State 4
	State 5
	State 6
		add_ln79 : 1
		zext_ln79 : 1
		zext_ln79_1 : 1
		icmp_ln79 : 1
		br_ln79 : 2
		mean_V_addr : 2
	State 7
		add_ln82 : 1
		trunc_ln691 : 1
		tmp_4_cast : 2
		add_ln691_2 : 3
		zext_ln691 : 4
		data_V_addr_1 : 5
		icmp_ln82 : 1
		br_ln82 : 2
		data_V_load : 6
		trunc_ln : 1
		store_ln693 : 2
	State 8
	State 9
	State 10
		add_ln87 : 1
		trunc_ln692 : 1
		tmp_3_cast : 2
		icmp_ln87 : 1
		br_ln87 : 2
	State 11
		add_ln88 : 1
		zext_ln88 : 1
		zext_ln692 : 1
		add_ln692 : 2
		zext_ln692_1 : 3
		data_V_addr_2 : 4
		icmp_ln88 : 1
		br_ln88 : 2
		data_V_load_1 : 5
	State 12
		mean_V_load : 1
	State 13
		mean_V_load_cast : 1
		sub_ln692 : 2
	State 14
	State 15
		add_ln91 : 1
		zext_ln94 : 1
		trunc_ln94 : 1
		tmp_5_cast : 2
		icmp_ln91 : 1
		br_ln91 : 2
	State 16
		add_ln92 : 1
		zext_ln94_1 : 1
		add_ln94 : 2
		zext_ln94_2 : 3
		cov_V_addr : 4
		trunc_ln98 : 1
		tmp_7_cast : 2
		add_ln98 : 3
		zext_ln98 : 4
		cov_V_addr_2 : 5
		icmp_ln92 : 1
		br_ln92 : 2
	State 17
		add_ln95 : 1
		trunc_ln215 : 1
		tmp_10_cast : 2
		add_ln215 : 3
		zext_ln215 : 4
		data_V_addr_3 : 5
		add_ln215_1 : 3
		zext_ln215_1 : 4
		data_V_addr_4 : 5
		icmp_ln95 : 1
		br_ln95 : 2
		data_V_load_2 : 6
		data_V_load_3 : 6
		zext_ln693 : 1
		mul_ln693 : 2
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		trunc_ln693_1 : 1
	State 29
	State 30
	State 31
		add_ln101 : 1
		trunc_ln208 : 1
		tmp_6_cast : 2
		icmp_ln101 : 1
		br_ln101 : 2
	State 32
		add_ln102 : 1
		zext_ln208 : 1
		add_ln208 : 2
		zext_ln208_1 : 3
		cov_V_addr_1 : 4
		icmp_ln102 : 1
		br_ln102 : 2
		cov_V_load : 5
	State 33
	State 34
		store_ln103 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |        grp_fu_646       |    42   |   441   |   249   |
|          |        grp_fu_652       |    30   |   441   |   249   |
|----------|-------------------------|---------|---------|---------|
|          |     add_ln73_fu_335     |    0    |    0    |    14   |
|          |     add_ln74_fu_359     |    0    |    0    |    14   |
|          |     add_ln75_fu_369     |    0    |    0    |    19   |
|          |     add_ln79_fu_386     |    0    |    0    |    14   |
|          |     add_ln82_fu_407     |    0    |    0    |    14   |
|          |    add_ln691_2_fu_425   |    0    |    0    |    19   |
|          |     add_ln691_fu_452    |    0    |    0    |   135   |
|          |     add_ln87_fu_458     |    0    |    0    |    14   |
|          |     add_ln88_fu_482     |    0    |    0    |    14   |
|          |     add_ln692_fu_496    |    0    |    0    |    19   |
|    add   |     add_ln91_fu_522     |    0    |    0    |    14   |
|          |     add_ln92_fu_550     |    0    |    0    |    14   |
|          |     add_ln94_fu_560     |    0    |    0    |    19   |
|          |     add_ln98_fu_582     |    0    |    0    |    19   |
|          |     add_ln95_fu_598     |    0    |    0    |    14   |
|          |     add_ln215_fu_616    |    0    |    0    |    19   |
|          |    add_ln215_1_fu_626   |    0    |    0    |    19   |
|          |    add_ln691_1_fu_657   |    0    |    0    |   135   |
|          |     add_ln101_fu_672    |    0    |    0    |    14   |
|          |     add_ln102_fu_696    |    0    |    0    |    14   |
|          |     add_ln208_fu_706    |    0    |    0    |    19   |
|----------|-------------------------|---------|---------|---------|
|    sub   |     sub_ln692_fu_516    |    0    |    0    |   135   |
|----------|-------------------------|---------|---------|---------|
|          |     icmp_ln73_fu_353    |    0    |    0    |    10   |
|          |     icmp_ln74_fu_380    |    0    |    0    |    10   |
|          |     icmp_ln79_fu_401    |    0    |    0    |    10   |
|          |     icmp_ln82_fu_435    |    0    |    0    |    10   |
|          |     icmp_ln87_fu_476    |    0    |    0    |    10   |
|   icmp   |     icmp_ln88_fu_506    |    0    |    0    |    10   |
|          |     icmp_ln91_fu_544    |    0    |    0    |    10   |
|          |     icmp_ln92_fu_592    |    0    |    0    |    10   |
|          |     icmp_ln95_fu_636    |    0    |    0    |    10   |
|          |    icmp_ln101_fu_690    |    0    |    0    |    10   |
|          |    icmp_ln102_fu_716    |    0    |    0    |    10   |
|----------|-------------------------|---------|---------|---------|
|          |    trunc_ln75_fu_341    |    0    |    0    |    0    |
|          |    trunc_ln691_fu_413   |    0    |    0    |    0    |
|          |    trunc_ln692_fu_464   |    0    |    0    |    0    |
|   trunc  |    trunc_ln94_fu_532    |    0    |    0    |    0    |
|          |    trunc_ln98_fu_570    |    0    |    0    |    0    |
|          |    trunc_ln215_fu_604   |    0    |    0    |    0    |
|          |    trunc_ln208_fu_678   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     tmp_cast_fu_345     |    0    |    0    |    0    |
|          |    tmp_4_cast_fu_417    |    0    |    0    |    0    |
|          |    tmp_3_cast_fu_468    |    0    |    0    |    0    |
|bitconcatenate|    tmp_5_cast_fu_536    |    0    |    0    |    0    |
|          |    tmp_7_cast_fu_574    |    0    |    0    |    0    |
|          |    tmp_10_cast_fu_608   |    0    |    0    |    0    |
|          |    tmp_6_cast_fu_682    |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |     zext_ln75_fu_365    |    0    |    0    |    0    |
|          |    zext_ln75_1_fu_374   |    0    |    0    |    0    |
|          |     zext_ln79_fu_392    |    0    |    0    |    0    |
|          |    zext_ln79_1_fu_397   |    0    |    0    |    0    |
|          |    zext_ln691_fu_430    |    0    |    0    |    0    |
|          |     zext_ln88_fu_488    |    0    |    0    |    0    |
|          |    zext_ln692_fu_492    |    0    |    0    |    0    |
|          |   zext_ln692_1_fu_501   |    0    |    0    |    0    |
|   zext   | mean_V_load_cast_fu_512 |    0    |    0    |    0    |
|          |     zext_ln94_fu_528    |    0    |    0    |    0    |
|          |    zext_ln94_1_fu_556   |    0    |    0    |    0    |
|          |    zext_ln94_2_fu_565   |    0    |    0    |    0    |
|          |     zext_ln98_fu_587    |    0    |    0    |    0    |
|          |    zext_ln215_fu_621    |    0    |    0    |    0    |
|          |   zext_ln215_1_fu_631   |    0    |    0    |    0    |
|          |    zext_ln693_fu_642    |    0    |    0    |    0    |
|          |    zext_ln208_fu_702    |    0    |    0    |    0    |
|          |   zext_ln208_1_fu_711   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|partselect|     trunc_ln_fu_441     |    0    |    0    |    0    |
|          |   trunc_ln693_1_fu_662  |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    72   |   882   |   1319  |
|----------|-------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
| cov_V|    0   |    0   |    0   |
|data_V|    0   |    0   |    0   |
|mean_V|    0   |   128  |   129  |
+------+--------+--------+--------+
| Total|    0   |   128  |   129  |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_i3113_reg_229  |   128  |
|  add_ln101_reg_920  |    7   |
|  add_ln102_reg_933  |    7   |
| add_ln691_1_reg_910 |   128  |
|  add_ln691_reg_789  |   128  |
|   add_ln73_reg_722  |    7   |
|   add_ln74_reg_735  |    7   |
|   add_ln79_reg_758  |    7   |
|   add_ln82_reg_776  |    7   |
|   add_ln87_reg_794  |    7   |
|   add_ln88_reg_807  |    7   |
|   add_ln91_reg_835  |    7   |
|   add_ln92_reg_854  |    7   |
|   add_ln95_reg_877  |    7   |
| conv3_i2112_reg_296 |   128  |
| cov_V_addr_1_reg_943|   12   |
| cov_V_addr_2_reg_869|   12   |
|  cov_V_addr_reg_864 |   12   |
|  cov_V_load_reg_951 |   119  |
|data_V_addr_1_reg_781|   12   |
|data_V_addr_2_reg_817|   12   |
|data_V_addr_3_reg_882|   12   |
|data_V_addr_4_reg_887|   12   |
| data_V_addr_reg_740 |   12   |
|data_V_load_3_reg_900|   128  |
|     i_1_reg_241     |    7   |
|     i_2_reg_218     |    7   |
|     i_3_reg_263     |    7   |
|     i_4_reg_308     |    7   |
|      i_reg_185      |    7   |
|     j_1_reg_196     |    7   |
|     j_2_reg_252     |    7   |
|     j_3_reg_274     |    7   |
|     j_4_reg_319     |    7   |
|      j_reg_207      |    7   |
|      k_reg_285      |    7   |
|mean_V_addr_1_reg_825|    6   |
| mean_V_addr_reg_771 |    6   |
|  mul_ln691_reg_905  |   128  |
|       reg_330       |   128  |
|  sub_ln692_reg_830  |   128  |
|  tmp_3_cast_reg_799 |   12   |
|  tmp_5_cast_reg_846 |   12   |
|  tmp_6_cast_reg_925 |   12   |
|   tmp_cast_reg_727  |   12   |
|trunc_ln693_1_reg_915|   119  |
|  xout_addr_reg_748  |   12   |
|  xout_load_reg_753  |   128  |
| zext_ln208_1_reg_938|   64   |
|  zext_ln693_reg_895 |   257  |
| zext_ln79_1_reg_763 |   12   |
|  zext_ln88_reg_812  |   64   |
| zext_ln94_1_reg_859 |   12   |
|  zext_ln94_reg_840  |   12   |
+---------------------+--------+
|        Total        |  2133  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|---------------------|------|------|------|--------||---------||---------|
|         Comp        |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------|------|------|------|--------||---------||---------|
|   grp_access_fu_87  |  p0  |   2  |  12  |   24   ||    9    |
|   grp_access_fu_93  |  p0  |   7  |  12  |   84   ||    37   |
|   grp_access_fu_93  |  p1  |   2  |  128 |   256  ||    9    |
|   grp_access_fu_93  |  p2  |   2  |   0  |    0   ||    9    |
|  grp_access_fu_111  |  p0  |   3  |   6  |   18   ||    14   |
|  grp_access_fu_160  |  p0  |   4  |  12  |   48   ||    20   |
|  add_i3113_reg_229  |  p0  |   2  |  128 |   256  ||    9    |
| conv3_i2112_reg_296 |  p0  |   2  |  128 |   256  ||    9    |
|       reg_330       |  p0  |   2  |  128 |   256  ||    9    |
|      grp_fu_646     |  p0  |   2  |  128 |   256  ||    9    |
|---------------------|------|------|------|--------||---------||---------|
|        Total        |      |      |      |  1454  || 4.13286 ||   134   |
|---------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |   72   |    -   |   882  |  1319  |
|   Memory  |    0   |    -   |    -   |   128  |   129  |
|Multiplexer|    -   |    -   |    4   |    -   |   134  |
|  Register |    -   |    -   |    -   |  2133  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    0   |   72   |    4   |  3143  |  1582  |
+-----------+--------+--------+--------+--------+--------+
