{"Alan Mishchenko": [0, ["Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability", ["Jin S. Zhang", "Alan Mishchenko", "Robert K. Brayton", "Malgorzata Chrzanowska-Jeske"], "https://doi.org/10.1145/1146909.1147044", 6, "dac", 2006], ["DAG-aware AIG rewriting a fresh look at combinational logic synthesis", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1145/1146909.1147048", 4, "dac", 2006]], "Akihisa Ikeno": [0, ["VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals", ["Hiroaki Inoue", "Akihisa Ikeno", "Masaki Kondo", "Junji Sakai", "Masato Edahiro"], "https://doi.org/10.1145/1146909.1147038", 6, "dac", 2006]], "Gregory Lenoir": [0, ["Energy-scalable OFDM transmitter design and control", ["Bjorn Debaillie", "Bruno Bougard", "Gregory Lenoir", "Gerd Vandersteen", "Francky Catthoor"], "https://doi.org/10.1145/1146909.1147050", 6, "dac", 2006]], "Soheil Ghiasi": [0, ["Leakage-aware intraprogram voltage scaling for embedded processors", ["Po-Kuan Huang", "Soheil Ghiasi"], "https://doi.org/10.1145/1146909.1147003", 6, "dac", 2006]], "Jennifer Wong": [0, ["4.25 Gb/s laser driver: design challenges and EDA tool limitations", ["Benjamin Sheahan", "John W. Fattaruso", "Jennifer Wong", "Karlheinz Muth", "Boris Murmann"], "https://doi.org/10.1145/1146909.1147129", 4, "dac", 2006]], "Peng Li": [0, ["Model order reduction of linear networks with massive ports via frequency-dependent port packing", ["Peng Li", "Weiping Shi"], "https://doi.org/10.1145/1146909.1146978", 6, "dac", 2006], ["Steiner network construction for timing critical nets", ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1146909.1147010", 6, "dac", 2006], ["Lookup table based simulation and statistical modeling of Sigma-Delta ADCs", ["Guo Yu", "Peng Li"], "https://doi.org/10.1145/1146909.1147169", 6, "dac", 2006]], "Peter Petrov": [0, ["Rapid and low-cost context-switch through embedded processor customization for real-time and control applications", ["Xiangrong Zhou", "Peter Petrov"], "https://doi.org/10.1145/1146909.1147001", 6, "dac", 2006]], "Mahmut T. Kandemir": [0, ["Optimizing code parallelization through a constraint network based approach", ["Ozcan Ozturk", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1146909.1147083", -174, "dac", 2006]], "Wei Tsang Ooi": [0, ["Games are up for DVFS", ["Yan Gu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1146909.1147063", 6, "dac", 2006]], "Chris H. Kim": [5.475139508437366e-10, ["Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing", ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1146909.1147022", 4, "dac", 2006]], "Amit Kumar": [0, ["HybDTM: a coordinated hardware-software approach for dynamic thermal management", ["Amit Kumar", "Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1146909.1147052", 6, "dac", 2006]], "Li Shang": [0, ["HybDTM: a coordinated hardware-software approach for dynamic thermal management", ["Amit Kumar", "Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1146909.1147052", 6, "dac", 2006], ["NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture", ["Wei Zhang", "Niraj K. Jha", "Li Shang"], "https://doi.org/10.1145/1146909.1147091", 6, "dac", 2006]], "Sara Bocchio": [0, ["A model-driven design environment for embedded systems", ["Elvinia Riccobene", "Patrizia Scandurra", "Alberto Rosti", "Sara Bocchio"], "https://doi.org/10.1145/1146909.1147141", 4, "dac", 2006]], "Anoosh Hosseini": [0, ["Building a standard ESL design and verification methodology: is it just a dream?", ["Anoosh Hosseini", "Ashish Parikh", "H. T. Chin", "Pascal Urard", "Emil F. Girczyc", "S. Bloch"], "https://doi.org/10.1145/1146909.1147005", 2, "dac", 2006]], "T. Pompl": [0, ["Practical aspects of reliability analysis for IC designs", ["T. Pompl", "C. Schlunder", "M. Hommel", "H. Nielen", "J. Schneider"], "https://doi.org/10.1145/1146909.1146962", 6, "dac", 2006]], "Xun Liu": [0, ["Low-power repeater insertion with both delay and slew rate constraints", ["Yuantao Peng", "Xun Liu"], "https://doi.org/10.1145/1146909.1146989", 6, "dac", 2006]], "Eduardo A. C. da Costa": [0, ["Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose Monteiro"], "https://doi.org/10.1145/1146909.1147079", 6, "dac", 2006]], "Divya Arora": [0, ["Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC", ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1146909.1147040", 6, "dac", 2006]], "Srivaths Ravi": [0, ["Systematic software-based self-test for pipelined processors", ["Mihalis Psarakis", "Dimitris Gizopoulos", "Miltiadis Hatzimihail", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "https://doi.org/10.1145/1146909.1147014", 6, "dac", 2006], ["Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC", ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1146909.1147040", 6, "dac", 2006]], "Tien-Fu Chen": [0, ["Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs", ["Kuei-Chung Chang", "Jih-Sheng Shen", "Tien-Fu Chen"], "https://doi.org/10.1145/1146909.1146950", 6, "dac", 2006]], "Kwang-Ting Cheng": [0, ["Unknown-tolerance analysis and test-quality control for test response compaction using space compactors", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1145/1146909.1147183", 6, "dac", 2006]], "Raf Schoofs": [0, ["Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard", ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "https://doi.org/10.1145/1146909.1146920", 6, "dac", 2006]], "Andrew B. Kahng": [8.938485951404118e-09, ["CAD challenges for leading-edge multimedia designs", ["Andrew B. Kahng"], "https://doi.org/10.1145/1146909.1147007", 0, "dac", 2006], ["Timing-driven Steiner trees are (practically) free", ["Charles J. Alpert", "Andrew B. Kahng", "Cliff C. N. Sze", "Qinke Wang"], "https://doi.org/10.1145/1146909.1147012", 4, "dac", 2006], ["Standard cell library optimization for leakage reduction", ["Saumil Shah", "Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1146909.1147157", 4, "dac", 2006]], "Jun Guo": [0, ["Hold time validation on silicon and the relevance of hazards in timing analysis", ["Amitava Majumdar", "Wei-Yu Chen", "Jun Guo"], "https://doi.org/10.1145/1146909.1146994", 6, "dac", 2006]], "Sheng-Zen Wang": [7.597724582808496e-08, ["Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications", ["Tsu-Ming Liu", "Ching-Che Chung", "Chen-Yi Lee", "Ting-An Lin", "Sheng-Zen Wang"], "https://doi.org/10.1145/1146909.1146984", 2, "dac", 2006]], "Kip Killpack": [0, ["A multi-port current source model for multiple-input switching effects in CMOS library cells", ["Chirayu S. Amin", "Chandramouli V. Kashyap", "Noel Menezes", "Kip Killpack", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146974", 6, "dac", 2006]], "Pradeep Kumar Nalla": [0, ["Fast falsification based on symbolic bounded property checking", ["Prakash Mohan Peranandam", "Pradeep Kumar Nalla", "Jurgen Ruf", "Roland J. Weiss", "Thomas Kropf", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1146909.1147181", 6, "dac", 2006]], "Jamie Collier": [0, ["Circuits for energy harvesting sensor signal processing", ["Rajeevan Amirtharajah", "Justin Wenck", "Jamie Collier", "Jeff Siebert", "Bicky Zhou"], "https://doi.org/10.1145/1146909.1147073", 6, "dac", 2006]], "Lei Cheng": [0, ["A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", ["Lei Cheng", "Liang Deng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1146909.1146944", 4, "dac", 2006]], "Robert Meyer-Piening": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Masayuki Ito": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Hubert Kaeslin": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Karthik Sarpatwari": [0, ["FLAW: FPGA lifetime awareness", ["Suresh Srinivasan", "Prasanth Mangalagiri", "Yuan Xie", "Narayanan Vijaykrishnan", "Karthik Sarpatwari"], "https://doi.org/10.1145/1146909.1147070", 6, "dac", 2006]], "Shu-Hung Chou": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Jennifer Dworak": [0, ["A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors", ["Vladimir Stojanovic", "R. Iris Bahar", "Jennifer Dworak", "Richard Weiss"], "https://doi.org/10.1145/1146909.1147087", 4, "dac", 2006]], "Chang-Po Ma": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Yuming Tao": [0, ["PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations", ["William Bereza", "Yuming Tao", "Shoujun Wang", "Tad A. Kwasniewski", "Rakesh H. Patel"], "https://doi.org/10.1145/1146909.1147164", 4, "dac", 2006]], "Haris Lekatsas": [0, ["High-performance operating system controlled memory compression", ["Lei Yang", "Haris Lekatsas", "Robert P. Dick"], "https://doi.org/10.1145/1146909.1147086", 4, "dac", 2006]], "Michael S. Hsiao": [0, ["Fast illegal state identification for improving SAT-based induction", ["Vishnu C. Vimjam", "Michael S. Hsiao"], "https://doi.org/10.1145/1146909.1146972", 6, "dac", 2006], ["Mining global constraints for improving bounded sequential equivalence checking", ["Weixin Wu", "Michael S. Hsiao"], "https://doi.org/10.1145/1146909.1147098", 6, "dac", 2006]], "Guilin Chen": [0, ["Optimizing code parallelization through a constraint network based approach", ["Ozcan Ozturk", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1146909.1147083", -174, "dac", 2006]], "Mark Craig": [0, ["An up-stream design auto-fix flow for manufacturability enhancement", ["Jie Yang", "Ethan Cohen", "Cyrus Tabery", "Norma Rodriguez", "Mark Craig"], "https://doi.org/10.1145/1146909.1146931", 4, "dac", 2006]], "James D. Ma": [0, ["Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools", ["Amith Singhee", "Claire Fang Fang", "James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146955", 6, "dac", 2006]], "Youngsoo Shin": [0.9997629821300507, ["Physical design methodology of power gating circuits for standard-cell-based design", ["Hyung-Ock Kim", "Youngsoo Shin", "Hyuk Kim", "Iksoo Eo"], "https://doi.org/10.1145/1146909.1146942", 4, "dac", 2006]], "Yu Cao": [0, ["Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "Praveen Ghanta", "Yu Cao"], "https://doi.org/10.1145/1146909.1147109", 6, "dac", 2006], ["Modeling and minimization of PMOS NBTI effect for robust nanometer design", ["Rakesh Vattikonda", "Wenping Wang", "Yu Cao"], "https://doi.org/10.1145/1146909.1147172", 6, "dac", 2006]], "Rob A. Rutenbar": [0, ["Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration", ["Saurabh K. Tiwary", "Pragati K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146921", 6, "dac", 2006], ["Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools", ["Amith Singhee", "Claire Fang Fang", "James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146955", 6, "dac", 2006]], "Amith Singhee": [0, ["Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools", ["Amith Singhee", "Claire Fang Fang", "James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146955", 6, "dac", 2006]], "Teruo Higashino": [0, ["A real time budgeting method for module-level-pipelined bus based system using bus scenarios", ["Tadaaki Tanimoto", "Seiji Yamaguchi", "Akio Nakata", "Teruo Higashino"], "https://doi.org/10.1145/1146909.1146923", 6, "dac", 2006]], "Chuan Lin": [0, ["An efficient retiming algorithm under setup and hold constraints", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1145/1146909.1147149", 6, "dac", 2006]], "Vikram Jandhyala": [0, ["A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures", ["Chuanyi Yang", "Swagato Chakraborty", "Dipanjan Gope", "Vikram Jandhyala"], "https://doi.org/10.1145/1146909.1147173", 4, "dac", 2006]], "Hussein I. Shahein": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Mandar Waghmode": [0, ["Buffer insertion in large circuits with constructive solution search techniques", ["Mandar Waghmode", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1146909.1146988", 6, "dac", 2006]], "Magdy S. Abadir": [0, ["Refined statistical static timing analysis through", ["Benjamin N. Lee", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1146909.1146952", 6, "dac", 2006]], "Eli Chiprout": [0, ["Power grid physics and implications for CAD", ["Sanjay Pant", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146964", 6, "dac", 2006], ["A multi-port current source model for multiple-input switching effects in CMOS library cells", ["Chirayu S. Amin", "Chandramouli V. Kashyap", "Noel Menezes", "Kip Killpack", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146974", 6, "dac", 2006]], "Roland J. Weiss": [0, ["Fast falsification based on symbolic bounded property checking", ["Prakash Mohan Peranandam", "Pradeep Kumar Nalla", "Jurgen Ruf", "Roland J. Weiss", "Thomas Kropf", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1146909.1147181", 6, "dac", 2006]], "N. Wong": [0, ["A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils", ["N. Wong", "C. K. Chu"], "https://doi.org/10.1145/1146909.1146977", 6, "dac", 2006]], "Radu Marculescu": [0, ["Design space exploration and prototyping for on-chip multimedia applications", ["Hyung Gyu Lee", "Umit Y. Ogras", "Radu Marculescu", "Naehyuck Chang"], "https://doi.org/10.1145/1146909.1146949", 6, "dac", 2006], ["Prediction-based flow control for network-on-chip traffic", ["Umit Y. Ogras", "Radu Marculescu"], "https://doi.org/10.1145/1146909.1147123", 6, "dac", 2006]], "Zhihong Liu": [0, ["Design tools for reliability analysis", ["Zhihong Liu", "Bruce McGaughy", "James Z. Ma"], "https://doi.org/10.1145/1146909.1146960", 6, "dac", 2006]], "Shoujun Wang": [1.184815846499987e-05, ["PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations", ["William Bereza", "Yuming Tao", "Shoujun Wang", "Tad A. Kwasniewski", "Rakesh H. Patel"], "https://doi.org/10.1145/1146909.1147164", 4, "dac", 2006]], "Gagan Raj Gupta": [0, ["Rapid estimation of control delay from high-level specifications", ["Gagan Raj Gupta", "Madhur Gupta", "Preeti Ranjan Panda"], "https://doi.org/10.1145/1146909.1147029", 4, "dac", 2006]], "Hyung Gyu Lee": [0.9838056713342667, ["Design space exploration and prototyping for on-chip multimedia applications", ["Hyung Gyu Lee", "Umit Y. Ogras", "Radu Marculescu", "Naehyuck Chang"], "https://doi.org/10.1145/1146909.1146949", 6, "dac", 2006]], "Fernando Herrera": [0, ["A framework for embedded system specification under different models of computation in SystemC", ["Fernando Herrera", "Eugenio Villar"], "https://doi.org/10.1145/1146909.1147140", 4, "dac", 2006]], "Geert Van der Plas": [0, ["A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW", ["Pierluigi Nuzzo", "Geert Van der Plas", "Fernando De Bernardinis", "Liesbet Van der Perre", "Bert Gyselinckx", "Pierangelo Terreni"], "https://doi.org/10.1145/1146909.1147132", 6, "dac", 2006]], "Joseph A. Paradiso": [0, ["Systems for human-powered mobile computing", ["Joseph A. Paradiso"], "https://doi.org/10.1145/1146909.1147074", 6, "dac", 2006]], "Jiang Hu": [0, ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006], ["Steiner network construction for timing critical nets", ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1146909.1147010", 6, "dac", 2006], ["Standard cell characterization considering lithography induced variations", ["Ke Cao", "Sorin Dobre", "Jiang Hu"], "https://doi.org/10.1145/1146909.1147111", 4, "dac", 2006]], "Grzegorz Mrugalski": [0, ["Test response compactor with programmable selector", ["Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/1146909.1147184", 6, "dac", 2006]], "Yuanfang Hu": [0, ["Communication latency aware low power NoC synthesis", ["Yuanfang Hu", "Yi Zhu", "Hongyu Chen", "Ronald L. Graham", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147058", 6, "dac", 2006]], "Ethan Cohen": [0, ["An up-stream design auto-fix flow for manufacturability enhancement", ["Jie Yang", "Ethan Cohen", "Cyrus Tabery", "Norma Rodriguez", "Mark Craig"], "https://doi.org/10.1145/1146909.1146931", 4, "dac", 2006]], "Boris Come": [0, ["Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP", ["Michael Goffioul", "Gerd Vandersteen", "Joris Van Driessche", "Bjorn Debaillie", "Boris Come"], "https://doi.org/10.1145/1146909.1147135", 4, "dac", 2006]], "Ching-Che Chung": [0.045506520196795464, ["Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications", ["Tsu-Ming Liu", "Ching-Che Chung", "Chen-Yi Lee", "Ting-An Lin", "Sheng-Zen Wang"], "https://doi.org/10.1145/1146909.1146984", 2, "dac", 2006]], "Vladimir Stojanovic": [0, ["A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors", ["Vladimir Stojanovic", "R. Iris Bahar", "Jennifer Dworak", "Richard Weiss"], "https://doi.org/10.1145/1146909.1147087", 4, "dac", 2006], ["Power-centric design of high-speed I/Os", ["Hamid Hatamkhani", "Frank Lambrecht", "Vladimir Stojanovic", "Chih-Kong Ken Yang"], "https://doi.org/10.1145/1146909.1147130", 6, "dac", 2006]], "Alex Ho": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Min Zhao": [0, ["A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming", ["Min Zhao", "Rajendran Panda", "Savithri Sundareswaran", "Shu Yan", "Yuhong Fu"], "https://doi.org/10.1145/1146909.1146967", 6, "dac", 2006]], "Prakash Mohan Peranandam": [0, ["Fast falsification based on symbolic bounded property checking", ["Prakash Mohan Peranandam", "Pradeep Kumar Nalla", "Jurgen Ruf", "Roland J. Weiss", "Thomas Kropf", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1146909.1147181", 6, "dac", 2006]], "Ashish Parikh": [0, ["Building a standard ESL design and verification methodology: is it just a dream?", ["Anoosh Hosseini", "Ashish Parikh", "H. T. Chin", "Pascal Urard", "Emil F. Girczyc", "S. Bloch"], "https://doi.org/10.1145/1146909.1147005", 2, "dac", 2006]], "I-Min Liu": [0, ["Timing-constrained and voltage-island-aware voltage assignment", ["Huaizhi Wu", "Martin D. F. Wong", "I-Min Liu"], "https://doi.org/10.1145/1146909.1147023", 4, "dac", 2006]], "Nisar Ahmed": [0, ["Timing-based delay test for screening small delay defects", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1146909.1146993", 6, "dac", 2006]], "Ravi Jenkal": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Yu Hu": [0, ["Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction", ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"], "https://doi.org/10.1145/1146909.1147036", 6, "dac", 2006]], "Jenn-Ning Yang": [1.4182781882254858e-07, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Egino Sarto": [0, ["The importance of adopting a package-aware chip design flow", ["Kaushik Sheth", "Egino Sarto", "Joel McGrath"], "https://doi.org/10.1145/1146909.1147127", 4, "dac", 2006]], "Qi Zhu": [0, ["SAT sweeping with local observability don't-cares", ["Qi Zhu", "Nathan Kitchen", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1146909.1146970", 6, "dac", 2006]], "Hanyong Eom": [0.495174765586853, ["Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing", ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1146909.1147022", 4, "dac", 2006]], "Quming Zhou": [0, ["Elmore model for energy estimation in RC trees", ["Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1145/1146909.1147154", 6, "dac", 2006]], "Chung-Kuan Cheng": [0, ["Communication latency aware low power NoC synthesis", ["Yuanfang Hu", "Yi Zhu", "Hongyu Chen", "Ronald L. Graham", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147058", 6, "dac", 2006], ["Efficient escape routing for hexagonal array of high density I/Os", ["Rui Shi", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147162", 6, "dac", 2006]], "Eric Karl": [0, ["Reliability modeling and management in dynamic microprocessor-based systems", ["Eric Karl", "David T. Blaauw", "Dennis Sylvester", "Trevor N. Mudge"], "https://doi.org/10.1145/1146909.1147174", 4, "dac", 2006]], "Jordi Cortadella": [0, ["Synthesis of synchronous elastic architectures", ["Jordi Cortadella", "Michael Kishinevsky", "Bill Grundmann"], "https://doi.org/10.1145/1146909.1147077", 6, "dac", 2006], ["State encoding of large asynchronous controllers", ["Josep Carmona", "Jordi Cortadella"], "https://doi.org/10.1145/1146909.1147148", 6, "dac", 2006]], "Alberto L. Sangiovanni-Vincentelli": [0, ["SAT sweeping with local observability don't-cares", ["Qi Zhu", "Nathan Kitchen", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1146909.1146970", 6, "dac", 2006]], "William L. Hwang": [3.2349896199324046e-11, ["Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*", ["William L. Hwang", "Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1146909.1147144", 6, "dac", 2006]], "Joey Y. Lin": [0, ["Optimal simultaneous mapping and clustering for FPGA delay optimization", ["Joey Y. Lin", "Deming Chen", "Jason Cong"], "https://doi.org/10.1145/1146909.1147035", 6, "dac", 2006]], "David Z. Pan": [0, ["BoxRouter: a new global router based on box expansion and progressive ILP", ["Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147009", 6, "dac", 2006], ["Process variation aware OPC with variational lithography modeling", ["Peng Yu", "Sean X. Shi", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147108", 6, "dac", 2006], ["A new LP based incremental timing driven placement for high performance designs", ["Tao Luo", "David Newmark", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147190", 6, "dac", 2006]], "Wenrui Gong": [7.34097066015238e-05, ["Design space exploration using time and resource duality with the ant colony optimization", ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147028", 4, "dac", 2006]], "Min-Sheng Lee": [3.037011197193351e-06, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "Jin S. Zhang": [0, ["Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability", ["Jin S. Zhang", "Alan Mishchenko", "Robert K. Brayton", "Malgorzata Chrzanowska-Jeske"], "https://doi.org/10.1145/1146909.1147044", 6, "dac", 2006]], "Timothy Sherwood": [0, ["Leakage power reduction of embedded memories on FPGAs through location assignment", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147067", 6, "dac", 2006], ["A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy", ["Gian Luca Loi", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Timothy Sherwood", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147160", 6, "dac", 2006]], "Liesbet Van der Perre": [0, ["A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW", ["Pierluigi Nuzzo", "Geert Van der Plas", "Fernando De Bernardinis", "Liesbet Van der Perre", "Bert Gyselinckx", "Pierangelo Terreni"], "https://doi.org/10.1145/1146909.1147132", 6, "dac", 2006]], "Yung Cheng": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Ahmed Amine Jerraya": [0, ["Programming models and HW-SW interfaces abstraction for multi-processor SoC", ["Ahmed Amine Jerraya", "Aimen Bouchhima", "Frederic Petrot"], "https://doi.org/10.1145/1146909.1146981", 6, "dac", 2006], ["Buffer memory optimization for video codec application modeled in Simulink", ["Sang-Il Han", "Xavier Guerin", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1146909.1147084", 6, "dac", 2006]], "Charles C. Chiang": [0, ["An IC manufacturing yield model considering intra-die variations", ["Jianfeng Luo", "Subarna Sinha", "Qing Su", "Jamil Kawa", "Charles C. Chiang"], "https://doi.org/10.1145/1146909.1147100", 6, "dac", 2006]], "Chen-Yi Lee": [6.78825222166779e-06, ["Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications", ["Tsu-Ming Liu", "Ching-Che Chung", "Chen-Yi Lee", "Ting-An Lin", "Sheng-Zen Wang"], "https://doi.org/10.1145/1146909.1146984", 2, "dac", 2006]], "C. K. Chu": [0.5, ["A fast passivity test for descriptor systems via structure-preserving transformations of Skew-Hamiltonian/Hamiltonian matrix pencils", ["N. Wong", "C. K. Chu"], "https://doi.org/10.1145/1146909.1146977", 6, "dac", 2006]], "Tao Luo": [0, ["A new LP based incremental timing driven placement for high performance designs", ["Tao Luo", "David Newmark", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147190", 6, "dac", 2006]], "Yan Lin": [0, ["Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction", ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"], "https://doi.org/10.1145/1146909.1147036", 6, "dac", 2006]], "Roshan G. Ragel": [0, ["IMPRES: integrated monitoring for processor reliability and security", ["Roshan G. Ragel", "Sri Parameswaran"], "https://doi.org/10.1145/1146909.1147041", 4, "dac", 2006]], "Hazem M. Abbas": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "David Brier": [0, ["Use of C/C++ models for architecture exploration and verification of DSPs", ["David Brier", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1146935", 6, "dac", 2006]], "Sudhakar M. Reddy": [0, ["A test pattern ordering algorithm for diagnosis with truncated fail data", ["Gang Chen", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"], "https://doi.org/10.1145/1146909.1147015", 6, "dac", 2006]], "Bart Durinck": [0, ["Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies", ["Ilya Issenin", "Erik Brockmeyer", "Bart Durinck", "Nikil D. Dutt"], "https://doi.org/10.1145/1146909.1146925", 4, "dac", 2006]], "Murty Dasaka": [0, ["Design in reliability for communication designs", ["Uday Reddy Bandi", "Murty Dasaka", "Pavan K. Kumar"], "https://doi.org/10.1145/1146909.1146961", 5, "dac", 2006]], "A. Yang": [0.5, ["Entering the hot zone: can you handle the heat and be cool?", ["A. Yang", "R. Chandra", "S. Burke", "J. A. DeLaCruz", "S. Santhanam", "U. Ko"], "https://doi.org/10.1145/1146909.1146957", 2, "dac", 2006]], "Andreas Kuehlmann": [0, ["SAT sweeping with local observability don't-cares", ["Qi Zhu", "Nathan Kitchen", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1146909.1146970", 6, "dac", 2006]], "Wei Zhang": [0, ["NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture", ["Wei Zhang", "Niraj K. Jha", "Li Shang"], "https://doi.org/10.1145/1146909.1147091", 6, "dac", 2006]], "Jurgen Schloffel": [0, ["Fault detection and diagnosis with parity trees for space compaction of test responses", ["Harald P. E. Vranken", "Sandeep Kumar Goel", "Andreas Glowatz", "Jurgen Schloffel", "Friedrich Hapke"], "https://doi.org/10.1145/1146909.1147185", 4, "dac", 2006]], "Chain-Fu Chao": [0, ["Minimization for LED-backlit TFT-LCDs", ["Wei-Chung Cheng", "Chain-Fu Chao"], "https://doi.org/10.1145/1146909.1147065", 4, "dac", 2006]], "Sani R. Nassif": [0, ["Statistical analysis of SRAM cell stability", ["Kanak Agarwal", "Sani R. Nassif"], "https://doi.org/10.1145/1146909.1146928", 6, "dac", 2006], ["Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events", ["Rouwaida Kanj", "Rajiv V. Joshi", "Sani R. Nassif"], "https://doi.org/10.1145/1146909.1146930", 4, "dac", 2006], ["Variation-aware analysis: savior of the nanometer era?", ["Sani R. Nassif", "Vijay Pitchumani", "N. Rodriguez", "Dennis Sylvester", "Clive Bittlestone", "Riko Radojcic"], "https://doi.org/10.1145/1146909.1147018", 2, "dac", 2006]], "Cristian Soviani": [0, ["Synthesis of high-performance packet processing pipelines", ["Cristian Soviani", "Ilija Hadzic", "Stephen A. Edwards"], "https://doi.org/10.1145/1146909.1147081", 4, "dac", 2006]], "Ann Gordon-Ross": [0, ["Configurable cache subsetting for fast cache tuning", ["Pablo Viana", "Ann Gordon-Ross", "Eamonn J. Keogh", "Edna Barros", "Frank Vahid"], "https://doi.org/10.1145/1146909.1147085", 6, "dac", 2006]], "Brian Swahn": [0, ["Gate sizing: finFETs vs 32nm bulk MOSFETs", ["Brian Swahn", "Soha Hassoun"], "https://doi.org/10.1145/1146909.1147047", 4, "dac", 2006]], "Shi-Yu Huang": [0, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "S. Santhanam": [0, ["Entering the hot zone: can you handle the heat and be cool?", ["A. Yang", "R. Chandra", "S. Burke", "J. A. DeLaCruz", "S. Santhanam", "U. Ko"], "https://doi.org/10.1145/1146909.1146957", 2, "dac", 2006]], "Yuichi Nakamura": [0, ["Budgeting-free hierarchical design method for large scale and high-performance LSIs", ["Yuichi Nakamura", "Mitsuru Tagata", "Takumi Okamoto", "Shigeyoshi Tawada", "Ko Yoshikawa"], "https://doi.org/10.1145/1146909.1147151", 4, "dac", 2006]], "Bren Mochocki": [0, ["Signature-based workload estimation for mobile 3D graphics", ["Bren Mochocki", "Kanishka Lahiri", "Srihari Cadambi", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/1146909.1147062", 6, "dac", 2006]], "Prasanth Mangalagiri": [0, ["FLAW: FPGA lifetime awareness", ["Suresh Srinivasan", "Prasanth Mangalagiri", "Yuan Xie", "Narayanan Vijaykrishnan", "Karthik Sarpatwari"], "https://doi.org/10.1145/1146909.1147070", 6, "dac", 2006]], "Igor L. Markov": [0, ["Constraint-driven floorplan repair", ["Michael D. Moffitt", "Aaron N. Ng", "Igor L. Markov", "Martha E. Pollack"], "https://doi.org/10.1145/1146909.1147188", 6, "dac", 2006]], "Jen-Chieh Yeh": [0, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "F.-C. Hsu": [0, ["\"The IC nanometer race -- what will it take to win?\"", ["G. Singer", "Philippe Magarshack", "Dennis Buss", "F.-C. Hsu", "H.-K. Kang"], "https://doi.org/10.1145/1146909.1146933", 2, "dac", 2006]], "Philippe Georgelin": [0, ["Towards a C++-based design methodology facilitating sequential equivalence checking", ["Philippe Georgelin", "Venkat Krishnaswamy"], "https://doi.org/10.1145/1146909.1146938", 4, "dac", 2006]], "Aaron N. Ng": [0, ["Constraint-driven floorplan repair", ["Michael D. Moffitt", "Aaron N. Ng", "Igor L. Markov", "Martha E. Pollack"], "https://doi.org/10.1145/1146909.1147188", 6, "dac", 2006]], "W. Rhett Davis": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Yiping Fan": [0, ["Optimality study of resource binding with multi-Vdds", ["Deming Chen", "Jason Cong", "Yiping Fan", "Junjuan Xu"], "https://doi.org/10.1145/1146909.1147059", 6, "dac", 2006], ["Behavior and communication co-optimization for systems with sequential communication media", ["Jason Cong", "Yiping Fan", "Guoling Han", "Wei Jiang", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147080", 4, "dac", 2006]], "Ingo Pill": [0, ["Formal analysis of hardware requirements", ["Ingo Pill", "Simone Semprini", "Roberto Cavada", "Marco Roveri", "Roderick Bloem", "Alessandro Cimatti"], "https://doi.org/10.1145/1146909.1147119", 6, "dac", 2006]], "N. Rodriguez": [0, ["Variation-aware analysis: savior of the nanometer era?", ["Sani R. Nassif", "Vijay Pitchumani", "N. Rodriguez", "Dennis Sylvester", "Clive Bittlestone", "Riko Radojcic"], "https://doi.org/10.1145/1146909.1147018", 2, "dac", 2006]], "Janusz Rajski": [0, ["A test pattern ordering algorithm for diagnosis with truncated fail data", ["Gang Chen", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"], "https://doi.org/10.1145/1146909.1147015", 6, "dac", 2006], ["Test response compactor with programmable selector", ["Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/1146909.1147184", 6, "dac", 2006]], "Tad A. Kwasniewski": [0, ["PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations", ["William Bereza", "Yuming Tao", "Shoujun Wang", "Tad A. Kwasniewski", "Rakesh H. Patel"], "https://doi.org/10.1145/1146909.1147164", 4, "dac", 2006]], "Norma Rodriguez": [0, ["An up-stream design auto-fix flow for manufacturability enhancement", ["Jie Yang", "Ethan Cohen", "Cyrus Tabery", "Norma Rodriguez", "Mark Craig"], "https://doi.org/10.1145/1146909.1146931", 4, "dac", 2006]], "Lin Zhong": [0, ["SMERT: energy-efficient design of a multimedia messaging system for mobile devices", ["Lin Zhong", "Bin Wei", "Michael J. Sinclair"], "https://doi.org/10.1145/1146909.1147061", 6, "dac", 2006]], "Pablo Viana": [0, ["Configurable cache subsetting for fast cache tuning", ["Pablo Viana", "Ann Gordon-Ross", "Eamonn J. Keogh", "Edna Barros", "Frank Vahid"], "https://doi.org/10.1145/1146909.1147085", 6, "dac", 2006]], "Sanjay Gupta": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Ali Iranli": [0, ["Backlight dimming in power-aware mobile displays", ["Ali Iranli", "Wonbok Lee", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1147064", 4, "dac", 2006]], "Wolfgang Fichtner": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Wei Jiang": [0, ["Behavior and communication co-optimization for systems with sequential communication media", ["Jason Cong", "Yiping Fan", "Guoling Han", "Wei Jiang", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147080", 4, "dac", 2006]], "Martin Hediger": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Riko Radojcic": [0, ["Variation-aware analysis: savior of the nanometer era?", ["Sani R. Nassif", "Vijay Pitchumani", "N. Rodriguez", "Dennis Sylvester", "Clive Bittlestone", "Riko Radojcic"], "https://doi.org/10.1145/1146909.1147018", 2, "dac", 2006]], "Justin Wenck": [0, ["Circuits for energy harvesting sensor signal processing", ["Rajeevan Amirtharajah", "Justin Wenck", "Jamie Collier", "Jeff Siebert", "Bicky Zhou"], "https://doi.org/10.1145/1146909.1147073", 6, "dac", 2006]], "David T. Blaauw": [0, ["Reliability modeling and management in dynamic microprocessor-based systems", ["Eric Karl", "David T. Blaauw", "Dennis Sylvester", "Trevor N. Mudge"], "https://doi.org/10.1145/1146909.1147174", 4, "dac", 2006]], "Hiroyuki Mizuno": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Ana Hunter": [0, ["How will the fabless model survive?", ["Thomas Hartung", "Jim Kupec", "Ana Hunter", "Brad Paulsen", "Felicia James", "Nick Yu"], "https://doi.org/10.1145/1146909.1146913", 2, "dac", 2006]], "Michiel Steyaert": [0, ["Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard", ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "https://doi.org/10.1145/1146909.1146920", 6, "dac", 2006]], "Ryan Kastner": [0, ["Design space exploration using time and resource duality with the ant colony optimization", ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147028", 4, "dac", 2006], ["Leakage power reduction of embedded memories on FPGAs through location assignment", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147067", 6, "dac", 2006]], "Sherif Hammouda": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Gang Wang": [0.018319702707231045, ["Design space exploration using time and resource duality with the ant colony optimization", ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147028", 4, "dac", 2006]], "James Z. Ma": [0, ["Design tools for reliability analysis", ["Zhihong Liu", "Bruce McGaughy", "James Z. Ma"], "https://doi.org/10.1145/1146909.1146960", 6, "dac", 2006]], "Tadaaki Tanimoto": [0, ["A real time budgeting method for module-level-pipelined bus based system using bus scenarios", ["Tadaaki Tanimoto", "Seiji Yamaguchi", "Akio Nakata", "Teruo Higashino"], "https://doi.org/10.1145/1146909.1146923", 6, "dac", 2006]], "Preeti Ranjan Panda": [0, ["Rapid estimation of control delay from high-level specifications", ["Gagan Raj Gupta", "Madhur Gupta", "Preeti Ranjan Panda"], "https://doi.org/10.1145/1146909.1147029", 4, "dac", 2006]], "Chao Wang": [0.3783327341079712, ["Predicate learning and selective theory deduction for a difference logic solver", ["Chao Wang", "Aarti Gupta", "Malay K. Ganai"], "https://doi.org/10.1145/1146909.1146971", 6, "dac", 2006]], "Saneaki Tamaki": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Lingling Jin": [1.0347806986277241e-10, ["A systematic method for functional unit power estimation in microprocessors", ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1146909.1147053", 4, "dac", 2006]], "Ehsan Pakbaznia": [0, ["Charge recycling in MTCMOS circuits: concept and analysis", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1146940", 6, "dac", 2006]], "Amitava Majumdar": [0, ["Hold time validation on silicon and the relevance of hazards in timing analysis", ["Amitava Majumdar", "Wei-Yu Chen", "Jun Guo"], "https://doi.org/10.1145/1146909.1146994", 6, "dac", 2006]], "Hamed F. Dadgour": [0, ["A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates", ["Hamed F. Dadgour", "Rajiv V. Joshi", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147156", 6, "dac", 2006]], "Rui Shi": [0, ["Efficient escape routing for hexagonal array of high density I/Os", ["Rui Shi", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147162", 6, "dac", 2006]], "Noel Menezes": [0, ["A multi-port current source model for multiple-input switching effects in CMOS library cells", ["Chirayu S. Amin", "Chandramouli V. Kashyap", "Noel Menezes", "Kip Killpack", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146974", 6, "dac", 2006]], "Ting Mei": [0, ["A robust envelope following method applicable to both non-autonomous and oscillatory circuits", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1146909.1147168", 6, "dac", 2006]], "Hiroshi Yagi": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Weixin Wu": [1.2041806485285633e-07, ["Mining global constraints for improving bounded sequential equivalence checking", ["Weixin Wu", "Michael S. Hsiao"], "https://doi.org/10.1145/1146909.1147098", 6, "dac", 2006]], "Amir Nahir": [0, ["Scheduling-based test-case generation for verification of multimedia SoCs", ["Amir Nahir", "Avi Ziv", "Roy Emek", "Tal Keidar", "Nir Ronen"], "https://doi.org/10.1145/1146909.1146999", 4, "dac", 2006]], "Ping-Hung Yuh": [0, ["Placement of digital microfluidic biochips using the t-tree formulation", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1146909.1147145", 4, "dac", 2006]], "Robert Gunzel": [0, ["GreenBus: a generic interconnect fabric for transaction level modelling", ["Wolfgang Klingauf", "Robert Gunzel", "Oliver Bringmann", "Pavel Parfuntseu", "Mark Burton"], "https://doi.org/10.1145/1146909.1147139", 6, "dac", 2006]], "Kanak Agarwal": [0, ["Statistical analysis of SRAM cell stability", ["Kanak Agarwal", "Sani R. Nassif"], "https://doi.org/10.1145/1146909.1146928", 6, "dac", 2006]], "Puneet Gupta": [0, ["Standard cell library optimization for leakage reduction", ["Saumil Shah", "Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1146909.1147157", 4, "dac", 2006]], "Li-Shiuan Peh": [0, ["HybDTM: a coordinated hardware-software approach for dynamic thermal management", ["Amit Kumar", "Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1146909.1147052", 6, "dac", 2006]], "Ansuman Banerjee": [0, ["Test generation games from formal specifications", ["Ansuman Banerjee", "Bhaskar Pal", "Sayantan Das", "Abhijeet Kumar", "Pallab Dasgupta"], "https://doi.org/10.1145/1146909.1147120", 6, "dac", 2006]], "Nikhil Jayakumar": [0, ["A PLA based asynchronous micropipelining approach for subthreshold circuit design", ["Nikhil Jayakumar", "Rajesh Garg", "Bruce Gamache", "Sunil P. Khatri"], "https://doi.org/10.1145/1146909.1147021", 6, "dac", 2006], ["A design approach for radiation-hard digital electronics", ["Rajesh Garg", "Nikhil Jayakumar", "Sunil P. Khatri", "Gwan Choi"], "https://doi.org/10.1145/1146909.1147105", 6, "dac", 2006]], "Wenlong Wei": [0, ["Unknown-tolerance analysis and test-quality control for test response compaction using space compactors", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1145/1146909.1147183", 6, "dac", 2006]], "Yehea I. Ismail": [0, ["Computation of accurate interconnect process parameter values for performance corners under process variations", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1145/1146909.1147110", 4, "dac", 2006]], "Kumar N. Dwarakanath": [0, ["A reconfigurable design-for-debug infrastructure for SoCs", ["Miron Abramovici", "Paul Bradley", "Kumar N. Dwarakanath", "Peter Levin", "Gerard Memmi", "Dave Miller"], "https://doi.org/10.1145/1146909.1146916", 6, "dac", 2006]], "Gary Grise": [0, ["A flexible and scalable methodology for GHz-speed structural test", ["Vikram Iyengar", "Gary Grise", "Mark Taylor"], "https://doi.org/10.1145/1146909.1146992", 6, "dac", 2006]], "Lei Yang": [0.001596404705196619, ["High-performance operating system controlled memory compression", ["Lei Yang", "Haris Lekatsas", "Robert P. Dick"], "https://doi.org/10.1145/1146909.1147086", 4, "dac", 2006]], "Mark Taylor": [0, ["A flexible and scalable methodology for GHz-speed structural test", ["Vikram Iyengar", "Gary Grise", "Mark Taylor"], "https://doi.org/10.1145/1146909.1146992", 6, "dac", 2006]], "Andreas Glowatz": [0, ["Fault detection and diagnosis with parity trees for space compaction of test responses", ["Harald P. E. Vranken", "Sandeep Kumar Goel", "Andreas Glowatz", "Jurgen Schloffel", "Friedrich Hapke"], "https://doi.org/10.1145/1146909.1147185", 4, "dac", 2006]], "Sheldon X.-D. Tan": [0, ["A systematic method for functional unit power estimation in microprocessors", ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1146909.1147053", 4, "dac", 2006]], "Sachin S. Sapatnekar": [0, ["Statistical timing analysis with correlated non-gaussian parameters using independent component analysis", ["Jaskirat Singh", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1146909.1146953", 6, "dac", 2006], ["Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing", ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1146909.1147022", 4, "dac", 2006]], "Bruno Bougard": [0, ["Energy-scalable OFDM transmitter design and control", ["Bjorn Debaillie", "Bruno Bougard", "Gregory Lenoir", "Gerd Vandersteen", "Francky Catthoor"], "https://doi.org/10.1145/1146909.1147050", 6, "dac", 2006]], "Jamee Abdulhafiz": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Sujan Pandey": [0, ["Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint", ["Sujan Pandey", "Manfred Glesner"], "https://doi.org/10.1145/1146909.1147078", 6, "dac", 2006]], "Diana Marculescu": [0, ["MARS-C: modeling and reduction of soft errors in combinational circuits", ["Natasa Miskov-Zivanov", "Diana Marculescu"], "https://doi.org/10.1145/1146909.1147104", 6, "dac", 2006]], "Hao-Cheng Chen": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Pavan K. Kumar": [0, ["Design in reliability for communication designs", ["Uday Reddy Bandi", "Murty Dasaka", "Pavan K. Kumar"], "https://doi.org/10.1145/1146909.1146961", 5, "dac", 2006]], "Qiuyang Li": [0, ["Steiner network construction for timing critical nets", ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1146909.1147010", 6, "dac", 2006]], "Wolfgang Klingauf": [0, ["GreenBus: a generic interconnect fabric for transaction level modelling", ["Wolfgang Klingauf", "Robert Gunzel", "Oliver Bringmann", "Pavel Parfuntseu", "Mark Burton"], "https://doi.org/10.1145/1146909.1147139", 6, "dac", 2006]], "Albert Martinez": [0, ["A parallelized way to provide data encryption and integrity checking on a processor-memory bus", ["Reouven Elbaz", "Lionel Torres", "Gilles Sassatelli", "Pierre Guillemin", "Michel Bardouillet", "Albert Martinez"], "https://doi.org/10.1145/1146909.1147042", 4, "dac", 2006]], "Yuhong Fu": [0, ["A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming", ["Min Zhao", "Rajendran Panda", "Savithri Sundareswaran", "Shu Yan", "Yuhong Fu"], "https://doi.org/10.1145/1146909.1146967", 6, "dac", 2006]], "Jaskirat Singh": [0, ["Statistical timing analysis with correlated non-gaussian parameters using independent component analysis", ["Jaskirat Singh", "Sachin S. Sapatnekar"], "https://doi.org/10.1145/1146909.1146953", 6, "dac", 2006]], "Constantin Pistol": [0, ["Design automation for DNA self-assembled nanostructures", ["Constantin Pistol", "Alvin R. Lebeck", "Chris Dwyer"], "https://doi.org/10.1145/1146909.1147143", 6, "dac", 2006]], "Eiji Yamamoto": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Chandramouli V. Kashyap": [0, ["A multi-port current source model for multiple-input switching effects in CMOS library cells", ["Chirayu S. Amin", "Chandramouli V. Kashyap", "Noel Menezes", "Kip Killpack", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146974", 6, "dac", 2006]], "Ege Engin": [0, ["System level signal and power integrity analysis methodology for system-in-package applications", ["Rohan Mandrekar", "Krishna Bharath", "Krishna Srinivasan", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1146909.1147163", 4, "dac", 2006]], "Chris C. N. Chu": [5.475139508437366e-10, ["Optimal cell flipping in placement and floorplanning", ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1146909.1147189", 6, "dac", 2006]], "Vijay Raghunathan": [0, ["Harvesting aware power management for sensor networks", ["Aman Kansal", "Jason Hsu", "Mani B. Srivastava", "Vijay Raghunathan"], "https://doi.org/10.1145/1146909.1147075", 6, "dac", 2006]], "Hyung-Ock Kim": [0.9999645948410034, ["Physical design methodology of power gating circuits for standard-cell-based design", ["Hyung-Ock Kim", "Youngsoo Shin", "Hyuk Kim", "Iksoo Eo"], "https://doi.org/10.1145/1146909.1146942", 4, "dac", 2006]], "Ralph Sprang": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Bipul C. Paul": [0, ["Modeling and analysis of circuit performance of ballistic CNFET", ["Bipul C. Paul", "Shinobu Fujita", "Masaki Okajima", "Thomas Lee"], "https://doi.org/10.1145/1146909.1147092", 6, "dac", 2006]], "Sri Parameswaran": [0, ["IMPRES: integrated monitoring for processor reliability and security", ["Roshan G. Ragel", "Sri Parameswaran"], "https://doi.org/10.1145/1146909.1147041", 4, "dac", 2006]], "Rustam Nabiev": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006]], "Seiji Yamaguchi": [0, ["A real time budgeting method for module-level-pipelined bus based system using bus scenarios", ["Tadaaki Tanimoto", "Seiji Yamaguchi", "Akio Nakata", "Teruo Higashino"], "https://doi.org/10.1145/1146909.1146923", 6, "dac", 2006]], "Hektor Meier": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Avnish R. Brahmbhatt": [0, ["Low-power bus encoding using an adaptive hybrid algorithm", ["Avnish R. Brahmbhatt", "Jingyi Zhang", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1146909.1147158", 4, "dac", 2006]], "Brian DeRenzi": [0, ["Design space exploration using time and resource duality with the ant colony optimization", ["Gang Wang", "Wenrui Gong", "Brian DeRenzi", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147028", 4, "dac", 2006]], "Jose Monteiro": [0, ["Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose Monteiro"], "https://doi.org/10.1145/1146909.1147079", 6, "dac", 2006]], "Malay K. Ganai": [0, ["Predicate learning and selective theory deduction for a difference logic solver", ["Chao Wang", "Aarti Gupta", "Malay K. Ganai"], "https://doi.org/10.1145/1146909.1146971", 6, "dac", 2006]], "Erik Brockmeyer": [0, ["Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies", ["Ilya Issenin", "Erik Brockmeyer", "Bart Durinck", "Nikil D. Dutt"], "https://doi.org/10.1145/1146909.1146925", 4, "dac", 2006]], "Yervant Zorian": [0, ["Decision-making for complex SoCs in consumer electronic products", ["Ron Wilson", "Yervant Zorian"], "https://doi.org/10.1145/1146909.1146910", 0, "dac", 2006], ["Tradeoffs and choices for emerging SoCs in high-end applications", ["Nic Mokhoff", "Yervant Zorian"], "https://doi.org/10.1145/1146909.1146911", 0, "dac", 2006]], "Tetsuya Yamada": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Richard Weiss": [0, ["A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors", ["Vladimir Stojanovic", "R. Iris Bahar", "Jennifer Dworak", "Richard Weiss"], "https://doi.org/10.1145/1146909.1147087", 4, "dac", 2006]], "Lawrence T. Pileggi": [0, ["Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1146909.1146941", 6, "dac", 2006], ["Architecture-aware FPGA placement using metric embedding", ["Padmini Gopalakrishnan", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1146909.1147033", 6, "dac", 2006]], "Alberto Rosti": [0, ["A model-driven design environment for embedded systems", ["Elvinia Riccobene", "Patrizia Scandurra", "Alberto Rosti", "Sara Bocchio"], "https://doi.org/10.1145/1146909.1147141", 4, "dac", 2006]], "Li-C. Wang": [9.818648686632514e-05, ["Refined statistical static timing analysis through", ["Benjamin N. Lee", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1146909.1146952", 6, "dac", 2006]], "Chih-Yen Lo": [0, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "Go Sado": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Mark M. Budnik": [0, ["A high density, carbon nanotube capacitor for decoupling applications", ["Mark M. Budnik", "Arijit Raychowdhury", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147146", 4, "dac", 2006]], "Wei-Chung Cheng": [0, ["Minimization for LED-backlit TFT-LCDs", ["Wei-Chung Cheng", "Chain-Fu Chao"], "https://doi.org/10.1145/1146909.1147065", 4, "dac", 2006]], "Krishna Srinivasan": [0, ["System level signal and power integrity analysis methodology for system-in-package applications", ["Rohan Mandrekar", "Krishna Bharath", "Krishna Srinivasan", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1146909.1147163", 4, "dac", 2006]], "Pavel Parfuntseu": [0, ["GreenBus: a generic interconnect fabric for transaction level modelling", ["Wolfgang Klingauf", "Robert Gunzel", "Oliver Bringmann", "Pavel Parfuntseu", "Mark Burton"], "https://doi.org/10.1145/1146909.1147139", 6, "dac", 2006]], "Friedrich Hapke": [0, ["Fault detection and diagnosis with parity trees for space compaction of test responses", ["Harald P. E. Vranken", "Sandeep Kumar Goel", "Andreas Glowatz", "Jurgen Schloffel", "Friedrich Hapke"], "https://doi.org/10.1145/1146909.1147185", 4, "dac", 2006]], "Hongyu Chen": [0, ["Communication latency aware low power NoC synthesis", ["Yuanfang Hu", "Yi Zhu", "Hongyu Chen", "Ronald L. Graham", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147058", 6, "dac", 2006]], "Xin Li": [0, ["Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1146909.1146941", 6, "dac", 2006], ["Architecture-aware FPGA placement using metric embedding", ["Padmini Gopalakrishnan", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1146909.1147033", 6, "dac", 2006]], "Jason Cong": [0, ["An efficient and versatile scheduling algorithm based on SDC formulation", ["Jason Cong", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147025", 6, "dac", 2006], ["Optimal simultaneous mapping and clustering for FPGA delay optimization", ["Joey Y. Lin", "Deming Chen", "Jason Cong"], "https://doi.org/10.1145/1146909.1147035", 6, "dac", 2006], ["Optimality study of resource binding with multi-Vdds", ["Deming Chen", "Jason Cong", "Yiping Fan", "Junjuan Xu"], "https://doi.org/10.1145/1146909.1147059", 6, "dac", 2006], ["Behavior and communication co-optimization for systems with sequential communication media", ["Jason Cong", "Yiping Fan", "Guoling Han", "Wei Jiang", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147080", 4, "dac", 2006]], "Martin D. F. Wong": [0, ["A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", ["Lei Cheng", "Liang Deng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1146909.1146944", 4, "dac", 2006], ["Timing-constrained and voltage-island-aware voltage assignment", ["Huaizhi Wu", "Martin D. F. Wong", "I-Min Liu"], "https://doi.org/10.1145/1146909.1147023", 4, "dac", 2006]], "Wei-Shen Wang": [1.0833267616305875e-10, ["Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty", ["Wei-Shen Wang", "Vladik Kreinovich", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1146954", 6, "dac", 2006]], "Marlin H. Mickle": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Naeem Zafar": [0, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Jason G. Brown": [0, ["Multiple-detect ATPG based on physical neighborhoods", ["Jeffrey E. Nelson", "Jason G. Brown", "Rao Desineni", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1146909.1147186", 4, "dac", 2006]], "Praveen Ghanta": [0, ["Stochastic variational analysis of large power grids considering intra-die correlations", ["Praveen Ghanta", "Sarma B. K. Vrudhula", "Sarvesh Bhardwaj", "Rajendran Panda"], "https://doi.org/10.1145/1146909.1146966", 6, "dac", 2006], ["Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "Praveen Ghanta", "Yu Cao"], "https://doi.org/10.1145/1146909.1147109", 6, "dac", 2006]], "Lei He": [0, ["Fast analysis of structured power grid by triangularization based structure preserving model order reduction", ["Hao Yu", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1146909.1146965", 6, "dac", 2006], ["Circuit simulation based obstacle-aware Steiner routing", ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1146909.1147011", 4, "dac", 2006], ["Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction", ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"], "https://doi.org/10.1145/1146909.1147036", 6, "dac", 2006]], "Frank Lambrecht": [0, ["Power-centric design of high-speed I/Os", ["Hamid Hatamkhani", "Frank Lambrecht", "Vladimir Stojanovic", "Chih-Kong Ken Yang"], "https://doi.org/10.1145/1146909.1147130", 6, "dac", 2006]], "Hisashi Kato": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Jie Yang": [0.031336999498307705, ["An up-stream design auto-fix flow for manufacturability enhancement", ["Jie Yang", "Ethan Cohen", "Cyrus Tabery", "Norma Rodriguez", "Mark Craig"], "https://doi.org/10.1145/1146909.1146931", 4, "dac", 2006]], "Gang Chen": [0, ["A test pattern ordering algorithm for diagnosis with truncated fail data", ["Gang Chen", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"], "https://doi.org/10.1145/1146909.1147015", 6, "dac", 2006]], "Paolo Ienne": [0, ["Towards the automatic exploration of arithmetic-circuit architectures", ["Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1145/1146909.1147027", 6, "dac", 2006]], "Rakesh Vattikonda": [0, ["Modeling and minimization of PMOS NBTI effect for robust nanometer design", ["Rakesh Vattikonda", "Wenping Wang", "Yu Cao"], "https://doi.org/10.1145/1146909.1147172", 6, "dac", 2006]], "Yujiro Miyairi": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "R. S. Mitra": [0, ["Building a verification test plan: trading brute force for finesse", ["J. Bergeron", "H. Foster", "A. Piziali", "R. S. Mitra", "Catherine Ahlschlager", "D. Stein"], "https://doi.org/10.1145/1146909.1147113", 2, "dac", 2006]], "Chris Dwyer": [0, ["Design automation for DNA self-assembled nanostructures", ["Constantin Pistol", "Alvin R. Lebeck", "Chris Dwyer"], "https://doi.org/10.1145/1146909.1147143", 6, "dac", 2006]], "Miron Abramovici": [0, ["A reconfigurable design-for-debug infrastructure for SoCs", ["Miron Abramovici", "Paul Bradley", "Kumar N. Dwarakanath", "Peter Levin", "Gerard Memmi", "Dave Miller"], "https://doi.org/10.1145/1146909.1146916", 6, "dac", 2006]], "D. Saias": [0, ["Tomorrow's analog: just dead or just different?", ["Shekhar Y. Borkar", "Robert W. Brodersen", "Jue-Hsien Chern", "Eric Naviasky", "D. Saias", "Charles Sodini"], "https://doi.org/10.1145/1146909.1147089", 2, "dac", 2006]], "John W. Fattaruso": [0, ["4.25 Gb/s laser driver: design challenges and EDA tool limitations", ["Benjamin Sheahan", "John W. Fattaruso", "Jennifer Wong", "Karlheinz Muth", "Boris Murmann"], "https://doi.org/10.1145/1146909.1147129", 4, "dac", 2006]], "Takashi Omizo": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Tamer Ragheb": [0, ["SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers", ["Arthur Nieuwoudt", "Tamer Ragheb", "Yehia Massoud"], "https://doi.org/10.1145/1146909.1147133", 6, "dac", 2006]], "Arijit Raychowdhury": [0, ["A high density, carbon nanotube capacitor for decoupling applications", ["Mark M. Budnik", "Arijit Raychowdhury", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147146", 4, "dac", 2006]], "Joshua Fazekas": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Doug Josephson": [0, ["The good, the bad, and the ugly of silicon debug", ["Doug Josephson"], "https://doi.org/10.1145/1146909.1146915", 4, "dac", 2006]], "Nikil D. Dutt": [0, ["Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies", ["Ilya Issenin", "Erik Brockmeyer", "Bart Durinck", "Nikil D. Dutt"], "https://doi.org/10.1145/1146909.1146925", 4, "dac", 2006]], "Naohiko Irie": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Sorin Dobre": [0, ["Standard cell characterization considering lithography induced variations", ["Ke Cao", "Sorin Dobre", "Jiang Hu"], "https://doi.org/10.1145/1146909.1147111", 4, "dac", 2006]], "Samson Melamed": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Pu Liu": [0, ["A systematic method for functional unit power estimation in microprocessors", ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1146909.1147053", 4, "dac", 2006]], "Stephen A. Edwards": [0, ["Synthesis of high-performance packet processing pipelines", ["Cristian Soviani", "Ilija Hadzic", "Stephen A. Edwards"], "https://doi.org/10.1145/1146909.1147081", 4, "dac", 2006]], "Abhik Roychoudhury": [0, ["Efficient detection and exploitation of infeasible paths for software timing analysis", ["Vivy Suhendra", "Tulika Mitra", "Abhik Roychoudhury", "Ting Chen"], "https://doi.org/10.1145/1146909.1147002", 6, "dac", 2006]], "Youngjin Cho": [0.9949708133935928, ["High-level power management of embedded systems with application-specific energy cost functions", ["Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147057", 6, "dac", 2006]], "Sarma B. K. Vrudhula": [0, ["Stochastic variational analysis of large power grids considering intra-die correlations", ["Praveen Ghanta", "Sarma B. K. Vrudhula", "Sarvesh Bhardwaj", "Rajendran Panda"], "https://doi.org/10.1145/1146909.1146966", 6, "dac", 2006], ["Extending the lifetime of fuel cell based hybrid systems", ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147056", 6, "dac", 2006], ["High-level power management of embedded systems with application-specific energy cost functions", ["Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147057", 6, "dac", 2006], ["Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "Praveen Ghanta", "Yu Cao"], "https://doi.org/10.1145/1146909.1147109", 6, "dac", 2006]], "Huaizhi Wu": [1.6791897299722747e-11, ["Timing-constrained and voltage-island-aware voltage assignment", ["Huaizhi Wu", "Martin D. F. Wong", "I-Min Liu"], "https://doi.org/10.1145/1146909.1147023", 4, "dac", 2006]], "A. Sharan": [0, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Hsiu-Chen Peng": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Francesco Poletti": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006], ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006]], "Umit Y. Ogras": [0, ["Design space exploration and prototyping for on-chip multimedia applications", ["Hyung Gyu Lee", "Umit Y. Ogras", "Radu Marculescu", "Naehyuck Chang"], "https://doi.org/10.1145/1146909.1146949", 6, "dac", 2006], ["Prediction-based flow control for network-on-chip traffic", ["Umit Y. Ogras", "Radu Marculescu"], "https://doi.org/10.1145/1146909.1147123", 6, "dac", 2006]], "Simone Semprini": [0, ["Formal analysis of hardware requirements", ["Ingo Pill", "Simone Semprini", "Roberto Cavada", "Marco Roveri", "Roderick Bloem", "Alessandro Cimatti"], "https://doi.org/10.1145/1146909.1147119", 6, "dac", 2006]], "Luca Benini": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006], ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006], ["A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip", ["Srinivasan Murali", "David Atienza", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1146909.1147124", 4, "dac", 2006]], "Twan Basten": [0, ["Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs", ["Sander Stuijk", "Marc Geilen", "Twan Basten"], "https://doi.org/10.1145/1146909.1147138", 6, "dac", 2006]], "A. Piziali": [0, ["Building a verification test plan: trading brute force for finesse", ["J. Bergeron", "H. Foster", "A. Piziali", "R. S. Mitra", "Catherine Ahlschlager", "D. Stein"], "https://doi.org/10.1145/1146909.1147113", 2, "dac", 2006]], "S. Burke": [0, ["Entering the hot zone: can you handle the heat and be cool?", ["A. Yang", "R. Chandra", "S. Burke", "J. A. DeLaCruz", "S. Santhanam", "U. Ko"], "https://doi.org/10.1145/1146909.1146957", 2, "dac", 2006]], "Yuantao Peng": [0, ["Low-power repeater insertion with both delay and slew rate constraints", ["Yuantao Peng", "Xun Liu"], "https://doi.org/10.1145/1146909.1146989", 6, "dac", 2006]], "Sunil P. Khatri": [0, ["A PLA based asynchronous micropipelining approach for subthreshold circuit design", ["Nikhil Jayakumar", "Rajesh Garg", "Bruce Gamache", "Sunil P. Khatri"], "https://doi.org/10.1145/1146909.1147021", 6, "dac", 2006], ["A design approach for radiation-hard digital electronics", ["Rajesh Garg", "Nikhil Jayakumar", "Sunil P. Khatri", "Gwan Choi"], "https://doi.org/10.1145/1146909.1147105", 6, "dac", 2006]], "Christopher Mineo": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Hiroyuki Asano": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Ilya Issenin": [0, ["Multiprocessor system-on-chip data reuse analysis for exploring customized memory hierarchies", ["Ilya Issenin", "Erik Brockmeyer", "Bart Durinck", "Nikil D. Dutt"], "https://doi.org/10.1145/1146909.1146925", 4, "dac", 2006]], "Jurgen Ruf": [0, ["Fast falsification based on symbolic bounded property checking", ["Prakash Mohan Peranandam", "Pradeep Kumar Nalla", "Jurgen Ruf", "Roland J. Weiss", "Thomas Kropf", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1146909.1147181", 6, "dac", 2006]], "Lian Duan": [0, ["ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling", ["Kui Wang", "Lian Duan", "Xu Cheng"], "https://doi.org/10.1145/1146909.1147150", 4, "dac", 2006]], "Nizar Romdhane": [0, ["Maintaining consistency between systemC and RTL system designs", ["Alistair C. Bruce", "M. M. Kamal Hashmi", "Andrew Nightingale", "Steve Beavis", "Nizar Romdhane", "Christopher K. Lennard"], "https://doi.org/10.1145/1146909.1146936", 5, "dac", 2006]], "Flavio Carbognani": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Hao Yu": [0.05930156260728836, ["Fast analysis of structured power grid by triangularization based structure preserving model order reduction", ["Hao Yu", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1146909.1146965", 6, "dac", 2006], ["Circuit simulation based obstacle-aware Steiner routing", ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1146909.1147011", 4, "dac", 2006]], "Hao Hua": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Hasan Khalifeh": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006]], "Jeff Siebert": [0, ["Circuits for energy harvesting sensor signal processing", ["Rajeevan Amirtharajah", "Justin Wenck", "Jamie Collier", "Jeff Siebert", "Bicky Zhou"], "https://doi.org/10.1145/1146909.1147073", 6, "dac", 2006]], "John Keane": [0, ["Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing", ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1146909.1147022", 4, "dac", 2006]], "Bruce McGaughy": [0, ["Design tools for reliability analysis", ["Zhihong Liu", "Bruce McGaughy", "James Z. Ma"], "https://doi.org/10.1145/1146909.1146960", 6, "dac", 2006]], "Minsik Cho": [0.5, ["BoxRouter: a new global router based on box expansion and progressive ILP", ["Minsik Cho", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147009", 6, "dac", 2006]], "James T. Cain": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Paulo F. Flores": [0, ["Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose Monteiro"], "https://doi.org/10.1145/1146909.1147079", 6, "dac", 2006]], "Yan Meng": [0, ["Leakage power reduction of embedded memories on FPGAs through location assignment", ["Yan Meng", "Timothy Sherwood", "Ryan Kastner"], "https://doi.org/10.1145/1146909.1147067", 6, "dac", 2006]], "Chen-Hsing Wang": [6.569347306140116e-06, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "Xinping Zhu": [0, ["Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery", ["Xinping Zhu", "Wei Qin"], "https://doi.org/10.1145/1146909.1146926", 4, "dac", 2006]], "Murari Mani": [0, ["Gain-based technology mapping for minimum runtime leakage under input vector uncertainty", ["Ashish Kumar Singh", "Murari Mani", "Ruchir Puri", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1147046", 6, "dac", 2006]], "Takumi Okamoto": [0, ["Budgeting-free hierarchical design method for large scale and high-performance LSIs", ["Yuichi Nakamura", "Mitsuru Tagata", "Takumi Okamoto", "Shigeyoshi Tawada", "Ko Yoshikawa"], "https://doi.org/10.1145/1146909.1147151", 4, "dac", 2006]], "Yu-Chin Hsu": [0, ["Visibility enhancement for silicon debug", ["Yu-Chin Hsu", "Fur-Shing Tsai", "Wells Jong", "Ying-Tsai Chang"], "https://doi.org/10.1145/1146909.1146917", 6, "dac", 2006]], "Hamid Hatamkhani": [0, ["Power-centric design of high-speed I/Os", ["Hamid Hatamkhani", "Frank Lambrecht", "Vladimir Stojanovic", "Chih-Kong Ken Yang"], "https://doi.org/10.1145/1146909.1147130", 6, "dac", 2006]], "Frank Vahid": [0, ["Configurable cache subsetting for fast cache tuning", ["Pablo Viana", "Ann Gordon-Ross", "Eamonn J. Keogh", "Edna Barros", "Frank Vahid"], "https://doi.org/10.1145/1146909.1147085", 6, "dac", 2006]], "Guo Yu": [0.0030625301878899336, ["Lookup table based simulation and statistical modeling of Sigma-Delta ADCs", ["Guo Yu", "Peng Li"], "https://doi.org/10.1145/1146909.1147169", 6, "dac", 2006]], "Alon Gluska": [0, ["Practical methods in coverage-oriented verification of the merom microprocessor", ["Alon Gluska"], "https://doi.org/10.1145/1146909.1146996", 6, "dac", 2006]], "Chia-Lin Yang": [0.0003973046550527215, ["Placement of digital microfluidic biochips using the t-tree formulation", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1146909.1147145", 4, "dac", 2006]], "Mani B. Srivastava": [0, ["Harvesting aware power management for sensor networks", ["Aman Kansal", "Jason Hsu", "Mani B. Srivastava", "Vijay Raghunathan"], "https://doi.org/10.1145/1146909.1147075", 6, "dac", 2006]], "M. Hommel": [0, ["Practical aspects of reliability analysis for IC designs", ["T. Pompl", "C. Schlunder", "M. Hommel", "H. Nielen", "J. Schneider"], "https://doi.org/10.1145/1146909.1146962", 6, "dac", 2006]], "J. Schneider": [0, ["Practical aspects of reliability analysis for IC designs", ["T. Pompl", "C. Schlunder", "M. Hommel", "H. Nielen", "J. Schneider"], "https://doi.org/10.1145/1146909.1146962", 6, "dac", 2006]], "Roy Emek": [0, ["Scheduling-based test-case generation for verification of multimedia SoCs", ["Amir Nahir", "Avi Ziv", "Roy Emek", "Tal Keidar", "Nir Ronen"], "https://doi.org/10.1145/1146909.1146999", 4, "dac", 2006]], "Suren Ramasubbu": [0, ["Efficient simulation of critical synchronous dataflow graphs", ["Chia-Jui Hsu", "Suren Ramasubbu", "Ming-Yung Ko", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1146909.1147137", 6, "dac", 2006]], "Qinke Wang": [7.103475354597322e-06, ["Timing-driven Steiner trees are (practically) free", ["Charles J. Alpert", "Andrew B. Kahng", "Cliff C. N. Sze", "Qinke Wang"], "https://doi.org/10.1145/1146909.1147012", 4, "dac", 2006]], "Ying-Tsai Chang": [2.6600344648318452e-12, ["Visibility enhancement for silicon debug", ["Yu-Chin Hsu", "Fur-Shing Tsai", "Wells Jong", "Ying-Tsai Chang"], "https://doi.org/10.1145/1146909.1146917", 6, "dac", 2006]], "Alvin R. Lebeck": [0, ["Design automation for DNA self-assembled nanostructures", ["Constantin Pistol", "Alvin R. Lebeck", "Chris Dwyer"], "https://doi.org/10.1145/1146909.1147143", 6, "dac", 2006]], "Yuan-Chin Liu": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "C. Schlunder": [0, ["Practical aspects of reliability analysis for IC designs", ["T. Pompl", "C. Schlunder", "M. Hommel", "H. Nielen", "J. Schneider"], "https://doi.org/10.1145/1146909.1146962", 6, "dac", 2006]], "Yehia Massoud": [0, ["SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers", ["Arthur Nieuwoudt", "Tamer Ragheb", "Yehia Massoud"], "https://doi.org/10.1145/1146909.1147133", 6, "dac", 2006]], "Yow-Tyng Nieh": [0, ["Register binding for clock period minimization", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Yow-Tyng Nieh", "Wei-Chieh Yu"], "https://doi.org/10.1145/1146909.1147026", 6, "dac", 2006]], "Mango Chia-Tso Chao": [0, ["Unknown-tolerance analysis and test-quality control for test response compaction using space compactors", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1145/1146909.1147183", 6, "dac", 2006]], "Fernando De Bernardinis": [0, ["A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW", ["Pierluigi Nuzzo", "Geert Van der Plas", "Fernando De Bernardinis", "Liesbet Van der Perre", "Bert Gyselinckx", "Pierangelo Terreni"], "https://doi.org/10.1145/1146909.1147132", 6, "dac", 2006]], "Wei Qin": [0, ["Prototyping a fault-tolerant multiprocessor SoC with run-time fault recovery", ["Xinping Zhu", "Wei Qin"], "https://doi.org/10.1145/1146909.1146926", 4, "dac", 2006]], "Rouwaida Kanj": [0, ["Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events", ["Rouwaida Kanj", "Rajiv V. Joshi", "Sani R. Nassif"], "https://doi.org/10.1145/1146909.1146930", 4, "dac", 2006]], "H. Foster": [0, ["Building a verification test plan: trading brute force for finesse", ["J. Bergeron", "H. Foster", "A. Piziali", "R. S. Mitra", "Catherine Ahlschlager", "D. Stein"], "https://doi.org/10.1145/1146909.1147113", 2, "dac", 2006]], "B. Traw": [0, ["Design challenges for next-generation multimedia, game and entertainment platforms", ["John M. Cohn", "Jeong-Taek Kong", "Chris Malachowsky", "Rich Tobias", "B. Traw"], "https://doi.org/10.1145/1146909.1147031", 0, "dac", 2006]], "Alistair C. Bruce": [0, ["Maintaining consistency between systemC and RTL system designs", ["Alistair C. Bruce", "M. M. Kamal Hashmi", "Andrew Nightingale", "Steve Beavis", "Nizar Romdhane", "Christopher K. Lennard"], "https://doi.org/10.1145/1146909.1146936", 5, "dac", 2006]], "Qing-An Zeng": [0, ["DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip", ["Ming Li", "Qing-An Zeng", "Wen-Ben Jone"], "https://doi.org/10.1145/1146909.1147125", 4, "dac", 2006]], "Larry McConville": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Pallab Dasgupta": [0, ["Test generation games from formal specifications", ["Ansuman Banerjee", "Bhaskar Pal", "Sayantan Das", "Abhijeet Kumar", "Pallab Dasgupta"], "https://doi.org/10.1145/1146909.1147120", 6, "dac", 2006]], "Masaki Okajima": [0, ["Modeling and analysis of circuit performance of ballistic CNFET", ["Bipul C. Paul", "Shinobu Fujita", "Masaki Okajima", "Thomas Lee"], "https://doi.org/10.1145/1146909.1147092", 6, "dac", 2006]], "Alex Doboli": [0, ["Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling", ["Ying Wei", "Alex Doboli"], "https://doi.org/10.1145/1146909.1147167", 6, "dac", 2006]], "Wenjing Rao": [0, ["Topology aware mapping of logic functions onto nanowire-based crossbar architectures", ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "https://doi.org/10.1145/1146909.1147093", 4, "dac", 2006]], "Kenji Hirose": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Bin Wei": [0, ["SMERT: energy-efficient design of a multimedia messaging system for mobile devices", ["Lin Zhong", "Bin Wei", "Michael J. Sinclair"], "https://doi.org/10.1145/1146909.1147061", 6, "dac", 2006]], "Hazem Said": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Hanif Fatemi": [0, ["Statistical logic cell delay analysis using a current-based model", ["Hanif Fatemi", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1146975", 4, "dac", 2006]], "Marc Geilen": [0, ["Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs", ["Sander Stuijk", "Marc Geilen", "Twan Basten"], "https://doi.org/10.1145/1146909.1147138", 6, "dac", 2006]], "Tulika Mitra": [0, ["Exploiting forwarding to improve data bandwidth of instruction-set extensions", ["Ramkumar Jayaseelan", "Haibin Liu", "Tulika Mitra"], "https://doi.org/10.1145/1146909.1146924", 6, "dac", 2006], ["Efficient detection and exploitation of infeasible paths for software timing analysis", ["Vivy Suhendra", "Tulika Mitra", "Abhik Roychoudhury", "Ting Chen"], "https://doi.org/10.1145/1146909.1147002", 6, "dac", 2006]], "Thierry Lemeunier": [0, ["Transistor abstraction for the functional verification of FPGAs", ["Guy Dupenloup", "Thierry Lemeunier", "Roland Mayr"], "https://doi.org/10.1145/1146909.1147179", 4, "dac", 2006]], "Saptarshi Biswas": [0, ["Directed-simulation assisted formal verification of serial protocol and bridge", ["Saurav Gorai", "Saptarshi Biswas", "Lovleen Bhatia", "Praveen Tiwari", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1147096", 6, "dac", 2006]], "Koji Ohno": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Grant Martin": [0, ["Overview of the MPSoC design challenge", ["Grant Martin"], "https://doi.org/10.1145/1146909.1146980", 6, "dac", 2006]], "Reiko Tsuchihashi": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "R. D. Shawn Blanton": [0, ["Multiple-detect ATPG based on physical neighborhoods", ["Jeffrey E. Nelson", "Jason G. Brown", "Rao Desineni", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1146909.1147186", 4, "dac", 2006]], "Sander Stuijk": [0, ["Exploring trade-offs in buffer requirements and throughput constraints for synchronous dataflow graphs", ["Sander Stuijk", "Marc Geilen", "Twan Basten"], "https://doi.org/10.1145/1146909.1147138", 6, "dac", 2006]], "M. M. Kamal Hashmi": [0, ["Maintaining consistency between systemC and RTL system designs", ["Alistair C. Bruce", "M. M. Kamal Hashmi", "Andrew Nightingale", "Steve Beavis", "Nizar Romdhane", "Christopher K. Lennard"], "https://doi.org/10.1145/1146909.1146936", 5, "dac", 2006]], "Motoki Higashida": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Jiayong Le": [0, ["Projection-based statistical analysis of full-chip leakage power with non-log-normal distributions", ["Xin Li", "Jiayong Le", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1146909.1146941", 6, "dac", 2006]], "Boris Murmann": [0, ["4.25 Gb/s laser driver: design challenges and EDA tool limitations", ["Benjamin Sheahan", "John W. Fattaruso", "Jennifer Wong", "Karlheinz Muth", "Boris Murmann"], "https://doi.org/10.1145/1146909.1147129", 4, "dac", 2006]], "Aimen Bouchhima": [0, ["Programming models and HW-SW interfaces abstraction for multi-processor SoC", ["Ahmed Amine Jerraya", "Aimen Bouchhima", "Frederic Petrot"], "https://doi.org/10.1145/1146909.1146981", 6, "dac", 2006]], "Elvinia Riccobene": [0, ["A model-driven design environment for embedded systems", ["Elvinia Riccobene", "Patrizia Scandurra", "Alberto Rosti", "Sara Bocchio"], "https://doi.org/10.1145/1146909.1147141", 4, "dac", 2006]], "Po-Kuan Huang": [0, ["Leakage-aware intraprogram voltage scaling for embedded processors", ["Po-Kuan Huang", "Soheil Ghiasi"], "https://doi.org/10.1145/1146909.1147003", 6, "dac", 2006]], "Willy M. C. Sansen": [0, ["Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard", ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "https://doi.org/10.1145/1146909.1146920", 6, "dac", 2006]], "Srihari Cadambi": [0, ["Signature-based workload estimation for mobile 3D graphics", ["Bren Mochocki", "Kanishka Lahiri", "Srihari Cadambi", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/1146909.1147062", 6, "dac", 2006]], "Arthur Nieuwoudt": [0, ["SOC-NLNA: synthesis and optimization for fully integrated narrow-band CMOS low noise amplifiers", ["Arthur Nieuwoudt", "Tamer Ragheb", "Yehia Massoud"], "https://doi.org/10.1145/1146909.1147133", 6, "dac", 2006]], "Huang-Yu Chen": [0, ["Novel full-chip gridless routing considering double-via insertion", ["Huang-Yu Chen", "Mei-Fang Chiang", "Yao-Wen Chang", "Lumdo Chen", "Brian Han"], "https://doi.org/10.1145/1146909.1147101", 6, "dac", 2006]], "Qinru Qiu": [0, ["Low-power bus encoding using an adaptive hybrid algorithm", ["Avnish R. Brahmbhatt", "Jingyi Zhang", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1146909.1147158", 4, "dac", 2006]], "Yusuke Kanno": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Paul Mesa": [0, ["Circuit simulation based obstacle-aware Steiner routing", ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1146909.1147011", 4, "dac", 2006]], "Weiping Shi": [0, ["Model order reduction of linear networks with massive ports via frequency-dependent port packing", ["Peng Li", "Weiping Shi"], "https://doi.org/10.1145/1146909.1146978", 6, "dac", 2006], ["Buffer insertion in large circuits with constructive solution search techniques", ["Mandar Waghmode", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1146909.1146988", 6, "dac", 2006], ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006]], "Sarvesh Bhardwaj": [0, ["Stochastic variational analysis of large power grids considering intra-die correlations", ["Praveen Ghanta", "Sarma B. K. Vrudhula", "Sarvesh Bhardwaj", "Rajendran Panda"], "https://doi.org/10.1145/1146909.1146966", 6, "dac", 2006], ["Modeling of intra-die process variations for accurate analysis and optimization of nano-scale circuits", ["Sarvesh Bhardwaj", "Sarma B. K. Vrudhula", "Praveen Ghanta", "Yu Cao"], "https://doi.org/10.1145/1146909.1147109", 6, "dac", 2006]], "De-Shiuan Chiou": [0, ["Timing driven power gating", ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang", "Chingwei Yeh"], "https://doi.org/10.1145/1146909.1146945", 4, "dac", 2006]], "Krishnendu Chakrabarty": [0, ["Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*", ["William L. Hwang", "Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1146909.1147144", 6, "dac", 2006]], "Gerard Memmi": [0, ["A reconfigurable design-for-debug infrastructure for SoCs", ["Miron Abramovici", "Paul Bradley", "Kumar N. Dwarakanath", "Peter Levin", "Gerard Memmi", "Dave Miller"], "https://doi.org/10.1145/1146909.1146916", 6, "dac", 2006]], "Jyh-Shin Pan": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Chirag S. Patel": [0, ["Silicon carrier for computer systems", ["Chirag S. Patel"], "https://doi.org/10.1145/1146909.1147128", 6, "dac", 2006]], "Pierre Guillemin": [0, ["A parallelized way to provide data encryption and integrity checking on a processor-memory bus", ["Reouven Elbaz", "Lionel Torres", "Gilles Sassatelli", "Pierre Guillemin", "Michel Bardouillet", "Albert Martinez"], "https://doi.org/10.1145/1146909.1147042", 4, "dac", 2006]], "Peter Levin": [0, ["A reconfigurable design-for-debug infrastructure for SoCs", ["Miron Abramovici", "Paul Bradley", "Kumar N. Dwarakanath", "Peter Levin", "Gerard Memmi", "Dave Miller"], "https://doi.org/10.1145/1146909.1146916", 6, "dac", 2006]], "Xu Cheng": [0, ["ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling", ["Kui Wang", "Lian Duan", "Xu Cheng"], "https://doi.org/10.1145/1146909.1147150", 4, "dac", 2006]], "Aman Kansal": [0, ["Harvesting aware power management for sensor networks", ["Aman Kansal", "Jason Hsu", "Mani B. Srivastava", "Vijay Raghunathan"], "https://doi.org/10.1145/1146909.1147075", 6, "dac", 2006]], "Erwin J. Prinz": [0, ["The zen of nonvolatile memories", ["Erwin J. Prinz"], "https://doi.org/10.1145/1146909.1147117", 6, "dac", 2006]], "Xiaobo Sharon Hu": [0, ["Signature-based workload estimation for mobile 3D graphics", ["Bren Mochocki", "Kanishka Lahiri", "Srihari Cadambi", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/1146909.1147062", 6, "dac", 2006]], "Swagato Chakraborty": [0, ["A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures", ["Chuanyi Yang", "Swagato Chakraborty", "Dipanjan Gope", "Vikram Jandhyala"], "https://doi.org/10.1145/1146909.1147173", 4, "dac", 2006]], "Rajarshi Mukherjee": [0, ["Systematic temperature sensor allocation and placement for microprocessors", ["Rajarshi Mukherjee", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1146909.1147051", 6, "dac", 2006]], "Ching-Ho Chu": [0.008389150723814964, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Giovanni De Micheli": [0, ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006], ["A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip", ["Srinivasan Murali", "David Atienza", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1146909.1147124", 4, "dac", 2006]], "Dave Miller": [0, ["A reconfigurable design-for-debug infrastructure for SoCs", ["Miron Abramovici", "Paul Bradley", "Kumar N. Dwarakanath", "Peter Levin", "Gerard Memmi", "Dave Miller"], "https://doi.org/10.1145/1146909.1146916", 6, "dac", 2006]], "Xavier Guerin": [0, ["Buffer memory optimization for video codec application modeled in Simulink", ["Sang-Il Han", "Xavier Guerin", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1146909.1147084", 6, "dac", 2006]], "Richard B. Brown": [0, ["Clock buffer and wire sizing using sequential programming", ["Matthew R. Guthaus", "Dennis Sylvester", "Richard B. Brown"], "https://doi.org/10.1145/1146909.1147171", 6, "dac", 2006]], "Ron Wilson": [0, ["Decision-making for complex SoCs in consumer electronic products", ["Ron Wilson", "Yervant Zorian"], "https://doi.org/10.1145/1146909.1146910", 0, "dac", 2006]], "Georges G. E. Gielen": [0, ["Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard", ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "https://doi.org/10.1145/1146909.1146920", 6, "dac", 2006]], "Xiushan Feng": [0, ["Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification", ["Xiushan Feng", "Alan J. Hu"], "https://doi.org/10.1145/1146909.1147178", 6, "dac", 2006]], "Chia-Jui Hsu": [0, ["Efficient simulation of critical synchronous dataflow graphs", ["Chia-Jui Hsu", "Suren Ramasubbu", "Ming-Yung Ko", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1146909.1147137", 6, "dac", 2006]], "J. Bergeron": [0, ["Building a verification test plan: trading brute force for finesse", ["J. Bergeron", "H. Foster", "A. Piziali", "R. S. Mitra", "Catherine Ahlschlager", "D. Stein"], "https://doi.org/10.1145/1146909.1147113", 2, "dac", 2006]], "Soha Hassoun": [0, ["Gate sizing: finFETs vs 32nm bulk MOSFETs", ["Brian Swahn", "Soha Hassoun"], "https://doi.org/10.1145/1146909.1147047", 4, "dac", 2006]], "U. Ko": [0.5, ["Entering the hot zone: can you handle the heat and be cool?", ["A. Yang", "R. Chandra", "S. Burke", "J. A. DeLaCruz", "S. Santhanam", "U. Ko"], "https://doi.org/10.1145/1146909.1146957", 2, "dac", 2006]], "Wei Wu": [0.00018742437532637268, ["A systematic method for functional unit power estimation in microprocessors", ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1146909.1147053", 4, "dac", 2006]], "Guoling Han": [2.3536603066531825e-07, ["Behavior and communication co-optimization for systems with sequential communication media", ["Jason Cong", "Yiping Fan", "Guoling Han", "Wei Jiang", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147080", 4, "dac", 2006]], "Lumdo Chen": [0, ["Novel full-chip gridless routing considering double-via insertion", ["Huang-Yu Chen", "Mei-Fang Chiang", "Yao-Wen Chang", "Lumdo Chen", "Brian Han"], "https://doi.org/10.1145/1146909.1147101", 6, "dac", 2006]], "Zhuo Li": [0, ["Buffer insertion in large circuits with constructive solution search techniques", ["Mandar Waghmode", "Zhuo Li", "Weiping Shi"], "https://doi.org/10.1145/1146909.1146988", 6, "dac", 2006], ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006]], "Chi-Ying Tsui": [0, ["Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems", ["Lap-Fai Leung", "Chi-Ying Tsui"], "https://doi.org/10.1145/1146909.1147122", 6, "dac", 2006]], "Nir Ronen": [0, ["Scheduling-based test-case generation for verification of multimedia SoCs", ["Amir Nahir", "Avi Ziv", "Roy Emek", "Tal Keidar", "Nir Ronen"], "https://doi.org/10.1145/1146909.1146999", 4, "dac", 2006]], "Kory Schoenfliess": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Ken Tatezawa": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Ashish Kumar Singh": [0, ["Gain-based technology mapping for minimum runtime leakage under input vector uncertainty", ["Ashish Kumar Singh", "Murari Mani", "Ruchir Puri", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1147046", 6, "dac", 2006]], "Uday Reddy Bandi": [0, ["Design in reliability for communication designs", ["Uday Reddy Bandi", "Murty Dasaka", "Pavan K. Kumar"], "https://doi.org/10.1145/1146909.1146961", 5, "dac", 2006]], "Tom Eeckelaert": [0, ["Hierarchical bottom--up analog optimization methodology validated by a delta-sigma A/D converter design for the 802.11a/b/g standard", ["Tom Eeckelaert", "Raf Schoofs", "Georges G. E. Gielen", "Michiel Steyaert", "Willy M. C. Sansen"], "https://doi.org/10.1145/1146909.1146920", 6, "dac", 2006]], "Jaijeet S. Roychowdhury": [0, ["A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1146909.1147166", 6, "dac", 2006], ["A robust envelope following method applicable to both non-autonomous and oscillatory circuits", ["Ting Mei", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1146909.1147168", 6, "dac", 2006]], "Wael M. Badawy": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Mei-Fang Chiang": [0, ["Novel full-chip gridless routing considering double-via insertion", ["Huang-Yu Chen", "Mei-Fang Chiang", "Yao-Wen Chang", "Lumdo Chen", "Brian Han"], "https://doi.org/10.1145/1146909.1147101", 6, "dac", 2006]], "Rohan Mandrekar": [0, ["System level signal and power integrity analysis methodology for system-in-package applications", ["Rohan Mandrekar", "Krishna Bharath", "Krishna Srinivasan", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1146909.1147163", 4, "dac", 2006]], "R. Iris Bahar": [0, ["A cost-effective implementation of an ECC-protected instruction queue for out-of-order microprocessors", ["Vladimir Stojanovic", "R. Iris Bahar", "Jennifer Dworak", "Richard Weiss"], "https://doi.org/10.1145/1146909.1147087", 4, "dac", 2006]], "Venkat Krishnaswamy": [0, ["Towards a C++-based design methodology facilitating sequential equivalence checking", ["Philippe Georgelin", "Venkat Krishnaswamy"], "https://doi.org/10.1145/1146909.1146938", 4, "dac", 2006]], "Benjamin N. Lee": [4.366597204352729e-05, ["Refined statistical static timing analysis through", ["Benjamin N. Lee", "Li-C. Wang", "Magdy S. Abadir"], "https://doi.org/10.1145/1146909.1146952", 6, "dac", 2006]], "Krishna Bharath": [0, ["System level signal and power integrity analysis methodology for system-in-package applications", ["Rohan Mandrekar", "Krishna Bharath", "Krishna Srinivasan", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1146909.1147163", 4, "dac", 2006]], "Jeffrey E. Nelson": [0, ["Multiple-detect ATPG based on physical neighborhoods", ["Jeffrey E. Nelson", "Jason G. Brown", "Rao Desineni", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1146909.1147186", 4, "dac", 2006]], "Mohamed Dessouky": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Masaki Kondo": [0, ["VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals", ["Hiroaki Inoue", "Akihisa Ikeno", "Masaki Kondo", "Junji Sakai", "Masato Edahiro"], "https://doi.org/10.1145/1146909.1147038", 6, "dac", 2006]], "Soo-Ik Chae": [0.9668881297111511, ["Buffer memory optimization for video codec application modeled in Simulink", ["Sang-Il Han", "Xavier Guerin", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1146909.1147084", 6, "dac", 2006]], "Tomohiro Akiyama": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Bruce Gamache": [0, ["A PLA based asynchronous micropipelining approach for subthreshold circuit design", ["Nikhil Jayakumar", "Rajesh Garg", "Bruce Gamache", "Sunil P. Khatri"], "https://doi.org/10.1145/1146909.1147021", 6, "dac", 2006]], "Brian Han": [1.2593832707352703e-05, ["Novel full-chip gridless routing considering double-via insertion", ["Huang-Yu Chen", "Mei-Fang Chiang", "Yao-Wen Chang", "Lumdo Chen", "Brian Han"], "https://doi.org/10.1145/1146909.1147101", 6, "dac", 2006]], "Jose Luis Pino": [0, ["Efficient simulation of critical synchronous dataflow graphs", ["Chia-Jui Hsu", "Suren Ramasubbu", "Ming-Yung Ko", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1146909.1147137", 6, "dac", 2006]], "Simon J. Davidmann": [0, ["System-level exploration tools for MPSoC designs", ["Peter Flake", "Simon J. Davidmann", "Frank Schirrmeister"], "https://doi.org/10.1145/1146909.1146982", 2, "dac", 2006]], "Miltiadis Hatzimihail": [0, ["Systematic software-based self-test for pipelined processors", ["Mihalis Psarakis", "Dimitris Gizopoulos", "Miltiadis Hatzimihail", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "https://doi.org/10.1145/1146909.1147014", 6, "dac", 2006]], "J. W. McPherson": [0, ["Reliability challenges for 45nm and beyond", ["J. W. McPherson"], "https://doi.org/10.1145/1146909.1146959", 6, "dac", 2006]], "Chuanyi Yang": [8.213931534939434e-09, ["A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures", ["Chuanyi Yang", "Swagato Chakraborty", "Dipanjan Gope", "Vikram Jandhyala"], "https://doi.org/10.1145/1146909.1147173", 4, "dac", 2006]], "Mark Burton": [0, ["GreenBus: a generic interconnect fabric for transaction level modelling", ["Wolfgang Klingauf", "Robert Gunzel", "Oliver Bringmann", "Pavel Parfuntseu", "Mark Burton"], "https://doi.org/10.1145/1146909.1147139", 6, "dac", 2006]], "Wen-Ben Jone": [0, ["DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip", ["Ming Li", "Qing-An Zeng", "Wen-Ben Jone"], "https://doi.org/10.1145/1146909.1147125", 4, "dac", 2006]], "Rajiv V. Joshi": [0, ["Mixture importance sampling and its application to the analysis of SRAM designs in the presence of rare failure events", ["Rouwaida Kanj", "Rajiv V. Joshi", "Sani R. Nassif"], "https://doi.org/10.1145/1146909.1146930", 4, "dac", 2006], ["A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates", ["Hamed F. Dadgour", "Rajiv V. Joshi", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147156", 6, "dac", 2006]], "Tal Keidar": [0, ["Scheduling-based test-case generation for verification of multimedia SoCs", ["Amir Nahir", "Avi Ziv", "Roy Emek", "Tal Keidar", "Nir Ronen"], "https://doi.org/10.1145/1146909.1146999", 4, "dac", 2006]], "Charles Sodini": [0, ["Tomorrow's analog: just dead or just different?", ["Shekhar Y. Borkar", "Robert W. Brodersen", "Jue-Hsien Chern", "Eric Naviasky", "D. Saias", "Charles Sodini"], "https://doi.org/10.1145/1146909.1147089", 2, "dac", 2006]], "Padmini Gopalakrishnan": [0, ["Architecture-aware FPGA placement using metric embedding", ["Padmini Gopalakrishnan", "Xin Li", "Lawrence T. Pileggi"], "https://doi.org/10.1145/1146909.1147033", 6, "dac", 2006]], "Yuan Xie": [0, ["FLAW: FPGA lifetime awareness", ["Suresh Srinivasan", "Prasanth Mangalagiri", "Yuan Xie", "Narayanan Vijaykrishnan", "Karthik Sarpatwari"], "https://doi.org/10.1145/1146909.1147070", 6, "dac", 2006]], "Yoshihiko Yasu": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Emil F. Girczyc": [0, ["Building a standard ESL design and verification methodology: is it just a dream?", ["Anoosh Hosseini", "Ashish Parikh", "H. T. Chin", "Pascal Urard", "Emil F. Girczyc", "S. Bloch"], "https://doi.org/10.1145/1146909.1147005", 2, "dac", 2006]], "Yiyu Shi": [0, ["Fast analysis of structured power grid by triangularization based structure preserving model order reduction", ["Hao Yu", "Yiyu Shi", "Lei He"], "https://doi.org/10.1145/1146909.1146965", 6, "dac", 2006], ["Circuit simulation based obstacle-aware Steiner routing", ["Yiyu Shi", "Paul Mesa", "Hao Yu", "Lei He"], "https://doi.org/10.1145/1146909.1147011", 4, "dac", 2006]], "Evangeline F. Y. Young": [0, ["Optimal cell flipping in placement and floorplanning", ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1146909.1147189", 6, "dac", 2006]], "Sayantan Das": [0, ["Test generation games from formal specifications", ["Ansuman Banerjee", "Bhaskar Pal", "Sayantan Das", "Abhijeet Kumar", "Pallab Dasgupta"], "https://doi.org/10.1145/1146909.1147120", 6, "dac", 2006]], "Raj S. Mitra": [0, ["Use of C/C++ models for architecture exploration and verification of DSPs", ["David Brier", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1146935", 6, "dac", 2006], ["Directed-simulation assisted formal verification of serial protocol and bridge", ["Saurav Gorai", "Saptarshi Biswas", "Lovleen Bhatia", "Praveen Tiwari", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1147096", 6, "dac", 2006]], "Vikram Iyengar": [0, ["A flexible and scalable methodology for GHz-speed structural test", ["Vikram Iyengar", "Gary Grise", "Mark Taylor"], "https://doi.org/10.1145/1146909.1146992", 6, "dac", 2006]], "Toshifumi Ishii": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Shih-Hsu Huang": [0, ["Register binding for clock period minimization", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Yow-Tyng Nieh", "Wei-Chieh Yu"], "https://doi.org/10.1145/1146909.1147026", 6, "dac", 2006]], "Alessandro Cimatti": [0, ["Formal analysis of hardware requirements", ["Ingo Pill", "Simone Semprini", "Roberto Cavada", "Marco Roveri", "Roderick Bloem", "Alessandro Cimatti"], "https://doi.org/10.1145/1146909.1147119", 6, "dac", 2006]], "Vivy Suhendra": [0, ["Efficient detection and exploitation of infeasible paths for software timing analysis", ["Vivy Suhendra", "Tulika Mitra", "Abhik Roychoudhury", "Ting Chen"], "https://doi.org/10.1145/1146909.1147002", 6, "dac", 2006]], "Pascal Urard": [0, ["Building a standard ESL design and verification methodology: is it just a dream?", ["Anoosh Hosseini", "Ashish Parikh", "H. T. Chin", "Pascal Urard", "Emil F. Girczyc", "S. Bloch"], "https://doi.org/10.1145/1146909.1147005", 2, "dac", 2006]], "Naozumi Morino": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Qing Su": [0, ["An IC manufacturing yield model considering intra-die variations", ["Jianfeng Luo", "Subarna Sinha", "Qing Su", "Jamil Kawa", "Charles C. Chiang"], "https://doi.org/10.1145/1146909.1147100", 6, "dac", 2006]], "Mike Gianfagna": [0, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Samarjit Chakraborty": [0, ["Games are up for DVFS", ["Yan Gu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1146909.1147063", 6, "dac", 2006]], "Shigeyoshi Tawada": [0, ["Budgeting-free hierarchical design method for large scale and high-performance LSIs", ["Yuichi Nakamura", "Mitsuru Tagata", "Takumi Okamoto", "Shigeyoshi Tawada", "Ko Yoshikawa"], "https://doi.org/10.1145/1146909.1147151", 4, "dac", 2006]], "Richard Yuan": [0, ["Efficient SAT-based Boolean matching for FPGA technology mapping", ["Sean Safarpour", "Andreas G. Veneris", "Gregg Baeckler", "Richard Yuan"], "https://doi.org/10.1145/1146909.1147034", 6, "dac", 2006]], "Vinay Jayaram": [0, ["Timing-based delay test for screening small delay defects", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1146909.1146993", 6, "dac", 2006]], "Reza M. Rad": [0, ["A new hybrid FPGA with nanoscale clusters and CMOS routing", ["Reza M. Rad", "Mohammad Tehranipoor"], "https://doi.org/10.1145/1146909.1147094", 4, "dac", 2006]], "Michael Goffioul": [0, ["Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP", ["Michael Goffioul", "Gerd Vandersteen", "Joris Van Driessche", "Bjorn Debaillie", "Boris Come"], "https://doi.org/10.1145/1146909.1147135", 4, "dac", 2006]], "Rich Tobias": [0, ["Design challenges for next-generation multimedia, game and entertainment platforms", ["John M. Cohn", "Jeong-Taek Kong", "Chris Malachowsky", "Rich Tobias", "B. Traw"], "https://doi.org/10.1145/1146909.1147031", 0, "dac", 2006]], "Nic Mokhoff": [0, ["Tradeoffs and choices for emerging SoCs in high-end applications", ["Nic Mokhoff", "Yervant Zorian"], "https://doi.org/10.1145/1146909.1146911", 0, "dac", 2006]], "Vijay Pitchumani": [0, ["Variation-aware analysis: savior of the nanometer era?", ["Sani R. Nassif", "Vijay Pitchumani", "N. Rodriguez", "Dennis Sylvester", "Clive Bittlestone", "Riko Radojcic"], "https://doi.org/10.1145/1146909.1147018", 2, "dac", 2006]], "Anand Raghunathan": [0, ["Systematic software-based self-test for pipelined processors", ["Mihalis Psarakis", "Dimitris Gizopoulos", "Miltiadis Hatzimihail", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "https://doi.org/10.1145/1146909.1147014", 6, "dac", 2006], ["Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC", ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1146909.1147040", 6, "dac", 2006]], "Seda Ogrenci Memik": [0, ["Systematic temperature sensor allocation and placement for microprocessors", ["Rajarshi Mukherjee", "Seda Ogrenci Memik"], "https://doi.org/10.1145/1146909.1147051", 6, "dac", 2006]], "Rakesh H. Patel": [0, ["PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations", ["William Bereza", "Yuming Tao", "Shoujun Wang", "Tad A. Kwasniewski", "Rakesh H. Patel"], "https://doi.org/10.1145/1146909.1147164", 4, "dac", 2006]], "Venkataramanan Balakrishnan": [0, ["Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation", ["Ngai Wong", "Venkataramanan Balakrishnan"], "https://doi.org/10.1145/1146909.1146976", 4, "dac", 2006]], "Iksoo Eo": [0.9707764834165573, ["Physical design methodology of power gating circuits for standard-cell-based design", ["Hyung-Ock Kim", "Youngsoo Shin", "Hyuk Kim", "Iksoo Eo"], "https://doi.org/10.1145/1146909.1146942", 4, "dac", 2006]], "Catherine Ahlschlager": [0, ["Building a verification test plan: trading brute force for finesse", ["J. Bergeron", "H. Foster", "A. Piziali", "R. S. Mitra", "Catherine Ahlschlager", "D. Stein"], "https://doi.org/10.1145/1146909.1147113", 2, "dac", 2006]], "Bert Gyselinckx": [0, ["A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW", ["Pierluigi Nuzzo", "Geert Van der Plas", "Fernando De Bernardinis", "Liesbet Van der Perre", "Bert Gyselinckx", "Pierangelo Terreni"], "https://doi.org/10.1145/1146909.1147132", 6, "dac", 2006]], "Ziv Nevo": [0, ["Distributed dynamic BDD reordering", ["Ziv Nevo", "Monica Farkash"], "https://doi.org/10.1145/1146909.1146969", 6, "dac", 2006]], "Wolfgang Rosenstiel": [0, ["Fast falsification based on symbolic bounded property checking", ["Prakash Mohan Peranandam", "Pradeep Kumar Nalla", "Jurgen Ruf", "Roland J. Weiss", "Thomas Kropf", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1146909.1147181", 6, "dac", 2006]], "Shinobu Fujita": [0, ["Modeling and analysis of circuit performance of ballistic CNFET", ["Bipul C. Paul", "Shinobu Fujita", "Masaki Okajima", "Thomas Lee"], "https://doi.org/10.1145/1146909.1147092", 6, "dac", 2006]], "Michael Kishinevsky": [0, ["Synthesis of synchronous elastic architectures", ["Jordi Cortadella", "Michael Kishinevsky", "Bill Grundmann"], "https://doi.org/10.1145/1146909.1147077", 6, "dac", 2006]], "Praveen Tiwari": [0, ["Directed-simulation assisted formal verification of serial protocol and bridge", ["Saurav Gorai", "Saptarshi Biswas", "Lovleen Bhatia", "Praveen Tiwari", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1147096", 6, "dac", 2006]], "Mohammad Awedh": [0, ["Automatic invariant strengthening to prove properties in bounded model checking", ["Mohammad Awedh", "Fabio Somenzi"], "https://doi.org/10.1145/1146909.1147180", 4, "dac", 2006]], "Kanna Shimizu": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Pierluigi Nuzzo": [0, ["A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW", ["Pierluigi Nuzzo", "Geert Van der Plas", "Fernando De Bernardinis", "Liesbet Van der Perre", "Bert Gyselinckx", "Pierangelo Terreni"], "https://doi.org/10.1145/1146909.1147132", 6, "dac", 2006]], "Antonis M. Paschalis": [0, ["Systematic software-based self-test for pipelined processors", ["Mihalis Psarakis", "Dimitris Gizopoulos", "Miltiadis Hatzimihail", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "https://doi.org/10.1145/1146909.1147014", 6, "dac", 2006]], "Bjorn Debaillie": [0, ["Energy-scalable OFDM transmitter design and control", ["Bjorn Debaillie", "Bruno Bougard", "Gregory Lenoir", "Gerd Vandersteen", "Francky Catthoor"], "https://doi.org/10.1145/1146909.1147050", 6, "dac", 2006], ["Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP", ["Michael Goffioul", "Gerd Vandersteen", "Joris Van Driessche", "Bjorn Debaillie", "Boris Come"], "https://doi.org/10.1145/1146909.1147135", 4, "dac", 2006]], "Fur-Shing Tsai": [0, ["Visibility enhancement for silicon debug", ["Yu-Chin Hsu", "Fur-Shing Tsai", "Wells Jong", "Ying-Tsai Chang"], "https://doi.org/10.1145/1146909.1146917", 6, "dac", 2006]], "Yao-Wen Chang": [4.253035257306692e-08, ["Novel full-chip gridless routing considering double-via insertion", ["Huang-Yu Chen", "Mei-Fang Chiang", "Yao-Wen Chang", "Lumdo Chen", "Brian Han"], "https://doi.org/10.1145/1146909.1147101", 6, "dac", 2006], ["Placement of digital microfluidic biochips using the t-tree formulation", ["Ping-Hung Yuh", "Chia-Lin Yang", "Yao-Wen Chang"], "https://doi.org/10.1145/1146909.1147145", 4, "dac", 2006]], "Shih-Chieh Chang": [2.9702561243905024e-10, ["Timing driven power gating", ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang", "Chingwei Yeh"], "https://doi.org/10.1145/1146909.1146945", 4, "dac", 2006]], "Charles J. Alpert": [0, ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006], ["Timing-driven Steiner trees are (practically) free", ["Charles J. Alpert", "Andrew B. Kahng", "Cliff C. N. Sze", "Qinke Wang"], "https://doi.org/10.1145/1146909.1147012", 4, "dac", 2006]], "Christopher K. Lennard": [0, ["Maintaining consistency between systemC and RTL system designs", ["Alistair C. Bruce", "M. M. Kamal Hashmi", "Andrew Nightingale", "Steve Beavis", "Nizar Romdhane", "Christopher K. Lennard"], "https://doi.org/10.1145/1146909.1146936", 5, "dac", 2006]], "Vishnu C. Vimjam": [0, ["Fast illegal state identification for improving SAT-based induction", ["Vishnu C. Vimjam", "Michael S. Hsiao"], "https://doi.org/10.1145/1146909.1146972", 6, "dac", 2006]], "Wonbok Lee": [0.5, ["Backlight dimming in power-aware mobile displays", ["Ali Iranli", "Wonbok Lee", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1147064", 4, "dac", 2006]], "Robert K. Brayton": [0, ["Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability", ["Jin S. Zhang", "Alan Mishchenko", "Robert K. Brayton", "Malgorzata Chrzanowska-Jeske"], "https://doi.org/10.1145/1146909.1147044", 6, "dac", 2006], ["DAG-aware AIG rewriting a fresh look at combinational logic synthesis", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1145/1146909.1147048", 4, "dac", 2006]], "Bhaskar Pal": [0, ["Test generation games from formal specifications", ["Ansuman Banerjee", "Bhaskar Pal", "Sayantan Das", "Abhijeet Kumar", "Pallab Dasgupta"], "https://doi.org/10.1145/1146909.1147120", 6, "dac", 2006]], "Mihalis Psarakis": [0, ["Systematic software-based self-test for pipelined processors", ["Mihalis Psarakis", "Dimitris Gizopoulos", "Miltiadis Hatzimihail", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "https://doi.org/10.1145/1146909.1147014", 6, "dac", 2006]], "Shiyan Hu": [0, ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006], ["Steiner network construction for timing critical nets", ["Shiyan Hu", "Qiuyang Li", "Jiang Hu", "Peng Li"], "https://doi.org/10.1145/1146909.1147010", 6, "dac", 2006]], "Izumi Hayashibara": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Dennis Sylvester": [0, ["Variation-aware analysis: savior of the nanometer era?", ["Sani R. Nassif", "Vijay Pitchumani", "N. Rodriguez", "Dennis Sylvester", "Clive Bittlestone", "Riko Radojcic"], "https://doi.org/10.1145/1146909.1147018", 2, "dac", 2006], ["Clock buffer and wire sizing using sequential programming", ["Matthew R. Guthaus", "Dennis Sylvester", "Richard B. Brown"], "https://doi.org/10.1145/1146909.1147171", 6, "dac", 2006], ["Reliability modeling and management in dynamic microprocessor-based systems", ["Eric Karl", "David T. Blaauw", "Dennis Sylvester", "Trevor N. Mudge"], "https://doi.org/10.1145/1146909.1147174", 4, "dac", 2006]], "Takao Koike": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Gregg Baeckler": [0, ["Efficient SAT-based Boolean matching for FPGA technology mapping", ["Sean Safarpour", "Andreas G. Veneris", "Gregg Baeckler", "Richard Yuan"], "https://doi.org/10.1145/1146909.1147034", 6, "dac", 2006]], "Jim Kupec": [0, ["How will the fabless model survive?", ["Thomas Hartung", "Jim Kupec", "Ana Hunter", "Brad Paulsen", "Felicia James", "Nick Yu"], "https://doi.org/10.1145/1146909.1146913", 2, "dac", 2006]], "Shrirang K. Karandikar": [0, ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006]], "Thomas Hartung": [0, ["How will the fabless model survive?", ["Thomas Hartung", "Jim Kupec", "Ana Hunter", "Brad Paulsen", "Felicia James", "Nick Yu"], "https://doi.org/10.1145/1146909.1146913", 2, "dac", 2006]], "Wei-Chieh Yu": [2.1300284452907547e-11, ["Register binding for clock period minimization", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Yow-Tyng Nieh", "Wei-Chieh Yu"], "https://doi.org/10.1145/1146909.1147026", 6, "dac", 2006]], "Robert W. Brodersen": [0, ["Tomorrow's analog: just dead or just different?", ["Shekhar Y. Borkar", "Robert W. Brodersen", "Jue-Hsien Chern", "Eric Naviasky", "D. Saias", "Charles Sodini"], "https://doi.org/10.1145/1146909.1147089", 2, "dac", 2006]], "Sang-Il Han": [0.6564721018075943, ["Buffer memory optimization for video codec application modeled in Simulink", ["Sang-Il Han", "Xavier Guerin", "Soo-Ik Chae", "Ahmed Amine Jerraya"], "https://doi.org/10.1145/1146909.1147084", 6, "dac", 2006]], "Frederic Petrot": [0, ["Programming models and HW-SW interfaces abstraction for multi-processor SoC", ["Ahmed Amine Jerraya", "Aimen Bouchhima", "Frederic Petrot"], "https://doi.org/10.1145/1146909.1146981", 6, "dac", 2006]], "Stuart Swan": [0, ["SystemC transaction level models and RTL verification", ["Stuart Swan"], "https://doi.org/10.1145/1146909.1146937", 3, "dac", 2006]], "Ronald L. Graham": [0, ["Communication latency aware low power NoC synthesis", ["Yuanfang Hu", "Yi Zhu", "Hongyu Chen", "Ronald L. Graham", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147058", 6, "dac", 2006]], "Mohamed Bechara": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006]], "Nobuto Arai": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Madhavan Swaminathan": [0, ["System level signal and power integrity analysis methodology for system-in-package applications", ["Rohan Mandrekar", "Krishna Bharath", "Krishna Srinivasan", "Ege Engin", "Madhavan Swaminathan"], "https://doi.org/10.1145/1146909.1147163", 4, "dac", 2006]], "Seongmoon Wang": [0.9999925792217255, ["Unknown-tolerance analysis and test-quality control for test response compaction using space compactors", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1145/1146909.1147183", 6, "dac", 2006]], "Ahmad A. Al-Yamani": [0, ["DFT for controlled-impedance I/O buffers", ["Ahmad A. Al-Yamani"], "https://doi.org/10.1145/1146909.1147016", 6, "dac", 2006]], "Kuntal Nanshi": [0, ["Guiding simulation with increasingly refined abstract traces", ["Kuntal Nanshi", "Fabio Somenzi"], "https://doi.org/10.1145/1146909.1147097", 6, "dac", 2006]], "Shih-Hsin Chen": [0, ["Timing driven power gating", ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang", "Chingwei Yeh"], "https://doi.org/10.1145/1146909.1146945", 4, "dac", 2006]], "Tony Tae-Hyoung Kim": [0.9989039599895477, ["Subthreshold logical effort: a systematic framework for optimal subthreshold device sizing", ["John Keane", "Hanyong Eom", "Tony Tae-Hyoung Kim", "Sachin S. Sapatnekar", "Chris H. Kim"], "https://doi.org/10.1145/1146909.1147022", 4, "dac", 2006]], "Ming-Yung Ko": [0.912725567817688, ["Efficient simulation of critical synchronous dataflow graphs", ["Chia-Jui Hsu", "Suren Ramasubbu", "Ming-Yung Ko", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1146909.1147137", 6, "dac", 2006]], "Shu Yan": [0, ["A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming", ["Min Zhao", "Rajendran Panda", "Savithri Sundareswaran", "Shu Yan", "Yuhong Fu"], "https://doi.org/10.1145/1146909.1146967", 6, "dac", 2006]], "Vladimir Zolotov": [0, ["Criticality computation in parameterized statistical timing", ["Jinjun Xiong", "Vladimir Zolotov", "Natesan Venkateswaran", "Chandu Visweswariah"], "https://doi.org/10.1145/1146909.1146929", 6, "dac", 2006]], "Swapna R. Dontharaju": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "J. A. DeLaCruz": [0, ["Entering the hot zone: can you handle the heat and be cool?", ["A. Yang", "R. Chandra", "S. Burke", "J. A. DeLaCruz", "S. Santhanam", "U. Ko"], "https://doi.org/10.1145/1146909.1146957", 2, "dac", 2006]], "Tadashi Hoshi": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Benjamin Sheahan": [0, ["4.25 Gb/s laser driver: design challenges and EDA tool limitations", ["Benjamin Sheahan", "John W. Fattaruso", "Jennifer Wong", "Karlheinz Muth", "Boris Murmann"], "https://doi.org/10.1145/1146909.1147129", 4, "dac", 2006]], "Mohammad Tehranipoor": [0, ["Timing-based delay test for screening small delay defects", ["Nisar Ahmed", "Mohammad Tehranipoor", "Vinay Jayaram"], "https://doi.org/10.1145/1146909.1146993", 6, "dac", 2006], ["A new hybrid FPGA with nanoscale clusters and CMOS routing", ["Reza M. Rad", "Mohammad Tehranipoor"], "https://doi.org/10.1145/1146909.1147094", 4, "dac", 2006]], "Michael Orshansky": [0, ["Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty", ["Wei-Shen Wang", "Vladik Kreinovich", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1146954", 6, "dac", 2006], ["Gain-based technology mapping for minimum runtime leakage under input vector uncertainty", ["Ashish Kumar Singh", "Murari Mani", "Ruchir Puri", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1147046", 6, "dac", 2006]], "Subarna Sinha": [0, ["An IC manufacturing yield model considering intra-die variations", ["Jianfeng Luo", "Subarna Sinha", "Qing Su", "Jamil Kawa", "Charles C. Chiang"], "https://doi.org/10.1145/1146909.1147100", 6, "dac", 2006]], "Chih-Tsun Huang": [0, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "Tim Tuan": [0, ["Simultaneous time slack budgeting and retiming for dual-Vdd FPGA power reduction", ["Yu Hu", "Yan Lin", "Lei He", "Tim Tuan"], "https://doi.org/10.1145/1146909.1147036", 6, "dac", 2006]], "Junji Sakai": [0, ["VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals", ["Hiroaki Inoue", "Akihisa Ikeno", "Masaki Kondo", "Junji Sakai", "Masato Edahiro"], "https://doi.org/10.1145/1146909.1147038", 6, "dac", 2006]], "D. Stein": [0, ["Building a verification test plan: trading brute force for finesse", ["J. Bergeron", "H. Foster", "A. Piziali", "R. S. Mitra", "Catherine Ahlschlager", "D. Stein"], "https://doi.org/10.1145/1146909.1147113", 2, "dac", 2006]], "Georges Nabaa": [0, ["An adaptive FPGA architecture with process variation compensation and reduced leakage", ["Georges Nabaa", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1146909.1147069", 6, "dac", 2006]], "Fei Su": [0, ["Automated design of pin-constrained digital microfluidic arrays for lab-on-a-chip applications*", ["William L. Hwang", "Fei Su", "Krishnendu Chakrabarty"], "https://doi.org/10.1145/1146909.1147144", 6, "dac", 2006]], "Srimat T. Chakradhar": [0, ["Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC", ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1146909.1147040", 6, "dac", 2006], ["Unknown-tolerance analysis and test-quality control for test response compaction using space compactors", ["Mango Chia-Tso Chao", "Kwang-Ting Cheng", "Seongmoon Wang", "Srimat T. Chakradhar", "Wenlong Wei"], "https://doi.org/10.1145/1146909.1147183", 6, "dac", 2006]], "Ramkumar Jayaseelan": [0, ["Exploiting forwarding to improve data bandwidth of instruction-set extensions", ["Ramkumar Jayaseelan", "Haibin Liu", "Tulika Mitra"], "https://doi.org/10.1145/1146909.1146924", 6, "dac", 2006]], "Mohamed Tawfik": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Roderick Bloem": [0, ["Formal analysis of hardware requirements", ["Ingo Pill", "Simone Semprini", "Roberto Cavada", "Marco Roveri", "Roderick Bloem", "Alessandro Cimatti"], "https://doi.org/10.1145/1146909.1147119", 6, "dac", 2006]], "Aarti Gupta": [0, ["Predicate learning and selective theory deduction for a difference logic solver", ["Chao Wang", "Aarti Gupta", "Malay K. Ganai"], "https://doi.org/10.1145/1146909.1146971", 6, "dac", 2006]], "Shekhar Y. Borkar": [0, ["Tomorrow's analog: just dead or just different?", ["Shekhar Y. Borkar", "Robert W. Brodersen", "Jue-Hsien Chern", "Eric Naviasky", "D. Saias", "Charles Sodini"], "https://doi.org/10.1145/1146909.1147089", 2, "dac", 2006]], "Savithri Sundareswaran": [0, ["A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming", ["Min Zhao", "Rajendran Panda", "Savithri Sundareswaran", "Shu Yan", "Yuhong Fu"], "https://doi.org/10.1145/1146909.1146967", 6, "dac", 2006]], "Ko Yoshikawa": [0, ["Budgeting-free hierarchical design method for large scale and high-performance LSIs", ["Yuichi Nakamura", "Mitsuru Tagata", "Takumi Okamoto", "Shigeyoshi Tawada", "Ko Yoshikawa"], "https://doi.org/10.1145/1146909.1147151", 4, "dac", 2006]], "Bicky Zhou": [0, ["Circuits for energy harvesting sensor signal processing", ["Rajeevan Amirtharajah", "Justin Wenck", "Jamie Collier", "Jeff Siebert", "Bicky Zhou"], "https://doi.org/10.1145/1146909.1147073", 6, "dac", 2006]], "Todd M. Austin": [0, ["Shielding against design flaws with field repairable control logic", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1146909.1146998", 4, "dac", 2006]], "Gilles Sassatelli": [0, ["A parallelized way to provide data encryption and integrity checking on a processor-memory bus", ["Reouven Elbaz", "Lionel Torres", "Gilles Sassatelli", "Pierre Guillemin", "Michel Bardouillet", "Albert Martinez"], "https://doi.org/10.1145/1146909.1147042", 4, "dac", 2006]], "Jianfeng Luo": [0, ["An IC manufacturing yield model considering intra-die variations", ["Jianfeng Luo", "Subarna Sinha", "Qing Su", "Jamil Kawa", "Charles C. Chiang"], "https://doi.org/10.1145/1146909.1147100", 6, "dac", 2006]], "Lionel Torres": [0, ["A parallelized way to provide data encryption and integrity checking on a processor-memory bus", ["Reouven Elbaz", "Lionel Torres", "Gilles Sassatelli", "Pierre Guillemin", "Michel Bardouillet", "Albert Martinez"], "https://doi.org/10.1145/1146909.1147042", 4, "dac", 2006]], "Alex Orailoglu": [0, ["Topology aware mapping of logic functions onto nanowire-based crossbar architectures", ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "https://doi.org/10.1145/1146909.1147093", 4, "dac", 2006]], "Eric Naviasky": [0, ["Tomorrow's analog: just dead or just different?", ["Shekhar Y. Borkar", "Robert W. Brodersen", "Jue-Hsien Chern", "Eric Naviasky", "D. Saias", "Charles Sodini"], "https://doi.org/10.1145/1146909.1147089", 2, "dac", 2006]], "Felix Burgin": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Ramesh Karri": [0, ["Topology aware mapping of logic functions onto nanowire-based crossbar architectures", ["Wenjing Rao", "Alex Orailoglu", "Ramesh Karri"], "https://doi.org/10.1145/1146909.1147093", 4, "dac", 2006]], "Kunihiko Nishiyama": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Navin Srivastava": [0, ["Are carbon nanotubes the future of VLSI interconnections?", ["Kaustav Banerjee", "Navin Srivastava"], "https://doi.org/10.1145/1146909.1147116", 6, "dac", 2006], ["A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy", ["Gian Luca Loi", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Timothy Sherwood", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147160", 6, "dac", 2006]], "Thomas Kropf": [0, ["Fast falsification based on symbolic bounded property checking", ["Prakash Mohan Peranandam", "Pradeep Kumar Nalla", "Jurgen Ruf", "Roland J. Weiss", "Thomas Kropf", "Wolfgang Rosenstiel"], "https://doi.org/10.1145/1146909.1147181", 6, "dac", 2006]], "Ke Cao": [0, ["Standard cell characterization considering lithography induced variations", ["Ke Cao", "Sorin Dobre", "Jiang Hu"], "https://doi.org/10.1145/1146909.1147111", 4, "dac", 2006]], "Hyuk Kim": [0.9276341795921326, ["Physical design methodology of power gating circuits for standard-cell-based design", ["Hyung-Ock Kim", "Youngsoo Shin", "Hyuk Kim", "Iksoo Eo"], "https://doi.org/10.1145/1146909.1146942", 4, "dac", 2006]], "Ankur Srivastava": [0, ["Variability driven gate sizing for binning yield optimization", ["Azadeh Davoodi", "Ankur Srivastava"], "https://doi.org/10.1145/1146909.1147152", 6, "dac", 2006]], "Lovleen Bhatia": [0, ["Directed-simulation assisted formal verification of serial protocol and bridge", ["Saurav Gorai", "Saptarshi Biswas", "Lovleen Bhatia", "Praveen Tiwari", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1147096", 6, "dac", 2006]], "Akio Nakata": [0, ["A real time budgeting method for module-level-pipelined bus based system using bus scenarios", ["Tadaaki Tanimoto", "Seiji Yamaguchi", "Akio Nakata", "Teruo Higashino"], "https://doi.org/10.1145/1146909.1146923", 6, "dac", 2006]], "David Howard": [0, ["Challenges in sleep transistor design and implementation in low-power designs", ["Kaijian Shi", "David Howard"], "https://doi.org/10.1145/1146909.1146943", 4, "dac", 2006]], "Aditya Bansal": [0, ["A high density, carbon nanotube capacitor for decoupling applications", ["Mark M. Budnik", "Arijit Raychowdhury", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147146", 4, "dac", 2006]], "Valeria Bertacco": [0, ["Shielding against design flaws with field repairable control logic", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1146909.1146998", 4, "dac", 2006]], "Kui Wang": [0.09234776347875595, ["ExtensiveSlackBalance: an approach to make front-end tools aware of clock skew scheduling", ["Kui Wang", "Lian Duan", "Xu Cheng"], "https://doi.org/10.1145/1146909.1147150", 4, "dac", 2006]], "Abhijeet Kumar": [0, ["Test generation games from formal specifications", ["Ansuman Banerjee", "Bhaskar Pal", "Sayantan Das", "Abhijeet Kumar", "Pallab Dasgupta"], "https://doi.org/10.1145/1146909.1147120", 6, "dac", 2006]], "Patrizia Scandurra": [0, ["A model-driven design environment for embedded systems", ["Elvinia Riccobene", "Patrizia Scandurra", "Alberto Rosti", "Sara Bocchio"], "https://doi.org/10.1145/1146909.1147141", 4, "dac", 2006]], "Natesan Venkateswaran": [0, ["Criticality computation in parameterized statistical timing", ["Jinjun Xiong", "Vladimir Zolotov", "Natesan Venkateswaran", "Chandu Visweswariah"], "https://doi.org/10.1145/1146909.1146929", 6, "dac", 2006]], "Lap-Fai Leung": [0, ["Optimal link scheduling on improving best-effort and guaranteed services performance in network-on-chip systems", ["Lap-Fai Leung", "Chi-Ying Tsui"], "https://doi.org/10.1145/1146909.1147122", 6, "dac", 2006]], "Avi Ziv": [0, ["Scheduling-based test-case generation for verification of multimedia SoCs", ["Amir Nahir", "Avi Ziv", "Roy Emek", "Tal Keidar", "Nir Ronen"], "https://doi.org/10.1145/1146909.1146999", 4, "dac", 2006]], "Joseph Sawicki": [0, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Levent Aksoy": [0, ["Optimization of area under a delay constraint in digital filter synthesis using SAT-based integer linear programming", ["Levent Aksoy", "Eduardo A. C. da Costa", "Paulo F. Flores", "Jose Monteiro"], "https://doi.org/10.1145/1146909.1147079", 6, "dac", 2006]], "Frank Huebbers": [0, ["Computation of accurate interconnect process parameter values for performance corners under process variations", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1145/1146909.1147110", 4, "dac", 2006]], "Brad Paulsen": [0, ["How will the fabless model survive?", ["Thomas Hartung", "Jim Kupec", "Ana Hunter", "Brad Paulsen", "Felicia James", "Nick Yu"], "https://doi.org/10.1145/1146909.1146913", 2, "dac", 2006]], "Peter Flake": [0, ["System-level exploration tools for MPSoC designs", ["Peter Flake", "Simon J. Davidmann", "Frank Schirrmeister"], "https://doi.org/10.1145/1146909.1146982", 2, "dac", 2006]], "Murugan Sankaradass": [0, ["Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC", ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1146909.1147040", 6, "dac", 2006]], "Saurav Gorai": [0, ["Directed-simulation assisted formal verification of serial protocol and bridge", ["Saurav Gorai", "Saptarshi Biswas", "Lovleen Bhatia", "Praveen Tiwari", "Raj S. Mitra"], "https://doi.org/10.1145/1146909.1147096", 6, "dac", 2006]], "Bill Grundmann": [0, ["Synthesis of synchronous elastic architectures", ["Jordi Cortadella", "Michael Kishinevsky", "Bill Grundmann"], "https://doi.org/10.1145/1146909.1147077", 6, "dac", 2006]], "Irith Pomeranz": [0, ["A test pattern ordering algorithm for diagnosis with truncated fail data", ["Gang Chen", "Sudhakar M. Reddy", "Irith Pomeranz", "Janusz Rajski"], "https://doi.org/10.1145/1146909.1147015", 6, "dac", 2006]], "Ulf Schlichtmann": [0, ["A CPPLL hierarchical optimization methodology considering jitter, power and locking time", ["Jun Zou", "Daniel Mueller", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1146909.1146919", 6, "dac", 2006]], "Shahin Nazarian": [0, ["Statistical logic cell delay analysis using a current-based model", ["Hanif Fatemi", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1146975", 4, "dac", 2006]], "Felicia James": [0, ["How will the fabless model survive?", ["Thomas Hartung", "Jim Kupec", "Ana Hunter", "Brad Paulsen", "Felicia James", "Nick Yu"], "https://doi.org/10.1145/1146909.1146913", 2, "dac", 2006]], "Zhiru Zhang": [0, ["An efficient and versatile scheduling algorithm based on SDC formulation", ["Jason Cong", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147025", 6, "dac", 2006], ["Behavior and communication co-optimization for systems with sequential communication media", ["Jason Cong", "Yiping Fan", "Guoling Han", "Wei Jiang", "Zhiru Zhang"], "https://doi.org/10.1145/1146909.1147080", 4, "dac", 2006]], "Natasa Miskov-Zivanov": [0, ["MARS-C: modeling and reduction of soft errors in combinational circuits", ["Natasa Miskov-Zivanov", "Diana Marculescu"], "https://doi.org/10.1145/1146909.1147104", 6, "dac", 2006]], "Rajeevan Amirtharajah": [0, ["Circuits for energy harvesting sensor signal processing", ["Rajeevan Amirtharajah", "Justin Wenck", "Jamie Collier", "Jeff Siebert", "Bicky Zhou"], "https://doi.org/10.1145/1146909.1147073", 6, "dac", 2006]], "Vladik Kreinovich": [0, ["Statistical timing based on incomplete probabilistic descriptions of parameter uncertainty", ["Wei-Shen Wang", "Vladik Kreinovich", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1146954", 6, "dac", 2006]], "Hari Ananthan": [0, ["A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS", ["Hari Ananthan", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147020", 6, "dac", 2006]], "Jih-Sheng Shen": [0, ["Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs", ["Kuei-Chung Chang", "Jih-Sheng Shen", "Tien-Fu Chen"], "https://doi.org/10.1145/1146909.1146950", 6, "dac", 2006]], "H.-K. Kang": [6.33985000604298e-05, ["\"The IC nanometer race -- what will it take to win?\"", ["G. Singer", "Philippe Magarshack", "Dennis Buss", "F.-C. Hsu", "H.-K. Kang"], "https://doi.org/10.1145/1146909.1146933", 2, "dac", 2006]], "Andrew Nightingale": [0, ["Maintaining consistency between systemC and RTL system designs", ["Alistair C. Bruce", "M. M. Kamal Hashmi", "Andrew Nightingale", "Steve Beavis", "Nizar Romdhane", "Christopher K. Lennard"], "https://doi.org/10.1145/1146909.1146936", 5, "dac", 2006]], "Pablo Garcia Del Valle": [0, ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006]], "Ali Dasdan": [0, ["Computation of accurate interconnect process parameter values for performance corners under process variations", ["Frank Huebbers", "Ali Dasdan", "Yehea I. Ismail"], "https://doi.org/10.1145/1146909.1147110", 4, "dac", 2006]], "Todd Swanson": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Thomas Lee": [6.507591861215634e-11, ["Modeling and analysis of circuit performance of ballistic CNFET", ["Bipul C. Paul", "Shinobu Fujita", "Masaki Okajima", "Thomas Lee"], "https://doi.org/10.1145/1146909.1147092", 6, "dac", 2006]], "Massoud Pedram": [0, ["Charge recycling in MTCMOS circuits: concept and analysis", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1146940", 6, "dac", 2006], ["Statistical logic cell delay analysis using a current-based model", ["Hanif Fatemi", "Shahin Nazarian", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1146975", 4, "dac", 2006], ["Backlight dimming in power-aware mobile displays", ["Ali Iranli", "Wonbok Lee", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1147064", 4, "dac", 2006]], "Chris Malachowsky": [0, ["Design challenges for next-generation multimedia, game and entertainment platforms", ["John M. Cohn", "Jeong-Taek Kong", "Chris Malachowsky", "Rich Tobias", "B. Traw"], "https://doi.org/10.1145/1146909.1147031", 0, "dac", 2006]], "Francky Catthoor": [0, ["Energy-scalable OFDM transmitter design and control", ["Bjorn Debaillie", "Bruno Bougard", "Gregory Lenoir", "Gerd Vandersteen", "Francky Catthoor"], "https://doi.org/10.1145/1146909.1147050", 6, "dac", 2006]], "Dimitris Gizopoulos": [0, ["Systematic software-based self-test for pipelined processors", ["Mihalis Psarakis", "Dimitris Gizopoulos", "Miltiadis Hatzimihail", "Antonis M. Paschalis", "Anand Raghunathan", "Srivaths Ravi"], "https://doi.org/10.1145/1146909.1147014", 6, "dac", 2006]], "Kartik Mohanram": [0, ["Elmore model for energy estimation in RC trees", ["Quming Zhou", "Kartik Mohanram"], "https://doi.org/10.1145/1146909.1147154", 6, "dac", 2006]], "Alan J. Hu": [0, ["Early cutpoint insertion for high-level software vs. RTL formal combinational equivalence verification", ["Xiushan Feng", "Alan J. Hu"], "https://doi.org/10.1145/1146909.1147178", 6, "dac", 2006]], "Rajendran Panda": [0, ["Stochastic variational analysis of large power grids considering intra-die correlations", ["Praveen Ghanta", "Sarma B. K. Vrudhula", "Sarvesh Bhardwaj", "Rajendran Panda"], "https://doi.org/10.1145/1146909.1146966", 6, "dac", 2006], ["A fast on-chip decoupling capacitance budgeting algorithm using macromodeling and linear programming", ["Min Zhao", "Rajendran Panda", "Savithri Sundareswaran", "Shu Yan", "Yuhong Fu"], "https://doi.org/10.1145/1146909.1146967", 6, "dac", 2006]], "Chingwei Yeh": [0, ["Timing driven power gating", ["De-Shiuan Chiou", "Shih-Hsin Chen", "Shih-Chieh Chang", "Chingwei Yeh"], "https://doi.org/10.1145/1146909.1146945", 4, "dac", 2006]], "Wenping Wang": [1.563992402253689e-08, ["Modeling and minimization of PMOS NBTI effect for robust nanometer design", ["Rakesh Vattikonda", "Wenping Wang", "Yu Cao"], "https://doi.org/10.1145/1146909.1147172", 6, "dac", 2006]], "Niraj K. Jha": [0, ["Software architecture exploration for high-performance security processing on a multiprocessor mobile SoC", ["Divya Arora", "Anand Raghunathan", "Srivaths Ravi", "Murugan Sankaradass", "Niraj K. Jha", "Srimat T. Chakradhar"], "https://doi.org/10.1145/1146909.1147040", 6, "dac", 2006], ["HybDTM: a coordinated hardware-software approach for dynamic thermal management", ["Amit Kumar", "Li Shang", "Li-Shiuan Peh", "Niraj K. Jha"], "https://doi.org/10.1145/1146909.1147052", 6, "dac", 2006], ["NATURE: a hybrid nanotube/CMOS dynamically reconfigurable architecture", ["Wei Zhang", "Niraj K. Jha", "Li Shang"], "https://doi.org/10.1145/1146909.1147091", 6, "dac", 2006]], "Chiu-Wing Sham": [0, ["Optimal cell flipping in placement and floorplanning", ["Chiu-Wing Sham", "Evangeline F. Y. Young", "Chris C. N. Chu"], "https://doi.org/10.1145/1146909.1147189", 6, "dac", 2006]], "Mitsuru Tagata": [0, ["Budgeting-free hierarchical design method for large scale and high-performance LSIs", ["Yuichi Nakamura", "Mitsuru Tagata", "Takumi Okamoto", "Shigeyoshi Tawada", "Ko Yoshikawa"], "https://doi.org/10.1145/1146909.1147151", 4, "dac", 2006]], "Gerd Vandersteen": [0, ["Energy-scalable OFDM transmitter design and control", ["Bjorn Debaillie", "Bruno Bougard", "Gregory Lenoir", "Gerd Vandersteen", "Francky Catthoor"], "https://doi.org/10.1145/1146909.1147050", 6, "dac", 2006], ["Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP", ["Michael Goffioul", "Gerd Vandersteen", "Joris Van Driessche", "Bjorn Debaillie", "Boris Come"], "https://doi.org/10.1145/1146909.1147135", 4, "dac", 2006]], "Joris Van Driessche": [0, ["Ensuring consistency during front-end design using an object-oriented interfacing tool called NETLISP", ["Michael Goffioul", "Gerd Vandersteen", "Joris Van Driessche", "Bjorn Debaillie", "Boris Come"], "https://doi.org/10.1145/1146909.1147135", 4, "dac", 2006]], "A. Kahng": [0.5, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Ting-An Lin": [0, ["Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications", ["Tsu-Ming Liu", "Ching-Che Chung", "Chen-Yi Lee", "Ting-An Lin", "Sheng-Zen Wang"], "https://doi.org/10.1145/1146909.1146984", 2, "dac", 2006]], "Reouven Elbaz": [0, ["A parallelized way to provide data encryption and integrity checking on a processor-memory bus", ["Reouven Elbaz", "Lionel Torres", "Gilles Sassatelli", "Pierre Guillemin", "Michel Bardouillet", "Albert Martinez"], "https://doi.org/10.1145/1146909.1147042", 4, "dac", 2006]], "Navid Azizi": [0, ["An adaptive FPGA architecture with process variation compensation and reduced leakage", ["Georges Nabaa", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1146909.1147069", 6, "dac", 2006], ["A family of cells to reduce the soft-error-rate in ternary-CAM", ["Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1146909.1147106", 6, "dac", 2006]], "Rajesh Garg": [0, ["A PLA based asynchronous micropipelining approach for subthreshold circuit design", ["Nikhil Jayakumar", "Rajesh Garg", "Bruce Gamache", "Sunil P. Khatri"], "https://doi.org/10.1145/1146909.1147021", 6, "dac", 2006], ["A design approach for radiation-hard digital electronics", ["Rajesh Garg", "Nikhil Jayakumar", "Sunil P. Khatri", "Gwan Choi"], "https://doi.org/10.1145/1146909.1147105", 6, "dac", 2006]], "Michael D. Moffitt": [0, ["Constraint-driven floorplan repair", ["Michael D. Moffitt", "Aaron N. Ng", "Igor L. Markov", "Martha E. Pollack"], "https://doi.org/10.1145/1146909.1147188", 6, "dac", 2006]], "Nathan Kitchen": [0, ["SAT sweeping with local observability don't-cares", ["Qi Zhu", "Nathan Kitchen", "Andreas Kuehlmann", "Alberto L. Sangiovanni-Vincentelli"], "https://doi.org/10.1145/1146909.1146970", 6, "dac", 2006]], "Lily Huang": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Azadeh Davoodi": [0, ["Variability driven gate sizing for binning yield optimization", ["Azadeh Davoodi", "Ankur Srivastava"], "https://doi.org/10.1145/1146909.1147152", 6, "dac", 2006]], "Kuei-Chung Chang": [8.347808579856064e-05, ["Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs", ["Kuei-Chung Chang", "Jih-Sheng Shen", "Tien-Fu Chen"], "https://doi.org/10.1145/1146909.1146950", 6, "dac", 2006]], "Masato Edahiro": [0, ["VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals", ["Hiroaki Inoue", "Akihisa Ikeno", "Masaki Kondo", "Junji Sakai", "Masato Edahiro"], "https://doi.org/10.1145/1146909.1147038", 6, "dac", 2006]], "Suresh Srinivasan": [0, ["FLAW: FPGA lifetime awareness", ["Suresh Srinivasan", "Prasanth Mangalagiri", "Yuan Xie", "Narayanan Vijaykrishnan", "Karthik Sarpatwari"], "https://doi.org/10.1145/1146909.1147070", 6, "dac", 2006]], "Gwan Choi": [0.35614074021577835, ["A design approach for radiation-hard digital electronics", ["Rajesh Garg", "Nikhil Jayakumar", "Sunil P. Khatri", "Gwan Choi"], "https://doi.org/10.1145/1146909.1147105", 6, "dac", 2006]], "Banit Agrawal": [0, ["A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy", ["Gian Luca Loi", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Timothy Sherwood", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147160", 6, "dac", 2006]], "Xiaolue Lai": [0, ["A multilevel technique for robust and efficient extraction of phase macromodels of digitally controlled oscillators", ["Xiaolue Lai", "Jaijeet S. Roychowdhury"], "https://doi.org/10.1145/1146909.1147166", 6, "dac", 2006]], "Eamonn J. Keogh": [0, ["Configurable cache subsetting for fast cache tuning", ["Pablo Viana", "Ann Gordon-Ross", "Eamonn J. Keogh", "Edna Barros", "Frank Vahid"], "https://doi.org/10.1145/1146909.1147085", 6, "dac", 2006]], "Claire Fang Fang": [0, ["Probabilistic interval-valued computation: toward a practical surrogate for statistics inside CAD tools", ["Amith Singhee", "Claire Fang Fang", "James D. Ma", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146955", 6, "dac", 2006]], "Roberto Cavada": [0, ["Formal analysis of hardware requirements", ["Ingo Pill", "Simone Semprini", "Roberto Cavada", "Marco Roveri", "Roderick Bloem", "Alessandro Cimatti"], "https://doi.org/10.1145/1146909.1147119", 6, "dac", 2006]], "Michael J. Sinclair": [0, ["SMERT: energy-efficient design of a multimedia messaging system for mobile devices", ["Lin Zhong", "Bin Wei", "Michael J. Sinclair"], "https://doi.org/10.1145/1146909.1147061", 6, "dac", 2006]], "Guy Dupenloup": [0, ["Transistor abstraction for the functional verification of FPGAs", ["Guy Dupenloup", "Thierry Lemeunier", "Roland Mayr"], "https://doi.org/10.1145/1146909.1147179", 4, "dac", 2006]], "Kuo-Hua Wang": [1.4488119290945178e-06, ["Exploiting K-Distance Signature for Boolean Matching and G-Symmetry Detection", ["Kuo-Hua Wang"], "https://doi.org/10.1145/1146909.1147045", 6, "dac", 2006]], "Roland Mayr": [0, ["Transistor abstraction for the functional verification of FPGAs", ["Guy Dupenloup", "Thierry Lemeunier", "Roland Mayr"], "https://doi.org/10.1145/1146909.1147179", 4, "dac", 2006]], "Pierangelo Terreni": [0, ["A 10.6mW/0.8pJ power-scalable 1GS/s 4b ADC in 0.18mum CMOS with 5.8GHz ERBW", ["Pierluigi Nuzzo", "Geert Van der Plas", "Fernando De Bernardinis", "Liesbet Van der Perre", "Bert Gyselinckx", "Pierangelo Terreni"], "https://doi.org/10.1145/1146909.1147132", 6, "dac", 2006]], "Narayanan Vijaykrishnan": [0, ["FLAW: FPGA lifetime awareness", ["Suresh Srinivasan", "Prasanth Mangalagiri", "Yuan Xie", "Narayanan Vijaykrishnan", "Karthik Sarpatwari"], "https://doi.org/10.1145/1146909.1147070", 6, "dac", 2006]], "Kaushik Sheth": [0, ["The importance of adopting a package-aware chip design flow", ["Kaushik Sheth", "Egino Sarto", "Joel McGrath"], "https://doi.org/10.1145/1146909.1147127", 4, "dac", 2006]], "David Newmark": [0, ["A new LP based incremental timing driven placement for high performance designs", ["Tao Luo", "David Newmark", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147190", 6, "dac", 2006]], "Liang Deng": [0, ["A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", ["Lei Cheng", "Liang Deng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1146909.1146944", 4, "dac", 2006]], "Rao Desineni": [0, ["Multiple-detect ATPG based on physical neighborhoods", ["Jeffrey E. Nelson", "Jason G. Brown", "Rao Desineni", "R. D. Shawn Blanton"], "https://doi.org/10.1145/1146909.1147186", 4, "dac", 2006]], "Raul Camposano": [0, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Matthew R. Guthaus": [0, ["Clock buffer and wire sizing using sequential programming", ["Matthew R. Guthaus", "Dennis Sylvester", "Richard B. Brown"], "https://doi.org/10.1145/1146909.1147171", 6, "dac", 2006]], "Edna Barros": [0, ["Configurable cache subsetting for fast cache tuning", ["Pablo Viana", "Ann Gordon-Ross", "Eamonn J. Keogh", "Edna Barros", "Frank Vahid"], "https://doi.org/10.1145/1146909.1147085", 6, "dac", 2006]], "R. Chandra": [0, ["Entering the hot zone: can you handle the heat and be cool?", ["A. Yang", "R. Chandra", "S. Burke", "J. A. DeLaCruz", "S. Santhanam", "U. Ko"], "https://doi.org/10.1145/1146909.1146957", 2, "dac", 2006]], "Kaijian Shi": [0, ["Challenges in sleep transistor design and implementation in low-power designs", ["Kaijian Shi", "David Howard"], "https://doi.org/10.1145/1146909.1146943", 4, "dac", 2006]], "Jianli Zhuo": [0, ["Extending the lifetime of fuel cell based hybrid systems", ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147056", 6, "dac", 2006]], "Ming Li": [0, ["DyXY: a proximity congestion-aware deadlock-free dynamic routing method for network on chip", ["Ming Li", "Qing-An Zeng", "Wen-Ben Jone"], "https://doi.org/10.1145/1146909.1147125", 4, "dac", 2006]], "Tatsuya Koyama": [0, ["Verification of the cell broadband engineTM processor", ["Kanna Shimizu", "Sanjay Gupta", "Tatsuya Koyama", "Takashi Omizo", "Jamee Abdulhafiz", "Larry McConville", "Todd Swanson"], "https://doi.org/10.1145/1146909.1146997", 6, "dac", 2006]], "Chandu Visweswariah": [0, ["Criticality computation in parameterized statistical timing", ["Jinjun Xiong", "Vladimir Zolotov", "Natesan Venkateswaran", "Chandu Visweswariah"], "https://doi.org/10.1145/1146909.1146929", 6, "dac", 2006]], "Ying Wei": [0, ["Systematic development of nonlinear analog circuit macromodels through successive operator composition and nonlinear model decoupling", ["Ying Wei", "Alex Doboli"], "https://doi.org/10.1145/1146909.1147167", 6, "dac", 2006]], "Ilija Hadzic": [0, ["Synthesis of high-performance packet processing pipelines", ["Cristian Soviani", "Ilija Hadzic", "Stephen A. Edwards"], "https://doi.org/10.1145/1146909.1147081", 4, "dac", 2006]], "Pragati K. Tiwary": [0, ["Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration", ["Saurabh K. Tiwary", "Pragati K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146921", 6, "dac", 2006]], "Ajay K. Verma": [0, ["Towards the automatic exploration of arithmetic-circuit architectures", ["Ajay K. Verma", "Paolo Ienne"], "https://doi.org/10.1145/1146909.1147027", 6, "dac", 2006]], "Yi Zhu": [0, ["Communication latency aware low power NoC synthesis", ["Yuanfang Hu", "Yi Zhu", "Hongyu Chen", "Ronald L. Graham", "Chung-Kuan Cheng"], "https://doi.org/10.1145/1146909.1147058", 6, "dac", 2006]], "Jerzy Tyszer": [0, ["Test response compactor with programmable selector", ["Grzegorz Mrugalski", "Janusz Rajski", "Jerzy Tyszer"], "https://doi.org/10.1145/1146909.1147184", 6, "dac", 2006]], "H. T. Chin": [0, ["Building a standard ESL design and verification methodology: is it just a dream?", ["Anoosh Hosseini", "Ashish Parikh", "H. T. Chin", "Pascal Urard", "Emil F. Girczyc", "S. Bloch"], "https://doi.org/10.1145/1146909.1147005", 2, "dac", 2006]], "Jamil Kawa": [0, ["An IC manufacturing yield model considering intra-die variations", ["Jianfeng Luo", "Subarna Sinha", "Qing Su", "Jamil Kawa", "Charles C. Chiang"], "https://doi.org/10.1145/1146909.1147100", 6, "dac", 2006]], "William Bereza": [0, ["PELE: pre-emphasis & equalization link estimator to address the effects of signal integrity limitations", ["William Bereza", "Yuming Tao", "Shoujun Wang", "Tad A. Kwasniewski", "Rakesh H. Patel"], "https://doi.org/10.1145/1146909.1147164", 4, "dac", 2006]], "Peng-Chuan Huang": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Giacomo Paci": [0, ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006]], "Dipanjan Gope": [0, ["A parallel low-rank multilevel matrix compression algorithm for parasitic extraction of electrically large structures", ["Chuanyi Yang", "Swagato Chakraborty", "Dipanjan Gope", "Vikram Jandhyala"], "https://doi.org/10.1145/1146909.1147173", 4, "dac", 2006]], "Saibal Mukhopadhyay": [0, ["Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM", ["Swaroop Ghosh", "Saibal Mukhopadhyay", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147155", 6, "dac", 2006]], "Chaitali Chakrabarti": [0, ["Extending the lifetime of fuel cell based hybrid systems", ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147056", 6, "dac", 2006], ["High-level power management of embedded systems with application-specific energy cost functions", ["Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147057", 6, "dac", 2006]], "Iyad Al Khatib": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006]], "Helmut E. Graeb": [0, ["A CPPLL hierarchical optimization methodology considering jitter, power and locking time", ["Jun Zou", "Daniel Mueller", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1146909.1146919", 6, "dac", 2006]], "Wells Jong": [0, ["Visibility enhancement for silicon debug", ["Yu-Chin Hsu", "Fur-Shing Tsai", "Wells Jong", "Ying-Tsai Chang"], "https://doi.org/10.1145/1146909.1146917", 6, "dac", 2006]], "Rafael Santschi": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Robert P. Dick": [0, ["High-performance operating system controlled memory compression", ["Lei Yang", "Haris Lekatsas", "Robert P. Dick"], "https://doi.org/10.1145/1146909.1147086", 4, "dac", 2006]], "Shang-Nien Tsai": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Naehyuck Chang": [0.999998927116394, ["Design space exploration and prototyping for on-chip multimedia applications", ["Hyung Gyu Lee", "Umit Y. Ogras", "Radu Marculescu", "Naehyuck Chang"], "https://doi.org/10.1145/1146909.1146949", 6, "dac", 2006], ["Extending the lifetime of fuel cell based hybrid systems", ["Jianli Zhuo", "Chaitali Chakrabarti", "Naehyuck Chang", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147056", 6, "dac", 2006], ["High-level power management of embedded systems with application-specific energy cost functions", ["Youngjin Cho", "Naehyuck Chang", "Chaitali Chakrabarti", "Sarma B. K. Vrudhula"], "https://doi.org/10.1145/1146909.1147057", 6, "dac", 2006]], "Steve Beavis": [0, ["Maintaining consistency between systemC and RTL system designs", ["Alistair C. Bruce", "M. M. Kamal Hashmi", "Andrew Nightingale", "Steve Beavis", "Nizar Romdhane", "Christopher K. Lennard"], "https://doi.org/10.1145/1146909.1146936", 5, "dac", 2006]], "Swaroop Ghosh": [0, ["Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM", ["Swaroop Ghosh", "Saibal Mukhopadhyay", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147155", 6, "dac", 2006]], "Satrajit Chatterjee": [0, ["DAG-aware AIG rewriting a fresh look at combinational logic synthesis", ["Alan Mishchenko", "Satrajit Chatterjee", "Robert K. Brayton"], "https://doi.org/10.1145/1146909.1147048", 4, "dac", 2006]], "Shuvra S. Bhattacharyya": [0, ["Efficient simulation of critical synchronous dataflow graphs", ["Chia-Jui Hsu", "Suren Ramasubbu", "Ming-Yung Ko", "Jose Luis Pino", "Shuvra S. Bhattacharyya"], "https://doi.org/10.1145/1146909.1147137", 6, "dac", 2006]], "Shinichi Yoshioka": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Quang Nguyen": [0, ["Chameleon ART: a non-optimization based analog design migration framework", ["Sherif Hammouda", "Hazem Said", "Mohamed Dessouky", "Mohamed Tawfik", "Quang Nguyen", "Wael M. Badawy", "Hazem M. Abbas", "Hussein I. Shahein"], "https://doi.org/10.1145/1146909.1147134", 4, "dac", 2006]], "Roger Lee": [7.052236661309053e-08, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Ozcan Ozturk": [0, ["Optimizing code parallelization through a constraint network based approach", ["Ozcan Ozturk", "Guilin Chen", "Mahmut T. Kandemir"], "https://doi.org/10.1145/1146909.1147083", -174, "dac", 2006]], "Tsu-Ming Liu": [0, ["Design of a 125muW, fully-scalable MPEG-2 and H.264/AVC video decoder for mobile applications", ["Tsu-Ming Liu", "Ching-Che Chung", "Chen-Yi Lee", "Ting-An Lin", "Sheng-Zen Wang"], "https://doi.org/10.1145/1146909.1146984", 2, "dac", 2006]], "Martha E. Pollack": [0, ["Constraint-driven floorplan repair", ["Michael D. Moffitt", "Aaron N. Ng", "Igor L. Markov", "Martha E. Pollack"], "https://doi.org/10.1145/1146909.1147188", 6, "dac", 2006]], "Raymond R. Hoare": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Jingyi Zhang": [0, ["Low-power bus encoding using an adaptive hybrid algorithm", ["Avnish R. Brahmbhatt", "Jingyi Zhang", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1146909.1147158", 4, "dac", 2006]], "Yan Gu": [0.0022822055616416037, ["Games are up for DVFS", ["Yan Gu", "Samarjit Chakraborty", "Wei Tsang Ooi"], "https://doi.org/10.1145/1146909.1147063", 6, "dac", 2006]], "Srinivasan Murali": [0, ["A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip", ["Srinivasan Murali", "David Atienza", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1146909.1147124", 4, "dac", 2006]], "Norbert Felber": [0, ["Low-power architectural trade-offs in a VLSI implementation of an adaptive hearing aid algorithm", ["Felix Burgin", "Flavio Carbognani", "Martin Hediger", "Hektor Meier", "Robert Meyer-Piening", "Rafael Santschi", "Hubert Kaeslin", "Norbert Felber", "Wolfgang Fichtner"], "https://doi.org/10.1145/1146909.1147054", 4, "dac", 2006]], "Davide Bertozzi": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006]], "S. Bloch": [0, ["Building a standard ESL design and verification methodology: is it just a dream?", ["Anoosh Hosseini", "Ashish Parikh", "H. T. Chin", "Pascal Urard", "Emil F. Girczyc", "S. Bloch"], "https://doi.org/10.1145/1146909.1147005", 2, "dac", 2006]], "Philippe Magarshack": [0, ["\"The IC nanometer race -- what will it take to win?\"", ["G. Singer", "Philippe Magarshack", "Dennis Buss", "F.-C. Hsu", "H.-K. Kang"], "https://doi.org/10.1145/1146909.1146933", 2, "dac", 2006]], "Jun Zou": [0, ["A CPPLL hierarchical optimization methodology considering jitter, power and locking time", ["Jun Zou", "Daniel Mueller", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1146909.1146919", 6, "dac", 2006]], "Michel Bardouillet": [0, ["A parallelized way to provide data encryption and integrity checking on a processor-memory bus", ["Reouven Elbaz", "Lionel Torres", "Gilles Sassatelli", "Pierre Guillemin", "Michel Bardouillet", "Albert Martinez"], "https://doi.org/10.1145/1146909.1147042", 4, "dac", 2006]], "Josep Carmona": [0, ["State encoding of large asynchronous controllers", ["Josep Carmona", "Jordi Cortadella"], "https://doi.org/10.1145/1146909.1147148", 6, "dac", 2006]], "Jia Wang": [0.05329904705286026, ["Optimal jumper insertion for antenna avoidance under ratio upper-bound", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1146909.1147102", 6, "dac", 2006]], "Farzan Fallah": [0, ["Charge recycling in MTCMOS circuits: concept and analysis", ["Ehsan Pakbaznia", "Farzan Fallah", "Massoud Pedram"], "https://doi.org/10.1145/1146909.1146940", 6, "dac", 2006]], "Chirayu S. Amin": [0, ["A multi-port current source model for multiple-input switching effects in CMOS library cells", ["Chirayu S. Amin", "Chandramouli V. Kashyap", "Noel Menezes", "Kip Killpack", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146974", 6, "dac", 2006]], "Ruchir Puri": [0, ["Gain-based technology mapping for minimum runtime leakage under input vector uncertainty", ["Ashish Kumar Singh", "Murari Mani", "Ruchir Puri", "Michael Orshansky"], "https://doi.org/10.1145/1146909.1147046", 6, "dac", 2006]], "Jose Manuel Mendias": [0, ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006]], "Chang-Long Wu": [0.07944237068295479, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Nick Yu": [0.00971922604367137, ["How will the fabless model survive?", ["Thomas Hartung", "Jim Kupec", "Ana Hunter", "Brad Paulsen", "Felicia James", "Nick Yu"], "https://doi.org/10.1145/1146909.1146913", 2, "dac", 2006]], "John M. Cohn": [0, ["Design challenges for next-generation multimedia, game and entertainment platforms", ["John M. Cohn", "Jeong-Taek Kong", "Chris Malachowsky", "Rich Tobias", "B. Traw"], "https://doi.org/10.1145/1146909.1147031", 0, "dac", 2006]], "Andreas G. Veneris": [0, ["Efficient SAT-based Boolean matching for FPGA technology mapping", ["Sean Safarpour", "Andreas G. Veneris", "Gregg Baeckler", "Richard Yuan"], "https://doi.org/10.1145/1146909.1147034", 6, "dac", 2006]], "Chun-Hua Cheng": [0, ["Register binding for clock period minimization", ["Shih-Hsu Huang", "Chun-Hua Cheng", "Yow-Tyng Nieh", "Wei-Chieh Yu"], "https://doi.org/10.1145/1146909.1147026", 6, "dac", 2006]], "Deming Chen": [0, ["A fast simultaneous input vector generation and gate replacement algorithm for leakage power reduction", ["Lei Cheng", "Liang Deng", "Deming Chen", "Martin D. F. Wong"], "https://doi.org/10.1145/1146909.1146944", 4, "dac", 2006], ["Optimal simultaneous mapping and clustering for FPGA delay optimization", ["Joey Y. Lin", "Deming Chen", "Jason Cong"], "https://doi.org/10.1145/1146909.1147035", 6, "dac", 2006], ["Optimality study of resource binding with multi-Vdds", ["Deming Chen", "Jason Cong", "Yiping Fan", "Junjuan Xu"], "https://doi.org/10.1145/1146909.1147059", 6, "dac", 2006]], "Saurabh K. Tiwary": [0, ["Generation of yield-aware Pareto surfaces for hierarchical circuit design space exploration", ["Saurabh K. Tiwary", "Pragati K. Tiwary", "Rob A. Rutenbar"], "https://doi.org/10.1145/1146909.1146921", 6, "dac", 2006]], "Benjamin Chiu": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Jue-Hsien Chern": [0, ["Tomorrow's analog: just dead or just different?", ["Shekhar Y. Borkar", "Robert W. Brodersen", "Jue-Hsien Chern", "Eric Naviasky", "D. Saias", "Charles Sodini"], "https://doi.org/10.1145/1146909.1147089", 2, "dac", 2006]], "Monica Farkash": [0, ["Distributed dynamic BDD reordering", ["Ziv Nevo", "Monica Farkash"], "https://doi.org/10.1145/1146909.1146969", 6, "dac", 2006]], "Hiroaki Inoue": [0, ["VIRTUS: a new processor virtualization architecture for security-oriented next-generation mobile terminals", ["Hiroaki Inoue", "Akihisa Ikeno", "Masaki Kondo", "Junji Sakai", "Masato Edahiro"], "https://doi.org/10.1145/1146909.1147038", 6, "dac", 2006]], "Eugenio Villar": [0, ["A framework for embedded system specification under different models of computation in SystemC", ["Fernando Herrera", "Eugenio Villar"], "https://doi.org/10.1145/1146909.1147140", 4, "dac", 2006]], "Sheng-Chih Lin": [0, ["A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy", ["Gian Luca Loi", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Timothy Sherwood", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147160", 6, "dac", 2006]], "Jeong-Taek Kong": [0.9999934732913971, ["Design challenges for next-generation multimedia, game and entertainment platforms", ["John M. Cohn", "Jeong-Taek Kong", "Chris Malachowsky", "Rich Tobias", "B. Traw"], "https://doi.org/10.1145/1146909.1147031", 0, "dac", 2006]], "Jason Hsu": [0, ["Harvesting aware power management for sensor networks", ["Aman Kansal", "Jason Hsu", "Mani B. Srivastava", "Vijay Raghunathan"], "https://doi.org/10.1145/1146909.1147075", 6, "dac", 2006]], "Ilya Wagner": [0, ["Shielding against design flaws with field repairable control logic", ["Ilya Wagner", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1146909.1146998", 4, "dac", 2006]], "Ting Chen": [0, ["Efficient detection and exploitation of infeasible paths for software timing analysis", ["Vivy Suhendra", "Tulika Mitra", "Abhik Roychoudhury", "Ting Chen"], "https://doi.org/10.1145/1146909.1147002", 6, "dac", 2006]], "Kaushik Roy": [0, ["A fully physical model for leakage distribution under process variations in Nanoscale double-gate CMOS", ["Hari Ananthan", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147020", 6, "dac", 2006], ["A high density, carbon nanotube capacitor for decoupling applications", ["Mark M. Budnik", "Arijit Raychowdhury", "Aditya Bansal", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147146", 4, "dac", 2006], ["Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM", ["Swaroop Ghosh", "Saibal Mukhopadhyay", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147155", 6, "dac", 2006]], "Marco Roveri": [0, ["Formal analysis of hardware requirements", ["Ingo Pill", "Simone Semprini", "Roberto Cavada", "Marco Roveri", "Roderick Bloem", "Alessandro Cimatti"], "https://doi.org/10.1145/1146909.1147119", 6, "dac", 2006]], "Peng Yu": [1.796872129489202e-05, ["Process variation aware OPC with variational lithography modeling", ["Peng Yu", "Sean X. Shi", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147108", 6, "dac", 2006]], "Malgorzata Chrzanowska-Jeske": [0, ["Symmetry detection for large Boolean functions using circuit representation, simulation, and satisfiability", ["Jin S. Zhang", "Alan Mishchenko", "Robert K. Brayton", "Malgorzata Chrzanowska-Jeske"], "https://doi.org/10.1145/1146909.1147044", 6, "dac", 2006]], "G. Singer": [0, ["\"The IC nanometer race -- what will it take to win?\"", ["G. Singer", "Philippe Magarshack", "Dennis Buss", "F.-C. Hsu", "H.-K. Kang"], "https://doi.org/10.1145/1146909.1146933", 2, "dac", 2006]], "Cyrus Tabery": [0, ["An up-stream design auto-fix flow for manufacturability enhancement", ["Jie Yang", "Ethan Cohen", "Cyrus Tabery", "Norma Rodriguez", "Mark Craig"], "https://doi.org/10.1145/1146909.1146931", 4, "dac", 2006]], "Clive Bittlestone": [0, ["Variation-aware analysis: savior of the nanometer era?", ["Sani R. Nassif", "Vijay Pitchumani", "N. Rodriguez", "Dennis Sylvester", "Clive Bittlestone", "Riko Radojcic"], "https://doi.org/10.1145/1146909.1147018", 2, "dac", 2006]], "Yasuhisa Shimazaki": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Farid N. Najm": [0, ["An adaptive FPGA architecture with process variation compensation and reduced leakage", ["Georges Nabaa", "Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1146909.1147069", 6, "dac", 2006], ["A family of cells to reduce the soft-error-rate in ternary-CAM", ["Navid Azizi", "Farid N. Najm"], "https://doi.org/10.1145/1146909.1147106", 6, "dac", 2006]], "Sandeep Kumar Goel": [0, ["Fault detection and diagnosis with parity trees for space compaction of test responses", ["Harald P. E. Vranken", "Sandeep Kumar Goel", "Andreas Glowatz", "Jurgen Schloffel", "Friedrich Hapke"], "https://doi.org/10.1145/1146909.1147185", 4, "dac", 2006]], "Xiangrong Zhou": [0, ["Rapid and low-cost context-switch through embedded processor customization for real-time and control applications", ["Xiangrong Zhou", "Peter Petrov"], "https://doi.org/10.1145/1146909.1147001", 6, "dac", 2006]], "Qing Wu": [0.00010747280612122267, ["Low-power bus encoding using an adaptive hybrid algorithm", ["Avnish R. Brahmbhatt", "Jingyi Zhang", "Qing Wu", "Qinru Qiu"], "https://doi.org/10.1145/1146909.1147158", 4, "dac", 2006]], "Jun Yang": [0.07243982143700123, ["A systematic method for functional unit power estimation in microprocessors", ["Wei Wu", "Lingling Jin", "Jun Yang", "Pu Liu", "Sheldon X.-D. Tan"], "https://doi.org/10.1145/1146909.1147053", 4, "dac", 2006]], "Chih-Kong Ken Yang": [3.882187105119783e-08, ["Power-centric design of high-speed I/Os", ["Hamid Hatamkhani", "Frank Lambrecht", "Vladimir Stojanovic", "Chih-Kong Ken Yang"], "https://doi.org/10.1145/1146909.1147130", 6, "dac", 2006]], "Oliver Bringmann": [0, ["GreenBus: a generic interconnect fabric for transaction level modelling", ["Wolfgang Klingauf", "Robert Gunzel", "Oliver Bringmann", "Pavel Parfuntseu", "Mark Burton"], "https://doi.org/10.1145/1146909.1147139", 6, "dac", 2006]], "Bing-Yu Hsieh": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Takahiro Irita": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Meng-Hsueh Lin": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Toshihiro Hattori": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Dean D. MacNeil": [0, ["Solution-processed infrared photovoltaic devices", ["Dean D. MacNeil", "Edward H. Sargent"], "https://doi.org/10.1145/1146909.1147072", 3, "dac", 2006]], "Gian Luca Loi": [0, ["A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy", ["Gian Luca Loi", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Timothy Sherwood", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147160", 6, "dac", 2006]], "Sean X. Shi": [0, ["Process variation aware OPC with variational lithography modeling", ["Peng Yu", "Sean X. Shi", "David Z. Pan"], "https://doi.org/10.1145/1146909.1147108", 6, "dac", 2006]], "Madhur Gupta": [0, ["Rapid estimation of control delay from high-level specifications", ["Gagan Raj Gupta", "Madhur Gupta", "Preeti Ranjan Panda"], "https://doi.org/10.1145/1146909.1147029", 4, "dac", 2006]], "Hai Zhou": [0, ["Optimal jumper insertion for antenna avoidance under ratio upper-bound", ["Jia Wang", "Hai Zhou"], "https://doi.org/10.1145/1146909.1147102", 6, "dac", 2006], ["An efficient retiming algorithm under setup and hold constraints", ["Chuan Lin", "Hai Zhou"], "https://doi.org/10.1145/1146909.1147149", 6, "dac", 2006]], "Paul Bradley": [0, ["A reconfigurable design-for-debug infrastructure for SoCs", ["Miron Abramovici", "Paul Bradley", "Kumar N. Dwarakanath", "Peter Levin", "Gerard Memmi", "Dave Miller"], "https://doi.org/10.1145/1146909.1146916", 6, "dac", 2006]], "David Atienza": [0, ["A fast HW/SW FPGA-based thermal emulation framework for multi-processor system-on-chip", ["David Atienza", "Pablo Garcia Del Valle", "Giacomo Paci", "Francesco Poletti", "Luca Benini", "Giovanni De Micheli", "Jose Manuel Mendias"], "https://doi.org/10.1145/1146909.1147068", 6, "dac", 2006], ["A multi-path routing strategy with guaranteed in-order packet delivery and fault-tolerance for networks on chip", ["Srinivasan Murali", "David Atienza", "Luca Benini", "Giovanni De Micheli"], "https://doi.org/10.1145/1146909.1147124", 4, "dac", 2006]], "Shen Chih Tung": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Cheng-Wen Wu": [5.882170484028393e-08, ["A network security processor design based on an integrated SOC design and test platform", ["Chen-Hsing Wang", "Chih-Yen Lo", "Min-Sheng Lee", "Jen-Chieh Yeh", "Chih-Tsun Huang", "Cheng-Wen Wu", "Shi-Yu Huang"], "https://doi.org/10.1145/1146909.1147039", 6, "dac", 2006]], "Saumil Shah": [0, ["Standard cell library optimization for leakage reduction", ["Saumil Shah", "Puneet Gupta", "Andrew B. Kahng"], "https://doi.org/10.1145/1146909.1147157", 4, "dac", 2006]], "Sean Safarpour": [0, ["Efficient SAT-based Boolean matching for FPGA technology mapping", ["Sean Safarpour", "Andreas G. Veneris", "Gregg Baeckler", "Richard Yuan"], "https://doi.org/10.1145/1146909.1147034", 6, "dac", 2006]], "Tetsuhiro Yamada": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Edward H. Sargent": [0, ["Solution-processed infrared photovoltaic devices", ["Dean D. MacNeil", "Edward H. Sargent"], "https://doi.org/10.1145/1146909.1147072", 3, "dac", 2006]], "Jinjun Xiong": [0, ["Criticality computation in parameterized statistical timing", ["Jinjun Xiong", "Vladimir Zolotov", "Natesan Venkateswaran", "Chandu Visweswariah"], "https://doi.org/10.1145/1146909.1146929", 6, "dac", 2006]], "Cliff C. N. Sze": [0, ["Fast algorithms for slew constrained minimum cost buffering", ["Shiyan Hu", "Charles J. Alpert", "Jiang Hu", "Shrirang K. Karandikar", "Zhuo Li", "Weiping Shi", "Cliff C. N. Sze"], "https://doi.org/10.1145/1146909.1146990", 6, "dac", 2006], ["Timing-driven Steiner trees are (practically) free", ["Charles J. Alpert", "Andrew B. Kahng", "Cliff C. N. Sze", "Qinke Wang"], "https://doi.org/10.1145/1146909.1147012", 4, "dac", 2006]], "Dennis Buss": [0, ["\"The IC nanometer race -- what will it take to win?\"", ["G. Singer", "Philippe Magarshack", "Dennis Buss", "F.-C. Hsu", "H.-K. Kang"], "https://doi.org/10.1145/1146909.1146933", 2, "dac", 2006]], "Kaustav Banerjee": [0, ["Are carbon nanotubes the future of VLSI interconnections?", ["Kaustav Banerjee", "Navin Srivastava"], "https://doi.org/10.1145/1146909.1147116", 6, "dac", 2006], ["A novel variation-aware low-power keeper architecture for wide fan-in dynamic gates", ["Hamed F. Dadgour", "Rajiv V. Joshi", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147156", 6, "dac", 2006], ["A thermally-aware performance analysis of vertically integrated (3-D) processor-memory hierarchy", ["Gian Luca Loi", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Timothy Sherwood", "Kaustav Banerjee"], "https://doi.org/10.1145/1146909.1147160", 6, "dac", 2006]], "Ngai Wong": [0, ["Multi-shift quadratic alternating direction implicit iteration for high-speed positive-real balanced truncation", ["Ngai Wong", "Venkataramanan Balakrishnan"], "https://doi.org/10.1145/1146909.1146976", 4, "dac", 2006]], "Chun-Yiu Lin": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Junjuan Xu": [0, ["Optimality study of resource binding with multi-Vdds", ["Deming Chen", "Jason Cong", "Yiping Fan", "Junjuan Xu"], "https://doi.org/10.1145/1146909.1147059", 6, "dac", 2006]], "Trevor N. Mudge": [0, ["Reliability modeling and management in dynamic microprocessor-based systems", ["Eric Karl", "David T. Blaauw", "Dennis Sylvester", "Trevor N. Mudge"], "https://doi.org/10.1145/1146909.1147174", 4, "dac", 2006]], "Kanishka Lahiri": [0, ["Signature-based workload estimation for mobile 3D graphics", ["Bren Mochocki", "Kanishka Lahiri", "Srihari Cadambi", "Xiaobo Sharon Hu"], "https://doi.org/10.1145/1146909.1147062", 6, "dac", 2006]], "H. Nielen": [0, ["Practical aspects of reliability analysis for IC designs", ["T. Pompl", "C. Schlunder", "M. Hommel", "H. Nielen", "J. Schneider"], "https://doi.org/10.1145/1146909.1146962", 6, "dac", 2006]], "Axel Jantsch": [0, ["A multiprocessor system-on-chip for real-time biomedical monitoring and analysis: architectural design space exploration", ["Iyad Al Khatib", "Francesco Poletti", "Davide Bertozzi", "Luca Benini", "Mohamed Bechara", "Hasan Khalifeh", "Axel Jantsch", "Rustam Nabiev"], "https://doi.org/10.1145/1146909.1146947", 6, "dac", 2006]], "Wei-Yu Chen": [0, ["Hold time validation on silicon and the relevance of hazards in timing analysis", ["Amitava Majumdar", "Wei-Yu Chen", "Jun Guo"], "https://doi.org/10.1145/1146909.1146994", 6, "dac", 2006]], "Shekhar Borkar": [0, ["Electronics beyond nano-scale CMOS", ["Shekhar Borkar"], "https://doi.org/10.1145/1146909.1147115", 2, "dac", 2006]], "Ambarish M. Sule": [0, ["Exploring compromises among timing, power and temperature in three-dimensional integrated circuits", ["Hao Hua", "Christopher Mineo", "Kory Schoenfliess", "Ambarish M. Sule", "Samson Melamed", "Ravi Jenkal", "W. Rhett Davis"], "https://doi.org/10.1145/1146909.1147161", 6, "dac", 2006]], "Harald P. E. Vranken": [0, ["Fault detection and diagnosis with parity trees for space compaction of test responses", ["Harald P. E. Vranken", "Sandeep Kumar Goel", "Andreas Glowatz", "Jurgen Schloffel", "Friedrich Hapke"], "https://doi.org/10.1145/1146909.1147185", 4, "dac", 2006]], "Hong-Ching Chen": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Haibin Liu": [0, ["Exploiting forwarding to improve data bandwidth of instruction-set extensions", ["Ramkumar Jayaseelan", "Haibin Liu", "Tulika Mitra"], "https://doi.org/10.1145/1146909.1146924", 6, "dac", 2006]], "Manfred Glesner": [0, ["Statistical on-chip communication bus synthesis and voltage scaling under timing yield constraint", ["Sujan Pandey", "Manfred Glesner"], "https://doi.org/10.1145/1146909.1147078", 6, "dac", 2006]], "Alex K. Jones": [0, ["An automated, reconfigurable, low-power RFID tag", ["Alex K. Jones", "Raymond R. Hoare", "Swapna R. Dontharaju", "Shen Chih Tung", "Ralph Sprang", "Joshua Fazekas", "James T. Cain", "Marlin H. Mickle"], "https://doi.org/10.1145/1146909.1146948", 6, "dac", 2006]], "Keejong Kim": [0.9958265721797943, ["Self-calibration technique for reduction of hold failures in low-power nano-scaled SRAM", ["Swaroop Ghosh", "Saibal Mukhopadhyay", "Keejong Kim", "Kaushik Roy"], "https://doi.org/10.1145/1146909.1147155", 6, "dac", 2006]], "Joel McGrath": [0, ["The importance of adopting a package-aware chip design flow", ["Kaushik Sheth", "Egino Sarto", "Joel McGrath"], "https://doi.org/10.1145/1146909.1147127", 4, "dac", 2006]], "Chuan Liu": [0, ["A CMOS SoC for 56/18/16 CD/DVD-dual/RAM applications", ["Jyh-Shin Pan", "Hao-Cheng Chen", "Bing-Yu Hsieh", "Hong-Ching Chen", "Roger Lee", "Ching-Ho Chu", "Yuan-Chin Liu", "Chuan Liu", "Lily Huang", "Chang-Long Wu", "Meng-Hsueh Lin", "Chun-Yiu Lin", "Shang-Nien Tsai", "Jenn-Ning Yang", "Chang-Po Ma", "Yung Cheng", "Shu-Hung Chou", "Hsiu-Chen Peng", "Peng-Chuan Huang", "Benjamin Chiu", "Alex Ho"], "https://doi.org/10.1145/1146909.1146985", 2, "dac", 2006]], "Kazumasa Yanagisawa": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Sanjay Pant": [0, ["Power grid physics and implications for CAD", ["Sanjay Pant", "Eli Chiprout"], "https://doi.org/10.1145/1146909.1146964", 6, "dac", 2006]], "Karlheinz Muth": [0, ["4.25 Gb/s laser driver: design challenges and EDA tool limitations", ["Benjamin Sheahan", "John W. Fattaruso", "Jennifer Wong", "Karlheinz Muth", "Boris Murmann"], "https://doi.org/10.1145/1146909.1147129", 4, "dac", 2006]], "Daniel Mueller": [0, ["A CPPLL hierarchical optimization methodology considering jitter, power and locking time", ["Jun Zou", "Daniel Mueller", "Helmut E. Graeb", "Ulf Schlichtmann"], "https://doi.org/10.1145/1146909.1146919", 6, "dac", 2006]], "Fabio Somenzi": [0, ["Guiding simulation with increasingly refined abstract traces", ["Kuntal Nanshi", "Fabio Somenzi"], "https://doi.org/10.1145/1146909.1147097", 6, "dac", 2006], ["Automatic invariant strengthening to prove properties in bounded model checking", ["Mohammad Awedh", "Fabio Somenzi"], "https://doi.org/10.1145/1146909.1147180", 4, "dac", 2006]], "Shishpal Rawat": [0, ["DFM: where's the proof of value?", ["Shishpal Rawat", "Raul Camposano", "A. Kahng", "Joseph Sawicki", "Mike Gianfagna", "Naeem Zafar", "A. Sharan"], "https://doi.org/10.1145/1146909.1147176", 2, "dac", 2006]], "Yoshihiko Tsuchihashi": [0, ["Hierarchical power distribution and power management scheme for a single chip mobile processor", ["Toshihiro Hattori", "Takahiro Irita", "Masayuki Ito", "Eiji Yamamoto", "Hisashi Kato", "Go Sado", "Tetsuhiro Yamada", "Kunihiko Nishiyama", "Hiroshi Yagi", "Takao Koike", "Yoshihiko Tsuchihashi", "Motoki Higashida", "Hiroyuki Asano", "Izumi Hayashibara", "Ken Tatezawa", "Yasuhisa Shimazaki", "Naozumi Morino", "Yoshihiko Yasu", "Tadashi Hoshi", "Yujiro Miyairi", "Kazumasa Yanagisawa", "Kenji Hirose", "Saneaki Tamaki", "Shinichi Yoshioka", "Toshifumi Ishii", "Yusuke Kanno", "Hiroyuki Mizuno", "Tetsuya Yamada", "Naohiko Irie", "Reiko Tsuchihashi", "Nobuto Arai", "Tomohiro Akiyama", "Koji Ohno"], "https://doi.org/10.1145/1146909.1146986", 4, "dac", 2006]], "Frank Schirrmeister": [0, ["System-level exploration tools for MPSoC designs", ["Peter Flake", "Simon J. Davidmann", "Frank Schirrmeister"], "https://doi.org/10.1145/1146909.1146982", 2, "dac", 2006]]}