INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Dec 17 01:36:53 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : jacobi_1d_imper
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.010ns  (required time - arrival time)
  Source:                 buffer19/outs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.615ns period=3.230ns})
  Destination:            buffer11/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@1.615ns period=3.230ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.230ns  (clk rise@3.230ns - clk rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 0.988ns (32.817%)  route 2.023ns (67.183%))
  Logic Levels:           9  (CARRY4=2 LUT2=1 LUT5=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 3.713 - 3.230 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=759, unset)          0.508     0.508    buffer19/clk
    SLICE_X7Y127         FDRE                                         r  buffer19/outs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y127         FDRE (Prop_fdre_C_Q)         0.216     0.724 f  buffer19/outs_reg[3]/Q
                         net (fo=2, routed)           0.339     1.063    buffer19/buffer19_outs[3]
    SLICE_X7Y127         LUT2 (Prop_lut2_I1_O)        0.043     1.106 r  buffer19/result0_carry_i_6/O
                         net (fo=1, routed)           0.000     1.106    cmpi0/S[1]
    SLICE_X7Y127         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.363 r  cmpi0/result0_carry/CO[3]
                         net (fo=1, routed)           0.000     1.363    cmpi0/result0_carry_n_0
    SLICE_X7Y128         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     1.490 f  cmpi0/result0_carry__0/CO[0]
                         net (fo=39, routed)          0.361     1.850    cmpi0/CO[0]
    SLICE_X11Y128        LUT6 (Prop_lut6_I0_O)        0.130     1.980 r  cmpi0/transmitValue_i_16/O
                         net (fo=1, routed)           0.219     2.199    control_merge2/tehb/control/transmitValue_i_8_0
    SLICE_X11Y128        LUT5 (Prop_lut5_I0_O)        0.043     2.242 r  control_merge2/tehb/control/transmitValue_i_14/O
                         net (fo=1, routed)           0.223     2.465    control_merge2/tehb/control/transmitValue_i_14_n_0
    SLICE_X10Y127        LUT6 (Prop_lut6_I0_O)        0.043     2.508 f  control_merge2/tehb/control/transmitValue_i_8/O
                         net (fo=3, routed)           0.307     2.815    fork12/control/generateBlocks[1].regblock/transmitValue_reg_16
    SLICE_X6Y127         LUT6 (Prop_lut6_I5_O)        0.043     2.858 f  fork12/control/generateBlocks[1].regblock/transmitValue_i_3__0/O
                         net (fo=17, routed)          0.181     3.039    fork3/control/generateBlocks[0].regblock/fullReg_reg
    SLICE_X7Y126         LUT6 (Prop_lut6_I4_O)        0.043     3.082 r  fork3/control/generateBlocks[0].regblock/fullReg_i_3__0/O
                         net (fo=5, routed)           0.094     3.176    fork3/control/generateBlocks[2].regblock/fullReg_reg_0
    SLICE_X7Y126         LUT6 (Prop_lut6_I3_O)        0.043     3.219 r  fork3/control/generateBlocks[2].regblock/dataReg[7]_i_1__0/O
                         net (fo=8, routed)           0.300     3.519    buffer11/E[0]
    SLICE_X6Y126         FDRE                                         r  buffer11/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        3.230     3.230 r  
                                                      0.000     3.230 r  clk (IN)
                         net (fo=759, unset)          0.483     3.713    buffer11/clk
    SLICE_X6Y126         FDRE                                         r  buffer11/dataReg_reg[0]/C
                         clock pessimism              0.000     3.713    
                         clock uncertainty           -0.035     3.677    
    SLICE_X6Y126         FDRE (Setup_fdre_C_CE)      -0.169     3.508    buffer11/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.508    
                         arrival time                          -3.519    
  -------------------------------------------------------------------
                         slack                                 -0.010    




