{'feedback_value': {'CDeps': [],
                    'CLines': [],
                    'Clocked': False,
                    'DDeps': [['r_reg', 'r_reg']],
                    'DLines': ['16:D'],
                    'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1c13ca3ed0>]},
 'q': {'CDeps': [],
       'CLines': [],
       'Clocked': False,
       'DDeps': [['r_reg']],
       'DLines': ['15:D'],
       'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f1c13c56750>]},
 'r_reg': {'CDeps': [[[], [], ['reset']],
                     [[], [], ['reset']],
                     [[], [], ['reset']]],
           'CLines': [[None, None, '19:C'],
                      [None, None, '19:C'],
                      [None, None, '19:C']],
           'Clocked': True,
           'DDeps': [['feedback_value', 'r_reg'], ['r_reg'], []],
           'DLines': ['23:D', '24:D', '20:D'],
           'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1c13ca6850>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1c13d2a1d0>,
                           <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1c13cbd610>]}}
