// Seed: 1308928065
module module_0;
  reg  id_1;
  wire id_2;
  localparam id_3 = 1;
  assign id_2 = id_2;
  parameter id_4 = id_3 - id_3;
  always id_1 = (id_4 - id_2 * id_1);
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_9 = 32'd55
) (
    input tri id_0,
    input wire id_1,
    output supply0 id_2,
    input supply1 id_3[id_9 : -1 'b0],
    output tri1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    output tri1 id_7,
    input tri id_8,
    input supply0 _id_9,
    input supply0 id_10,
    output uwire id_11
);
  logic id_13;
  parameter id_14 = -1 == 1;
  assign id_4 = -1 + 1;
  module_0 modCall_1 ();
endmodule
