# This script segment is generated automatically by AutoPilot

# Memory (RAM/ROM)  definition:
set ID 1788
set hasByteEnable 0
set MemName GAT_compute_one_graph_CONV_out_nodes_features_skip_concat_bias_V_16
set CoreName ap_simcore_mem
set PortList { 1 0 }
set DataWd 28
set AddrRange 200
set AddrWd 8
set impl_style block
set TrueReset 0
set IsROM 0
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 1.196
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {ram_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName RAM_2P_BRAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 1789
set hasByteEnable 0
set MemName GAT_compute_one_graph_CONV_nodes_features_proj_V_0
set CoreName ap_simcore_mem
set PortList { 1 0 }
set DataWd 28
set AddrRange 800
set AddrWd 10
set impl_style block
set TrueReset 0
set IsROM 0
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 1.2
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {ram_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName RAM_2P_BRAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# Memory (RAM/ROM)  definition:
set ID 1790
set hasByteEnable 0
set MemName GAT_compute_one_graph_CONV_all_scores_V
set CoreName ap_simcore_mem
set PortList { 1 0 }
set DataWd 28
set AddrRange 160000
set AddrWd 18
set impl_style block
set TrueReset 0
set IsROM 0
set ROMData { }
set HasInitializer 1
set Initializer $ROMData
set NumOfStage 2
set DelayBudget 1.248
set ClkPeriod 4
if {${::AESL::PGuard_simmodel_gen}} {
if {[info proc ap_gen_simcore_mem] == "ap_gen_simcore_mem"} {
    eval "ap_gen_simcore_mem { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
} else {
    puts "@W \[IMPL-102\] Cannot find ap_gen_simcore_mem, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $MemName BINDTYPE {storage} TYPE {ram_2p} IMPL {bram} LATENCY 2 ALLOW_PRAGMA 1
}


set CoreName RAM_2P_BRAM
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_RAM] == "::AESL_LIB_VIRTEX::xil_gen_RAM"} {
    eval "::AESL_LIB_VIRTEX::xil_gen_RAM { \
    id ${ID} \
    name ${MemName} \
    corename ${CoreName}  \
    op mem  \
    hasByteEnable ${hasByteEnable} \
    reset_level 1 \
    sync_rst true \
    stage_num ${NumOfStage}  \
    port_num 2 \
    port_list \{${PortList}\} \
    data_wd ${DataWd} \
    addr_wd ${AddrWd} \
    addr_range ${AddrRange} \
    style ${impl_style} \
    true_reset ${TrueReset} \
    delay_budget ${DelayBudget} \
    clk_period ${ClkPeriod} \
    HasInitializer ${HasInitializer} \
    rom_data \{${ROMData}\} \
 } "
  } else {
    puts "@W \[IMPL-104\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_RAM, check your platform lib"
  }
}


# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1793 \
    name out_nodes_features_skip_concat_bias_V_0 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_0 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_0_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_0_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_0_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_0_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_0_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_0_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_0_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1794 \
    name out_nodes_features_skip_concat_bias_V_1 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_1 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_1_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_1_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_1_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_1_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_1_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_1_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_1_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1795 \
    name out_nodes_features_skip_concat_bias_V_2 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_2 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_2_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_2_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_2_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_2_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_2_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_2_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_2_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1796 \
    name out_nodes_features_skip_concat_bias_V_3 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_3 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_3_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_3_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_3_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_3_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_3_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_3_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_3_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1797 \
    name out_nodes_features_skip_concat_bias_V_4 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_4 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_4_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_4_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_4_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_4_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_4_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_4_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_4_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1798 \
    name out_nodes_features_skip_concat_bias_V_5 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_5 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_5_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_5_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_5_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_5_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_5_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_5_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_5_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1799 \
    name out_nodes_features_skip_concat_bias_V_6 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_6 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_6_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_6_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_6_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_6_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_6_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_6_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_6_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1800 \
    name out_nodes_features_skip_concat_bias_V_7 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_7 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_7_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_7_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_7_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_7_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_7_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_7_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_7_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1801 \
    name out_nodes_features_skip_concat_bias_V_8 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_8 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_8_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_8_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_8_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_8_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_8_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_8_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_8_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1802 \
    name out_nodes_features_skip_concat_bias_V_9 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_9 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_9_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_9_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_9_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_9_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_9_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_9_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_9_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1803 \
    name out_nodes_features_skip_concat_bias_V_10 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_10 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_10_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_10_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_10_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_10_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_10_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_10_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_10_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1804 \
    name out_nodes_features_skip_concat_bias_V_11 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_11 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_11_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_11_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_11_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_11_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_11_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_11_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_11_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1805 \
    name out_nodes_features_skip_concat_bias_V_12 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_12 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_12_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_12_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_12_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_12_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_12_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_12_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_12_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1806 \
    name out_nodes_features_skip_concat_bias_V_13 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_13 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_13_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_13_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_13_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_13_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_13_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_13_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_13_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1807 \
    name out_nodes_features_skip_concat_bias_V_14 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_14 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_14_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_14_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_14_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_14_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_14_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_14_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_14_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1808 \
    name out_nodes_features_skip_concat_bias_V_15 \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename out_nodes_features_skip_concat_bias_V_15 \
    op interface \
    ports { out_nodes_features_skip_concat_bias_V_15_address0 { O 8 vector } out_nodes_features_skip_concat_bias_V_15_ce0 { O 1 bit } out_nodes_features_skip_concat_bias_V_15_q0 { I 28 vector } out_nodes_features_skip_concat_bias_V_15_address1 { O 8 vector } out_nodes_features_skip_concat_bias_V_15_ce1 { O 1 bit } out_nodes_features_skip_concat_bias_V_15_we1 { O 1 bit } out_nodes_features_skip_concat_bias_V_15_d1 { O 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'out_nodes_features_skip_concat_bias_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1809 \
    name linear_proj_weight_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_0 \
    op interface \
    ports { linear_proj_weight_V_0_address0 { O 9 vector } linear_proj_weight_V_0_ce0 { O 1 bit } linear_proj_weight_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1810 \
    name linear_proj_weight_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_1 \
    op interface \
    ports { linear_proj_weight_V_1_address0 { O 9 vector } linear_proj_weight_V_1_ce0 { O 1 bit } linear_proj_weight_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1811 \
    name linear_proj_weight_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_2 \
    op interface \
    ports { linear_proj_weight_V_2_address0 { O 9 vector } linear_proj_weight_V_2_ce0 { O 1 bit } linear_proj_weight_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1812 \
    name linear_proj_weight_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_3 \
    op interface \
    ports { linear_proj_weight_V_3_address0 { O 9 vector } linear_proj_weight_V_3_ce0 { O 1 bit } linear_proj_weight_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1813 \
    name linear_proj_weight_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_4 \
    op interface \
    ports { linear_proj_weight_V_4_address0 { O 9 vector } linear_proj_weight_V_4_ce0 { O 1 bit } linear_proj_weight_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1814 \
    name linear_proj_weight_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_5 \
    op interface \
    ports { linear_proj_weight_V_5_address0 { O 9 vector } linear_proj_weight_V_5_ce0 { O 1 bit } linear_proj_weight_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1815 \
    name linear_proj_weight_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_6 \
    op interface \
    ports { linear_proj_weight_V_6_address0 { O 9 vector } linear_proj_weight_V_6_ce0 { O 1 bit } linear_proj_weight_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1816 \
    name linear_proj_weight_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_7 \
    op interface \
    ports { linear_proj_weight_V_7_address0 { O 9 vector } linear_proj_weight_V_7_ce0 { O 1 bit } linear_proj_weight_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1817 \
    name linear_proj_weight_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_8 \
    op interface \
    ports { linear_proj_weight_V_8_address0 { O 9 vector } linear_proj_weight_V_8_ce0 { O 1 bit } linear_proj_weight_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1818 \
    name linear_proj_weight_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_9 \
    op interface \
    ports { linear_proj_weight_V_9_address0 { O 9 vector } linear_proj_weight_V_9_ce0 { O 1 bit } linear_proj_weight_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1819 \
    name linear_proj_weight_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_10 \
    op interface \
    ports { linear_proj_weight_V_10_address0 { O 9 vector } linear_proj_weight_V_10_ce0 { O 1 bit } linear_proj_weight_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1820 \
    name linear_proj_weight_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_11 \
    op interface \
    ports { linear_proj_weight_V_11_address0 { O 9 vector } linear_proj_weight_V_11_ce0 { O 1 bit } linear_proj_weight_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1821 \
    name linear_proj_weight_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_12 \
    op interface \
    ports { linear_proj_weight_V_12_address0 { O 9 vector } linear_proj_weight_V_12_ce0 { O 1 bit } linear_proj_weight_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1822 \
    name linear_proj_weight_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_13 \
    op interface \
    ports { linear_proj_weight_V_13_address0 { O 9 vector } linear_proj_weight_V_13_ce0 { O 1 bit } linear_proj_weight_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1823 \
    name linear_proj_weight_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_14 \
    op interface \
    ports { linear_proj_weight_V_14_address0 { O 9 vector } linear_proj_weight_V_14_ce0 { O 1 bit } linear_proj_weight_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1824 \
    name linear_proj_weight_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_15 \
    op interface \
    ports { linear_proj_weight_V_15_address0 { O 9 vector } linear_proj_weight_V_15_ce0 { O 1 bit } linear_proj_weight_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1825 \
    name linear_proj_weight_V_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_16 \
    op interface \
    ports { linear_proj_weight_V_16_address0 { O 9 vector } linear_proj_weight_V_16_ce0 { O 1 bit } linear_proj_weight_V_16_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1826 \
    name linear_proj_weight_V_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_17 \
    op interface \
    ports { linear_proj_weight_V_17_address0 { O 9 vector } linear_proj_weight_V_17_ce0 { O 1 bit } linear_proj_weight_V_17_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1827 \
    name linear_proj_weight_V_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_18 \
    op interface \
    ports { linear_proj_weight_V_18_address0 { O 9 vector } linear_proj_weight_V_18_ce0 { O 1 bit } linear_proj_weight_V_18_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1828 \
    name linear_proj_weight_V_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_19 \
    op interface \
    ports { linear_proj_weight_V_19_address0 { O 9 vector } linear_proj_weight_V_19_ce0 { O 1 bit } linear_proj_weight_V_19_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1829 \
    name linear_proj_weight_V_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_20 \
    op interface \
    ports { linear_proj_weight_V_20_address0 { O 9 vector } linear_proj_weight_V_20_ce0 { O 1 bit } linear_proj_weight_V_20_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1830 \
    name linear_proj_weight_V_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_21 \
    op interface \
    ports { linear_proj_weight_V_21_address0 { O 9 vector } linear_proj_weight_V_21_ce0 { O 1 bit } linear_proj_weight_V_21_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1831 \
    name linear_proj_weight_V_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_22 \
    op interface \
    ports { linear_proj_weight_V_22_address0 { O 9 vector } linear_proj_weight_V_22_ce0 { O 1 bit } linear_proj_weight_V_22_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1832 \
    name linear_proj_weight_V_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_23 \
    op interface \
    ports { linear_proj_weight_V_23_address0 { O 9 vector } linear_proj_weight_V_23_ce0 { O 1 bit } linear_proj_weight_V_23_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1833 \
    name linear_proj_weight_V_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_24 \
    op interface \
    ports { linear_proj_weight_V_24_address0 { O 9 vector } linear_proj_weight_V_24_ce0 { O 1 bit } linear_proj_weight_V_24_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1834 \
    name linear_proj_weight_V_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_25 \
    op interface \
    ports { linear_proj_weight_V_25_address0 { O 9 vector } linear_proj_weight_V_25_ce0 { O 1 bit } linear_proj_weight_V_25_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1835 \
    name linear_proj_weight_V_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_26 \
    op interface \
    ports { linear_proj_weight_V_26_address0 { O 9 vector } linear_proj_weight_V_26_ce0 { O 1 bit } linear_proj_weight_V_26_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1836 \
    name linear_proj_weight_V_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_27 \
    op interface \
    ports { linear_proj_weight_V_27_address0 { O 9 vector } linear_proj_weight_V_27_ce0 { O 1 bit } linear_proj_weight_V_27_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1837 \
    name linear_proj_weight_V_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_28 \
    op interface \
    ports { linear_proj_weight_V_28_address0 { O 9 vector } linear_proj_weight_V_28_ce0 { O 1 bit } linear_proj_weight_V_28_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1838 \
    name linear_proj_weight_V_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_29 \
    op interface \
    ports { linear_proj_weight_V_29_address0 { O 9 vector } linear_proj_weight_V_29_ce0 { O 1 bit } linear_proj_weight_V_29_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1839 \
    name linear_proj_weight_V_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_30 \
    op interface \
    ports { linear_proj_weight_V_30_address0 { O 9 vector } linear_proj_weight_V_30_ce0 { O 1 bit } linear_proj_weight_V_30_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1840 \
    name linear_proj_weight_V_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_31 \
    op interface \
    ports { linear_proj_weight_V_31_address0 { O 9 vector } linear_proj_weight_V_31_ce0 { O 1 bit } linear_proj_weight_V_31_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1841 \
    name linear_proj_weight_V_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_32 \
    op interface \
    ports { linear_proj_weight_V_32_address0 { O 9 vector } linear_proj_weight_V_32_ce0 { O 1 bit } linear_proj_weight_V_32_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1842 \
    name linear_proj_weight_V_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_33 \
    op interface \
    ports { linear_proj_weight_V_33_address0 { O 9 vector } linear_proj_weight_V_33_ce0 { O 1 bit } linear_proj_weight_V_33_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1843 \
    name linear_proj_weight_V_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_34 \
    op interface \
    ports { linear_proj_weight_V_34_address0 { O 9 vector } linear_proj_weight_V_34_ce0 { O 1 bit } linear_proj_weight_V_34_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1844 \
    name linear_proj_weight_V_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_35 \
    op interface \
    ports { linear_proj_weight_V_35_address0 { O 9 vector } linear_proj_weight_V_35_ce0 { O 1 bit } linear_proj_weight_V_35_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1845 \
    name linear_proj_weight_V_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_36 \
    op interface \
    ports { linear_proj_weight_V_36_address0 { O 9 vector } linear_proj_weight_V_36_ce0 { O 1 bit } linear_proj_weight_V_36_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1846 \
    name linear_proj_weight_V_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_37 \
    op interface \
    ports { linear_proj_weight_V_37_address0 { O 9 vector } linear_proj_weight_V_37_ce0 { O 1 bit } linear_proj_weight_V_37_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1847 \
    name linear_proj_weight_V_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_38 \
    op interface \
    ports { linear_proj_weight_V_38_address0 { O 9 vector } linear_proj_weight_V_38_ce0 { O 1 bit } linear_proj_weight_V_38_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1848 \
    name linear_proj_weight_V_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_39 \
    op interface \
    ports { linear_proj_weight_V_39_address0 { O 9 vector } linear_proj_weight_V_39_ce0 { O 1 bit } linear_proj_weight_V_39_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1849 \
    name linear_proj_weight_V_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_40 \
    op interface \
    ports { linear_proj_weight_V_40_address0 { O 9 vector } linear_proj_weight_V_40_ce0 { O 1 bit } linear_proj_weight_V_40_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1850 \
    name linear_proj_weight_V_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_41 \
    op interface \
    ports { linear_proj_weight_V_41_address0 { O 9 vector } linear_proj_weight_V_41_ce0 { O 1 bit } linear_proj_weight_V_41_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1851 \
    name linear_proj_weight_V_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_42 \
    op interface \
    ports { linear_proj_weight_V_42_address0 { O 9 vector } linear_proj_weight_V_42_ce0 { O 1 bit } linear_proj_weight_V_42_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1852 \
    name linear_proj_weight_V_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_43 \
    op interface \
    ports { linear_proj_weight_V_43_address0 { O 9 vector } linear_proj_weight_V_43_ce0 { O 1 bit } linear_proj_weight_V_43_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1853 \
    name linear_proj_weight_V_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_44 \
    op interface \
    ports { linear_proj_weight_V_44_address0 { O 9 vector } linear_proj_weight_V_44_ce0 { O 1 bit } linear_proj_weight_V_44_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1854 \
    name linear_proj_weight_V_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_45 \
    op interface \
    ports { linear_proj_weight_V_45_address0 { O 9 vector } linear_proj_weight_V_45_ce0 { O 1 bit } linear_proj_weight_V_45_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1855 \
    name linear_proj_weight_V_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_46 \
    op interface \
    ports { linear_proj_weight_V_46_address0 { O 9 vector } linear_proj_weight_V_46_ce0 { O 1 bit } linear_proj_weight_V_46_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1856 \
    name linear_proj_weight_V_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_47 \
    op interface \
    ports { linear_proj_weight_V_47_address0 { O 9 vector } linear_proj_weight_V_47_ce0 { O 1 bit } linear_proj_weight_V_47_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1857 \
    name linear_proj_weight_V_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_48 \
    op interface \
    ports { linear_proj_weight_V_48_address0 { O 9 vector } linear_proj_weight_V_48_ce0 { O 1 bit } linear_proj_weight_V_48_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1858 \
    name linear_proj_weight_V_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_49 \
    op interface \
    ports { linear_proj_weight_V_49_address0 { O 9 vector } linear_proj_weight_V_49_ce0 { O 1 bit } linear_proj_weight_V_49_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1859 \
    name linear_proj_weight_V_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_50 \
    op interface \
    ports { linear_proj_weight_V_50_address0 { O 9 vector } linear_proj_weight_V_50_ce0 { O 1 bit } linear_proj_weight_V_50_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1860 \
    name linear_proj_weight_V_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_51 \
    op interface \
    ports { linear_proj_weight_V_51_address0 { O 9 vector } linear_proj_weight_V_51_ce0 { O 1 bit } linear_proj_weight_V_51_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1861 \
    name linear_proj_weight_V_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_52 \
    op interface \
    ports { linear_proj_weight_V_52_address0 { O 9 vector } linear_proj_weight_V_52_ce0 { O 1 bit } linear_proj_weight_V_52_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1862 \
    name linear_proj_weight_V_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_53 \
    op interface \
    ports { linear_proj_weight_V_53_address0 { O 9 vector } linear_proj_weight_V_53_ce0 { O 1 bit } linear_proj_weight_V_53_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1863 \
    name linear_proj_weight_V_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_54 \
    op interface \
    ports { linear_proj_weight_V_54_address0 { O 9 vector } linear_proj_weight_V_54_ce0 { O 1 bit } linear_proj_weight_V_54_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1864 \
    name linear_proj_weight_V_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_55 \
    op interface \
    ports { linear_proj_weight_V_55_address0 { O 9 vector } linear_proj_weight_V_55_ce0 { O 1 bit } linear_proj_weight_V_55_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1865 \
    name linear_proj_weight_V_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_56 \
    op interface \
    ports { linear_proj_weight_V_56_address0 { O 9 vector } linear_proj_weight_V_56_ce0 { O 1 bit } linear_proj_weight_V_56_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1866 \
    name linear_proj_weight_V_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_57 \
    op interface \
    ports { linear_proj_weight_V_57_address0 { O 9 vector } linear_proj_weight_V_57_ce0 { O 1 bit } linear_proj_weight_V_57_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1867 \
    name linear_proj_weight_V_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_58 \
    op interface \
    ports { linear_proj_weight_V_58_address0 { O 9 vector } linear_proj_weight_V_58_ce0 { O 1 bit } linear_proj_weight_V_58_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1868 \
    name linear_proj_weight_V_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_59 \
    op interface \
    ports { linear_proj_weight_V_59_address0 { O 9 vector } linear_proj_weight_V_59_ce0 { O 1 bit } linear_proj_weight_V_59_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1869 \
    name linear_proj_weight_V_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_60 \
    op interface \
    ports { linear_proj_weight_V_60_address0 { O 9 vector } linear_proj_weight_V_60_ce0 { O 1 bit } linear_proj_weight_V_60_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1870 \
    name linear_proj_weight_V_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_61 \
    op interface \
    ports { linear_proj_weight_V_61_address0 { O 9 vector } linear_proj_weight_V_61_ce0 { O 1 bit } linear_proj_weight_V_61_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1871 \
    name linear_proj_weight_V_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_62 \
    op interface \
    ports { linear_proj_weight_V_62_address0 { O 9 vector } linear_proj_weight_V_62_ce0 { O 1 bit } linear_proj_weight_V_62_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1872 \
    name linear_proj_weight_V_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename linear_proj_weight_V_63 \
    op interface \
    ports { linear_proj_weight_V_63_address0 { O 9 vector } linear_proj_weight_V_63_ce0 { O 1 bit } linear_proj_weight_V_63_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'linear_proj_weight_V_63'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1873 \
    name scoring_fn_source_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_0 \
    op interface \
    ports { scoring_fn_source_V_0_address0 { O 5 vector } scoring_fn_source_V_0_ce0 { O 1 bit } scoring_fn_source_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1874 \
    name scoring_fn_source_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_1 \
    op interface \
    ports { scoring_fn_source_V_1_address0 { O 5 vector } scoring_fn_source_V_1_ce0 { O 1 bit } scoring_fn_source_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1875 \
    name scoring_fn_source_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_2 \
    op interface \
    ports { scoring_fn_source_V_2_address0 { O 5 vector } scoring_fn_source_V_2_ce0 { O 1 bit } scoring_fn_source_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1876 \
    name scoring_fn_source_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_3 \
    op interface \
    ports { scoring_fn_source_V_3_address0 { O 5 vector } scoring_fn_source_V_3_ce0 { O 1 bit } scoring_fn_source_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1877 \
    name scoring_fn_source_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_4 \
    op interface \
    ports { scoring_fn_source_V_4_address0 { O 5 vector } scoring_fn_source_V_4_ce0 { O 1 bit } scoring_fn_source_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1878 \
    name scoring_fn_source_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_5 \
    op interface \
    ports { scoring_fn_source_V_5_address0 { O 5 vector } scoring_fn_source_V_5_ce0 { O 1 bit } scoring_fn_source_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1879 \
    name scoring_fn_source_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_6 \
    op interface \
    ports { scoring_fn_source_V_6_address0 { O 5 vector } scoring_fn_source_V_6_ce0 { O 1 bit } scoring_fn_source_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1880 \
    name scoring_fn_source_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_7 \
    op interface \
    ports { scoring_fn_source_V_7_address0 { O 5 vector } scoring_fn_source_V_7_ce0 { O 1 bit } scoring_fn_source_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1881 \
    name scoring_fn_source_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_8 \
    op interface \
    ports { scoring_fn_source_V_8_address0 { O 5 vector } scoring_fn_source_V_8_ce0 { O 1 bit } scoring_fn_source_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1882 \
    name scoring_fn_source_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_9 \
    op interface \
    ports { scoring_fn_source_V_9_address0 { O 5 vector } scoring_fn_source_V_9_ce0 { O 1 bit } scoring_fn_source_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1883 \
    name scoring_fn_source_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_10 \
    op interface \
    ports { scoring_fn_source_V_10_address0 { O 5 vector } scoring_fn_source_V_10_ce0 { O 1 bit } scoring_fn_source_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1884 \
    name scoring_fn_source_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_11 \
    op interface \
    ports { scoring_fn_source_V_11_address0 { O 5 vector } scoring_fn_source_V_11_ce0 { O 1 bit } scoring_fn_source_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1885 \
    name scoring_fn_source_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_12 \
    op interface \
    ports { scoring_fn_source_V_12_address0 { O 5 vector } scoring_fn_source_V_12_ce0 { O 1 bit } scoring_fn_source_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1886 \
    name scoring_fn_source_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_13 \
    op interface \
    ports { scoring_fn_source_V_13_address0 { O 5 vector } scoring_fn_source_V_13_ce0 { O 1 bit } scoring_fn_source_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1887 \
    name scoring_fn_source_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_14 \
    op interface \
    ports { scoring_fn_source_V_14_address0 { O 5 vector } scoring_fn_source_V_14_ce0 { O 1 bit } scoring_fn_source_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1888 \
    name scoring_fn_source_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_source_V_15 \
    op interface \
    ports { scoring_fn_source_V_15_address0 { O 5 vector } scoring_fn_source_V_15_ce0 { O 1 bit } scoring_fn_source_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_source_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1889 \
    name scoring_fn_target_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_0 \
    op interface \
    ports { scoring_fn_target_V_0_address0 { O 5 vector } scoring_fn_target_V_0_ce0 { O 1 bit } scoring_fn_target_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1890 \
    name scoring_fn_target_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_1 \
    op interface \
    ports { scoring_fn_target_V_1_address0 { O 5 vector } scoring_fn_target_V_1_ce0 { O 1 bit } scoring_fn_target_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1891 \
    name scoring_fn_target_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_2 \
    op interface \
    ports { scoring_fn_target_V_2_address0 { O 5 vector } scoring_fn_target_V_2_ce0 { O 1 bit } scoring_fn_target_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1892 \
    name scoring_fn_target_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_3 \
    op interface \
    ports { scoring_fn_target_V_3_address0 { O 5 vector } scoring_fn_target_V_3_ce0 { O 1 bit } scoring_fn_target_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1893 \
    name scoring_fn_target_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_4 \
    op interface \
    ports { scoring_fn_target_V_4_address0 { O 5 vector } scoring_fn_target_V_4_ce0 { O 1 bit } scoring_fn_target_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1894 \
    name scoring_fn_target_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_5 \
    op interface \
    ports { scoring_fn_target_V_5_address0 { O 5 vector } scoring_fn_target_V_5_ce0 { O 1 bit } scoring_fn_target_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1895 \
    name scoring_fn_target_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_6 \
    op interface \
    ports { scoring_fn_target_V_6_address0 { O 5 vector } scoring_fn_target_V_6_ce0 { O 1 bit } scoring_fn_target_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1896 \
    name scoring_fn_target_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_7 \
    op interface \
    ports { scoring_fn_target_V_7_address0 { O 5 vector } scoring_fn_target_V_7_ce0 { O 1 bit } scoring_fn_target_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1897 \
    name scoring_fn_target_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_8 \
    op interface \
    ports { scoring_fn_target_V_8_address0 { O 5 vector } scoring_fn_target_V_8_ce0 { O 1 bit } scoring_fn_target_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1898 \
    name scoring_fn_target_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_9 \
    op interface \
    ports { scoring_fn_target_V_9_address0 { O 5 vector } scoring_fn_target_V_9_ce0 { O 1 bit } scoring_fn_target_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1899 \
    name scoring_fn_target_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_10 \
    op interface \
    ports { scoring_fn_target_V_10_address0 { O 5 vector } scoring_fn_target_V_10_ce0 { O 1 bit } scoring_fn_target_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1900 \
    name scoring_fn_target_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_11 \
    op interface \
    ports { scoring_fn_target_V_11_address0 { O 5 vector } scoring_fn_target_V_11_ce0 { O 1 bit } scoring_fn_target_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1901 \
    name scoring_fn_target_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_12 \
    op interface \
    ports { scoring_fn_target_V_12_address0 { O 5 vector } scoring_fn_target_V_12_ce0 { O 1 bit } scoring_fn_target_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1902 \
    name scoring_fn_target_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_13 \
    op interface \
    ports { scoring_fn_target_V_13_address0 { O 5 vector } scoring_fn_target_V_13_ce0 { O 1 bit } scoring_fn_target_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1903 \
    name scoring_fn_target_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_14 \
    op interface \
    ports { scoring_fn_target_V_14_address0 { O 5 vector } scoring_fn_target_V_14_ce0 { O 1 bit } scoring_fn_target_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1904 \
    name scoring_fn_target_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename scoring_fn_target_V_15 \
    op interface \
    ports { scoring_fn_target_V_15_address0 { O 5 vector } scoring_fn_target_V_15_ce0 { O 1 bit } scoring_fn_target_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'scoring_fn_target_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1905 \
    name connectivity_mask_final \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename connectivity_mask_final \
    op interface \
    ports { connectivity_mask_final_address0 { O 16 vector } connectivity_mask_final_ce0 { O 1 bit } connectivity_mask_final_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'connectivity_mask_final'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1906 \
    name skip_proj_weight_V_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_0 \
    op interface \
    ports { skip_proj_weight_V_0_address0 { O 9 vector } skip_proj_weight_V_0_ce0 { O 1 bit } skip_proj_weight_V_0_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1907 \
    name skip_proj_weight_V_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_1 \
    op interface \
    ports { skip_proj_weight_V_1_address0 { O 9 vector } skip_proj_weight_V_1_ce0 { O 1 bit } skip_proj_weight_V_1_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1908 \
    name skip_proj_weight_V_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_2 \
    op interface \
    ports { skip_proj_weight_V_2_address0 { O 9 vector } skip_proj_weight_V_2_ce0 { O 1 bit } skip_proj_weight_V_2_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1909 \
    name skip_proj_weight_V_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_3 \
    op interface \
    ports { skip_proj_weight_V_3_address0 { O 9 vector } skip_proj_weight_V_3_ce0 { O 1 bit } skip_proj_weight_V_3_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1910 \
    name skip_proj_weight_V_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_4 \
    op interface \
    ports { skip_proj_weight_V_4_address0 { O 9 vector } skip_proj_weight_V_4_ce0 { O 1 bit } skip_proj_weight_V_4_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1911 \
    name skip_proj_weight_V_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_5 \
    op interface \
    ports { skip_proj_weight_V_5_address0 { O 9 vector } skip_proj_weight_V_5_ce0 { O 1 bit } skip_proj_weight_V_5_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1912 \
    name skip_proj_weight_V_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_6 \
    op interface \
    ports { skip_proj_weight_V_6_address0 { O 9 vector } skip_proj_weight_V_6_ce0 { O 1 bit } skip_proj_weight_V_6_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1913 \
    name skip_proj_weight_V_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_7 \
    op interface \
    ports { skip_proj_weight_V_7_address0 { O 9 vector } skip_proj_weight_V_7_ce0 { O 1 bit } skip_proj_weight_V_7_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1914 \
    name skip_proj_weight_V_8 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_8 \
    op interface \
    ports { skip_proj_weight_V_8_address0 { O 9 vector } skip_proj_weight_V_8_ce0 { O 1 bit } skip_proj_weight_V_8_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1915 \
    name skip_proj_weight_V_9 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_9 \
    op interface \
    ports { skip_proj_weight_V_9_address0 { O 9 vector } skip_proj_weight_V_9_ce0 { O 1 bit } skip_proj_weight_V_9_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1916 \
    name skip_proj_weight_V_10 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_10 \
    op interface \
    ports { skip_proj_weight_V_10_address0 { O 9 vector } skip_proj_weight_V_10_ce0 { O 1 bit } skip_proj_weight_V_10_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1917 \
    name skip_proj_weight_V_11 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_11 \
    op interface \
    ports { skip_proj_weight_V_11_address0 { O 9 vector } skip_proj_weight_V_11_ce0 { O 1 bit } skip_proj_weight_V_11_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1918 \
    name skip_proj_weight_V_12 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_12 \
    op interface \
    ports { skip_proj_weight_V_12_address0 { O 9 vector } skip_proj_weight_V_12_ce0 { O 1 bit } skip_proj_weight_V_12_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1919 \
    name skip_proj_weight_V_13 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_13 \
    op interface \
    ports { skip_proj_weight_V_13_address0 { O 9 vector } skip_proj_weight_V_13_ce0 { O 1 bit } skip_proj_weight_V_13_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1920 \
    name skip_proj_weight_V_14 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_14 \
    op interface \
    ports { skip_proj_weight_V_14_address0 { O 9 vector } skip_proj_weight_V_14_ce0 { O 1 bit } skip_proj_weight_V_14_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1921 \
    name skip_proj_weight_V_15 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_15 \
    op interface \
    ports { skip_proj_weight_V_15_address0 { O 9 vector } skip_proj_weight_V_15_ce0 { O 1 bit } skip_proj_weight_V_15_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1922 \
    name skip_proj_weight_V_16 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_16 \
    op interface \
    ports { skip_proj_weight_V_16_address0 { O 9 vector } skip_proj_weight_V_16_ce0 { O 1 bit } skip_proj_weight_V_16_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1923 \
    name skip_proj_weight_V_17 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_17 \
    op interface \
    ports { skip_proj_weight_V_17_address0 { O 9 vector } skip_proj_weight_V_17_ce0 { O 1 bit } skip_proj_weight_V_17_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1924 \
    name skip_proj_weight_V_18 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_18 \
    op interface \
    ports { skip_proj_weight_V_18_address0 { O 9 vector } skip_proj_weight_V_18_ce0 { O 1 bit } skip_proj_weight_V_18_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1925 \
    name skip_proj_weight_V_19 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_19 \
    op interface \
    ports { skip_proj_weight_V_19_address0 { O 9 vector } skip_proj_weight_V_19_ce0 { O 1 bit } skip_proj_weight_V_19_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1926 \
    name skip_proj_weight_V_20 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_20 \
    op interface \
    ports { skip_proj_weight_V_20_address0 { O 9 vector } skip_proj_weight_V_20_ce0 { O 1 bit } skip_proj_weight_V_20_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_20'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1927 \
    name skip_proj_weight_V_21 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_21 \
    op interface \
    ports { skip_proj_weight_V_21_address0 { O 9 vector } skip_proj_weight_V_21_ce0 { O 1 bit } skip_proj_weight_V_21_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_21'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1928 \
    name skip_proj_weight_V_22 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_22 \
    op interface \
    ports { skip_proj_weight_V_22_address0 { O 9 vector } skip_proj_weight_V_22_ce0 { O 1 bit } skip_proj_weight_V_22_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_22'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1929 \
    name skip_proj_weight_V_23 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_23 \
    op interface \
    ports { skip_proj_weight_V_23_address0 { O 9 vector } skip_proj_weight_V_23_ce0 { O 1 bit } skip_proj_weight_V_23_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_23'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1930 \
    name skip_proj_weight_V_24 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_24 \
    op interface \
    ports { skip_proj_weight_V_24_address0 { O 9 vector } skip_proj_weight_V_24_ce0 { O 1 bit } skip_proj_weight_V_24_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_24'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1931 \
    name skip_proj_weight_V_25 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_25 \
    op interface \
    ports { skip_proj_weight_V_25_address0 { O 9 vector } skip_proj_weight_V_25_ce0 { O 1 bit } skip_proj_weight_V_25_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_25'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1932 \
    name skip_proj_weight_V_26 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_26 \
    op interface \
    ports { skip_proj_weight_V_26_address0 { O 9 vector } skip_proj_weight_V_26_ce0 { O 1 bit } skip_proj_weight_V_26_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_26'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1933 \
    name skip_proj_weight_V_27 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_27 \
    op interface \
    ports { skip_proj_weight_V_27_address0 { O 9 vector } skip_proj_weight_V_27_ce0 { O 1 bit } skip_proj_weight_V_27_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_27'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1934 \
    name skip_proj_weight_V_28 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_28 \
    op interface \
    ports { skip_proj_weight_V_28_address0 { O 9 vector } skip_proj_weight_V_28_ce0 { O 1 bit } skip_proj_weight_V_28_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_28'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1935 \
    name skip_proj_weight_V_29 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_29 \
    op interface \
    ports { skip_proj_weight_V_29_address0 { O 9 vector } skip_proj_weight_V_29_ce0 { O 1 bit } skip_proj_weight_V_29_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_29'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1936 \
    name skip_proj_weight_V_30 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_30 \
    op interface \
    ports { skip_proj_weight_V_30_address0 { O 9 vector } skip_proj_weight_V_30_ce0 { O 1 bit } skip_proj_weight_V_30_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_30'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1937 \
    name skip_proj_weight_V_31 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_31 \
    op interface \
    ports { skip_proj_weight_V_31_address0 { O 9 vector } skip_proj_weight_V_31_ce0 { O 1 bit } skip_proj_weight_V_31_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_31'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1938 \
    name skip_proj_weight_V_32 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_32 \
    op interface \
    ports { skip_proj_weight_V_32_address0 { O 9 vector } skip_proj_weight_V_32_ce0 { O 1 bit } skip_proj_weight_V_32_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_32'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1939 \
    name skip_proj_weight_V_33 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_33 \
    op interface \
    ports { skip_proj_weight_V_33_address0 { O 9 vector } skip_proj_weight_V_33_ce0 { O 1 bit } skip_proj_weight_V_33_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_33'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1940 \
    name skip_proj_weight_V_34 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_34 \
    op interface \
    ports { skip_proj_weight_V_34_address0 { O 9 vector } skip_proj_weight_V_34_ce0 { O 1 bit } skip_proj_weight_V_34_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_34'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1941 \
    name skip_proj_weight_V_35 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_35 \
    op interface \
    ports { skip_proj_weight_V_35_address0 { O 9 vector } skip_proj_weight_V_35_ce0 { O 1 bit } skip_proj_weight_V_35_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_35'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1942 \
    name skip_proj_weight_V_36 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_36 \
    op interface \
    ports { skip_proj_weight_V_36_address0 { O 9 vector } skip_proj_weight_V_36_ce0 { O 1 bit } skip_proj_weight_V_36_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_36'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1943 \
    name skip_proj_weight_V_37 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_37 \
    op interface \
    ports { skip_proj_weight_V_37_address0 { O 9 vector } skip_proj_weight_V_37_ce0 { O 1 bit } skip_proj_weight_V_37_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_37'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1944 \
    name skip_proj_weight_V_38 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_38 \
    op interface \
    ports { skip_proj_weight_V_38_address0 { O 9 vector } skip_proj_weight_V_38_ce0 { O 1 bit } skip_proj_weight_V_38_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_38'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1945 \
    name skip_proj_weight_V_39 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_39 \
    op interface \
    ports { skip_proj_weight_V_39_address0 { O 9 vector } skip_proj_weight_V_39_ce0 { O 1 bit } skip_proj_weight_V_39_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_39'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1946 \
    name skip_proj_weight_V_40 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_40 \
    op interface \
    ports { skip_proj_weight_V_40_address0 { O 9 vector } skip_proj_weight_V_40_ce0 { O 1 bit } skip_proj_weight_V_40_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_40'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1947 \
    name skip_proj_weight_V_41 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_41 \
    op interface \
    ports { skip_proj_weight_V_41_address0 { O 9 vector } skip_proj_weight_V_41_ce0 { O 1 bit } skip_proj_weight_V_41_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_41'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1948 \
    name skip_proj_weight_V_42 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_42 \
    op interface \
    ports { skip_proj_weight_V_42_address0 { O 9 vector } skip_proj_weight_V_42_ce0 { O 1 bit } skip_proj_weight_V_42_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_42'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1949 \
    name skip_proj_weight_V_43 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_43 \
    op interface \
    ports { skip_proj_weight_V_43_address0 { O 9 vector } skip_proj_weight_V_43_ce0 { O 1 bit } skip_proj_weight_V_43_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_43'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1950 \
    name skip_proj_weight_V_44 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_44 \
    op interface \
    ports { skip_proj_weight_V_44_address0 { O 9 vector } skip_proj_weight_V_44_ce0 { O 1 bit } skip_proj_weight_V_44_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_44'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1951 \
    name skip_proj_weight_V_45 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_45 \
    op interface \
    ports { skip_proj_weight_V_45_address0 { O 9 vector } skip_proj_weight_V_45_ce0 { O 1 bit } skip_proj_weight_V_45_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_45'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1952 \
    name skip_proj_weight_V_46 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_46 \
    op interface \
    ports { skip_proj_weight_V_46_address0 { O 9 vector } skip_proj_weight_V_46_ce0 { O 1 bit } skip_proj_weight_V_46_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_46'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1953 \
    name skip_proj_weight_V_47 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_47 \
    op interface \
    ports { skip_proj_weight_V_47_address0 { O 9 vector } skip_proj_weight_V_47_ce0 { O 1 bit } skip_proj_weight_V_47_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_47'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1954 \
    name skip_proj_weight_V_48 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_48 \
    op interface \
    ports { skip_proj_weight_V_48_address0 { O 9 vector } skip_proj_weight_V_48_ce0 { O 1 bit } skip_proj_weight_V_48_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_48'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1955 \
    name skip_proj_weight_V_49 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_49 \
    op interface \
    ports { skip_proj_weight_V_49_address0 { O 9 vector } skip_proj_weight_V_49_ce0 { O 1 bit } skip_proj_weight_V_49_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_49'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1956 \
    name skip_proj_weight_V_50 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_50 \
    op interface \
    ports { skip_proj_weight_V_50_address0 { O 9 vector } skip_proj_weight_V_50_ce0 { O 1 bit } skip_proj_weight_V_50_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_50'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1957 \
    name skip_proj_weight_V_51 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_51 \
    op interface \
    ports { skip_proj_weight_V_51_address0 { O 9 vector } skip_proj_weight_V_51_ce0 { O 1 bit } skip_proj_weight_V_51_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_51'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1958 \
    name skip_proj_weight_V_52 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_52 \
    op interface \
    ports { skip_proj_weight_V_52_address0 { O 9 vector } skip_proj_weight_V_52_ce0 { O 1 bit } skip_proj_weight_V_52_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_52'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1959 \
    name skip_proj_weight_V_53 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_53 \
    op interface \
    ports { skip_proj_weight_V_53_address0 { O 9 vector } skip_proj_weight_V_53_ce0 { O 1 bit } skip_proj_weight_V_53_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_53'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1960 \
    name skip_proj_weight_V_54 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_54 \
    op interface \
    ports { skip_proj_weight_V_54_address0 { O 9 vector } skip_proj_weight_V_54_ce0 { O 1 bit } skip_proj_weight_V_54_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_54'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1961 \
    name skip_proj_weight_V_55 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_55 \
    op interface \
    ports { skip_proj_weight_V_55_address0 { O 9 vector } skip_proj_weight_V_55_ce0 { O 1 bit } skip_proj_weight_V_55_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_55'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1962 \
    name skip_proj_weight_V_56 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_56 \
    op interface \
    ports { skip_proj_weight_V_56_address0 { O 9 vector } skip_proj_weight_V_56_ce0 { O 1 bit } skip_proj_weight_V_56_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_56'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1963 \
    name skip_proj_weight_V_57 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_57 \
    op interface \
    ports { skip_proj_weight_V_57_address0 { O 9 vector } skip_proj_weight_V_57_ce0 { O 1 bit } skip_proj_weight_V_57_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_57'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1964 \
    name skip_proj_weight_V_58 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_58 \
    op interface \
    ports { skip_proj_weight_V_58_address0 { O 9 vector } skip_proj_weight_V_58_ce0 { O 1 bit } skip_proj_weight_V_58_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_58'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1965 \
    name skip_proj_weight_V_59 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_59 \
    op interface \
    ports { skip_proj_weight_V_59_address0 { O 9 vector } skip_proj_weight_V_59_ce0 { O 1 bit } skip_proj_weight_V_59_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_59'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1966 \
    name skip_proj_weight_V_60 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_60 \
    op interface \
    ports { skip_proj_weight_V_60_address0 { O 9 vector } skip_proj_weight_V_60_ce0 { O 1 bit } skip_proj_weight_V_60_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_60'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1967 \
    name skip_proj_weight_V_61 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_61 \
    op interface \
    ports { skip_proj_weight_V_61_address0 { O 9 vector } skip_proj_weight_V_61_ce0 { O 1 bit } skip_proj_weight_V_61_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_61'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1968 \
    name skip_proj_weight_V_62 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_62 \
    op interface \
    ports { skip_proj_weight_V_62_address0 { O 9 vector } skip_proj_weight_V_62_ce0 { O 1 bit } skip_proj_weight_V_62_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_62'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 1969 \
    name skip_proj_weight_V_63 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename skip_proj_weight_V_63 \
    op interface \
    ports { skip_proj_weight_V_63_address0 { O 9 vector } skip_proj_weight_V_63_ce0 { O 1 bit } skip_proj_weight_V_63_q0 { I 28 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'skip_proj_weight_V_63'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1791 \
    name num_of_nodes \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_num_of_nodes \
    op interface \
    ports { num_of_nodes { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 1792 \
    name layer \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_layer \
    op interface \
    ports { layer { I 3 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


