set ::env(PROJECT_NAME) MC6803
set ::env(DESIGN_TOP) MC6803
set ::env(DESIGN_DIR) RTL_Benchmark/SVerilog/OpenCores_designs/processors/mc6803/rtl
set ::env(TOP_VERILOG) RTL_Benchmark/SVerilog/OpenCores_designs/processors/mc6803/rtl/MC6803.sv
set ::env(CLOCK_COUNT) 1
set ::env(DOMAIN) processor
