
HC-10 BlueTooth.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00008a4c  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00408a4c  00408a4c  00018a4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009c0  20400000  00408a54  00020000  2**3
                  CONTENTS, ALLOC, LOAD, CODE
  3 .bss          00000100  204009c0  00409414  000209c0  2**2
                  ALLOC
  4 .stack        00002000  20400ac0  00409514  000209c0  2**0
                  ALLOC
  5 .heap         00000200  20402ac0  0040b514  000209c0  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209c0  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209ee  2**0
                  CONTENTS, READONLY
  8 .debug_info   00011272  00000000  00000000  00020a47  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 0000206a  00000000  00000000  00031cb9  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00006436  00000000  00000000  00033d23  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000ac0  00000000  00000000  0003a159  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000009e0  00000000  00000000  0003ac19  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0001e06d  00000000  00000000  0003b5f9  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000a317  00000000  00000000  00059666  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008b0fc  00000000  00000000  0006397d  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004170  00000000  00000000  000eea7c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	c0 2a 40 20 69 12 40 00 19 13 40 00 19 13 40 00     .*@ i.@...@...@.
  400010:	19 13 40 00 19 13 40 00 19 13 40 00 00 00 00 00     ..@...@...@.....
	...
  40002c:	19 13 40 00 19 13 40 00 00 00 00 00 19 13 40 00     ..@...@.......@.
  40003c:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  40004c:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  40005c:	19 13 40 00 19 13 40 00 00 00 00 00 91 0a 40 00     ..@...@.......@.
  40006c:	a9 0a 40 00 c1 0a 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  40007c:	19 13 40 00 d9 0a 40 00 f1 0a 40 00 19 13 40 00     ..@...@...@...@.
  40008c:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  40009c:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  4000ac:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  4000bc:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  4000cc:	19 13 40 00 00 00 00 00 19 13 40 00 00 00 00 00     ..@.......@.....
  4000dc:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  4000ec:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  4000fc:	19 13 40 00 19 13 40 00 19 13 40 00 19 13 40 00     ..@...@...@...@.
  40010c:	19 13 40 00 19 13 40 00 00 00 00 00 00 00 00 00     ..@...@.........
  40011c:	00 00 00 00 19 13 40 00 19 13 40 00 19 13 40 00     ......@...@...@.
  40012c:	19 13 40 00 19 13 40 00 00 00 00 00 19 13 40 00     ..@...@.......@.
  40013c:	19 13 40 00                                         ..@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009c0 	.word	0x204009c0
  40015c:	00000000 	.word	0x00000000
  400160:	00408a54 	.word	0x00408a54

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	00408a54 	.word	0x00408a54
  4001a0:	204009c4 	.word	0x204009c4
  4001a4:	00408a54 	.word	0x00408a54
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_enable>:
#define OSC_MAINCK_XTAL_HZ      BOARD_FREQ_MAINCK_XTAL    //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ    BOARD_FREQ_MAINCK_BYPASS  //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
  4001ac:	b580      	push	{r7, lr}
  4001ae:	b082      	sub	sp, #8
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d831      	bhi.n	40021e <osc_enable+0x72>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_enable+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	0040021d 	.word	0x0040021d
  4001c4:	004001e1 	.word	0x004001e1
  4001c8:	004001e9 	.word	0x004001e9
  4001cc:	004001f1 	.word	0x004001f1
  4001d0:	004001f9 	.word	0x004001f9
  4001d4:	00400201 	.word	0x00400201
  4001d8:	00400209 	.word	0x00400209
  4001dc:	00400213 	.word	0x00400213
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  4001e0:	2000      	movs	r0, #0
  4001e2:	4b11      	ldr	r3, [pc, #68]	; (400228 <osc_enable+0x7c>)
  4001e4:	4798      	blx	r3
		break;
  4001e6:	e01a      	b.n	40021e <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  4001e8:	2001      	movs	r0, #1
  4001ea:	4b0f      	ldr	r3, [pc, #60]	; (400228 <osc_enable+0x7c>)
  4001ec:	4798      	blx	r3
		break;
  4001ee:	e016      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4001f0:	2000      	movs	r0, #0
  4001f2:	4b0e      	ldr	r3, [pc, #56]	; (40022c <osc_enable+0x80>)
  4001f4:	4798      	blx	r3
		break;
  4001f6:	e012      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4001f8:	2010      	movs	r0, #16
  4001fa:	4b0c      	ldr	r3, [pc, #48]	; (40022c <osc_enable+0x80>)
  4001fc:	4798      	blx	r3
		break;
  4001fe:	e00e      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  400200:	2020      	movs	r0, #32
  400202:	4b0a      	ldr	r3, [pc, #40]	; (40022c <osc_enable+0x80>)
  400204:	4798      	blx	r3
		break;
  400206:	e00a      	b.n	40021e <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  400208:	213e      	movs	r1, #62	; 0x3e
  40020a:	2000      	movs	r0, #0
  40020c:	4b08      	ldr	r3, [pc, #32]	; (400230 <osc_enable+0x84>)
  40020e:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  400210:	e005      	b.n	40021e <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  400212:	213e      	movs	r1, #62	; 0x3e
  400214:	2001      	movs	r0, #1
  400216:	4b06      	ldr	r3, [pc, #24]	; (400230 <osc_enable+0x84>)
  400218:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
  40021a:	e000      	b.n	40021e <osc_enable+0x72>
		break;
  40021c:	bf00      	nop
	}
}
  40021e:	bf00      	nop
  400220:	3708      	adds	r7, #8
  400222:	46bd      	mov	sp, r7
  400224:	bd80      	pop	{r7, pc}
  400226:	bf00      	nop
  400228:	00400c09 	.word	0x00400c09
  40022c:	00400c75 	.word	0x00400c75
  400230:	00400ce5 	.word	0x00400ce5

00400234 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
  400234:	b580      	push	{r7, lr}
  400236:	b082      	sub	sp, #8
  400238:	af00      	add	r7, sp, #0
  40023a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  40023c:	687b      	ldr	r3, [r7, #4]
  40023e:	2b07      	cmp	r3, #7
  400240:	d826      	bhi.n	400290 <osc_is_ready+0x5c>
  400242:	a201      	add	r2, pc, #4	; (adr r2, 400248 <osc_is_ready+0x14>)
  400244:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400248:	00400269 	.word	0x00400269
  40024c:	0040026d 	.word	0x0040026d
  400250:	0040026d 	.word	0x0040026d
  400254:	0040027f 	.word	0x0040027f
  400258:	0040027f 	.word	0x0040027f
  40025c:	0040027f 	.word	0x0040027f
  400260:	0040027f 	.word	0x0040027f
  400264:	0040027f 	.word	0x0040027f
	case OSC_SLCK_32K_RC:
		return 1;
  400268:	2301      	movs	r3, #1
  40026a:	e012      	b.n	400292 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
  40026c:	4b0b      	ldr	r3, [pc, #44]	; (40029c <osc_is_ready+0x68>)
  40026e:	4798      	blx	r3
  400270:	4603      	mov	r3, r0
  400272:	2b00      	cmp	r3, #0
  400274:	bf14      	ite	ne
  400276:	2301      	movne	r3, #1
  400278:	2300      	moveq	r3, #0
  40027a:	b2db      	uxtb	r3, r3
  40027c:	e009      	b.n	400292 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
  40027e:	4b08      	ldr	r3, [pc, #32]	; (4002a0 <osc_is_ready+0x6c>)
  400280:	4798      	blx	r3
  400282:	4603      	mov	r3, r0
  400284:	2b00      	cmp	r3, #0
  400286:	bf14      	ite	ne
  400288:	2301      	movne	r3, #1
  40028a:	2300      	moveq	r3, #0
  40028c:	b2db      	uxtb	r3, r3
  40028e:	e000      	b.n	400292 <osc_is_ready+0x5e>
	}

	return 0;
  400290:	2300      	movs	r3, #0
}
  400292:	4618      	mov	r0, r3
  400294:	3708      	adds	r7, #8
  400296:	46bd      	mov	sp, r7
  400298:	bd80      	pop	{r7, pc}
  40029a:	bf00      	nop
  40029c:	00400c41 	.word	0x00400c41
  4002a0:	00400d5d 	.word	0x00400d5d

004002a4 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4002a4:	b480      	push	{r7}
  4002a6:	b083      	sub	sp, #12
  4002a8:	af00      	add	r7, sp, #0
  4002aa:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4002ac:	687b      	ldr	r3, [r7, #4]
  4002ae:	2b07      	cmp	r3, #7
  4002b0:	d825      	bhi.n	4002fe <osc_get_rate+0x5a>
  4002b2:	a201      	add	r2, pc, #4	; (adr r2, 4002b8 <osc_get_rate+0x14>)
  4002b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4002b8:	004002d9 	.word	0x004002d9
  4002bc:	004002df 	.word	0x004002df
  4002c0:	004002e5 	.word	0x004002e5
  4002c4:	004002eb 	.word	0x004002eb
  4002c8:	004002ef 	.word	0x004002ef
  4002cc:	004002f3 	.word	0x004002f3
  4002d0:	004002f7 	.word	0x004002f7
  4002d4:	004002fb 	.word	0x004002fb
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4002d8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4002dc:	e010      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4002de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e2:	e00d      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4002e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4002e8:	e00a      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4002ea:	4b08      	ldr	r3, [pc, #32]	; (40030c <osc_get_rate+0x68>)
  4002ec:	e008      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4002ee:	4b08      	ldr	r3, [pc, #32]	; (400310 <osc_get_rate+0x6c>)
  4002f0:	e006      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4002f2:	4b08      	ldr	r3, [pc, #32]	; (400314 <osc_get_rate+0x70>)
  4002f4:	e004      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4002f6:	4b07      	ldr	r3, [pc, #28]	; (400314 <osc_get_rate+0x70>)
  4002f8:	e002      	b.n	400300 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  4002fa:	4b06      	ldr	r3, [pc, #24]	; (400314 <osc_get_rate+0x70>)
  4002fc:	e000      	b.n	400300 <osc_get_rate+0x5c>
	}

	return 0;
  4002fe:	2300      	movs	r3, #0
}
  400300:	4618      	mov	r0, r3
  400302:	370c      	adds	r7, #12
  400304:	46bd      	mov	sp, r7
  400306:	f85d 7b04 	ldr.w	r7, [sp], #4
  40030a:	4770      	bx	lr
  40030c:	003d0900 	.word	0x003d0900
  400310:	007a1200 	.word	0x007a1200
  400314:	00b71b00 	.word	0x00b71b00

00400318 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  400318:	b580      	push	{r7, lr}
  40031a:	b082      	sub	sp, #8
  40031c:	af00      	add	r7, sp, #0
  40031e:	4603      	mov	r3, r0
  400320:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  400322:	bf00      	nop
  400324:	79fb      	ldrb	r3, [r7, #7]
  400326:	4618      	mov	r0, r3
  400328:	4b05      	ldr	r3, [pc, #20]	; (400340 <osc_wait_ready+0x28>)
  40032a:	4798      	blx	r3
  40032c:	4603      	mov	r3, r0
  40032e:	f083 0301 	eor.w	r3, r3, #1
  400332:	b2db      	uxtb	r3, r3
  400334:	2b00      	cmp	r3, #0
  400336:	d1f5      	bne.n	400324 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  400338:	bf00      	nop
  40033a:	3708      	adds	r7, #8
  40033c:	46bd      	mov	sp, r7
  40033e:	bd80      	pop	{r7, pc}
  400340:	00400235 	.word	0x00400235

00400344 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  400344:	b580      	push	{r7, lr}
  400346:	b086      	sub	sp, #24
  400348:	af00      	add	r7, sp, #0
  40034a:	60f8      	str	r0, [r7, #12]
  40034c:	607a      	str	r2, [r7, #4]
  40034e:	603b      	str	r3, [r7, #0]
  400350:	460b      	mov	r3, r1
  400352:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400354:	687b      	ldr	r3, [r7, #4]
  400356:	2b00      	cmp	r3, #0
  400358:	d107      	bne.n	40036a <pll_config_init+0x26>
  40035a:	683b      	ldr	r3, [r7, #0]
  40035c:	2b00      	cmp	r3, #0
  40035e:	d104      	bne.n	40036a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400360:	68fb      	ldr	r3, [r7, #12]
  400362:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  400366:	601a      	str	r2, [r3, #0]
  400368:	e019      	b.n	40039e <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40036a:	7afb      	ldrb	r3, [r7, #11]
  40036c:	4618      	mov	r0, r3
  40036e:	4b0e      	ldr	r3, [pc, #56]	; (4003a8 <pll_config_init+0x64>)
  400370:	4798      	blx	r3
  400372:	4602      	mov	r2, r0
  400374:	687b      	ldr	r3, [r7, #4]
  400376:	fbb2 f3f3 	udiv	r3, r2, r3
  40037a:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  40037c:	697b      	ldr	r3, [r7, #20]
  40037e:	683a      	ldr	r2, [r7, #0]
  400380:	fb02 f303 	mul.w	r3, r2, r3
  400384:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  400386:	683b      	ldr	r3, [r7, #0]
  400388:	3b01      	subs	r3, #1
  40038a:	041a      	lsls	r2, r3, #16
  40038c:	4b07      	ldr	r3, [pc, #28]	; (4003ac <pll_config_init+0x68>)
  40038e:	4013      	ands	r3, r2
  400390:	687a      	ldr	r2, [r7, #4]
  400392:	b2d2      	uxtb	r2, r2
  400394:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  400396:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40039a:	68fb      	ldr	r3, [r7, #12]
  40039c:	601a      	str	r2, [r3, #0]
	}
}
  40039e:	bf00      	nop
  4003a0:	3718      	adds	r7, #24
  4003a2:	46bd      	mov	sp, r7
  4003a4:	bd80      	pop	{r7, pc}
  4003a6:	bf00      	nop
  4003a8:	004002a5 	.word	0x004002a5
  4003ac:	07ff0000 	.word	0x07ff0000

004003b0 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  4003b0:	b580      	push	{r7, lr}
  4003b2:	b082      	sub	sp, #8
  4003b4:	af00      	add	r7, sp, #0
  4003b6:	6078      	str	r0, [r7, #4]
  4003b8:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003ba:	683b      	ldr	r3, [r7, #0]
  4003bc:	2b00      	cmp	r3, #0
  4003be:	d108      	bne.n	4003d2 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  4003c0:	4b09      	ldr	r3, [pc, #36]	; (4003e8 <pll_enable+0x38>)
  4003c2:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  4003c4:	4a09      	ldr	r2, [pc, #36]	; (4003ec <pll_enable+0x3c>)
  4003c6:	687b      	ldr	r3, [r7, #4]
  4003c8:	681b      	ldr	r3, [r3, #0]
  4003ca:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  4003ce:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  4003d0:	e005      	b.n	4003de <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  4003d2:	4a06      	ldr	r2, [pc, #24]	; (4003ec <pll_enable+0x3c>)
  4003d4:	687b      	ldr	r3, [r7, #4]
  4003d6:	681b      	ldr	r3, [r3, #0]
  4003d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  4003dc:	61d3      	str	r3, [r2, #28]
}
  4003de:	bf00      	nop
  4003e0:	3708      	adds	r7, #8
  4003e2:	46bd      	mov	sp, r7
  4003e4:	bd80      	pop	{r7, pc}
  4003e6:	bf00      	nop
  4003e8:	00400d79 	.word	0x00400d79
  4003ec:	400e0600 	.word	0x400e0600

004003f0 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4003f0:	b580      	push	{r7, lr}
  4003f2:	b082      	sub	sp, #8
  4003f4:	af00      	add	r7, sp, #0
  4003f6:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4003f8:	687b      	ldr	r3, [r7, #4]
  4003fa:	2b00      	cmp	r3, #0
  4003fc:	d103      	bne.n	400406 <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4003fe:	4b05      	ldr	r3, [pc, #20]	; (400414 <pll_is_locked+0x24>)
  400400:	4798      	blx	r3
  400402:	4603      	mov	r3, r0
  400404:	e002      	b.n	40040c <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  400406:	4b04      	ldr	r3, [pc, #16]	; (400418 <pll_is_locked+0x28>)
  400408:	4798      	blx	r3
  40040a:	4603      	mov	r3, r0
	}
}
  40040c:	4618      	mov	r0, r3
  40040e:	3708      	adds	r7, #8
  400410:	46bd      	mov	sp, r7
  400412:	bd80      	pop	{r7, pc}
  400414:	00400d95 	.word	0x00400d95
  400418:	00400db1 	.word	0x00400db1

0040041c <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  40041c:	b580      	push	{r7, lr}
  40041e:	b082      	sub	sp, #8
  400420:	af00      	add	r7, sp, #0
  400422:	4603      	mov	r3, r0
  400424:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  400426:	79fb      	ldrb	r3, [r7, #7]
  400428:	3b03      	subs	r3, #3
  40042a:	2b04      	cmp	r3, #4
  40042c:	d808      	bhi.n	400440 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  40042e:	79fb      	ldrb	r3, [r7, #7]
  400430:	4618      	mov	r0, r3
  400432:	4b06      	ldr	r3, [pc, #24]	; (40044c <pll_enable_source+0x30>)
  400434:	4798      	blx	r3
		osc_wait_ready(e_src);
  400436:	79fb      	ldrb	r3, [r7, #7]
  400438:	4618      	mov	r0, r3
  40043a:	4b05      	ldr	r3, [pc, #20]	; (400450 <pll_enable_source+0x34>)
  40043c:	4798      	blx	r3
		break;
  40043e:	e000      	b.n	400442 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  400440:	bf00      	nop
	}
}
  400442:	bf00      	nop
  400444:	3708      	adds	r7, #8
  400446:	46bd      	mov	sp, r7
  400448:	bd80      	pop	{r7, pc}
  40044a:	bf00      	nop
  40044c:	004001ad 	.word	0x004001ad
  400450:	00400319 	.word	0x00400319

00400454 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400454:	b580      	push	{r7, lr}
  400456:	b082      	sub	sp, #8
  400458:	af00      	add	r7, sp, #0
  40045a:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  40045c:	bf00      	nop
  40045e:	6878      	ldr	r0, [r7, #4]
  400460:	4b04      	ldr	r3, [pc, #16]	; (400474 <pll_wait_for_lock+0x20>)
  400462:	4798      	blx	r3
  400464:	4603      	mov	r3, r0
  400466:	2b00      	cmp	r3, #0
  400468:	d0f9      	beq.n	40045e <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  40046a:	2300      	movs	r3, #0
}
  40046c:	4618      	mov	r0, r3
  40046e:	3708      	adds	r7, #8
  400470:	46bd      	mov	sp, r7
  400472:	bd80      	pop	{r7, pc}
  400474:	004003f1 	.word	0x004003f1

00400478 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400478:	b580      	push	{r7, lr}
  40047a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  40047c:	2006      	movs	r0, #6
  40047e:	4b05      	ldr	r3, [pc, #20]	; (400494 <sysclk_get_main_hz+0x1c>)
  400480:	4798      	blx	r3
  400482:	4602      	mov	r2, r0
  400484:	4613      	mov	r3, r2
  400486:	009b      	lsls	r3, r3, #2
  400488:	4413      	add	r3, r2
  40048a:	009a      	lsls	r2, r3, #2
  40048c:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  40048e:	4618      	mov	r0, r3
  400490:	bd80      	pop	{r7, pc}
  400492:	bf00      	nop
  400494:	004002a5 	.word	0x004002a5

00400498 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
  400498:	b580      	push	{r7, lr}
  40049a:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  40049c:	4b02      	ldr	r3, [pc, #8]	; (4004a8 <sysclk_get_cpu_hz+0x10>)
  40049e:	4798      	blx	r3
  4004a0:	4603      	mov	r3, r0
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
  4004a2:	4618      	mov	r0, r3
  4004a4:	bd80      	pop	{r7, pc}
  4004a6:	bf00      	nop
  4004a8:	00400479 	.word	0x00400479

004004ac <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  4004ac:	b590      	push	{r4, r7, lr}
  4004ae:	b083      	sub	sp, #12
  4004b0:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  4004b2:	4813      	ldr	r0, [pc, #76]	; (400500 <sysclk_init+0x54>)
  4004b4:	4b13      	ldr	r3, [pc, #76]	; (400504 <sysclk_init+0x58>)
  4004b6:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  4004b8:	2006      	movs	r0, #6
  4004ba:	4b13      	ldr	r3, [pc, #76]	; (400508 <sysclk_init+0x5c>)
  4004bc:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  4004be:	1d38      	adds	r0, r7, #4
  4004c0:	2319      	movs	r3, #25
  4004c2:	2201      	movs	r2, #1
  4004c4:	2106      	movs	r1, #6
  4004c6:	4c11      	ldr	r4, [pc, #68]	; (40050c <sysclk_init+0x60>)
  4004c8:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  4004ca:	1d3b      	adds	r3, r7, #4
  4004cc:	2100      	movs	r1, #0
  4004ce:	4618      	mov	r0, r3
  4004d0:	4b0f      	ldr	r3, [pc, #60]	; (400510 <sysclk_init+0x64>)
  4004d2:	4798      	blx	r3
		pll_wait_for_lock(0);
  4004d4:	2000      	movs	r0, #0
  4004d6:	4b0f      	ldr	r3, [pc, #60]	; (400514 <sysclk_init+0x68>)
  4004d8:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  4004da:	2002      	movs	r0, #2
  4004dc:	4b0e      	ldr	r3, [pc, #56]	; (400518 <sysclk_init+0x6c>)
  4004de:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  4004e0:	2000      	movs	r0, #0
  4004e2:	4b0e      	ldr	r3, [pc, #56]	; (40051c <sysclk_init+0x70>)
  4004e4:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  4004e6:	4b0e      	ldr	r3, [pc, #56]	; (400520 <sysclk_init+0x74>)
  4004e8:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  4004ea:	4b0e      	ldr	r3, [pc, #56]	; (400524 <sysclk_init+0x78>)
  4004ec:	4798      	blx	r3
  4004ee:	4603      	mov	r3, r0
  4004f0:	4618      	mov	r0, r3
  4004f2:	4b04      	ldr	r3, [pc, #16]	; (400504 <sysclk_init+0x58>)
  4004f4:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  4004f6:	bf00      	nop
  4004f8:	370c      	adds	r7, #12
  4004fa:	46bd      	mov	sp, r7
  4004fc:	bd90      	pop	{r4, r7, pc}
  4004fe:	bf00      	nop
  400500:	11e1a300 	.word	0x11e1a300
  400504:	00401489 	.word	0x00401489
  400508:	0040041d 	.word	0x0040041d
  40050c:	00400345 	.word	0x00400345
  400510:	004003b1 	.word	0x004003b1
  400514:	00400455 	.word	0x00400455
  400518:	00400b09 	.word	0x00400b09
  40051c:	00400b85 	.word	0x00400b85
  400520:	00401321 	.word	0x00401321
  400524:	00400499 	.word	0x00400499

00400528 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400528:	b580      	push	{r7, lr}
  40052a:	b086      	sub	sp, #24
  40052c:	af00      	add	r7, sp, #0
  40052e:	60f8      	str	r0, [r7, #12]
  400530:	60b9      	str	r1, [r7, #8]
  400532:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400534:	2300      	movs	r3, #0
  400536:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400538:	68fb      	ldr	r3, [r7, #12]
  40053a:	2b00      	cmp	r3, #0
  40053c:	d012      	beq.n	400564 <_read+0x3c>
		return -1;
  40053e:	f04f 33ff 	mov.w	r3, #4294967295
  400542:	e013      	b.n	40056c <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400544:	4b0b      	ldr	r3, [pc, #44]	; (400574 <_read+0x4c>)
  400546:	681b      	ldr	r3, [r3, #0]
  400548:	4a0b      	ldr	r2, [pc, #44]	; (400578 <_read+0x50>)
  40054a:	6812      	ldr	r2, [r2, #0]
  40054c:	68b9      	ldr	r1, [r7, #8]
  40054e:	4610      	mov	r0, r2
  400550:	4798      	blx	r3
		ptr++;
  400552:	68bb      	ldr	r3, [r7, #8]
  400554:	3301      	adds	r3, #1
  400556:	60bb      	str	r3, [r7, #8]
		nChars++;
  400558:	697b      	ldr	r3, [r7, #20]
  40055a:	3301      	adds	r3, #1
  40055c:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  40055e:	687b      	ldr	r3, [r7, #4]
  400560:	3b01      	subs	r3, #1
  400562:	607b      	str	r3, [r7, #4]
  400564:	687b      	ldr	r3, [r7, #4]
  400566:	2b00      	cmp	r3, #0
  400568:	dcec      	bgt.n	400544 <_read+0x1c>
	}
	return nChars;
  40056a:	697b      	ldr	r3, [r7, #20]
}
  40056c:	4618      	mov	r0, r3
  40056e:	3718      	adds	r7, #24
  400570:	46bd      	mov	sp, r7
  400572:	bd80      	pop	{r7, pc}
  400574:	20400a8c 	.word	0x20400a8c
  400578:	20400a94 	.word	0x20400a94

0040057c <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  40057c:	b580      	push	{r7, lr}
  40057e:	b086      	sub	sp, #24
  400580:	af00      	add	r7, sp, #0
  400582:	60f8      	str	r0, [r7, #12]
  400584:	60b9      	str	r1, [r7, #8]
  400586:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400588:	2300      	movs	r3, #0
  40058a:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	2b01      	cmp	r3, #1
  400590:	d01e      	beq.n	4005d0 <_write+0x54>
  400592:	68fb      	ldr	r3, [r7, #12]
  400594:	2b02      	cmp	r3, #2
  400596:	d01b      	beq.n	4005d0 <_write+0x54>
  400598:	68fb      	ldr	r3, [r7, #12]
  40059a:	2b03      	cmp	r3, #3
  40059c:	d018      	beq.n	4005d0 <_write+0x54>
		return -1;
  40059e:	f04f 33ff 	mov.w	r3, #4294967295
  4005a2:	e019      	b.n	4005d8 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  4005a4:	4b0e      	ldr	r3, [pc, #56]	; (4005e0 <_write+0x64>)
  4005a6:	681a      	ldr	r2, [r3, #0]
  4005a8:	4b0e      	ldr	r3, [pc, #56]	; (4005e4 <_write+0x68>)
  4005aa:	6818      	ldr	r0, [r3, #0]
  4005ac:	68bb      	ldr	r3, [r7, #8]
  4005ae:	1c59      	adds	r1, r3, #1
  4005b0:	60b9      	str	r1, [r7, #8]
  4005b2:	781b      	ldrb	r3, [r3, #0]
  4005b4:	4619      	mov	r1, r3
  4005b6:	4790      	blx	r2
  4005b8:	4603      	mov	r3, r0
  4005ba:	2b00      	cmp	r3, #0
  4005bc:	da02      	bge.n	4005c4 <_write+0x48>
			return -1;
  4005be:	f04f 33ff 	mov.w	r3, #4294967295
  4005c2:	e009      	b.n	4005d8 <_write+0x5c>
		}
		++nChars;
  4005c4:	697b      	ldr	r3, [r7, #20]
  4005c6:	3301      	adds	r3, #1
  4005c8:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  4005ca:	687b      	ldr	r3, [r7, #4]
  4005cc:	3b01      	subs	r3, #1
  4005ce:	607b      	str	r3, [r7, #4]
  4005d0:	687b      	ldr	r3, [r7, #4]
  4005d2:	2b00      	cmp	r3, #0
  4005d4:	d1e6      	bne.n	4005a4 <_write+0x28>
	}
	return nChars;
  4005d6:	697b      	ldr	r3, [r7, #20]
}
  4005d8:	4618      	mov	r0, r3
  4005da:	3718      	adds	r7, #24
  4005dc:	46bd      	mov	sp, r7
  4005de:	bd80      	pop	{r7, pc}
  4005e0:	20400a90 	.word	0x20400a90
  4005e4:	20400a94 	.word	0x20400a94

004005e8 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  4005e8:	b480      	push	{r7}
  4005ea:	b085      	sub	sp, #20
  4005ec:	af00      	add	r7, sp, #0
  4005ee:	60f8      	str	r0, [r7, #12]
  4005f0:	60b9      	str	r1, [r7, #8]
  4005f2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  4005f4:	687b      	ldr	r3, [r7, #4]
  4005f6:	2b00      	cmp	r3, #0
  4005f8:	d003      	beq.n	400602 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  4005fa:	68fb      	ldr	r3, [r7, #12]
  4005fc:	68ba      	ldr	r2, [r7, #8]
  4005fe:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  400600:	e002      	b.n	400608 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  400602:	68fb      	ldr	r3, [r7, #12]
  400604:	68ba      	ldr	r2, [r7, #8]
  400606:	661a      	str	r2, [r3, #96]	; 0x60
}
  400608:	bf00      	nop
  40060a:	3714      	adds	r7, #20
  40060c:	46bd      	mov	sp, r7
  40060e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400612:	4770      	bx	lr

00400614 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  400614:	b480      	push	{r7}
  400616:	b083      	sub	sp, #12
  400618:	af00      	add	r7, sp, #0
  40061a:	6078      	str	r0, [r7, #4]
  40061c:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40061e:	687b      	ldr	r3, [r7, #4]
  400620:	683a      	ldr	r2, [r7, #0]
  400622:	631a      	str	r2, [r3, #48]	; 0x30
}
  400624:	bf00      	nop
  400626:	370c      	adds	r7, #12
  400628:	46bd      	mov	sp, r7
  40062a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062e:	4770      	bx	lr

00400630 <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  400630:	b480      	push	{r7}
  400632:	b083      	sub	sp, #12
  400634:	af00      	add	r7, sp, #0
  400636:	6078      	str	r0, [r7, #4]
  400638:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  40063a:	687b      	ldr	r3, [r7, #4]
  40063c:	683a      	ldr	r2, [r7, #0]
  40063e:	635a      	str	r2, [r3, #52]	; 0x34
}
  400640:	bf00      	nop
  400642:	370c      	adds	r7, #12
  400644:	46bd      	mov	sp, r7
  400646:	f85d 7b04 	ldr.w	r7, [sp], #4
  40064a:	4770      	bx	lr

0040064c <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  40064c:	b480      	push	{r7}
  40064e:	b087      	sub	sp, #28
  400650:	af00      	add	r7, sp, #0
  400652:	60f8      	str	r0, [r7, #12]
  400654:	60b9      	str	r1, [r7, #8]
  400656:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  400658:	68fb      	ldr	r3, [r7, #12]
  40065a:	687a      	ldr	r2, [r7, #4]
  40065c:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40065e:	68bb      	ldr	r3, [r7, #8]
  400660:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  400664:	d04a      	beq.n	4006fc <pio_set_peripheral+0xb0>
  400666:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  40066a:	d808      	bhi.n	40067e <pio_set_peripheral+0x32>
  40066c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  400670:	d016      	beq.n	4006a0 <pio_set_peripheral+0x54>
  400672:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  400676:	d02c      	beq.n	4006d2 <pio_set_peripheral+0x86>
  400678:	2b00      	cmp	r3, #0
  40067a:	d069      	beq.n	400750 <pio_set_peripheral+0x104>
  40067c:	e064      	b.n	400748 <pio_set_peripheral+0xfc>
  40067e:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400682:	d065      	beq.n	400750 <pio_set_peripheral+0x104>
  400684:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  400688:	d803      	bhi.n	400692 <pio_set_peripheral+0x46>
  40068a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  40068e:	d04a      	beq.n	400726 <pio_set_peripheral+0xda>
  400690:	e05a      	b.n	400748 <pio_set_peripheral+0xfc>
  400692:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  400696:	d05b      	beq.n	400750 <pio_set_peripheral+0x104>
  400698:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  40069c:	d058      	beq.n	400750 <pio_set_peripheral+0x104>
  40069e:	e053      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006a0:	68fb      	ldr	r3, [r7, #12]
  4006a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006a4:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4006a6:	68fb      	ldr	r3, [r7, #12]
  4006a8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4006aa:	687b      	ldr	r3, [r7, #4]
  4006ac:	43d9      	mvns	r1, r3
  4006ae:	697b      	ldr	r3, [r7, #20]
  4006b0:	400b      	ands	r3, r1
  4006b2:	401a      	ands	r2, r3
  4006b4:	68fb      	ldr	r3, [r7, #12]
  4006b6:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006b8:	68fb      	ldr	r3, [r7, #12]
  4006ba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006bc:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006be:	68fb      	ldr	r3, [r7, #12]
  4006c0:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006c2:	687b      	ldr	r3, [r7, #4]
  4006c4:	43d9      	mvns	r1, r3
  4006c6:	697b      	ldr	r3, [r7, #20]
  4006c8:	400b      	ands	r3, r1
  4006ca:	401a      	ands	r2, r3
  4006cc:	68fb      	ldr	r3, [r7, #12]
  4006ce:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006d0:	e03a      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006d2:	68fb      	ldr	r3, [r7, #12]
  4006d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4006d6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4006d8:	687a      	ldr	r2, [r7, #4]
  4006da:	697b      	ldr	r3, [r7, #20]
  4006dc:	431a      	orrs	r2, r3
  4006de:	68fb      	ldr	r3, [r7, #12]
  4006e0:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4006e2:	68fb      	ldr	r3, [r7, #12]
  4006e4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4006e6:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4006e8:	68fb      	ldr	r3, [r7, #12]
  4006ea:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4006ec:	687b      	ldr	r3, [r7, #4]
  4006ee:	43d9      	mvns	r1, r3
  4006f0:	697b      	ldr	r3, [r7, #20]
  4006f2:	400b      	ands	r3, r1
  4006f4:	401a      	ands	r2, r3
  4006f6:	68fb      	ldr	r3, [r7, #12]
  4006f8:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4006fa:	e025      	b.n	400748 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4006fc:	68fb      	ldr	r3, [r7, #12]
  4006fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  400700:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  400702:	68fb      	ldr	r3, [r7, #12]
  400704:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400706:	687b      	ldr	r3, [r7, #4]
  400708:	43d9      	mvns	r1, r3
  40070a:	697b      	ldr	r3, [r7, #20]
  40070c:	400b      	ands	r3, r1
  40070e:	401a      	ands	r2, r3
  400710:	68fb      	ldr	r3, [r7, #12]
  400712:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400714:	68fb      	ldr	r3, [r7, #12]
  400716:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  400718:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40071a:	687a      	ldr	r2, [r7, #4]
  40071c:	697b      	ldr	r3, [r7, #20]
  40071e:	431a      	orrs	r2, r3
  400720:	68fb      	ldr	r3, [r7, #12]
  400722:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400724:	e010      	b.n	400748 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  400726:	68fb      	ldr	r3, [r7, #12]
  400728:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40072a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  40072c:	687a      	ldr	r2, [r7, #4]
  40072e:	697b      	ldr	r3, [r7, #20]
  400730:	431a      	orrs	r2, r3
  400732:	68fb      	ldr	r3, [r7, #12]
  400734:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  400736:	68fb      	ldr	r3, [r7, #12]
  400738:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  40073a:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  40073c:	687a      	ldr	r2, [r7, #4]
  40073e:	697b      	ldr	r3, [r7, #20]
  400740:	431a      	orrs	r2, r3
  400742:	68fb      	ldr	r3, [r7, #12]
  400744:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  400746:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  400748:	68fb      	ldr	r3, [r7, #12]
  40074a:	687a      	ldr	r2, [r7, #4]
  40074c:	605a      	str	r2, [r3, #4]
  40074e:	e000      	b.n	400752 <pio_set_peripheral+0x106>
		return;
  400750:	bf00      	nop
}
  400752:	371c      	adds	r7, #28
  400754:	46bd      	mov	sp, r7
  400756:	f85d 7b04 	ldr.w	r7, [sp], #4
  40075a:	4770      	bx	lr

0040075c <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  40075c:	b580      	push	{r7, lr}
  40075e:	b084      	sub	sp, #16
  400760:	af00      	add	r7, sp, #0
  400762:	60f8      	str	r0, [r7, #12]
  400764:	60b9      	str	r1, [r7, #8]
  400766:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  400768:	68b9      	ldr	r1, [r7, #8]
  40076a:	68f8      	ldr	r0, [r7, #12]
  40076c:	4b19      	ldr	r3, [pc, #100]	; (4007d4 <pio_set_input+0x78>)
  40076e:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  400770:	687b      	ldr	r3, [r7, #4]
  400772:	f003 0301 	and.w	r3, r3, #1
  400776:	461a      	mov	r2, r3
  400778:	68b9      	ldr	r1, [r7, #8]
  40077a:	68f8      	ldr	r0, [r7, #12]
  40077c:	4b16      	ldr	r3, [pc, #88]	; (4007d8 <pio_set_input+0x7c>)
  40077e:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  400780:	687b      	ldr	r3, [r7, #4]
  400782:	f003 030a 	and.w	r3, r3, #10
  400786:	2b00      	cmp	r3, #0
  400788:	d003      	beq.n	400792 <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  40078a:	68fb      	ldr	r3, [r7, #12]
  40078c:	68ba      	ldr	r2, [r7, #8]
  40078e:	621a      	str	r2, [r3, #32]
  400790:	e002      	b.n	400798 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  400792:	68fb      	ldr	r3, [r7, #12]
  400794:	68ba      	ldr	r2, [r7, #8]
  400796:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  400798:	687b      	ldr	r3, [r7, #4]
  40079a:	f003 0302 	and.w	r3, r3, #2
  40079e:	2b00      	cmp	r3, #0
  4007a0:	d004      	beq.n	4007ac <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4007a2:	68fb      	ldr	r3, [r7, #12]
  4007a4:	68ba      	ldr	r2, [r7, #8]
  4007a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4007aa:	e008      	b.n	4007be <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4007ac:	687b      	ldr	r3, [r7, #4]
  4007ae:	f003 0308 	and.w	r3, r3, #8
  4007b2:	2b00      	cmp	r3, #0
  4007b4:	d003      	beq.n	4007be <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4007b6:	68fb      	ldr	r3, [r7, #12]
  4007b8:	68ba      	ldr	r2, [r7, #8]
  4007ba:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4007be:	68fb      	ldr	r3, [r7, #12]
  4007c0:	68ba      	ldr	r2, [r7, #8]
  4007c2:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4007c4:	68fb      	ldr	r3, [r7, #12]
  4007c6:	68ba      	ldr	r2, [r7, #8]
  4007c8:	601a      	str	r2, [r3, #0]
}
  4007ca:	bf00      	nop
  4007cc:	3710      	adds	r7, #16
  4007ce:	46bd      	mov	sp, r7
  4007d0:	bd80      	pop	{r7, pc}
  4007d2:	bf00      	nop
  4007d4:	004008f1 	.word	0x004008f1
  4007d8:	004005e9 	.word	0x004005e9

004007dc <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4007dc:	b580      	push	{r7, lr}
  4007de:	b084      	sub	sp, #16
  4007e0:	af00      	add	r7, sp, #0
  4007e2:	60f8      	str	r0, [r7, #12]
  4007e4:	60b9      	str	r1, [r7, #8]
  4007e6:	607a      	str	r2, [r7, #4]
  4007e8:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  4007ea:	68b9      	ldr	r1, [r7, #8]
  4007ec:	68f8      	ldr	r0, [r7, #12]
  4007ee:	4b12      	ldr	r3, [pc, #72]	; (400838 <pio_set_output+0x5c>)
  4007f0:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  4007f2:	69ba      	ldr	r2, [r7, #24]
  4007f4:	68b9      	ldr	r1, [r7, #8]
  4007f6:	68f8      	ldr	r0, [r7, #12]
  4007f8:	4b10      	ldr	r3, [pc, #64]	; (40083c <pio_set_output+0x60>)
  4007fa:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  4007fc:	683b      	ldr	r3, [r7, #0]
  4007fe:	2b00      	cmp	r3, #0
  400800:	d003      	beq.n	40080a <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  400802:	68fb      	ldr	r3, [r7, #12]
  400804:	68ba      	ldr	r2, [r7, #8]
  400806:	651a      	str	r2, [r3, #80]	; 0x50
  400808:	e002      	b.n	400810 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  40080a:	68fb      	ldr	r3, [r7, #12]
  40080c:	68ba      	ldr	r2, [r7, #8]
  40080e:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  400810:	687b      	ldr	r3, [r7, #4]
  400812:	2b00      	cmp	r3, #0
  400814:	d003      	beq.n	40081e <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  400816:	68fb      	ldr	r3, [r7, #12]
  400818:	68ba      	ldr	r2, [r7, #8]
  40081a:	631a      	str	r2, [r3, #48]	; 0x30
  40081c:	e002      	b.n	400824 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40081e:	68fb      	ldr	r3, [r7, #12]
  400820:	68ba      	ldr	r2, [r7, #8]
  400822:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  400824:	68fb      	ldr	r3, [r7, #12]
  400826:	68ba      	ldr	r2, [r7, #8]
  400828:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  40082a:	68fb      	ldr	r3, [r7, #12]
  40082c:	68ba      	ldr	r2, [r7, #8]
  40082e:	601a      	str	r2, [r3, #0]
}
  400830:	bf00      	nop
  400832:	3710      	adds	r7, #16
  400834:	46bd      	mov	sp, r7
  400836:	bd80      	pop	{r7, pc}
  400838:	004008f1 	.word	0x004008f1
  40083c:	004005e9 	.word	0x004005e9

00400840 <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  400840:	b480      	push	{r7}
  400842:	b083      	sub	sp, #12
  400844:	af00      	add	r7, sp, #0
  400846:	6078      	str	r0, [r7, #4]
  400848:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  40084a:	687b      	ldr	r3, [r7, #4]
  40084c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40084e:	683b      	ldr	r3, [r7, #0]
  400850:	4013      	ands	r3, r2
  400852:	2b00      	cmp	r3, #0
  400854:	d101      	bne.n	40085a <pio_get_output_data_status+0x1a>
		return 0;
  400856:	2300      	movs	r3, #0
  400858:	e000      	b.n	40085c <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  40085a:	2301      	movs	r3, #1
	}
}
  40085c:	4618      	mov	r0, r3
  40085e:	370c      	adds	r7, #12
  400860:	46bd      	mov	sp, r7
  400862:	f85d 7b04 	ldr.w	r7, [sp], #4
  400866:	4770      	bx	lr

00400868 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  400868:	b480      	push	{r7}
  40086a:	b085      	sub	sp, #20
  40086c:	af00      	add	r7, sp, #0
  40086e:	60f8      	str	r0, [r7, #12]
  400870:	60b9      	str	r1, [r7, #8]
  400872:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  400874:	687b      	ldr	r3, [r7, #4]
  400876:	f003 0310 	and.w	r3, r3, #16
  40087a:	2b00      	cmp	r3, #0
  40087c:	d020      	beq.n	4008c0 <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40087e:	68fb      	ldr	r3, [r7, #12]
  400880:	68ba      	ldr	r2, [r7, #8]
  400882:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  400886:	687b      	ldr	r3, [r7, #4]
  400888:	f003 0320 	and.w	r3, r3, #32
  40088c:	2b00      	cmp	r3, #0
  40088e:	d004      	beq.n	40089a <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  400890:	68fb      	ldr	r3, [r7, #12]
  400892:	68ba      	ldr	r2, [r7, #8]
  400894:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400898:	e003      	b.n	4008a2 <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  40089a:	68fb      	ldr	r3, [r7, #12]
  40089c:	68ba      	ldr	r2, [r7, #8]
  40089e:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4008a2:	687b      	ldr	r3, [r7, #4]
  4008a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4008a8:	2b00      	cmp	r3, #0
  4008aa:	d004      	beq.n	4008b6 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4008ac:	68fb      	ldr	r3, [r7, #12]
  4008ae:	68ba      	ldr	r2, [r7, #8]
  4008b0:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4008b4:	e008      	b.n	4008c8 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4008b6:	68fb      	ldr	r3, [r7, #12]
  4008b8:	68ba      	ldr	r2, [r7, #8]
  4008ba:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4008be:	e003      	b.n	4008c8 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4008c0:	68fb      	ldr	r3, [r7, #12]
  4008c2:	68ba      	ldr	r2, [r7, #8]
  4008c4:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4008c8:	bf00      	nop
  4008ca:	3714      	adds	r7, #20
  4008cc:	46bd      	mov	sp, r7
  4008ce:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008d2:	4770      	bx	lr

004008d4 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008d4:	b480      	push	{r7}
  4008d6:	b083      	sub	sp, #12
  4008d8:	af00      	add	r7, sp, #0
  4008da:	6078      	str	r0, [r7, #4]
  4008dc:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4008de:	687b      	ldr	r3, [r7, #4]
  4008e0:	683a      	ldr	r2, [r7, #0]
  4008e2:	641a      	str	r2, [r3, #64]	; 0x40
}
  4008e4:	bf00      	nop
  4008e6:	370c      	adds	r7, #12
  4008e8:	46bd      	mov	sp, r7
  4008ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008ee:	4770      	bx	lr

004008f0 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4008f0:	b480      	push	{r7}
  4008f2:	b083      	sub	sp, #12
  4008f4:	af00      	add	r7, sp, #0
  4008f6:	6078      	str	r0, [r7, #4]
  4008f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  4008fa:	687b      	ldr	r3, [r7, #4]
  4008fc:	683a      	ldr	r2, [r7, #0]
  4008fe:	645a      	str	r2, [r3, #68]	; 0x44
}
  400900:	bf00      	nop
  400902:	370c      	adds	r7, #12
  400904:	46bd      	mov	sp, r7
  400906:	f85d 7b04 	ldr.w	r7, [sp], #4
  40090a:	4770      	bx	lr

0040090c <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  40090c:	b480      	push	{r7}
  40090e:	b083      	sub	sp, #12
  400910:	af00      	add	r7, sp, #0
  400912:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  400914:	687b      	ldr	r3, [r7, #4]
  400916:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  400918:	4618      	mov	r0, r3
  40091a:	370c      	adds	r7, #12
  40091c:	46bd      	mov	sp, r7
  40091e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400922:	4770      	bx	lr

00400924 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  400924:	b480      	push	{r7}
  400926:	b083      	sub	sp, #12
  400928:	af00      	add	r7, sp, #0
  40092a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  40092c:	687b      	ldr	r3, [r7, #4]
  40092e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  400930:	4618      	mov	r0, r3
  400932:	370c      	adds	r7, #12
  400934:	46bd      	mov	sp, r7
  400936:	f85d 7b04 	ldr.w	r7, [sp], #4
  40093a:	4770      	bx	lr

0040093c <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  40093c:	b580      	push	{r7, lr}
  40093e:	b084      	sub	sp, #16
  400940:	af00      	add	r7, sp, #0
  400942:	6078      	str	r0, [r7, #4]
  400944:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  400946:	6878      	ldr	r0, [r7, #4]
  400948:	4b26      	ldr	r3, [pc, #152]	; (4009e4 <pio_handler_process+0xa8>)
  40094a:	4798      	blx	r3
  40094c:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40094e:	6878      	ldr	r0, [r7, #4]
  400950:	4b25      	ldr	r3, [pc, #148]	; (4009e8 <pio_handler_process+0xac>)
  400952:	4798      	blx	r3
  400954:	4602      	mov	r2, r0
  400956:	68fb      	ldr	r3, [r7, #12]
  400958:	4013      	ands	r3, r2
  40095a:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  40095c:	68fb      	ldr	r3, [r7, #12]
  40095e:	2b00      	cmp	r3, #0
  400960:	d03c      	beq.n	4009dc <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  400962:	2300      	movs	r3, #0
  400964:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  400966:	e034      	b.n	4009d2 <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  400968:	4a20      	ldr	r2, [pc, #128]	; (4009ec <pio_handler_process+0xb0>)
  40096a:	68bb      	ldr	r3, [r7, #8]
  40096c:	011b      	lsls	r3, r3, #4
  40096e:	4413      	add	r3, r2
  400970:	681a      	ldr	r2, [r3, #0]
  400972:	683b      	ldr	r3, [r7, #0]
  400974:	429a      	cmp	r2, r3
  400976:	d126      	bne.n	4009c6 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  400978:	4a1c      	ldr	r2, [pc, #112]	; (4009ec <pio_handler_process+0xb0>)
  40097a:	68bb      	ldr	r3, [r7, #8]
  40097c:	011b      	lsls	r3, r3, #4
  40097e:	4413      	add	r3, r2
  400980:	3304      	adds	r3, #4
  400982:	681a      	ldr	r2, [r3, #0]
  400984:	68fb      	ldr	r3, [r7, #12]
  400986:	4013      	ands	r3, r2
  400988:	2b00      	cmp	r3, #0
  40098a:	d01c      	beq.n	4009c6 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  40098c:	4a17      	ldr	r2, [pc, #92]	; (4009ec <pio_handler_process+0xb0>)
  40098e:	68bb      	ldr	r3, [r7, #8]
  400990:	011b      	lsls	r3, r3, #4
  400992:	4413      	add	r3, r2
  400994:	330c      	adds	r3, #12
  400996:	681b      	ldr	r3, [r3, #0]
  400998:	4914      	ldr	r1, [pc, #80]	; (4009ec <pio_handler_process+0xb0>)
  40099a:	68ba      	ldr	r2, [r7, #8]
  40099c:	0112      	lsls	r2, r2, #4
  40099e:	440a      	add	r2, r1
  4009a0:	6810      	ldr	r0, [r2, #0]
  4009a2:	4912      	ldr	r1, [pc, #72]	; (4009ec <pio_handler_process+0xb0>)
  4009a4:	68ba      	ldr	r2, [r7, #8]
  4009a6:	0112      	lsls	r2, r2, #4
  4009a8:	440a      	add	r2, r1
  4009aa:	3204      	adds	r2, #4
  4009ac:	6812      	ldr	r2, [r2, #0]
  4009ae:	4611      	mov	r1, r2
  4009b0:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4009b2:	4a0e      	ldr	r2, [pc, #56]	; (4009ec <pio_handler_process+0xb0>)
  4009b4:	68bb      	ldr	r3, [r7, #8]
  4009b6:	011b      	lsls	r3, r3, #4
  4009b8:	4413      	add	r3, r2
  4009ba:	3304      	adds	r3, #4
  4009bc:	681b      	ldr	r3, [r3, #0]
  4009be:	43db      	mvns	r3, r3
  4009c0:	68fa      	ldr	r2, [r7, #12]
  4009c2:	4013      	ands	r3, r2
  4009c4:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4009c6:	68bb      	ldr	r3, [r7, #8]
  4009c8:	3301      	adds	r3, #1
  4009ca:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4009cc:	68bb      	ldr	r3, [r7, #8]
  4009ce:	2b06      	cmp	r3, #6
  4009d0:	d803      	bhi.n	4009da <pio_handler_process+0x9e>
		while (status != 0) {
  4009d2:	68fb      	ldr	r3, [r7, #12]
  4009d4:	2b00      	cmp	r3, #0
  4009d6:	d1c7      	bne.n	400968 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4009d8:	e000      	b.n	4009dc <pio_handler_process+0xa0>
				break;
  4009da:	bf00      	nop
}
  4009dc:	bf00      	nop
  4009de:	3710      	adds	r7, #16
  4009e0:	46bd      	mov	sp, r7
  4009e2:	bd80      	pop	{r7, pc}
  4009e4:	0040090d 	.word	0x0040090d
  4009e8:	00400925 	.word	0x00400925
  4009ec:	204009dc 	.word	0x204009dc

004009f0 <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  4009f0:	b580      	push	{r7, lr}
  4009f2:	b086      	sub	sp, #24
  4009f4:	af00      	add	r7, sp, #0
  4009f6:	60f8      	str	r0, [r7, #12]
  4009f8:	60b9      	str	r1, [r7, #8]
  4009fa:	607a      	str	r2, [r7, #4]
  4009fc:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  4009fe:	4b21      	ldr	r3, [pc, #132]	; (400a84 <pio_handler_set+0x94>)
  400a00:	681b      	ldr	r3, [r3, #0]
  400a02:	2b06      	cmp	r3, #6
  400a04:	d901      	bls.n	400a0a <pio_handler_set+0x1a>
		return 1;
  400a06:	2301      	movs	r3, #1
  400a08:	e038      	b.n	400a7c <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a0a:	2300      	movs	r3, #0
  400a0c:	75fb      	strb	r3, [r7, #23]
  400a0e:	e011      	b.n	400a34 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  400a10:	7dfb      	ldrb	r3, [r7, #23]
  400a12:	011b      	lsls	r3, r3, #4
  400a14:	4a1c      	ldr	r2, [pc, #112]	; (400a88 <pio_handler_set+0x98>)
  400a16:	4413      	add	r3, r2
  400a18:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  400a1a:	693b      	ldr	r3, [r7, #16]
  400a1c:	681a      	ldr	r2, [r3, #0]
  400a1e:	68bb      	ldr	r3, [r7, #8]
  400a20:	429a      	cmp	r2, r3
  400a22:	d104      	bne.n	400a2e <pio_handler_set+0x3e>
  400a24:	693b      	ldr	r3, [r7, #16]
  400a26:	685a      	ldr	r2, [r3, #4]
  400a28:	687b      	ldr	r3, [r7, #4]
  400a2a:	429a      	cmp	r2, r3
  400a2c:	d008      	beq.n	400a40 <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  400a2e:	7dfb      	ldrb	r3, [r7, #23]
  400a30:	3301      	adds	r3, #1
  400a32:	75fb      	strb	r3, [r7, #23]
  400a34:	7dfa      	ldrb	r2, [r7, #23]
  400a36:	4b13      	ldr	r3, [pc, #76]	; (400a84 <pio_handler_set+0x94>)
  400a38:	681b      	ldr	r3, [r3, #0]
  400a3a:	429a      	cmp	r2, r3
  400a3c:	d9e8      	bls.n	400a10 <pio_handler_set+0x20>
  400a3e:	e000      	b.n	400a42 <pio_handler_set+0x52>
			break;
  400a40:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  400a42:	693b      	ldr	r3, [r7, #16]
  400a44:	68ba      	ldr	r2, [r7, #8]
  400a46:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  400a48:	693b      	ldr	r3, [r7, #16]
  400a4a:	687a      	ldr	r2, [r7, #4]
  400a4c:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  400a4e:	693b      	ldr	r3, [r7, #16]
  400a50:	683a      	ldr	r2, [r7, #0]
  400a52:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  400a54:	693b      	ldr	r3, [r7, #16]
  400a56:	6a3a      	ldr	r2, [r7, #32]
  400a58:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  400a5a:	7dfa      	ldrb	r2, [r7, #23]
  400a5c:	4b09      	ldr	r3, [pc, #36]	; (400a84 <pio_handler_set+0x94>)
  400a5e:	681b      	ldr	r3, [r3, #0]
  400a60:	3301      	adds	r3, #1
  400a62:	429a      	cmp	r2, r3
  400a64:	d104      	bne.n	400a70 <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  400a66:	4b07      	ldr	r3, [pc, #28]	; (400a84 <pio_handler_set+0x94>)
  400a68:	681b      	ldr	r3, [r3, #0]
  400a6a:	3301      	adds	r3, #1
  400a6c:	4a05      	ldr	r2, [pc, #20]	; (400a84 <pio_handler_set+0x94>)
  400a6e:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  400a70:	683a      	ldr	r2, [r7, #0]
  400a72:	6879      	ldr	r1, [r7, #4]
  400a74:	68f8      	ldr	r0, [r7, #12]
  400a76:	4b05      	ldr	r3, [pc, #20]	; (400a8c <pio_handler_set+0x9c>)
  400a78:	4798      	blx	r3

	return 0;
  400a7a:	2300      	movs	r3, #0
}
  400a7c:	4618      	mov	r0, r3
  400a7e:	3718      	adds	r7, #24
  400a80:	46bd      	mov	sp, r7
  400a82:	bd80      	pop	{r7, pc}
  400a84:	20400a4c 	.word	0x20400a4c
  400a88:	204009dc 	.word	0x204009dc
  400a8c:	00400869 	.word	0x00400869

00400a90 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  400a90:	b580      	push	{r7, lr}
  400a92:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  400a94:	210a      	movs	r1, #10
  400a96:	4802      	ldr	r0, [pc, #8]	; (400aa0 <PIOA_Handler+0x10>)
  400a98:	4b02      	ldr	r3, [pc, #8]	; (400aa4 <PIOA_Handler+0x14>)
  400a9a:	4798      	blx	r3
}
  400a9c:	bf00      	nop
  400a9e:	bd80      	pop	{r7, pc}
  400aa0:	400e0e00 	.word	0x400e0e00
  400aa4:	0040093d 	.word	0x0040093d

00400aa8 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  400aa8:	b580      	push	{r7, lr}
  400aaa:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  400aac:	210b      	movs	r1, #11
  400aae:	4802      	ldr	r0, [pc, #8]	; (400ab8 <PIOB_Handler+0x10>)
  400ab0:	4b02      	ldr	r3, [pc, #8]	; (400abc <PIOB_Handler+0x14>)
  400ab2:	4798      	blx	r3
}
  400ab4:	bf00      	nop
  400ab6:	bd80      	pop	{r7, pc}
  400ab8:	400e1000 	.word	0x400e1000
  400abc:	0040093d 	.word	0x0040093d

00400ac0 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  400ac0:	b580      	push	{r7, lr}
  400ac2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  400ac4:	210c      	movs	r1, #12
  400ac6:	4802      	ldr	r0, [pc, #8]	; (400ad0 <PIOC_Handler+0x10>)
  400ac8:	4b02      	ldr	r3, [pc, #8]	; (400ad4 <PIOC_Handler+0x14>)
  400aca:	4798      	blx	r3
}
  400acc:	bf00      	nop
  400ace:	bd80      	pop	{r7, pc}
  400ad0:	400e1200 	.word	0x400e1200
  400ad4:	0040093d 	.word	0x0040093d

00400ad8 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  400ad8:	b580      	push	{r7, lr}
  400ada:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  400adc:	2110      	movs	r1, #16
  400ade:	4802      	ldr	r0, [pc, #8]	; (400ae8 <PIOD_Handler+0x10>)
  400ae0:	4b02      	ldr	r3, [pc, #8]	; (400aec <PIOD_Handler+0x14>)
  400ae2:	4798      	blx	r3
}
  400ae4:	bf00      	nop
  400ae6:	bd80      	pop	{r7, pc}
  400ae8:	400e1400 	.word	0x400e1400
  400aec:	0040093d 	.word	0x0040093d

00400af0 <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  400af0:	b580      	push	{r7, lr}
  400af2:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  400af4:	2111      	movs	r1, #17
  400af6:	4802      	ldr	r0, [pc, #8]	; (400b00 <PIOE_Handler+0x10>)
  400af8:	4b02      	ldr	r3, [pc, #8]	; (400b04 <PIOE_Handler+0x14>)
  400afa:	4798      	blx	r3
}
  400afc:	bf00      	nop
  400afe:	bd80      	pop	{r7, pc}
  400b00:	400e1600 	.word	0x400e1600
  400b04:	0040093d 	.word	0x0040093d

00400b08 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  400b08:	b480      	push	{r7}
  400b0a:	b083      	sub	sp, #12
  400b0c:	af00      	add	r7, sp, #0
  400b0e:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  400b10:	687b      	ldr	r3, [r7, #4]
  400b12:	3b01      	subs	r3, #1
  400b14:	2b03      	cmp	r3, #3
  400b16:	d81a      	bhi.n	400b4e <pmc_mck_set_division+0x46>
  400b18:	a201      	add	r2, pc, #4	; (adr r2, 400b20 <pmc_mck_set_division+0x18>)
  400b1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400b1e:	bf00      	nop
  400b20:	00400b31 	.word	0x00400b31
  400b24:	00400b37 	.word	0x00400b37
  400b28:	00400b3f 	.word	0x00400b3f
  400b2c:	00400b47 	.word	0x00400b47
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b30:	2300      	movs	r3, #0
  400b32:	607b      	str	r3, [r7, #4]
			break;
  400b34:	e00e      	b.n	400b54 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  400b36:	f44f 7380 	mov.w	r3, #256	; 0x100
  400b3a:	607b      	str	r3, [r7, #4]
			break;
  400b3c:	e00a      	b.n	400b54 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  400b3e:	f44f 7340 	mov.w	r3, #768	; 0x300
  400b42:	607b      	str	r3, [r7, #4]
			break;
  400b44:	e006      	b.n	400b54 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  400b46:	f44f 7300 	mov.w	r3, #512	; 0x200
  400b4a:	607b      	str	r3, [r7, #4]
			break;
  400b4c:	e002      	b.n	400b54 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  400b4e:	2300      	movs	r3, #0
  400b50:	607b      	str	r3, [r7, #4]
			break;
  400b52:	bf00      	nop
	}
	PMC->PMC_MCKR =
  400b54:	490a      	ldr	r1, [pc, #40]	; (400b80 <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  400b56:	4b0a      	ldr	r3, [pc, #40]	; (400b80 <pmc_mck_set_division+0x78>)
  400b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  400b5e:	687b      	ldr	r3, [r7, #4]
  400b60:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  400b62:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  400b64:	bf00      	nop
  400b66:	4b06      	ldr	r3, [pc, #24]	; (400b80 <pmc_mck_set_division+0x78>)
  400b68:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400b6a:	f003 0308 	and.w	r3, r3, #8
  400b6e:	2b00      	cmp	r3, #0
  400b70:	d0f9      	beq.n	400b66 <pmc_mck_set_division+0x5e>
}
  400b72:	bf00      	nop
  400b74:	370c      	adds	r7, #12
  400b76:	46bd      	mov	sp, r7
  400b78:	f85d 7b04 	ldr.w	r7, [sp], #4
  400b7c:	4770      	bx	lr
  400b7e:	bf00      	nop
  400b80:	400e0600 	.word	0x400e0600

00400b84 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  400b84:	b480      	push	{r7}
  400b86:	b085      	sub	sp, #20
  400b88:	af00      	add	r7, sp, #0
  400b8a:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  400b8c:	491d      	ldr	r1, [pc, #116]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400b8e:	4b1d      	ldr	r3, [pc, #116]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400b90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400b92:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  400b96:	687b      	ldr	r3, [r7, #4]
  400b98:	4313      	orrs	r3, r2
  400b9a:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400b9c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400ba0:	60fb      	str	r3, [r7, #12]
  400ba2:	e007      	b.n	400bb4 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400ba4:	68fb      	ldr	r3, [r7, #12]
  400ba6:	2b00      	cmp	r3, #0
  400ba8:	d101      	bne.n	400bae <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  400baa:	2301      	movs	r3, #1
  400bac:	e023      	b.n	400bf6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400bae:	68fb      	ldr	r3, [r7, #12]
  400bb0:	3b01      	subs	r3, #1
  400bb2:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bb4:	4b13      	ldr	r3, [pc, #76]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bb6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bb8:	f003 0308 	and.w	r3, r3, #8
  400bbc:	2b00      	cmp	r3, #0
  400bbe:	d0f1      	beq.n	400ba4 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  400bc0:	4a10      	ldr	r2, [pc, #64]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bc2:	4b10      	ldr	r3, [pc, #64]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bc4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  400bc6:	f023 0303 	bic.w	r3, r3, #3
  400bca:	f043 0302 	orr.w	r3, r3, #2
  400bce:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400bd0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  400bd4:	60fb      	str	r3, [r7, #12]
  400bd6:	e007      	b.n	400be8 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  400bd8:	68fb      	ldr	r3, [r7, #12]
  400bda:	2b00      	cmp	r3, #0
  400bdc:	d101      	bne.n	400be2 <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  400bde:	2301      	movs	r3, #1
  400be0:	e009      	b.n	400bf6 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  400be2:	68fb      	ldr	r3, [r7, #12]
  400be4:	3b01      	subs	r3, #1
  400be6:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  400be8:	4b06      	ldr	r3, [pc, #24]	; (400c04 <pmc_switch_mck_to_pllack+0x80>)
  400bea:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400bec:	f003 0308 	and.w	r3, r3, #8
  400bf0:	2b00      	cmp	r3, #0
  400bf2:	d0f1      	beq.n	400bd8 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  400bf4:	2300      	movs	r3, #0
}
  400bf6:	4618      	mov	r0, r3
  400bf8:	3714      	adds	r7, #20
  400bfa:	46bd      	mov	sp, r7
  400bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c00:	4770      	bx	lr
  400c02:	bf00      	nop
  400c04:	400e0600 	.word	0x400e0600

00400c08 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  400c08:	b480      	push	{r7}
  400c0a:	b083      	sub	sp, #12
  400c0c:	af00      	add	r7, sp, #0
  400c0e:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  400c10:	687b      	ldr	r3, [r7, #4]
  400c12:	2b01      	cmp	r3, #1
  400c14:	d105      	bne.n	400c22 <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  400c16:	4907      	ldr	r1, [pc, #28]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c18:	4b06      	ldr	r3, [pc, #24]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c1a:	689a      	ldr	r2, [r3, #8]
  400c1c:	4b06      	ldr	r3, [pc, #24]	; (400c38 <pmc_switch_sclk_to_32kxtal+0x30>)
  400c1e:	4313      	orrs	r3, r2
  400c20:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  400c22:	4b04      	ldr	r3, [pc, #16]	; (400c34 <pmc_switch_sclk_to_32kxtal+0x2c>)
  400c24:	4a05      	ldr	r2, [pc, #20]	; (400c3c <pmc_switch_sclk_to_32kxtal+0x34>)
  400c26:	601a      	str	r2, [r3, #0]
}
  400c28:	bf00      	nop
  400c2a:	370c      	adds	r7, #12
  400c2c:	46bd      	mov	sp, r7
  400c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c32:	4770      	bx	lr
  400c34:	400e1810 	.word	0x400e1810
  400c38:	a5100000 	.word	0xa5100000
  400c3c:	a5000008 	.word	0xa5000008

00400c40 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  400c40:	b480      	push	{r7}
  400c42:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  400c44:	4b09      	ldr	r3, [pc, #36]	; (400c6c <pmc_osc_is_ready_32kxtal+0x2c>)
  400c46:	695b      	ldr	r3, [r3, #20]
  400c48:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  400c4c:	2b00      	cmp	r3, #0
  400c4e:	d007      	beq.n	400c60 <pmc_osc_is_ready_32kxtal+0x20>
  400c50:	4b07      	ldr	r3, [pc, #28]	; (400c70 <pmc_osc_is_ready_32kxtal+0x30>)
  400c52:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c54:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400c58:	2b00      	cmp	r3, #0
  400c5a:	d001      	beq.n	400c60 <pmc_osc_is_ready_32kxtal+0x20>
  400c5c:	2301      	movs	r3, #1
  400c5e:	e000      	b.n	400c62 <pmc_osc_is_ready_32kxtal+0x22>
  400c60:	2300      	movs	r3, #0
}
  400c62:	4618      	mov	r0, r3
  400c64:	46bd      	mov	sp, r7
  400c66:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c6a:	4770      	bx	lr
  400c6c:	400e1810 	.word	0x400e1810
  400c70:	400e0600 	.word	0x400e0600

00400c74 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  400c74:	b480      	push	{r7}
  400c76:	b083      	sub	sp, #12
  400c78:	af00      	add	r7, sp, #0
  400c7a:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  400c7c:	4915      	ldr	r1, [pc, #84]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c7e:	4b15      	ldr	r3, [pc, #84]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c80:	6a1a      	ldr	r2, [r3, #32]
  400c82:	4b15      	ldr	r3, [pc, #84]	; (400cd8 <pmc_switch_mainck_to_fastrc+0x64>)
  400c84:	4313      	orrs	r3, r2
  400c86:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400c88:	bf00      	nop
  400c8a:	4b12      	ldr	r3, [pc, #72]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400c8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400c92:	2b00      	cmp	r3, #0
  400c94:	d0f9      	beq.n	400c8a <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400c96:	490f      	ldr	r1, [pc, #60]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c98:	4b0e      	ldr	r3, [pc, #56]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400c9a:	6a1a      	ldr	r2, [r3, #32]
  400c9c:	4b0f      	ldr	r3, [pc, #60]	; (400cdc <pmc_switch_mainck_to_fastrc+0x68>)
  400c9e:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  400ca0:	687a      	ldr	r2, [r7, #4]
  400ca2:	4313      	orrs	r3, r2
  400ca4:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  400ca8:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  400caa:	bf00      	nop
  400cac:	4b09      	ldr	r3, [pc, #36]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cae:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400cb0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  400cb4:	2b00      	cmp	r3, #0
  400cb6:	d0f9      	beq.n	400cac <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  400cb8:	4906      	ldr	r1, [pc, #24]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cba:	4b06      	ldr	r3, [pc, #24]	; (400cd4 <pmc_switch_mainck_to_fastrc+0x60>)
  400cbc:	6a1a      	ldr	r2, [r3, #32]
  400cbe:	4b08      	ldr	r3, [pc, #32]	; (400ce0 <pmc_switch_mainck_to_fastrc+0x6c>)
  400cc0:	4013      	ands	r3, r2
  400cc2:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  400cc6:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  400cc8:	bf00      	nop
  400cca:	370c      	adds	r7, #12
  400ccc:	46bd      	mov	sp, r7
  400cce:	f85d 7b04 	ldr.w	r7, [sp], #4
  400cd2:	4770      	bx	lr
  400cd4:	400e0600 	.word	0x400e0600
  400cd8:	00370008 	.word	0x00370008
  400cdc:	ffc8ff8f 	.word	0xffc8ff8f
  400ce0:	fec8ffff 	.word	0xfec8ffff

00400ce4 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  400ce4:	b480      	push	{r7}
  400ce6:	b083      	sub	sp, #12
  400ce8:	af00      	add	r7, sp, #0
  400cea:	6078      	str	r0, [r7, #4]
  400cec:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  400cee:	687b      	ldr	r3, [r7, #4]
  400cf0:	2b00      	cmp	r3, #0
  400cf2:	d008      	beq.n	400d06 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400cf4:	4913      	ldr	r1, [pc, #76]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400cf6:	4b13      	ldr	r3, [pc, #76]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400cf8:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  400cfa:	4a13      	ldr	r2, [pc, #76]	; (400d48 <pmc_switch_mainck_to_xtal+0x64>)
  400cfc:	401a      	ands	r2, r3
  400cfe:	4b13      	ldr	r3, [pc, #76]	; (400d4c <pmc_switch_mainck_to_xtal+0x68>)
  400d00:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  400d02:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  400d04:	e018      	b.n	400d38 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d06:	490f      	ldr	r1, [pc, #60]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d08:	4b0e      	ldr	r3, [pc, #56]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d0a:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d0c:	4b10      	ldr	r3, [pc, #64]	; (400d50 <pmc_switch_mainck_to_xtal+0x6c>)
  400d0e:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  400d10:	683a      	ldr	r2, [r7, #0]
  400d12:	0212      	lsls	r2, r2, #8
  400d14:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  400d16:	431a      	orrs	r2, r3
  400d18:	4b0e      	ldr	r3, [pc, #56]	; (400d54 <pmc_switch_mainck_to_xtal+0x70>)
  400d1a:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  400d1c:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  400d1e:	bf00      	nop
  400d20:	4b08      	ldr	r3, [pc, #32]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d22:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d24:	f003 0301 	and.w	r3, r3, #1
  400d28:	2b00      	cmp	r3, #0
  400d2a:	d0f9      	beq.n	400d20 <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  400d2c:	4905      	ldr	r1, [pc, #20]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d2e:	4b05      	ldr	r3, [pc, #20]	; (400d44 <pmc_switch_mainck_to_xtal+0x60>)
  400d30:	6a1a      	ldr	r2, [r3, #32]
  400d32:	4b09      	ldr	r3, [pc, #36]	; (400d58 <pmc_switch_mainck_to_xtal+0x74>)
  400d34:	4313      	orrs	r3, r2
  400d36:	620b      	str	r3, [r1, #32]
}
  400d38:	bf00      	nop
  400d3a:	370c      	adds	r7, #12
  400d3c:	46bd      	mov	sp, r7
  400d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d42:	4770      	bx	lr
  400d44:	400e0600 	.word	0x400e0600
  400d48:	fec8fffc 	.word	0xfec8fffc
  400d4c:	01370002 	.word	0x01370002
  400d50:	ffc8fffc 	.word	0xffc8fffc
  400d54:	00370001 	.word	0x00370001
  400d58:	01370000 	.word	0x01370000

00400d5c <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  400d5c:	b480      	push	{r7}
  400d5e:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  400d60:	4b04      	ldr	r3, [pc, #16]	; (400d74 <pmc_osc_is_ready_mainck+0x18>)
  400d62:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d64:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  400d68:	4618      	mov	r0, r3
  400d6a:	46bd      	mov	sp, r7
  400d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d70:	4770      	bx	lr
  400d72:	bf00      	nop
  400d74:	400e0600 	.word	0x400e0600

00400d78 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  400d78:	b480      	push	{r7}
  400d7a:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  400d7c:	4b04      	ldr	r3, [pc, #16]	; (400d90 <pmc_disable_pllack+0x18>)
  400d7e:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  400d82:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  400d84:	bf00      	nop
  400d86:	46bd      	mov	sp, r7
  400d88:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d8c:	4770      	bx	lr
  400d8e:	bf00      	nop
  400d90:	400e0600 	.word	0x400e0600

00400d94 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  400d94:	b480      	push	{r7}
  400d96:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  400d98:	4b04      	ldr	r3, [pc, #16]	; (400dac <pmc_is_locked_pllack+0x18>)
  400d9a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400d9c:	f003 0302 	and.w	r3, r3, #2
}
  400da0:	4618      	mov	r0, r3
  400da2:	46bd      	mov	sp, r7
  400da4:	f85d 7b04 	ldr.w	r7, [sp], #4
  400da8:	4770      	bx	lr
  400daa:	bf00      	nop
  400dac:	400e0600 	.word	0x400e0600

00400db0 <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  400db0:	b480      	push	{r7}
  400db2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  400db4:	4b04      	ldr	r3, [pc, #16]	; (400dc8 <pmc_is_locked_upll+0x18>)
  400db6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  400db8:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  400dbc:	4618      	mov	r0, r3
  400dbe:	46bd      	mov	sp, r7
  400dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400dc4:	4770      	bx	lr
  400dc6:	bf00      	nop
  400dc8:	400e0600 	.word	0x400e0600

00400dcc <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  400dcc:	b480      	push	{r7}
  400dce:	b083      	sub	sp, #12
  400dd0:	af00      	add	r7, sp, #0
  400dd2:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  400dd4:	687b      	ldr	r3, [r7, #4]
  400dd6:	2b3f      	cmp	r3, #63	; 0x3f
  400dd8:	d901      	bls.n	400dde <pmc_enable_periph_clk+0x12>
		return 1;
  400dda:	2301      	movs	r3, #1
  400ddc:	e02f      	b.n	400e3e <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  400dde:	687b      	ldr	r3, [r7, #4]
  400de0:	2b1f      	cmp	r3, #31
  400de2:	d813      	bhi.n	400e0c <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  400de4:	4b19      	ldr	r3, [pc, #100]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400de6:	699a      	ldr	r2, [r3, #24]
  400de8:	2101      	movs	r1, #1
  400dea:	687b      	ldr	r3, [r7, #4]
  400dec:	fa01 f303 	lsl.w	r3, r1, r3
  400df0:	401a      	ands	r2, r3
  400df2:	2101      	movs	r1, #1
  400df4:	687b      	ldr	r3, [r7, #4]
  400df6:	fa01 f303 	lsl.w	r3, r1, r3
  400dfa:	429a      	cmp	r2, r3
  400dfc:	d01e      	beq.n	400e3c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  400dfe:	4a13      	ldr	r2, [pc, #76]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400e00:	2101      	movs	r1, #1
  400e02:	687b      	ldr	r3, [r7, #4]
  400e04:	fa01 f303 	lsl.w	r3, r1, r3
  400e08:	6113      	str	r3, [r2, #16]
  400e0a:	e017      	b.n	400e3c <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  400e0c:	687b      	ldr	r3, [r7, #4]
  400e0e:	3b20      	subs	r3, #32
  400e10:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  400e12:	4b0e      	ldr	r3, [pc, #56]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400e14:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  400e18:	2101      	movs	r1, #1
  400e1a:	687b      	ldr	r3, [r7, #4]
  400e1c:	fa01 f303 	lsl.w	r3, r1, r3
  400e20:	401a      	ands	r2, r3
  400e22:	2101      	movs	r1, #1
  400e24:	687b      	ldr	r3, [r7, #4]
  400e26:	fa01 f303 	lsl.w	r3, r1, r3
  400e2a:	429a      	cmp	r2, r3
  400e2c:	d006      	beq.n	400e3c <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  400e2e:	4a07      	ldr	r2, [pc, #28]	; (400e4c <pmc_enable_periph_clk+0x80>)
  400e30:	2101      	movs	r1, #1
  400e32:	687b      	ldr	r3, [r7, #4]
  400e34:	fa01 f303 	lsl.w	r3, r1, r3
  400e38:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  400e3c:	2300      	movs	r3, #0
}
  400e3e:	4618      	mov	r0, r3
  400e40:	370c      	adds	r7, #12
  400e42:	46bd      	mov	sp, r7
  400e44:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e48:	4770      	bx	lr
  400e4a:	bf00      	nop
  400e4c:	400e0600 	.word	0x400e0600

00400e50 <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  400e50:	b480      	push	{r7}
  400e52:	b085      	sub	sp, #20
  400e54:	af00      	add	r7, sp, #0
  400e56:	6078      	str	r0, [r7, #4]
  400e58:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  400e5a:	2300      	movs	r3, #0
  400e5c:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  400e5e:	687b      	ldr	r3, [r7, #4]
  400e60:	22ac      	movs	r2, #172	; 0xac
  400e62:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  400e64:	683b      	ldr	r3, [r7, #0]
  400e66:	681a      	ldr	r2, [r3, #0]
  400e68:	683b      	ldr	r3, [r7, #0]
  400e6a:	685b      	ldr	r3, [r3, #4]
  400e6c:	fbb2 f3f3 	udiv	r3, r2, r3
  400e70:	091b      	lsrs	r3, r3, #4
  400e72:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  400e74:	68fb      	ldr	r3, [r7, #12]
  400e76:	2b00      	cmp	r3, #0
  400e78:	d003      	beq.n	400e82 <uart_init+0x32>
  400e7a:	68fb      	ldr	r3, [r7, #12]
  400e7c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400e80:	d301      	bcc.n	400e86 <uart_init+0x36>
		return 1;
  400e82:	2301      	movs	r3, #1
  400e84:	e00a      	b.n	400e9c <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  400e86:	687b      	ldr	r3, [r7, #4]
  400e88:	68fa      	ldr	r2, [r7, #12]
  400e8a:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  400e8c:	683b      	ldr	r3, [r7, #0]
  400e8e:	689a      	ldr	r2, [r3, #8]
  400e90:	687b      	ldr	r3, [r7, #4]
  400e92:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  400e94:	687b      	ldr	r3, [r7, #4]
  400e96:	2250      	movs	r2, #80	; 0x50
  400e98:	601a      	str	r2, [r3, #0]

	return 0;
  400e9a:	2300      	movs	r3, #0
}
  400e9c:	4618      	mov	r0, r3
  400e9e:	3714      	adds	r7, #20
  400ea0:	46bd      	mov	sp, r7
  400ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ea6:	4770      	bx	lr

00400ea8 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  400ea8:	b480      	push	{r7}
  400eaa:	b083      	sub	sp, #12
  400eac:	af00      	add	r7, sp, #0
  400eae:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  400eb0:	687b      	ldr	r3, [r7, #4]
  400eb2:	695b      	ldr	r3, [r3, #20]
  400eb4:	f403 7300 	and.w	r3, r3, #512	; 0x200
  400eb8:	2b00      	cmp	r3, #0
  400eba:	bf14      	ite	ne
  400ebc:	2301      	movne	r3, #1
  400ebe:	2300      	moveq	r3, #0
  400ec0:	b2db      	uxtb	r3, r3
}
  400ec2:	4618      	mov	r0, r3
  400ec4:	370c      	adds	r7, #12
  400ec6:	46bd      	mov	sp, r7
  400ec8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ecc:	4770      	bx	lr

00400ece <uart_is_rx_ready>:
 *
 * \retval 1 One data has been received.
 * \retval 0 No data has been received.
 */
uint32_t uart_is_rx_ready(Uart *p_uart)
{
  400ece:	b480      	push	{r7}
  400ed0:	b083      	sub	sp, #12
  400ed2:	af00      	add	r7, sp, #0
  400ed4:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_RXRDY) > 0;
  400ed6:	687b      	ldr	r3, [r7, #4]
  400ed8:	695b      	ldr	r3, [r3, #20]
  400eda:	f003 0301 	and.w	r3, r3, #1
  400ede:	2b00      	cmp	r3, #0
  400ee0:	bf14      	ite	ne
  400ee2:	2301      	movne	r3, #1
  400ee4:	2300      	moveq	r3, #0
  400ee6:	b2db      	uxtb	r3, r3
}
  400ee8:	4618      	mov	r0, r3
  400eea:	370c      	adds	r7, #12
  400eec:	46bd      	mov	sp, r7
  400eee:	f85d 7b04 	ldr.w	r7, [sp], #4
  400ef2:	4770      	bx	lr

00400ef4 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  400ef4:	b480      	push	{r7}
  400ef6:	b083      	sub	sp, #12
  400ef8:	af00      	add	r7, sp, #0
  400efa:	6078      	str	r0, [r7, #4]
  400efc:	460b      	mov	r3, r1
  400efe:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  400f00:	687b      	ldr	r3, [r7, #4]
  400f02:	695b      	ldr	r3, [r3, #20]
  400f04:	f003 0302 	and.w	r3, r3, #2
  400f08:	2b00      	cmp	r3, #0
  400f0a:	d101      	bne.n	400f10 <uart_write+0x1c>
		return 1;
  400f0c:	2301      	movs	r3, #1
  400f0e:	e003      	b.n	400f18 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  400f10:	78fa      	ldrb	r2, [r7, #3]
  400f12:	687b      	ldr	r3, [r7, #4]
  400f14:	61da      	str	r2, [r3, #28]
	return 0;
  400f16:	2300      	movs	r3, #0
}
  400f18:	4618      	mov	r0, r3
  400f1a:	370c      	adds	r7, #12
  400f1c:	46bd      	mov	sp, r7
  400f1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f22:	4770      	bx	lr

00400f24 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  400f24:	b480      	push	{r7}
  400f26:	b083      	sub	sp, #12
  400f28:	af00      	add	r7, sp, #0
  400f2a:	6078      	str	r0, [r7, #4]
  400f2c:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  400f2e:	687b      	ldr	r3, [r7, #4]
  400f30:	695b      	ldr	r3, [r3, #20]
  400f32:	f003 0301 	and.w	r3, r3, #1
  400f36:	2b00      	cmp	r3, #0
  400f38:	d101      	bne.n	400f3e <uart_read+0x1a>
		return 1;
  400f3a:	2301      	movs	r3, #1
  400f3c:	e005      	b.n	400f4a <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  400f3e:	687b      	ldr	r3, [r7, #4]
  400f40:	699b      	ldr	r3, [r3, #24]
  400f42:	b2da      	uxtb	r2, r3
  400f44:	683b      	ldr	r3, [r7, #0]
  400f46:	701a      	strb	r2, [r3, #0]
	return 0;
  400f48:	2300      	movs	r3, #0
}
  400f4a:	4618      	mov	r0, r3
  400f4c:	370c      	adds	r7, #12
  400f4e:	46bd      	mov	sp, r7
  400f50:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f54:	4770      	bx	lr

00400f56 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  400f56:	b480      	push	{r7}
  400f58:	b089      	sub	sp, #36	; 0x24
  400f5a:	af00      	add	r7, sp, #0
  400f5c:	60f8      	str	r0, [r7, #12]
  400f5e:	60b9      	str	r1, [r7, #8]
  400f60:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  400f62:	68bb      	ldr	r3, [r7, #8]
  400f64:	011a      	lsls	r2, r3, #4
  400f66:	687b      	ldr	r3, [r7, #4]
  400f68:	429a      	cmp	r2, r3
  400f6a:	d802      	bhi.n	400f72 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  400f6c:	2310      	movs	r3, #16
  400f6e:	61fb      	str	r3, [r7, #28]
  400f70:	e001      	b.n	400f76 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  400f72:	2308      	movs	r3, #8
  400f74:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  400f76:	687b      	ldr	r3, [r7, #4]
  400f78:	00da      	lsls	r2, r3, #3
  400f7a:	69fb      	ldr	r3, [r7, #28]
  400f7c:	68b9      	ldr	r1, [r7, #8]
  400f7e:	fb01 f303 	mul.w	r3, r1, r3
  400f82:	085b      	lsrs	r3, r3, #1
  400f84:	441a      	add	r2, r3
  400f86:	69fb      	ldr	r3, [r7, #28]
  400f88:	68b9      	ldr	r1, [r7, #8]
  400f8a:	fb01 f303 	mul.w	r3, r1, r3
  400f8e:	fbb2 f3f3 	udiv	r3, r2, r3
  400f92:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  400f94:	69bb      	ldr	r3, [r7, #24]
  400f96:	08db      	lsrs	r3, r3, #3
  400f98:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  400f9a:	69bb      	ldr	r3, [r7, #24]
  400f9c:	f003 0307 	and.w	r3, r3, #7
  400fa0:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  400fa2:	697b      	ldr	r3, [r7, #20]
  400fa4:	2b00      	cmp	r3, #0
  400fa6:	d003      	beq.n	400fb0 <usart_set_async_baudrate+0x5a>
  400fa8:	697b      	ldr	r3, [r7, #20]
  400faa:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  400fae:	d301      	bcc.n	400fb4 <usart_set_async_baudrate+0x5e>
		return 1;
  400fb0:	2301      	movs	r3, #1
  400fb2:	e00f      	b.n	400fd4 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  400fb4:	69fb      	ldr	r3, [r7, #28]
  400fb6:	2b08      	cmp	r3, #8
  400fb8:	d105      	bne.n	400fc6 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  400fba:	68fb      	ldr	r3, [r7, #12]
  400fbc:	685b      	ldr	r3, [r3, #4]
  400fbe:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  400fc2:	68fb      	ldr	r3, [r7, #12]
  400fc4:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  400fc6:	693b      	ldr	r3, [r7, #16]
  400fc8:	041a      	lsls	r2, r3, #16
  400fca:	697b      	ldr	r3, [r7, #20]
  400fcc:	431a      	orrs	r2, r3
  400fce:	68fb      	ldr	r3, [r7, #12]
  400fd0:	621a      	str	r2, [r3, #32]

	return 0;
  400fd2:	2300      	movs	r3, #0
}
  400fd4:	4618      	mov	r0, r3
  400fd6:	3724      	adds	r7, #36	; 0x24
  400fd8:	46bd      	mov	sp, r7
  400fda:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fde:	4770      	bx	lr

00400fe0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  400fe0:	b580      	push	{r7, lr}
  400fe2:	b082      	sub	sp, #8
  400fe4:	af00      	add	r7, sp, #0
  400fe6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  400fe8:	6878      	ldr	r0, [r7, #4]
  400fea:	4b0d      	ldr	r3, [pc, #52]	; (401020 <usart_reset+0x40>)
  400fec:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  400fee:	687b      	ldr	r3, [r7, #4]
  400ff0:	2200      	movs	r2, #0
  400ff2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  400ff4:	687b      	ldr	r3, [r7, #4]
  400ff6:	2200      	movs	r2, #0
  400ff8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  400ffa:	687b      	ldr	r3, [r7, #4]
  400ffc:	2200      	movs	r2, #0
  400ffe:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401000:	6878      	ldr	r0, [r7, #4]
  401002:	4b08      	ldr	r3, [pc, #32]	; (401024 <usart_reset+0x44>)
  401004:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401006:	6878      	ldr	r0, [r7, #4]
  401008:	4b07      	ldr	r3, [pc, #28]	; (401028 <usart_reset+0x48>)
  40100a:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  40100c:	6878      	ldr	r0, [r7, #4]
  40100e:	4b07      	ldr	r3, [pc, #28]	; (40102c <usart_reset+0x4c>)
  401010:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  401012:	6878      	ldr	r0, [r7, #4]
  401014:	4b06      	ldr	r3, [pc, #24]	; (401030 <usart_reset+0x50>)
  401016:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  401018:	bf00      	nop
  40101a:	3708      	adds	r7, #8
  40101c:	46bd      	mov	sp, r7
  40101e:	bd80      	pop	{r7, pc}
  401020:	004011c1 	.word	0x004011c1
  401024:	004010d3 	.word	0x004010d3
  401028:	00401107 	.word	0x00401107
  40102c:	00401121 	.word	0x00401121
  401030:	0040113d 	.word	0x0040113d

00401034 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  401034:	b580      	push	{r7, lr}
  401036:	b084      	sub	sp, #16
  401038:	af00      	add	r7, sp, #0
  40103a:	60f8      	str	r0, [r7, #12]
  40103c:	60b9      	str	r1, [r7, #8]
  40103e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  401040:	68f8      	ldr	r0, [r7, #12]
  401042:	4b1a      	ldr	r3, [pc, #104]	; (4010ac <usart_init_rs232+0x78>)
  401044:	4798      	blx	r3

	ul_reg_val = 0;
  401046:	4b1a      	ldr	r3, [pc, #104]	; (4010b0 <usart_init_rs232+0x7c>)
  401048:	2200      	movs	r2, #0
  40104a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  40104c:	68bb      	ldr	r3, [r7, #8]
  40104e:	2b00      	cmp	r3, #0
  401050:	d009      	beq.n	401066 <usart_init_rs232+0x32>
  401052:	68bb      	ldr	r3, [r7, #8]
  401054:	681b      	ldr	r3, [r3, #0]
  401056:	687a      	ldr	r2, [r7, #4]
  401058:	4619      	mov	r1, r3
  40105a:	68f8      	ldr	r0, [r7, #12]
  40105c:	4b15      	ldr	r3, [pc, #84]	; (4010b4 <usart_init_rs232+0x80>)
  40105e:	4798      	blx	r3
  401060:	4603      	mov	r3, r0
  401062:	2b00      	cmp	r3, #0
  401064:	d001      	beq.n	40106a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  401066:	2301      	movs	r3, #1
  401068:	e01b      	b.n	4010a2 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  40106a:	68bb      	ldr	r3, [r7, #8]
  40106c:	685a      	ldr	r2, [r3, #4]
  40106e:	68bb      	ldr	r3, [r7, #8]
  401070:	689b      	ldr	r3, [r3, #8]
  401072:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  401074:	68bb      	ldr	r3, [r7, #8]
  401076:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401078:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40107a:	68bb      	ldr	r3, [r7, #8]
  40107c:	68db      	ldr	r3, [r3, #12]
  40107e:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  401080:	4b0b      	ldr	r3, [pc, #44]	; (4010b0 <usart_init_rs232+0x7c>)
  401082:	681b      	ldr	r3, [r3, #0]
  401084:	4313      	orrs	r3, r2
  401086:	4a0a      	ldr	r2, [pc, #40]	; (4010b0 <usart_init_rs232+0x7c>)
  401088:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  40108a:	4b09      	ldr	r3, [pc, #36]	; (4010b0 <usart_init_rs232+0x7c>)
  40108c:	681b      	ldr	r3, [r3, #0]
  40108e:	4a08      	ldr	r2, [pc, #32]	; (4010b0 <usart_init_rs232+0x7c>)
  401090:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  401092:	68fb      	ldr	r3, [r7, #12]
  401094:	685a      	ldr	r2, [r3, #4]
  401096:	4b06      	ldr	r3, [pc, #24]	; (4010b0 <usart_init_rs232+0x7c>)
  401098:	681b      	ldr	r3, [r3, #0]
  40109a:	431a      	orrs	r2, r3
  40109c:	68fb      	ldr	r3, [r7, #12]
  40109e:	605a      	str	r2, [r3, #4]

	return 0;
  4010a0:	2300      	movs	r3, #0
}
  4010a2:	4618      	mov	r0, r3
  4010a4:	3710      	adds	r7, #16
  4010a6:	46bd      	mov	sp, r7
  4010a8:	bd80      	pop	{r7, pc}
  4010aa:	bf00      	nop
  4010ac:	00400fe1 	.word	0x00400fe1
  4010b0:	20400a50 	.word	0x20400a50
  4010b4:	00400f57 	.word	0x00400f57

004010b8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4010b8:	b480      	push	{r7}
  4010ba:	b083      	sub	sp, #12
  4010bc:	af00      	add	r7, sp, #0
  4010be:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4010c0:	687b      	ldr	r3, [r7, #4]
  4010c2:	2240      	movs	r2, #64	; 0x40
  4010c4:	601a      	str	r2, [r3, #0]
}
  4010c6:	bf00      	nop
  4010c8:	370c      	adds	r7, #12
  4010ca:	46bd      	mov	sp, r7
  4010cc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010d0:	4770      	bx	lr

004010d2 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4010d2:	b480      	push	{r7}
  4010d4:	b083      	sub	sp, #12
  4010d6:	af00      	add	r7, sp, #0
  4010d8:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4010da:	687b      	ldr	r3, [r7, #4]
  4010dc:	2288      	movs	r2, #136	; 0x88
  4010de:	601a      	str	r2, [r3, #0]
}
  4010e0:	bf00      	nop
  4010e2:	370c      	adds	r7, #12
  4010e4:	46bd      	mov	sp, r7
  4010e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4010ea:	4770      	bx	lr

004010ec <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4010ec:	b480      	push	{r7}
  4010ee:	b083      	sub	sp, #12
  4010f0:	af00      	add	r7, sp, #0
  4010f2:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4010f4:	687b      	ldr	r3, [r7, #4]
  4010f6:	2210      	movs	r2, #16
  4010f8:	601a      	str	r2, [r3, #0]
}
  4010fa:	bf00      	nop
  4010fc:	370c      	adds	r7, #12
  4010fe:	46bd      	mov	sp, r7
  401100:	f85d 7b04 	ldr.w	r7, [sp], #4
  401104:	4770      	bx	lr

00401106 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  401106:	b480      	push	{r7}
  401108:	b083      	sub	sp, #12
  40110a:	af00      	add	r7, sp, #0
  40110c:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  40110e:	687b      	ldr	r3, [r7, #4]
  401110:	2224      	movs	r2, #36	; 0x24
  401112:	601a      	str	r2, [r3, #0]
}
  401114:	bf00      	nop
  401116:	370c      	adds	r7, #12
  401118:	46bd      	mov	sp, r7
  40111a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40111e:	4770      	bx	lr

00401120 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  401120:	b480      	push	{r7}
  401122:	b083      	sub	sp, #12
  401124:	af00      	add	r7, sp, #0
  401126:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  401128:	687b      	ldr	r3, [r7, #4]
  40112a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40112e:	601a      	str	r2, [r3, #0]
}
  401130:	bf00      	nop
  401132:	370c      	adds	r7, #12
  401134:	46bd      	mov	sp, r7
  401136:	f85d 7b04 	ldr.w	r7, [sp], #4
  40113a:	4770      	bx	lr

0040113c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40113c:	b480      	push	{r7}
  40113e:	b083      	sub	sp, #12
  401140:	af00      	add	r7, sp, #0
  401142:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  401144:	687b      	ldr	r3, [r7, #4]
  401146:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40114a:	601a      	str	r2, [r3, #0]
}
  40114c:	bf00      	nop
  40114e:	370c      	adds	r7, #12
  401150:	46bd      	mov	sp, r7
  401152:	f85d 7b04 	ldr.w	r7, [sp], #4
  401156:	4770      	bx	lr

00401158 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  401158:	b480      	push	{r7}
  40115a:	b083      	sub	sp, #12
  40115c:	af00      	add	r7, sp, #0
  40115e:	6078      	str	r0, [r7, #4]
  401160:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  401162:	687b      	ldr	r3, [r7, #4]
  401164:	695b      	ldr	r3, [r3, #20]
  401166:	f003 0302 	and.w	r3, r3, #2
  40116a:	2b00      	cmp	r3, #0
  40116c:	d101      	bne.n	401172 <usart_write+0x1a>
		return 1;
  40116e:	2301      	movs	r3, #1
  401170:	e005      	b.n	40117e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  401172:	683b      	ldr	r3, [r7, #0]
  401174:	f3c3 0208 	ubfx	r2, r3, #0, #9
  401178:	687b      	ldr	r3, [r7, #4]
  40117a:	61da      	str	r2, [r3, #28]
	return 0;
  40117c:	2300      	movs	r3, #0
}
  40117e:	4618      	mov	r0, r3
  401180:	370c      	adds	r7, #12
  401182:	46bd      	mov	sp, r7
  401184:	f85d 7b04 	ldr.w	r7, [sp], #4
  401188:	4770      	bx	lr

0040118a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40118a:	b480      	push	{r7}
  40118c:	b083      	sub	sp, #12
  40118e:	af00      	add	r7, sp, #0
  401190:	6078      	str	r0, [r7, #4]
  401192:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  401194:	687b      	ldr	r3, [r7, #4]
  401196:	695b      	ldr	r3, [r3, #20]
  401198:	f003 0301 	and.w	r3, r3, #1
  40119c:	2b00      	cmp	r3, #0
  40119e:	d101      	bne.n	4011a4 <usart_read+0x1a>
		return 1;
  4011a0:	2301      	movs	r3, #1
  4011a2:	e006      	b.n	4011b2 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4011a4:	687b      	ldr	r3, [r7, #4]
  4011a6:	699b      	ldr	r3, [r3, #24]
  4011a8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4011ac:	683b      	ldr	r3, [r7, #0]
  4011ae:	601a      	str	r2, [r3, #0]

	return 0;
  4011b0:	2300      	movs	r3, #0
}
  4011b2:	4618      	mov	r0, r3
  4011b4:	370c      	adds	r7, #12
  4011b6:	46bd      	mov	sp, r7
  4011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011bc:	4770      	bx	lr
	...

004011c0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4011c0:	b480      	push	{r7}
  4011c2:	b083      	sub	sp, #12
  4011c4:	af00      	add	r7, sp, #0
  4011c6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4011c8:	687b      	ldr	r3, [r7, #4]
  4011ca:	4a04      	ldr	r2, [pc, #16]	; (4011dc <usart_disable_writeprotect+0x1c>)
  4011cc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4011d0:	bf00      	nop
  4011d2:	370c      	adds	r7, #12
  4011d4:	46bd      	mov	sp, r7
  4011d6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4011da:	4770      	bx	lr
  4011dc:	55534100 	.word	0x55534100

004011e0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4011e0:	b480      	push	{r7}
  4011e2:	b083      	sub	sp, #12
  4011e4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4011e6:	f3ef 8310 	mrs	r3, PRIMASK
  4011ea:	607b      	str	r3, [r7, #4]
  return(result);
  4011ec:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4011ee:	2b00      	cmp	r3, #0
  4011f0:	bf0c      	ite	eq
  4011f2:	2301      	moveq	r3, #1
  4011f4:	2300      	movne	r3, #0
  4011f6:	b2db      	uxtb	r3, r3
  4011f8:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  4011fa:	b672      	cpsid	i
    This function ensures the apparent order of the explicit memory operations before
    and after the instruction, without ensuring their completion.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DMB(void)
{
  __ASM volatile ("dmb");
  4011fc:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  401200:	4b04      	ldr	r3, [pc, #16]	; (401214 <cpu_irq_save+0x34>)
  401202:	2200      	movs	r2, #0
  401204:	701a      	strb	r2, [r3, #0]
	return flags;
  401206:	683b      	ldr	r3, [r7, #0]
}
  401208:	4618      	mov	r0, r3
  40120a:	370c      	adds	r7, #12
  40120c:	46bd      	mov	sp, r7
  40120e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401212:	4770      	bx	lr
  401214:	2040000a 	.word	0x2040000a

00401218 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  401218:	b480      	push	{r7}
  40121a:	b083      	sub	sp, #12
  40121c:	af00      	add	r7, sp, #0
  40121e:	6078      	str	r0, [r7, #4]
	return (flags);
  401220:	687b      	ldr	r3, [r7, #4]
  401222:	2b00      	cmp	r3, #0
  401224:	bf14      	ite	ne
  401226:	2301      	movne	r3, #1
  401228:	2300      	moveq	r3, #0
  40122a:	b2db      	uxtb	r3, r3
}
  40122c:	4618      	mov	r0, r3
  40122e:	370c      	adds	r7, #12
  401230:	46bd      	mov	sp, r7
  401232:	f85d 7b04 	ldr.w	r7, [sp], #4
  401236:	4770      	bx	lr

00401238 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  401238:	b580      	push	{r7, lr}
  40123a:	b082      	sub	sp, #8
  40123c:	af00      	add	r7, sp, #0
  40123e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  401240:	6878      	ldr	r0, [r7, #4]
  401242:	4b07      	ldr	r3, [pc, #28]	; (401260 <cpu_irq_restore+0x28>)
  401244:	4798      	blx	r3
  401246:	4603      	mov	r3, r0
  401248:	2b00      	cmp	r3, #0
  40124a:	d005      	beq.n	401258 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40124c:	4b05      	ldr	r3, [pc, #20]	; (401264 <cpu_irq_restore+0x2c>)
  40124e:	2201      	movs	r2, #1
  401250:	701a      	strb	r2, [r3, #0]
  401252:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  401256:	b662      	cpsie	i
}
  401258:	bf00      	nop
  40125a:	3708      	adds	r7, #8
  40125c:	46bd      	mov	sp, r7
  40125e:	bd80      	pop	{r7, pc}
  401260:	00401219 	.word	0x00401219
  401264:	2040000a 	.word	0x2040000a

00401268 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  401268:	b580      	push	{r7, lr}
  40126a:	b084      	sub	sp, #16
  40126c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40126e:	4b1e      	ldr	r3, [pc, #120]	; (4012e8 <Reset_Handler+0x80>)
  401270:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  401272:	4b1e      	ldr	r3, [pc, #120]	; (4012ec <Reset_Handler+0x84>)
  401274:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  401276:	68fa      	ldr	r2, [r7, #12]
  401278:	68bb      	ldr	r3, [r7, #8]
  40127a:	429a      	cmp	r2, r3
  40127c:	d00c      	beq.n	401298 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40127e:	e007      	b.n	401290 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  401280:	68bb      	ldr	r3, [r7, #8]
  401282:	1d1a      	adds	r2, r3, #4
  401284:	60ba      	str	r2, [r7, #8]
  401286:	68fa      	ldr	r2, [r7, #12]
  401288:	1d11      	adds	r1, r2, #4
  40128a:	60f9      	str	r1, [r7, #12]
  40128c:	6812      	ldr	r2, [r2, #0]
  40128e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  401290:	68bb      	ldr	r3, [r7, #8]
  401292:	4a17      	ldr	r2, [pc, #92]	; (4012f0 <Reset_Handler+0x88>)
  401294:	4293      	cmp	r3, r2
  401296:	d3f3      	bcc.n	401280 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  401298:	4b16      	ldr	r3, [pc, #88]	; (4012f4 <Reset_Handler+0x8c>)
  40129a:	60bb      	str	r3, [r7, #8]
  40129c:	e004      	b.n	4012a8 <Reset_Handler+0x40>
                *pDest++ = 0;
  40129e:	68bb      	ldr	r3, [r7, #8]
  4012a0:	1d1a      	adds	r2, r3, #4
  4012a2:	60ba      	str	r2, [r7, #8]
  4012a4:	2200      	movs	r2, #0
  4012a6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4012a8:	68bb      	ldr	r3, [r7, #8]
  4012aa:	4a13      	ldr	r2, [pc, #76]	; (4012f8 <Reset_Handler+0x90>)
  4012ac:	4293      	cmp	r3, r2
  4012ae:	d3f6      	bcc.n	40129e <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4012b0:	4b12      	ldr	r3, [pc, #72]	; (4012fc <Reset_Handler+0x94>)
  4012b2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4012b4:	4a12      	ldr	r2, [pc, #72]	; (401300 <Reset_Handler+0x98>)
  4012b6:	68fb      	ldr	r3, [r7, #12]
  4012b8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4012bc:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4012be:	4b11      	ldr	r3, [pc, #68]	; (401304 <Reset_Handler+0x9c>)
  4012c0:	4798      	blx	r3
  4012c2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4012c4:	4a10      	ldr	r2, [pc, #64]	; (401308 <Reset_Handler+0xa0>)
  4012c6:	4b10      	ldr	r3, [pc, #64]	; (401308 <Reset_Handler+0xa0>)
  4012c8:	681b      	ldr	r3, [r3, #0]
  4012ca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4012ce:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4012d0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4012d4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4012d8:	6878      	ldr	r0, [r7, #4]
  4012da:	4b0c      	ldr	r3, [pc, #48]	; (40130c <Reset_Handler+0xa4>)
  4012dc:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4012de:	4b0c      	ldr	r3, [pc, #48]	; (401310 <Reset_Handler+0xa8>)
  4012e0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4012e2:	4b0c      	ldr	r3, [pc, #48]	; (401314 <Reset_Handler+0xac>)
  4012e4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4012e6:	e7fe      	b.n	4012e6 <Reset_Handler+0x7e>
  4012e8:	00408a54 	.word	0x00408a54
  4012ec:	20400000 	.word	0x20400000
  4012f0:	204009c0 	.word	0x204009c0
  4012f4:	204009c0 	.word	0x204009c0
  4012f8:	20400ac0 	.word	0x20400ac0
  4012fc:	00400000 	.word	0x00400000
  401300:	e000ed00 	.word	0xe000ed00
  401304:	004011e1 	.word	0x004011e1
  401308:	e000ed88 	.word	0xe000ed88
  40130c:	00401239 	.word	0x00401239
  401310:	004025e5 	.word	0x004025e5
  401314:	00401df1 	.word	0x00401df1

00401318 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  401318:	b480      	push	{r7}
  40131a:	af00      	add	r7, sp, #0
        while (1) {
  40131c:	e7fe      	b.n	40131c <Dummy_Handler+0x4>
	...

00401320 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  401320:	b480      	push	{r7}
  401322:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  401324:	4b52      	ldr	r3, [pc, #328]	; (401470 <SystemCoreClockUpdate+0x150>)
  401326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401328:	f003 0303 	and.w	r3, r3, #3
  40132c:	2b01      	cmp	r3, #1
  40132e:	d014      	beq.n	40135a <SystemCoreClockUpdate+0x3a>
  401330:	2b01      	cmp	r3, #1
  401332:	d302      	bcc.n	40133a <SystemCoreClockUpdate+0x1a>
  401334:	2b02      	cmp	r3, #2
  401336:	d038      	beq.n	4013aa <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  401338:	e07a      	b.n	401430 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40133a:	4b4e      	ldr	r3, [pc, #312]	; (401474 <SystemCoreClockUpdate+0x154>)
  40133c:	695b      	ldr	r3, [r3, #20]
  40133e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401342:	2b00      	cmp	r3, #0
  401344:	d004      	beq.n	401350 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  401346:	4b4c      	ldr	r3, [pc, #304]	; (401478 <SystemCoreClockUpdate+0x158>)
  401348:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40134c:	601a      	str	r2, [r3, #0]
    break;
  40134e:	e06f      	b.n	401430 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  401350:	4b49      	ldr	r3, [pc, #292]	; (401478 <SystemCoreClockUpdate+0x158>)
  401352:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  401356:	601a      	str	r2, [r3, #0]
    break;
  401358:	e06a      	b.n	401430 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40135a:	4b45      	ldr	r3, [pc, #276]	; (401470 <SystemCoreClockUpdate+0x150>)
  40135c:	6a1b      	ldr	r3, [r3, #32]
  40135e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  401362:	2b00      	cmp	r3, #0
  401364:	d003      	beq.n	40136e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  401366:	4b44      	ldr	r3, [pc, #272]	; (401478 <SystemCoreClockUpdate+0x158>)
  401368:	4a44      	ldr	r2, [pc, #272]	; (40147c <SystemCoreClockUpdate+0x15c>)
  40136a:	601a      	str	r2, [r3, #0]
    break;
  40136c:	e060      	b.n	401430 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40136e:	4b42      	ldr	r3, [pc, #264]	; (401478 <SystemCoreClockUpdate+0x158>)
  401370:	4a43      	ldr	r2, [pc, #268]	; (401480 <SystemCoreClockUpdate+0x160>)
  401372:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  401374:	4b3e      	ldr	r3, [pc, #248]	; (401470 <SystemCoreClockUpdate+0x150>)
  401376:	6a1b      	ldr	r3, [r3, #32]
  401378:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40137c:	2b10      	cmp	r3, #16
  40137e:	d004      	beq.n	40138a <SystemCoreClockUpdate+0x6a>
  401380:	2b20      	cmp	r3, #32
  401382:	d008      	beq.n	401396 <SystemCoreClockUpdate+0x76>
  401384:	2b00      	cmp	r3, #0
  401386:	d00e      	beq.n	4013a6 <SystemCoreClockUpdate+0x86>
          break;
  401388:	e00e      	b.n	4013a8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40138a:	4b3b      	ldr	r3, [pc, #236]	; (401478 <SystemCoreClockUpdate+0x158>)
  40138c:	681b      	ldr	r3, [r3, #0]
  40138e:	005b      	lsls	r3, r3, #1
  401390:	4a39      	ldr	r2, [pc, #228]	; (401478 <SystemCoreClockUpdate+0x158>)
  401392:	6013      	str	r3, [r2, #0]
          break;
  401394:	e008      	b.n	4013a8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  401396:	4b38      	ldr	r3, [pc, #224]	; (401478 <SystemCoreClockUpdate+0x158>)
  401398:	681a      	ldr	r2, [r3, #0]
  40139a:	4613      	mov	r3, r2
  40139c:	005b      	lsls	r3, r3, #1
  40139e:	4413      	add	r3, r2
  4013a0:	4a35      	ldr	r2, [pc, #212]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013a2:	6013      	str	r3, [r2, #0]
          break;
  4013a4:	e000      	b.n	4013a8 <SystemCoreClockUpdate+0x88>
          break;
  4013a6:	bf00      	nop
    break;
  4013a8:	e042      	b.n	401430 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4013aa:	4b31      	ldr	r3, [pc, #196]	; (401470 <SystemCoreClockUpdate+0x150>)
  4013ac:	6a1b      	ldr	r3, [r3, #32]
  4013ae:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4013b2:	2b00      	cmp	r3, #0
  4013b4:	d003      	beq.n	4013be <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4013b6:	4b30      	ldr	r3, [pc, #192]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013b8:	4a30      	ldr	r2, [pc, #192]	; (40147c <SystemCoreClockUpdate+0x15c>)
  4013ba:	601a      	str	r2, [r3, #0]
  4013bc:	e01c      	b.n	4013f8 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4013be:	4b2e      	ldr	r3, [pc, #184]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013c0:	4a2f      	ldr	r2, [pc, #188]	; (401480 <SystemCoreClockUpdate+0x160>)
  4013c2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4013c4:	4b2a      	ldr	r3, [pc, #168]	; (401470 <SystemCoreClockUpdate+0x150>)
  4013c6:	6a1b      	ldr	r3, [r3, #32]
  4013c8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4013cc:	2b10      	cmp	r3, #16
  4013ce:	d004      	beq.n	4013da <SystemCoreClockUpdate+0xba>
  4013d0:	2b20      	cmp	r3, #32
  4013d2:	d008      	beq.n	4013e6 <SystemCoreClockUpdate+0xc6>
  4013d4:	2b00      	cmp	r3, #0
  4013d6:	d00e      	beq.n	4013f6 <SystemCoreClockUpdate+0xd6>
          break;
  4013d8:	e00e      	b.n	4013f8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4013da:	4b27      	ldr	r3, [pc, #156]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013dc:	681b      	ldr	r3, [r3, #0]
  4013de:	005b      	lsls	r3, r3, #1
  4013e0:	4a25      	ldr	r2, [pc, #148]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013e2:	6013      	str	r3, [r2, #0]
          break;
  4013e4:	e008      	b.n	4013f8 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4013e6:	4b24      	ldr	r3, [pc, #144]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013e8:	681a      	ldr	r2, [r3, #0]
  4013ea:	4613      	mov	r3, r2
  4013ec:	005b      	lsls	r3, r3, #1
  4013ee:	4413      	add	r3, r2
  4013f0:	4a21      	ldr	r2, [pc, #132]	; (401478 <SystemCoreClockUpdate+0x158>)
  4013f2:	6013      	str	r3, [r2, #0]
          break;
  4013f4:	e000      	b.n	4013f8 <SystemCoreClockUpdate+0xd8>
          break;
  4013f6:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  4013f8:	4b1d      	ldr	r3, [pc, #116]	; (401470 <SystemCoreClockUpdate+0x150>)
  4013fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4013fc:	f003 0303 	and.w	r3, r3, #3
  401400:	2b02      	cmp	r3, #2
  401402:	d114      	bne.n	40142e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  401404:	4b1a      	ldr	r3, [pc, #104]	; (401470 <SystemCoreClockUpdate+0x150>)
  401406:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401408:	0c1b      	lsrs	r3, r3, #16
  40140a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40140e:	3301      	adds	r3, #1
  401410:	4a19      	ldr	r2, [pc, #100]	; (401478 <SystemCoreClockUpdate+0x158>)
  401412:	6812      	ldr	r2, [r2, #0]
  401414:	fb02 f303 	mul.w	r3, r2, r3
  401418:	4a17      	ldr	r2, [pc, #92]	; (401478 <SystemCoreClockUpdate+0x158>)
  40141a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40141c:	4b14      	ldr	r3, [pc, #80]	; (401470 <SystemCoreClockUpdate+0x150>)
  40141e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  401420:	b2db      	uxtb	r3, r3
  401422:	4a15      	ldr	r2, [pc, #84]	; (401478 <SystemCoreClockUpdate+0x158>)
  401424:	6812      	ldr	r2, [r2, #0]
  401426:	fbb2 f3f3 	udiv	r3, r2, r3
  40142a:	4a13      	ldr	r2, [pc, #76]	; (401478 <SystemCoreClockUpdate+0x158>)
  40142c:	6013      	str	r3, [r2, #0]
    break;
  40142e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  401430:	4b0f      	ldr	r3, [pc, #60]	; (401470 <SystemCoreClockUpdate+0x150>)
  401432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401434:	f003 0370 	and.w	r3, r3, #112	; 0x70
  401438:	2b70      	cmp	r3, #112	; 0x70
  40143a:	d108      	bne.n	40144e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  40143c:	4b0e      	ldr	r3, [pc, #56]	; (401478 <SystemCoreClockUpdate+0x158>)
  40143e:	681b      	ldr	r3, [r3, #0]
  401440:	4a10      	ldr	r2, [pc, #64]	; (401484 <SystemCoreClockUpdate+0x164>)
  401442:	fba2 2303 	umull	r2, r3, r2, r3
  401446:	085b      	lsrs	r3, r3, #1
  401448:	4a0b      	ldr	r2, [pc, #44]	; (401478 <SystemCoreClockUpdate+0x158>)
  40144a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40144c:	e00a      	b.n	401464 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40144e:	4b08      	ldr	r3, [pc, #32]	; (401470 <SystemCoreClockUpdate+0x150>)
  401450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401452:	091b      	lsrs	r3, r3, #4
  401454:	f003 0307 	and.w	r3, r3, #7
  401458:	4a07      	ldr	r2, [pc, #28]	; (401478 <SystemCoreClockUpdate+0x158>)
  40145a:	6812      	ldr	r2, [r2, #0]
  40145c:	fa22 f303 	lsr.w	r3, r2, r3
  401460:	4a05      	ldr	r2, [pc, #20]	; (401478 <SystemCoreClockUpdate+0x158>)
  401462:	6013      	str	r3, [r2, #0]
}
  401464:	bf00      	nop
  401466:	46bd      	mov	sp, r7
  401468:	f85d 7b04 	ldr.w	r7, [sp], #4
  40146c:	4770      	bx	lr
  40146e:	bf00      	nop
  401470:	400e0600 	.word	0x400e0600
  401474:	400e1810 	.word	0x400e1810
  401478:	2040000c 	.word	0x2040000c
  40147c:	00b71b00 	.word	0x00b71b00
  401480:	003d0900 	.word	0x003d0900
  401484:	aaaaaaab 	.word	0xaaaaaaab

00401488 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  401488:	b480      	push	{r7}
  40148a:	b083      	sub	sp, #12
  40148c:	af00      	add	r7, sp, #0
  40148e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  401490:	687b      	ldr	r3, [r7, #4]
  401492:	4a19      	ldr	r2, [pc, #100]	; (4014f8 <system_init_flash+0x70>)
  401494:	4293      	cmp	r3, r2
  401496:	d804      	bhi.n	4014a2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  401498:	4b18      	ldr	r3, [pc, #96]	; (4014fc <system_init_flash+0x74>)
  40149a:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  40149e:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4014a0:	e023      	b.n	4014ea <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4014a2:	687b      	ldr	r3, [r7, #4]
  4014a4:	4a16      	ldr	r2, [pc, #88]	; (401500 <system_init_flash+0x78>)
  4014a6:	4293      	cmp	r3, r2
  4014a8:	d803      	bhi.n	4014b2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4014aa:	4b14      	ldr	r3, [pc, #80]	; (4014fc <system_init_flash+0x74>)
  4014ac:	4a15      	ldr	r2, [pc, #84]	; (401504 <system_init_flash+0x7c>)
  4014ae:	601a      	str	r2, [r3, #0]
}
  4014b0:	e01b      	b.n	4014ea <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4014b2:	687b      	ldr	r3, [r7, #4]
  4014b4:	4a14      	ldr	r2, [pc, #80]	; (401508 <system_init_flash+0x80>)
  4014b6:	4293      	cmp	r3, r2
  4014b8:	d803      	bhi.n	4014c2 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4014ba:	4b10      	ldr	r3, [pc, #64]	; (4014fc <system_init_flash+0x74>)
  4014bc:	4a13      	ldr	r2, [pc, #76]	; (40150c <system_init_flash+0x84>)
  4014be:	601a      	str	r2, [r3, #0]
}
  4014c0:	e013      	b.n	4014ea <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4014c2:	687b      	ldr	r3, [r7, #4]
  4014c4:	4a12      	ldr	r2, [pc, #72]	; (401510 <system_init_flash+0x88>)
  4014c6:	4293      	cmp	r3, r2
  4014c8:	d803      	bhi.n	4014d2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4014ca:	4b0c      	ldr	r3, [pc, #48]	; (4014fc <system_init_flash+0x74>)
  4014cc:	4a11      	ldr	r2, [pc, #68]	; (401514 <system_init_flash+0x8c>)
  4014ce:	601a      	str	r2, [r3, #0]
}
  4014d0:	e00b      	b.n	4014ea <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4014d2:	687b      	ldr	r3, [r7, #4]
  4014d4:	4a10      	ldr	r2, [pc, #64]	; (401518 <system_init_flash+0x90>)
  4014d6:	4293      	cmp	r3, r2
  4014d8:	d804      	bhi.n	4014e4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4014da:	4b08      	ldr	r3, [pc, #32]	; (4014fc <system_init_flash+0x74>)
  4014dc:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4014e0:	601a      	str	r2, [r3, #0]
}
  4014e2:	e002      	b.n	4014ea <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4014e4:	4b05      	ldr	r3, [pc, #20]	; (4014fc <system_init_flash+0x74>)
  4014e6:	4a0d      	ldr	r2, [pc, #52]	; (40151c <system_init_flash+0x94>)
  4014e8:	601a      	str	r2, [r3, #0]
}
  4014ea:	bf00      	nop
  4014ec:	370c      	adds	r7, #12
  4014ee:	46bd      	mov	sp, r7
  4014f0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4014f4:	4770      	bx	lr
  4014f6:	bf00      	nop
  4014f8:	01312cff 	.word	0x01312cff
  4014fc:	400e0c00 	.word	0x400e0c00
  401500:	026259ff 	.word	0x026259ff
  401504:	04000100 	.word	0x04000100
  401508:	039386ff 	.word	0x039386ff
  40150c:	04000200 	.word	0x04000200
  401510:	04c4b3ff 	.word	0x04c4b3ff
  401514:	04000300 	.word	0x04000300
  401518:	05f5e0ff 	.word	0x05f5e0ff
  40151c:	04000500 	.word	0x04000500

00401520 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  401520:	b480      	push	{r7}
  401522:	b085      	sub	sp, #20
  401524:	af00      	add	r7, sp, #0
  401526:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  401528:	4b10      	ldr	r3, [pc, #64]	; (40156c <_sbrk+0x4c>)
  40152a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40152c:	4b10      	ldr	r3, [pc, #64]	; (401570 <_sbrk+0x50>)
  40152e:	681b      	ldr	r3, [r3, #0]
  401530:	2b00      	cmp	r3, #0
  401532:	d102      	bne.n	40153a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  401534:	4b0e      	ldr	r3, [pc, #56]	; (401570 <_sbrk+0x50>)
  401536:	4a0f      	ldr	r2, [pc, #60]	; (401574 <_sbrk+0x54>)
  401538:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40153a:	4b0d      	ldr	r3, [pc, #52]	; (401570 <_sbrk+0x50>)
  40153c:	681b      	ldr	r3, [r3, #0]
  40153e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  401540:	68ba      	ldr	r2, [r7, #8]
  401542:	687b      	ldr	r3, [r7, #4]
  401544:	441a      	add	r2, r3
  401546:	68fb      	ldr	r3, [r7, #12]
  401548:	429a      	cmp	r2, r3
  40154a:	dd02      	ble.n	401552 <_sbrk+0x32>
		return (caddr_t) -1;	
  40154c:	f04f 33ff 	mov.w	r3, #4294967295
  401550:	e006      	b.n	401560 <_sbrk+0x40>
	}

	heap += incr;
  401552:	4b07      	ldr	r3, [pc, #28]	; (401570 <_sbrk+0x50>)
  401554:	681a      	ldr	r2, [r3, #0]
  401556:	687b      	ldr	r3, [r7, #4]
  401558:	4413      	add	r3, r2
  40155a:	4a05      	ldr	r2, [pc, #20]	; (401570 <_sbrk+0x50>)
  40155c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40155e:	68bb      	ldr	r3, [r7, #8]
}
  401560:	4618      	mov	r0, r3
  401562:	3714      	adds	r7, #20
  401564:	46bd      	mov	sp, r7
  401566:	f85d 7b04 	ldr.w	r7, [sp], #4
  40156a:	4770      	bx	lr
  40156c:	2045fffc 	.word	0x2045fffc
  401570:	20400a54 	.word	0x20400a54
  401574:	20402cc0 	.word	0x20402cc0

00401578 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  401578:	b480      	push	{r7}
  40157a:	b083      	sub	sp, #12
  40157c:	af00      	add	r7, sp, #0
  40157e:	6078      	str	r0, [r7, #4]
	return -1;
  401580:	f04f 33ff 	mov.w	r3, #4294967295
}
  401584:	4618      	mov	r0, r3
  401586:	370c      	adds	r7, #12
  401588:	46bd      	mov	sp, r7
  40158a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40158e:	4770      	bx	lr

00401590 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  401590:	b480      	push	{r7}
  401592:	b083      	sub	sp, #12
  401594:	af00      	add	r7, sp, #0
  401596:	6078      	str	r0, [r7, #4]
  401598:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  40159a:	683b      	ldr	r3, [r7, #0]
  40159c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4015a0:	605a      	str	r2, [r3, #4]

	return 0;
  4015a2:	2300      	movs	r3, #0
}
  4015a4:	4618      	mov	r0, r3
  4015a6:	370c      	adds	r7, #12
  4015a8:	46bd      	mov	sp, r7
  4015aa:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015ae:	4770      	bx	lr

004015b0 <_isatty>:

extern int _isatty(int file)
{
  4015b0:	b480      	push	{r7}
  4015b2:	b083      	sub	sp, #12
  4015b4:	af00      	add	r7, sp, #0
  4015b6:	6078      	str	r0, [r7, #4]
	return 1;
  4015b8:	2301      	movs	r3, #1
}
  4015ba:	4618      	mov	r0, r3
  4015bc:	370c      	adds	r7, #12
  4015be:	46bd      	mov	sp, r7
  4015c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015c4:	4770      	bx	lr

004015c6 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4015c6:	b480      	push	{r7}
  4015c8:	b085      	sub	sp, #20
  4015ca:	af00      	add	r7, sp, #0
  4015cc:	60f8      	str	r0, [r7, #12]
  4015ce:	60b9      	str	r1, [r7, #8]
  4015d0:	607a      	str	r2, [r7, #4]
	return 0;
  4015d2:	2300      	movs	r3, #0
}
  4015d4:	4618      	mov	r0, r3
  4015d6:	3714      	adds	r7, #20
  4015d8:	46bd      	mov	sp, r7
  4015da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4015de:	4770      	bx	lr

004015e0 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
  4015e0:	b480      	push	{r7}
  4015e2:	b083      	sub	sp, #12
  4015e4:	af00      	add	r7, sp, #0
  4015e6:	4603      	mov	r3, r0
  4015e8:	71fb      	strb	r3, [r7, #7]
/*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4015ea:	4909      	ldr	r1, [pc, #36]	; (401610 <NVIC_EnableIRQ+0x30>)
  4015ec:	f997 3007 	ldrsb.w	r3, [r7, #7]
  4015f0:	095b      	lsrs	r3, r3, #5
  4015f2:	79fa      	ldrb	r2, [r7, #7]
  4015f4:	f002 021f 	and.w	r2, r2, #31
  4015f8:	2001      	movs	r0, #1
  4015fa:	fa00 f202 	lsl.w	r2, r0, r2
  4015fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  401602:	bf00      	nop
  401604:	370c      	adds	r7, #12
  401606:	46bd      	mov	sp, r7
  401608:	f85d 7b04 	ldr.w	r7, [sp], #4
  40160c:	4770      	bx	lr
  40160e:	bf00      	nop
  401610:	e000e100 	.word	0xe000e100

00401614 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number.
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  401614:	b480      	push	{r7}
  401616:	b083      	sub	sp, #12
  401618:	af00      	add	r7, sp, #0
  40161a:	4603      	mov	r3, r0
  40161c:	6039      	str	r1, [r7, #0]
  40161e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  401620:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401624:	2b00      	cmp	r3, #0
  401626:	da0b      	bge.n	401640 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  401628:	490d      	ldr	r1, [pc, #52]	; (401660 <NVIC_SetPriority+0x4c>)
  40162a:	79fb      	ldrb	r3, [r7, #7]
  40162c:	f003 030f 	and.w	r3, r3, #15
  401630:	3b04      	subs	r3, #4
  401632:	683a      	ldr	r2, [r7, #0]
  401634:	b2d2      	uxtb	r2, r2
  401636:	0152      	lsls	r2, r2, #5
  401638:	b2d2      	uxtb	r2, r2
  40163a:	440b      	add	r3, r1
  40163c:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
}
  40163e:	e009      	b.n	401654 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  401640:	4908      	ldr	r1, [pc, #32]	; (401664 <NVIC_SetPriority+0x50>)
  401642:	f997 3007 	ldrsb.w	r3, [r7, #7]
  401646:	683a      	ldr	r2, [r7, #0]
  401648:	b2d2      	uxtb	r2, r2
  40164a:	0152      	lsls	r2, r2, #5
  40164c:	b2d2      	uxtb	r2, r2
  40164e:	440b      	add	r3, r1
  401650:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  401654:	bf00      	nop
  401656:	370c      	adds	r7, #12
  401658:	46bd      	mov	sp, r7
  40165a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40165e:	4770      	bx	lr
  401660:	e000ed00 	.word	0xe000ed00
  401664:	e000e100 	.word	0xe000e100

00401668 <osc_get_rate>:
{
  401668:	b480      	push	{r7}
  40166a:	b083      	sub	sp, #12
  40166c:	af00      	add	r7, sp, #0
  40166e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  401670:	687b      	ldr	r3, [r7, #4]
  401672:	2b07      	cmp	r3, #7
  401674:	d825      	bhi.n	4016c2 <osc_get_rate+0x5a>
  401676:	a201      	add	r2, pc, #4	; (adr r2, 40167c <osc_get_rate+0x14>)
  401678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40167c:	0040169d 	.word	0x0040169d
  401680:	004016a3 	.word	0x004016a3
  401684:	004016a9 	.word	0x004016a9
  401688:	004016af 	.word	0x004016af
  40168c:	004016b3 	.word	0x004016b3
  401690:	004016b7 	.word	0x004016b7
  401694:	004016bb 	.word	0x004016bb
  401698:	004016bf 	.word	0x004016bf
		return OSC_SLCK_32K_RC_HZ;
  40169c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4016a0:	e010      	b.n	4016c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4016a2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4016a6:	e00d      	b.n	4016c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4016a8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4016ac:	e00a      	b.n	4016c4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4016ae:	4b08      	ldr	r3, [pc, #32]	; (4016d0 <osc_get_rate+0x68>)
  4016b0:	e008      	b.n	4016c4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4016b2:	4b08      	ldr	r3, [pc, #32]	; (4016d4 <osc_get_rate+0x6c>)
  4016b4:	e006      	b.n	4016c4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4016b6:	4b08      	ldr	r3, [pc, #32]	; (4016d8 <osc_get_rate+0x70>)
  4016b8:	e004      	b.n	4016c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4016ba:	4b07      	ldr	r3, [pc, #28]	; (4016d8 <osc_get_rate+0x70>)
  4016bc:	e002      	b.n	4016c4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4016be:	4b06      	ldr	r3, [pc, #24]	; (4016d8 <osc_get_rate+0x70>)
  4016c0:	e000      	b.n	4016c4 <osc_get_rate+0x5c>
	return 0;
  4016c2:	2300      	movs	r3, #0
}
  4016c4:	4618      	mov	r0, r3
  4016c6:	370c      	adds	r7, #12
  4016c8:	46bd      	mov	sp, r7
  4016ca:	f85d 7b04 	ldr.w	r7, [sp], #4
  4016ce:	4770      	bx	lr
  4016d0:	003d0900 	.word	0x003d0900
  4016d4:	007a1200 	.word	0x007a1200
  4016d8:	00b71b00 	.word	0x00b71b00

004016dc <sysclk_get_main_hz>:
{
  4016dc:	b580      	push	{r7, lr}
  4016de:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4016e0:	2006      	movs	r0, #6
  4016e2:	4b05      	ldr	r3, [pc, #20]	; (4016f8 <sysclk_get_main_hz+0x1c>)
  4016e4:	4798      	blx	r3
  4016e6:	4602      	mov	r2, r0
  4016e8:	4613      	mov	r3, r2
  4016ea:	009b      	lsls	r3, r3, #2
  4016ec:	4413      	add	r3, r2
  4016ee:	009a      	lsls	r2, r3, #2
  4016f0:	4413      	add	r3, r2
}
  4016f2:	4618      	mov	r0, r3
  4016f4:	bd80      	pop	{r7, pc}
  4016f6:	bf00      	nop
  4016f8:	00401669 	.word	0x00401669

004016fc <sysclk_get_cpu_hz>:
{
  4016fc:	b580      	push	{r7, lr}
  4016fe:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  401700:	4b02      	ldr	r3, [pc, #8]	; (40170c <sysclk_get_cpu_hz+0x10>)
  401702:	4798      	blx	r3
  401704:	4603      	mov	r3, r0
}
  401706:	4618      	mov	r0, r3
  401708:	bd80      	pop	{r7, pc}
  40170a:	bf00      	nop
  40170c:	004016dd 	.word	0x004016dd

00401710 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  401710:	b580      	push	{r7, lr}
  401712:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  401714:	4b02      	ldr	r3, [pc, #8]	; (401720 <sysclk_get_peripheral_hz+0x10>)
  401716:	4798      	blx	r3
  401718:	4603      	mov	r3, r0
  40171a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40171c:	4618      	mov	r0, r3
  40171e:	bd80      	pop	{r7, pc}
  401720:	004016dd 	.word	0x004016dd

00401724 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  401724:	b580      	push	{r7, lr}
  401726:	b082      	sub	sp, #8
  401728:	af00      	add	r7, sp, #0
  40172a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40172c:	6878      	ldr	r0, [r7, #4]
  40172e:	4b03      	ldr	r3, [pc, #12]	; (40173c <sysclk_enable_peripheral_clock+0x18>)
  401730:	4798      	blx	r3
}
  401732:	bf00      	nop
  401734:	3708      	adds	r7, #8
  401736:	46bd      	mov	sp, r7
  401738:	bd80      	pop	{r7, pc}
  40173a:	bf00      	nop
  40173c:	00400dcd 	.word	0x00400dcd

00401740 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
  401740:	b580      	push	{r7, lr}
  401742:	b08c      	sub	sp, #48	; 0x30
  401744:	af00      	add	r7, sp, #0
  401746:	6078      	str	r0, [r7, #4]
  401748:	6039      	str	r1, [r7, #0]
#if ((!SAM4L) && (!SAMG55))
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40174a:	4b49      	ldr	r3, [pc, #292]	; (401870 <usart_serial_init+0x130>)
  40174c:	4798      	blx	r3
  40174e:	4603      	mov	r3, r0
  401750:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  401752:	683b      	ldr	r3, [r7, #0]
  401754:	681b      	ldr	r3, [r3, #0]
  401756:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  401758:	683b      	ldr	r3, [r7, #0]
  40175a:	689b      	ldr	r3, [r3, #8]
  40175c:	62fb      	str	r3, [r7, #44]	; 0x2c
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
  40175e:	683b      	ldr	r3, [r7, #0]
  401760:	681b      	ldr	r3, [r3, #0]
  401762:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  401764:	683b      	ldr	r3, [r7, #0]
  401766:	685b      	ldr	r3, [r3, #4]
  401768:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40176a:	683b      	ldr	r3, [r7, #0]
  40176c:	689b      	ldr	r3, [r3, #8]
  40176e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  401770:	683b      	ldr	r3, [r7, #0]
  401772:	68db      	ldr	r3, [r3, #12]
  401774:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  401776:	2300      	movs	r3, #0
  401778:	61fb      	str	r3, [r7, #28]
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40177a:	687b      	ldr	r3, [r7, #4]
  40177c:	4a3d      	ldr	r2, [pc, #244]	; (401874 <usart_serial_init+0x134>)
  40177e:	4293      	cmp	r3, r2
  401780:	d108      	bne.n	401794 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  401782:	2007      	movs	r0, #7
  401784:	4b3c      	ldr	r3, [pc, #240]	; (401878 <usart_serial_init+0x138>)
  401786:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  401788:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40178c:	4619      	mov	r1, r3
  40178e:	6878      	ldr	r0, [r7, #4]
  401790:	4b3a      	ldr	r3, [pc, #232]	; (40187c <usart_serial_init+0x13c>)
  401792:	4798      	blx	r3
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  401794:	687b      	ldr	r3, [r7, #4]
  401796:	4a3a      	ldr	r2, [pc, #232]	; (401880 <usart_serial_init+0x140>)
  401798:	4293      	cmp	r3, r2
  40179a:	d108      	bne.n	4017ae <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  40179c:	2008      	movs	r0, #8
  40179e:	4b36      	ldr	r3, [pc, #216]	; (401878 <usart_serial_init+0x138>)
  4017a0:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017a6:	4619      	mov	r1, r3
  4017a8:	6878      	ldr	r0, [r7, #4]
  4017aa:	4b34      	ldr	r3, [pc, #208]	; (40187c <usart_serial_init+0x13c>)
  4017ac:	4798      	blx	r3
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4017ae:	687b      	ldr	r3, [r7, #4]
  4017b0:	4a34      	ldr	r2, [pc, #208]	; (401884 <usart_serial_init+0x144>)
  4017b2:	4293      	cmp	r3, r2
  4017b4:	d108      	bne.n	4017c8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4017b6:	202c      	movs	r0, #44	; 0x2c
  4017b8:	4b2f      	ldr	r3, [pc, #188]	; (401878 <usart_serial_init+0x138>)
  4017ba:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017bc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017c0:	4619      	mov	r1, r3
  4017c2:	6878      	ldr	r0, [r7, #4]
  4017c4:	4b2d      	ldr	r3, [pc, #180]	; (40187c <usart_serial_init+0x13c>)
  4017c6:	4798      	blx	r3
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4017c8:	687b      	ldr	r3, [r7, #4]
  4017ca:	4a2f      	ldr	r2, [pc, #188]	; (401888 <usart_serial_init+0x148>)
  4017cc:	4293      	cmp	r3, r2
  4017ce:	d108      	bne.n	4017e2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4017d0:	202d      	movs	r0, #45	; 0x2d
  4017d2:	4b29      	ldr	r3, [pc, #164]	; (401878 <usart_serial_init+0x138>)
  4017d4:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
  4017d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4017da:	4619      	mov	r1, r3
  4017dc:	6878      	ldr	r0, [r7, #4]
  4017de:	4b27      	ldr	r3, [pc, #156]	; (40187c <usart_serial_init+0x13c>)
  4017e0:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4017e2:	687b      	ldr	r3, [r7, #4]
  4017e4:	4a29      	ldr	r2, [pc, #164]	; (40188c <usart_serial_init+0x14c>)
  4017e6:	4293      	cmp	r3, r2
  4017e8:	d111      	bne.n	40180e <usart_serial_init+0xce>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM0);
		flexcom_set_opmode(FLEXCOM0, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART0);
  4017ea:	200d      	movs	r0, #13
  4017ec:	4b22      	ldr	r3, [pc, #136]	; (401878 <usart_serial_init+0x138>)
  4017ee:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  4017f0:	4b1f      	ldr	r3, [pc, #124]	; (401870 <usart_serial_init+0x130>)
  4017f2:	4798      	blx	r3
  4017f4:	4602      	mov	r2, r0
  4017f6:	f107 030c 	add.w	r3, r7, #12
  4017fa:	4619      	mov	r1, r3
  4017fc:	6878      	ldr	r0, [r7, #4]
  4017fe:	4b24      	ldr	r3, [pc, #144]	; (401890 <usart_serial_init+0x150>)
  401800:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  401802:	6878      	ldr	r0, [r7, #4]
  401804:	4b23      	ldr	r3, [pc, #140]	; (401894 <usart_serial_init+0x154>)
  401806:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401808:	6878      	ldr	r0, [r7, #4]
  40180a:	4b23      	ldr	r3, [pc, #140]	; (401898 <usart_serial_init+0x158>)
  40180c:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40180e:	687b      	ldr	r3, [r7, #4]
  401810:	4a22      	ldr	r2, [pc, #136]	; (40189c <usart_serial_init+0x15c>)
  401812:	4293      	cmp	r3, r2
  401814:	d111      	bne.n	40183a <usart_serial_init+0xfa>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM1);
		flexcom_set_opmode(FLEXCOM1, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART1);
  401816:	200e      	movs	r0, #14
  401818:	4b17      	ldr	r3, [pc, #92]	; (401878 <usart_serial_init+0x138>)
  40181a:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  40181c:	4b14      	ldr	r3, [pc, #80]	; (401870 <usart_serial_init+0x130>)
  40181e:	4798      	blx	r3
  401820:	4602      	mov	r2, r0
  401822:	f107 030c 	add.w	r3, r7, #12
  401826:	4619      	mov	r1, r3
  401828:	6878      	ldr	r0, [r7, #4]
  40182a:	4b19      	ldr	r3, [pc, #100]	; (401890 <usart_serial_init+0x150>)
  40182c:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40182e:	6878      	ldr	r0, [r7, #4]
  401830:	4b18      	ldr	r3, [pc, #96]	; (401894 <usart_serial_init+0x154>)
  401832:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401834:	6878      	ldr	r0, [r7, #4]
  401836:	4b18      	ldr	r3, [pc, #96]	; (401898 <usart_serial_init+0x158>)
  401838:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  40183a:	687b      	ldr	r3, [r7, #4]
  40183c:	4a18      	ldr	r2, [pc, #96]	; (4018a0 <usart_serial_init+0x160>)
  40183e:	4293      	cmp	r3, r2
  401840:	d111      	bne.n	401866 <usart_serial_init+0x126>
#if (!SAM4L)
#if (SAMG55)
		flexcom_enable(FLEXCOM2);
		flexcom_set_opmode(FLEXCOM2, FLEXCOM_USART);
#else
		sysclk_enable_peripheral_clock(ID_USART2);
  401842:	200f      	movs	r0, #15
  401844:	4b0c      	ldr	r3, [pc, #48]	; (401878 <usart_serial_init+0x138>)
  401846:	4798      	blx	r3
#endif
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
  401848:	4b09      	ldr	r3, [pc, #36]	; (401870 <usart_serial_init+0x130>)
  40184a:	4798      	blx	r3
  40184c:	4602      	mov	r2, r0
  40184e:	f107 030c 	add.w	r3, r7, #12
  401852:	4619      	mov	r1, r3
  401854:	6878      	ldr	r0, [r7, #4]
  401856:	4b0e      	ldr	r3, [pc, #56]	; (401890 <usart_serial_init+0x150>)
  401858:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
  40185a:	6878      	ldr	r0, [r7, #4]
  40185c:	4b0d      	ldr	r3, [pc, #52]	; (401894 <usart_serial_init+0x154>)
  40185e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  401860:	6878      	ldr	r0, [r7, #4]
  401862:	4b0d      	ldr	r3, [pc, #52]	; (401898 <usart_serial_init+0x158>)
  401864:	4798      	blx	r3
	}
# endif

#endif /* ifdef USART */

}
  401866:	bf00      	nop
  401868:	3730      	adds	r7, #48	; 0x30
  40186a:	46bd      	mov	sp, r7
  40186c:	bd80      	pop	{r7, pc}
  40186e:	bf00      	nop
  401870:	00401711 	.word	0x00401711
  401874:	400e0800 	.word	0x400e0800
  401878:	00401725 	.word	0x00401725
  40187c:	00400e51 	.word	0x00400e51
  401880:	400e0a00 	.word	0x400e0a00
  401884:	400e1a00 	.word	0x400e1a00
  401888:	400e1c00 	.word	0x400e1c00
  40188c:	40024000 	.word	0x40024000
  401890:	00401035 	.word	0x00401035
  401894:	004010b9 	.word	0x004010b9
  401898:	004010ed 	.word	0x004010ed
  40189c:	40028000 	.word	0x40028000
  4018a0:	4002c000 	.word	0x4002c000

004018a4 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  4018a4:	b580      	push	{r7, lr}
  4018a6:	b082      	sub	sp, #8
  4018a8:	af00      	add	r7, sp, #0
  4018aa:	6078      	str	r0, [r7, #4]
  4018ac:	460b      	mov	r3, r1
  4018ae:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4018b0:	687b      	ldr	r3, [r7, #4]
  4018b2:	4a36      	ldr	r2, [pc, #216]	; (40198c <usart_serial_putchar+0xe8>)
  4018b4:	4293      	cmp	r3, r2
  4018b6:	d10a      	bne.n	4018ce <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018b8:	bf00      	nop
  4018ba:	78fb      	ldrb	r3, [r7, #3]
  4018bc:	4619      	mov	r1, r3
  4018be:	6878      	ldr	r0, [r7, #4]
  4018c0:	4b33      	ldr	r3, [pc, #204]	; (401990 <usart_serial_putchar+0xec>)
  4018c2:	4798      	blx	r3
  4018c4:	4603      	mov	r3, r0
  4018c6:	2b00      	cmp	r3, #0
  4018c8:	d1f7      	bne.n	4018ba <usart_serial_putchar+0x16>
		return 1;
  4018ca:	2301      	movs	r3, #1
  4018cc:	e05a      	b.n	401984 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4018ce:	687b      	ldr	r3, [r7, #4]
  4018d0:	4a30      	ldr	r2, [pc, #192]	; (401994 <usart_serial_putchar+0xf0>)
  4018d2:	4293      	cmp	r3, r2
  4018d4:	d10a      	bne.n	4018ec <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018d6:	bf00      	nop
  4018d8:	78fb      	ldrb	r3, [r7, #3]
  4018da:	4619      	mov	r1, r3
  4018dc:	6878      	ldr	r0, [r7, #4]
  4018de:	4b2c      	ldr	r3, [pc, #176]	; (401990 <usart_serial_putchar+0xec>)
  4018e0:	4798      	blx	r3
  4018e2:	4603      	mov	r3, r0
  4018e4:	2b00      	cmp	r3, #0
  4018e6:	d1f7      	bne.n	4018d8 <usart_serial_putchar+0x34>
		return 1;
  4018e8:	2301      	movs	r3, #1
  4018ea:	e04b      	b.n	401984 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4018ec:	687b      	ldr	r3, [r7, #4]
  4018ee:	4a2a      	ldr	r2, [pc, #168]	; (401998 <usart_serial_putchar+0xf4>)
  4018f0:	4293      	cmp	r3, r2
  4018f2:	d10a      	bne.n	40190a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4018f4:	bf00      	nop
  4018f6:	78fb      	ldrb	r3, [r7, #3]
  4018f8:	4619      	mov	r1, r3
  4018fa:	6878      	ldr	r0, [r7, #4]
  4018fc:	4b24      	ldr	r3, [pc, #144]	; (401990 <usart_serial_putchar+0xec>)
  4018fe:	4798      	blx	r3
  401900:	4603      	mov	r3, r0
  401902:	2b00      	cmp	r3, #0
  401904:	d1f7      	bne.n	4018f6 <usart_serial_putchar+0x52>
		return 1;
  401906:	2301      	movs	r3, #1
  401908:	e03c      	b.n	401984 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  40190a:	687b      	ldr	r3, [r7, #4]
  40190c:	4a23      	ldr	r2, [pc, #140]	; (40199c <usart_serial_putchar+0xf8>)
  40190e:	4293      	cmp	r3, r2
  401910:	d10a      	bne.n	401928 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  401912:	bf00      	nop
  401914:	78fb      	ldrb	r3, [r7, #3]
  401916:	4619      	mov	r1, r3
  401918:	6878      	ldr	r0, [r7, #4]
  40191a:	4b1d      	ldr	r3, [pc, #116]	; (401990 <usart_serial_putchar+0xec>)
  40191c:	4798      	blx	r3
  40191e:	4603      	mov	r3, r0
  401920:	2b00      	cmp	r3, #0
  401922:	d1f7      	bne.n	401914 <usart_serial_putchar+0x70>
		return 1;
  401924:	2301      	movs	r3, #1
  401926:	e02d      	b.n	401984 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	4a1d      	ldr	r2, [pc, #116]	; (4019a0 <usart_serial_putchar+0xfc>)
  40192c:	4293      	cmp	r3, r2
  40192e:	d10a      	bne.n	401946 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  401930:	bf00      	nop
  401932:	78fb      	ldrb	r3, [r7, #3]
  401934:	4619      	mov	r1, r3
  401936:	6878      	ldr	r0, [r7, #4]
  401938:	4b1a      	ldr	r3, [pc, #104]	; (4019a4 <usart_serial_putchar+0x100>)
  40193a:	4798      	blx	r3
  40193c:	4603      	mov	r3, r0
  40193e:	2b00      	cmp	r3, #0
  401940:	d1f7      	bne.n	401932 <usart_serial_putchar+0x8e>
		return 1;
  401942:	2301      	movs	r3, #1
  401944:	e01e      	b.n	401984 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401946:	687b      	ldr	r3, [r7, #4]
  401948:	4a17      	ldr	r2, [pc, #92]	; (4019a8 <usart_serial_putchar+0x104>)
  40194a:	4293      	cmp	r3, r2
  40194c:	d10a      	bne.n	401964 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40194e:	bf00      	nop
  401950:	78fb      	ldrb	r3, [r7, #3]
  401952:	4619      	mov	r1, r3
  401954:	6878      	ldr	r0, [r7, #4]
  401956:	4b13      	ldr	r3, [pc, #76]	; (4019a4 <usart_serial_putchar+0x100>)
  401958:	4798      	blx	r3
  40195a:	4603      	mov	r3, r0
  40195c:	2b00      	cmp	r3, #0
  40195e:	d1f7      	bne.n	401950 <usart_serial_putchar+0xac>
		return 1;
  401960:	2301      	movs	r3, #1
  401962:	e00f      	b.n	401984 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401964:	687b      	ldr	r3, [r7, #4]
  401966:	4a11      	ldr	r2, [pc, #68]	; (4019ac <usart_serial_putchar+0x108>)
  401968:	4293      	cmp	r3, r2
  40196a:	d10a      	bne.n	401982 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40196c:	bf00      	nop
  40196e:	78fb      	ldrb	r3, [r7, #3]
  401970:	4619      	mov	r1, r3
  401972:	6878      	ldr	r0, [r7, #4]
  401974:	4b0b      	ldr	r3, [pc, #44]	; (4019a4 <usart_serial_putchar+0x100>)
  401976:	4798      	blx	r3
  401978:	4603      	mov	r3, r0
  40197a:	2b00      	cmp	r3, #0
  40197c:	d1f7      	bne.n	40196e <usart_serial_putchar+0xca>
		return 1;
  40197e:	2301      	movs	r3, #1
  401980:	e000      	b.n	401984 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  401982:	2300      	movs	r3, #0
}
  401984:	4618      	mov	r0, r3
  401986:	3708      	adds	r7, #8
  401988:	46bd      	mov	sp, r7
  40198a:	bd80      	pop	{r7, pc}
  40198c:	400e0800 	.word	0x400e0800
  401990:	00400ef5 	.word	0x00400ef5
  401994:	400e0a00 	.word	0x400e0a00
  401998:	400e1a00 	.word	0x400e1a00
  40199c:	400e1c00 	.word	0x400e1c00
  4019a0:	40024000 	.word	0x40024000
  4019a4:	00401159 	.word	0x00401159
  4019a8:	40028000 	.word	0x40028000
  4019ac:	4002c000 	.word	0x4002c000

004019b0 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  4019b0:	b580      	push	{r7, lr}
  4019b2:	b084      	sub	sp, #16
  4019b4:	af00      	add	r7, sp, #0
  4019b6:	6078      	str	r0, [r7, #4]
  4019b8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4019ba:	2300      	movs	r3, #0
  4019bc:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  4019be:	687b      	ldr	r3, [r7, #4]
  4019c0:	4a34      	ldr	r2, [pc, #208]	; (401a94 <usart_serial_getchar+0xe4>)
  4019c2:	4293      	cmp	r3, r2
  4019c4:	d107      	bne.n	4019d6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4019c6:	bf00      	nop
  4019c8:	6839      	ldr	r1, [r7, #0]
  4019ca:	6878      	ldr	r0, [r7, #4]
  4019cc:	4b32      	ldr	r3, [pc, #200]	; (401a98 <usart_serial_getchar+0xe8>)
  4019ce:	4798      	blx	r3
  4019d0:	4603      	mov	r3, r0
  4019d2:	2b00      	cmp	r3, #0
  4019d4:	d1f8      	bne.n	4019c8 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4019d6:	687b      	ldr	r3, [r7, #4]
  4019d8:	4a30      	ldr	r2, [pc, #192]	; (401a9c <usart_serial_getchar+0xec>)
  4019da:	4293      	cmp	r3, r2
  4019dc:	d107      	bne.n	4019ee <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4019de:	bf00      	nop
  4019e0:	6839      	ldr	r1, [r7, #0]
  4019e2:	6878      	ldr	r0, [r7, #4]
  4019e4:	4b2c      	ldr	r3, [pc, #176]	; (401a98 <usart_serial_getchar+0xe8>)
  4019e6:	4798      	blx	r3
  4019e8:	4603      	mov	r3, r0
  4019ea:	2b00      	cmp	r3, #0
  4019ec:	d1f8      	bne.n	4019e0 <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4019ee:	687b      	ldr	r3, [r7, #4]
  4019f0:	4a2b      	ldr	r2, [pc, #172]	; (401aa0 <usart_serial_getchar+0xf0>)
  4019f2:	4293      	cmp	r3, r2
  4019f4:	d107      	bne.n	401a06 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4019f6:	bf00      	nop
  4019f8:	6839      	ldr	r1, [r7, #0]
  4019fa:	6878      	ldr	r0, [r7, #4]
  4019fc:	4b26      	ldr	r3, [pc, #152]	; (401a98 <usart_serial_getchar+0xe8>)
  4019fe:	4798      	blx	r3
  401a00:	4603      	mov	r3, r0
  401a02:	2b00      	cmp	r3, #0
  401a04:	d1f8      	bne.n	4019f8 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  401a06:	687b      	ldr	r3, [r7, #4]
  401a08:	4a26      	ldr	r2, [pc, #152]	; (401aa4 <usart_serial_getchar+0xf4>)
  401a0a:	4293      	cmp	r3, r2
  401a0c:	d107      	bne.n	401a1e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  401a0e:	bf00      	nop
  401a10:	6839      	ldr	r1, [r7, #0]
  401a12:	6878      	ldr	r0, [r7, #4]
  401a14:	4b20      	ldr	r3, [pc, #128]	; (401a98 <usart_serial_getchar+0xe8>)
  401a16:	4798      	blx	r3
  401a18:	4603      	mov	r3, r0
  401a1a:	2b00      	cmp	r3, #0
  401a1c:	d1f8      	bne.n	401a10 <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  401a1e:	687b      	ldr	r3, [r7, #4]
  401a20:	4a21      	ldr	r2, [pc, #132]	; (401aa8 <usart_serial_getchar+0xf8>)
  401a22:	4293      	cmp	r3, r2
  401a24:	d10d      	bne.n	401a42 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  401a26:	bf00      	nop
  401a28:	f107 030c 	add.w	r3, r7, #12
  401a2c:	4619      	mov	r1, r3
  401a2e:	6878      	ldr	r0, [r7, #4]
  401a30:	4b1e      	ldr	r3, [pc, #120]	; (401aac <usart_serial_getchar+0xfc>)
  401a32:	4798      	blx	r3
  401a34:	4603      	mov	r3, r0
  401a36:	2b00      	cmp	r3, #0
  401a38:	d1f6      	bne.n	401a28 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  401a3a:	68fb      	ldr	r3, [r7, #12]
  401a3c:	b2da      	uxtb	r2, r3
  401a3e:	683b      	ldr	r3, [r7, #0]
  401a40:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  401a42:	687b      	ldr	r3, [r7, #4]
  401a44:	4a1a      	ldr	r2, [pc, #104]	; (401ab0 <usart_serial_getchar+0x100>)
  401a46:	4293      	cmp	r3, r2
  401a48:	d10d      	bne.n	401a66 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  401a4a:	bf00      	nop
  401a4c:	f107 030c 	add.w	r3, r7, #12
  401a50:	4619      	mov	r1, r3
  401a52:	6878      	ldr	r0, [r7, #4]
  401a54:	4b15      	ldr	r3, [pc, #84]	; (401aac <usart_serial_getchar+0xfc>)
  401a56:	4798      	blx	r3
  401a58:	4603      	mov	r3, r0
  401a5a:	2b00      	cmp	r3, #0
  401a5c:	d1f6      	bne.n	401a4c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  401a5e:	68fb      	ldr	r3, [r7, #12]
  401a60:	b2da      	uxtb	r2, r3
  401a62:	683b      	ldr	r3, [r7, #0]
  401a64:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  401a66:	687b      	ldr	r3, [r7, #4]
  401a68:	4a12      	ldr	r2, [pc, #72]	; (401ab4 <usart_serial_getchar+0x104>)
  401a6a:	4293      	cmp	r3, r2
  401a6c:	d10d      	bne.n	401a8a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  401a6e:	bf00      	nop
  401a70:	f107 030c 	add.w	r3, r7, #12
  401a74:	4619      	mov	r1, r3
  401a76:	6878      	ldr	r0, [r7, #4]
  401a78:	4b0c      	ldr	r3, [pc, #48]	; (401aac <usart_serial_getchar+0xfc>)
  401a7a:	4798      	blx	r3
  401a7c:	4603      	mov	r3, r0
  401a7e:	2b00      	cmp	r3, #0
  401a80:	d1f6      	bne.n	401a70 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  401a82:	68fb      	ldr	r3, [r7, #12]
  401a84:	b2da      	uxtb	r2, r3
  401a86:	683b      	ldr	r3, [r7, #0]
  401a88:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  401a8a:	bf00      	nop
  401a8c:	3710      	adds	r7, #16
  401a8e:	46bd      	mov	sp, r7
  401a90:	bd80      	pop	{r7, pc}
  401a92:	bf00      	nop
  401a94:	400e0800 	.word	0x400e0800
  401a98:	00400f25 	.word	0x00400f25
  401a9c:	400e0a00 	.word	0x400e0a00
  401aa0:	400e1a00 	.word	0x400e1a00
  401aa4:	400e1c00 	.word	0x400e1c00
  401aa8:	40024000 	.word	0x40024000
  401aac:	0040118b 	.word	0x0040118b
  401ab0:	40028000 	.word	0x40028000
  401ab4:	4002c000 	.word	0x4002c000

00401ab8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  401ab8:	b580      	push	{r7, lr}
  401aba:	b082      	sub	sp, #8
  401abc:	af00      	add	r7, sp, #0
  401abe:	6078      	str	r0, [r7, #4]
  401ac0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  401ac2:	4a0f      	ldr	r2, [pc, #60]	; (401b00 <stdio_serial_init+0x48>)
  401ac4:	687b      	ldr	r3, [r7, #4]
  401ac6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  401ac8:	4b0e      	ldr	r3, [pc, #56]	; (401b04 <stdio_serial_init+0x4c>)
  401aca:	4a0f      	ldr	r2, [pc, #60]	; (401b08 <stdio_serial_init+0x50>)
  401acc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  401ace:	4b0f      	ldr	r3, [pc, #60]	; (401b0c <stdio_serial_init+0x54>)
  401ad0:	4a0f      	ldr	r2, [pc, #60]	; (401b10 <stdio_serial_init+0x58>)
  401ad2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  401ad4:	6839      	ldr	r1, [r7, #0]
  401ad6:	6878      	ldr	r0, [r7, #4]
  401ad8:	4b0e      	ldr	r3, [pc, #56]	; (401b14 <stdio_serial_init+0x5c>)
  401ada:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  401adc:	4b0e      	ldr	r3, [pc, #56]	; (401b18 <stdio_serial_init+0x60>)
  401ade:	681b      	ldr	r3, [r3, #0]
  401ae0:	689b      	ldr	r3, [r3, #8]
  401ae2:	2100      	movs	r1, #0
  401ae4:	4618      	mov	r0, r3
  401ae6:	4b0d      	ldr	r3, [pc, #52]	; (401b1c <stdio_serial_init+0x64>)
  401ae8:	4798      	blx	r3
	setbuf(stdin, NULL);
  401aea:	4b0b      	ldr	r3, [pc, #44]	; (401b18 <stdio_serial_init+0x60>)
  401aec:	681b      	ldr	r3, [r3, #0]
  401aee:	685b      	ldr	r3, [r3, #4]
  401af0:	2100      	movs	r1, #0
  401af2:	4618      	mov	r0, r3
  401af4:	4b09      	ldr	r3, [pc, #36]	; (401b1c <stdio_serial_init+0x64>)
  401af6:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  401af8:	bf00      	nop
  401afa:	3708      	adds	r7, #8
  401afc:	46bd      	mov	sp, r7
  401afe:	bd80      	pop	{r7, pc}
  401b00:	20400a94 	.word	0x20400a94
  401b04:	20400a90 	.word	0x20400a90
  401b08:	004018a5 	.word	0x004018a5
  401b0c:	20400a8c 	.word	0x20400a8c
  401b10:	004019b1 	.word	0x004019b1
  401b14:	00401741 	.word	0x00401741
  401b18:	20400010 	.word	0x20400010
  401b1c:	004026f9 	.word	0x004026f9

00401b20 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  401b20:	b580      	push	{r7, lr}
  401b22:	b082      	sub	sp, #8
  401b24:	af00      	add	r7, sp, #0
  401b26:	6078      	str	r0, [r7, #4]
  401b28:	6039      	str	r1, [r7, #0]
  pin_toggle(PIOD, (1<<28));
  401b2a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  401b2e:	4806      	ldr	r0, [pc, #24]	; (401b48 <Button1_Handler+0x28>)
  401b30:	4b06      	ldr	r3, [pc, #24]	; (401b4c <Button1_Handler+0x2c>)
  401b32:	4798      	blx	r3
  pin_toggle(LED_PIO, LED_PIN_MASK);
  401b34:	f44f 7180 	mov.w	r1, #256	; 0x100
  401b38:	4805      	ldr	r0, [pc, #20]	; (401b50 <Button1_Handler+0x30>)
  401b3a:	4b04      	ldr	r3, [pc, #16]	; (401b4c <Button1_Handler+0x2c>)
  401b3c:	4798      	blx	r3
}
  401b3e:	bf00      	nop
  401b40:	3708      	adds	r7, #8
  401b42:	46bd      	mov	sp, r7
  401b44:	bd80      	pop	{r7, pc}
  401b46:	bf00      	nop
  401b48:	400e1400 	.word	0x400e1400
  401b4c:	00401b55 	.word	0x00401b55
  401b50:	400e1200 	.word	0x400e1200

00401b54 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  401b54:	b580      	push	{r7, lr}
  401b56:	b082      	sub	sp, #8
  401b58:	af00      	add	r7, sp, #0
  401b5a:	6078      	str	r0, [r7, #4]
  401b5c:	6039      	str	r1, [r7, #0]
   if(pio_get_output_data_status(pio, mask))
  401b5e:	6839      	ldr	r1, [r7, #0]
  401b60:	6878      	ldr	r0, [r7, #4]
  401b62:	4b09      	ldr	r3, [pc, #36]	; (401b88 <pin_toggle+0x34>)
  401b64:	4798      	blx	r3
  401b66:	4603      	mov	r3, r0
  401b68:	2b00      	cmp	r3, #0
  401b6a:	d004      	beq.n	401b76 <pin_toggle+0x22>
    pio_clear(pio, mask);
  401b6c:	6839      	ldr	r1, [r7, #0]
  401b6e:	6878      	ldr	r0, [r7, #4]
  401b70:	4b06      	ldr	r3, [pc, #24]	; (401b8c <pin_toggle+0x38>)
  401b72:	4798      	blx	r3
   else
    pio_set(pio,mask);
}
  401b74:	e003      	b.n	401b7e <pin_toggle+0x2a>
    pio_set(pio,mask);
  401b76:	6839      	ldr	r1, [r7, #0]
  401b78:	6878      	ldr	r0, [r7, #4]
  401b7a:	4b05      	ldr	r3, [pc, #20]	; (401b90 <pin_toggle+0x3c>)
  401b7c:	4798      	blx	r3
}
  401b7e:	bf00      	nop
  401b80:	3708      	adds	r7, #8
  401b82:	46bd      	mov	sp, r7
  401b84:	bd80      	pop	{r7, pc}
  401b86:	bf00      	nop
  401b88:	00400841 	.word	0x00400841
  401b8c:	00400631 	.word	0x00400631
  401b90:	00400615 	.word	0x00400615

00401b94 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  401b94:	b590      	push	{r4, r7, lr}
  401b96:	b083      	sub	sp, #12
  401b98:	af02      	add	r7, sp, #8
    /* config. pino botao em modo de entrada */
    pmc_enable_periph_clk(BUT_PIO_ID);
  401b9a:	200a      	movs	r0, #10
  401b9c:	4b10      	ldr	r3, [pc, #64]	; (401be0 <BUT_init+0x4c>)
  401b9e:	4798      	blx	r3
    pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  401ba0:	2209      	movs	r2, #9
  401ba2:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401ba6:	480f      	ldr	r0, [pc, #60]	; (401be4 <BUT_init+0x50>)
  401ba8:	4b0f      	ldr	r3, [pc, #60]	; (401be8 <BUT_init+0x54>)
  401baa:	4798      	blx	r3
    
    /* config. interrupcao em borda de descida no botao do kit */
    /* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
    pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  401bac:	f44f 6100 	mov.w	r1, #2048	; 0x800
  401bb0:	480c      	ldr	r0, [pc, #48]	; (401be4 <BUT_init+0x50>)
  401bb2:	4b0e      	ldr	r3, [pc, #56]	; (401bec <BUT_init+0x58>)
  401bb4:	4798      	blx	r3
    pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  401bb6:	4b0e      	ldr	r3, [pc, #56]	; (401bf0 <BUT_init+0x5c>)
  401bb8:	9300      	str	r3, [sp, #0]
  401bba:	2350      	movs	r3, #80	; 0x50
  401bbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
  401bc0:	210a      	movs	r1, #10
  401bc2:	4808      	ldr	r0, [pc, #32]	; (401be4 <BUT_init+0x50>)
  401bc4:	4c0b      	ldr	r4, [pc, #44]	; (401bf4 <BUT_init+0x60>)
  401bc6:	47a0      	blx	r4
    
    /* habilita interrupco do PIO que controla o botao */
    /* e configura sua prioridade                        */
    NVIC_EnableIRQ(BUT_PIO_ID);
  401bc8:	200a      	movs	r0, #10
  401bca:	4b0b      	ldr	r3, [pc, #44]	; (401bf8 <BUT_init+0x64>)
  401bcc:	4798      	blx	r3
    NVIC_SetPriority(BUT_PIO_ID, 1);
  401bce:	2101      	movs	r1, #1
  401bd0:	200a      	movs	r0, #10
  401bd2:	4b0a      	ldr	r3, [pc, #40]	; (401bfc <BUT_init+0x68>)
  401bd4:	4798      	blx	r3
};
  401bd6:	bf00      	nop
  401bd8:	3704      	adds	r7, #4
  401bda:	46bd      	mov	sp, r7
  401bdc:	bd90      	pop	{r4, r7, pc}
  401bde:	bf00      	nop
  401be0:	00400dcd 	.word	0x00400dcd
  401be4:	400e0e00 	.word	0x400e0e00
  401be8:	0040075d 	.word	0x0040075d
  401bec:	004008d5 	.word	0x004008d5
  401bf0:	00401b21 	.word	0x00401b21
  401bf4:	004009f1 	.word	0x004009f1
  401bf8:	004015e1 	.word	0x004015e1
  401bfc:	00401615 	.word	0x00401615

00401c00 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  401c00:	b590      	push	{r4, r7, lr}
  401c02:	b085      	sub	sp, #20
  401c04:	af02      	add	r7, sp, #8
  401c06:	6078      	str	r0, [r7, #4]
    pmc_enable_periph_clk(LED_PIO_ID);
  401c08:	200c      	movs	r0, #12
  401c0a:	4b07      	ldr	r3, [pc, #28]	; (401c28 <LED_init+0x28>)
  401c0c:	4798      	blx	r3
    pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  401c0e:	687a      	ldr	r2, [r7, #4]
  401c10:	2300      	movs	r3, #0
  401c12:	9300      	str	r3, [sp, #0]
  401c14:	2300      	movs	r3, #0
  401c16:	f44f 7180 	mov.w	r1, #256	; 0x100
  401c1a:	4804      	ldr	r0, [pc, #16]	; (401c2c <LED_init+0x2c>)
  401c1c:	4c04      	ldr	r4, [pc, #16]	; (401c30 <LED_init+0x30>)
  401c1e:	47a0      	blx	r4
};
  401c20:	bf00      	nop
  401c22:	370c      	adds	r7, #12
  401c24:	46bd      	mov	sp, r7
  401c26:	bd90      	pop	{r4, r7, pc}
  401c28:	00400dcd 	.word	0x00400dcd
  401c2c:	400e1200 	.word	0x400e1200
  401c30:	004007dd 	.word	0x004007dd

00401c34 <configure_console>:
 * 1 stop bit
 * sem paridade
 */

static void configure_console(void)
{
  401c34:	b590      	push	{r4, r7, lr}
  401c36:	b085      	sub	sp, #20
  401c38:	af00      	add	r7, sp, #0

  /* Configura USART1 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  401c3a:	200b      	movs	r0, #11
  401c3c:	4b15      	ldr	r3, [pc, #84]	; (401c94 <configure_console+0x60>)
  401c3e:	4798      	blx	r3
  sysclk_enable_peripheral_clock(ID_PIOA);
  401c40:	200a      	movs	r0, #10
  401c42:	4b14      	ldr	r3, [pc, #80]	; (401c94 <configure_console+0x60>)
  401c44:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  401c46:	2210      	movs	r2, #16
  401c48:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  401c4c:	4812      	ldr	r0, [pc, #72]	; (401c98 <configure_console+0x64>)
  401c4e:	4b13      	ldr	r3, [pc, #76]	; (401c9c <configure_console+0x68>)
  401c50:	4798      	blx	r3
  pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  401c52:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  401c56:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  401c5a:	4811      	ldr	r0, [pc, #68]	; (401ca0 <configure_console+0x6c>)
  401c5c:	4b0f      	ldr	r3, [pc, #60]	; (401c9c <configure_console+0x68>)
  401c5e:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  401c60:	4a10      	ldr	r2, [pc, #64]	; (401ca4 <configure_console+0x70>)
  401c62:	4b10      	ldr	r3, [pc, #64]	; (401ca4 <configure_console+0x70>)
  401c64:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401c68:	f043 0310 	orr.w	r3, r3, #16
  401c6c:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  401c70:	4b0d      	ldr	r3, [pc, #52]	; (401ca8 <configure_console+0x74>)
  401c72:	463c      	mov	r4, r7
  401c74:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  401c76:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  401c7a:	200e      	movs	r0, #14
  401c7c:	4b05      	ldr	r3, [pc, #20]	; (401c94 <configure_console+0x60>)
  401c7e:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  401c80:	463b      	mov	r3, r7
  401c82:	4619      	mov	r1, r3
  401c84:	4809      	ldr	r0, [pc, #36]	; (401cac <configure_console+0x78>)
  401c86:	4b0a      	ldr	r3, [pc, #40]	; (401cb0 <configure_console+0x7c>)
  401c88:	4798      	blx	r3
}
  401c8a:	bf00      	nop
  401c8c:	3714      	adds	r7, #20
  401c8e:	46bd      	mov	sp, r7
  401c90:	bd90      	pop	{r4, r7, pc}
  401c92:	bf00      	nop
  401c94:	00401725 	.word	0x00401725
  401c98:	400e1000 	.word	0x400e1000
  401c9c:	0040064d 	.word	0x0040064d
  401ca0:	400e0e00 	.word	0x400e0e00
  401ca4:	40088000 	.word	0x40088000
  401ca8:	004086f4 	.word	0x004086f4
  401cac:	40028000 	.word	0x40028000
  401cb0:	00401ab9 	.word	0x00401ab9

00401cb4 <USART0_init>:

/**
 * \brief Configure UART console.
 */
static void USART0_init(void){
  401cb4:	b580      	push	{r7, lr}
  401cb6:	b086      	sub	sp, #24
  401cb8:	af00      	add	r7, sp, #0
  
  /* Configura USART0 Pinos */
  sysclk_enable_peripheral_clock(ID_PIOB);
  401cba:	200b      	movs	r0, #11
  401cbc:	4b19      	ldr	r3, [pc, #100]	; (401d24 <USART0_init+0x70>)
  401cbe:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  401cc0:	2201      	movs	r2, #1
  401cc2:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401cc6:	4818      	ldr	r0, [pc, #96]	; (401d28 <USART0_init+0x74>)
  401cc8:	4b18      	ldr	r3, [pc, #96]	; (401d2c <USART0_init+0x78>)
  401cca:	4798      	blx	r3
  pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  401ccc:	2202      	movs	r2, #2
  401cce:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  401cd2:	4815      	ldr	r0, [pc, #84]	; (401d28 <USART0_init+0x74>)
  401cd4:	4b15      	ldr	r3, [pc, #84]	; (401d2c <USART0_init+0x78>)
  401cd6:	4798      	blx	r3
  
  /* Configura opcoes USART */
  const sam_usart_opt_t usart_settings = {
  401cd8:	463b      	mov	r3, r7
  401cda:	2200      	movs	r2, #0
  401cdc:	601a      	str	r2, [r3, #0]
  401cde:	605a      	str	r2, [r3, #4]
  401ce0:	609a      	str	r2, [r3, #8]
  401ce2:	60da      	str	r2, [r3, #12]
  401ce4:	611a      	str	r2, [r3, #16]
  401ce6:	615a      	str	r2, [r3, #20]
  401ce8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  401cec:	603b      	str	r3, [r7, #0]
  401cee:	23c0      	movs	r3, #192	; 0xc0
  401cf0:	607b      	str	r3, [r7, #4]
  401cf2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  401cf6:	60bb      	str	r3, [r7, #8]
    .stop_bits    = US_MR_NBSTOP_1_BIT,
    .channel_mode = US_MR_CHMODE_NORMAL
  };

  /* Ativa Clock periferico USART0 */
  sysclk_enable_peripheral_clock(ID_USART0);
  401cf8:	200d      	movs	r0, #13
  401cfa:	4b0a      	ldr	r3, [pc, #40]	; (401d24 <USART0_init+0x70>)
  401cfc:	4798      	blx	r3
  
  /* Configura USART para operar em modo RS232 */
  usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  401cfe:	4b0c      	ldr	r3, [pc, #48]	; (401d30 <USART0_init+0x7c>)
  401d00:	4798      	blx	r3
  401d02:	4602      	mov	r2, r0
  401d04:	463b      	mov	r3, r7
  401d06:	4619      	mov	r1, r3
  401d08:	480a      	ldr	r0, [pc, #40]	; (401d34 <USART0_init+0x80>)
  401d0a:	4b0b      	ldr	r3, [pc, #44]	; (401d38 <USART0_init+0x84>)
  401d0c:	4798      	blx	r3
  
  /* Enable the receiver and transmitter. */
	usart_enable_tx(USART0);
  401d0e:	4809      	ldr	r0, [pc, #36]	; (401d34 <USART0_init+0x80>)
  401d10:	4b0a      	ldr	r3, [pc, #40]	; (401d3c <USART0_init+0x88>)
  401d12:	4798      	blx	r3
	usart_enable_rx(USART0);
  401d14:	4807      	ldr	r0, [pc, #28]	; (401d34 <USART0_init+0x80>)
  401d16:	4b0a      	ldr	r3, [pc, #40]	; (401d40 <USART0_init+0x8c>)
  401d18:	4798      	blx	r3
 }
  401d1a:	bf00      	nop
  401d1c:	3718      	adds	r7, #24
  401d1e:	46bd      	mov	sp, r7
  401d20:	bd80      	pop	{r7, pc}
  401d22:	bf00      	nop
  401d24:	00401725 	.word	0x00401725
  401d28:	400e1000 	.word	0x400e1000
  401d2c:	0040064d 	.word	0x0040064d
  401d30:	00401711 	.word	0x00401711
  401d34:	40024000 	.word	0x40024000
  401d38:	00401035 	.word	0x00401035
  401d3c:	004010b9 	.word	0x004010b9
  401d40:	004010ed 	.word	0x004010ed

00401d44 <usart_putString>:

/**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(Usart* usartp, uint8_t *pstring){
  401d44:	b580      	push	{r7, lr}
  401d46:	b084      	sub	sp, #16
  401d48:	af00      	add	r7, sp, #0
  401d4a:	6078      	str	r0, [r7, #4]
  401d4c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0 ;
  401d4e:	2300      	movs	r3, #0
  401d50:	60fb      	str	r3, [r7, #12]

  while(*(pstring + i)){
  401d52:	e010      	b.n	401d76 <usart_putString+0x32>
    usart_serial_putchar(usartp, *(pstring+i++));
  401d54:	68fb      	ldr	r3, [r7, #12]
  401d56:	1c5a      	adds	r2, r3, #1
  401d58:	60fa      	str	r2, [r7, #12]
  401d5a:	683a      	ldr	r2, [r7, #0]
  401d5c:	4413      	add	r3, r2
  401d5e:	781b      	ldrb	r3, [r3, #0]
  401d60:	4619      	mov	r1, r3
  401d62:	6878      	ldr	r0, [r7, #4]
  401d64:	4b09      	ldr	r3, [pc, #36]	; (401d8c <usart_putString+0x48>)
  401d66:	4798      	blx	r3
    while(!uart_is_tx_empty(usartp)){};
  401d68:	bf00      	nop
  401d6a:	6878      	ldr	r0, [r7, #4]
  401d6c:	4b08      	ldr	r3, [pc, #32]	; (401d90 <usart_putString+0x4c>)
  401d6e:	4798      	blx	r3
  401d70:	4603      	mov	r3, r0
  401d72:	2b00      	cmp	r3, #0
  401d74:	d0f9      	beq.n	401d6a <usart_putString+0x26>
  while(*(pstring + i)){
  401d76:	683a      	ldr	r2, [r7, #0]
  401d78:	68fb      	ldr	r3, [r7, #12]
  401d7a:	4413      	add	r3, r2
  401d7c:	781b      	ldrb	r3, [r3, #0]
  401d7e:	2b00      	cmp	r3, #0
  401d80:	d1e8      	bne.n	401d54 <usart_putString+0x10>
  }    
     
  return(i);
  401d82:	68fb      	ldr	r3, [r7, #12]
}
  401d84:	4618      	mov	r0, r3
  401d86:	3710      	adds	r7, #16
  401d88:	46bd      	mov	sp, r7
  401d8a:	bd80      	pop	{r7, pc}
  401d8c:	004018a5 	.word	0x004018a5
  401d90:	00400ea9 	.word	0x00400ea9

00401d94 <usart_getString>:

/*
 * Busca no UART uma string
 */
uint32_t usart_getString(Usart* usartp, uint8_t *pstring){
  401d94:	b580      	push	{r7, lr}
  401d96:	b084      	sub	sp, #16
  401d98:	af00      	add	r7, sp, #0
  401d9a:	6078      	str	r0, [r7, #4]
  401d9c:	6039      	str	r1, [r7, #0]
  uint32_t i = 0 ;
  401d9e:	2300      	movs	r3, #0
  401da0:	60fb      	str	r3, [r7, #12]
  usart_serial_getchar(usartp, (pstring+i));
  401da2:	683a      	ldr	r2, [r7, #0]
  401da4:	68fb      	ldr	r3, [r7, #12]
  401da6:	4413      	add	r3, r2
  401da8:	4619      	mov	r1, r3
  401daa:	6878      	ldr	r0, [r7, #4]
  401dac:	4b0e      	ldr	r3, [pc, #56]	; (401de8 <usart_getString+0x54>)
  401dae:	4798      	blx	r3
  //while(*(pstring+i) != '\n'){
  while(uart_is_rx_ready(usartp)){
  401db0:	e009      	b.n	401dc6 <usart_getString+0x32>
    usart_serial_getchar(usartp, (pstring+(++i)));
  401db2:	68fb      	ldr	r3, [r7, #12]
  401db4:	3301      	adds	r3, #1
  401db6:	60fb      	str	r3, [r7, #12]
  401db8:	683a      	ldr	r2, [r7, #0]
  401dba:	68fb      	ldr	r3, [r7, #12]
  401dbc:	4413      	add	r3, r2
  401dbe:	4619      	mov	r1, r3
  401dc0:	6878      	ldr	r0, [r7, #4]
  401dc2:	4b09      	ldr	r3, [pc, #36]	; (401de8 <usart_getString+0x54>)
  401dc4:	4798      	blx	r3
  while(uart_is_rx_ready(usartp)){
  401dc6:	6878      	ldr	r0, [r7, #4]
  401dc8:	4b08      	ldr	r3, [pc, #32]	; (401dec <usart_getString+0x58>)
  401dca:	4798      	blx	r3
  401dcc:	4603      	mov	r3, r0
  401dce:	2b00      	cmp	r3, #0
  401dd0:	d1ef      	bne.n	401db2 <usart_getString+0x1e>
  }
  *(pstring+i+1)= 0x00;
  401dd2:	68fb      	ldr	r3, [r7, #12]
  401dd4:	3301      	adds	r3, #1
  401dd6:	683a      	ldr	r2, [r7, #0]
  401dd8:	4413      	add	r3, r2
  401dda:	2200      	movs	r2, #0
  401ddc:	701a      	strb	r2, [r3, #0]
  return(i) ;
  401dde:	68fb      	ldr	r3, [r7, #12]
  
}
  401de0:	4618      	mov	r0, r3
  401de2:	3710      	adds	r7, #16
  401de4:	46bd      	mov	sp, r7
  401de6:	bd80      	pop	{r7, pc}
  401de8:	004019b1 	.word	0x004019b1
  401dec:	00400ecf 	.word	0x00400ecf

00401df0 <main>:

/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  401df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  401df4:	b0cf      	sub	sp, #316	; 0x13c
  401df6:	af00      	add	r7, sp, #0
  /* buffer para recebimento de dados */
  uint8_t bufferRX[100];
  uint8_t bufferTX[100];

  /* Initialize the SAM system */
  sysclk_init();
  401df8:	4bb4      	ldr	r3, [pc, #720]	; (4020cc <main+0x2dc>)
  401dfa:	4798      	blx	r3
   
  /* Disable the watchdog */
  WDT->WDT_MR = WDT_MR_WDDIS;
  401dfc:	4ab4      	ldr	r2, [pc, #720]	; (4020d0 <main+0x2e0>)
  401dfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  401e02:	6053      	str	r3, [r2, #4]
  
  /* Inicializa com serial com PC*/
  configure_console();
  401e04:	4bb3      	ldr	r3, [pc, #716]	; (4020d4 <main+0x2e4>)
  401e06:	4798      	blx	r3
  
  /* Configura Leds */
  LED_init(1);
  401e08:	2001      	movs	r0, #1
  401e0a:	4bb3      	ldr	r3, [pc, #716]	; (4020d8 <main+0x2e8>)
  401e0c:	4798      	blx	r3
  
  /* Configura os botes */
  BUT_init();  
  401e0e:	4bb3      	ldr	r3, [pc, #716]	; (4020dc <main+0x2ec>)
  401e10:	4798      	blx	r3
  
  /* Configura USART0 para comunicacao com o HM-10 */
  USART0_init();
  401e12:	4bb3      	ldr	r3, [pc, #716]	; (4020e0 <main+0x2f0>)
  401e14:	4798      	blx	r3
 
  /* Inicializa funcao de delay */
  delay_init( sysclk_get_cpu_hz());
  
  usart_putString(USART0, "AT");
  401e16:	49b3      	ldr	r1, [pc, #716]	; (4020e4 <main+0x2f4>)
  401e18:	48b3      	ldr	r0, [pc, #716]	; (4020e8 <main+0x2f8>)
  401e1a:	4bb4      	ldr	r3, [pc, #720]	; (4020ec <main+0x2fc>)
  401e1c:	4798      	blx	r3
  usart_putString(USART0, "AT");
  401e1e:	49b1      	ldr	r1, [pc, #708]	; (4020e4 <main+0x2f4>)
  401e20:	48b1      	ldr	r0, [pc, #708]	; (4020e8 <main+0x2f8>)
  401e22:	4bb2      	ldr	r3, [pc, #712]	; (4020ec <main+0x2fc>)
  401e24:	4798      	blx	r3
  usart_putString(USART0, "AT");
  401e26:	49af      	ldr	r1, [pc, #700]	; (4020e4 <main+0x2f4>)
  401e28:	48af      	ldr	r0, [pc, #700]	; (4020e8 <main+0x2f8>)
  401e2a:	4bb0      	ldr	r3, [pc, #704]	; (4020ec <main+0x2fc>)
  401e2c:	4798      	blx	r3
  delay_ms(200);
  401e2e:	4bb0      	ldr	r3, [pc, #704]	; (4020f0 <main+0x300>)
  401e30:	4798      	blx	r3
  401e32:	4603      	mov	r3, r0
  401e34:	4619      	mov	r1, r3
  401e36:	f04f 0200 	mov.w	r2, #0
  401e3a:	460b      	mov	r3, r1
  401e3c:	4614      	mov	r4, r2
  401e3e:	18db      	adds	r3, r3, r3
  401e40:	eb44 0404 	adc.w	r4, r4, r4
  401e44:	185b      	adds	r3, r3, r1
  401e46:	eb44 0402 	adc.w	r4, r4, r2
  401e4a:	00e6      	lsls	r6, r4, #3
  401e4c:	ea46 7653 	orr.w	r6, r6, r3, lsr #29
  401e50:	00dd      	lsls	r5, r3, #3
  401e52:	462b      	mov	r3, r5
  401e54:	4634      	mov	r4, r6
  401e56:	185b      	adds	r3, r3, r1
  401e58:	eb44 0402 	adc.w	r4, r4, r2
  401e5c:	ea4f 09c4 	mov.w	r9, r4, lsl #3
  401e60:	ea49 7953 	orr.w	r9, r9, r3, lsr #29
  401e64:	ea4f 08c3 	mov.w	r8, r3, lsl #3
  401e68:	4643      	mov	r3, r8
  401e6a:	464c      	mov	r4, r9
  401e6c:	4619      	mov	r1, r3
  401e6e:	4622      	mov	r2, r4
  401e70:	f241 732b 	movw	r3, #5931	; 0x172b
  401e74:	f04f 0400 	mov.w	r4, #0
  401e78:	18cd      	adds	r5, r1, r3
  401e7a:	eb42 0604 	adc.w	r6, r2, r4
  401e7e:	4628      	mov	r0, r5
  401e80:	4631      	mov	r1, r6
  401e82:	4c9c      	ldr	r4, [pc, #624]	; (4020f4 <main+0x304>)
  401e84:	f241 722c 	movw	r2, #5932	; 0x172c
  401e88:	f04f 0300 	mov.w	r3, #0
  401e8c:	47a0      	blx	r4
  401e8e:	4603      	mov	r3, r0
  401e90:	460c      	mov	r4, r1
  401e92:	4618      	mov	r0, r3
  401e94:	4b98      	ldr	r3, [pc, #608]	; (4020f8 <main+0x308>)
  401e96:	4798      	blx	r3
  usart_putString(USART0, "AT+RESET");
  401e98:	4998      	ldr	r1, [pc, #608]	; (4020fc <main+0x30c>)
  401e9a:	4893      	ldr	r0, [pc, #588]	; (4020e8 <main+0x2f8>)
  401e9c:	4b93      	ldr	r3, [pc, #588]	; (4020ec <main+0x2fc>)
  401e9e:	4798      	blx	r3
  delay_ms(200);
  401ea0:	4b93      	ldr	r3, [pc, #588]	; (4020f0 <main+0x300>)
  401ea2:	4798      	blx	r3
  401ea4:	4603      	mov	r3, r0
  401ea6:	4619      	mov	r1, r3
  401ea8:	f04f 0200 	mov.w	r2, #0
  401eac:	460b      	mov	r3, r1
  401eae:	4614      	mov	r4, r2
  401eb0:	18db      	adds	r3, r3, r3
  401eb2:	eb44 0404 	adc.w	r4, r4, r4
  401eb6:	185b      	adds	r3, r3, r1
  401eb8:	eb44 0402 	adc.w	r4, r4, r2
  401ebc:	ea4f 0bc4 	mov.w	fp, r4, lsl #3
  401ec0:	ea4b 7b53 	orr.w	fp, fp, r3, lsr #29
  401ec4:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
  401ec8:	4653      	mov	r3, sl
  401eca:	465c      	mov	r4, fp
  401ecc:	185b      	adds	r3, r3, r1
  401ece:	eb44 0402 	adc.w	r4, r4, r2
  401ed2:	00e2      	lsls	r2, r4, #3
  401ed4:	66fa      	str	r2, [r7, #108]	; 0x6c
  401ed6:	6efa      	ldr	r2, [r7, #108]	; 0x6c
  401ed8:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401edc:	66fa      	str	r2, [r7, #108]	; 0x6c
  401ede:	00db      	lsls	r3, r3, #3
  401ee0:	66bb      	str	r3, [r7, #104]	; 0x68
  401ee2:	e9d7 341a 	ldrd	r3, r4, [r7, #104]	; 0x68
  401ee6:	4619      	mov	r1, r3
  401ee8:	4622      	mov	r2, r4
  401eea:	f241 732b 	movw	r3, #5931	; 0x172b
  401eee:	f04f 0400 	mov.w	r4, #0
  401ef2:	18cd      	adds	r5, r1, r3
  401ef4:	eb42 0604 	adc.w	r6, r2, r4
  401ef8:	4628      	mov	r0, r5
  401efa:	4631      	mov	r1, r6
  401efc:	4c7d      	ldr	r4, [pc, #500]	; (4020f4 <main+0x304>)
  401efe:	f241 722c 	movw	r2, #5932	; 0x172c
  401f02:	f04f 0300 	mov.w	r3, #0
  401f06:	47a0      	blx	r4
  401f08:	4603      	mov	r3, r0
  401f0a:	460c      	mov	r4, r1
  401f0c:	4618      	mov	r0, r3
  401f0e:	4b7a      	ldr	r3, [pc, #488]	; (4020f8 <main+0x308>)
  401f10:	4798      	blx	r3
  usart_putString(USART0, "AT+IMME1");
  401f12:	497b      	ldr	r1, [pc, #492]	; (402100 <main+0x310>)
  401f14:	4874      	ldr	r0, [pc, #464]	; (4020e8 <main+0x2f8>)
  401f16:	4b75      	ldr	r3, [pc, #468]	; (4020ec <main+0x2fc>)
  401f18:	4798      	blx	r3
  usart_getString(USART0, &bufferRX);
  401f1a:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
  401f1e:	4619      	mov	r1, r3
  401f20:	4871      	ldr	r0, [pc, #452]	; (4020e8 <main+0x2f8>)
  401f22:	4b78      	ldr	r3, [pc, #480]	; (402104 <main+0x314>)
  401f24:	4798      	blx	r3
  printf(&bufferRX);
  401f26:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
  401f2a:	4618      	mov	r0, r3
  401f2c:	4b76      	ldr	r3, [pc, #472]	; (402108 <main+0x318>)
  401f2e:	4798      	blx	r3
  delay_ms(200);
  401f30:	4b6f      	ldr	r3, [pc, #444]	; (4020f0 <main+0x300>)
  401f32:	4798      	blx	r3
  401f34:	4603      	mov	r3, r0
  401f36:	4619      	mov	r1, r3
  401f38:	f04f 0200 	mov.w	r2, #0
  401f3c:	460b      	mov	r3, r1
  401f3e:	4614      	mov	r4, r2
  401f40:	18db      	adds	r3, r3, r3
  401f42:	eb44 0404 	adc.w	r4, r4, r4
  401f46:	185b      	adds	r3, r3, r1
  401f48:	eb44 0402 	adc.w	r4, r4, r2
  401f4c:	00e0      	lsls	r0, r4, #3
  401f4e:	6678      	str	r0, [r7, #100]	; 0x64
  401f50:	6e78      	ldr	r0, [r7, #100]	; 0x64
  401f52:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  401f56:	6678      	str	r0, [r7, #100]	; 0x64
  401f58:	00db      	lsls	r3, r3, #3
  401f5a:	663b      	str	r3, [r7, #96]	; 0x60
  401f5c:	e9d7 3418 	ldrd	r3, r4, [r7, #96]	; 0x60
  401f60:	185b      	adds	r3, r3, r1
  401f62:	eb44 0402 	adc.w	r4, r4, r2
  401f66:	00e2      	lsls	r2, r4, #3
  401f68:	65fa      	str	r2, [r7, #92]	; 0x5c
  401f6a:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
  401f6c:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401f70:	65fa      	str	r2, [r7, #92]	; 0x5c
  401f72:	00db      	lsls	r3, r3, #3
  401f74:	65bb      	str	r3, [r7, #88]	; 0x58
  401f76:	e9d7 3416 	ldrd	r3, r4, [r7, #88]	; 0x58
  401f7a:	4619      	mov	r1, r3
  401f7c:	4622      	mov	r2, r4
  401f7e:	f241 732b 	movw	r3, #5931	; 0x172b
  401f82:	f04f 0400 	mov.w	r4, #0
  401f86:	18cd      	adds	r5, r1, r3
  401f88:	eb42 0604 	adc.w	r6, r2, r4
  401f8c:	4628      	mov	r0, r5
  401f8e:	4631      	mov	r1, r6
  401f90:	4c58      	ldr	r4, [pc, #352]	; (4020f4 <main+0x304>)
  401f92:	f241 722c 	movw	r2, #5932	; 0x172c
  401f96:	f04f 0300 	mov.w	r3, #0
  401f9a:	47a0      	blx	r4
  401f9c:	4603      	mov	r3, r0
  401f9e:	460c      	mov	r4, r1
  401fa0:	4618      	mov	r0, r3
  401fa2:	4b55      	ldr	r3, [pc, #340]	; (4020f8 <main+0x308>)
  401fa4:	4798      	blx	r3
  usart_putString(USART0, "AT+NAMEpaulo");
  401fa6:	4959      	ldr	r1, [pc, #356]	; (40210c <main+0x31c>)
  401fa8:	484f      	ldr	r0, [pc, #316]	; (4020e8 <main+0x2f8>)
  401faa:	4b50      	ldr	r3, [pc, #320]	; (4020ec <main+0x2fc>)
  401fac:	4798      	blx	r3
  delay_ms(200);
  401fae:	4b50      	ldr	r3, [pc, #320]	; (4020f0 <main+0x300>)
  401fb0:	4798      	blx	r3
  401fb2:	4603      	mov	r3, r0
  401fb4:	4619      	mov	r1, r3
  401fb6:	f04f 0200 	mov.w	r2, #0
  401fba:	460b      	mov	r3, r1
  401fbc:	4614      	mov	r4, r2
  401fbe:	18db      	adds	r3, r3, r3
  401fc0:	eb44 0404 	adc.w	r4, r4, r4
  401fc4:	185b      	adds	r3, r3, r1
  401fc6:	eb44 0402 	adc.w	r4, r4, r2
  401fca:	00e0      	lsls	r0, r4, #3
  401fcc:	6578      	str	r0, [r7, #84]	; 0x54
  401fce:	6d78      	ldr	r0, [r7, #84]	; 0x54
  401fd0:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  401fd4:	6578      	str	r0, [r7, #84]	; 0x54
  401fd6:	00db      	lsls	r3, r3, #3
  401fd8:	653b      	str	r3, [r7, #80]	; 0x50
  401fda:	e9d7 3414 	ldrd	r3, r4, [r7, #80]	; 0x50
  401fde:	185b      	adds	r3, r3, r1
  401fe0:	eb44 0402 	adc.w	r4, r4, r2
  401fe4:	00e2      	lsls	r2, r4, #3
  401fe6:	64fa      	str	r2, [r7, #76]	; 0x4c
  401fe8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
  401fea:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  401fee:	64fa      	str	r2, [r7, #76]	; 0x4c
  401ff0:	00db      	lsls	r3, r3, #3
  401ff2:	64bb      	str	r3, [r7, #72]	; 0x48
  401ff4:	e9d7 3412 	ldrd	r3, r4, [r7, #72]	; 0x48
  401ff8:	4619      	mov	r1, r3
  401ffa:	4622      	mov	r2, r4
  401ffc:	f241 732b 	movw	r3, #5931	; 0x172b
  402000:	f04f 0400 	mov.w	r4, #0
  402004:	18cd      	adds	r5, r1, r3
  402006:	eb42 0604 	adc.w	r6, r2, r4
  40200a:	4628      	mov	r0, r5
  40200c:	4631      	mov	r1, r6
  40200e:	4c39      	ldr	r4, [pc, #228]	; (4020f4 <main+0x304>)
  402010:	f241 722c 	movw	r2, #5932	; 0x172c
  402014:	f04f 0300 	mov.w	r3, #0
  402018:	47a0      	blx	r4
  40201a:	4603      	mov	r3, r0
  40201c:	460c      	mov	r4, r1
  40201e:	4618      	mov	r0, r3
  402020:	4b35      	ldr	r3, [pc, #212]	; (4020f8 <main+0x308>)
  402022:	4798      	blx	r3
  usart_putString(USART0, "AT+ROLE1");
  402024:	493a      	ldr	r1, [pc, #232]	; (402110 <main+0x320>)
  402026:	4830      	ldr	r0, [pc, #192]	; (4020e8 <main+0x2f8>)
  402028:	4b30      	ldr	r3, [pc, #192]	; (4020ec <main+0x2fc>)
  40202a:	4798      	blx	r3
  delay_ms(200);
  40202c:	4b30      	ldr	r3, [pc, #192]	; (4020f0 <main+0x300>)
  40202e:	4798      	blx	r3
  402030:	4603      	mov	r3, r0
  402032:	4619      	mov	r1, r3
  402034:	f04f 0200 	mov.w	r2, #0
  402038:	460b      	mov	r3, r1
  40203a:	4614      	mov	r4, r2
  40203c:	18db      	adds	r3, r3, r3
  40203e:	eb44 0404 	adc.w	r4, r4, r4
  402042:	185b      	adds	r3, r3, r1
  402044:	eb44 0402 	adc.w	r4, r4, r2
  402048:	00e0      	lsls	r0, r4, #3
  40204a:	6478      	str	r0, [r7, #68]	; 0x44
  40204c:	6c78      	ldr	r0, [r7, #68]	; 0x44
  40204e:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  402052:	6478      	str	r0, [r7, #68]	; 0x44
  402054:	00db      	lsls	r3, r3, #3
  402056:	643b      	str	r3, [r7, #64]	; 0x40
  402058:	e9d7 3410 	ldrd	r3, r4, [r7, #64]	; 0x40
  40205c:	185b      	adds	r3, r3, r1
  40205e:	eb44 0402 	adc.w	r4, r4, r2
  402062:	00e2      	lsls	r2, r4, #3
  402064:	63fa      	str	r2, [r7, #60]	; 0x3c
  402066:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
  402068:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  40206c:	63fa      	str	r2, [r7, #60]	; 0x3c
  40206e:	00db      	lsls	r3, r3, #3
  402070:	63bb      	str	r3, [r7, #56]	; 0x38
  402072:	e9d7 340e 	ldrd	r3, r4, [r7, #56]	; 0x38
  402076:	4619      	mov	r1, r3
  402078:	4622      	mov	r2, r4
  40207a:	f241 732b 	movw	r3, #5931	; 0x172b
  40207e:	f04f 0400 	mov.w	r4, #0
  402082:	18cd      	adds	r5, r1, r3
  402084:	eb42 0604 	adc.w	r6, r2, r4
  402088:	4628      	mov	r0, r5
  40208a:	4631      	mov	r1, r6
  40208c:	4c19      	ldr	r4, [pc, #100]	; (4020f4 <main+0x304>)
  40208e:	f241 722c 	movw	r2, #5932	; 0x172c
  402092:	f04f 0300 	mov.w	r3, #0
  402096:	47a0      	blx	r4
  402098:	4603      	mov	r3, r0
  40209a:	460c      	mov	r4, r1
  40209c:	4618      	mov	r0, r3
  40209e:	4b16      	ldr	r3, [pc, #88]	; (4020f8 <main+0x308>)
  4020a0:	4798      	blx	r3
  usart_putString(USART0, "AT+DISC?");
  4020a2:	491c      	ldr	r1, [pc, #112]	; (402114 <main+0x324>)
  4020a4:	4810      	ldr	r0, [pc, #64]	; (4020e8 <main+0x2f8>)
  4020a6:	4b11      	ldr	r3, [pc, #68]	; (4020ec <main+0x2fc>)
  4020a8:	4798      	blx	r3
  delay_ms(200);
  4020aa:	4b11      	ldr	r3, [pc, #68]	; (4020f0 <main+0x300>)
  4020ac:	4798      	blx	r3
  4020ae:	4603      	mov	r3, r0
  4020b0:	4619      	mov	r1, r3
  4020b2:	f04f 0200 	mov.w	r2, #0
  4020b6:	460b      	mov	r3, r1
  4020b8:	4614      	mov	r4, r2
  4020ba:	18db      	adds	r3, r3, r3
  4020bc:	eb44 0404 	adc.w	r4, r4, r4
  4020c0:	185b      	adds	r3, r3, r1
  4020c2:	eb44 0402 	adc.w	r4, r4, r2
  4020c6:	00e0      	lsls	r0, r4, #3
  4020c8:	6378      	str	r0, [r7, #52]	; 0x34
  4020ca:	e025      	b.n	402118 <main+0x328>
  4020cc:	004004ad 	.word	0x004004ad
  4020d0:	400e1850 	.word	0x400e1850
  4020d4:	00401c35 	.word	0x00401c35
  4020d8:	00401c01 	.word	0x00401c01
  4020dc:	00401b95 	.word	0x00401b95
  4020e0:	00401cb5 	.word	0x00401cb5
  4020e4:	00408704 	.word	0x00408704
  4020e8:	40024000 	.word	0x40024000
  4020ec:	00401d45 	.word	0x00401d45
  4020f0:	004016fd 	.word	0x004016fd
  4020f4:	004022d5 	.word	0x004022d5
  4020f8:	20400001 	.word	0x20400001
  4020fc:	00408708 	.word	0x00408708
  402100:	00408714 	.word	0x00408714
  402104:	00401d95 	.word	0x00401d95
  402108:	00402635 	.word	0x00402635
  40210c:	00408720 	.word	0x00408720
  402110:	00408730 	.word	0x00408730
  402114:	0040873c 	.word	0x0040873c
  402118:	6b78      	ldr	r0, [r7, #52]	; 0x34
  40211a:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  40211e:	6378      	str	r0, [r7, #52]	; 0x34
  402120:	00db      	lsls	r3, r3, #3
  402122:	633b      	str	r3, [r7, #48]	; 0x30
  402124:	e9d7 340c 	ldrd	r3, r4, [r7, #48]	; 0x30
  402128:	185b      	adds	r3, r3, r1
  40212a:	eb44 0402 	adc.w	r4, r4, r2
  40212e:	00e2      	lsls	r2, r4, #3
  402130:	62fa      	str	r2, [r7, #44]	; 0x2c
  402132:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  402134:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  402138:	62fa      	str	r2, [r7, #44]	; 0x2c
  40213a:	00db      	lsls	r3, r3, #3
  40213c:	62bb      	str	r3, [r7, #40]	; 0x28
  40213e:	e9d7 340a 	ldrd	r3, r4, [r7, #40]	; 0x28
  402142:	4619      	mov	r1, r3
  402144:	4622      	mov	r2, r4
  402146:	f241 732b 	movw	r3, #5931	; 0x172b
  40214a:	f04f 0400 	mov.w	r4, #0
  40214e:	18cd      	adds	r5, r1, r3
  402150:	eb42 0604 	adc.w	r6, r2, r4
  402154:	4628      	mov	r0, r5
  402156:	4631      	mov	r1, r6
  402158:	4c51      	ldr	r4, [pc, #324]	; (4022a0 <main+0x4b0>)
  40215a:	f241 722c 	movw	r2, #5932	; 0x172c
  40215e:	f04f 0300 	mov.w	r3, #0
  402162:	47a0      	blx	r4
  402164:	4603      	mov	r3, r0
  402166:	460c      	mov	r4, r1
  402168:	4618      	mov	r0, r3
  40216a:	4b4e      	ldr	r3, [pc, #312]	; (4022a4 <main+0x4b4>)
  40216c:	4798      	blx	r3
  usart_putString(USART0, "AT+COND43639D8BF6E"); 
  40216e:	494e      	ldr	r1, [pc, #312]	; (4022a8 <main+0x4b8>)
  402170:	484e      	ldr	r0, [pc, #312]	; (4022ac <main+0x4bc>)
  402172:	4b4f      	ldr	r3, [pc, #316]	; (4022b0 <main+0x4c0>)
  402174:	4798      	blx	r3
  delay_ms(200);
  402176:	4b4f      	ldr	r3, [pc, #316]	; (4022b4 <main+0x4c4>)
  402178:	4798      	blx	r3
  40217a:	4603      	mov	r3, r0
  40217c:	4619      	mov	r1, r3
  40217e:	f04f 0200 	mov.w	r2, #0
  402182:	460b      	mov	r3, r1
  402184:	4614      	mov	r4, r2
  402186:	18db      	adds	r3, r3, r3
  402188:	eb44 0404 	adc.w	r4, r4, r4
  40218c:	185b      	adds	r3, r3, r1
  40218e:	eb44 0402 	adc.w	r4, r4, r2
  402192:	00e0      	lsls	r0, r4, #3
  402194:	6278      	str	r0, [r7, #36]	; 0x24
  402196:	6a78      	ldr	r0, [r7, #36]	; 0x24
  402198:	ea40 7053 	orr.w	r0, r0, r3, lsr #29
  40219c:	6278      	str	r0, [r7, #36]	; 0x24
  40219e:	00db      	lsls	r3, r3, #3
  4021a0:	623b      	str	r3, [r7, #32]
  4021a2:	e9d7 3408 	ldrd	r3, r4, [r7, #32]
  4021a6:	185b      	adds	r3, r3, r1
  4021a8:	eb44 0402 	adc.w	r4, r4, r2
  4021ac:	00e2      	lsls	r2, r4, #3
  4021ae:	61fa      	str	r2, [r7, #28]
  4021b0:	69fa      	ldr	r2, [r7, #28]
  4021b2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  4021b6:	61fa      	str	r2, [r7, #28]
  4021b8:	00db      	lsls	r3, r3, #3
  4021ba:	61bb      	str	r3, [r7, #24]
  4021bc:	e9d7 3406 	ldrd	r3, r4, [r7, #24]
  4021c0:	4619      	mov	r1, r3
  4021c2:	4622      	mov	r2, r4
  4021c4:	f241 732b 	movw	r3, #5931	; 0x172b
  4021c8:	f04f 0400 	mov.w	r4, #0
  4021cc:	18cd      	adds	r5, r1, r3
  4021ce:	eb42 0604 	adc.w	r6, r2, r4
  4021d2:	4628      	mov	r0, r5
  4021d4:	4631      	mov	r1, r6
  4021d6:	4c32      	ldr	r4, [pc, #200]	; (4022a0 <main+0x4b0>)
  4021d8:	f241 722c 	movw	r2, #5932	; 0x172c
  4021dc:	f04f 0300 	mov.w	r3, #0
  4021e0:	47a0      	blx	r4
  4021e2:	4603      	mov	r3, r0
  4021e4:	460c      	mov	r4, r1
  4021e6:	4618      	mov	r0, r3
  4021e8:	4b2e      	ldr	r3, [pc, #184]	; (4022a4 <main+0x4b4>)
  4021ea:	4798      	blx	r3
	while (1) {
    sprintf(bufferTX, "%s \n", "Ola Voce");
  4021ec:	f107 0370 	add.w	r3, r7, #112	; 0x70
  4021f0:	4a31      	ldr	r2, [pc, #196]	; (4022b8 <main+0x4c8>)
  4021f2:	4932      	ldr	r1, [pc, #200]	; (4022bc <main+0x4cc>)
  4021f4:	4618      	mov	r0, r3
  4021f6:	4b32      	ldr	r3, [pc, #200]	; (4022c0 <main+0x4d0>)
  4021f8:	4798      	blx	r3
    printf("Ol Voc \n");
  4021fa:	4832      	ldr	r0, [pc, #200]	; (4022c4 <main+0x4d4>)
  4021fc:	4b32      	ldr	r3, [pc, #200]	; (4022c8 <main+0x4d8>)
  4021fe:	4798      	blx	r3
    usart_putString(USART0, bufferTX);
  402200:	f107 0370 	add.w	r3, r7, #112	; 0x70
  402204:	4619      	mov	r1, r3
  402206:	4829      	ldr	r0, [pc, #164]	; (4022ac <main+0x4bc>)
  402208:	4b29      	ldr	r3, [pc, #164]	; (4022b0 <main+0x4c0>)
  40220a:	4798      	blx	r3
    usart_getString(USART1, bufferRX);
  40220c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
  402210:	4619      	mov	r1, r3
  402212:	482e      	ldr	r0, [pc, #184]	; (4022cc <main+0x4dc>)
  402214:	4b2e      	ldr	r3, [pc, #184]	; (4022d0 <main+0x4e0>)
  402216:	4798      	blx	r3
    delay_s(1);
  402218:	4b26      	ldr	r3, [pc, #152]	; (4022b4 <main+0x4c4>)
  40221a:	4798      	blx	r3
  40221c:	4603      	mov	r3, r0
  40221e:	4619      	mov	r1, r3
  402220:	f04f 0200 	mov.w	r2, #0
  402224:	460b      	mov	r3, r1
  402226:	4614      	mov	r4, r2
  402228:	0160      	lsls	r0, r4, #5
  40222a:	6178      	str	r0, [r7, #20]
  40222c:	6978      	ldr	r0, [r7, #20]
  40222e:	ea40 60d3 	orr.w	r0, r0, r3, lsr #27
  402232:	6178      	str	r0, [r7, #20]
  402234:	015b      	lsls	r3, r3, #5
  402236:	613b      	str	r3, [r7, #16]
  402238:	e9d7 3404 	ldrd	r3, r4, [r7, #16]
  40223c:	1a5b      	subs	r3, r3, r1
  40223e:	eb64 0402 	sbc.w	r4, r4, r2
  402242:	00a0      	lsls	r0, r4, #2
  402244:	60f8      	str	r0, [r7, #12]
  402246:	68f8      	ldr	r0, [r7, #12]
  402248:	ea40 7093 	orr.w	r0, r0, r3, lsr #30
  40224c:	60f8      	str	r0, [r7, #12]
  40224e:	009b      	lsls	r3, r3, #2
  402250:	60bb      	str	r3, [r7, #8]
  402252:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
  402256:	185b      	adds	r3, r3, r1
  402258:	eb44 0402 	adc.w	r4, r4, r2
  40225c:	00e2      	lsls	r2, r4, #3
  40225e:	607a      	str	r2, [r7, #4]
  402260:	687a      	ldr	r2, [r7, #4]
  402262:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
  402266:	607a      	str	r2, [r7, #4]
  402268:	00db      	lsls	r3, r3, #3
  40226a:	603b      	str	r3, [r7, #0]
  40226c:	e9d7 3400 	ldrd	r3, r4, [r7]
  402270:	4619      	mov	r1, r3
  402272:	4622      	mov	r2, r4
  402274:	f241 732b 	movw	r3, #5931	; 0x172b
  402278:	f04f 0400 	mov.w	r4, #0
  40227c:	18cd      	adds	r5, r1, r3
  40227e:	eb42 0604 	adc.w	r6, r2, r4
  402282:	4628      	mov	r0, r5
  402284:	4631      	mov	r1, r6
  402286:	4c06      	ldr	r4, [pc, #24]	; (4022a0 <main+0x4b0>)
  402288:	f241 722c 	movw	r2, #5932	; 0x172c
  40228c:	f04f 0300 	mov.w	r3, #0
  402290:	47a0      	blx	r4
  402292:	4603      	mov	r3, r0
  402294:	460c      	mov	r4, r1
  402296:	4618      	mov	r0, r3
  402298:	4b02      	ldr	r3, [pc, #8]	; (4022a4 <main+0x4b4>)
  40229a:	4798      	blx	r3
    sprintf(bufferTX, "%s \n", "Ola Voce");
  40229c:	e7a6      	b.n	4021ec <main+0x3fc>
  40229e:	bf00      	nop
  4022a0:	004022d5 	.word	0x004022d5
  4022a4:	20400001 	.word	0x20400001
  4022a8:	00408748 	.word	0x00408748
  4022ac:	40024000 	.word	0x40024000
  4022b0:	00401d45 	.word	0x00401d45
  4022b4:	004016fd 	.word	0x004016fd
  4022b8:	0040875c 	.word	0x0040875c
  4022bc:	00408768 	.word	0x00408768
  4022c0:	00402899 	.word	0x00402899
  4022c4:	00408770 	.word	0x00408770
  4022c8:	00402635 	.word	0x00402635
  4022cc:	40028000 	.word	0x40028000
  4022d0:	00401d95 	.word	0x00401d95

004022d4 <__aeabi_uldivmod>:
  4022d4:	b953      	cbnz	r3, 4022ec <__aeabi_uldivmod+0x18>
  4022d6:	b94a      	cbnz	r2, 4022ec <__aeabi_uldivmod+0x18>
  4022d8:	2900      	cmp	r1, #0
  4022da:	bf08      	it	eq
  4022dc:	2800      	cmpeq	r0, #0
  4022de:	bf1c      	itt	ne
  4022e0:	f04f 31ff 	movne.w	r1, #4294967295
  4022e4:	f04f 30ff 	movne.w	r0, #4294967295
  4022e8:	f000 b97a 	b.w	4025e0 <__aeabi_idiv0>
  4022ec:	f1ad 0c08 	sub.w	ip, sp, #8
  4022f0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  4022f4:	f000 f806 	bl	402304 <__udivmoddi4>
  4022f8:	f8dd e004 	ldr.w	lr, [sp, #4]
  4022fc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  402300:	b004      	add	sp, #16
  402302:	4770      	bx	lr

00402304 <__udivmoddi4>:
  402304:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  402308:	468c      	mov	ip, r1
  40230a:	460d      	mov	r5, r1
  40230c:	4604      	mov	r4, r0
  40230e:	9e08      	ldr	r6, [sp, #32]
  402310:	2b00      	cmp	r3, #0
  402312:	d151      	bne.n	4023b8 <__udivmoddi4+0xb4>
  402314:	428a      	cmp	r2, r1
  402316:	4617      	mov	r7, r2
  402318:	d96d      	bls.n	4023f6 <__udivmoddi4+0xf2>
  40231a:	fab2 fe82 	clz	lr, r2
  40231e:	f1be 0f00 	cmp.w	lr, #0
  402322:	d00b      	beq.n	40233c <__udivmoddi4+0x38>
  402324:	f1ce 0c20 	rsb	ip, lr, #32
  402328:	fa01 f50e 	lsl.w	r5, r1, lr
  40232c:	fa20 fc0c 	lsr.w	ip, r0, ip
  402330:	fa02 f70e 	lsl.w	r7, r2, lr
  402334:	ea4c 0c05 	orr.w	ip, ip, r5
  402338:	fa00 f40e 	lsl.w	r4, r0, lr
  40233c:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  402340:	0c25      	lsrs	r5, r4, #16
  402342:	fbbc f8fa 	udiv	r8, ip, sl
  402346:	fa1f f987 	uxth.w	r9, r7
  40234a:	fb0a cc18 	mls	ip, sl, r8, ip
  40234e:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  402352:	fb08 f309 	mul.w	r3, r8, r9
  402356:	42ab      	cmp	r3, r5
  402358:	d90a      	bls.n	402370 <__udivmoddi4+0x6c>
  40235a:	19ed      	adds	r5, r5, r7
  40235c:	f108 32ff 	add.w	r2, r8, #4294967295
  402360:	f080 8123 	bcs.w	4025aa <__udivmoddi4+0x2a6>
  402364:	42ab      	cmp	r3, r5
  402366:	f240 8120 	bls.w	4025aa <__udivmoddi4+0x2a6>
  40236a:	f1a8 0802 	sub.w	r8, r8, #2
  40236e:	443d      	add	r5, r7
  402370:	1aed      	subs	r5, r5, r3
  402372:	b2a4      	uxth	r4, r4
  402374:	fbb5 f0fa 	udiv	r0, r5, sl
  402378:	fb0a 5510 	mls	r5, sl, r0, r5
  40237c:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  402380:	fb00 f909 	mul.w	r9, r0, r9
  402384:	45a1      	cmp	r9, r4
  402386:	d909      	bls.n	40239c <__udivmoddi4+0x98>
  402388:	19e4      	adds	r4, r4, r7
  40238a:	f100 33ff 	add.w	r3, r0, #4294967295
  40238e:	f080 810a 	bcs.w	4025a6 <__udivmoddi4+0x2a2>
  402392:	45a1      	cmp	r9, r4
  402394:	f240 8107 	bls.w	4025a6 <__udivmoddi4+0x2a2>
  402398:	3802      	subs	r0, #2
  40239a:	443c      	add	r4, r7
  40239c:	eba4 0409 	sub.w	r4, r4, r9
  4023a0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4023a4:	2100      	movs	r1, #0
  4023a6:	2e00      	cmp	r6, #0
  4023a8:	d061      	beq.n	40246e <__udivmoddi4+0x16a>
  4023aa:	fa24 f40e 	lsr.w	r4, r4, lr
  4023ae:	2300      	movs	r3, #0
  4023b0:	6034      	str	r4, [r6, #0]
  4023b2:	6073      	str	r3, [r6, #4]
  4023b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023b8:	428b      	cmp	r3, r1
  4023ba:	d907      	bls.n	4023cc <__udivmoddi4+0xc8>
  4023bc:	2e00      	cmp	r6, #0
  4023be:	d054      	beq.n	40246a <__udivmoddi4+0x166>
  4023c0:	2100      	movs	r1, #0
  4023c2:	e886 0021 	stmia.w	r6, {r0, r5}
  4023c6:	4608      	mov	r0, r1
  4023c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023cc:	fab3 f183 	clz	r1, r3
  4023d0:	2900      	cmp	r1, #0
  4023d2:	f040 808e 	bne.w	4024f2 <__udivmoddi4+0x1ee>
  4023d6:	42ab      	cmp	r3, r5
  4023d8:	d302      	bcc.n	4023e0 <__udivmoddi4+0xdc>
  4023da:	4282      	cmp	r2, r0
  4023dc:	f200 80fa 	bhi.w	4025d4 <__udivmoddi4+0x2d0>
  4023e0:	1a84      	subs	r4, r0, r2
  4023e2:	eb65 0503 	sbc.w	r5, r5, r3
  4023e6:	2001      	movs	r0, #1
  4023e8:	46ac      	mov	ip, r5
  4023ea:	2e00      	cmp	r6, #0
  4023ec:	d03f      	beq.n	40246e <__udivmoddi4+0x16a>
  4023ee:	e886 1010 	stmia.w	r6, {r4, ip}
  4023f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4023f6:	b912      	cbnz	r2, 4023fe <__udivmoddi4+0xfa>
  4023f8:	2701      	movs	r7, #1
  4023fa:	fbb7 f7f2 	udiv	r7, r7, r2
  4023fe:	fab7 fe87 	clz	lr, r7
  402402:	f1be 0f00 	cmp.w	lr, #0
  402406:	d134      	bne.n	402472 <__udivmoddi4+0x16e>
  402408:	1beb      	subs	r3, r5, r7
  40240a:	0c3a      	lsrs	r2, r7, #16
  40240c:	fa1f fc87 	uxth.w	ip, r7
  402410:	2101      	movs	r1, #1
  402412:	fbb3 f8f2 	udiv	r8, r3, r2
  402416:	0c25      	lsrs	r5, r4, #16
  402418:	fb02 3318 	mls	r3, r2, r8, r3
  40241c:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  402420:	fb0c f308 	mul.w	r3, ip, r8
  402424:	42ab      	cmp	r3, r5
  402426:	d907      	bls.n	402438 <__udivmoddi4+0x134>
  402428:	19ed      	adds	r5, r5, r7
  40242a:	f108 30ff 	add.w	r0, r8, #4294967295
  40242e:	d202      	bcs.n	402436 <__udivmoddi4+0x132>
  402430:	42ab      	cmp	r3, r5
  402432:	f200 80d1 	bhi.w	4025d8 <__udivmoddi4+0x2d4>
  402436:	4680      	mov	r8, r0
  402438:	1aed      	subs	r5, r5, r3
  40243a:	b2a3      	uxth	r3, r4
  40243c:	fbb5 f0f2 	udiv	r0, r5, r2
  402440:	fb02 5510 	mls	r5, r2, r0, r5
  402444:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  402448:	fb0c fc00 	mul.w	ip, ip, r0
  40244c:	45a4      	cmp	ip, r4
  40244e:	d907      	bls.n	402460 <__udivmoddi4+0x15c>
  402450:	19e4      	adds	r4, r4, r7
  402452:	f100 33ff 	add.w	r3, r0, #4294967295
  402456:	d202      	bcs.n	40245e <__udivmoddi4+0x15a>
  402458:	45a4      	cmp	ip, r4
  40245a:	f200 80b8 	bhi.w	4025ce <__udivmoddi4+0x2ca>
  40245e:	4618      	mov	r0, r3
  402460:	eba4 040c 	sub.w	r4, r4, ip
  402464:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  402468:	e79d      	b.n	4023a6 <__udivmoddi4+0xa2>
  40246a:	4631      	mov	r1, r6
  40246c:	4630      	mov	r0, r6
  40246e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  402472:	f1ce 0420 	rsb	r4, lr, #32
  402476:	fa05 f30e 	lsl.w	r3, r5, lr
  40247a:	fa07 f70e 	lsl.w	r7, r7, lr
  40247e:	fa20 f804 	lsr.w	r8, r0, r4
  402482:	0c3a      	lsrs	r2, r7, #16
  402484:	fa25 f404 	lsr.w	r4, r5, r4
  402488:	ea48 0803 	orr.w	r8, r8, r3
  40248c:	fbb4 f1f2 	udiv	r1, r4, r2
  402490:	ea4f 4518 	mov.w	r5, r8, lsr #16
  402494:	fb02 4411 	mls	r4, r2, r1, r4
  402498:	fa1f fc87 	uxth.w	ip, r7
  40249c:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  4024a0:	fb01 f30c 	mul.w	r3, r1, ip
  4024a4:	42ab      	cmp	r3, r5
  4024a6:	fa00 f40e 	lsl.w	r4, r0, lr
  4024aa:	d909      	bls.n	4024c0 <__udivmoddi4+0x1bc>
  4024ac:	19ed      	adds	r5, r5, r7
  4024ae:	f101 30ff 	add.w	r0, r1, #4294967295
  4024b2:	f080 808a 	bcs.w	4025ca <__udivmoddi4+0x2c6>
  4024b6:	42ab      	cmp	r3, r5
  4024b8:	f240 8087 	bls.w	4025ca <__udivmoddi4+0x2c6>
  4024bc:	3902      	subs	r1, #2
  4024be:	443d      	add	r5, r7
  4024c0:	1aeb      	subs	r3, r5, r3
  4024c2:	fa1f f588 	uxth.w	r5, r8
  4024c6:	fbb3 f0f2 	udiv	r0, r3, r2
  4024ca:	fb02 3310 	mls	r3, r2, r0, r3
  4024ce:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  4024d2:	fb00 f30c 	mul.w	r3, r0, ip
  4024d6:	42ab      	cmp	r3, r5
  4024d8:	d907      	bls.n	4024ea <__udivmoddi4+0x1e6>
  4024da:	19ed      	adds	r5, r5, r7
  4024dc:	f100 38ff 	add.w	r8, r0, #4294967295
  4024e0:	d26f      	bcs.n	4025c2 <__udivmoddi4+0x2be>
  4024e2:	42ab      	cmp	r3, r5
  4024e4:	d96d      	bls.n	4025c2 <__udivmoddi4+0x2be>
  4024e6:	3802      	subs	r0, #2
  4024e8:	443d      	add	r5, r7
  4024ea:	1aeb      	subs	r3, r5, r3
  4024ec:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  4024f0:	e78f      	b.n	402412 <__udivmoddi4+0x10e>
  4024f2:	f1c1 0720 	rsb	r7, r1, #32
  4024f6:	fa22 f807 	lsr.w	r8, r2, r7
  4024fa:	408b      	lsls	r3, r1
  4024fc:	fa05 f401 	lsl.w	r4, r5, r1
  402500:	ea48 0303 	orr.w	r3, r8, r3
  402504:	fa20 fe07 	lsr.w	lr, r0, r7
  402508:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  40250c:	40fd      	lsrs	r5, r7
  40250e:	ea4e 0e04 	orr.w	lr, lr, r4
  402512:	fbb5 f9fc 	udiv	r9, r5, ip
  402516:	ea4f 441e 	mov.w	r4, lr, lsr #16
  40251a:	fb0c 5519 	mls	r5, ip, r9, r5
  40251e:	fa1f f883 	uxth.w	r8, r3
  402522:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  402526:	fb09 f408 	mul.w	r4, r9, r8
  40252a:	42ac      	cmp	r4, r5
  40252c:	fa02 f201 	lsl.w	r2, r2, r1
  402530:	fa00 fa01 	lsl.w	sl, r0, r1
  402534:	d908      	bls.n	402548 <__udivmoddi4+0x244>
  402536:	18ed      	adds	r5, r5, r3
  402538:	f109 30ff 	add.w	r0, r9, #4294967295
  40253c:	d243      	bcs.n	4025c6 <__udivmoddi4+0x2c2>
  40253e:	42ac      	cmp	r4, r5
  402540:	d941      	bls.n	4025c6 <__udivmoddi4+0x2c2>
  402542:	f1a9 0902 	sub.w	r9, r9, #2
  402546:	441d      	add	r5, r3
  402548:	1b2d      	subs	r5, r5, r4
  40254a:	fa1f fe8e 	uxth.w	lr, lr
  40254e:	fbb5 f0fc 	udiv	r0, r5, ip
  402552:	fb0c 5510 	mls	r5, ip, r0, r5
  402556:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  40255a:	fb00 f808 	mul.w	r8, r0, r8
  40255e:	45a0      	cmp	r8, r4
  402560:	d907      	bls.n	402572 <__udivmoddi4+0x26e>
  402562:	18e4      	adds	r4, r4, r3
  402564:	f100 35ff 	add.w	r5, r0, #4294967295
  402568:	d229      	bcs.n	4025be <__udivmoddi4+0x2ba>
  40256a:	45a0      	cmp	r8, r4
  40256c:	d927      	bls.n	4025be <__udivmoddi4+0x2ba>
  40256e:	3802      	subs	r0, #2
  402570:	441c      	add	r4, r3
  402572:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  402576:	eba4 0408 	sub.w	r4, r4, r8
  40257a:	fba0 8902 	umull	r8, r9, r0, r2
  40257e:	454c      	cmp	r4, r9
  402580:	46c6      	mov	lr, r8
  402582:	464d      	mov	r5, r9
  402584:	d315      	bcc.n	4025b2 <__udivmoddi4+0x2ae>
  402586:	d012      	beq.n	4025ae <__udivmoddi4+0x2aa>
  402588:	b156      	cbz	r6, 4025a0 <__udivmoddi4+0x29c>
  40258a:	ebba 030e 	subs.w	r3, sl, lr
  40258e:	eb64 0405 	sbc.w	r4, r4, r5
  402592:	fa04 f707 	lsl.w	r7, r4, r7
  402596:	40cb      	lsrs	r3, r1
  402598:	431f      	orrs	r7, r3
  40259a:	40cc      	lsrs	r4, r1
  40259c:	6037      	str	r7, [r6, #0]
  40259e:	6074      	str	r4, [r6, #4]
  4025a0:	2100      	movs	r1, #0
  4025a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4025a6:	4618      	mov	r0, r3
  4025a8:	e6f8      	b.n	40239c <__udivmoddi4+0x98>
  4025aa:	4690      	mov	r8, r2
  4025ac:	e6e0      	b.n	402370 <__udivmoddi4+0x6c>
  4025ae:	45c2      	cmp	sl, r8
  4025b0:	d2ea      	bcs.n	402588 <__udivmoddi4+0x284>
  4025b2:	ebb8 0e02 	subs.w	lr, r8, r2
  4025b6:	eb69 0503 	sbc.w	r5, r9, r3
  4025ba:	3801      	subs	r0, #1
  4025bc:	e7e4      	b.n	402588 <__udivmoddi4+0x284>
  4025be:	4628      	mov	r0, r5
  4025c0:	e7d7      	b.n	402572 <__udivmoddi4+0x26e>
  4025c2:	4640      	mov	r0, r8
  4025c4:	e791      	b.n	4024ea <__udivmoddi4+0x1e6>
  4025c6:	4681      	mov	r9, r0
  4025c8:	e7be      	b.n	402548 <__udivmoddi4+0x244>
  4025ca:	4601      	mov	r1, r0
  4025cc:	e778      	b.n	4024c0 <__udivmoddi4+0x1bc>
  4025ce:	3802      	subs	r0, #2
  4025d0:	443c      	add	r4, r7
  4025d2:	e745      	b.n	402460 <__udivmoddi4+0x15c>
  4025d4:	4608      	mov	r0, r1
  4025d6:	e708      	b.n	4023ea <__udivmoddi4+0xe6>
  4025d8:	f1a8 0802 	sub.w	r8, r8, #2
  4025dc:	443d      	add	r5, r7
  4025de:	e72b      	b.n	402438 <__udivmoddi4+0x134>

004025e0 <__aeabi_idiv0>:
  4025e0:	4770      	bx	lr
  4025e2:	bf00      	nop

004025e4 <__libc_init_array>:
  4025e4:	b570      	push	{r4, r5, r6, lr}
  4025e6:	4e0f      	ldr	r6, [pc, #60]	; (402624 <__libc_init_array+0x40>)
  4025e8:	4d0f      	ldr	r5, [pc, #60]	; (402628 <__libc_init_array+0x44>)
  4025ea:	1b76      	subs	r6, r6, r5
  4025ec:	10b6      	asrs	r6, r6, #2
  4025ee:	bf18      	it	ne
  4025f0:	2400      	movne	r4, #0
  4025f2:	d005      	beq.n	402600 <__libc_init_array+0x1c>
  4025f4:	3401      	adds	r4, #1
  4025f6:	f855 3b04 	ldr.w	r3, [r5], #4
  4025fa:	4798      	blx	r3
  4025fc:	42a6      	cmp	r6, r4
  4025fe:	d1f9      	bne.n	4025f4 <__libc_init_array+0x10>
  402600:	4e0a      	ldr	r6, [pc, #40]	; (40262c <__libc_init_array+0x48>)
  402602:	4d0b      	ldr	r5, [pc, #44]	; (402630 <__libc_init_array+0x4c>)
  402604:	1b76      	subs	r6, r6, r5
  402606:	f006 fa0f 	bl	408a28 <_init>
  40260a:	10b6      	asrs	r6, r6, #2
  40260c:	bf18      	it	ne
  40260e:	2400      	movne	r4, #0
  402610:	d006      	beq.n	402620 <__libc_init_array+0x3c>
  402612:	3401      	adds	r4, #1
  402614:	f855 3b04 	ldr.w	r3, [r5], #4
  402618:	4798      	blx	r3
  40261a:	42a6      	cmp	r6, r4
  40261c:	d1f9      	bne.n	402612 <__libc_init_array+0x2e>
  40261e:	bd70      	pop	{r4, r5, r6, pc}
  402620:	bd70      	pop	{r4, r5, r6, pc}
  402622:	bf00      	nop
  402624:	00408a34 	.word	0x00408a34
  402628:	00408a34 	.word	0x00408a34
  40262c:	00408a3c 	.word	0x00408a3c
  402630:	00408a34 	.word	0x00408a34

00402634 <iprintf>:
  402634:	b40f      	push	{r0, r1, r2, r3}
  402636:	b500      	push	{lr}
  402638:	4907      	ldr	r1, [pc, #28]	; (402658 <iprintf+0x24>)
  40263a:	b083      	sub	sp, #12
  40263c:	ab04      	add	r3, sp, #16
  40263e:	6808      	ldr	r0, [r1, #0]
  402640:	f853 2b04 	ldr.w	r2, [r3], #4
  402644:	6881      	ldr	r1, [r0, #8]
  402646:	9301      	str	r3, [sp, #4]
  402648:	f001 fbba 	bl	403dc0 <_vfiprintf_r>
  40264c:	b003      	add	sp, #12
  40264e:	f85d eb04 	ldr.w	lr, [sp], #4
  402652:	b004      	add	sp, #16
  402654:	4770      	bx	lr
  402656:	bf00      	nop
  402658:	20400010 	.word	0x20400010

0040265c <memset>:
  40265c:	b470      	push	{r4, r5, r6}
  40265e:	0786      	lsls	r6, r0, #30
  402660:	d046      	beq.n	4026f0 <memset+0x94>
  402662:	1e54      	subs	r4, r2, #1
  402664:	2a00      	cmp	r2, #0
  402666:	d041      	beq.n	4026ec <memset+0x90>
  402668:	b2ca      	uxtb	r2, r1
  40266a:	4603      	mov	r3, r0
  40266c:	e002      	b.n	402674 <memset+0x18>
  40266e:	f114 34ff 	adds.w	r4, r4, #4294967295
  402672:	d33b      	bcc.n	4026ec <memset+0x90>
  402674:	f803 2b01 	strb.w	r2, [r3], #1
  402678:	079d      	lsls	r5, r3, #30
  40267a:	d1f8      	bne.n	40266e <memset+0x12>
  40267c:	2c03      	cmp	r4, #3
  40267e:	d92e      	bls.n	4026de <memset+0x82>
  402680:	b2cd      	uxtb	r5, r1
  402682:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  402686:	2c0f      	cmp	r4, #15
  402688:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  40268c:	d919      	bls.n	4026c2 <memset+0x66>
  40268e:	f103 0210 	add.w	r2, r3, #16
  402692:	4626      	mov	r6, r4
  402694:	3e10      	subs	r6, #16
  402696:	2e0f      	cmp	r6, #15
  402698:	f842 5c10 	str.w	r5, [r2, #-16]
  40269c:	f842 5c0c 	str.w	r5, [r2, #-12]
  4026a0:	f842 5c08 	str.w	r5, [r2, #-8]
  4026a4:	f842 5c04 	str.w	r5, [r2, #-4]
  4026a8:	f102 0210 	add.w	r2, r2, #16
  4026ac:	d8f2      	bhi.n	402694 <memset+0x38>
  4026ae:	f1a4 0210 	sub.w	r2, r4, #16
  4026b2:	f022 020f 	bic.w	r2, r2, #15
  4026b6:	f004 040f 	and.w	r4, r4, #15
  4026ba:	3210      	adds	r2, #16
  4026bc:	2c03      	cmp	r4, #3
  4026be:	4413      	add	r3, r2
  4026c0:	d90d      	bls.n	4026de <memset+0x82>
  4026c2:	461e      	mov	r6, r3
  4026c4:	4622      	mov	r2, r4
  4026c6:	3a04      	subs	r2, #4
  4026c8:	2a03      	cmp	r2, #3
  4026ca:	f846 5b04 	str.w	r5, [r6], #4
  4026ce:	d8fa      	bhi.n	4026c6 <memset+0x6a>
  4026d0:	1f22      	subs	r2, r4, #4
  4026d2:	f022 0203 	bic.w	r2, r2, #3
  4026d6:	3204      	adds	r2, #4
  4026d8:	4413      	add	r3, r2
  4026da:	f004 0403 	and.w	r4, r4, #3
  4026de:	b12c      	cbz	r4, 4026ec <memset+0x90>
  4026e0:	b2c9      	uxtb	r1, r1
  4026e2:	441c      	add	r4, r3
  4026e4:	f803 1b01 	strb.w	r1, [r3], #1
  4026e8:	429c      	cmp	r4, r3
  4026ea:	d1fb      	bne.n	4026e4 <memset+0x88>
  4026ec:	bc70      	pop	{r4, r5, r6}
  4026ee:	4770      	bx	lr
  4026f0:	4614      	mov	r4, r2
  4026f2:	4603      	mov	r3, r0
  4026f4:	e7c2      	b.n	40267c <memset+0x20>
  4026f6:	bf00      	nop

004026f8 <setbuf>:
  4026f8:	2900      	cmp	r1, #0
  4026fa:	bf0c      	ite	eq
  4026fc:	2202      	moveq	r2, #2
  4026fe:	2200      	movne	r2, #0
  402700:	f44f 6380 	mov.w	r3, #1024	; 0x400
  402704:	f000 b800 	b.w	402708 <setvbuf>

00402708 <setvbuf>:
  402708:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  40270c:	4c61      	ldr	r4, [pc, #388]	; (402894 <setvbuf+0x18c>)
  40270e:	6825      	ldr	r5, [r4, #0]
  402710:	b083      	sub	sp, #12
  402712:	4604      	mov	r4, r0
  402714:	460f      	mov	r7, r1
  402716:	4690      	mov	r8, r2
  402718:	461e      	mov	r6, r3
  40271a:	b115      	cbz	r5, 402722 <setvbuf+0x1a>
  40271c:	6bab      	ldr	r3, [r5, #56]	; 0x38
  40271e:	2b00      	cmp	r3, #0
  402720:	d064      	beq.n	4027ec <setvbuf+0xe4>
  402722:	f1b8 0f02 	cmp.w	r8, #2
  402726:	d006      	beq.n	402736 <setvbuf+0x2e>
  402728:	f1b8 0f01 	cmp.w	r8, #1
  40272c:	f200 809f 	bhi.w	40286e <setvbuf+0x166>
  402730:	2e00      	cmp	r6, #0
  402732:	f2c0 809c 	blt.w	40286e <setvbuf+0x166>
  402736:	6e63      	ldr	r3, [r4, #100]	; 0x64
  402738:	07d8      	lsls	r0, r3, #31
  40273a:	d534      	bpl.n	4027a6 <setvbuf+0x9e>
  40273c:	4621      	mov	r1, r4
  40273e:	4628      	mov	r0, r5
  402740:	f003 fa9c 	bl	405c7c <_fflush_r>
  402744:	6b21      	ldr	r1, [r4, #48]	; 0x30
  402746:	b141      	cbz	r1, 40275a <setvbuf+0x52>
  402748:	f104 0340 	add.w	r3, r4, #64	; 0x40
  40274c:	4299      	cmp	r1, r3
  40274e:	d002      	beq.n	402756 <setvbuf+0x4e>
  402750:	4628      	mov	r0, r5
  402752:	f003 fc11 	bl	405f78 <_free_r>
  402756:	2300      	movs	r3, #0
  402758:	6323      	str	r3, [r4, #48]	; 0x30
  40275a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40275e:	2200      	movs	r2, #0
  402760:	61a2      	str	r2, [r4, #24]
  402762:	6062      	str	r2, [r4, #4]
  402764:	061a      	lsls	r2, r3, #24
  402766:	d43a      	bmi.n	4027de <setvbuf+0xd6>
  402768:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  40276c:	f023 0303 	bic.w	r3, r3, #3
  402770:	f1b8 0f02 	cmp.w	r8, #2
  402774:	81a3      	strh	r3, [r4, #12]
  402776:	d01d      	beq.n	4027b4 <setvbuf+0xac>
  402778:	ab01      	add	r3, sp, #4
  40277a:	466a      	mov	r2, sp
  40277c:	4621      	mov	r1, r4
  40277e:	4628      	mov	r0, r5
  402780:	f003 fea6 	bl	4064d0 <__swhatbuf_r>
  402784:	89a3      	ldrh	r3, [r4, #12]
  402786:	4318      	orrs	r0, r3
  402788:	81a0      	strh	r0, [r4, #12]
  40278a:	2e00      	cmp	r6, #0
  40278c:	d132      	bne.n	4027f4 <setvbuf+0xec>
  40278e:	9e00      	ldr	r6, [sp, #0]
  402790:	4630      	mov	r0, r6
  402792:	f003 ff15 	bl	4065c0 <malloc>
  402796:	4607      	mov	r7, r0
  402798:	2800      	cmp	r0, #0
  40279a:	d06b      	beq.n	402874 <setvbuf+0x16c>
  40279c:	89a3      	ldrh	r3, [r4, #12]
  40279e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4027a2:	81a3      	strh	r3, [r4, #12]
  4027a4:	e028      	b.n	4027f8 <setvbuf+0xf0>
  4027a6:	89a3      	ldrh	r3, [r4, #12]
  4027a8:	0599      	lsls	r1, r3, #22
  4027aa:	d4c7      	bmi.n	40273c <setvbuf+0x34>
  4027ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
  4027ae:	f003 fe8b 	bl	4064c8 <__retarget_lock_acquire_recursive>
  4027b2:	e7c3      	b.n	40273c <setvbuf+0x34>
  4027b4:	2500      	movs	r5, #0
  4027b6:	6e61      	ldr	r1, [r4, #100]	; 0x64
  4027b8:	2600      	movs	r6, #0
  4027ba:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4027be:	f043 0302 	orr.w	r3, r3, #2
  4027c2:	2001      	movs	r0, #1
  4027c4:	60a6      	str	r6, [r4, #8]
  4027c6:	07ce      	lsls	r6, r1, #31
  4027c8:	81a3      	strh	r3, [r4, #12]
  4027ca:	6022      	str	r2, [r4, #0]
  4027cc:	6122      	str	r2, [r4, #16]
  4027ce:	6160      	str	r0, [r4, #20]
  4027d0:	d401      	bmi.n	4027d6 <setvbuf+0xce>
  4027d2:	0598      	lsls	r0, r3, #22
  4027d4:	d53e      	bpl.n	402854 <setvbuf+0x14c>
  4027d6:	4628      	mov	r0, r5
  4027d8:	b003      	add	sp, #12
  4027da:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  4027de:	6921      	ldr	r1, [r4, #16]
  4027e0:	4628      	mov	r0, r5
  4027e2:	f003 fbc9 	bl	405f78 <_free_r>
  4027e6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4027ea:	e7bd      	b.n	402768 <setvbuf+0x60>
  4027ec:	4628      	mov	r0, r5
  4027ee:	f003 fa9d 	bl	405d2c <__sinit>
  4027f2:	e796      	b.n	402722 <setvbuf+0x1a>
  4027f4:	2f00      	cmp	r7, #0
  4027f6:	d0cb      	beq.n	402790 <setvbuf+0x88>
  4027f8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  4027fa:	2b00      	cmp	r3, #0
  4027fc:	d033      	beq.n	402866 <setvbuf+0x15e>
  4027fe:	9b00      	ldr	r3, [sp, #0]
  402800:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  402804:	6027      	str	r7, [r4, #0]
  402806:	429e      	cmp	r6, r3
  402808:	bf1c      	itt	ne
  40280a:	f442 6200 	orrne.w	r2, r2, #2048	; 0x800
  40280e:	81a2      	strhne	r2, [r4, #12]
  402810:	f1b8 0f01 	cmp.w	r8, #1
  402814:	bf04      	itt	eq
  402816:	f042 0201 	orreq.w	r2, r2, #1
  40281a:	81a2      	strheq	r2, [r4, #12]
  40281c:	b292      	uxth	r2, r2
  40281e:	f012 0308 	ands.w	r3, r2, #8
  402822:	6127      	str	r7, [r4, #16]
  402824:	6166      	str	r6, [r4, #20]
  402826:	d00e      	beq.n	402846 <setvbuf+0x13e>
  402828:	07d1      	lsls	r1, r2, #31
  40282a:	d51a      	bpl.n	402862 <setvbuf+0x15a>
  40282c:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40282e:	4276      	negs	r6, r6
  402830:	2300      	movs	r3, #0
  402832:	f015 0501 	ands.w	r5, r5, #1
  402836:	61a6      	str	r6, [r4, #24]
  402838:	60a3      	str	r3, [r4, #8]
  40283a:	d009      	beq.n	402850 <setvbuf+0x148>
  40283c:	2500      	movs	r5, #0
  40283e:	4628      	mov	r0, r5
  402840:	b003      	add	sp, #12
  402842:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402846:	60a3      	str	r3, [r4, #8]
  402848:	6e65      	ldr	r5, [r4, #100]	; 0x64
  40284a:	f015 0501 	ands.w	r5, r5, #1
  40284e:	d1f5      	bne.n	40283c <setvbuf+0x134>
  402850:	0593      	lsls	r3, r2, #22
  402852:	d4c0      	bmi.n	4027d6 <setvbuf+0xce>
  402854:	6da0      	ldr	r0, [r4, #88]	; 0x58
  402856:	f003 fe39 	bl	4064cc <__retarget_lock_release_recursive>
  40285a:	4628      	mov	r0, r5
  40285c:	b003      	add	sp, #12
  40285e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  402862:	60a6      	str	r6, [r4, #8]
  402864:	e7f0      	b.n	402848 <setvbuf+0x140>
  402866:	4628      	mov	r0, r5
  402868:	f003 fa60 	bl	405d2c <__sinit>
  40286c:	e7c7      	b.n	4027fe <setvbuf+0xf6>
  40286e:	f04f 35ff 	mov.w	r5, #4294967295
  402872:	e7b0      	b.n	4027d6 <setvbuf+0xce>
  402874:	f8dd 9000 	ldr.w	r9, [sp]
  402878:	45b1      	cmp	r9, r6
  40287a:	d004      	beq.n	402886 <setvbuf+0x17e>
  40287c:	4648      	mov	r0, r9
  40287e:	f003 fe9f 	bl	4065c0 <malloc>
  402882:	4607      	mov	r7, r0
  402884:	b920      	cbnz	r0, 402890 <setvbuf+0x188>
  402886:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40288a:	f04f 35ff 	mov.w	r5, #4294967295
  40288e:	e792      	b.n	4027b6 <setvbuf+0xae>
  402890:	464e      	mov	r6, r9
  402892:	e783      	b.n	40279c <setvbuf+0x94>
  402894:	20400010 	.word	0x20400010

00402898 <sprintf>:
  402898:	b40e      	push	{r1, r2, r3}
  40289a:	b5f0      	push	{r4, r5, r6, r7, lr}
  40289c:	b09c      	sub	sp, #112	; 0x70
  40289e:	ab21      	add	r3, sp, #132	; 0x84
  4028a0:	490f      	ldr	r1, [pc, #60]	; (4028e0 <sprintf+0x48>)
  4028a2:	f853 2b04 	ldr.w	r2, [r3], #4
  4028a6:	9301      	str	r3, [sp, #4]
  4028a8:	4605      	mov	r5, r0
  4028aa:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  4028ae:	6808      	ldr	r0, [r1, #0]
  4028b0:	9502      	str	r5, [sp, #8]
  4028b2:	f44f 7702 	mov.w	r7, #520	; 0x208
  4028b6:	f64f 76ff 	movw	r6, #65535	; 0xffff
  4028ba:	a902      	add	r1, sp, #8
  4028bc:	9506      	str	r5, [sp, #24]
  4028be:	f8ad 7014 	strh.w	r7, [sp, #20]
  4028c2:	9404      	str	r4, [sp, #16]
  4028c4:	9407      	str	r4, [sp, #28]
  4028c6:	f8ad 6016 	strh.w	r6, [sp, #22]
  4028ca:	f000 f80b 	bl	4028e4 <_svfprintf_r>
  4028ce:	9b02      	ldr	r3, [sp, #8]
  4028d0:	2200      	movs	r2, #0
  4028d2:	701a      	strb	r2, [r3, #0]
  4028d4:	b01c      	add	sp, #112	; 0x70
  4028d6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  4028da:	b003      	add	sp, #12
  4028dc:	4770      	bx	lr
  4028de:	bf00      	nop
  4028e0:	20400010 	.word	0x20400010

004028e4 <_svfprintf_r>:
  4028e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4028e8:	b0c3      	sub	sp, #268	; 0x10c
  4028ea:	460c      	mov	r4, r1
  4028ec:	910b      	str	r1, [sp, #44]	; 0x2c
  4028ee:	4692      	mov	sl, r2
  4028f0:	930f      	str	r3, [sp, #60]	; 0x3c
  4028f2:	900c      	str	r0, [sp, #48]	; 0x30
  4028f4:	f003 fdd6 	bl	4064a4 <_localeconv_r>
  4028f8:	6803      	ldr	r3, [r0, #0]
  4028fa:	931a      	str	r3, [sp, #104]	; 0x68
  4028fc:	4618      	mov	r0, r3
  4028fe:	f004 ff7f 	bl	407800 <strlen>
  402902:	89a3      	ldrh	r3, [r4, #12]
  402904:	9019      	str	r0, [sp, #100]	; 0x64
  402906:	0619      	lsls	r1, r3, #24
  402908:	d503      	bpl.n	402912 <_svfprintf_r+0x2e>
  40290a:	6923      	ldr	r3, [r4, #16]
  40290c:	2b00      	cmp	r3, #0
  40290e:	f001 8003 	beq.w	403918 <_svfprintf_r+0x1034>
  402912:	2300      	movs	r3, #0
  402914:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  402918:	9313      	str	r3, [sp, #76]	; 0x4c
  40291a:	9315      	str	r3, [sp, #84]	; 0x54
  40291c:	9314      	str	r3, [sp, #80]	; 0x50
  40291e:	9327      	str	r3, [sp, #156]	; 0x9c
  402920:	9326      	str	r3, [sp, #152]	; 0x98
  402922:	9318      	str	r3, [sp, #96]	; 0x60
  402924:	931b      	str	r3, [sp, #108]	; 0x6c
  402926:	9309      	str	r3, [sp, #36]	; 0x24
  402928:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  40292c:	46c8      	mov	r8, r9
  40292e:	9316      	str	r3, [sp, #88]	; 0x58
  402930:	9317      	str	r3, [sp, #92]	; 0x5c
  402932:	f89a 3000 	ldrb.w	r3, [sl]
  402936:	4654      	mov	r4, sl
  402938:	b1e3      	cbz	r3, 402974 <_svfprintf_r+0x90>
  40293a:	2b25      	cmp	r3, #37	; 0x25
  40293c:	d102      	bne.n	402944 <_svfprintf_r+0x60>
  40293e:	e019      	b.n	402974 <_svfprintf_r+0x90>
  402940:	2b25      	cmp	r3, #37	; 0x25
  402942:	d003      	beq.n	40294c <_svfprintf_r+0x68>
  402944:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  402948:	2b00      	cmp	r3, #0
  40294a:	d1f9      	bne.n	402940 <_svfprintf_r+0x5c>
  40294c:	eba4 050a 	sub.w	r5, r4, sl
  402950:	b185      	cbz	r5, 402974 <_svfprintf_r+0x90>
  402952:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402954:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  402956:	f8c8 a000 	str.w	sl, [r8]
  40295a:	3301      	adds	r3, #1
  40295c:	442a      	add	r2, r5
  40295e:	2b07      	cmp	r3, #7
  402960:	f8c8 5004 	str.w	r5, [r8, #4]
  402964:	9227      	str	r2, [sp, #156]	; 0x9c
  402966:	9326      	str	r3, [sp, #152]	; 0x98
  402968:	dc7f      	bgt.n	402a6a <_svfprintf_r+0x186>
  40296a:	f108 0808 	add.w	r8, r8, #8
  40296e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402970:	442b      	add	r3, r5
  402972:	9309      	str	r3, [sp, #36]	; 0x24
  402974:	7823      	ldrb	r3, [r4, #0]
  402976:	2b00      	cmp	r3, #0
  402978:	d07f      	beq.n	402a7a <_svfprintf_r+0x196>
  40297a:	2300      	movs	r3, #0
  40297c:	461a      	mov	r2, r3
  40297e:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402982:	4619      	mov	r1, r3
  402984:	930d      	str	r3, [sp, #52]	; 0x34
  402986:	469b      	mov	fp, r3
  402988:	f04f 30ff 	mov.w	r0, #4294967295
  40298c:	7863      	ldrb	r3, [r4, #1]
  40298e:	900a      	str	r0, [sp, #40]	; 0x28
  402990:	f104 0a01 	add.w	sl, r4, #1
  402994:	f10a 0a01 	add.w	sl, sl, #1
  402998:	f1a3 0020 	sub.w	r0, r3, #32
  40299c:	2858      	cmp	r0, #88	; 0x58
  40299e:	f200 83c1 	bhi.w	403124 <_svfprintf_r+0x840>
  4029a2:	e8df f010 	tbh	[pc, r0, lsl #1]
  4029a6:	0238      	.short	0x0238
  4029a8:	03bf03bf 	.word	0x03bf03bf
  4029ac:	03bf0240 	.word	0x03bf0240
  4029b0:	03bf03bf 	.word	0x03bf03bf
  4029b4:	03bf03bf 	.word	0x03bf03bf
  4029b8:	024503bf 	.word	0x024503bf
  4029bc:	03bf0203 	.word	0x03bf0203
  4029c0:	026b005d 	.word	0x026b005d
  4029c4:	028603bf 	.word	0x028603bf
  4029c8:	039d039d 	.word	0x039d039d
  4029cc:	039d039d 	.word	0x039d039d
  4029d0:	039d039d 	.word	0x039d039d
  4029d4:	039d039d 	.word	0x039d039d
  4029d8:	03bf039d 	.word	0x03bf039d
  4029dc:	03bf03bf 	.word	0x03bf03bf
  4029e0:	03bf03bf 	.word	0x03bf03bf
  4029e4:	03bf03bf 	.word	0x03bf03bf
  4029e8:	03bf03bf 	.word	0x03bf03bf
  4029ec:	033703bf 	.word	0x033703bf
  4029f0:	03bf0357 	.word	0x03bf0357
  4029f4:	03bf0357 	.word	0x03bf0357
  4029f8:	03bf03bf 	.word	0x03bf03bf
  4029fc:	039803bf 	.word	0x039803bf
  402a00:	03bf03bf 	.word	0x03bf03bf
  402a04:	03bf03ad 	.word	0x03bf03ad
  402a08:	03bf03bf 	.word	0x03bf03bf
  402a0c:	03bf03bf 	.word	0x03bf03bf
  402a10:	03bf0259 	.word	0x03bf0259
  402a14:	031e03bf 	.word	0x031e03bf
  402a18:	03bf03bf 	.word	0x03bf03bf
  402a1c:	03bf03bf 	.word	0x03bf03bf
  402a20:	03bf03bf 	.word	0x03bf03bf
  402a24:	03bf03bf 	.word	0x03bf03bf
  402a28:	03bf03bf 	.word	0x03bf03bf
  402a2c:	02db02c6 	.word	0x02db02c6
  402a30:	03570357 	.word	0x03570357
  402a34:	028b0357 	.word	0x028b0357
  402a38:	03bf02db 	.word	0x03bf02db
  402a3c:	029003bf 	.word	0x029003bf
  402a40:	029d03bf 	.word	0x029d03bf
  402a44:	02b401cc 	.word	0x02b401cc
  402a48:	03bf0208 	.word	0x03bf0208
  402a4c:	03bf01e1 	.word	0x03bf01e1
  402a50:	03bf007e 	.word	0x03bf007e
  402a54:	020d03bf 	.word	0x020d03bf
  402a58:	980d      	ldr	r0, [sp, #52]	; 0x34
  402a5a:	930f      	str	r3, [sp, #60]	; 0x3c
  402a5c:	4240      	negs	r0, r0
  402a5e:	900d      	str	r0, [sp, #52]	; 0x34
  402a60:	f04b 0b04 	orr.w	fp, fp, #4
  402a64:	f89a 3000 	ldrb.w	r3, [sl]
  402a68:	e794      	b.n	402994 <_svfprintf_r+0xb0>
  402a6a:	aa25      	add	r2, sp, #148	; 0x94
  402a6c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a6e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a70:	f004 ff34 	bl	4078dc <__ssprint_r>
  402a74:	b940      	cbnz	r0, 402a88 <_svfprintf_r+0x1a4>
  402a76:	46c8      	mov	r8, r9
  402a78:	e779      	b.n	40296e <_svfprintf_r+0x8a>
  402a7a:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  402a7c:	b123      	cbz	r3, 402a88 <_svfprintf_r+0x1a4>
  402a7e:	980c      	ldr	r0, [sp, #48]	; 0x30
  402a80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402a82:	aa25      	add	r2, sp, #148	; 0x94
  402a84:	f004 ff2a 	bl	4078dc <__ssprint_r>
  402a88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  402a8a:	899b      	ldrh	r3, [r3, #12]
  402a8c:	f013 0f40 	tst.w	r3, #64	; 0x40
  402a90:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402a92:	bf18      	it	ne
  402a94:	f04f 33ff 	movne.w	r3, #4294967295
  402a98:	9309      	str	r3, [sp, #36]	; 0x24
  402a9a:	9809      	ldr	r0, [sp, #36]	; 0x24
  402a9c:	b043      	add	sp, #268	; 0x10c
  402a9e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  402aa2:	f01b 0f20 	tst.w	fp, #32
  402aa6:	9311      	str	r3, [sp, #68]	; 0x44
  402aa8:	f040 81dd 	bne.w	402e66 <_svfprintf_r+0x582>
  402aac:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402aae:	f01b 0f10 	tst.w	fp, #16
  402ab2:	4613      	mov	r3, r2
  402ab4:	f040 856e 	bne.w	403594 <_svfprintf_r+0xcb0>
  402ab8:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402abc:	f000 856a 	beq.w	403594 <_svfprintf_r+0xcb0>
  402ac0:	8814      	ldrh	r4, [r2, #0]
  402ac2:	3204      	adds	r2, #4
  402ac4:	2500      	movs	r5, #0
  402ac6:	2301      	movs	r3, #1
  402ac8:	920f      	str	r2, [sp, #60]	; 0x3c
  402aca:	2700      	movs	r7, #0
  402acc:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  402ad0:	990a      	ldr	r1, [sp, #40]	; 0x28
  402ad2:	1c4a      	adds	r2, r1, #1
  402ad4:	f000 8265 	beq.w	402fa2 <_svfprintf_r+0x6be>
  402ad8:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  402adc:	9207      	str	r2, [sp, #28]
  402ade:	ea54 0205 	orrs.w	r2, r4, r5
  402ae2:	f040 8264 	bne.w	402fae <_svfprintf_r+0x6ca>
  402ae6:	2900      	cmp	r1, #0
  402ae8:	f040 843c 	bne.w	403364 <_svfprintf_r+0xa80>
  402aec:	2b00      	cmp	r3, #0
  402aee:	f040 84d7 	bne.w	4034a0 <_svfprintf_r+0xbbc>
  402af2:	f01b 0301 	ands.w	r3, fp, #1
  402af6:	930e      	str	r3, [sp, #56]	; 0x38
  402af8:	f000 8604 	beq.w	403704 <_svfprintf_r+0xe20>
  402afc:	ae42      	add	r6, sp, #264	; 0x108
  402afe:	2330      	movs	r3, #48	; 0x30
  402b00:	f806 3d41 	strb.w	r3, [r6, #-65]!
  402b04:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402b06:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402b08:	4293      	cmp	r3, r2
  402b0a:	bfb8      	it	lt
  402b0c:	4613      	movlt	r3, r2
  402b0e:	9308      	str	r3, [sp, #32]
  402b10:	2300      	movs	r3, #0
  402b12:	9312      	str	r3, [sp, #72]	; 0x48
  402b14:	b117      	cbz	r7, 402b1c <_svfprintf_r+0x238>
  402b16:	9b08      	ldr	r3, [sp, #32]
  402b18:	3301      	adds	r3, #1
  402b1a:	9308      	str	r3, [sp, #32]
  402b1c:	9b07      	ldr	r3, [sp, #28]
  402b1e:	f013 0302 	ands.w	r3, r3, #2
  402b22:	9310      	str	r3, [sp, #64]	; 0x40
  402b24:	d002      	beq.n	402b2c <_svfprintf_r+0x248>
  402b26:	9b08      	ldr	r3, [sp, #32]
  402b28:	3302      	adds	r3, #2
  402b2a:	9308      	str	r3, [sp, #32]
  402b2c:	9b07      	ldr	r3, [sp, #28]
  402b2e:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  402b32:	f040 830e 	bne.w	403152 <_svfprintf_r+0x86e>
  402b36:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402b38:	9a08      	ldr	r2, [sp, #32]
  402b3a:	eba3 0b02 	sub.w	fp, r3, r2
  402b3e:	f1bb 0f00 	cmp.w	fp, #0
  402b42:	f340 8306 	ble.w	403152 <_svfprintf_r+0x86e>
  402b46:	f1bb 0f10 	cmp.w	fp, #16
  402b4a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402b4c:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402b4e:	dd29      	ble.n	402ba4 <_svfprintf_r+0x2c0>
  402b50:	4643      	mov	r3, r8
  402b52:	4621      	mov	r1, r4
  402b54:	46a8      	mov	r8, r5
  402b56:	2710      	movs	r7, #16
  402b58:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402b5a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402b5c:	e006      	b.n	402b6c <_svfprintf_r+0x288>
  402b5e:	f1ab 0b10 	sub.w	fp, fp, #16
  402b62:	f1bb 0f10 	cmp.w	fp, #16
  402b66:	f103 0308 	add.w	r3, r3, #8
  402b6a:	dd18      	ble.n	402b9e <_svfprintf_r+0x2ba>
  402b6c:	3201      	adds	r2, #1
  402b6e:	48b7      	ldr	r0, [pc, #732]	; (402e4c <_svfprintf_r+0x568>)
  402b70:	9226      	str	r2, [sp, #152]	; 0x98
  402b72:	3110      	adds	r1, #16
  402b74:	2a07      	cmp	r2, #7
  402b76:	9127      	str	r1, [sp, #156]	; 0x9c
  402b78:	e883 0081 	stmia.w	r3, {r0, r7}
  402b7c:	ddef      	ble.n	402b5e <_svfprintf_r+0x27a>
  402b7e:	aa25      	add	r2, sp, #148	; 0x94
  402b80:	4629      	mov	r1, r5
  402b82:	4620      	mov	r0, r4
  402b84:	f004 feaa 	bl	4078dc <__ssprint_r>
  402b88:	2800      	cmp	r0, #0
  402b8a:	f47f af7d 	bne.w	402a88 <_svfprintf_r+0x1a4>
  402b8e:	f1ab 0b10 	sub.w	fp, fp, #16
  402b92:	f1bb 0f10 	cmp.w	fp, #16
  402b96:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402b98:	9a26      	ldr	r2, [sp, #152]	; 0x98
  402b9a:	464b      	mov	r3, r9
  402b9c:	dce6      	bgt.n	402b6c <_svfprintf_r+0x288>
  402b9e:	4645      	mov	r5, r8
  402ba0:	460c      	mov	r4, r1
  402ba2:	4698      	mov	r8, r3
  402ba4:	3201      	adds	r2, #1
  402ba6:	4ba9      	ldr	r3, [pc, #676]	; (402e4c <_svfprintf_r+0x568>)
  402ba8:	9226      	str	r2, [sp, #152]	; 0x98
  402baa:	445c      	add	r4, fp
  402bac:	2a07      	cmp	r2, #7
  402bae:	9427      	str	r4, [sp, #156]	; 0x9c
  402bb0:	e888 0808 	stmia.w	r8, {r3, fp}
  402bb4:	f300 8498 	bgt.w	4034e8 <_svfprintf_r+0xc04>
  402bb8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402bbc:	f108 0808 	add.w	r8, r8, #8
  402bc0:	b177      	cbz	r7, 402be0 <_svfprintf_r+0x2fc>
  402bc2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402bc4:	3301      	adds	r3, #1
  402bc6:	3401      	adds	r4, #1
  402bc8:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  402bcc:	2201      	movs	r2, #1
  402bce:	2b07      	cmp	r3, #7
  402bd0:	9427      	str	r4, [sp, #156]	; 0x9c
  402bd2:	9326      	str	r3, [sp, #152]	; 0x98
  402bd4:	e888 0006 	stmia.w	r8, {r1, r2}
  402bd8:	f300 83db 	bgt.w	403392 <_svfprintf_r+0xaae>
  402bdc:	f108 0808 	add.w	r8, r8, #8
  402be0:	9b10      	ldr	r3, [sp, #64]	; 0x40
  402be2:	b16b      	cbz	r3, 402c00 <_svfprintf_r+0x31c>
  402be4:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402be6:	3301      	adds	r3, #1
  402be8:	3402      	adds	r4, #2
  402bea:	a91e      	add	r1, sp, #120	; 0x78
  402bec:	2202      	movs	r2, #2
  402bee:	2b07      	cmp	r3, #7
  402bf0:	9427      	str	r4, [sp, #156]	; 0x9c
  402bf2:	9326      	str	r3, [sp, #152]	; 0x98
  402bf4:	e888 0006 	stmia.w	r8, {r1, r2}
  402bf8:	f300 83d6 	bgt.w	4033a8 <_svfprintf_r+0xac4>
  402bfc:	f108 0808 	add.w	r8, r8, #8
  402c00:	2d80      	cmp	r5, #128	; 0x80
  402c02:	f000 8315 	beq.w	403230 <_svfprintf_r+0x94c>
  402c06:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  402c08:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  402c0a:	1a9f      	subs	r7, r3, r2
  402c0c:	2f00      	cmp	r7, #0
  402c0e:	dd36      	ble.n	402c7e <_svfprintf_r+0x39a>
  402c10:	2f10      	cmp	r7, #16
  402c12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c14:	4d8e      	ldr	r5, [pc, #568]	; (402e50 <_svfprintf_r+0x56c>)
  402c16:	dd27      	ble.n	402c68 <_svfprintf_r+0x384>
  402c18:	4642      	mov	r2, r8
  402c1a:	4621      	mov	r1, r4
  402c1c:	46b0      	mov	r8, r6
  402c1e:	f04f 0b10 	mov.w	fp, #16
  402c22:	462e      	mov	r6, r5
  402c24:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  402c26:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  402c28:	e004      	b.n	402c34 <_svfprintf_r+0x350>
  402c2a:	3f10      	subs	r7, #16
  402c2c:	2f10      	cmp	r7, #16
  402c2e:	f102 0208 	add.w	r2, r2, #8
  402c32:	dd15      	ble.n	402c60 <_svfprintf_r+0x37c>
  402c34:	3301      	adds	r3, #1
  402c36:	3110      	adds	r1, #16
  402c38:	2b07      	cmp	r3, #7
  402c3a:	9127      	str	r1, [sp, #156]	; 0x9c
  402c3c:	9326      	str	r3, [sp, #152]	; 0x98
  402c3e:	e882 0840 	stmia.w	r2, {r6, fp}
  402c42:	ddf2      	ble.n	402c2a <_svfprintf_r+0x346>
  402c44:	aa25      	add	r2, sp, #148	; 0x94
  402c46:	4629      	mov	r1, r5
  402c48:	4620      	mov	r0, r4
  402c4a:	f004 fe47 	bl	4078dc <__ssprint_r>
  402c4e:	2800      	cmp	r0, #0
  402c50:	f47f af1a 	bne.w	402a88 <_svfprintf_r+0x1a4>
  402c54:	3f10      	subs	r7, #16
  402c56:	2f10      	cmp	r7, #16
  402c58:	9927      	ldr	r1, [sp, #156]	; 0x9c
  402c5a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c5c:	464a      	mov	r2, r9
  402c5e:	dce9      	bgt.n	402c34 <_svfprintf_r+0x350>
  402c60:	4635      	mov	r5, r6
  402c62:	460c      	mov	r4, r1
  402c64:	4646      	mov	r6, r8
  402c66:	4690      	mov	r8, r2
  402c68:	3301      	adds	r3, #1
  402c6a:	443c      	add	r4, r7
  402c6c:	2b07      	cmp	r3, #7
  402c6e:	9427      	str	r4, [sp, #156]	; 0x9c
  402c70:	9326      	str	r3, [sp, #152]	; 0x98
  402c72:	e888 00a0 	stmia.w	r8, {r5, r7}
  402c76:	f300 8381 	bgt.w	40337c <_svfprintf_r+0xa98>
  402c7a:	f108 0808 	add.w	r8, r8, #8
  402c7e:	9b07      	ldr	r3, [sp, #28]
  402c80:	05df      	lsls	r7, r3, #23
  402c82:	f100 8268 	bmi.w	403156 <_svfprintf_r+0x872>
  402c86:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402c88:	990e      	ldr	r1, [sp, #56]	; 0x38
  402c8a:	f8c8 6000 	str.w	r6, [r8]
  402c8e:	3301      	adds	r3, #1
  402c90:	440c      	add	r4, r1
  402c92:	2b07      	cmp	r3, #7
  402c94:	9427      	str	r4, [sp, #156]	; 0x9c
  402c96:	f8c8 1004 	str.w	r1, [r8, #4]
  402c9a:	9326      	str	r3, [sp, #152]	; 0x98
  402c9c:	f300 834d 	bgt.w	40333a <_svfprintf_r+0xa56>
  402ca0:	f108 0808 	add.w	r8, r8, #8
  402ca4:	9b07      	ldr	r3, [sp, #28]
  402ca6:	075b      	lsls	r3, r3, #29
  402ca8:	d53a      	bpl.n	402d20 <_svfprintf_r+0x43c>
  402caa:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  402cac:	9a08      	ldr	r2, [sp, #32]
  402cae:	1a9d      	subs	r5, r3, r2
  402cb0:	2d00      	cmp	r5, #0
  402cb2:	dd35      	ble.n	402d20 <_svfprintf_r+0x43c>
  402cb4:	2d10      	cmp	r5, #16
  402cb6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cb8:	dd20      	ble.n	402cfc <_svfprintf_r+0x418>
  402cba:	2610      	movs	r6, #16
  402cbc:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  402cbe:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  402cc2:	e004      	b.n	402cce <_svfprintf_r+0x3ea>
  402cc4:	3d10      	subs	r5, #16
  402cc6:	2d10      	cmp	r5, #16
  402cc8:	f108 0808 	add.w	r8, r8, #8
  402ccc:	dd16      	ble.n	402cfc <_svfprintf_r+0x418>
  402cce:	3301      	adds	r3, #1
  402cd0:	4a5e      	ldr	r2, [pc, #376]	; (402e4c <_svfprintf_r+0x568>)
  402cd2:	9326      	str	r3, [sp, #152]	; 0x98
  402cd4:	3410      	adds	r4, #16
  402cd6:	2b07      	cmp	r3, #7
  402cd8:	9427      	str	r4, [sp, #156]	; 0x9c
  402cda:	e888 0044 	stmia.w	r8, {r2, r6}
  402cde:	ddf1      	ble.n	402cc4 <_svfprintf_r+0x3e0>
  402ce0:	aa25      	add	r2, sp, #148	; 0x94
  402ce2:	4659      	mov	r1, fp
  402ce4:	4638      	mov	r0, r7
  402ce6:	f004 fdf9 	bl	4078dc <__ssprint_r>
  402cea:	2800      	cmp	r0, #0
  402cec:	f47f aecc 	bne.w	402a88 <_svfprintf_r+0x1a4>
  402cf0:	3d10      	subs	r5, #16
  402cf2:	2d10      	cmp	r5, #16
  402cf4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402cf6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  402cf8:	46c8      	mov	r8, r9
  402cfa:	dce8      	bgt.n	402cce <_svfprintf_r+0x3ea>
  402cfc:	3301      	adds	r3, #1
  402cfe:	4a53      	ldr	r2, [pc, #332]	; (402e4c <_svfprintf_r+0x568>)
  402d00:	9326      	str	r3, [sp, #152]	; 0x98
  402d02:	442c      	add	r4, r5
  402d04:	2b07      	cmp	r3, #7
  402d06:	9427      	str	r4, [sp, #156]	; 0x9c
  402d08:	e888 0024 	stmia.w	r8, {r2, r5}
  402d0c:	dd08      	ble.n	402d20 <_svfprintf_r+0x43c>
  402d0e:	aa25      	add	r2, sp, #148	; 0x94
  402d10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  402d12:	980c      	ldr	r0, [sp, #48]	; 0x30
  402d14:	f004 fde2 	bl	4078dc <__ssprint_r>
  402d18:	2800      	cmp	r0, #0
  402d1a:	f47f aeb5 	bne.w	402a88 <_svfprintf_r+0x1a4>
  402d1e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  402d20:	9b09      	ldr	r3, [sp, #36]	; 0x24
  402d22:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  402d24:	9908      	ldr	r1, [sp, #32]
  402d26:	428a      	cmp	r2, r1
  402d28:	bfac      	ite	ge
  402d2a:	189b      	addge	r3, r3, r2
  402d2c:	185b      	addlt	r3, r3, r1
  402d2e:	9309      	str	r3, [sp, #36]	; 0x24
  402d30:	2c00      	cmp	r4, #0
  402d32:	f040 830d 	bne.w	403350 <_svfprintf_r+0xa6c>
  402d36:	2300      	movs	r3, #0
  402d38:	9326      	str	r3, [sp, #152]	; 0x98
  402d3a:	46c8      	mov	r8, r9
  402d3c:	e5f9      	b.n	402932 <_svfprintf_r+0x4e>
  402d3e:	9311      	str	r3, [sp, #68]	; 0x44
  402d40:	f01b 0320 	ands.w	r3, fp, #32
  402d44:	f040 81e3 	bne.w	40310e <_svfprintf_r+0x82a>
  402d48:	f01b 0210 	ands.w	r2, fp, #16
  402d4c:	f040 842e 	bne.w	4035ac <_svfprintf_r+0xcc8>
  402d50:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  402d54:	f000 842a 	beq.w	4035ac <_svfprintf_r+0xcc8>
  402d58:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402d5a:	4613      	mov	r3, r2
  402d5c:	460a      	mov	r2, r1
  402d5e:	3204      	adds	r2, #4
  402d60:	880c      	ldrh	r4, [r1, #0]
  402d62:	920f      	str	r2, [sp, #60]	; 0x3c
  402d64:	2500      	movs	r5, #0
  402d66:	e6b0      	b.n	402aca <_svfprintf_r+0x1e6>
  402d68:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402d6a:	9311      	str	r3, [sp, #68]	; 0x44
  402d6c:	6816      	ldr	r6, [r2, #0]
  402d6e:	2400      	movs	r4, #0
  402d70:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  402d74:	1d15      	adds	r5, r2, #4
  402d76:	2e00      	cmp	r6, #0
  402d78:	f000 86a7 	beq.w	403aca <_svfprintf_r+0x11e6>
  402d7c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  402d7e:	1c53      	adds	r3, r2, #1
  402d80:	f000 8609 	beq.w	403996 <_svfprintf_r+0x10b2>
  402d84:	4621      	mov	r1, r4
  402d86:	4630      	mov	r0, r6
  402d88:	f003 feea 	bl	406b60 <memchr>
  402d8c:	2800      	cmp	r0, #0
  402d8e:	f000 86e1 	beq.w	403b54 <_svfprintf_r+0x1270>
  402d92:	1b83      	subs	r3, r0, r6
  402d94:	930e      	str	r3, [sp, #56]	; 0x38
  402d96:	940a      	str	r4, [sp, #40]	; 0x28
  402d98:	950f      	str	r5, [sp, #60]	; 0x3c
  402d9a:	f8cd b01c 	str.w	fp, [sp, #28]
  402d9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  402da2:	9308      	str	r3, [sp, #32]
  402da4:	9412      	str	r4, [sp, #72]	; 0x48
  402da6:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402daa:	e6b3      	b.n	402b14 <_svfprintf_r+0x230>
  402dac:	f89a 3000 	ldrb.w	r3, [sl]
  402db0:	2201      	movs	r2, #1
  402db2:	212b      	movs	r1, #43	; 0x2b
  402db4:	e5ee      	b.n	402994 <_svfprintf_r+0xb0>
  402db6:	f04b 0b20 	orr.w	fp, fp, #32
  402dba:	f89a 3000 	ldrb.w	r3, [sl]
  402dbe:	e5e9      	b.n	402994 <_svfprintf_r+0xb0>
  402dc0:	9311      	str	r3, [sp, #68]	; 0x44
  402dc2:	2a00      	cmp	r2, #0
  402dc4:	f040 8795 	bne.w	403cf2 <_svfprintf_r+0x140e>
  402dc8:	4b22      	ldr	r3, [pc, #136]	; (402e54 <_svfprintf_r+0x570>)
  402dca:	9318      	str	r3, [sp, #96]	; 0x60
  402dcc:	f01b 0f20 	tst.w	fp, #32
  402dd0:	f040 8111 	bne.w	402ff6 <_svfprintf_r+0x712>
  402dd4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402dd6:	f01b 0f10 	tst.w	fp, #16
  402dda:	4613      	mov	r3, r2
  402ddc:	f040 83e1 	bne.w	4035a2 <_svfprintf_r+0xcbe>
  402de0:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402de4:	f000 83dd 	beq.w	4035a2 <_svfprintf_r+0xcbe>
  402de8:	3304      	adds	r3, #4
  402dea:	8814      	ldrh	r4, [r2, #0]
  402dec:	930f      	str	r3, [sp, #60]	; 0x3c
  402dee:	2500      	movs	r5, #0
  402df0:	f01b 0f01 	tst.w	fp, #1
  402df4:	f000 810c 	beq.w	403010 <_svfprintf_r+0x72c>
  402df8:	ea54 0305 	orrs.w	r3, r4, r5
  402dfc:	f000 8108 	beq.w	403010 <_svfprintf_r+0x72c>
  402e00:	2330      	movs	r3, #48	; 0x30
  402e02:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  402e06:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  402e0a:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  402e0e:	f04b 0b02 	orr.w	fp, fp, #2
  402e12:	2302      	movs	r3, #2
  402e14:	e659      	b.n	402aca <_svfprintf_r+0x1e6>
  402e16:	f89a 3000 	ldrb.w	r3, [sl]
  402e1a:	2900      	cmp	r1, #0
  402e1c:	f47f adba 	bne.w	402994 <_svfprintf_r+0xb0>
  402e20:	2201      	movs	r2, #1
  402e22:	2120      	movs	r1, #32
  402e24:	e5b6      	b.n	402994 <_svfprintf_r+0xb0>
  402e26:	f04b 0b01 	orr.w	fp, fp, #1
  402e2a:	f89a 3000 	ldrb.w	r3, [sl]
  402e2e:	e5b1      	b.n	402994 <_svfprintf_r+0xb0>
  402e30:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  402e32:	6823      	ldr	r3, [r4, #0]
  402e34:	930d      	str	r3, [sp, #52]	; 0x34
  402e36:	4618      	mov	r0, r3
  402e38:	2800      	cmp	r0, #0
  402e3a:	4623      	mov	r3, r4
  402e3c:	f103 0304 	add.w	r3, r3, #4
  402e40:	f6ff ae0a 	blt.w	402a58 <_svfprintf_r+0x174>
  402e44:	930f      	str	r3, [sp, #60]	; 0x3c
  402e46:	f89a 3000 	ldrb.w	r3, [sl]
  402e4a:	e5a3      	b.n	402994 <_svfprintf_r+0xb0>
  402e4c:	004087c4 	.word	0x004087c4
  402e50:	004087d4 	.word	0x004087d4
  402e54:	004087a4 	.word	0x004087a4
  402e58:	f04b 0b10 	orr.w	fp, fp, #16
  402e5c:	f01b 0f20 	tst.w	fp, #32
  402e60:	9311      	str	r3, [sp, #68]	; 0x44
  402e62:	f43f ae23 	beq.w	402aac <_svfprintf_r+0x1c8>
  402e66:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402e68:	3507      	adds	r5, #7
  402e6a:	f025 0307 	bic.w	r3, r5, #7
  402e6e:	f103 0208 	add.w	r2, r3, #8
  402e72:	e9d3 4500 	ldrd	r4, r5, [r3]
  402e76:	920f      	str	r2, [sp, #60]	; 0x3c
  402e78:	2301      	movs	r3, #1
  402e7a:	e626      	b.n	402aca <_svfprintf_r+0x1e6>
  402e7c:	f89a 3000 	ldrb.w	r3, [sl]
  402e80:	2b2a      	cmp	r3, #42	; 0x2a
  402e82:	f10a 0401 	add.w	r4, sl, #1
  402e86:	f000 8727 	beq.w	403cd8 <_svfprintf_r+0x13f4>
  402e8a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402e8e:	2809      	cmp	r0, #9
  402e90:	46a2      	mov	sl, r4
  402e92:	f200 86ad 	bhi.w	403bf0 <_svfprintf_r+0x130c>
  402e96:	2300      	movs	r3, #0
  402e98:	461c      	mov	r4, r3
  402e9a:	f81a 3b01 	ldrb.w	r3, [sl], #1
  402e9e:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  402ea2:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  402ea6:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  402eaa:	2809      	cmp	r0, #9
  402eac:	d9f5      	bls.n	402e9a <_svfprintf_r+0x5b6>
  402eae:	940a      	str	r4, [sp, #40]	; 0x28
  402eb0:	e572      	b.n	402998 <_svfprintf_r+0xb4>
  402eb2:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  402eb6:	f89a 3000 	ldrb.w	r3, [sl]
  402eba:	e56b      	b.n	402994 <_svfprintf_r+0xb0>
  402ebc:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  402ec0:	f89a 3000 	ldrb.w	r3, [sl]
  402ec4:	e566      	b.n	402994 <_svfprintf_r+0xb0>
  402ec6:	f89a 3000 	ldrb.w	r3, [sl]
  402eca:	2b6c      	cmp	r3, #108	; 0x6c
  402ecc:	bf03      	ittte	eq
  402ece:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  402ed2:	f04b 0b20 	orreq.w	fp, fp, #32
  402ed6:	f10a 0a01 	addeq.w	sl, sl, #1
  402eda:	f04b 0b10 	orrne.w	fp, fp, #16
  402ede:	e559      	b.n	402994 <_svfprintf_r+0xb0>
  402ee0:	2a00      	cmp	r2, #0
  402ee2:	f040 8711 	bne.w	403d08 <_svfprintf_r+0x1424>
  402ee6:	f01b 0f20 	tst.w	fp, #32
  402eea:	f040 84f9 	bne.w	4038e0 <_svfprintf_r+0xffc>
  402eee:	f01b 0f10 	tst.w	fp, #16
  402ef2:	f040 84ac 	bne.w	40384e <_svfprintf_r+0xf6a>
  402ef6:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402efa:	f000 84a8 	beq.w	40384e <_svfprintf_r+0xf6a>
  402efe:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  402f00:	6813      	ldr	r3, [r2, #0]
  402f02:	3204      	adds	r2, #4
  402f04:	920f      	str	r2, [sp, #60]	; 0x3c
  402f06:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  402f0a:	801a      	strh	r2, [r3, #0]
  402f0c:	e511      	b.n	402932 <_svfprintf_r+0x4e>
  402f0e:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f10:	4bb3      	ldr	r3, [pc, #716]	; (4031e0 <_svfprintf_r+0x8fc>)
  402f12:	680c      	ldr	r4, [r1, #0]
  402f14:	9318      	str	r3, [sp, #96]	; 0x60
  402f16:	2230      	movs	r2, #48	; 0x30
  402f18:	2378      	movs	r3, #120	; 0x78
  402f1a:	3104      	adds	r1, #4
  402f1c:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  402f20:	9311      	str	r3, [sp, #68]	; 0x44
  402f22:	f04b 0b02 	orr.w	fp, fp, #2
  402f26:	910f      	str	r1, [sp, #60]	; 0x3c
  402f28:	2500      	movs	r5, #0
  402f2a:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  402f2e:	2302      	movs	r3, #2
  402f30:	e5cb      	b.n	402aca <_svfprintf_r+0x1e6>
  402f32:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f34:	9311      	str	r3, [sp, #68]	; 0x44
  402f36:	680a      	ldr	r2, [r1, #0]
  402f38:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  402f3c:	2300      	movs	r3, #0
  402f3e:	460a      	mov	r2, r1
  402f40:	461f      	mov	r7, r3
  402f42:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  402f46:	3204      	adds	r2, #4
  402f48:	2301      	movs	r3, #1
  402f4a:	9308      	str	r3, [sp, #32]
  402f4c:	f8cd b01c 	str.w	fp, [sp, #28]
  402f50:	970a      	str	r7, [sp, #40]	; 0x28
  402f52:	9712      	str	r7, [sp, #72]	; 0x48
  402f54:	920f      	str	r2, [sp, #60]	; 0x3c
  402f56:	930e      	str	r3, [sp, #56]	; 0x38
  402f58:	ae28      	add	r6, sp, #160	; 0xa0
  402f5a:	e5df      	b.n	402b1c <_svfprintf_r+0x238>
  402f5c:	9311      	str	r3, [sp, #68]	; 0x44
  402f5e:	2a00      	cmp	r2, #0
  402f60:	f040 86ea 	bne.w	403d38 <_svfprintf_r+0x1454>
  402f64:	f01b 0f20 	tst.w	fp, #32
  402f68:	d15d      	bne.n	403026 <_svfprintf_r+0x742>
  402f6a:	f01b 0f10 	tst.w	fp, #16
  402f6e:	f040 8308 	bne.w	403582 <_svfprintf_r+0xc9e>
  402f72:	f01b 0f40 	tst.w	fp, #64	; 0x40
  402f76:	f000 8304 	beq.w	403582 <_svfprintf_r+0xc9e>
  402f7a:	990f      	ldr	r1, [sp, #60]	; 0x3c
  402f7c:	f9b1 4000 	ldrsh.w	r4, [r1]
  402f80:	3104      	adds	r1, #4
  402f82:	17e5      	asrs	r5, r4, #31
  402f84:	4622      	mov	r2, r4
  402f86:	462b      	mov	r3, r5
  402f88:	910f      	str	r1, [sp, #60]	; 0x3c
  402f8a:	2a00      	cmp	r2, #0
  402f8c:	f173 0300 	sbcs.w	r3, r3, #0
  402f90:	db58      	blt.n	403044 <_svfprintf_r+0x760>
  402f92:	990a      	ldr	r1, [sp, #40]	; 0x28
  402f94:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  402f98:	1c4a      	adds	r2, r1, #1
  402f9a:	f04f 0301 	mov.w	r3, #1
  402f9e:	f47f ad9b 	bne.w	402ad8 <_svfprintf_r+0x1f4>
  402fa2:	ea54 0205 	orrs.w	r2, r4, r5
  402fa6:	f000 81df 	beq.w	403368 <_svfprintf_r+0xa84>
  402faa:	f8cd b01c 	str.w	fp, [sp, #28]
  402fae:	2b01      	cmp	r3, #1
  402fb0:	f000 827b 	beq.w	4034aa <_svfprintf_r+0xbc6>
  402fb4:	2b02      	cmp	r3, #2
  402fb6:	f040 8206 	bne.w	4033c6 <_svfprintf_r+0xae2>
  402fba:	9818      	ldr	r0, [sp, #96]	; 0x60
  402fbc:	464e      	mov	r6, r9
  402fbe:	0923      	lsrs	r3, r4, #4
  402fc0:	f004 010f 	and.w	r1, r4, #15
  402fc4:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  402fc8:	092a      	lsrs	r2, r5, #4
  402fca:	461c      	mov	r4, r3
  402fcc:	4615      	mov	r5, r2
  402fce:	5c43      	ldrb	r3, [r0, r1]
  402fd0:	f806 3d01 	strb.w	r3, [r6, #-1]!
  402fd4:	ea54 0305 	orrs.w	r3, r4, r5
  402fd8:	d1f1      	bne.n	402fbe <_svfprintf_r+0x6da>
  402fda:	eba9 0306 	sub.w	r3, r9, r6
  402fde:	930e      	str	r3, [sp, #56]	; 0x38
  402fe0:	e590      	b.n	402b04 <_svfprintf_r+0x220>
  402fe2:	9311      	str	r3, [sp, #68]	; 0x44
  402fe4:	2a00      	cmp	r2, #0
  402fe6:	f040 86a3 	bne.w	403d30 <_svfprintf_r+0x144c>
  402fea:	4b7e      	ldr	r3, [pc, #504]	; (4031e4 <_svfprintf_r+0x900>)
  402fec:	9318      	str	r3, [sp, #96]	; 0x60
  402fee:	f01b 0f20 	tst.w	fp, #32
  402ff2:	f43f aeef 	beq.w	402dd4 <_svfprintf_r+0x4f0>
  402ff6:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  402ff8:	3507      	adds	r5, #7
  402ffa:	f025 0307 	bic.w	r3, r5, #7
  402ffe:	f103 0208 	add.w	r2, r3, #8
  403002:	f01b 0f01 	tst.w	fp, #1
  403006:	920f      	str	r2, [sp, #60]	; 0x3c
  403008:	e9d3 4500 	ldrd	r4, r5, [r3]
  40300c:	f47f aef4 	bne.w	402df8 <_svfprintf_r+0x514>
  403010:	2302      	movs	r3, #2
  403012:	e55a      	b.n	402aca <_svfprintf_r+0x1e6>
  403014:	9311      	str	r3, [sp, #68]	; 0x44
  403016:	2a00      	cmp	r2, #0
  403018:	f040 8686 	bne.w	403d28 <_svfprintf_r+0x1444>
  40301c:	f04b 0b10 	orr.w	fp, fp, #16
  403020:	f01b 0f20 	tst.w	fp, #32
  403024:	d0a1      	beq.n	402f6a <_svfprintf_r+0x686>
  403026:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403028:	3507      	adds	r5, #7
  40302a:	f025 0507 	bic.w	r5, r5, #7
  40302e:	e9d5 2300 	ldrd	r2, r3, [r5]
  403032:	2a00      	cmp	r2, #0
  403034:	f105 0108 	add.w	r1, r5, #8
  403038:	461d      	mov	r5, r3
  40303a:	f173 0300 	sbcs.w	r3, r3, #0
  40303e:	910f      	str	r1, [sp, #60]	; 0x3c
  403040:	4614      	mov	r4, r2
  403042:	daa6      	bge.n	402f92 <_svfprintf_r+0x6ae>
  403044:	272d      	movs	r7, #45	; 0x2d
  403046:	4264      	negs	r4, r4
  403048:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  40304c:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403050:	2301      	movs	r3, #1
  403052:	e53d      	b.n	402ad0 <_svfprintf_r+0x1ec>
  403054:	9311      	str	r3, [sp, #68]	; 0x44
  403056:	2a00      	cmp	r2, #0
  403058:	f040 8662 	bne.w	403d20 <_svfprintf_r+0x143c>
  40305c:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  40305e:	3507      	adds	r5, #7
  403060:	f025 0307 	bic.w	r3, r5, #7
  403064:	f103 0208 	add.w	r2, r3, #8
  403068:	920f      	str	r2, [sp, #60]	; 0x3c
  40306a:	681a      	ldr	r2, [r3, #0]
  40306c:	9215      	str	r2, [sp, #84]	; 0x54
  40306e:	685b      	ldr	r3, [r3, #4]
  403070:	9314      	str	r3, [sp, #80]	; 0x50
  403072:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403074:	9d15      	ldr	r5, [sp, #84]	; 0x54
  403076:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  40307a:	4628      	mov	r0, r5
  40307c:	4621      	mov	r1, r4
  40307e:	f04f 32ff 	mov.w	r2, #4294967295
  403082:	4b59      	ldr	r3, [pc, #356]	; (4031e8 <_svfprintf_r+0x904>)
  403084:	f005 faf8 	bl	408678 <__aeabi_dcmpun>
  403088:	2800      	cmp	r0, #0
  40308a:	f040 834a 	bne.w	403722 <_svfprintf_r+0xe3e>
  40308e:	4628      	mov	r0, r5
  403090:	4621      	mov	r1, r4
  403092:	f04f 32ff 	mov.w	r2, #4294967295
  403096:	4b54      	ldr	r3, [pc, #336]	; (4031e8 <_svfprintf_r+0x904>)
  403098:	f005 fad0 	bl	40863c <__aeabi_dcmple>
  40309c:	2800      	cmp	r0, #0
  40309e:	f040 8340 	bne.w	403722 <_svfprintf_r+0xe3e>
  4030a2:	a815      	add	r0, sp, #84	; 0x54
  4030a4:	c80d      	ldmia	r0, {r0, r2, r3}
  4030a6:	9914      	ldr	r1, [sp, #80]	; 0x50
  4030a8:	f005 fabe 	bl	408628 <__aeabi_dcmplt>
  4030ac:	2800      	cmp	r0, #0
  4030ae:	f040 8530 	bne.w	403b12 <_svfprintf_r+0x122e>
  4030b2:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4030b6:	4e4d      	ldr	r6, [pc, #308]	; (4031ec <_svfprintf_r+0x908>)
  4030b8:	4b4d      	ldr	r3, [pc, #308]	; (4031f0 <_svfprintf_r+0x90c>)
  4030ba:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  4030be:	9007      	str	r0, [sp, #28]
  4030c0:	9811      	ldr	r0, [sp, #68]	; 0x44
  4030c2:	2203      	movs	r2, #3
  4030c4:	2100      	movs	r1, #0
  4030c6:	9208      	str	r2, [sp, #32]
  4030c8:	910a      	str	r1, [sp, #40]	; 0x28
  4030ca:	2847      	cmp	r0, #71	; 0x47
  4030cc:	bfd8      	it	le
  4030ce:	461e      	movle	r6, r3
  4030d0:	920e      	str	r2, [sp, #56]	; 0x38
  4030d2:	9112      	str	r1, [sp, #72]	; 0x48
  4030d4:	e51e      	b.n	402b14 <_svfprintf_r+0x230>
  4030d6:	f04b 0b08 	orr.w	fp, fp, #8
  4030da:	f89a 3000 	ldrb.w	r3, [sl]
  4030de:	e459      	b.n	402994 <_svfprintf_r+0xb0>
  4030e0:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4030e4:	2300      	movs	r3, #0
  4030e6:	461c      	mov	r4, r3
  4030e8:	f81a 3b01 	ldrb.w	r3, [sl], #1
  4030ec:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  4030f0:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  4030f4:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  4030f8:	2809      	cmp	r0, #9
  4030fa:	d9f5      	bls.n	4030e8 <_svfprintf_r+0x804>
  4030fc:	940d      	str	r4, [sp, #52]	; 0x34
  4030fe:	e44b      	b.n	402998 <_svfprintf_r+0xb4>
  403100:	f04b 0b10 	orr.w	fp, fp, #16
  403104:	9311      	str	r3, [sp, #68]	; 0x44
  403106:	f01b 0320 	ands.w	r3, fp, #32
  40310a:	f43f ae1d 	beq.w	402d48 <_svfprintf_r+0x464>
  40310e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403110:	3507      	adds	r5, #7
  403112:	f025 0307 	bic.w	r3, r5, #7
  403116:	f103 0208 	add.w	r2, r3, #8
  40311a:	e9d3 4500 	ldrd	r4, r5, [r3]
  40311e:	920f      	str	r2, [sp, #60]	; 0x3c
  403120:	2300      	movs	r3, #0
  403122:	e4d2      	b.n	402aca <_svfprintf_r+0x1e6>
  403124:	9311      	str	r3, [sp, #68]	; 0x44
  403126:	2a00      	cmp	r2, #0
  403128:	f040 85e7 	bne.w	403cfa <_svfprintf_r+0x1416>
  40312c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40312e:	2a00      	cmp	r2, #0
  403130:	f43f aca3 	beq.w	402a7a <_svfprintf_r+0x196>
  403134:	2300      	movs	r3, #0
  403136:	2101      	movs	r1, #1
  403138:	461f      	mov	r7, r3
  40313a:	9108      	str	r1, [sp, #32]
  40313c:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  403140:	f8cd b01c 	str.w	fp, [sp, #28]
  403144:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403148:	930a      	str	r3, [sp, #40]	; 0x28
  40314a:	9312      	str	r3, [sp, #72]	; 0x48
  40314c:	910e      	str	r1, [sp, #56]	; 0x38
  40314e:	ae28      	add	r6, sp, #160	; 0xa0
  403150:	e4e4      	b.n	402b1c <_svfprintf_r+0x238>
  403152:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403154:	e534      	b.n	402bc0 <_svfprintf_r+0x2dc>
  403156:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403158:	2b65      	cmp	r3, #101	; 0x65
  40315a:	f340 80a7 	ble.w	4032ac <_svfprintf_r+0x9c8>
  40315e:	a815      	add	r0, sp, #84	; 0x54
  403160:	c80d      	ldmia	r0, {r0, r2, r3}
  403162:	9914      	ldr	r1, [sp, #80]	; 0x50
  403164:	f005 fa56 	bl	408614 <__aeabi_dcmpeq>
  403168:	2800      	cmp	r0, #0
  40316a:	f000 8150 	beq.w	40340e <_svfprintf_r+0xb2a>
  40316e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403170:	4a20      	ldr	r2, [pc, #128]	; (4031f4 <_svfprintf_r+0x910>)
  403172:	f8c8 2000 	str.w	r2, [r8]
  403176:	3301      	adds	r3, #1
  403178:	3401      	adds	r4, #1
  40317a:	2201      	movs	r2, #1
  40317c:	2b07      	cmp	r3, #7
  40317e:	9427      	str	r4, [sp, #156]	; 0x9c
  403180:	9326      	str	r3, [sp, #152]	; 0x98
  403182:	f8c8 2004 	str.w	r2, [r8, #4]
  403186:	f300 836a 	bgt.w	40385e <_svfprintf_r+0xf7a>
  40318a:	f108 0808 	add.w	r8, r8, #8
  40318e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403190:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403192:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403194:	4293      	cmp	r3, r2
  403196:	db03      	blt.n	4031a0 <_svfprintf_r+0x8bc>
  403198:	9b07      	ldr	r3, [sp, #28]
  40319a:	07dd      	lsls	r5, r3, #31
  40319c:	f57f ad82 	bpl.w	402ca4 <_svfprintf_r+0x3c0>
  4031a0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031a2:	9919      	ldr	r1, [sp, #100]	; 0x64
  4031a4:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4031a6:	f8c8 2000 	str.w	r2, [r8]
  4031aa:	3301      	adds	r3, #1
  4031ac:	440c      	add	r4, r1
  4031ae:	2b07      	cmp	r3, #7
  4031b0:	f8c8 1004 	str.w	r1, [r8, #4]
  4031b4:	9427      	str	r4, [sp, #156]	; 0x9c
  4031b6:	9326      	str	r3, [sp, #152]	; 0x98
  4031b8:	f300 839e 	bgt.w	4038f8 <_svfprintf_r+0x1014>
  4031bc:	f108 0808 	add.w	r8, r8, #8
  4031c0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4031c2:	1e5e      	subs	r6, r3, #1
  4031c4:	2e00      	cmp	r6, #0
  4031c6:	f77f ad6d 	ble.w	402ca4 <_svfprintf_r+0x3c0>
  4031ca:	2e10      	cmp	r6, #16
  4031cc:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4031ce:	4d0a      	ldr	r5, [pc, #40]	; (4031f8 <_svfprintf_r+0x914>)
  4031d0:	f340 81f5 	ble.w	4035be <_svfprintf_r+0xcda>
  4031d4:	4622      	mov	r2, r4
  4031d6:	2710      	movs	r7, #16
  4031d8:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  4031dc:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  4031de:	e013      	b.n	403208 <_svfprintf_r+0x924>
  4031e0:	004087a4 	.word	0x004087a4
  4031e4:	00408790 	.word	0x00408790
  4031e8:	7fefffff 	.word	0x7fefffff
  4031ec:	00408784 	.word	0x00408784
  4031f0:	00408780 	.word	0x00408780
  4031f4:	004087c0 	.word	0x004087c0
  4031f8:	004087d4 	.word	0x004087d4
  4031fc:	f108 0808 	add.w	r8, r8, #8
  403200:	3e10      	subs	r6, #16
  403202:	2e10      	cmp	r6, #16
  403204:	f340 81da 	ble.w	4035bc <_svfprintf_r+0xcd8>
  403208:	3301      	adds	r3, #1
  40320a:	3210      	adds	r2, #16
  40320c:	2b07      	cmp	r3, #7
  40320e:	9227      	str	r2, [sp, #156]	; 0x9c
  403210:	9326      	str	r3, [sp, #152]	; 0x98
  403212:	e888 00a0 	stmia.w	r8, {r5, r7}
  403216:	ddf1      	ble.n	4031fc <_svfprintf_r+0x918>
  403218:	aa25      	add	r2, sp, #148	; 0x94
  40321a:	4621      	mov	r1, r4
  40321c:	4658      	mov	r0, fp
  40321e:	f004 fb5d 	bl	4078dc <__ssprint_r>
  403222:	2800      	cmp	r0, #0
  403224:	f47f ac30 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403228:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40322a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40322c:	46c8      	mov	r8, r9
  40322e:	e7e7      	b.n	403200 <_svfprintf_r+0x91c>
  403230:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  403232:	9a08      	ldr	r2, [sp, #32]
  403234:	1a9f      	subs	r7, r3, r2
  403236:	2f00      	cmp	r7, #0
  403238:	f77f ace5 	ble.w	402c06 <_svfprintf_r+0x322>
  40323c:	2f10      	cmp	r7, #16
  40323e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403240:	4db6      	ldr	r5, [pc, #728]	; (40351c <_svfprintf_r+0xc38>)
  403242:	dd27      	ble.n	403294 <_svfprintf_r+0x9b0>
  403244:	4642      	mov	r2, r8
  403246:	4621      	mov	r1, r4
  403248:	46b0      	mov	r8, r6
  40324a:	f04f 0b10 	mov.w	fp, #16
  40324e:	462e      	mov	r6, r5
  403250:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  403252:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  403254:	e004      	b.n	403260 <_svfprintf_r+0x97c>
  403256:	3f10      	subs	r7, #16
  403258:	2f10      	cmp	r7, #16
  40325a:	f102 0208 	add.w	r2, r2, #8
  40325e:	dd15      	ble.n	40328c <_svfprintf_r+0x9a8>
  403260:	3301      	adds	r3, #1
  403262:	3110      	adds	r1, #16
  403264:	2b07      	cmp	r3, #7
  403266:	9127      	str	r1, [sp, #156]	; 0x9c
  403268:	9326      	str	r3, [sp, #152]	; 0x98
  40326a:	e882 0840 	stmia.w	r2, {r6, fp}
  40326e:	ddf2      	ble.n	403256 <_svfprintf_r+0x972>
  403270:	aa25      	add	r2, sp, #148	; 0x94
  403272:	4629      	mov	r1, r5
  403274:	4620      	mov	r0, r4
  403276:	f004 fb31 	bl	4078dc <__ssprint_r>
  40327a:	2800      	cmp	r0, #0
  40327c:	f47f ac04 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403280:	3f10      	subs	r7, #16
  403282:	2f10      	cmp	r7, #16
  403284:	9927      	ldr	r1, [sp, #156]	; 0x9c
  403286:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403288:	464a      	mov	r2, r9
  40328a:	dce9      	bgt.n	403260 <_svfprintf_r+0x97c>
  40328c:	4635      	mov	r5, r6
  40328e:	460c      	mov	r4, r1
  403290:	4646      	mov	r6, r8
  403292:	4690      	mov	r8, r2
  403294:	3301      	adds	r3, #1
  403296:	443c      	add	r4, r7
  403298:	2b07      	cmp	r3, #7
  40329a:	9427      	str	r4, [sp, #156]	; 0x9c
  40329c:	9326      	str	r3, [sp, #152]	; 0x98
  40329e:	e888 00a0 	stmia.w	r8, {r5, r7}
  4032a2:	f300 8232 	bgt.w	40370a <_svfprintf_r+0xe26>
  4032a6:	f108 0808 	add.w	r8, r8, #8
  4032aa:	e4ac      	b.n	402c06 <_svfprintf_r+0x322>
  4032ac:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032ae:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4032b0:	2b01      	cmp	r3, #1
  4032b2:	f340 81fe 	ble.w	4036b2 <_svfprintf_r+0xdce>
  4032b6:	3701      	adds	r7, #1
  4032b8:	3401      	adds	r4, #1
  4032ba:	2301      	movs	r3, #1
  4032bc:	2f07      	cmp	r7, #7
  4032be:	9427      	str	r4, [sp, #156]	; 0x9c
  4032c0:	9726      	str	r7, [sp, #152]	; 0x98
  4032c2:	f8c8 6000 	str.w	r6, [r8]
  4032c6:	f8c8 3004 	str.w	r3, [r8, #4]
  4032ca:	f300 8203 	bgt.w	4036d4 <_svfprintf_r+0xdf0>
  4032ce:	f108 0808 	add.w	r8, r8, #8
  4032d2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4032d4:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  4032d6:	f8c8 3000 	str.w	r3, [r8]
  4032da:	3701      	adds	r7, #1
  4032dc:	4414      	add	r4, r2
  4032de:	2f07      	cmp	r7, #7
  4032e0:	9427      	str	r4, [sp, #156]	; 0x9c
  4032e2:	9726      	str	r7, [sp, #152]	; 0x98
  4032e4:	f8c8 2004 	str.w	r2, [r8, #4]
  4032e8:	f300 8200 	bgt.w	4036ec <_svfprintf_r+0xe08>
  4032ec:	f108 0808 	add.w	r8, r8, #8
  4032f0:	a815      	add	r0, sp, #84	; 0x54
  4032f2:	c80d      	ldmia	r0, {r0, r2, r3}
  4032f4:	9914      	ldr	r1, [sp, #80]	; 0x50
  4032f6:	f005 f98d 	bl	408614 <__aeabi_dcmpeq>
  4032fa:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4032fc:	2800      	cmp	r0, #0
  4032fe:	f040 8101 	bne.w	403504 <_svfprintf_r+0xc20>
  403302:	3b01      	subs	r3, #1
  403304:	3701      	adds	r7, #1
  403306:	3601      	adds	r6, #1
  403308:	441c      	add	r4, r3
  40330a:	2f07      	cmp	r7, #7
  40330c:	9726      	str	r7, [sp, #152]	; 0x98
  40330e:	9427      	str	r4, [sp, #156]	; 0x9c
  403310:	f8c8 6000 	str.w	r6, [r8]
  403314:	f8c8 3004 	str.w	r3, [r8, #4]
  403318:	f300 8127 	bgt.w	40356a <_svfprintf_r+0xc86>
  40331c:	f108 0808 	add.w	r8, r8, #8
  403320:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  403322:	f8c8 2004 	str.w	r2, [r8, #4]
  403326:	3701      	adds	r7, #1
  403328:	4414      	add	r4, r2
  40332a:	ab21      	add	r3, sp, #132	; 0x84
  40332c:	2f07      	cmp	r7, #7
  40332e:	9427      	str	r4, [sp, #156]	; 0x9c
  403330:	9726      	str	r7, [sp, #152]	; 0x98
  403332:	f8c8 3000 	str.w	r3, [r8]
  403336:	f77f acb3 	ble.w	402ca0 <_svfprintf_r+0x3bc>
  40333a:	aa25      	add	r2, sp, #148	; 0x94
  40333c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40333e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403340:	f004 facc 	bl	4078dc <__ssprint_r>
  403344:	2800      	cmp	r0, #0
  403346:	f47f ab9f 	bne.w	402a88 <_svfprintf_r+0x1a4>
  40334a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40334c:	46c8      	mov	r8, r9
  40334e:	e4a9      	b.n	402ca4 <_svfprintf_r+0x3c0>
  403350:	aa25      	add	r2, sp, #148	; 0x94
  403352:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403354:	980c      	ldr	r0, [sp, #48]	; 0x30
  403356:	f004 fac1 	bl	4078dc <__ssprint_r>
  40335a:	2800      	cmp	r0, #0
  40335c:	f43f aceb 	beq.w	402d36 <_svfprintf_r+0x452>
  403360:	f7ff bb92 	b.w	402a88 <_svfprintf_r+0x1a4>
  403364:	f8dd b01c 	ldr.w	fp, [sp, #28]
  403368:	2b01      	cmp	r3, #1
  40336a:	f000 8134 	beq.w	4035d6 <_svfprintf_r+0xcf2>
  40336e:	2b02      	cmp	r3, #2
  403370:	d125      	bne.n	4033be <_svfprintf_r+0xada>
  403372:	f8cd b01c 	str.w	fp, [sp, #28]
  403376:	2400      	movs	r4, #0
  403378:	2500      	movs	r5, #0
  40337a:	e61e      	b.n	402fba <_svfprintf_r+0x6d6>
  40337c:	aa25      	add	r2, sp, #148	; 0x94
  40337e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403380:	980c      	ldr	r0, [sp, #48]	; 0x30
  403382:	f004 faab 	bl	4078dc <__ssprint_r>
  403386:	2800      	cmp	r0, #0
  403388:	f47f ab7e 	bne.w	402a88 <_svfprintf_r+0x1a4>
  40338c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40338e:	46c8      	mov	r8, r9
  403390:	e475      	b.n	402c7e <_svfprintf_r+0x39a>
  403392:	aa25      	add	r2, sp, #148	; 0x94
  403394:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403396:	980c      	ldr	r0, [sp, #48]	; 0x30
  403398:	f004 faa0 	bl	4078dc <__ssprint_r>
  40339c:	2800      	cmp	r0, #0
  40339e:	f47f ab73 	bne.w	402a88 <_svfprintf_r+0x1a4>
  4033a2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033a4:	46c8      	mov	r8, r9
  4033a6:	e41b      	b.n	402be0 <_svfprintf_r+0x2fc>
  4033a8:	aa25      	add	r2, sp, #148	; 0x94
  4033aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4033ac:	980c      	ldr	r0, [sp, #48]	; 0x30
  4033ae:	f004 fa95 	bl	4078dc <__ssprint_r>
  4033b2:	2800      	cmp	r0, #0
  4033b4:	f47f ab68 	bne.w	402a88 <_svfprintf_r+0x1a4>
  4033b8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4033ba:	46c8      	mov	r8, r9
  4033bc:	e420      	b.n	402c00 <_svfprintf_r+0x31c>
  4033be:	f8cd b01c 	str.w	fp, [sp, #28]
  4033c2:	2400      	movs	r4, #0
  4033c4:	2500      	movs	r5, #0
  4033c6:	4649      	mov	r1, r9
  4033c8:	e000      	b.n	4033cc <_svfprintf_r+0xae8>
  4033ca:	4631      	mov	r1, r6
  4033cc:	08e2      	lsrs	r2, r4, #3
  4033ce:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  4033d2:	08e8      	lsrs	r0, r5, #3
  4033d4:	f004 0307 	and.w	r3, r4, #7
  4033d8:	4605      	mov	r5, r0
  4033da:	4614      	mov	r4, r2
  4033dc:	3330      	adds	r3, #48	; 0x30
  4033de:	ea54 0205 	orrs.w	r2, r4, r5
  4033e2:	f801 3c01 	strb.w	r3, [r1, #-1]
  4033e6:	f101 36ff 	add.w	r6, r1, #4294967295
  4033ea:	d1ee      	bne.n	4033ca <_svfprintf_r+0xae6>
  4033ec:	9a07      	ldr	r2, [sp, #28]
  4033ee:	07d2      	lsls	r2, r2, #31
  4033f0:	f57f adf3 	bpl.w	402fda <_svfprintf_r+0x6f6>
  4033f4:	2b30      	cmp	r3, #48	; 0x30
  4033f6:	f43f adf0 	beq.w	402fda <_svfprintf_r+0x6f6>
  4033fa:	3902      	subs	r1, #2
  4033fc:	2330      	movs	r3, #48	; 0x30
  4033fe:	f806 3c01 	strb.w	r3, [r6, #-1]
  403402:	eba9 0301 	sub.w	r3, r9, r1
  403406:	930e      	str	r3, [sp, #56]	; 0x38
  403408:	460e      	mov	r6, r1
  40340a:	f7ff bb7b 	b.w	402b04 <_svfprintf_r+0x220>
  40340e:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403410:	2900      	cmp	r1, #0
  403412:	f340 822e 	ble.w	403872 <_svfprintf_r+0xf8e>
  403416:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403418:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40341a:	4293      	cmp	r3, r2
  40341c:	bfa8      	it	ge
  40341e:	4613      	movge	r3, r2
  403420:	2b00      	cmp	r3, #0
  403422:	461f      	mov	r7, r3
  403424:	dd0d      	ble.n	403442 <_svfprintf_r+0xb5e>
  403426:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403428:	f8c8 6000 	str.w	r6, [r8]
  40342c:	3301      	adds	r3, #1
  40342e:	443c      	add	r4, r7
  403430:	2b07      	cmp	r3, #7
  403432:	9427      	str	r4, [sp, #156]	; 0x9c
  403434:	f8c8 7004 	str.w	r7, [r8, #4]
  403438:	9326      	str	r3, [sp, #152]	; 0x98
  40343a:	f300 831f 	bgt.w	403a7c <_svfprintf_r+0x1198>
  40343e:	f108 0808 	add.w	r8, r8, #8
  403442:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403444:	2f00      	cmp	r7, #0
  403446:	bfa8      	it	ge
  403448:	1bdb      	subge	r3, r3, r7
  40344a:	2b00      	cmp	r3, #0
  40344c:	461f      	mov	r7, r3
  40344e:	f340 80d6 	ble.w	4035fe <_svfprintf_r+0xd1a>
  403452:	2f10      	cmp	r7, #16
  403454:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403456:	4d31      	ldr	r5, [pc, #196]	; (40351c <_svfprintf_r+0xc38>)
  403458:	f340 81ed 	ble.w	403836 <_svfprintf_r+0xf52>
  40345c:	4642      	mov	r2, r8
  40345e:	4621      	mov	r1, r4
  403460:	46b0      	mov	r8, r6
  403462:	f04f 0b10 	mov.w	fp, #16
  403466:	462e      	mov	r6, r5
  403468:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40346a:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  40346c:	e004      	b.n	403478 <_svfprintf_r+0xb94>
  40346e:	3208      	adds	r2, #8
  403470:	3f10      	subs	r7, #16
  403472:	2f10      	cmp	r7, #16
  403474:	f340 81db 	ble.w	40382e <_svfprintf_r+0xf4a>
  403478:	3301      	adds	r3, #1
  40347a:	3110      	adds	r1, #16
  40347c:	2b07      	cmp	r3, #7
  40347e:	9127      	str	r1, [sp, #156]	; 0x9c
  403480:	9326      	str	r3, [sp, #152]	; 0x98
  403482:	e882 0840 	stmia.w	r2, {r6, fp}
  403486:	ddf2      	ble.n	40346e <_svfprintf_r+0xb8a>
  403488:	aa25      	add	r2, sp, #148	; 0x94
  40348a:	4629      	mov	r1, r5
  40348c:	4620      	mov	r0, r4
  40348e:	f004 fa25 	bl	4078dc <__ssprint_r>
  403492:	2800      	cmp	r0, #0
  403494:	f47f aaf8 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403498:	9927      	ldr	r1, [sp, #156]	; 0x9c
  40349a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40349c:	464a      	mov	r2, r9
  40349e:	e7e7      	b.n	403470 <_svfprintf_r+0xb8c>
  4034a0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4034a2:	930e      	str	r3, [sp, #56]	; 0x38
  4034a4:	464e      	mov	r6, r9
  4034a6:	f7ff bb2d 	b.w	402b04 <_svfprintf_r+0x220>
  4034aa:	2d00      	cmp	r5, #0
  4034ac:	bf08      	it	eq
  4034ae:	2c0a      	cmpeq	r4, #10
  4034b0:	f0c0 808f 	bcc.w	4035d2 <_svfprintf_r+0xcee>
  4034b4:	464e      	mov	r6, r9
  4034b6:	4620      	mov	r0, r4
  4034b8:	4629      	mov	r1, r5
  4034ba:	220a      	movs	r2, #10
  4034bc:	2300      	movs	r3, #0
  4034be:	f7fe ff09 	bl	4022d4 <__aeabi_uldivmod>
  4034c2:	3230      	adds	r2, #48	; 0x30
  4034c4:	f806 2d01 	strb.w	r2, [r6, #-1]!
  4034c8:	4620      	mov	r0, r4
  4034ca:	4629      	mov	r1, r5
  4034cc:	2300      	movs	r3, #0
  4034ce:	220a      	movs	r2, #10
  4034d0:	f7fe ff00 	bl	4022d4 <__aeabi_uldivmod>
  4034d4:	4604      	mov	r4, r0
  4034d6:	460d      	mov	r5, r1
  4034d8:	ea54 0305 	orrs.w	r3, r4, r5
  4034dc:	d1eb      	bne.n	4034b6 <_svfprintf_r+0xbd2>
  4034de:	eba9 0306 	sub.w	r3, r9, r6
  4034e2:	930e      	str	r3, [sp, #56]	; 0x38
  4034e4:	f7ff bb0e 	b.w	402b04 <_svfprintf_r+0x220>
  4034e8:	aa25      	add	r2, sp, #148	; 0x94
  4034ea:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4034ec:	980c      	ldr	r0, [sp, #48]	; 0x30
  4034ee:	f004 f9f5 	bl	4078dc <__ssprint_r>
  4034f2:	2800      	cmp	r0, #0
  4034f4:	f47f aac8 	bne.w	402a88 <_svfprintf_r+0x1a4>
  4034f8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4034fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4034fe:	46c8      	mov	r8, r9
  403500:	f7ff bb5e 	b.w	402bc0 <_svfprintf_r+0x2dc>
  403504:	1e5e      	subs	r6, r3, #1
  403506:	2e00      	cmp	r6, #0
  403508:	f77f af0a 	ble.w	403320 <_svfprintf_r+0xa3c>
  40350c:	2e10      	cmp	r6, #16
  40350e:	4d03      	ldr	r5, [pc, #12]	; (40351c <_svfprintf_r+0xc38>)
  403510:	dd22      	ble.n	403558 <_svfprintf_r+0xc74>
  403512:	4622      	mov	r2, r4
  403514:	f04f 0b10 	mov.w	fp, #16
  403518:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40351a:	e006      	b.n	40352a <_svfprintf_r+0xc46>
  40351c:	004087d4 	.word	0x004087d4
  403520:	3e10      	subs	r6, #16
  403522:	2e10      	cmp	r6, #16
  403524:	f108 0808 	add.w	r8, r8, #8
  403528:	dd15      	ble.n	403556 <_svfprintf_r+0xc72>
  40352a:	3701      	adds	r7, #1
  40352c:	3210      	adds	r2, #16
  40352e:	2f07      	cmp	r7, #7
  403530:	9227      	str	r2, [sp, #156]	; 0x9c
  403532:	9726      	str	r7, [sp, #152]	; 0x98
  403534:	e888 0820 	stmia.w	r8, {r5, fp}
  403538:	ddf2      	ble.n	403520 <_svfprintf_r+0xc3c>
  40353a:	aa25      	add	r2, sp, #148	; 0x94
  40353c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40353e:	4620      	mov	r0, r4
  403540:	f004 f9cc 	bl	4078dc <__ssprint_r>
  403544:	2800      	cmp	r0, #0
  403546:	f47f aa9f 	bne.w	402a88 <_svfprintf_r+0x1a4>
  40354a:	3e10      	subs	r6, #16
  40354c:	2e10      	cmp	r6, #16
  40354e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403550:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403552:	46c8      	mov	r8, r9
  403554:	dce9      	bgt.n	40352a <_svfprintf_r+0xc46>
  403556:	4614      	mov	r4, r2
  403558:	3701      	adds	r7, #1
  40355a:	4434      	add	r4, r6
  40355c:	2f07      	cmp	r7, #7
  40355e:	9427      	str	r4, [sp, #156]	; 0x9c
  403560:	9726      	str	r7, [sp, #152]	; 0x98
  403562:	e888 0060 	stmia.w	r8, {r5, r6}
  403566:	f77f aed9 	ble.w	40331c <_svfprintf_r+0xa38>
  40356a:	aa25      	add	r2, sp, #148	; 0x94
  40356c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40356e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403570:	f004 f9b4 	bl	4078dc <__ssprint_r>
  403574:	2800      	cmp	r0, #0
  403576:	f47f aa87 	bne.w	402a88 <_svfprintf_r+0x1a4>
  40357a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40357c:	9f26      	ldr	r7, [sp, #152]	; 0x98
  40357e:	46c8      	mov	r8, r9
  403580:	e6ce      	b.n	403320 <_svfprintf_r+0xa3c>
  403582:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403584:	6814      	ldr	r4, [r2, #0]
  403586:	4613      	mov	r3, r2
  403588:	3304      	adds	r3, #4
  40358a:	17e5      	asrs	r5, r4, #31
  40358c:	930f      	str	r3, [sp, #60]	; 0x3c
  40358e:	4622      	mov	r2, r4
  403590:	462b      	mov	r3, r5
  403592:	e4fa      	b.n	402f8a <_svfprintf_r+0x6a6>
  403594:	3204      	adds	r2, #4
  403596:	681c      	ldr	r4, [r3, #0]
  403598:	920f      	str	r2, [sp, #60]	; 0x3c
  40359a:	2301      	movs	r3, #1
  40359c:	2500      	movs	r5, #0
  40359e:	f7ff ba94 	b.w	402aca <_svfprintf_r+0x1e6>
  4035a2:	681c      	ldr	r4, [r3, #0]
  4035a4:	3304      	adds	r3, #4
  4035a6:	930f      	str	r3, [sp, #60]	; 0x3c
  4035a8:	2500      	movs	r5, #0
  4035aa:	e421      	b.n	402df0 <_svfprintf_r+0x50c>
  4035ac:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4035ae:	460a      	mov	r2, r1
  4035b0:	3204      	adds	r2, #4
  4035b2:	680c      	ldr	r4, [r1, #0]
  4035b4:	920f      	str	r2, [sp, #60]	; 0x3c
  4035b6:	2500      	movs	r5, #0
  4035b8:	f7ff ba87 	b.w	402aca <_svfprintf_r+0x1e6>
  4035bc:	4614      	mov	r4, r2
  4035be:	3301      	adds	r3, #1
  4035c0:	4434      	add	r4, r6
  4035c2:	2b07      	cmp	r3, #7
  4035c4:	9427      	str	r4, [sp, #156]	; 0x9c
  4035c6:	9326      	str	r3, [sp, #152]	; 0x98
  4035c8:	e888 0060 	stmia.w	r8, {r5, r6}
  4035cc:	f77f ab68 	ble.w	402ca0 <_svfprintf_r+0x3bc>
  4035d0:	e6b3      	b.n	40333a <_svfprintf_r+0xa56>
  4035d2:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4035d6:	f8cd b01c 	str.w	fp, [sp, #28]
  4035da:	ae42      	add	r6, sp, #264	; 0x108
  4035dc:	3430      	adds	r4, #48	; 0x30
  4035de:	2301      	movs	r3, #1
  4035e0:	f806 4d41 	strb.w	r4, [r6, #-65]!
  4035e4:	930e      	str	r3, [sp, #56]	; 0x38
  4035e6:	f7ff ba8d 	b.w	402b04 <_svfprintf_r+0x220>
  4035ea:	aa25      	add	r2, sp, #148	; 0x94
  4035ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4035ee:	980c      	ldr	r0, [sp, #48]	; 0x30
  4035f0:	f004 f974 	bl	4078dc <__ssprint_r>
  4035f4:	2800      	cmp	r0, #0
  4035f6:	f47f aa47 	bne.w	402a88 <_svfprintf_r+0x1a4>
  4035fa:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4035fc:	46c8      	mov	r8, r9
  4035fe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403600:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403602:	429a      	cmp	r2, r3
  403604:	db44      	blt.n	403690 <_svfprintf_r+0xdac>
  403606:	9b07      	ldr	r3, [sp, #28]
  403608:	07d9      	lsls	r1, r3, #31
  40360a:	d441      	bmi.n	403690 <_svfprintf_r+0xdac>
  40360c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40360e:	9812      	ldr	r0, [sp, #72]	; 0x48
  403610:	1a9a      	subs	r2, r3, r2
  403612:	1a1d      	subs	r5, r3, r0
  403614:	4295      	cmp	r5, r2
  403616:	bfa8      	it	ge
  403618:	4615      	movge	r5, r2
  40361a:	2d00      	cmp	r5, #0
  40361c:	dd0e      	ble.n	40363c <_svfprintf_r+0xd58>
  40361e:	9926      	ldr	r1, [sp, #152]	; 0x98
  403620:	f8c8 5004 	str.w	r5, [r8, #4]
  403624:	3101      	adds	r1, #1
  403626:	4406      	add	r6, r0
  403628:	442c      	add	r4, r5
  40362a:	2907      	cmp	r1, #7
  40362c:	f8c8 6000 	str.w	r6, [r8]
  403630:	9427      	str	r4, [sp, #156]	; 0x9c
  403632:	9126      	str	r1, [sp, #152]	; 0x98
  403634:	f300 823b 	bgt.w	403aae <_svfprintf_r+0x11ca>
  403638:	f108 0808 	add.w	r8, r8, #8
  40363c:	2d00      	cmp	r5, #0
  40363e:	bfac      	ite	ge
  403640:	1b56      	subge	r6, r2, r5
  403642:	4616      	movlt	r6, r2
  403644:	2e00      	cmp	r6, #0
  403646:	f77f ab2d 	ble.w	402ca4 <_svfprintf_r+0x3c0>
  40364a:	2e10      	cmp	r6, #16
  40364c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40364e:	4db0      	ldr	r5, [pc, #704]	; (403910 <_svfprintf_r+0x102c>)
  403650:	ddb5      	ble.n	4035be <_svfprintf_r+0xcda>
  403652:	4622      	mov	r2, r4
  403654:	2710      	movs	r7, #16
  403656:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  40365a:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  40365c:	e004      	b.n	403668 <_svfprintf_r+0xd84>
  40365e:	f108 0808 	add.w	r8, r8, #8
  403662:	3e10      	subs	r6, #16
  403664:	2e10      	cmp	r6, #16
  403666:	dda9      	ble.n	4035bc <_svfprintf_r+0xcd8>
  403668:	3301      	adds	r3, #1
  40366a:	3210      	adds	r2, #16
  40366c:	2b07      	cmp	r3, #7
  40366e:	9227      	str	r2, [sp, #156]	; 0x9c
  403670:	9326      	str	r3, [sp, #152]	; 0x98
  403672:	e888 00a0 	stmia.w	r8, {r5, r7}
  403676:	ddf2      	ble.n	40365e <_svfprintf_r+0xd7a>
  403678:	aa25      	add	r2, sp, #148	; 0x94
  40367a:	4621      	mov	r1, r4
  40367c:	4658      	mov	r0, fp
  40367e:	f004 f92d 	bl	4078dc <__ssprint_r>
  403682:	2800      	cmp	r0, #0
  403684:	f47f aa00 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403688:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40368a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40368c:	46c8      	mov	r8, r9
  40368e:	e7e8      	b.n	403662 <_svfprintf_r+0xd7e>
  403690:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403692:	9819      	ldr	r0, [sp, #100]	; 0x64
  403694:	991a      	ldr	r1, [sp, #104]	; 0x68
  403696:	f8c8 1000 	str.w	r1, [r8]
  40369a:	3301      	adds	r3, #1
  40369c:	4404      	add	r4, r0
  40369e:	2b07      	cmp	r3, #7
  4036a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4036a2:	f8c8 0004 	str.w	r0, [r8, #4]
  4036a6:	9326      	str	r3, [sp, #152]	; 0x98
  4036a8:	f300 81f5 	bgt.w	403a96 <_svfprintf_r+0x11b2>
  4036ac:	f108 0808 	add.w	r8, r8, #8
  4036b0:	e7ac      	b.n	40360c <_svfprintf_r+0xd28>
  4036b2:	9b07      	ldr	r3, [sp, #28]
  4036b4:	07da      	lsls	r2, r3, #31
  4036b6:	f53f adfe 	bmi.w	4032b6 <_svfprintf_r+0x9d2>
  4036ba:	3701      	adds	r7, #1
  4036bc:	3401      	adds	r4, #1
  4036be:	2301      	movs	r3, #1
  4036c0:	2f07      	cmp	r7, #7
  4036c2:	9427      	str	r4, [sp, #156]	; 0x9c
  4036c4:	9726      	str	r7, [sp, #152]	; 0x98
  4036c6:	f8c8 6000 	str.w	r6, [r8]
  4036ca:	f8c8 3004 	str.w	r3, [r8, #4]
  4036ce:	f77f ae25 	ble.w	40331c <_svfprintf_r+0xa38>
  4036d2:	e74a      	b.n	40356a <_svfprintf_r+0xc86>
  4036d4:	aa25      	add	r2, sp, #148	; 0x94
  4036d6:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036d8:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036da:	f004 f8ff 	bl	4078dc <__ssprint_r>
  4036de:	2800      	cmp	r0, #0
  4036e0:	f47f a9d2 	bne.w	402a88 <_svfprintf_r+0x1a4>
  4036e4:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036e6:	9f26      	ldr	r7, [sp, #152]	; 0x98
  4036e8:	46c8      	mov	r8, r9
  4036ea:	e5f2      	b.n	4032d2 <_svfprintf_r+0x9ee>
  4036ec:	aa25      	add	r2, sp, #148	; 0x94
  4036ee:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4036f0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4036f2:	f004 f8f3 	bl	4078dc <__ssprint_r>
  4036f6:	2800      	cmp	r0, #0
  4036f8:	f47f a9c6 	bne.w	402a88 <_svfprintf_r+0x1a4>
  4036fc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4036fe:	9f26      	ldr	r7, [sp, #152]	; 0x98
  403700:	46c8      	mov	r8, r9
  403702:	e5f5      	b.n	4032f0 <_svfprintf_r+0xa0c>
  403704:	464e      	mov	r6, r9
  403706:	f7ff b9fd 	b.w	402b04 <_svfprintf_r+0x220>
  40370a:	aa25      	add	r2, sp, #148	; 0x94
  40370c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40370e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403710:	f004 f8e4 	bl	4078dc <__ssprint_r>
  403714:	2800      	cmp	r0, #0
  403716:	f47f a9b7 	bne.w	402a88 <_svfprintf_r+0x1a4>
  40371a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40371c:	46c8      	mov	r8, r9
  40371e:	f7ff ba72 	b.w	402c06 <_svfprintf_r+0x322>
  403722:	9c15      	ldr	r4, [sp, #84]	; 0x54
  403724:	4622      	mov	r2, r4
  403726:	4620      	mov	r0, r4
  403728:	9c14      	ldr	r4, [sp, #80]	; 0x50
  40372a:	4623      	mov	r3, r4
  40372c:	4621      	mov	r1, r4
  40372e:	f004 ffa3 	bl	408678 <__aeabi_dcmpun>
  403732:	2800      	cmp	r0, #0
  403734:	f040 8286 	bne.w	403c44 <_svfprintf_r+0x1360>
  403738:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40373a:	3301      	adds	r3, #1
  40373c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40373e:	f023 0320 	bic.w	r3, r3, #32
  403742:	930e      	str	r3, [sp, #56]	; 0x38
  403744:	f000 81e2 	beq.w	403b0c <_svfprintf_r+0x1228>
  403748:	2b47      	cmp	r3, #71	; 0x47
  40374a:	f000 811e 	beq.w	40398a <_svfprintf_r+0x10a6>
  40374e:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  403752:	9307      	str	r3, [sp, #28]
  403754:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403756:	1e1f      	subs	r7, r3, #0
  403758:	9b15      	ldr	r3, [sp, #84]	; 0x54
  40375a:	9308      	str	r3, [sp, #32]
  40375c:	bfbb      	ittet	lt
  40375e:	463b      	movlt	r3, r7
  403760:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  403764:	2300      	movge	r3, #0
  403766:	232d      	movlt	r3, #45	; 0x2d
  403768:	9310      	str	r3, [sp, #64]	; 0x40
  40376a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40376c:	2b66      	cmp	r3, #102	; 0x66
  40376e:	f000 81bb 	beq.w	403ae8 <_svfprintf_r+0x1204>
  403772:	2b46      	cmp	r3, #70	; 0x46
  403774:	f000 80df 	beq.w	403936 <_svfprintf_r+0x1052>
  403778:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40377a:	9a08      	ldr	r2, [sp, #32]
  40377c:	2b45      	cmp	r3, #69	; 0x45
  40377e:	bf0c      	ite	eq
  403780:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  403782:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  403784:	a823      	add	r0, sp, #140	; 0x8c
  403786:	a920      	add	r1, sp, #128	; 0x80
  403788:	bf08      	it	eq
  40378a:	1c5d      	addeq	r5, r3, #1
  40378c:	9004      	str	r0, [sp, #16]
  40378e:	9103      	str	r1, [sp, #12]
  403790:	a81f      	add	r0, sp, #124	; 0x7c
  403792:	2102      	movs	r1, #2
  403794:	463b      	mov	r3, r7
  403796:	9002      	str	r0, [sp, #8]
  403798:	9501      	str	r5, [sp, #4]
  40379a:	9100      	str	r1, [sp, #0]
  40379c:	980c      	ldr	r0, [sp, #48]	; 0x30
  40379e:	f001 faa3 	bl	404ce8 <_dtoa_r>
  4037a2:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037a4:	2b67      	cmp	r3, #103	; 0x67
  4037a6:	4606      	mov	r6, r0
  4037a8:	f040 81e0 	bne.w	403b6c <_svfprintf_r+0x1288>
  4037ac:	f01b 0f01 	tst.w	fp, #1
  4037b0:	f000 8246 	beq.w	403c40 <_svfprintf_r+0x135c>
  4037b4:	1974      	adds	r4, r6, r5
  4037b6:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4037b8:	9808      	ldr	r0, [sp, #32]
  4037ba:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4037bc:	4639      	mov	r1, r7
  4037be:	f004 ff29 	bl	408614 <__aeabi_dcmpeq>
  4037c2:	2800      	cmp	r0, #0
  4037c4:	f040 8165 	bne.w	403a92 <_svfprintf_r+0x11ae>
  4037c8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4037ca:	42a3      	cmp	r3, r4
  4037cc:	d206      	bcs.n	4037dc <_svfprintf_r+0xef8>
  4037ce:	2130      	movs	r1, #48	; 0x30
  4037d0:	1c5a      	adds	r2, r3, #1
  4037d2:	9223      	str	r2, [sp, #140]	; 0x8c
  4037d4:	7019      	strb	r1, [r3, #0]
  4037d6:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4037d8:	429c      	cmp	r4, r3
  4037da:	d8f9      	bhi.n	4037d0 <_svfprintf_r+0xeec>
  4037dc:	1b9b      	subs	r3, r3, r6
  4037de:	9313      	str	r3, [sp, #76]	; 0x4c
  4037e0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4037e2:	2b47      	cmp	r3, #71	; 0x47
  4037e4:	f000 80e9 	beq.w	4039ba <_svfprintf_r+0x10d6>
  4037e8:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037ea:	2b65      	cmp	r3, #101	; 0x65
  4037ec:	f340 81cd 	ble.w	403b8a <_svfprintf_r+0x12a6>
  4037f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4037f2:	2b66      	cmp	r3, #102	; 0x66
  4037f4:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4037f6:	9312      	str	r3, [sp, #72]	; 0x48
  4037f8:	f000 819e 	beq.w	403b38 <_svfprintf_r+0x1254>
  4037fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  4037fe:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403800:	4619      	mov	r1, r3
  403802:	4291      	cmp	r1, r2
  403804:	f300 818a 	bgt.w	403b1c <_svfprintf_r+0x1238>
  403808:	f01b 0f01 	tst.w	fp, #1
  40380c:	f040 8213 	bne.w	403c36 <_svfprintf_r+0x1352>
  403810:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403814:	9308      	str	r3, [sp, #32]
  403816:	2367      	movs	r3, #103	; 0x67
  403818:	920e      	str	r2, [sp, #56]	; 0x38
  40381a:	9311      	str	r3, [sp, #68]	; 0x44
  40381c:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40381e:	2b00      	cmp	r3, #0
  403820:	f040 80c4 	bne.w	4039ac <_svfprintf_r+0x10c8>
  403824:	930a      	str	r3, [sp, #40]	; 0x28
  403826:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40382a:	f7ff b973 	b.w	402b14 <_svfprintf_r+0x230>
  40382e:	4635      	mov	r5, r6
  403830:	460c      	mov	r4, r1
  403832:	4646      	mov	r6, r8
  403834:	4690      	mov	r8, r2
  403836:	3301      	adds	r3, #1
  403838:	443c      	add	r4, r7
  40383a:	2b07      	cmp	r3, #7
  40383c:	9427      	str	r4, [sp, #156]	; 0x9c
  40383e:	9326      	str	r3, [sp, #152]	; 0x98
  403840:	e888 00a0 	stmia.w	r8, {r5, r7}
  403844:	f73f aed1 	bgt.w	4035ea <_svfprintf_r+0xd06>
  403848:	f108 0808 	add.w	r8, r8, #8
  40384c:	e6d7      	b.n	4035fe <_svfprintf_r+0xd1a>
  40384e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  403850:	6813      	ldr	r3, [r2, #0]
  403852:	3204      	adds	r2, #4
  403854:	920f      	str	r2, [sp, #60]	; 0x3c
  403856:	9a09      	ldr	r2, [sp, #36]	; 0x24
  403858:	601a      	str	r2, [r3, #0]
  40385a:	f7ff b86a 	b.w	402932 <_svfprintf_r+0x4e>
  40385e:	aa25      	add	r2, sp, #148	; 0x94
  403860:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403862:	980c      	ldr	r0, [sp, #48]	; 0x30
  403864:	f004 f83a 	bl	4078dc <__ssprint_r>
  403868:	2800      	cmp	r0, #0
  40386a:	f47f a90d 	bne.w	402a88 <_svfprintf_r+0x1a4>
  40386e:	46c8      	mov	r8, r9
  403870:	e48d      	b.n	40318e <_svfprintf_r+0x8aa>
  403872:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403874:	4a27      	ldr	r2, [pc, #156]	; (403914 <_svfprintf_r+0x1030>)
  403876:	f8c8 2000 	str.w	r2, [r8]
  40387a:	3301      	adds	r3, #1
  40387c:	3401      	adds	r4, #1
  40387e:	2201      	movs	r2, #1
  403880:	2b07      	cmp	r3, #7
  403882:	9427      	str	r4, [sp, #156]	; 0x9c
  403884:	9326      	str	r3, [sp, #152]	; 0x98
  403886:	f8c8 2004 	str.w	r2, [r8, #4]
  40388a:	dc72      	bgt.n	403972 <_svfprintf_r+0x108e>
  40388c:	f108 0808 	add.w	r8, r8, #8
  403890:	b929      	cbnz	r1, 40389e <_svfprintf_r+0xfba>
  403892:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403894:	b91b      	cbnz	r3, 40389e <_svfprintf_r+0xfba>
  403896:	9b07      	ldr	r3, [sp, #28]
  403898:	07d8      	lsls	r0, r3, #31
  40389a:	f57f aa03 	bpl.w	402ca4 <_svfprintf_r+0x3c0>
  40389e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4038a0:	9819      	ldr	r0, [sp, #100]	; 0x64
  4038a2:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  4038a4:	f8c8 2000 	str.w	r2, [r8]
  4038a8:	3301      	adds	r3, #1
  4038aa:	4602      	mov	r2, r0
  4038ac:	4422      	add	r2, r4
  4038ae:	2b07      	cmp	r3, #7
  4038b0:	9227      	str	r2, [sp, #156]	; 0x9c
  4038b2:	f8c8 0004 	str.w	r0, [r8, #4]
  4038b6:	9326      	str	r3, [sp, #152]	; 0x98
  4038b8:	f300 818d 	bgt.w	403bd6 <_svfprintf_r+0x12f2>
  4038bc:	f108 0808 	add.w	r8, r8, #8
  4038c0:	2900      	cmp	r1, #0
  4038c2:	f2c0 8165 	blt.w	403b90 <_svfprintf_r+0x12ac>
  4038c6:	9913      	ldr	r1, [sp, #76]	; 0x4c
  4038c8:	f8c8 6000 	str.w	r6, [r8]
  4038cc:	3301      	adds	r3, #1
  4038ce:	188c      	adds	r4, r1, r2
  4038d0:	2b07      	cmp	r3, #7
  4038d2:	9427      	str	r4, [sp, #156]	; 0x9c
  4038d4:	9326      	str	r3, [sp, #152]	; 0x98
  4038d6:	f8c8 1004 	str.w	r1, [r8, #4]
  4038da:	f77f a9e1 	ble.w	402ca0 <_svfprintf_r+0x3bc>
  4038de:	e52c      	b.n	40333a <_svfprintf_r+0xa56>
  4038e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4038e2:	9909      	ldr	r1, [sp, #36]	; 0x24
  4038e4:	6813      	ldr	r3, [r2, #0]
  4038e6:	17cd      	asrs	r5, r1, #31
  4038e8:	4608      	mov	r0, r1
  4038ea:	3204      	adds	r2, #4
  4038ec:	4629      	mov	r1, r5
  4038ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4038f0:	e9c3 0100 	strd	r0, r1, [r3]
  4038f4:	f7ff b81d 	b.w	402932 <_svfprintf_r+0x4e>
  4038f8:	aa25      	add	r2, sp, #148	; 0x94
  4038fa:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4038fc:	980c      	ldr	r0, [sp, #48]	; 0x30
  4038fe:	f003 ffed 	bl	4078dc <__ssprint_r>
  403902:	2800      	cmp	r0, #0
  403904:	f47f a8c0 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403908:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40390a:	46c8      	mov	r8, r9
  40390c:	e458      	b.n	4031c0 <_svfprintf_r+0x8dc>
  40390e:	bf00      	nop
  403910:	004087d4 	.word	0x004087d4
  403914:	004087c0 	.word	0x004087c0
  403918:	2140      	movs	r1, #64	; 0x40
  40391a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40391c:	f002 fe58 	bl	4065d0 <_malloc_r>
  403920:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  403922:	6010      	str	r0, [r2, #0]
  403924:	6110      	str	r0, [r2, #16]
  403926:	2800      	cmp	r0, #0
  403928:	f000 81f2 	beq.w	403d10 <_svfprintf_r+0x142c>
  40392c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40392e:	2340      	movs	r3, #64	; 0x40
  403930:	6153      	str	r3, [r2, #20]
  403932:	f7fe bfee 	b.w	402912 <_svfprintf_r+0x2e>
  403936:	a823      	add	r0, sp, #140	; 0x8c
  403938:	a920      	add	r1, sp, #128	; 0x80
  40393a:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  40393c:	9004      	str	r0, [sp, #16]
  40393e:	9103      	str	r1, [sp, #12]
  403940:	a81f      	add	r0, sp, #124	; 0x7c
  403942:	2103      	movs	r1, #3
  403944:	9002      	str	r0, [sp, #8]
  403946:	9a08      	ldr	r2, [sp, #32]
  403948:	9401      	str	r4, [sp, #4]
  40394a:	463b      	mov	r3, r7
  40394c:	9100      	str	r1, [sp, #0]
  40394e:	980c      	ldr	r0, [sp, #48]	; 0x30
  403950:	f001 f9ca 	bl	404ce8 <_dtoa_r>
  403954:	4625      	mov	r5, r4
  403956:	4606      	mov	r6, r0
  403958:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40395a:	2b46      	cmp	r3, #70	; 0x46
  40395c:	eb06 0405 	add.w	r4, r6, r5
  403960:	f47f af29 	bne.w	4037b6 <_svfprintf_r+0xed2>
  403964:	7833      	ldrb	r3, [r6, #0]
  403966:	2b30      	cmp	r3, #48	; 0x30
  403968:	f000 8178 	beq.w	403c5c <_svfprintf_r+0x1378>
  40396c:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  40396e:	442c      	add	r4, r5
  403970:	e721      	b.n	4037b6 <_svfprintf_r+0xed2>
  403972:	aa25      	add	r2, sp, #148	; 0x94
  403974:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403976:	980c      	ldr	r0, [sp, #48]	; 0x30
  403978:	f003 ffb0 	bl	4078dc <__ssprint_r>
  40397c:	2800      	cmp	r0, #0
  40397e:	f47f a883 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403982:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403984:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403986:	46c8      	mov	r8, r9
  403988:	e782      	b.n	403890 <_svfprintf_r+0xfac>
  40398a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40398c:	2b00      	cmp	r3, #0
  40398e:	bf08      	it	eq
  403990:	2301      	moveq	r3, #1
  403992:	930a      	str	r3, [sp, #40]	; 0x28
  403994:	e6db      	b.n	40374e <_svfprintf_r+0xe6a>
  403996:	4630      	mov	r0, r6
  403998:	940a      	str	r4, [sp, #40]	; 0x28
  40399a:	f003 ff31 	bl	407800 <strlen>
  40399e:	950f      	str	r5, [sp, #60]	; 0x3c
  4039a0:	900e      	str	r0, [sp, #56]	; 0x38
  4039a2:	f8cd b01c 	str.w	fp, [sp, #28]
  4039a6:	4603      	mov	r3, r0
  4039a8:	f7ff b9f9 	b.w	402d9e <_svfprintf_r+0x4ba>
  4039ac:	272d      	movs	r7, #45	; 0x2d
  4039ae:	2300      	movs	r3, #0
  4039b0:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4039b4:	930a      	str	r3, [sp, #40]	; 0x28
  4039b6:	f7ff b8ae 	b.w	402b16 <_svfprintf_r+0x232>
  4039ba:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  4039bc:	9312      	str	r3, [sp, #72]	; 0x48
  4039be:	461a      	mov	r2, r3
  4039c0:	3303      	adds	r3, #3
  4039c2:	db04      	blt.n	4039ce <_svfprintf_r+0x10ea>
  4039c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4039c6:	4619      	mov	r1, r3
  4039c8:	4291      	cmp	r1, r2
  4039ca:	f6bf af17 	bge.w	4037fc <_svfprintf_r+0xf18>
  4039ce:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4039d0:	3b02      	subs	r3, #2
  4039d2:	9311      	str	r3, [sp, #68]	; 0x44
  4039d4:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  4039d8:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  4039dc:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4039de:	3b01      	subs	r3, #1
  4039e0:	2b00      	cmp	r3, #0
  4039e2:	931f      	str	r3, [sp, #124]	; 0x7c
  4039e4:	bfbd      	ittte	lt
  4039e6:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  4039e8:	f1c3 0301 	rsblt	r3, r3, #1
  4039ec:	222d      	movlt	r2, #45	; 0x2d
  4039ee:	222b      	movge	r2, #43	; 0x2b
  4039f0:	2b09      	cmp	r3, #9
  4039f2:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  4039f6:	f340 8116 	ble.w	403c26 <_svfprintf_r+0x1342>
  4039fa:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  4039fe:	4620      	mov	r0, r4
  403a00:	4dab      	ldr	r5, [pc, #684]	; (403cb0 <_svfprintf_r+0x13cc>)
  403a02:	e000      	b.n	403a06 <_svfprintf_r+0x1122>
  403a04:	4610      	mov	r0, r2
  403a06:	fb85 1203 	smull	r1, r2, r5, r3
  403a0a:	17d9      	asrs	r1, r3, #31
  403a0c:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  403a10:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  403a14:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  403a18:	3230      	adds	r2, #48	; 0x30
  403a1a:	2909      	cmp	r1, #9
  403a1c:	f800 2c01 	strb.w	r2, [r0, #-1]
  403a20:	460b      	mov	r3, r1
  403a22:	f100 32ff 	add.w	r2, r0, #4294967295
  403a26:	dced      	bgt.n	403a04 <_svfprintf_r+0x1120>
  403a28:	3330      	adds	r3, #48	; 0x30
  403a2a:	3802      	subs	r0, #2
  403a2c:	b2d9      	uxtb	r1, r3
  403a2e:	4284      	cmp	r4, r0
  403a30:	f802 1c01 	strb.w	r1, [r2, #-1]
  403a34:	f240 8165 	bls.w	403d02 <_svfprintf_r+0x141e>
  403a38:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  403a3c:	4613      	mov	r3, r2
  403a3e:	e001      	b.n	403a44 <_svfprintf_r+0x1160>
  403a40:	f813 1b01 	ldrb.w	r1, [r3], #1
  403a44:	f800 1b01 	strb.w	r1, [r0], #1
  403a48:	42a3      	cmp	r3, r4
  403a4a:	d1f9      	bne.n	403a40 <_svfprintf_r+0x115c>
  403a4c:	3301      	adds	r3, #1
  403a4e:	1a9b      	subs	r3, r3, r2
  403a50:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  403a54:	4413      	add	r3, r2
  403a56:	aa21      	add	r2, sp, #132	; 0x84
  403a58:	1a9b      	subs	r3, r3, r2
  403a5a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  403a5c:	931b      	str	r3, [sp, #108]	; 0x6c
  403a5e:	2a01      	cmp	r2, #1
  403a60:	4413      	add	r3, r2
  403a62:	930e      	str	r3, [sp, #56]	; 0x38
  403a64:	f340 8119 	ble.w	403c9a <_svfprintf_r+0x13b6>
  403a68:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403a6a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403a6c:	4413      	add	r3, r2
  403a6e:	930e      	str	r3, [sp, #56]	; 0x38
  403a70:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403a74:	9308      	str	r3, [sp, #32]
  403a76:	2300      	movs	r3, #0
  403a78:	9312      	str	r3, [sp, #72]	; 0x48
  403a7a:	e6cf      	b.n	40381c <_svfprintf_r+0xf38>
  403a7c:	aa25      	add	r2, sp, #148	; 0x94
  403a7e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a80:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a82:	f003 ff2b 	bl	4078dc <__ssprint_r>
  403a86:	2800      	cmp	r0, #0
  403a88:	f47e affe 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403a8c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403a8e:	46c8      	mov	r8, r9
  403a90:	e4d7      	b.n	403442 <_svfprintf_r+0xb5e>
  403a92:	4623      	mov	r3, r4
  403a94:	e6a2      	b.n	4037dc <_svfprintf_r+0xef8>
  403a96:	aa25      	add	r2, sp, #148	; 0x94
  403a98:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403a9a:	980c      	ldr	r0, [sp, #48]	; 0x30
  403a9c:	f003 ff1e 	bl	4078dc <__ssprint_r>
  403aa0:	2800      	cmp	r0, #0
  403aa2:	f47e aff1 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403aa6:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403aa8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403aaa:	46c8      	mov	r8, r9
  403aac:	e5ae      	b.n	40360c <_svfprintf_r+0xd28>
  403aae:	aa25      	add	r2, sp, #148	; 0x94
  403ab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ab2:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ab4:	f003 ff12 	bl	4078dc <__ssprint_r>
  403ab8:	2800      	cmp	r0, #0
  403aba:	f47e afe5 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403abe:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  403ac0:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403ac2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  403ac4:	1a9a      	subs	r2, r3, r2
  403ac6:	46c8      	mov	r8, r9
  403ac8:	e5b8      	b.n	40363c <_svfprintf_r+0xd58>
  403aca:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403acc:	9612      	str	r6, [sp, #72]	; 0x48
  403ace:	2b06      	cmp	r3, #6
  403ad0:	bf28      	it	cs
  403ad2:	2306      	movcs	r3, #6
  403ad4:	960a      	str	r6, [sp, #40]	; 0x28
  403ad6:	4637      	mov	r7, r6
  403ad8:	9308      	str	r3, [sp, #32]
  403ada:	950f      	str	r5, [sp, #60]	; 0x3c
  403adc:	f8cd b01c 	str.w	fp, [sp, #28]
  403ae0:	930e      	str	r3, [sp, #56]	; 0x38
  403ae2:	4e74      	ldr	r6, [pc, #464]	; (403cb4 <_svfprintf_r+0x13d0>)
  403ae4:	f7ff b816 	b.w	402b14 <_svfprintf_r+0x230>
  403ae8:	a823      	add	r0, sp, #140	; 0x8c
  403aea:	a920      	add	r1, sp, #128	; 0x80
  403aec:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  403aee:	9004      	str	r0, [sp, #16]
  403af0:	9103      	str	r1, [sp, #12]
  403af2:	a81f      	add	r0, sp, #124	; 0x7c
  403af4:	2103      	movs	r1, #3
  403af6:	9002      	str	r0, [sp, #8]
  403af8:	9a08      	ldr	r2, [sp, #32]
  403afa:	9501      	str	r5, [sp, #4]
  403afc:	463b      	mov	r3, r7
  403afe:	9100      	str	r1, [sp, #0]
  403b00:	980c      	ldr	r0, [sp, #48]	; 0x30
  403b02:	f001 f8f1 	bl	404ce8 <_dtoa_r>
  403b06:	4606      	mov	r6, r0
  403b08:	1944      	adds	r4, r0, r5
  403b0a:	e72b      	b.n	403964 <_svfprintf_r+0x1080>
  403b0c:	2306      	movs	r3, #6
  403b0e:	930a      	str	r3, [sp, #40]	; 0x28
  403b10:	e61d      	b.n	40374e <_svfprintf_r+0xe6a>
  403b12:	272d      	movs	r7, #45	; 0x2d
  403b14:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  403b18:	f7ff bacd 	b.w	4030b6 <_svfprintf_r+0x7d2>
  403b1c:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403b1e:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  403b20:	4413      	add	r3, r2
  403b22:	9a12      	ldr	r2, [sp, #72]	; 0x48
  403b24:	930e      	str	r3, [sp, #56]	; 0x38
  403b26:	2a00      	cmp	r2, #0
  403b28:	f340 80b0 	ble.w	403c8c <_svfprintf_r+0x13a8>
  403b2c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403b30:	9308      	str	r3, [sp, #32]
  403b32:	2367      	movs	r3, #103	; 0x67
  403b34:	9311      	str	r3, [sp, #68]	; 0x44
  403b36:	e671      	b.n	40381c <_svfprintf_r+0xf38>
  403b38:	2b00      	cmp	r3, #0
  403b3a:	f340 80c3 	ble.w	403cc4 <_svfprintf_r+0x13e0>
  403b3e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403b40:	2a00      	cmp	r2, #0
  403b42:	f040 8099 	bne.w	403c78 <_svfprintf_r+0x1394>
  403b46:	f01b 0f01 	tst.w	fp, #1
  403b4a:	f040 8095 	bne.w	403c78 <_svfprintf_r+0x1394>
  403b4e:	9308      	str	r3, [sp, #32]
  403b50:	930e      	str	r3, [sp, #56]	; 0x38
  403b52:	e663      	b.n	40381c <_svfprintf_r+0xf38>
  403b54:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403b56:	9308      	str	r3, [sp, #32]
  403b58:	930e      	str	r3, [sp, #56]	; 0x38
  403b5a:	900a      	str	r0, [sp, #40]	; 0x28
  403b5c:	950f      	str	r5, [sp, #60]	; 0x3c
  403b5e:	f8cd b01c 	str.w	fp, [sp, #28]
  403b62:	9012      	str	r0, [sp, #72]	; 0x48
  403b64:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  403b68:	f7fe bfd4 	b.w	402b14 <_svfprintf_r+0x230>
  403b6c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  403b6e:	2b47      	cmp	r3, #71	; 0x47
  403b70:	f47f ae20 	bne.w	4037b4 <_svfprintf_r+0xed0>
  403b74:	f01b 0f01 	tst.w	fp, #1
  403b78:	f47f aeee 	bne.w	403958 <_svfprintf_r+0x1074>
  403b7c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403b7e:	1b9b      	subs	r3, r3, r6
  403b80:	9313      	str	r3, [sp, #76]	; 0x4c
  403b82:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403b84:	2b47      	cmp	r3, #71	; 0x47
  403b86:	f43f af18 	beq.w	4039ba <_svfprintf_r+0x10d6>
  403b8a:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  403b8c:	9312      	str	r3, [sp, #72]	; 0x48
  403b8e:	e721      	b.n	4039d4 <_svfprintf_r+0x10f0>
  403b90:	424f      	negs	r7, r1
  403b92:	3110      	adds	r1, #16
  403b94:	4d48      	ldr	r5, [pc, #288]	; (403cb8 <_svfprintf_r+0x13d4>)
  403b96:	da2f      	bge.n	403bf8 <_svfprintf_r+0x1314>
  403b98:	2410      	movs	r4, #16
  403b9a:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  403b9e:	e004      	b.n	403baa <_svfprintf_r+0x12c6>
  403ba0:	f108 0808 	add.w	r8, r8, #8
  403ba4:	3f10      	subs	r7, #16
  403ba6:	2f10      	cmp	r7, #16
  403ba8:	dd26      	ble.n	403bf8 <_svfprintf_r+0x1314>
  403baa:	3301      	adds	r3, #1
  403bac:	3210      	adds	r2, #16
  403bae:	2b07      	cmp	r3, #7
  403bb0:	9227      	str	r2, [sp, #156]	; 0x9c
  403bb2:	9326      	str	r3, [sp, #152]	; 0x98
  403bb4:	f8c8 5000 	str.w	r5, [r8]
  403bb8:	f8c8 4004 	str.w	r4, [r8, #4]
  403bbc:	ddf0      	ble.n	403ba0 <_svfprintf_r+0x12bc>
  403bbe:	aa25      	add	r2, sp, #148	; 0x94
  403bc0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bc2:	4658      	mov	r0, fp
  403bc4:	f003 fe8a 	bl	4078dc <__ssprint_r>
  403bc8:	2800      	cmp	r0, #0
  403bca:	f47e af5d 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403bce:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403bd0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bd2:	46c8      	mov	r8, r9
  403bd4:	e7e6      	b.n	403ba4 <_svfprintf_r+0x12c0>
  403bd6:	aa25      	add	r2, sp, #148	; 0x94
  403bd8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403bda:	980c      	ldr	r0, [sp, #48]	; 0x30
  403bdc:	f003 fe7e 	bl	4078dc <__ssprint_r>
  403be0:	2800      	cmp	r0, #0
  403be2:	f47e af51 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403be6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  403be8:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403bea:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403bec:	46c8      	mov	r8, r9
  403bee:	e667      	b.n	4038c0 <_svfprintf_r+0xfdc>
  403bf0:	2000      	movs	r0, #0
  403bf2:	900a      	str	r0, [sp, #40]	; 0x28
  403bf4:	f7fe bed0 	b.w	402998 <_svfprintf_r+0xb4>
  403bf8:	3301      	adds	r3, #1
  403bfa:	443a      	add	r2, r7
  403bfc:	2b07      	cmp	r3, #7
  403bfe:	e888 00a0 	stmia.w	r8, {r5, r7}
  403c02:	9227      	str	r2, [sp, #156]	; 0x9c
  403c04:	9326      	str	r3, [sp, #152]	; 0x98
  403c06:	f108 0808 	add.w	r8, r8, #8
  403c0a:	f77f ae5c 	ble.w	4038c6 <_svfprintf_r+0xfe2>
  403c0e:	aa25      	add	r2, sp, #148	; 0x94
  403c10:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403c12:	980c      	ldr	r0, [sp, #48]	; 0x30
  403c14:	f003 fe62 	bl	4078dc <__ssprint_r>
  403c18:	2800      	cmp	r0, #0
  403c1a:	f47e af35 	bne.w	402a88 <_svfprintf_r+0x1a4>
  403c1e:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403c20:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403c22:	46c8      	mov	r8, r9
  403c24:	e64f      	b.n	4038c6 <_svfprintf_r+0xfe2>
  403c26:	3330      	adds	r3, #48	; 0x30
  403c28:	2230      	movs	r2, #48	; 0x30
  403c2a:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  403c2e:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  403c32:	ab22      	add	r3, sp, #136	; 0x88
  403c34:	e70f      	b.n	403a56 <_svfprintf_r+0x1172>
  403c36:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c38:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403c3a:	4413      	add	r3, r2
  403c3c:	930e      	str	r3, [sp, #56]	; 0x38
  403c3e:	e775      	b.n	403b2c <_svfprintf_r+0x1248>
  403c40:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  403c42:	e5cb      	b.n	4037dc <_svfprintf_r+0xef8>
  403c44:	9b14      	ldr	r3, [sp, #80]	; 0x50
  403c46:	4e1d      	ldr	r6, [pc, #116]	; (403cbc <_svfprintf_r+0x13d8>)
  403c48:	2b00      	cmp	r3, #0
  403c4a:	bfb6      	itet	lt
  403c4c:	272d      	movlt	r7, #45	; 0x2d
  403c4e:	f89d 7077 	ldrbge.w	r7, [sp, #119]	; 0x77
  403c52:	f88d 7077 	strblt.w	r7, [sp, #119]	; 0x77
  403c56:	4b1a      	ldr	r3, [pc, #104]	; (403cc0 <_svfprintf_r+0x13dc>)
  403c58:	f7ff ba2f 	b.w	4030ba <_svfprintf_r+0x7d6>
  403c5c:	9a16      	ldr	r2, [sp, #88]	; 0x58
  403c5e:	9808      	ldr	r0, [sp, #32]
  403c60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  403c62:	4639      	mov	r1, r7
  403c64:	f004 fcd6 	bl	408614 <__aeabi_dcmpeq>
  403c68:	2800      	cmp	r0, #0
  403c6a:	f47f ae7f 	bne.w	40396c <_svfprintf_r+0x1088>
  403c6e:	f1c5 0501 	rsb	r5, r5, #1
  403c72:	951f      	str	r5, [sp, #124]	; 0x7c
  403c74:	442c      	add	r4, r5
  403c76:	e59e      	b.n	4037b6 <_svfprintf_r+0xed2>
  403c78:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c7a:	9a19      	ldr	r2, [sp, #100]	; 0x64
  403c7c:	4413      	add	r3, r2
  403c7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  403c80:	441a      	add	r2, r3
  403c82:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  403c86:	920e      	str	r2, [sp, #56]	; 0x38
  403c88:	9308      	str	r3, [sp, #32]
  403c8a:	e5c7      	b.n	40381c <_svfprintf_r+0xf38>
  403c8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
  403c8e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  403c90:	f1c3 0301 	rsb	r3, r3, #1
  403c94:	441a      	add	r2, r3
  403c96:	4613      	mov	r3, r2
  403c98:	e7d0      	b.n	403c3c <_svfprintf_r+0x1358>
  403c9a:	f01b 0301 	ands.w	r3, fp, #1
  403c9e:	9312      	str	r3, [sp, #72]	; 0x48
  403ca0:	f47f aee2 	bne.w	403a68 <_svfprintf_r+0x1184>
  403ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  403ca6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  403caa:	9308      	str	r3, [sp, #32]
  403cac:	e5b6      	b.n	40381c <_svfprintf_r+0xf38>
  403cae:	bf00      	nop
  403cb0:	66666667 	.word	0x66666667
  403cb4:	004087b8 	.word	0x004087b8
  403cb8:	004087d4 	.word	0x004087d4
  403cbc:	0040878c 	.word	0x0040878c
  403cc0:	00408788 	.word	0x00408788
  403cc4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  403cc6:	b913      	cbnz	r3, 403cce <_svfprintf_r+0x13ea>
  403cc8:	f01b 0f01 	tst.w	fp, #1
  403ccc:	d002      	beq.n	403cd4 <_svfprintf_r+0x13f0>
  403cce:	9b19      	ldr	r3, [sp, #100]	; 0x64
  403cd0:	3301      	adds	r3, #1
  403cd2:	e7d4      	b.n	403c7e <_svfprintf_r+0x139a>
  403cd4:	2301      	movs	r3, #1
  403cd6:	e73a      	b.n	403b4e <_svfprintf_r+0x126a>
  403cd8:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  403cda:	f89a 3001 	ldrb.w	r3, [sl, #1]
  403cde:	6828      	ldr	r0, [r5, #0]
  403ce0:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  403ce4:	900a      	str	r0, [sp, #40]	; 0x28
  403ce6:	4628      	mov	r0, r5
  403ce8:	3004      	adds	r0, #4
  403cea:	46a2      	mov	sl, r4
  403cec:	900f      	str	r0, [sp, #60]	; 0x3c
  403cee:	f7fe be51 	b.w	402994 <_svfprintf_r+0xb0>
  403cf2:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403cf6:	f7ff b867 	b.w	402dc8 <_svfprintf_r+0x4e4>
  403cfa:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403cfe:	f7ff ba15 	b.w	40312c <_svfprintf_r+0x848>
  403d02:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  403d06:	e6a6      	b.n	403a56 <_svfprintf_r+0x1172>
  403d08:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d0c:	f7ff b8eb 	b.w	402ee6 <_svfprintf_r+0x602>
  403d10:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  403d12:	230c      	movs	r3, #12
  403d14:	6013      	str	r3, [r2, #0]
  403d16:	f04f 33ff 	mov.w	r3, #4294967295
  403d1a:	9309      	str	r3, [sp, #36]	; 0x24
  403d1c:	f7fe bebd 	b.w	402a9a <_svfprintf_r+0x1b6>
  403d20:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d24:	f7ff b99a 	b.w	40305c <_svfprintf_r+0x778>
  403d28:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d2c:	f7ff b976 	b.w	40301c <_svfprintf_r+0x738>
  403d30:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d34:	f7ff b959 	b.w	402fea <_svfprintf_r+0x706>
  403d38:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  403d3c:	f7ff b912 	b.w	402f64 <_svfprintf_r+0x680>

00403d40 <__sprint_r.part.0>:
  403d40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403d44:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  403d46:	049c      	lsls	r4, r3, #18
  403d48:	4693      	mov	fp, r2
  403d4a:	d52f      	bpl.n	403dac <__sprint_r.part.0+0x6c>
  403d4c:	6893      	ldr	r3, [r2, #8]
  403d4e:	6812      	ldr	r2, [r2, #0]
  403d50:	b353      	cbz	r3, 403da8 <__sprint_r.part.0+0x68>
  403d52:	460e      	mov	r6, r1
  403d54:	4607      	mov	r7, r0
  403d56:	f102 0908 	add.w	r9, r2, #8
  403d5a:	e919 0420 	ldmdb	r9, {r5, sl}
  403d5e:	ea5f 089a 	movs.w	r8, sl, lsr #2
  403d62:	d017      	beq.n	403d94 <__sprint_r.part.0+0x54>
  403d64:	3d04      	subs	r5, #4
  403d66:	2400      	movs	r4, #0
  403d68:	e001      	b.n	403d6e <__sprint_r.part.0+0x2e>
  403d6a:	45a0      	cmp	r8, r4
  403d6c:	d010      	beq.n	403d90 <__sprint_r.part.0+0x50>
  403d6e:	4632      	mov	r2, r6
  403d70:	f855 1f04 	ldr.w	r1, [r5, #4]!
  403d74:	4638      	mov	r0, r7
  403d76:	f002 f87b 	bl	405e70 <_fputwc_r>
  403d7a:	1c43      	adds	r3, r0, #1
  403d7c:	f104 0401 	add.w	r4, r4, #1
  403d80:	d1f3      	bne.n	403d6a <__sprint_r.part.0+0x2a>
  403d82:	2300      	movs	r3, #0
  403d84:	f8cb 3008 	str.w	r3, [fp, #8]
  403d88:	f8cb 3004 	str.w	r3, [fp, #4]
  403d8c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403d90:	f8db 3008 	ldr.w	r3, [fp, #8]
  403d94:	f02a 0a03 	bic.w	sl, sl, #3
  403d98:	eba3 030a 	sub.w	r3, r3, sl
  403d9c:	f8cb 3008 	str.w	r3, [fp, #8]
  403da0:	f109 0908 	add.w	r9, r9, #8
  403da4:	2b00      	cmp	r3, #0
  403da6:	d1d8      	bne.n	403d5a <__sprint_r.part.0+0x1a>
  403da8:	2000      	movs	r0, #0
  403daa:	e7ea      	b.n	403d82 <__sprint_r.part.0+0x42>
  403dac:	f002 f9ca 	bl	406144 <__sfvwrite_r>
  403db0:	2300      	movs	r3, #0
  403db2:	f8cb 3008 	str.w	r3, [fp, #8]
  403db6:	f8cb 3004 	str.w	r3, [fp, #4]
  403dba:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403dbe:	bf00      	nop

00403dc0 <_vfiprintf_r>:
  403dc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403dc4:	b0ad      	sub	sp, #180	; 0xb4
  403dc6:	461d      	mov	r5, r3
  403dc8:	468b      	mov	fp, r1
  403dca:	4690      	mov	r8, r2
  403dcc:	9307      	str	r3, [sp, #28]
  403dce:	9006      	str	r0, [sp, #24]
  403dd0:	b118      	cbz	r0, 403dda <_vfiprintf_r+0x1a>
  403dd2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  403dd4:	2b00      	cmp	r3, #0
  403dd6:	f000 80f3 	beq.w	403fc0 <_vfiprintf_r+0x200>
  403dda:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403dde:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403de2:	07df      	lsls	r7, r3, #31
  403de4:	b281      	uxth	r1, r0
  403de6:	d402      	bmi.n	403dee <_vfiprintf_r+0x2e>
  403de8:	058e      	lsls	r6, r1, #22
  403dea:	f140 80fc 	bpl.w	403fe6 <_vfiprintf_r+0x226>
  403dee:	048c      	lsls	r4, r1, #18
  403df0:	d40a      	bmi.n	403e08 <_vfiprintf_r+0x48>
  403df2:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403df6:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  403dfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  403dfe:	f8ab 100c 	strh.w	r1, [fp, #12]
  403e02:	f8cb 3064 	str.w	r3, [fp, #100]	; 0x64
  403e06:	b289      	uxth	r1, r1
  403e08:	0708      	lsls	r0, r1, #28
  403e0a:	f140 80b3 	bpl.w	403f74 <_vfiprintf_r+0x1b4>
  403e0e:	f8db 3010 	ldr.w	r3, [fp, #16]
  403e12:	2b00      	cmp	r3, #0
  403e14:	f000 80ae 	beq.w	403f74 <_vfiprintf_r+0x1b4>
  403e18:	f001 031a 	and.w	r3, r1, #26
  403e1c:	2b0a      	cmp	r3, #10
  403e1e:	f000 80b5 	beq.w	403f8c <_vfiprintf_r+0x1cc>
  403e22:	2300      	movs	r3, #0
  403e24:	f10d 0970 	add.w	r9, sp, #112	; 0x70
  403e28:	930b      	str	r3, [sp, #44]	; 0x2c
  403e2a:	9311      	str	r3, [sp, #68]	; 0x44
  403e2c:	9310      	str	r3, [sp, #64]	; 0x40
  403e2e:	9303      	str	r3, [sp, #12]
  403e30:	f8cd 903c 	str.w	r9, [sp, #60]	; 0x3c
  403e34:	46ca      	mov	sl, r9
  403e36:	f8cd b010 	str.w	fp, [sp, #16]
  403e3a:	f898 3000 	ldrb.w	r3, [r8]
  403e3e:	4644      	mov	r4, r8
  403e40:	b1fb      	cbz	r3, 403e82 <_vfiprintf_r+0xc2>
  403e42:	2b25      	cmp	r3, #37	; 0x25
  403e44:	d102      	bne.n	403e4c <_vfiprintf_r+0x8c>
  403e46:	e01c      	b.n	403e82 <_vfiprintf_r+0xc2>
  403e48:	2b25      	cmp	r3, #37	; 0x25
  403e4a:	d003      	beq.n	403e54 <_vfiprintf_r+0x94>
  403e4c:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403e50:	2b00      	cmp	r3, #0
  403e52:	d1f9      	bne.n	403e48 <_vfiprintf_r+0x88>
  403e54:	eba4 0508 	sub.w	r5, r4, r8
  403e58:	b19d      	cbz	r5, 403e82 <_vfiprintf_r+0xc2>
  403e5a:	9b10      	ldr	r3, [sp, #64]	; 0x40
  403e5c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  403e5e:	f8ca 8000 	str.w	r8, [sl]
  403e62:	3301      	adds	r3, #1
  403e64:	442a      	add	r2, r5
  403e66:	2b07      	cmp	r3, #7
  403e68:	f8ca 5004 	str.w	r5, [sl, #4]
  403e6c:	9211      	str	r2, [sp, #68]	; 0x44
  403e6e:	9310      	str	r3, [sp, #64]	; 0x40
  403e70:	dd7a      	ble.n	403f68 <_vfiprintf_r+0x1a8>
  403e72:	2a00      	cmp	r2, #0
  403e74:	f040 84b0 	bne.w	4047d8 <_vfiprintf_r+0xa18>
  403e78:	9b03      	ldr	r3, [sp, #12]
  403e7a:	9210      	str	r2, [sp, #64]	; 0x40
  403e7c:	442b      	add	r3, r5
  403e7e:	46ca      	mov	sl, r9
  403e80:	9303      	str	r3, [sp, #12]
  403e82:	7823      	ldrb	r3, [r4, #0]
  403e84:	2b00      	cmp	r3, #0
  403e86:	f000 83e0 	beq.w	40464a <_vfiprintf_r+0x88a>
  403e8a:	2000      	movs	r0, #0
  403e8c:	f04f 0300 	mov.w	r3, #0
  403e90:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  403e94:	f104 0801 	add.w	r8, r4, #1
  403e98:	7862      	ldrb	r2, [r4, #1]
  403e9a:	4605      	mov	r5, r0
  403e9c:	4606      	mov	r6, r0
  403e9e:	4603      	mov	r3, r0
  403ea0:	f04f 34ff 	mov.w	r4, #4294967295
  403ea4:	f108 0801 	add.w	r8, r8, #1
  403ea8:	f1a2 0120 	sub.w	r1, r2, #32
  403eac:	2958      	cmp	r1, #88	; 0x58
  403eae:	f200 82de 	bhi.w	40446e <_vfiprintf_r+0x6ae>
  403eb2:	e8df f011 	tbh	[pc, r1, lsl #1]
  403eb6:	0221      	.short	0x0221
  403eb8:	02dc02dc 	.word	0x02dc02dc
  403ebc:	02dc0229 	.word	0x02dc0229
  403ec0:	02dc02dc 	.word	0x02dc02dc
  403ec4:	02dc02dc 	.word	0x02dc02dc
  403ec8:	028902dc 	.word	0x028902dc
  403ecc:	02dc0295 	.word	0x02dc0295
  403ed0:	02bd00a2 	.word	0x02bd00a2
  403ed4:	019f02dc 	.word	0x019f02dc
  403ed8:	01a401a4 	.word	0x01a401a4
  403edc:	01a401a4 	.word	0x01a401a4
  403ee0:	01a401a4 	.word	0x01a401a4
  403ee4:	01a401a4 	.word	0x01a401a4
  403ee8:	02dc01a4 	.word	0x02dc01a4
  403eec:	02dc02dc 	.word	0x02dc02dc
  403ef0:	02dc02dc 	.word	0x02dc02dc
  403ef4:	02dc02dc 	.word	0x02dc02dc
  403ef8:	02dc02dc 	.word	0x02dc02dc
  403efc:	01b202dc 	.word	0x01b202dc
  403f00:	02dc02dc 	.word	0x02dc02dc
  403f04:	02dc02dc 	.word	0x02dc02dc
  403f08:	02dc02dc 	.word	0x02dc02dc
  403f0c:	02dc02dc 	.word	0x02dc02dc
  403f10:	02dc02dc 	.word	0x02dc02dc
  403f14:	02dc0197 	.word	0x02dc0197
  403f18:	02dc02dc 	.word	0x02dc02dc
  403f1c:	02dc02dc 	.word	0x02dc02dc
  403f20:	02dc019b 	.word	0x02dc019b
  403f24:	025302dc 	.word	0x025302dc
  403f28:	02dc02dc 	.word	0x02dc02dc
  403f2c:	02dc02dc 	.word	0x02dc02dc
  403f30:	02dc02dc 	.word	0x02dc02dc
  403f34:	02dc02dc 	.word	0x02dc02dc
  403f38:	02dc02dc 	.word	0x02dc02dc
  403f3c:	021b025a 	.word	0x021b025a
  403f40:	02dc02dc 	.word	0x02dc02dc
  403f44:	026e02dc 	.word	0x026e02dc
  403f48:	02dc021b 	.word	0x02dc021b
  403f4c:	027302dc 	.word	0x027302dc
  403f50:	01f502dc 	.word	0x01f502dc
  403f54:	02090182 	.word	0x02090182
  403f58:	02dc02d7 	.word	0x02dc02d7
  403f5c:	02dc029a 	.word	0x02dc029a
  403f60:	02dc00a7 	.word	0x02dc00a7
  403f64:	022e02dc 	.word	0x022e02dc
  403f68:	f10a 0a08 	add.w	sl, sl, #8
  403f6c:	9b03      	ldr	r3, [sp, #12]
  403f6e:	442b      	add	r3, r5
  403f70:	9303      	str	r3, [sp, #12]
  403f72:	e786      	b.n	403e82 <_vfiprintf_r+0xc2>
  403f74:	4659      	mov	r1, fp
  403f76:	9806      	ldr	r0, [sp, #24]
  403f78:	f000 fdac 	bl	404ad4 <__swsetup_r>
  403f7c:	bb18      	cbnz	r0, 403fc6 <_vfiprintf_r+0x206>
  403f7e:	f8bb 100c 	ldrh.w	r1, [fp, #12]
  403f82:	f001 031a 	and.w	r3, r1, #26
  403f86:	2b0a      	cmp	r3, #10
  403f88:	f47f af4b 	bne.w	403e22 <_vfiprintf_r+0x62>
  403f8c:	f9bb 300e 	ldrsh.w	r3, [fp, #14]
  403f90:	2b00      	cmp	r3, #0
  403f92:	f6ff af46 	blt.w	403e22 <_vfiprintf_r+0x62>
  403f96:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403f9a:	07db      	lsls	r3, r3, #31
  403f9c:	d405      	bmi.n	403faa <_vfiprintf_r+0x1ea>
  403f9e:	058f      	lsls	r7, r1, #22
  403fa0:	d403      	bmi.n	403faa <_vfiprintf_r+0x1ea>
  403fa2:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403fa6:	f002 fa91 	bl	4064cc <__retarget_lock_release_recursive>
  403faa:	462b      	mov	r3, r5
  403fac:	4642      	mov	r2, r8
  403fae:	4659      	mov	r1, fp
  403fb0:	9806      	ldr	r0, [sp, #24]
  403fb2:	f000 fd4d 	bl	404a50 <__sbprintf>
  403fb6:	9003      	str	r0, [sp, #12]
  403fb8:	9803      	ldr	r0, [sp, #12]
  403fba:	b02d      	add	sp, #180	; 0xb4
  403fbc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fc0:	f001 feb4 	bl	405d2c <__sinit>
  403fc4:	e709      	b.n	403dda <_vfiprintf_r+0x1a>
  403fc6:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  403fca:	07d9      	lsls	r1, r3, #31
  403fcc:	d404      	bmi.n	403fd8 <_vfiprintf_r+0x218>
  403fce:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  403fd2:	059a      	lsls	r2, r3, #22
  403fd4:	f140 84aa 	bpl.w	40492c <_vfiprintf_r+0xb6c>
  403fd8:	f04f 33ff 	mov.w	r3, #4294967295
  403fdc:	9303      	str	r3, [sp, #12]
  403fde:	9803      	ldr	r0, [sp, #12]
  403fe0:	b02d      	add	sp, #180	; 0xb4
  403fe2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  403fe6:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  403fea:	f002 fa6d 	bl	4064c8 <__retarget_lock_acquire_recursive>
  403fee:	f9bb 000c 	ldrsh.w	r0, [fp, #12]
  403ff2:	b281      	uxth	r1, r0
  403ff4:	e6fb      	b.n	403dee <_vfiprintf_r+0x2e>
  403ff6:	4276      	negs	r6, r6
  403ff8:	9207      	str	r2, [sp, #28]
  403ffa:	f043 0304 	orr.w	r3, r3, #4
  403ffe:	f898 2000 	ldrb.w	r2, [r8]
  404002:	e74f      	b.n	403ea4 <_vfiprintf_r+0xe4>
  404004:	9608      	str	r6, [sp, #32]
  404006:	069e      	lsls	r6, r3, #26
  404008:	f100 8450 	bmi.w	4048ac <_vfiprintf_r+0xaec>
  40400c:	9907      	ldr	r1, [sp, #28]
  40400e:	06dd      	lsls	r5, r3, #27
  404010:	460a      	mov	r2, r1
  404012:	f100 83ef 	bmi.w	4047f4 <_vfiprintf_r+0xa34>
  404016:	0658      	lsls	r0, r3, #25
  404018:	f140 83ec 	bpl.w	4047f4 <_vfiprintf_r+0xa34>
  40401c:	880e      	ldrh	r6, [r1, #0]
  40401e:	3104      	adds	r1, #4
  404020:	2700      	movs	r7, #0
  404022:	2201      	movs	r2, #1
  404024:	9107      	str	r1, [sp, #28]
  404026:	f04f 0100 	mov.w	r1, #0
  40402a:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  40402e:	2500      	movs	r5, #0
  404030:	1c61      	adds	r1, r4, #1
  404032:	f000 8116 	beq.w	404262 <_vfiprintf_r+0x4a2>
  404036:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  40403a:	9102      	str	r1, [sp, #8]
  40403c:	ea56 0107 	orrs.w	r1, r6, r7
  404040:	f040 8114 	bne.w	40426c <_vfiprintf_r+0x4ac>
  404044:	2c00      	cmp	r4, #0
  404046:	f040 835c 	bne.w	404702 <_vfiprintf_r+0x942>
  40404a:	2a00      	cmp	r2, #0
  40404c:	f040 83b7 	bne.w	4047be <_vfiprintf_r+0x9fe>
  404050:	f013 0301 	ands.w	r3, r3, #1
  404054:	9305      	str	r3, [sp, #20]
  404056:	f000 8457 	beq.w	404908 <_vfiprintf_r+0xb48>
  40405a:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  40405e:	2330      	movs	r3, #48	; 0x30
  404060:	f80b 3d41 	strb.w	r3, [fp, #-65]!
  404064:	9b05      	ldr	r3, [sp, #20]
  404066:	42a3      	cmp	r3, r4
  404068:	bfb8      	it	lt
  40406a:	4623      	movlt	r3, r4
  40406c:	9301      	str	r3, [sp, #4]
  40406e:	b10d      	cbz	r5, 404074 <_vfiprintf_r+0x2b4>
  404070:	3301      	adds	r3, #1
  404072:	9301      	str	r3, [sp, #4]
  404074:	9b02      	ldr	r3, [sp, #8]
  404076:	f013 0302 	ands.w	r3, r3, #2
  40407a:	9309      	str	r3, [sp, #36]	; 0x24
  40407c:	d002      	beq.n	404084 <_vfiprintf_r+0x2c4>
  40407e:	9b01      	ldr	r3, [sp, #4]
  404080:	3302      	adds	r3, #2
  404082:	9301      	str	r3, [sp, #4]
  404084:	9b02      	ldr	r3, [sp, #8]
  404086:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  40408a:	930a      	str	r3, [sp, #40]	; 0x28
  40408c:	f040 8217 	bne.w	4044be <_vfiprintf_r+0x6fe>
  404090:	9b08      	ldr	r3, [sp, #32]
  404092:	9a01      	ldr	r2, [sp, #4]
  404094:	1a9d      	subs	r5, r3, r2
  404096:	2d00      	cmp	r5, #0
  404098:	f340 8211 	ble.w	4044be <_vfiprintf_r+0x6fe>
  40409c:	2d10      	cmp	r5, #16
  40409e:	f340 8490 	ble.w	4049c2 <_vfiprintf_r+0xc02>
  4040a2:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4040a4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4040a6:	4ec4      	ldr	r6, [pc, #784]	; (4043b8 <_vfiprintf_r+0x5f8>)
  4040a8:	46d6      	mov	lr, sl
  4040aa:	2710      	movs	r7, #16
  4040ac:	46a2      	mov	sl, r4
  4040ae:	4619      	mov	r1, r3
  4040b0:	9c06      	ldr	r4, [sp, #24]
  4040b2:	e007      	b.n	4040c4 <_vfiprintf_r+0x304>
  4040b4:	f101 0c02 	add.w	ip, r1, #2
  4040b8:	f10e 0e08 	add.w	lr, lr, #8
  4040bc:	4601      	mov	r1, r0
  4040be:	3d10      	subs	r5, #16
  4040c0:	2d10      	cmp	r5, #16
  4040c2:	dd11      	ble.n	4040e8 <_vfiprintf_r+0x328>
  4040c4:	1c48      	adds	r0, r1, #1
  4040c6:	3210      	adds	r2, #16
  4040c8:	2807      	cmp	r0, #7
  4040ca:	9211      	str	r2, [sp, #68]	; 0x44
  4040cc:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4040d0:	9010      	str	r0, [sp, #64]	; 0x40
  4040d2:	ddef      	ble.n	4040b4 <_vfiprintf_r+0x2f4>
  4040d4:	2a00      	cmp	r2, #0
  4040d6:	f040 81e4 	bne.w	4044a2 <_vfiprintf_r+0x6e2>
  4040da:	3d10      	subs	r5, #16
  4040dc:	2d10      	cmp	r5, #16
  4040de:	4611      	mov	r1, r2
  4040e0:	f04f 0c01 	mov.w	ip, #1
  4040e4:	46ce      	mov	lr, r9
  4040e6:	dced      	bgt.n	4040c4 <_vfiprintf_r+0x304>
  4040e8:	4654      	mov	r4, sl
  4040ea:	4661      	mov	r1, ip
  4040ec:	46f2      	mov	sl, lr
  4040ee:	442a      	add	r2, r5
  4040f0:	2907      	cmp	r1, #7
  4040f2:	9211      	str	r2, [sp, #68]	; 0x44
  4040f4:	f8ca 6000 	str.w	r6, [sl]
  4040f8:	f8ca 5004 	str.w	r5, [sl, #4]
  4040fc:	9110      	str	r1, [sp, #64]	; 0x40
  4040fe:	f300 82ec 	bgt.w	4046da <_vfiprintf_r+0x91a>
  404102:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  404106:	f10a 0a08 	add.w	sl, sl, #8
  40410a:	1c48      	adds	r0, r1, #1
  40410c:	2d00      	cmp	r5, #0
  40410e:	f040 81de 	bne.w	4044ce <_vfiprintf_r+0x70e>
  404112:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404114:	2b00      	cmp	r3, #0
  404116:	f000 81f8 	beq.w	40450a <_vfiprintf_r+0x74a>
  40411a:	3202      	adds	r2, #2
  40411c:	a90e      	add	r1, sp, #56	; 0x38
  40411e:	2302      	movs	r3, #2
  404120:	2807      	cmp	r0, #7
  404122:	9211      	str	r2, [sp, #68]	; 0x44
  404124:	9010      	str	r0, [sp, #64]	; 0x40
  404126:	e88a 000a 	stmia.w	sl, {r1, r3}
  40412a:	f340 81ea 	ble.w	404502 <_vfiprintf_r+0x742>
  40412e:	2a00      	cmp	r2, #0
  404130:	f040 838c 	bne.w	40484c <_vfiprintf_r+0xa8c>
  404134:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404136:	2b80      	cmp	r3, #128	; 0x80
  404138:	f04f 0001 	mov.w	r0, #1
  40413c:	4611      	mov	r1, r2
  40413e:	46ca      	mov	sl, r9
  404140:	f040 81e7 	bne.w	404512 <_vfiprintf_r+0x752>
  404144:	9b08      	ldr	r3, [sp, #32]
  404146:	9d01      	ldr	r5, [sp, #4]
  404148:	1b5e      	subs	r6, r3, r5
  40414a:	2e00      	cmp	r6, #0
  40414c:	f340 81e1 	ble.w	404512 <_vfiprintf_r+0x752>
  404150:	2e10      	cmp	r6, #16
  404152:	4d9a      	ldr	r5, [pc, #616]	; (4043bc <_vfiprintf_r+0x5fc>)
  404154:	f340 8450 	ble.w	4049f8 <_vfiprintf_r+0xc38>
  404158:	46d4      	mov	ip, sl
  40415a:	2710      	movs	r7, #16
  40415c:	46a2      	mov	sl, r4
  40415e:	9c06      	ldr	r4, [sp, #24]
  404160:	e007      	b.n	404172 <_vfiprintf_r+0x3b2>
  404162:	f101 0e02 	add.w	lr, r1, #2
  404166:	f10c 0c08 	add.w	ip, ip, #8
  40416a:	4601      	mov	r1, r0
  40416c:	3e10      	subs	r6, #16
  40416e:	2e10      	cmp	r6, #16
  404170:	dd11      	ble.n	404196 <_vfiprintf_r+0x3d6>
  404172:	1c48      	adds	r0, r1, #1
  404174:	3210      	adds	r2, #16
  404176:	2807      	cmp	r0, #7
  404178:	9211      	str	r2, [sp, #68]	; 0x44
  40417a:	e88c 00a0 	stmia.w	ip, {r5, r7}
  40417e:	9010      	str	r0, [sp, #64]	; 0x40
  404180:	ddef      	ble.n	404162 <_vfiprintf_r+0x3a2>
  404182:	2a00      	cmp	r2, #0
  404184:	f040 829d 	bne.w	4046c2 <_vfiprintf_r+0x902>
  404188:	3e10      	subs	r6, #16
  40418a:	2e10      	cmp	r6, #16
  40418c:	f04f 0e01 	mov.w	lr, #1
  404190:	4611      	mov	r1, r2
  404192:	46cc      	mov	ip, r9
  404194:	dced      	bgt.n	404172 <_vfiprintf_r+0x3b2>
  404196:	4654      	mov	r4, sl
  404198:	46e2      	mov	sl, ip
  40419a:	4432      	add	r2, r6
  40419c:	f1be 0f07 	cmp.w	lr, #7
  4041a0:	9211      	str	r2, [sp, #68]	; 0x44
  4041a2:	e88a 0060 	stmia.w	sl, {r5, r6}
  4041a6:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4041aa:	f300 8369 	bgt.w	404880 <_vfiprintf_r+0xac0>
  4041ae:	f10a 0a08 	add.w	sl, sl, #8
  4041b2:	f10e 0001 	add.w	r0, lr, #1
  4041b6:	4671      	mov	r1, lr
  4041b8:	e1ab      	b.n	404512 <_vfiprintf_r+0x752>
  4041ba:	9608      	str	r6, [sp, #32]
  4041bc:	f013 0220 	ands.w	r2, r3, #32
  4041c0:	f040 838c 	bne.w	4048dc <_vfiprintf_r+0xb1c>
  4041c4:	f013 0110 	ands.w	r1, r3, #16
  4041c8:	f040 831a 	bne.w	404800 <_vfiprintf_r+0xa40>
  4041cc:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  4041d0:	f000 8316 	beq.w	404800 <_vfiprintf_r+0xa40>
  4041d4:	9807      	ldr	r0, [sp, #28]
  4041d6:	460a      	mov	r2, r1
  4041d8:	4601      	mov	r1, r0
  4041da:	3104      	adds	r1, #4
  4041dc:	8806      	ldrh	r6, [r0, #0]
  4041de:	9107      	str	r1, [sp, #28]
  4041e0:	2700      	movs	r7, #0
  4041e2:	e720      	b.n	404026 <_vfiprintf_r+0x266>
  4041e4:	9608      	str	r6, [sp, #32]
  4041e6:	f043 0310 	orr.w	r3, r3, #16
  4041ea:	e7e7      	b.n	4041bc <_vfiprintf_r+0x3fc>
  4041ec:	9608      	str	r6, [sp, #32]
  4041ee:	f043 0310 	orr.w	r3, r3, #16
  4041f2:	e708      	b.n	404006 <_vfiprintf_r+0x246>
  4041f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4041f8:	f898 2000 	ldrb.w	r2, [r8]
  4041fc:	e652      	b.n	403ea4 <_vfiprintf_r+0xe4>
  4041fe:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404202:	2600      	movs	r6, #0
  404204:	f818 2b01 	ldrb.w	r2, [r8], #1
  404208:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  40420c:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  404210:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404214:	2909      	cmp	r1, #9
  404216:	d9f5      	bls.n	404204 <_vfiprintf_r+0x444>
  404218:	e646      	b.n	403ea8 <_vfiprintf_r+0xe8>
  40421a:	9608      	str	r6, [sp, #32]
  40421c:	2800      	cmp	r0, #0
  40421e:	f040 8408 	bne.w	404a32 <_vfiprintf_r+0xc72>
  404222:	f043 0310 	orr.w	r3, r3, #16
  404226:	069e      	lsls	r6, r3, #26
  404228:	f100 834c 	bmi.w	4048c4 <_vfiprintf_r+0xb04>
  40422c:	06dd      	lsls	r5, r3, #27
  40422e:	f100 82f3 	bmi.w	404818 <_vfiprintf_r+0xa58>
  404232:	0658      	lsls	r0, r3, #25
  404234:	f140 82f0 	bpl.w	404818 <_vfiprintf_r+0xa58>
  404238:	9d07      	ldr	r5, [sp, #28]
  40423a:	f9b5 6000 	ldrsh.w	r6, [r5]
  40423e:	462a      	mov	r2, r5
  404240:	17f7      	asrs	r7, r6, #31
  404242:	3204      	adds	r2, #4
  404244:	4630      	mov	r0, r6
  404246:	4639      	mov	r1, r7
  404248:	9207      	str	r2, [sp, #28]
  40424a:	2800      	cmp	r0, #0
  40424c:	f171 0200 	sbcs.w	r2, r1, #0
  404250:	f2c0 835d 	blt.w	40490e <_vfiprintf_r+0xb4e>
  404254:	1c61      	adds	r1, r4, #1
  404256:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40425a:	f04f 0201 	mov.w	r2, #1
  40425e:	f47f aeea 	bne.w	404036 <_vfiprintf_r+0x276>
  404262:	ea56 0107 	orrs.w	r1, r6, r7
  404266:	f000 824d 	beq.w	404704 <_vfiprintf_r+0x944>
  40426a:	9302      	str	r3, [sp, #8]
  40426c:	2a01      	cmp	r2, #1
  40426e:	f000 828c 	beq.w	40478a <_vfiprintf_r+0x9ca>
  404272:	2a02      	cmp	r2, #2
  404274:	f040 825c 	bne.w	404730 <_vfiprintf_r+0x970>
  404278:	980b      	ldr	r0, [sp, #44]	; 0x2c
  40427a:	46cb      	mov	fp, r9
  40427c:	0933      	lsrs	r3, r6, #4
  40427e:	f006 010f 	and.w	r1, r6, #15
  404282:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  404286:	093a      	lsrs	r2, r7, #4
  404288:	461e      	mov	r6, r3
  40428a:	4617      	mov	r7, r2
  40428c:	5c43      	ldrb	r3, [r0, r1]
  40428e:	f80b 3d01 	strb.w	r3, [fp, #-1]!
  404292:	ea56 0307 	orrs.w	r3, r6, r7
  404296:	d1f1      	bne.n	40427c <_vfiprintf_r+0x4bc>
  404298:	eba9 030b 	sub.w	r3, r9, fp
  40429c:	9305      	str	r3, [sp, #20]
  40429e:	e6e1      	b.n	404064 <_vfiprintf_r+0x2a4>
  4042a0:	2800      	cmp	r0, #0
  4042a2:	f040 83c0 	bne.w	404a26 <_vfiprintf_r+0xc66>
  4042a6:	0699      	lsls	r1, r3, #26
  4042a8:	f100 8367 	bmi.w	40497a <_vfiprintf_r+0xbba>
  4042ac:	06da      	lsls	r2, r3, #27
  4042ae:	f100 80f1 	bmi.w	404494 <_vfiprintf_r+0x6d4>
  4042b2:	065b      	lsls	r3, r3, #25
  4042b4:	f140 80ee 	bpl.w	404494 <_vfiprintf_r+0x6d4>
  4042b8:	9a07      	ldr	r2, [sp, #28]
  4042ba:	6813      	ldr	r3, [r2, #0]
  4042bc:	3204      	adds	r2, #4
  4042be:	9207      	str	r2, [sp, #28]
  4042c0:	f8bd 200c 	ldrh.w	r2, [sp, #12]
  4042c4:	801a      	strh	r2, [r3, #0]
  4042c6:	e5b8      	b.n	403e3a <_vfiprintf_r+0x7a>
  4042c8:	9807      	ldr	r0, [sp, #28]
  4042ca:	4a3d      	ldr	r2, [pc, #244]	; (4043c0 <_vfiprintf_r+0x600>)
  4042cc:	9608      	str	r6, [sp, #32]
  4042ce:	920b      	str	r2, [sp, #44]	; 0x2c
  4042d0:	6806      	ldr	r6, [r0, #0]
  4042d2:	2278      	movs	r2, #120	; 0x78
  4042d4:	2130      	movs	r1, #48	; 0x30
  4042d6:	3004      	adds	r0, #4
  4042d8:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4042dc:	f043 0302 	orr.w	r3, r3, #2
  4042e0:	9007      	str	r0, [sp, #28]
  4042e2:	2700      	movs	r7, #0
  4042e4:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4042e8:	2202      	movs	r2, #2
  4042ea:	e69c      	b.n	404026 <_vfiprintf_r+0x266>
  4042ec:	9608      	str	r6, [sp, #32]
  4042ee:	2800      	cmp	r0, #0
  4042f0:	d099      	beq.n	404226 <_vfiprintf_r+0x466>
  4042f2:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  4042f6:	e796      	b.n	404226 <_vfiprintf_r+0x466>
  4042f8:	f898 2000 	ldrb.w	r2, [r8]
  4042fc:	2d00      	cmp	r5, #0
  4042fe:	f47f add1 	bne.w	403ea4 <_vfiprintf_r+0xe4>
  404302:	2001      	movs	r0, #1
  404304:	2520      	movs	r5, #32
  404306:	e5cd      	b.n	403ea4 <_vfiprintf_r+0xe4>
  404308:	f043 0301 	orr.w	r3, r3, #1
  40430c:	f898 2000 	ldrb.w	r2, [r8]
  404310:	e5c8      	b.n	403ea4 <_vfiprintf_r+0xe4>
  404312:	9608      	str	r6, [sp, #32]
  404314:	2800      	cmp	r0, #0
  404316:	f040 8393 	bne.w	404a40 <_vfiprintf_r+0xc80>
  40431a:	4929      	ldr	r1, [pc, #164]	; (4043c0 <_vfiprintf_r+0x600>)
  40431c:	910b      	str	r1, [sp, #44]	; 0x2c
  40431e:	069f      	lsls	r7, r3, #26
  404320:	f100 82e8 	bmi.w	4048f4 <_vfiprintf_r+0xb34>
  404324:	9807      	ldr	r0, [sp, #28]
  404326:	06de      	lsls	r6, r3, #27
  404328:	4601      	mov	r1, r0
  40432a:	f100 8270 	bmi.w	40480e <_vfiprintf_r+0xa4e>
  40432e:	065d      	lsls	r5, r3, #25
  404330:	f140 826d 	bpl.w	40480e <_vfiprintf_r+0xa4e>
  404334:	3104      	adds	r1, #4
  404336:	8806      	ldrh	r6, [r0, #0]
  404338:	9107      	str	r1, [sp, #28]
  40433a:	2700      	movs	r7, #0
  40433c:	07d8      	lsls	r0, r3, #31
  40433e:	f140 8222 	bpl.w	404786 <_vfiprintf_r+0x9c6>
  404342:	ea56 0107 	orrs.w	r1, r6, r7
  404346:	f000 821e 	beq.w	404786 <_vfiprintf_r+0x9c6>
  40434a:	2130      	movs	r1, #48	; 0x30
  40434c:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  404350:	f043 0302 	orr.w	r3, r3, #2
  404354:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  404358:	2202      	movs	r2, #2
  40435a:	e664      	b.n	404026 <_vfiprintf_r+0x266>
  40435c:	9608      	str	r6, [sp, #32]
  40435e:	2800      	cmp	r0, #0
  404360:	f040 836b 	bne.w	404a3a <_vfiprintf_r+0xc7a>
  404364:	4917      	ldr	r1, [pc, #92]	; (4043c4 <_vfiprintf_r+0x604>)
  404366:	910b      	str	r1, [sp, #44]	; 0x2c
  404368:	e7d9      	b.n	40431e <_vfiprintf_r+0x55e>
  40436a:	9907      	ldr	r1, [sp, #28]
  40436c:	9608      	str	r6, [sp, #32]
  40436e:	680a      	ldr	r2, [r1, #0]
  404370:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404374:	f04f 0000 	mov.w	r0, #0
  404378:	460a      	mov	r2, r1
  40437a:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  40437e:	3204      	adds	r2, #4
  404380:	2001      	movs	r0, #1
  404382:	9001      	str	r0, [sp, #4]
  404384:	9207      	str	r2, [sp, #28]
  404386:	9005      	str	r0, [sp, #20]
  404388:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  40438c:	9302      	str	r3, [sp, #8]
  40438e:	2400      	movs	r4, #0
  404390:	e670      	b.n	404074 <_vfiprintf_r+0x2b4>
  404392:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404396:	f898 2000 	ldrb.w	r2, [r8]
  40439a:	e583      	b.n	403ea4 <_vfiprintf_r+0xe4>
  40439c:	f898 2000 	ldrb.w	r2, [r8]
  4043a0:	2a6c      	cmp	r2, #108	; 0x6c
  4043a2:	bf03      	ittte	eq
  4043a4:	f898 2001 	ldrbeq.w	r2, [r8, #1]
  4043a8:	f043 0320 	orreq.w	r3, r3, #32
  4043ac:	f108 0801 	addeq.w	r8, r8, #1
  4043b0:	f043 0310 	orrne.w	r3, r3, #16
  4043b4:	e576      	b.n	403ea4 <_vfiprintf_r+0xe4>
  4043b6:	bf00      	nop
  4043b8:	004087e4 	.word	0x004087e4
  4043bc:	004087f4 	.word	0x004087f4
  4043c0:	004087a4 	.word	0x004087a4
  4043c4:	00408790 	.word	0x00408790
  4043c8:	9907      	ldr	r1, [sp, #28]
  4043ca:	680e      	ldr	r6, [r1, #0]
  4043cc:	460a      	mov	r2, r1
  4043ce:	2e00      	cmp	r6, #0
  4043d0:	f102 0204 	add.w	r2, r2, #4
  4043d4:	f6ff ae0f 	blt.w	403ff6 <_vfiprintf_r+0x236>
  4043d8:	9207      	str	r2, [sp, #28]
  4043da:	f898 2000 	ldrb.w	r2, [r8]
  4043de:	e561      	b.n	403ea4 <_vfiprintf_r+0xe4>
  4043e0:	f898 2000 	ldrb.w	r2, [r8]
  4043e4:	2001      	movs	r0, #1
  4043e6:	252b      	movs	r5, #43	; 0x2b
  4043e8:	e55c      	b.n	403ea4 <_vfiprintf_r+0xe4>
  4043ea:	9907      	ldr	r1, [sp, #28]
  4043ec:	9608      	str	r6, [sp, #32]
  4043ee:	f8d1 b000 	ldr.w	fp, [r1]
  4043f2:	f04f 0200 	mov.w	r2, #0
  4043f6:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4043fa:	1d0e      	adds	r6, r1, #4
  4043fc:	f1bb 0f00 	cmp.w	fp, #0
  404400:	f000 82e5 	beq.w	4049ce <_vfiprintf_r+0xc0e>
  404404:	1c67      	adds	r7, r4, #1
  404406:	f000 82c4 	beq.w	404992 <_vfiprintf_r+0xbd2>
  40440a:	4622      	mov	r2, r4
  40440c:	2100      	movs	r1, #0
  40440e:	4658      	mov	r0, fp
  404410:	9301      	str	r3, [sp, #4]
  404412:	f002 fba5 	bl	406b60 <memchr>
  404416:	9b01      	ldr	r3, [sp, #4]
  404418:	2800      	cmp	r0, #0
  40441a:	f000 82e5 	beq.w	4049e8 <_vfiprintf_r+0xc28>
  40441e:	eba0 020b 	sub.w	r2, r0, fp
  404422:	9205      	str	r2, [sp, #20]
  404424:	9607      	str	r6, [sp, #28]
  404426:	9302      	str	r3, [sp, #8]
  404428:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40442c:	2400      	movs	r4, #0
  40442e:	e619      	b.n	404064 <_vfiprintf_r+0x2a4>
  404430:	f898 2000 	ldrb.w	r2, [r8]
  404434:	2a2a      	cmp	r2, #42	; 0x2a
  404436:	f108 0701 	add.w	r7, r8, #1
  40443a:	f000 82e9 	beq.w	404a10 <_vfiprintf_r+0xc50>
  40443e:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  404442:	2909      	cmp	r1, #9
  404444:	46b8      	mov	r8, r7
  404446:	f04f 0400 	mov.w	r4, #0
  40444a:	f63f ad2d 	bhi.w	403ea8 <_vfiprintf_r+0xe8>
  40444e:	f818 2b01 	ldrb.w	r2, [r8], #1
  404452:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404456:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  40445a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  40445e:	2909      	cmp	r1, #9
  404460:	d9f5      	bls.n	40444e <_vfiprintf_r+0x68e>
  404462:	e521      	b.n	403ea8 <_vfiprintf_r+0xe8>
  404464:	f043 0320 	orr.w	r3, r3, #32
  404468:	f898 2000 	ldrb.w	r2, [r8]
  40446c:	e51a      	b.n	403ea4 <_vfiprintf_r+0xe4>
  40446e:	9608      	str	r6, [sp, #32]
  404470:	2800      	cmp	r0, #0
  404472:	f040 82db 	bne.w	404a2c <_vfiprintf_r+0xc6c>
  404476:	2a00      	cmp	r2, #0
  404478:	f000 80e7 	beq.w	40464a <_vfiprintf_r+0x88a>
  40447c:	2101      	movs	r1, #1
  40447e:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  404482:	f04f 0200 	mov.w	r2, #0
  404486:	9101      	str	r1, [sp, #4]
  404488:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  40448c:	9105      	str	r1, [sp, #20]
  40448e:	f10d 0b48 	add.w	fp, sp, #72	; 0x48
  404492:	e77b      	b.n	40438c <_vfiprintf_r+0x5cc>
  404494:	9a07      	ldr	r2, [sp, #28]
  404496:	6813      	ldr	r3, [r2, #0]
  404498:	3204      	adds	r2, #4
  40449a:	9207      	str	r2, [sp, #28]
  40449c:	9a03      	ldr	r2, [sp, #12]
  40449e:	601a      	str	r2, [r3, #0]
  4044a0:	e4cb      	b.n	403e3a <_vfiprintf_r+0x7a>
  4044a2:	aa0f      	add	r2, sp, #60	; 0x3c
  4044a4:	9904      	ldr	r1, [sp, #16]
  4044a6:	4620      	mov	r0, r4
  4044a8:	f7ff fc4a 	bl	403d40 <__sprint_r.part.0>
  4044ac:	2800      	cmp	r0, #0
  4044ae:	f040 8139 	bne.w	404724 <_vfiprintf_r+0x964>
  4044b2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4044b4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044b6:	f101 0c01 	add.w	ip, r1, #1
  4044ba:	46ce      	mov	lr, r9
  4044bc:	e5ff      	b.n	4040be <_vfiprintf_r+0x2fe>
  4044be:	9910      	ldr	r1, [sp, #64]	; 0x40
  4044c0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4044c2:	1c48      	adds	r0, r1, #1
  4044c4:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4044c8:	2d00      	cmp	r5, #0
  4044ca:	f43f ae22 	beq.w	404112 <_vfiprintf_r+0x352>
  4044ce:	3201      	adds	r2, #1
  4044d0:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  4044d4:	2101      	movs	r1, #1
  4044d6:	2807      	cmp	r0, #7
  4044d8:	9211      	str	r2, [sp, #68]	; 0x44
  4044da:	9010      	str	r0, [sp, #64]	; 0x40
  4044dc:	f8ca 5000 	str.w	r5, [sl]
  4044e0:	f8ca 1004 	str.w	r1, [sl, #4]
  4044e4:	f340 8108 	ble.w	4046f8 <_vfiprintf_r+0x938>
  4044e8:	2a00      	cmp	r2, #0
  4044ea:	f040 81bc 	bne.w	404866 <_vfiprintf_r+0xaa6>
  4044ee:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4044f0:	2b00      	cmp	r3, #0
  4044f2:	f43f ae1f 	beq.w	404134 <_vfiprintf_r+0x374>
  4044f6:	ab0e      	add	r3, sp, #56	; 0x38
  4044f8:	2202      	movs	r2, #2
  4044fa:	4608      	mov	r0, r1
  4044fc:	931c      	str	r3, [sp, #112]	; 0x70
  4044fe:	921d      	str	r2, [sp, #116]	; 0x74
  404500:	46ca      	mov	sl, r9
  404502:	4601      	mov	r1, r0
  404504:	f10a 0a08 	add.w	sl, sl, #8
  404508:	3001      	adds	r0, #1
  40450a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40450c:	2b80      	cmp	r3, #128	; 0x80
  40450e:	f43f ae19 	beq.w	404144 <_vfiprintf_r+0x384>
  404512:	9b05      	ldr	r3, [sp, #20]
  404514:	1ae4      	subs	r4, r4, r3
  404516:	2c00      	cmp	r4, #0
  404518:	dd2e      	ble.n	404578 <_vfiprintf_r+0x7b8>
  40451a:	2c10      	cmp	r4, #16
  40451c:	4db3      	ldr	r5, [pc, #716]	; (4047ec <_vfiprintf_r+0xa2c>)
  40451e:	dd1e      	ble.n	40455e <_vfiprintf_r+0x79e>
  404520:	46d6      	mov	lr, sl
  404522:	2610      	movs	r6, #16
  404524:	9f06      	ldr	r7, [sp, #24]
  404526:	f8dd a010 	ldr.w	sl, [sp, #16]
  40452a:	e006      	b.n	40453a <_vfiprintf_r+0x77a>
  40452c:	1c88      	adds	r0, r1, #2
  40452e:	f10e 0e08 	add.w	lr, lr, #8
  404532:	4619      	mov	r1, r3
  404534:	3c10      	subs	r4, #16
  404536:	2c10      	cmp	r4, #16
  404538:	dd10      	ble.n	40455c <_vfiprintf_r+0x79c>
  40453a:	1c4b      	adds	r3, r1, #1
  40453c:	3210      	adds	r2, #16
  40453e:	2b07      	cmp	r3, #7
  404540:	9211      	str	r2, [sp, #68]	; 0x44
  404542:	e88e 0060 	stmia.w	lr, {r5, r6}
  404546:	9310      	str	r3, [sp, #64]	; 0x40
  404548:	ddf0      	ble.n	40452c <_vfiprintf_r+0x76c>
  40454a:	2a00      	cmp	r2, #0
  40454c:	d165      	bne.n	40461a <_vfiprintf_r+0x85a>
  40454e:	3c10      	subs	r4, #16
  404550:	2c10      	cmp	r4, #16
  404552:	f04f 0001 	mov.w	r0, #1
  404556:	4611      	mov	r1, r2
  404558:	46ce      	mov	lr, r9
  40455a:	dcee      	bgt.n	40453a <_vfiprintf_r+0x77a>
  40455c:	46f2      	mov	sl, lr
  40455e:	4422      	add	r2, r4
  404560:	2807      	cmp	r0, #7
  404562:	9211      	str	r2, [sp, #68]	; 0x44
  404564:	f8ca 5000 	str.w	r5, [sl]
  404568:	f8ca 4004 	str.w	r4, [sl, #4]
  40456c:	9010      	str	r0, [sp, #64]	; 0x40
  40456e:	f300 8085 	bgt.w	40467c <_vfiprintf_r+0x8bc>
  404572:	f10a 0a08 	add.w	sl, sl, #8
  404576:	3001      	adds	r0, #1
  404578:	9905      	ldr	r1, [sp, #20]
  40457a:	f8ca b000 	str.w	fp, [sl]
  40457e:	440a      	add	r2, r1
  404580:	2807      	cmp	r0, #7
  404582:	9211      	str	r2, [sp, #68]	; 0x44
  404584:	f8ca 1004 	str.w	r1, [sl, #4]
  404588:	9010      	str	r0, [sp, #64]	; 0x40
  40458a:	f340 8082 	ble.w	404692 <_vfiprintf_r+0x8d2>
  40458e:	2a00      	cmp	r2, #0
  404590:	f040 8118 	bne.w	4047c4 <_vfiprintf_r+0xa04>
  404594:	9b02      	ldr	r3, [sp, #8]
  404596:	9210      	str	r2, [sp, #64]	; 0x40
  404598:	0758      	lsls	r0, r3, #29
  40459a:	d535      	bpl.n	404608 <_vfiprintf_r+0x848>
  40459c:	9b08      	ldr	r3, [sp, #32]
  40459e:	9901      	ldr	r1, [sp, #4]
  4045a0:	1a5c      	subs	r4, r3, r1
  4045a2:	2c00      	cmp	r4, #0
  4045a4:	f340 80e7 	ble.w	404776 <_vfiprintf_r+0x9b6>
  4045a8:	46ca      	mov	sl, r9
  4045aa:	2c10      	cmp	r4, #16
  4045ac:	f340 8218 	ble.w	4049e0 <_vfiprintf_r+0xc20>
  4045b0:	9910      	ldr	r1, [sp, #64]	; 0x40
  4045b2:	4e8f      	ldr	r6, [pc, #572]	; (4047f0 <_vfiprintf_r+0xa30>)
  4045b4:	9f06      	ldr	r7, [sp, #24]
  4045b6:	f8dd b010 	ldr.w	fp, [sp, #16]
  4045ba:	2510      	movs	r5, #16
  4045bc:	e006      	b.n	4045cc <_vfiprintf_r+0x80c>
  4045be:	1c88      	adds	r0, r1, #2
  4045c0:	f10a 0a08 	add.w	sl, sl, #8
  4045c4:	4619      	mov	r1, r3
  4045c6:	3c10      	subs	r4, #16
  4045c8:	2c10      	cmp	r4, #16
  4045ca:	dd11      	ble.n	4045f0 <_vfiprintf_r+0x830>
  4045cc:	1c4b      	adds	r3, r1, #1
  4045ce:	3210      	adds	r2, #16
  4045d0:	2b07      	cmp	r3, #7
  4045d2:	9211      	str	r2, [sp, #68]	; 0x44
  4045d4:	f8ca 6000 	str.w	r6, [sl]
  4045d8:	f8ca 5004 	str.w	r5, [sl, #4]
  4045dc:	9310      	str	r3, [sp, #64]	; 0x40
  4045de:	ddee      	ble.n	4045be <_vfiprintf_r+0x7fe>
  4045e0:	bb42      	cbnz	r2, 404634 <_vfiprintf_r+0x874>
  4045e2:	3c10      	subs	r4, #16
  4045e4:	2c10      	cmp	r4, #16
  4045e6:	f04f 0001 	mov.w	r0, #1
  4045ea:	4611      	mov	r1, r2
  4045ec:	46ca      	mov	sl, r9
  4045ee:	dced      	bgt.n	4045cc <_vfiprintf_r+0x80c>
  4045f0:	4422      	add	r2, r4
  4045f2:	2807      	cmp	r0, #7
  4045f4:	9211      	str	r2, [sp, #68]	; 0x44
  4045f6:	f8ca 6000 	str.w	r6, [sl]
  4045fa:	f8ca 4004 	str.w	r4, [sl, #4]
  4045fe:	9010      	str	r0, [sp, #64]	; 0x40
  404600:	dd51      	ble.n	4046a6 <_vfiprintf_r+0x8e6>
  404602:	2a00      	cmp	r2, #0
  404604:	f040 819b 	bne.w	40493e <_vfiprintf_r+0xb7e>
  404608:	9b03      	ldr	r3, [sp, #12]
  40460a:	9a08      	ldr	r2, [sp, #32]
  40460c:	9901      	ldr	r1, [sp, #4]
  40460e:	428a      	cmp	r2, r1
  404610:	bfac      	ite	ge
  404612:	189b      	addge	r3, r3, r2
  404614:	185b      	addlt	r3, r3, r1
  404616:	9303      	str	r3, [sp, #12]
  404618:	e04e      	b.n	4046b8 <_vfiprintf_r+0x8f8>
  40461a:	aa0f      	add	r2, sp, #60	; 0x3c
  40461c:	4651      	mov	r1, sl
  40461e:	4638      	mov	r0, r7
  404620:	f7ff fb8e 	bl	403d40 <__sprint_r.part.0>
  404624:	2800      	cmp	r0, #0
  404626:	f040 813f 	bne.w	4048a8 <_vfiprintf_r+0xae8>
  40462a:	9910      	ldr	r1, [sp, #64]	; 0x40
  40462c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40462e:	1c48      	adds	r0, r1, #1
  404630:	46ce      	mov	lr, r9
  404632:	e77f      	b.n	404534 <_vfiprintf_r+0x774>
  404634:	aa0f      	add	r2, sp, #60	; 0x3c
  404636:	4659      	mov	r1, fp
  404638:	4638      	mov	r0, r7
  40463a:	f7ff fb81 	bl	403d40 <__sprint_r.part.0>
  40463e:	b960      	cbnz	r0, 40465a <_vfiprintf_r+0x89a>
  404640:	9910      	ldr	r1, [sp, #64]	; 0x40
  404642:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404644:	1c48      	adds	r0, r1, #1
  404646:	46ca      	mov	sl, r9
  404648:	e7bd      	b.n	4045c6 <_vfiprintf_r+0x806>
  40464a:	9b11      	ldr	r3, [sp, #68]	; 0x44
  40464c:	f8dd b010 	ldr.w	fp, [sp, #16]
  404650:	2b00      	cmp	r3, #0
  404652:	f040 81d4 	bne.w	4049fe <_vfiprintf_r+0xc3e>
  404656:	2300      	movs	r3, #0
  404658:	9310      	str	r3, [sp, #64]	; 0x40
  40465a:	f8db 3064 	ldr.w	r3, [fp, #100]	; 0x64
  40465e:	f013 0f01 	tst.w	r3, #1
  404662:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404666:	d102      	bne.n	40466e <_vfiprintf_r+0x8ae>
  404668:	059a      	lsls	r2, r3, #22
  40466a:	f140 80de 	bpl.w	40482a <_vfiprintf_r+0xa6a>
  40466e:	065b      	lsls	r3, r3, #25
  404670:	f53f acb2 	bmi.w	403fd8 <_vfiprintf_r+0x218>
  404674:	9803      	ldr	r0, [sp, #12]
  404676:	b02d      	add	sp, #180	; 0xb4
  404678:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40467c:	2a00      	cmp	r2, #0
  40467e:	f040 8106 	bne.w	40488e <_vfiprintf_r+0xace>
  404682:	9a05      	ldr	r2, [sp, #20]
  404684:	921d      	str	r2, [sp, #116]	; 0x74
  404686:	2301      	movs	r3, #1
  404688:	9211      	str	r2, [sp, #68]	; 0x44
  40468a:	f8cd b070 	str.w	fp, [sp, #112]	; 0x70
  40468e:	9310      	str	r3, [sp, #64]	; 0x40
  404690:	46ca      	mov	sl, r9
  404692:	f10a 0a08 	add.w	sl, sl, #8
  404696:	9b02      	ldr	r3, [sp, #8]
  404698:	0759      	lsls	r1, r3, #29
  40469a:	d504      	bpl.n	4046a6 <_vfiprintf_r+0x8e6>
  40469c:	9b08      	ldr	r3, [sp, #32]
  40469e:	9901      	ldr	r1, [sp, #4]
  4046a0:	1a5c      	subs	r4, r3, r1
  4046a2:	2c00      	cmp	r4, #0
  4046a4:	dc81      	bgt.n	4045aa <_vfiprintf_r+0x7ea>
  4046a6:	9b03      	ldr	r3, [sp, #12]
  4046a8:	9908      	ldr	r1, [sp, #32]
  4046aa:	9801      	ldr	r0, [sp, #4]
  4046ac:	4281      	cmp	r1, r0
  4046ae:	bfac      	ite	ge
  4046b0:	185b      	addge	r3, r3, r1
  4046b2:	181b      	addlt	r3, r3, r0
  4046b4:	9303      	str	r3, [sp, #12]
  4046b6:	bb72      	cbnz	r2, 404716 <_vfiprintf_r+0x956>
  4046b8:	2300      	movs	r3, #0
  4046ba:	9310      	str	r3, [sp, #64]	; 0x40
  4046bc:	46ca      	mov	sl, r9
  4046be:	f7ff bbbc 	b.w	403e3a <_vfiprintf_r+0x7a>
  4046c2:	aa0f      	add	r2, sp, #60	; 0x3c
  4046c4:	9904      	ldr	r1, [sp, #16]
  4046c6:	4620      	mov	r0, r4
  4046c8:	f7ff fb3a 	bl	403d40 <__sprint_r.part.0>
  4046cc:	bb50      	cbnz	r0, 404724 <_vfiprintf_r+0x964>
  4046ce:	9910      	ldr	r1, [sp, #64]	; 0x40
  4046d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046d2:	f101 0e01 	add.w	lr, r1, #1
  4046d6:	46cc      	mov	ip, r9
  4046d8:	e548      	b.n	40416c <_vfiprintf_r+0x3ac>
  4046da:	2a00      	cmp	r2, #0
  4046dc:	f040 8140 	bne.w	404960 <_vfiprintf_r+0xba0>
  4046e0:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  4046e4:	2900      	cmp	r1, #0
  4046e6:	f000 811b 	beq.w	404920 <_vfiprintf_r+0xb60>
  4046ea:	2201      	movs	r2, #1
  4046ec:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  4046f0:	4610      	mov	r0, r2
  4046f2:	921d      	str	r2, [sp, #116]	; 0x74
  4046f4:	911c      	str	r1, [sp, #112]	; 0x70
  4046f6:	46ca      	mov	sl, r9
  4046f8:	4601      	mov	r1, r0
  4046fa:	f10a 0a08 	add.w	sl, sl, #8
  4046fe:	3001      	adds	r0, #1
  404700:	e507      	b.n	404112 <_vfiprintf_r+0x352>
  404702:	9b02      	ldr	r3, [sp, #8]
  404704:	2a01      	cmp	r2, #1
  404706:	f000 8098 	beq.w	40483a <_vfiprintf_r+0xa7a>
  40470a:	2a02      	cmp	r2, #2
  40470c:	d10d      	bne.n	40472a <_vfiprintf_r+0x96a>
  40470e:	9302      	str	r3, [sp, #8]
  404710:	2600      	movs	r6, #0
  404712:	2700      	movs	r7, #0
  404714:	e5b0      	b.n	404278 <_vfiprintf_r+0x4b8>
  404716:	aa0f      	add	r2, sp, #60	; 0x3c
  404718:	9904      	ldr	r1, [sp, #16]
  40471a:	9806      	ldr	r0, [sp, #24]
  40471c:	f7ff fb10 	bl	403d40 <__sprint_r.part.0>
  404720:	2800      	cmp	r0, #0
  404722:	d0c9      	beq.n	4046b8 <_vfiprintf_r+0x8f8>
  404724:	f8dd b010 	ldr.w	fp, [sp, #16]
  404728:	e797      	b.n	40465a <_vfiprintf_r+0x89a>
  40472a:	9302      	str	r3, [sp, #8]
  40472c:	2600      	movs	r6, #0
  40472e:	2700      	movs	r7, #0
  404730:	4649      	mov	r1, r9
  404732:	e000      	b.n	404736 <_vfiprintf_r+0x976>
  404734:	4659      	mov	r1, fp
  404736:	08f2      	lsrs	r2, r6, #3
  404738:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  40473c:	08f8      	lsrs	r0, r7, #3
  40473e:	f006 0307 	and.w	r3, r6, #7
  404742:	4607      	mov	r7, r0
  404744:	4616      	mov	r6, r2
  404746:	3330      	adds	r3, #48	; 0x30
  404748:	ea56 0207 	orrs.w	r2, r6, r7
  40474c:	f801 3c01 	strb.w	r3, [r1, #-1]
  404750:	f101 3bff 	add.w	fp, r1, #4294967295
  404754:	d1ee      	bne.n	404734 <_vfiprintf_r+0x974>
  404756:	9a02      	ldr	r2, [sp, #8]
  404758:	07d6      	lsls	r6, r2, #31
  40475a:	f57f ad9d 	bpl.w	404298 <_vfiprintf_r+0x4d8>
  40475e:	2b30      	cmp	r3, #48	; 0x30
  404760:	f43f ad9a 	beq.w	404298 <_vfiprintf_r+0x4d8>
  404764:	3902      	subs	r1, #2
  404766:	2330      	movs	r3, #48	; 0x30
  404768:	f80b 3c01 	strb.w	r3, [fp, #-1]
  40476c:	eba9 0301 	sub.w	r3, r9, r1
  404770:	9305      	str	r3, [sp, #20]
  404772:	468b      	mov	fp, r1
  404774:	e476      	b.n	404064 <_vfiprintf_r+0x2a4>
  404776:	9b03      	ldr	r3, [sp, #12]
  404778:	9a08      	ldr	r2, [sp, #32]
  40477a:	428a      	cmp	r2, r1
  40477c:	bfac      	ite	ge
  40477e:	189b      	addge	r3, r3, r2
  404780:	185b      	addlt	r3, r3, r1
  404782:	9303      	str	r3, [sp, #12]
  404784:	e798      	b.n	4046b8 <_vfiprintf_r+0x8f8>
  404786:	2202      	movs	r2, #2
  404788:	e44d      	b.n	404026 <_vfiprintf_r+0x266>
  40478a:	2f00      	cmp	r7, #0
  40478c:	bf08      	it	eq
  40478e:	2e0a      	cmpeq	r6, #10
  404790:	d352      	bcc.n	404838 <_vfiprintf_r+0xa78>
  404792:	46cb      	mov	fp, r9
  404794:	4630      	mov	r0, r6
  404796:	4639      	mov	r1, r7
  404798:	220a      	movs	r2, #10
  40479a:	2300      	movs	r3, #0
  40479c:	f7fd fd9a 	bl	4022d4 <__aeabi_uldivmod>
  4047a0:	3230      	adds	r2, #48	; 0x30
  4047a2:	f80b 2d01 	strb.w	r2, [fp, #-1]!
  4047a6:	4630      	mov	r0, r6
  4047a8:	4639      	mov	r1, r7
  4047aa:	2300      	movs	r3, #0
  4047ac:	220a      	movs	r2, #10
  4047ae:	f7fd fd91 	bl	4022d4 <__aeabi_uldivmod>
  4047b2:	4606      	mov	r6, r0
  4047b4:	460f      	mov	r7, r1
  4047b6:	ea56 0307 	orrs.w	r3, r6, r7
  4047ba:	d1eb      	bne.n	404794 <_vfiprintf_r+0x9d4>
  4047bc:	e56c      	b.n	404298 <_vfiprintf_r+0x4d8>
  4047be:	9405      	str	r4, [sp, #20]
  4047c0:	46cb      	mov	fp, r9
  4047c2:	e44f      	b.n	404064 <_vfiprintf_r+0x2a4>
  4047c4:	aa0f      	add	r2, sp, #60	; 0x3c
  4047c6:	9904      	ldr	r1, [sp, #16]
  4047c8:	9806      	ldr	r0, [sp, #24]
  4047ca:	f7ff fab9 	bl	403d40 <__sprint_r.part.0>
  4047ce:	2800      	cmp	r0, #0
  4047d0:	d1a8      	bne.n	404724 <_vfiprintf_r+0x964>
  4047d2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4047d4:	46ca      	mov	sl, r9
  4047d6:	e75e      	b.n	404696 <_vfiprintf_r+0x8d6>
  4047d8:	aa0f      	add	r2, sp, #60	; 0x3c
  4047da:	9904      	ldr	r1, [sp, #16]
  4047dc:	9806      	ldr	r0, [sp, #24]
  4047de:	f7ff faaf 	bl	403d40 <__sprint_r.part.0>
  4047e2:	2800      	cmp	r0, #0
  4047e4:	d19e      	bne.n	404724 <_vfiprintf_r+0x964>
  4047e6:	46ca      	mov	sl, r9
  4047e8:	f7ff bbc0 	b.w	403f6c <_vfiprintf_r+0x1ac>
  4047ec:	004087f4 	.word	0x004087f4
  4047f0:	004087e4 	.word	0x004087e4
  4047f4:	3104      	adds	r1, #4
  4047f6:	6816      	ldr	r6, [r2, #0]
  4047f8:	9107      	str	r1, [sp, #28]
  4047fa:	2201      	movs	r2, #1
  4047fc:	2700      	movs	r7, #0
  4047fe:	e412      	b.n	404026 <_vfiprintf_r+0x266>
  404800:	9807      	ldr	r0, [sp, #28]
  404802:	4601      	mov	r1, r0
  404804:	3104      	adds	r1, #4
  404806:	6806      	ldr	r6, [r0, #0]
  404808:	9107      	str	r1, [sp, #28]
  40480a:	2700      	movs	r7, #0
  40480c:	e40b      	b.n	404026 <_vfiprintf_r+0x266>
  40480e:	680e      	ldr	r6, [r1, #0]
  404810:	3104      	adds	r1, #4
  404812:	9107      	str	r1, [sp, #28]
  404814:	2700      	movs	r7, #0
  404816:	e591      	b.n	40433c <_vfiprintf_r+0x57c>
  404818:	9907      	ldr	r1, [sp, #28]
  40481a:	680e      	ldr	r6, [r1, #0]
  40481c:	460a      	mov	r2, r1
  40481e:	17f7      	asrs	r7, r6, #31
  404820:	3204      	adds	r2, #4
  404822:	9207      	str	r2, [sp, #28]
  404824:	4630      	mov	r0, r6
  404826:	4639      	mov	r1, r7
  404828:	e50f      	b.n	40424a <_vfiprintf_r+0x48a>
  40482a:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  40482e:	f001 fe4d 	bl	4064cc <__retarget_lock_release_recursive>
  404832:	f8bb 300c 	ldrh.w	r3, [fp, #12]
  404836:	e71a      	b.n	40466e <_vfiprintf_r+0x8ae>
  404838:	9b02      	ldr	r3, [sp, #8]
  40483a:	9302      	str	r3, [sp, #8]
  40483c:	f10d 0bb0 	add.w	fp, sp, #176	; 0xb0
  404840:	3630      	adds	r6, #48	; 0x30
  404842:	2301      	movs	r3, #1
  404844:	f80b 6d41 	strb.w	r6, [fp, #-65]!
  404848:	9305      	str	r3, [sp, #20]
  40484a:	e40b      	b.n	404064 <_vfiprintf_r+0x2a4>
  40484c:	aa0f      	add	r2, sp, #60	; 0x3c
  40484e:	9904      	ldr	r1, [sp, #16]
  404850:	9806      	ldr	r0, [sp, #24]
  404852:	f7ff fa75 	bl	403d40 <__sprint_r.part.0>
  404856:	2800      	cmp	r0, #0
  404858:	f47f af64 	bne.w	404724 <_vfiprintf_r+0x964>
  40485c:	9910      	ldr	r1, [sp, #64]	; 0x40
  40485e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404860:	1c48      	adds	r0, r1, #1
  404862:	46ca      	mov	sl, r9
  404864:	e651      	b.n	40450a <_vfiprintf_r+0x74a>
  404866:	aa0f      	add	r2, sp, #60	; 0x3c
  404868:	9904      	ldr	r1, [sp, #16]
  40486a:	9806      	ldr	r0, [sp, #24]
  40486c:	f7ff fa68 	bl	403d40 <__sprint_r.part.0>
  404870:	2800      	cmp	r0, #0
  404872:	f47f af57 	bne.w	404724 <_vfiprintf_r+0x964>
  404876:	9910      	ldr	r1, [sp, #64]	; 0x40
  404878:	9a11      	ldr	r2, [sp, #68]	; 0x44
  40487a:	1c48      	adds	r0, r1, #1
  40487c:	46ca      	mov	sl, r9
  40487e:	e448      	b.n	404112 <_vfiprintf_r+0x352>
  404880:	2a00      	cmp	r2, #0
  404882:	f040 8091 	bne.w	4049a8 <_vfiprintf_r+0xbe8>
  404886:	2001      	movs	r0, #1
  404888:	4611      	mov	r1, r2
  40488a:	46ca      	mov	sl, r9
  40488c:	e641      	b.n	404512 <_vfiprintf_r+0x752>
  40488e:	aa0f      	add	r2, sp, #60	; 0x3c
  404890:	9904      	ldr	r1, [sp, #16]
  404892:	9806      	ldr	r0, [sp, #24]
  404894:	f7ff fa54 	bl	403d40 <__sprint_r.part.0>
  404898:	2800      	cmp	r0, #0
  40489a:	f47f af43 	bne.w	404724 <_vfiprintf_r+0x964>
  40489e:	9810      	ldr	r0, [sp, #64]	; 0x40
  4048a0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4048a2:	3001      	adds	r0, #1
  4048a4:	46ca      	mov	sl, r9
  4048a6:	e667      	b.n	404578 <_vfiprintf_r+0x7b8>
  4048a8:	46d3      	mov	fp, sl
  4048aa:	e6d6      	b.n	40465a <_vfiprintf_r+0x89a>
  4048ac:	9e07      	ldr	r6, [sp, #28]
  4048ae:	3607      	adds	r6, #7
  4048b0:	f026 0207 	bic.w	r2, r6, #7
  4048b4:	f102 0108 	add.w	r1, r2, #8
  4048b8:	e9d2 6700 	ldrd	r6, r7, [r2]
  4048bc:	9107      	str	r1, [sp, #28]
  4048be:	2201      	movs	r2, #1
  4048c0:	f7ff bbb1 	b.w	404026 <_vfiprintf_r+0x266>
  4048c4:	9e07      	ldr	r6, [sp, #28]
  4048c6:	3607      	adds	r6, #7
  4048c8:	f026 0607 	bic.w	r6, r6, #7
  4048cc:	e9d6 0100 	ldrd	r0, r1, [r6]
  4048d0:	f106 0208 	add.w	r2, r6, #8
  4048d4:	9207      	str	r2, [sp, #28]
  4048d6:	4606      	mov	r6, r0
  4048d8:	460f      	mov	r7, r1
  4048da:	e4b6      	b.n	40424a <_vfiprintf_r+0x48a>
  4048dc:	9e07      	ldr	r6, [sp, #28]
  4048de:	3607      	adds	r6, #7
  4048e0:	f026 0207 	bic.w	r2, r6, #7
  4048e4:	f102 0108 	add.w	r1, r2, #8
  4048e8:	e9d2 6700 	ldrd	r6, r7, [r2]
  4048ec:	9107      	str	r1, [sp, #28]
  4048ee:	2200      	movs	r2, #0
  4048f0:	f7ff bb99 	b.w	404026 <_vfiprintf_r+0x266>
  4048f4:	9e07      	ldr	r6, [sp, #28]
  4048f6:	3607      	adds	r6, #7
  4048f8:	f026 0107 	bic.w	r1, r6, #7
  4048fc:	f101 0008 	add.w	r0, r1, #8
  404900:	9007      	str	r0, [sp, #28]
  404902:	e9d1 6700 	ldrd	r6, r7, [r1]
  404906:	e519      	b.n	40433c <_vfiprintf_r+0x57c>
  404908:	46cb      	mov	fp, r9
  40490a:	f7ff bbab 	b.w	404064 <_vfiprintf_r+0x2a4>
  40490e:	252d      	movs	r5, #45	; 0x2d
  404910:	4276      	negs	r6, r6
  404912:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  404916:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  40491a:	2201      	movs	r2, #1
  40491c:	f7ff bb88 	b.w	404030 <_vfiprintf_r+0x270>
  404920:	9b09      	ldr	r3, [sp, #36]	; 0x24
  404922:	b9b3      	cbnz	r3, 404952 <_vfiprintf_r+0xb92>
  404924:	4611      	mov	r1, r2
  404926:	2001      	movs	r0, #1
  404928:	46ca      	mov	sl, r9
  40492a:	e5f2      	b.n	404512 <_vfiprintf_r+0x752>
  40492c:	f8db 0058 	ldr.w	r0, [fp, #88]	; 0x58
  404930:	f001 fdcc 	bl	4064cc <__retarget_lock_release_recursive>
  404934:	f04f 33ff 	mov.w	r3, #4294967295
  404938:	9303      	str	r3, [sp, #12]
  40493a:	f7ff bb50 	b.w	403fde <_vfiprintf_r+0x21e>
  40493e:	aa0f      	add	r2, sp, #60	; 0x3c
  404940:	9904      	ldr	r1, [sp, #16]
  404942:	9806      	ldr	r0, [sp, #24]
  404944:	f7ff f9fc 	bl	403d40 <__sprint_r.part.0>
  404948:	2800      	cmp	r0, #0
  40494a:	f47f aeeb 	bne.w	404724 <_vfiprintf_r+0x964>
  40494e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404950:	e6a9      	b.n	4046a6 <_vfiprintf_r+0x8e6>
  404952:	ab0e      	add	r3, sp, #56	; 0x38
  404954:	2202      	movs	r2, #2
  404956:	931c      	str	r3, [sp, #112]	; 0x70
  404958:	921d      	str	r2, [sp, #116]	; 0x74
  40495a:	2001      	movs	r0, #1
  40495c:	46ca      	mov	sl, r9
  40495e:	e5d0      	b.n	404502 <_vfiprintf_r+0x742>
  404960:	aa0f      	add	r2, sp, #60	; 0x3c
  404962:	9904      	ldr	r1, [sp, #16]
  404964:	9806      	ldr	r0, [sp, #24]
  404966:	f7ff f9eb 	bl	403d40 <__sprint_r.part.0>
  40496a:	2800      	cmp	r0, #0
  40496c:	f47f aeda 	bne.w	404724 <_vfiprintf_r+0x964>
  404970:	9910      	ldr	r1, [sp, #64]	; 0x40
  404972:	9a11      	ldr	r2, [sp, #68]	; 0x44
  404974:	1c48      	adds	r0, r1, #1
  404976:	46ca      	mov	sl, r9
  404978:	e5a4      	b.n	4044c4 <_vfiprintf_r+0x704>
  40497a:	9a07      	ldr	r2, [sp, #28]
  40497c:	9903      	ldr	r1, [sp, #12]
  40497e:	6813      	ldr	r3, [r2, #0]
  404980:	17cd      	asrs	r5, r1, #31
  404982:	4608      	mov	r0, r1
  404984:	3204      	adds	r2, #4
  404986:	4629      	mov	r1, r5
  404988:	9207      	str	r2, [sp, #28]
  40498a:	e9c3 0100 	strd	r0, r1, [r3]
  40498e:	f7ff ba54 	b.w	403e3a <_vfiprintf_r+0x7a>
  404992:	4658      	mov	r0, fp
  404994:	9607      	str	r6, [sp, #28]
  404996:	9302      	str	r3, [sp, #8]
  404998:	f002 ff32 	bl	407800 <strlen>
  40499c:	2400      	movs	r4, #0
  40499e:	9005      	str	r0, [sp, #20]
  4049a0:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4049a4:	f7ff bb5e 	b.w	404064 <_vfiprintf_r+0x2a4>
  4049a8:	aa0f      	add	r2, sp, #60	; 0x3c
  4049aa:	9904      	ldr	r1, [sp, #16]
  4049ac:	9806      	ldr	r0, [sp, #24]
  4049ae:	f7ff f9c7 	bl	403d40 <__sprint_r.part.0>
  4049b2:	2800      	cmp	r0, #0
  4049b4:	f47f aeb6 	bne.w	404724 <_vfiprintf_r+0x964>
  4049b8:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049ba:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049bc:	1c48      	adds	r0, r1, #1
  4049be:	46ca      	mov	sl, r9
  4049c0:	e5a7      	b.n	404512 <_vfiprintf_r+0x752>
  4049c2:	9910      	ldr	r1, [sp, #64]	; 0x40
  4049c4:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4049c6:	4e20      	ldr	r6, [pc, #128]	; (404a48 <_vfiprintf_r+0xc88>)
  4049c8:	3101      	adds	r1, #1
  4049ca:	f7ff bb90 	b.w	4040ee <_vfiprintf_r+0x32e>
  4049ce:	2c06      	cmp	r4, #6
  4049d0:	bf28      	it	cs
  4049d2:	2406      	movcs	r4, #6
  4049d4:	9405      	str	r4, [sp, #20]
  4049d6:	9607      	str	r6, [sp, #28]
  4049d8:	9401      	str	r4, [sp, #4]
  4049da:	f8df b070 	ldr.w	fp, [pc, #112]	; 404a4c <_vfiprintf_r+0xc8c>
  4049de:	e4d5      	b.n	40438c <_vfiprintf_r+0x5cc>
  4049e0:	9810      	ldr	r0, [sp, #64]	; 0x40
  4049e2:	4e19      	ldr	r6, [pc, #100]	; (404a48 <_vfiprintf_r+0xc88>)
  4049e4:	3001      	adds	r0, #1
  4049e6:	e603      	b.n	4045f0 <_vfiprintf_r+0x830>
  4049e8:	9405      	str	r4, [sp, #20]
  4049ea:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4049ee:	9607      	str	r6, [sp, #28]
  4049f0:	9302      	str	r3, [sp, #8]
  4049f2:	4604      	mov	r4, r0
  4049f4:	f7ff bb36 	b.w	404064 <_vfiprintf_r+0x2a4>
  4049f8:	4686      	mov	lr, r0
  4049fa:	f7ff bbce 	b.w	40419a <_vfiprintf_r+0x3da>
  4049fe:	9806      	ldr	r0, [sp, #24]
  404a00:	aa0f      	add	r2, sp, #60	; 0x3c
  404a02:	4659      	mov	r1, fp
  404a04:	f7ff f99c 	bl	403d40 <__sprint_r.part.0>
  404a08:	2800      	cmp	r0, #0
  404a0a:	f43f ae24 	beq.w	404656 <_vfiprintf_r+0x896>
  404a0e:	e624      	b.n	40465a <_vfiprintf_r+0x89a>
  404a10:	9907      	ldr	r1, [sp, #28]
  404a12:	f898 2001 	ldrb.w	r2, [r8, #1]
  404a16:	680c      	ldr	r4, [r1, #0]
  404a18:	3104      	adds	r1, #4
  404a1a:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  404a1e:	46b8      	mov	r8, r7
  404a20:	9107      	str	r1, [sp, #28]
  404a22:	f7ff ba3f 	b.w	403ea4 <_vfiprintf_r+0xe4>
  404a26:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a2a:	e43c      	b.n	4042a6 <_vfiprintf_r+0x4e6>
  404a2c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a30:	e521      	b.n	404476 <_vfiprintf_r+0x6b6>
  404a32:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a36:	f7ff bbf4 	b.w	404222 <_vfiprintf_r+0x462>
  404a3a:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a3e:	e491      	b.n	404364 <_vfiprintf_r+0x5a4>
  404a40:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  404a44:	e469      	b.n	40431a <_vfiprintf_r+0x55a>
  404a46:	bf00      	nop
  404a48:	004087e4 	.word	0x004087e4
  404a4c:	004087b8 	.word	0x004087b8

00404a50 <__sbprintf>:
  404a50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  404a54:	460c      	mov	r4, r1
  404a56:	f5ad 6d8d 	sub.w	sp, sp, #1128	; 0x468
  404a5a:	8989      	ldrh	r1, [r1, #12]
  404a5c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  404a5e:	89e5      	ldrh	r5, [r4, #14]
  404a60:	9619      	str	r6, [sp, #100]	; 0x64
  404a62:	f021 0102 	bic.w	r1, r1, #2
  404a66:	4606      	mov	r6, r0
  404a68:	69e0      	ldr	r0, [r4, #28]
  404a6a:	f8ad 100c 	strh.w	r1, [sp, #12]
  404a6e:	4617      	mov	r7, r2
  404a70:	f44f 6180 	mov.w	r1, #1024	; 0x400
  404a74:	6a62      	ldr	r2, [r4, #36]	; 0x24
  404a76:	f8ad 500e 	strh.w	r5, [sp, #14]
  404a7a:	4698      	mov	r8, r3
  404a7c:	ad1a      	add	r5, sp, #104	; 0x68
  404a7e:	2300      	movs	r3, #0
  404a80:	9007      	str	r0, [sp, #28]
  404a82:	a816      	add	r0, sp, #88	; 0x58
  404a84:	9209      	str	r2, [sp, #36]	; 0x24
  404a86:	9306      	str	r3, [sp, #24]
  404a88:	9500      	str	r5, [sp, #0]
  404a8a:	9504      	str	r5, [sp, #16]
  404a8c:	9102      	str	r1, [sp, #8]
  404a8e:	9105      	str	r1, [sp, #20]
  404a90:	f001 fd16 	bl	4064c0 <__retarget_lock_init_recursive>
  404a94:	4643      	mov	r3, r8
  404a96:	463a      	mov	r2, r7
  404a98:	4669      	mov	r1, sp
  404a9a:	4630      	mov	r0, r6
  404a9c:	f7ff f990 	bl	403dc0 <_vfiprintf_r>
  404aa0:	1e05      	subs	r5, r0, #0
  404aa2:	db07      	blt.n	404ab4 <__sbprintf+0x64>
  404aa4:	4630      	mov	r0, r6
  404aa6:	4669      	mov	r1, sp
  404aa8:	f001 f8e8 	bl	405c7c <_fflush_r>
  404aac:	2800      	cmp	r0, #0
  404aae:	bf18      	it	ne
  404ab0:	f04f 35ff 	movne.w	r5, #4294967295
  404ab4:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  404ab8:	065b      	lsls	r3, r3, #25
  404aba:	d503      	bpl.n	404ac4 <__sbprintf+0x74>
  404abc:	89a3      	ldrh	r3, [r4, #12]
  404abe:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404ac2:	81a3      	strh	r3, [r4, #12]
  404ac4:	9816      	ldr	r0, [sp, #88]	; 0x58
  404ac6:	f001 fcfd 	bl	4064c4 <__retarget_lock_close_recursive>
  404aca:	4628      	mov	r0, r5
  404acc:	f50d 6d8d 	add.w	sp, sp, #1128	; 0x468
  404ad0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

00404ad4 <__swsetup_r>:
  404ad4:	b538      	push	{r3, r4, r5, lr}
  404ad6:	4b30      	ldr	r3, [pc, #192]	; (404b98 <__swsetup_r+0xc4>)
  404ad8:	681b      	ldr	r3, [r3, #0]
  404ada:	4605      	mov	r5, r0
  404adc:	460c      	mov	r4, r1
  404ade:	b113      	cbz	r3, 404ae6 <__swsetup_r+0x12>
  404ae0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  404ae2:	2a00      	cmp	r2, #0
  404ae4:	d038      	beq.n	404b58 <__swsetup_r+0x84>
  404ae6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404aea:	b293      	uxth	r3, r2
  404aec:	0718      	lsls	r0, r3, #28
  404aee:	d50c      	bpl.n	404b0a <__swsetup_r+0x36>
  404af0:	6920      	ldr	r0, [r4, #16]
  404af2:	b1a8      	cbz	r0, 404b20 <__swsetup_r+0x4c>
  404af4:	f013 0201 	ands.w	r2, r3, #1
  404af8:	d01e      	beq.n	404b38 <__swsetup_r+0x64>
  404afa:	6963      	ldr	r3, [r4, #20]
  404afc:	2200      	movs	r2, #0
  404afe:	425b      	negs	r3, r3
  404b00:	61a3      	str	r3, [r4, #24]
  404b02:	60a2      	str	r2, [r4, #8]
  404b04:	b1f0      	cbz	r0, 404b44 <__swsetup_r+0x70>
  404b06:	2000      	movs	r0, #0
  404b08:	bd38      	pop	{r3, r4, r5, pc}
  404b0a:	06d9      	lsls	r1, r3, #27
  404b0c:	d53c      	bpl.n	404b88 <__swsetup_r+0xb4>
  404b0e:	0758      	lsls	r0, r3, #29
  404b10:	d426      	bmi.n	404b60 <__swsetup_r+0x8c>
  404b12:	6920      	ldr	r0, [r4, #16]
  404b14:	f042 0308 	orr.w	r3, r2, #8
  404b18:	81a3      	strh	r3, [r4, #12]
  404b1a:	b29b      	uxth	r3, r3
  404b1c:	2800      	cmp	r0, #0
  404b1e:	d1e9      	bne.n	404af4 <__swsetup_r+0x20>
  404b20:	f403 7220 	and.w	r2, r3, #640	; 0x280
  404b24:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  404b28:	d0e4      	beq.n	404af4 <__swsetup_r+0x20>
  404b2a:	4628      	mov	r0, r5
  404b2c:	4621      	mov	r1, r4
  404b2e:	f001 fcfd 	bl	40652c <__smakebuf_r>
  404b32:	89a3      	ldrh	r3, [r4, #12]
  404b34:	6920      	ldr	r0, [r4, #16]
  404b36:	e7dd      	b.n	404af4 <__swsetup_r+0x20>
  404b38:	0799      	lsls	r1, r3, #30
  404b3a:	bf58      	it	pl
  404b3c:	6962      	ldrpl	r2, [r4, #20]
  404b3e:	60a2      	str	r2, [r4, #8]
  404b40:	2800      	cmp	r0, #0
  404b42:	d1e0      	bne.n	404b06 <__swsetup_r+0x32>
  404b44:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  404b48:	061a      	lsls	r2, r3, #24
  404b4a:	d5dd      	bpl.n	404b08 <__swsetup_r+0x34>
  404b4c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  404b50:	81a3      	strh	r3, [r4, #12]
  404b52:	f04f 30ff 	mov.w	r0, #4294967295
  404b56:	bd38      	pop	{r3, r4, r5, pc}
  404b58:	4618      	mov	r0, r3
  404b5a:	f001 f8e7 	bl	405d2c <__sinit>
  404b5e:	e7c2      	b.n	404ae6 <__swsetup_r+0x12>
  404b60:	6b21      	ldr	r1, [r4, #48]	; 0x30
  404b62:	b151      	cbz	r1, 404b7a <__swsetup_r+0xa6>
  404b64:	f104 0340 	add.w	r3, r4, #64	; 0x40
  404b68:	4299      	cmp	r1, r3
  404b6a:	d004      	beq.n	404b76 <__swsetup_r+0xa2>
  404b6c:	4628      	mov	r0, r5
  404b6e:	f001 fa03 	bl	405f78 <_free_r>
  404b72:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  404b76:	2300      	movs	r3, #0
  404b78:	6323      	str	r3, [r4, #48]	; 0x30
  404b7a:	2300      	movs	r3, #0
  404b7c:	6920      	ldr	r0, [r4, #16]
  404b7e:	6063      	str	r3, [r4, #4]
  404b80:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  404b84:	6020      	str	r0, [r4, #0]
  404b86:	e7c5      	b.n	404b14 <__swsetup_r+0x40>
  404b88:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  404b8c:	2309      	movs	r3, #9
  404b8e:	602b      	str	r3, [r5, #0]
  404b90:	f04f 30ff 	mov.w	r0, #4294967295
  404b94:	81a2      	strh	r2, [r4, #12]
  404b96:	bd38      	pop	{r3, r4, r5, pc}
  404b98:	20400010 	.word	0x20400010

00404b9c <register_fini>:
  404b9c:	4b02      	ldr	r3, [pc, #8]	; (404ba8 <register_fini+0xc>)
  404b9e:	b113      	cbz	r3, 404ba6 <register_fini+0xa>
  404ba0:	4802      	ldr	r0, [pc, #8]	; (404bac <register_fini+0x10>)
  404ba2:	f000 b805 	b.w	404bb0 <atexit>
  404ba6:	4770      	bx	lr
  404ba8:	00000000 	.word	0x00000000
  404bac:	00405d9d 	.word	0x00405d9d

00404bb0 <atexit>:
  404bb0:	2300      	movs	r3, #0
  404bb2:	4601      	mov	r1, r0
  404bb4:	461a      	mov	r2, r3
  404bb6:	4618      	mov	r0, r3
  404bb8:	f002 bfb4 	b.w	407b24 <__register_exitproc>

00404bbc <quorem>:
  404bbc:	6902      	ldr	r2, [r0, #16]
  404bbe:	690b      	ldr	r3, [r1, #16]
  404bc0:	4293      	cmp	r3, r2
  404bc2:	f300 808d 	bgt.w	404ce0 <quorem+0x124>
  404bc6:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404bca:	f103 38ff 	add.w	r8, r3, #4294967295
  404bce:	f101 0714 	add.w	r7, r1, #20
  404bd2:	f100 0b14 	add.w	fp, r0, #20
  404bd6:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  404bda:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  404bde:	ea4f 0488 	mov.w	r4, r8, lsl #2
  404be2:	b083      	sub	sp, #12
  404be4:	3201      	adds	r2, #1
  404be6:	fbb3 f9f2 	udiv	r9, r3, r2
  404bea:	eb0b 0304 	add.w	r3, fp, r4
  404bee:	9400      	str	r4, [sp, #0]
  404bf0:	eb07 0a04 	add.w	sl, r7, r4
  404bf4:	9301      	str	r3, [sp, #4]
  404bf6:	f1b9 0f00 	cmp.w	r9, #0
  404bfa:	d039      	beq.n	404c70 <quorem+0xb4>
  404bfc:	2500      	movs	r5, #0
  404bfe:	462e      	mov	r6, r5
  404c00:	46bc      	mov	ip, r7
  404c02:	46de      	mov	lr, fp
  404c04:	f85c 4b04 	ldr.w	r4, [ip], #4
  404c08:	f8de 3000 	ldr.w	r3, [lr]
  404c0c:	b2a2      	uxth	r2, r4
  404c0e:	fb09 5502 	mla	r5, r9, r2, r5
  404c12:	0c22      	lsrs	r2, r4, #16
  404c14:	0c2c      	lsrs	r4, r5, #16
  404c16:	fb09 4202 	mla	r2, r9, r2, r4
  404c1a:	b2ad      	uxth	r5, r5
  404c1c:	1b75      	subs	r5, r6, r5
  404c1e:	b296      	uxth	r6, r2
  404c20:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  404c24:	fa15 f383 	uxtah	r3, r5, r3
  404c28:	eb06 4623 	add.w	r6, r6, r3, asr #16
  404c2c:	b29b      	uxth	r3, r3
  404c2e:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  404c32:	45e2      	cmp	sl, ip
  404c34:	ea4f 4512 	mov.w	r5, r2, lsr #16
  404c38:	f84e 3b04 	str.w	r3, [lr], #4
  404c3c:	ea4f 4626 	mov.w	r6, r6, asr #16
  404c40:	d2e0      	bcs.n	404c04 <quorem+0x48>
  404c42:	9b00      	ldr	r3, [sp, #0]
  404c44:	f85b 3003 	ldr.w	r3, [fp, r3]
  404c48:	b993      	cbnz	r3, 404c70 <quorem+0xb4>
  404c4a:	9c01      	ldr	r4, [sp, #4]
  404c4c:	1f23      	subs	r3, r4, #4
  404c4e:	459b      	cmp	fp, r3
  404c50:	d20c      	bcs.n	404c6c <quorem+0xb0>
  404c52:	f854 3c04 	ldr.w	r3, [r4, #-4]
  404c56:	b94b      	cbnz	r3, 404c6c <quorem+0xb0>
  404c58:	f1a4 0308 	sub.w	r3, r4, #8
  404c5c:	e002      	b.n	404c64 <quorem+0xa8>
  404c5e:	681a      	ldr	r2, [r3, #0]
  404c60:	3b04      	subs	r3, #4
  404c62:	b91a      	cbnz	r2, 404c6c <quorem+0xb0>
  404c64:	459b      	cmp	fp, r3
  404c66:	f108 38ff 	add.w	r8, r8, #4294967295
  404c6a:	d3f8      	bcc.n	404c5e <quorem+0xa2>
  404c6c:	f8c0 8010 	str.w	r8, [r0, #16]
  404c70:	4604      	mov	r4, r0
  404c72:	f002 facd 	bl	407210 <__mcmp>
  404c76:	2800      	cmp	r0, #0
  404c78:	db2e      	blt.n	404cd8 <quorem+0x11c>
  404c7a:	f109 0901 	add.w	r9, r9, #1
  404c7e:	465d      	mov	r5, fp
  404c80:	2300      	movs	r3, #0
  404c82:	f857 1b04 	ldr.w	r1, [r7], #4
  404c86:	6828      	ldr	r0, [r5, #0]
  404c88:	b28a      	uxth	r2, r1
  404c8a:	1a9a      	subs	r2, r3, r2
  404c8c:	0c0b      	lsrs	r3, r1, #16
  404c8e:	fa12 f280 	uxtah	r2, r2, r0
  404c92:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  404c96:	eb03 4322 	add.w	r3, r3, r2, asr #16
  404c9a:	b292      	uxth	r2, r2
  404c9c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  404ca0:	45ba      	cmp	sl, r7
  404ca2:	f845 2b04 	str.w	r2, [r5], #4
  404ca6:	ea4f 4323 	mov.w	r3, r3, asr #16
  404caa:	d2ea      	bcs.n	404c82 <quorem+0xc6>
  404cac:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  404cb0:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  404cb4:	b982      	cbnz	r2, 404cd8 <quorem+0x11c>
  404cb6:	1f1a      	subs	r2, r3, #4
  404cb8:	4593      	cmp	fp, r2
  404cba:	d20b      	bcs.n	404cd4 <quorem+0x118>
  404cbc:	f853 2c04 	ldr.w	r2, [r3, #-4]
  404cc0:	b942      	cbnz	r2, 404cd4 <quorem+0x118>
  404cc2:	3b08      	subs	r3, #8
  404cc4:	e002      	b.n	404ccc <quorem+0x110>
  404cc6:	681a      	ldr	r2, [r3, #0]
  404cc8:	3b04      	subs	r3, #4
  404cca:	b91a      	cbnz	r2, 404cd4 <quorem+0x118>
  404ccc:	459b      	cmp	fp, r3
  404cce:	f108 38ff 	add.w	r8, r8, #4294967295
  404cd2:	d3f8      	bcc.n	404cc6 <quorem+0x10a>
  404cd4:	f8c4 8010 	str.w	r8, [r4, #16]
  404cd8:	4648      	mov	r0, r9
  404cda:	b003      	add	sp, #12
  404cdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404ce0:	2000      	movs	r0, #0
  404ce2:	4770      	bx	lr
  404ce4:	0000      	movs	r0, r0
	...

00404ce8 <_dtoa_r>:
  404ce8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  404cec:	6c01      	ldr	r1, [r0, #64]	; 0x40
  404cee:	b09b      	sub	sp, #108	; 0x6c
  404cf0:	4604      	mov	r4, r0
  404cf2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  404cf4:	4692      	mov	sl, r2
  404cf6:	469b      	mov	fp, r3
  404cf8:	b141      	cbz	r1, 404d0c <_dtoa_r+0x24>
  404cfa:	6c42      	ldr	r2, [r0, #68]	; 0x44
  404cfc:	604a      	str	r2, [r1, #4]
  404cfe:	2301      	movs	r3, #1
  404d00:	4093      	lsls	r3, r2
  404d02:	608b      	str	r3, [r1, #8]
  404d04:	f002 f8ac 	bl	406e60 <_Bfree>
  404d08:	2300      	movs	r3, #0
  404d0a:	6423      	str	r3, [r4, #64]	; 0x40
  404d0c:	f1bb 0f00 	cmp.w	fp, #0
  404d10:	465d      	mov	r5, fp
  404d12:	db35      	blt.n	404d80 <_dtoa_r+0x98>
  404d14:	2300      	movs	r3, #0
  404d16:	6033      	str	r3, [r6, #0]
  404d18:	4b9d      	ldr	r3, [pc, #628]	; (404f90 <_dtoa_r+0x2a8>)
  404d1a:	43ab      	bics	r3, r5
  404d1c:	d015      	beq.n	404d4a <_dtoa_r+0x62>
  404d1e:	4650      	mov	r0, sl
  404d20:	4659      	mov	r1, fp
  404d22:	2200      	movs	r2, #0
  404d24:	2300      	movs	r3, #0
  404d26:	f003 fc75 	bl	408614 <__aeabi_dcmpeq>
  404d2a:	4680      	mov	r8, r0
  404d2c:	2800      	cmp	r0, #0
  404d2e:	d02d      	beq.n	404d8c <_dtoa_r+0xa4>
  404d30:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404d32:	2301      	movs	r3, #1
  404d34:	6013      	str	r3, [r2, #0]
  404d36:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404d38:	2b00      	cmp	r3, #0
  404d3a:	f000 80bd 	beq.w	404eb8 <_dtoa_r+0x1d0>
  404d3e:	4895      	ldr	r0, [pc, #596]	; (404f94 <_dtoa_r+0x2ac>)
  404d40:	6018      	str	r0, [r3, #0]
  404d42:	3801      	subs	r0, #1
  404d44:	b01b      	add	sp, #108	; 0x6c
  404d46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d4a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404d4c:	f242 730f 	movw	r3, #9999	; 0x270f
  404d50:	6013      	str	r3, [r2, #0]
  404d52:	f1ba 0f00 	cmp.w	sl, #0
  404d56:	d10d      	bne.n	404d74 <_dtoa_r+0x8c>
  404d58:	f3c5 0513 	ubfx	r5, r5, #0, #20
  404d5c:	b955      	cbnz	r5, 404d74 <_dtoa_r+0x8c>
  404d5e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404d60:	488d      	ldr	r0, [pc, #564]	; (404f98 <_dtoa_r+0x2b0>)
  404d62:	2b00      	cmp	r3, #0
  404d64:	d0ee      	beq.n	404d44 <_dtoa_r+0x5c>
  404d66:	f100 0308 	add.w	r3, r0, #8
  404d6a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  404d6c:	6013      	str	r3, [r2, #0]
  404d6e:	b01b      	add	sp, #108	; 0x6c
  404d70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  404d74:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  404d76:	4889      	ldr	r0, [pc, #548]	; (404f9c <_dtoa_r+0x2b4>)
  404d78:	2b00      	cmp	r3, #0
  404d7a:	d0e3      	beq.n	404d44 <_dtoa_r+0x5c>
  404d7c:	1cc3      	adds	r3, r0, #3
  404d7e:	e7f4      	b.n	404d6a <_dtoa_r+0x82>
  404d80:	2301      	movs	r3, #1
  404d82:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  404d86:	6033      	str	r3, [r6, #0]
  404d88:	46ab      	mov	fp, r5
  404d8a:	e7c5      	b.n	404d18 <_dtoa_r+0x30>
  404d8c:	aa18      	add	r2, sp, #96	; 0x60
  404d8e:	ab19      	add	r3, sp, #100	; 0x64
  404d90:	9201      	str	r2, [sp, #4]
  404d92:	9300      	str	r3, [sp, #0]
  404d94:	4652      	mov	r2, sl
  404d96:	465b      	mov	r3, fp
  404d98:	4620      	mov	r0, r4
  404d9a:	f002 fad9 	bl	407350 <__d2b>
  404d9e:	0d2b      	lsrs	r3, r5, #20
  404da0:	4681      	mov	r9, r0
  404da2:	d071      	beq.n	404e88 <_dtoa_r+0x1a0>
  404da4:	f3cb 0213 	ubfx	r2, fp, #0, #20
  404da8:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  404dac:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404dae:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  404db2:	4650      	mov	r0, sl
  404db4:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  404db8:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  404dbc:	2200      	movs	r2, #0
  404dbe:	4b78      	ldr	r3, [pc, #480]	; (404fa0 <_dtoa_r+0x2b8>)
  404dc0:	f003 f80c 	bl	407ddc <__aeabi_dsub>
  404dc4:	a36c      	add	r3, pc, #432	; (adr r3, 404f78 <_dtoa_r+0x290>)
  404dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
  404dca:	f003 f9bb 	bl	408144 <__aeabi_dmul>
  404dce:	a36c      	add	r3, pc, #432	; (adr r3, 404f80 <_dtoa_r+0x298>)
  404dd0:	e9d3 2300 	ldrd	r2, r3, [r3]
  404dd4:	f003 f804 	bl	407de0 <__adddf3>
  404dd8:	e9cd 0102 	strd	r0, r1, [sp, #8]
  404ddc:	4630      	mov	r0, r6
  404dde:	f003 f94b 	bl	408078 <__aeabi_i2d>
  404de2:	a369      	add	r3, pc, #420	; (adr r3, 404f88 <_dtoa_r+0x2a0>)
  404de4:	e9d3 2300 	ldrd	r2, r3, [r3]
  404de8:	f003 f9ac 	bl	408144 <__aeabi_dmul>
  404dec:	4602      	mov	r2, r0
  404dee:	460b      	mov	r3, r1
  404df0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  404df4:	f002 fff4 	bl	407de0 <__adddf3>
  404df8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  404dfc:	f003 fc52 	bl	4086a4 <__aeabi_d2iz>
  404e00:	2200      	movs	r2, #0
  404e02:	9002      	str	r0, [sp, #8]
  404e04:	2300      	movs	r3, #0
  404e06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  404e0a:	f003 fc0d 	bl	408628 <__aeabi_dcmplt>
  404e0e:	2800      	cmp	r0, #0
  404e10:	f040 8173 	bne.w	4050fa <_dtoa_r+0x412>
  404e14:	9d02      	ldr	r5, [sp, #8]
  404e16:	2d16      	cmp	r5, #22
  404e18:	f200 815d 	bhi.w	4050d6 <_dtoa_r+0x3ee>
  404e1c:	4b61      	ldr	r3, [pc, #388]	; (404fa4 <_dtoa_r+0x2bc>)
  404e1e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  404e22:	e9d3 0100 	ldrd	r0, r1, [r3]
  404e26:	4652      	mov	r2, sl
  404e28:	465b      	mov	r3, fp
  404e2a:	f003 fc1b 	bl	408664 <__aeabi_dcmpgt>
  404e2e:	2800      	cmp	r0, #0
  404e30:	f000 81c5 	beq.w	4051be <_dtoa_r+0x4d6>
  404e34:	1e6b      	subs	r3, r5, #1
  404e36:	9302      	str	r3, [sp, #8]
  404e38:	2300      	movs	r3, #0
  404e3a:	930e      	str	r3, [sp, #56]	; 0x38
  404e3c:	1bbf      	subs	r7, r7, r6
  404e3e:	1e7b      	subs	r3, r7, #1
  404e40:	9306      	str	r3, [sp, #24]
  404e42:	f100 8154 	bmi.w	4050ee <_dtoa_r+0x406>
  404e46:	2300      	movs	r3, #0
  404e48:	9308      	str	r3, [sp, #32]
  404e4a:	9b02      	ldr	r3, [sp, #8]
  404e4c:	2b00      	cmp	r3, #0
  404e4e:	f2c0 8145 	blt.w	4050dc <_dtoa_r+0x3f4>
  404e52:	9a06      	ldr	r2, [sp, #24]
  404e54:	930d      	str	r3, [sp, #52]	; 0x34
  404e56:	4611      	mov	r1, r2
  404e58:	4419      	add	r1, r3
  404e5a:	2300      	movs	r3, #0
  404e5c:	9106      	str	r1, [sp, #24]
  404e5e:	930c      	str	r3, [sp, #48]	; 0x30
  404e60:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e62:	2b09      	cmp	r3, #9
  404e64:	d82a      	bhi.n	404ebc <_dtoa_r+0x1d4>
  404e66:	2b05      	cmp	r3, #5
  404e68:	f340 865b 	ble.w	405b22 <_dtoa_r+0xe3a>
  404e6c:	3b04      	subs	r3, #4
  404e6e:	9324      	str	r3, [sp, #144]	; 0x90
  404e70:	2500      	movs	r5, #0
  404e72:	9b24      	ldr	r3, [sp, #144]	; 0x90
  404e74:	3b02      	subs	r3, #2
  404e76:	2b03      	cmp	r3, #3
  404e78:	f200 8642 	bhi.w	405b00 <_dtoa_r+0xe18>
  404e7c:	e8df f013 	tbh	[pc, r3, lsl #1]
  404e80:	02c903d4 	.word	0x02c903d4
  404e84:	046103df 	.word	0x046103df
  404e88:	9f18      	ldr	r7, [sp, #96]	; 0x60
  404e8a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  404e8c:	443e      	add	r6, r7
  404e8e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  404e92:	2b20      	cmp	r3, #32
  404e94:	f340 818e 	ble.w	4051b4 <_dtoa_r+0x4cc>
  404e98:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  404e9c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  404ea0:	409d      	lsls	r5, r3
  404ea2:	fa2a f000 	lsr.w	r0, sl, r0
  404ea6:	4328      	orrs	r0, r5
  404ea8:	f003 f8d6 	bl	408058 <__aeabi_ui2d>
  404eac:	2301      	movs	r3, #1
  404eae:	3e01      	subs	r6, #1
  404eb0:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  404eb4:	9314      	str	r3, [sp, #80]	; 0x50
  404eb6:	e781      	b.n	404dbc <_dtoa_r+0xd4>
  404eb8:	483b      	ldr	r0, [pc, #236]	; (404fa8 <_dtoa_r+0x2c0>)
  404eba:	e743      	b.n	404d44 <_dtoa_r+0x5c>
  404ebc:	2100      	movs	r1, #0
  404ebe:	6461      	str	r1, [r4, #68]	; 0x44
  404ec0:	4620      	mov	r0, r4
  404ec2:	9125      	str	r1, [sp, #148]	; 0x94
  404ec4:	f001 ffa6 	bl	406e14 <_Balloc>
  404ec8:	f04f 33ff 	mov.w	r3, #4294967295
  404ecc:	930a      	str	r3, [sp, #40]	; 0x28
  404ece:	9a25      	ldr	r2, [sp, #148]	; 0x94
  404ed0:	930f      	str	r3, [sp, #60]	; 0x3c
  404ed2:	2301      	movs	r3, #1
  404ed4:	9004      	str	r0, [sp, #16]
  404ed6:	6420      	str	r0, [r4, #64]	; 0x40
  404ed8:	9224      	str	r2, [sp, #144]	; 0x90
  404eda:	930b      	str	r3, [sp, #44]	; 0x2c
  404edc:	9b19      	ldr	r3, [sp, #100]	; 0x64
  404ede:	2b00      	cmp	r3, #0
  404ee0:	f2c0 80d9 	blt.w	405096 <_dtoa_r+0x3ae>
  404ee4:	9a02      	ldr	r2, [sp, #8]
  404ee6:	2a0e      	cmp	r2, #14
  404ee8:	f300 80d5 	bgt.w	405096 <_dtoa_r+0x3ae>
  404eec:	4b2d      	ldr	r3, [pc, #180]	; (404fa4 <_dtoa_r+0x2bc>)
  404eee:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  404ef2:	e9d3 2300 	ldrd	r2, r3, [r3]
  404ef6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  404efa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  404efc:	2b00      	cmp	r3, #0
  404efe:	f2c0 83ba 	blt.w	405676 <_dtoa_r+0x98e>
  404f02:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  404f06:	4650      	mov	r0, sl
  404f08:	462a      	mov	r2, r5
  404f0a:	4633      	mov	r3, r6
  404f0c:	4659      	mov	r1, fp
  404f0e:	f003 fa43 	bl	408398 <__aeabi_ddiv>
  404f12:	f003 fbc7 	bl	4086a4 <__aeabi_d2iz>
  404f16:	4680      	mov	r8, r0
  404f18:	f003 f8ae 	bl	408078 <__aeabi_i2d>
  404f1c:	462a      	mov	r2, r5
  404f1e:	4633      	mov	r3, r6
  404f20:	f003 f910 	bl	408144 <__aeabi_dmul>
  404f24:	460b      	mov	r3, r1
  404f26:	4602      	mov	r2, r0
  404f28:	4659      	mov	r1, fp
  404f2a:	4650      	mov	r0, sl
  404f2c:	f002 ff56 	bl	407ddc <__aeabi_dsub>
  404f30:	9d04      	ldr	r5, [sp, #16]
  404f32:	f108 0330 	add.w	r3, r8, #48	; 0x30
  404f36:	702b      	strb	r3, [r5, #0]
  404f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f3a:	2b01      	cmp	r3, #1
  404f3c:	4606      	mov	r6, r0
  404f3e:	460f      	mov	r7, r1
  404f40:	f105 0501 	add.w	r5, r5, #1
  404f44:	d068      	beq.n	405018 <_dtoa_r+0x330>
  404f46:	2200      	movs	r2, #0
  404f48:	4b18      	ldr	r3, [pc, #96]	; (404fac <_dtoa_r+0x2c4>)
  404f4a:	f003 f8fb 	bl	408144 <__aeabi_dmul>
  404f4e:	2200      	movs	r2, #0
  404f50:	2300      	movs	r3, #0
  404f52:	4606      	mov	r6, r0
  404f54:	460f      	mov	r7, r1
  404f56:	f003 fb5d 	bl	408614 <__aeabi_dcmpeq>
  404f5a:	2800      	cmp	r0, #0
  404f5c:	f040 8088 	bne.w	405070 <_dtoa_r+0x388>
  404f60:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  404f64:	f04f 0a00 	mov.w	sl, #0
  404f68:	f8df b040 	ldr.w	fp, [pc, #64]	; 404fac <_dtoa_r+0x2c4>
  404f6c:	940c      	str	r4, [sp, #48]	; 0x30
  404f6e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  404f72:	e028      	b.n	404fc6 <_dtoa_r+0x2de>
  404f74:	f3af 8000 	nop.w
  404f78:	636f4361 	.word	0x636f4361
  404f7c:	3fd287a7 	.word	0x3fd287a7
  404f80:	8b60c8b3 	.word	0x8b60c8b3
  404f84:	3fc68a28 	.word	0x3fc68a28
  404f88:	509f79fb 	.word	0x509f79fb
  404f8c:	3fd34413 	.word	0x3fd34413
  404f90:	7ff00000 	.word	0x7ff00000
  404f94:	004087c1 	.word	0x004087c1
  404f98:	00408804 	.word	0x00408804
  404f9c:	00408810 	.word	0x00408810
  404fa0:	3ff80000 	.word	0x3ff80000
  404fa4:	00408850 	.word	0x00408850
  404fa8:	004087c0 	.word	0x004087c0
  404fac:	40240000 	.word	0x40240000
  404fb0:	f003 f8c8 	bl	408144 <__aeabi_dmul>
  404fb4:	2200      	movs	r2, #0
  404fb6:	2300      	movs	r3, #0
  404fb8:	4606      	mov	r6, r0
  404fba:	460f      	mov	r7, r1
  404fbc:	f003 fb2a 	bl	408614 <__aeabi_dcmpeq>
  404fc0:	2800      	cmp	r0, #0
  404fc2:	f040 83c1 	bne.w	405748 <_dtoa_r+0xa60>
  404fc6:	4642      	mov	r2, r8
  404fc8:	464b      	mov	r3, r9
  404fca:	4630      	mov	r0, r6
  404fcc:	4639      	mov	r1, r7
  404fce:	f003 f9e3 	bl	408398 <__aeabi_ddiv>
  404fd2:	f003 fb67 	bl	4086a4 <__aeabi_d2iz>
  404fd6:	4604      	mov	r4, r0
  404fd8:	f003 f84e 	bl	408078 <__aeabi_i2d>
  404fdc:	4642      	mov	r2, r8
  404fde:	464b      	mov	r3, r9
  404fe0:	f003 f8b0 	bl	408144 <__aeabi_dmul>
  404fe4:	4602      	mov	r2, r0
  404fe6:	460b      	mov	r3, r1
  404fe8:	4630      	mov	r0, r6
  404fea:	4639      	mov	r1, r7
  404fec:	f002 fef6 	bl	407ddc <__aeabi_dsub>
  404ff0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  404ff4:	9e04      	ldr	r6, [sp, #16]
  404ff6:	f805 eb01 	strb.w	lr, [r5], #1
  404ffa:	eba5 0e06 	sub.w	lr, r5, r6
  404ffe:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  405000:	45b6      	cmp	lr, r6
  405002:	e9cd 0106 	strd	r0, r1, [sp, #24]
  405006:	4652      	mov	r2, sl
  405008:	465b      	mov	r3, fp
  40500a:	d1d1      	bne.n	404fb0 <_dtoa_r+0x2c8>
  40500c:	46a0      	mov	r8, r4
  40500e:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  405012:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  405014:	4606      	mov	r6, r0
  405016:	460f      	mov	r7, r1
  405018:	4632      	mov	r2, r6
  40501a:	463b      	mov	r3, r7
  40501c:	4630      	mov	r0, r6
  40501e:	4639      	mov	r1, r7
  405020:	f002 fede 	bl	407de0 <__adddf3>
  405024:	4606      	mov	r6, r0
  405026:	460f      	mov	r7, r1
  405028:	4602      	mov	r2, r0
  40502a:	460b      	mov	r3, r1
  40502c:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  405030:	f003 fafa 	bl	408628 <__aeabi_dcmplt>
  405034:	b948      	cbnz	r0, 40504a <_dtoa_r+0x362>
  405036:	4632      	mov	r2, r6
  405038:	463b      	mov	r3, r7
  40503a:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40503e:	f003 fae9 	bl	408614 <__aeabi_dcmpeq>
  405042:	b1a8      	cbz	r0, 405070 <_dtoa_r+0x388>
  405044:	f018 0f01 	tst.w	r8, #1
  405048:	d012      	beq.n	405070 <_dtoa_r+0x388>
  40504a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40504e:	9a04      	ldr	r2, [sp, #16]
  405050:	1e6b      	subs	r3, r5, #1
  405052:	e004      	b.n	40505e <_dtoa_r+0x376>
  405054:	429a      	cmp	r2, r3
  405056:	f000 8401 	beq.w	40585c <_dtoa_r+0xb74>
  40505a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40505e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  405062:	f103 0501 	add.w	r5, r3, #1
  405066:	d0f5      	beq.n	405054 <_dtoa_r+0x36c>
  405068:	f108 0801 	add.w	r8, r8, #1
  40506c:	f883 8000 	strb.w	r8, [r3]
  405070:	4649      	mov	r1, r9
  405072:	4620      	mov	r0, r4
  405074:	f001 fef4 	bl	406e60 <_Bfree>
  405078:	2200      	movs	r2, #0
  40507a:	9b02      	ldr	r3, [sp, #8]
  40507c:	702a      	strb	r2, [r5, #0]
  40507e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  405080:	3301      	adds	r3, #1
  405082:	6013      	str	r3, [r2, #0]
  405084:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  405086:	2b00      	cmp	r3, #0
  405088:	f000 839e 	beq.w	4057c8 <_dtoa_r+0xae0>
  40508c:	9804      	ldr	r0, [sp, #16]
  40508e:	601d      	str	r5, [r3, #0]
  405090:	b01b      	add	sp, #108	; 0x6c
  405092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405096:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  405098:	2a00      	cmp	r2, #0
  40509a:	d03e      	beq.n	40511a <_dtoa_r+0x432>
  40509c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40509e:	2a01      	cmp	r2, #1
  4050a0:	f340 8311 	ble.w	4056c6 <_dtoa_r+0x9de>
  4050a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050a6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4050a8:	1e5f      	subs	r7, r3, #1
  4050aa:	42ba      	cmp	r2, r7
  4050ac:	f2c0 838f 	blt.w	4057ce <_dtoa_r+0xae6>
  4050b0:	1bd7      	subs	r7, r2, r7
  4050b2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050b4:	2b00      	cmp	r3, #0
  4050b6:	f2c0 848b 	blt.w	4059d0 <_dtoa_r+0xce8>
  4050ba:	9d08      	ldr	r5, [sp, #32]
  4050bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050be:	9a08      	ldr	r2, [sp, #32]
  4050c0:	441a      	add	r2, r3
  4050c2:	9208      	str	r2, [sp, #32]
  4050c4:	9a06      	ldr	r2, [sp, #24]
  4050c6:	2101      	movs	r1, #1
  4050c8:	441a      	add	r2, r3
  4050ca:	4620      	mov	r0, r4
  4050cc:	9206      	str	r2, [sp, #24]
  4050ce:	f001 ff61 	bl	406f94 <__i2b>
  4050d2:	4606      	mov	r6, r0
  4050d4:	e024      	b.n	405120 <_dtoa_r+0x438>
  4050d6:	2301      	movs	r3, #1
  4050d8:	930e      	str	r3, [sp, #56]	; 0x38
  4050da:	e6af      	b.n	404e3c <_dtoa_r+0x154>
  4050dc:	9a08      	ldr	r2, [sp, #32]
  4050de:	9b02      	ldr	r3, [sp, #8]
  4050e0:	1ad2      	subs	r2, r2, r3
  4050e2:	425b      	negs	r3, r3
  4050e4:	930c      	str	r3, [sp, #48]	; 0x30
  4050e6:	2300      	movs	r3, #0
  4050e8:	9208      	str	r2, [sp, #32]
  4050ea:	930d      	str	r3, [sp, #52]	; 0x34
  4050ec:	e6b8      	b.n	404e60 <_dtoa_r+0x178>
  4050ee:	f1c7 0301 	rsb	r3, r7, #1
  4050f2:	9308      	str	r3, [sp, #32]
  4050f4:	2300      	movs	r3, #0
  4050f6:	9306      	str	r3, [sp, #24]
  4050f8:	e6a7      	b.n	404e4a <_dtoa_r+0x162>
  4050fa:	9d02      	ldr	r5, [sp, #8]
  4050fc:	4628      	mov	r0, r5
  4050fe:	f002 ffbb 	bl	408078 <__aeabi_i2d>
  405102:	4602      	mov	r2, r0
  405104:	460b      	mov	r3, r1
  405106:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  40510a:	f003 fa83 	bl	408614 <__aeabi_dcmpeq>
  40510e:	2800      	cmp	r0, #0
  405110:	f47f ae80 	bne.w	404e14 <_dtoa_r+0x12c>
  405114:	1e6b      	subs	r3, r5, #1
  405116:	9302      	str	r3, [sp, #8]
  405118:	e67c      	b.n	404e14 <_dtoa_r+0x12c>
  40511a:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  40511c:	9d08      	ldr	r5, [sp, #32]
  40511e:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  405120:	2d00      	cmp	r5, #0
  405122:	dd0c      	ble.n	40513e <_dtoa_r+0x456>
  405124:	9906      	ldr	r1, [sp, #24]
  405126:	2900      	cmp	r1, #0
  405128:	460b      	mov	r3, r1
  40512a:	dd08      	ble.n	40513e <_dtoa_r+0x456>
  40512c:	42a9      	cmp	r1, r5
  40512e:	9a08      	ldr	r2, [sp, #32]
  405130:	bfa8      	it	ge
  405132:	462b      	movge	r3, r5
  405134:	1ad2      	subs	r2, r2, r3
  405136:	1aed      	subs	r5, r5, r3
  405138:	1acb      	subs	r3, r1, r3
  40513a:	9208      	str	r2, [sp, #32]
  40513c:	9306      	str	r3, [sp, #24]
  40513e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405140:	b1d3      	cbz	r3, 405178 <_dtoa_r+0x490>
  405142:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405144:	2b00      	cmp	r3, #0
  405146:	f000 82b7 	beq.w	4056b8 <_dtoa_r+0x9d0>
  40514a:	2f00      	cmp	r7, #0
  40514c:	dd10      	ble.n	405170 <_dtoa_r+0x488>
  40514e:	4631      	mov	r1, r6
  405150:	463a      	mov	r2, r7
  405152:	4620      	mov	r0, r4
  405154:	f001 ffba 	bl	4070cc <__pow5mult>
  405158:	464a      	mov	r2, r9
  40515a:	4601      	mov	r1, r0
  40515c:	4606      	mov	r6, r0
  40515e:	4620      	mov	r0, r4
  405160:	f001 ff22 	bl	406fa8 <__multiply>
  405164:	4649      	mov	r1, r9
  405166:	4680      	mov	r8, r0
  405168:	4620      	mov	r0, r4
  40516a:	f001 fe79 	bl	406e60 <_Bfree>
  40516e:	46c1      	mov	r9, r8
  405170:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  405172:	1bda      	subs	r2, r3, r7
  405174:	f040 82a1 	bne.w	4056ba <_dtoa_r+0x9d2>
  405178:	2101      	movs	r1, #1
  40517a:	4620      	mov	r0, r4
  40517c:	f001 ff0a 	bl	406f94 <__i2b>
  405180:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  405182:	2b00      	cmp	r3, #0
  405184:	4680      	mov	r8, r0
  405186:	dd1c      	ble.n	4051c2 <_dtoa_r+0x4da>
  405188:	4601      	mov	r1, r0
  40518a:	461a      	mov	r2, r3
  40518c:	4620      	mov	r0, r4
  40518e:	f001 ff9d 	bl	4070cc <__pow5mult>
  405192:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405194:	2b01      	cmp	r3, #1
  405196:	4680      	mov	r8, r0
  405198:	f340 8254 	ble.w	405644 <_dtoa_r+0x95c>
  40519c:	2300      	movs	r3, #0
  40519e:	930c      	str	r3, [sp, #48]	; 0x30
  4051a0:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4051a4:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  4051a8:	6918      	ldr	r0, [r3, #16]
  4051aa:	f001 fea3 	bl	406ef4 <__hi0bits>
  4051ae:	f1c0 0020 	rsb	r0, r0, #32
  4051b2:	e010      	b.n	4051d6 <_dtoa_r+0x4ee>
  4051b4:	f1c3 0520 	rsb	r5, r3, #32
  4051b8:	fa0a f005 	lsl.w	r0, sl, r5
  4051bc:	e674      	b.n	404ea8 <_dtoa_r+0x1c0>
  4051be:	900e      	str	r0, [sp, #56]	; 0x38
  4051c0:	e63c      	b.n	404e3c <_dtoa_r+0x154>
  4051c2:	9b24      	ldr	r3, [sp, #144]	; 0x90
  4051c4:	2b01      	cmp	r3, #1
  4051c6:	f340 8287 	ble.w	4056d8 <_dtoa_r+0x9f0>
  4051ca:	2300      	movs	r3, #0
  4051cc:	930c      	str	r3, [sp, #48]	; 0x30
  4051ce:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4051d0:	2001      	movs	r0, #1
  4051d2:	2b00      	cmp	r3, #0
  4051d4:	d1e4      	bne.n	4051a0 <_dtoa_r+0x4b8>
  4051d6:	9a06      	ldr	r2, [sp, #24]
  4051d8:	4410      	add	r0, r2
  4051da:	f010 001f 	ands.w	r0, r0, #31
  4051de:	f000 80a1 	beq.w	405324 <_dtoa_r+0x63c>
  4051e2:	f1c0 0320 	rsb	r3, r0, #32
  4051e6:	2b04      	cmp	r3, #4
  4051e8:	f340 849e 	ble.w	405b28 <_dtoa_r+0xe40>
  4051ec:	9b08      	ldr	r3, [sp, #32]
  4051ee:	f1c0 001c 	rsb	r0, r0, #28
  4051f2:	4403      	add	r3, r0
  4051f4:	9308      	str	r3, [sp, #32]
  4051f6:	4613      	mov	r3, r2
  4051f8:	4403      	add	r3, r0
  4051fa:	4405      	add	r5, r0
  4051fc:	9306      	str	r3, [sp, #24]
  4051fe:	9b08      	ldr	r3, [sp, #32]
  405200:	2b00      	cmp	r3, #0
  405202:	dd05      	ble.n	405210 <_dtoa_r+0x528>
  405204:	4649      	mov	r1, r9
  405206:	461a      	mov	r2, r3
  405208:	4620      	mov	r0, r4
  40520a:	f001 ffaf 	bl	40716c <__lshift>
  40520e:	4681      	mov	r9, r0
  405210:	9b06      	ldr	r3, [sp, #24]
  405212:	2b00      	cmp	r3, #0
  405214:	dd05      	ble.n	405222 <_dtoa_r+0x53a>
  405216:	4641      	mov	r1, r8
  405218:	461a      	mov	r2, r3
  40521a:	4620      	mov	r0, r4
  40521c:	f001 ffa6 	bl	40716c <__lshift>
  405220:	4680      	mov	r8, r0
  405222:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  405224:	2b00      	cmp	r3, #0
  405226:	f040 8086 	bne.w	405336 <_dtoa_r+0x64e>
  40522a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40522c:	2b00      	cmp	r3, #0
  40522e:	f340 8266 	ble.w	4056fe <_dtoa_r+0xa16>
  405232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405234:	2b00      	cmp	r3, #0
  405236:	f000 8098 	beq.w	40536a <_dtoa_r+0x682>
  40523a:	2d00      	cmp	r5, #0
  40523c:	dd05      	ble.n	40524a <_dtoa_r+0x562>
  40523e:	4631      	mov	r1, r6
  405240:	462a      	mov	r2, r5
  405242:	4620      	mov	r0, r4
  405244:	f001 ff92 	bl	40716c <__lshift>
  405248:	4606      	mov	r6, r0
  40524a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40524c:	2b00      	cmp	r3, #0
  40524e:	f040 8337 	bne.w	4058c0 <_dtoa_r+0xbd8>
  405252:	9606      	str	r6, [sp, #24]
  405254:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405256:	9a04      	ldr	r2, [sp, #16]
  405258:	f8dd b018 	ldr.w	fp, [sp, #24]
  40525c:	3b01      	subs	r3, #1
  40525e:	18d3      	adds	r3, r2, r3
  405260:	930b      	str	r3, [sp, #44]	; 0x2c
  405262:	f00a 0301 	and.w	r3, sl, #1
  405266:	930c      	str	r3, [sp, #48]	; 0x30
  405268:	4617      	mov	r7, r2
  40526a:	46c2      	mov	sl, r8
  40526c:	4651      	mov	r1, sl
  40526e:	4648      	mov	r0, r9
  405270:	f7ff fca4 	bl	404bbc <quorem>
  405274:	4631      	mov	r1, r6
  405276:	4605      	mov	r5, r0
  405278:	4648      	mov	r0, r9
  40527a:	f001 ffc9 	bl	407210 <__mcmp>
  40527e:	465a      	mov	r2, fp
  405280:	900a      	str	r0, [sp, #40]	; 0x28
  405282:	4651      	mov	r1, sl
  405284:	4620      	mov	r0, r4
  405286:	f001 ffdf 	bl	407248 <__mdiff>
  40528a:	68c2      	ldr	r2, [r0, #12]
  40528c:	4680      	mov	r8, r0
  40528e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  405292:	2a00      	cmp	r2, #0
  405294:	f040 822b 	bne.w	4056ee <_dtoa_r+0xa06>
  405298:	4601      	mov	r1, r0
  40529a:	4648      	mov	r0, r9
  40529c:	9308      	str	r3, [sp, #32]
  40529e:	f001 ffb7 	bl	407210 <__mcmp>
  4052a2:	4641      	mov	r1, r8
  4052a4:	9006      	str	r0, [sp, #24]
  4052a6:	4620      	mov	r0, r4
  4052a8:	f001 fdda 	bl	406e60 <_Bfree>
  4052ac:	9a06      	ldr	r2, [sp, #24]
  4052ae:	9b08      	ldr	r3, [sp, #32]
  4052b0:	b932      	cbnz	r2, 4052c0 <_dtoa_r+0x5d8>
  4052b2:	9924      	ldr	r1, [sp, #144]	; 0x90
  4052b4:	b921      	cbnz	r1, 4052c0 <_dtoa_r+0x5d8>
  4052b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4052b8:	2a00      	cmp	r2, #0
  4052ba:	f000 83ef 	beq.w	405a9c <_dtoa_r+0xdb4>
  4052be:	9a24      	ldr	r2, [sp, #144]	; 0x90
  4052c0:	990a      	ldr	r1, [sp, #40]	; 0x28
  4052c2:	2900      	cmp	r1, #0
  4052c4:	f2c0 829f 	blt.w	405806 <_dtoa_r+0xb1e>
  4052c8:	d105      	bne.n	4052d6 <_dtoa_r+0x5ee>
  4052ca:	9924      	ldr	r1, [sp, #144]	; 0x90
  4052cc:	b919      	cbnz	r1, 4052d6 <_dtoa_r+0x5ee>
  4052ce:	990c      	ldr	r1, [sp, #48]	; 0x30
  4052d0:	2900      	cmp	r1, #0
  4052d2:	f000 8298 	beq.w	405806 <_dtoa_r+0xb1e>
  4052d6:	2a00      	cmp	r2, #0
  4052d8:	f300 8306 	bgt.w	4058e8 <_dtoa_r+0xc00>
  4052dc:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  4052de:	703b      	strb	r3, [r7, #0]
  4052e0:	f107 0801 	add.w	r8, r7, #1
  4052e4:	4297      	cmp	r7, r2
  4052e6:	4645      	mov	r5, r8
  4052e8:	f000 830c 	beq.w	405904 <_dtoa_r+0xc1c>
  4052ec:	4649      	mov	r1, r9
  4052ee:	2300      	movs	r3, #0
  4052f0:	220a      	movs	r2, #10
  4052f2:	4620      	mov	r0, r4
  4052f4:	f001 fdbe 	bl	406e74 <__multadd>
  4052f8:	455e      	cmp	r6, fp
  4052fa:	4681      	mov	r9, r0
  4052fc:	4631      	mov	r1, r6
  4052fe:	f04f 0300 	mov.w	r3, #0
  405302:	f04f 020a 	mov.w	r2, #10
  405306:	4620      	mov	r0, r4
  405308:	f000 81eb 	beq.w	4056e2 <_dtoa_r+0x9fa>
  40530c:	f001 fdb2 	bl	406e74 <__multadd>
  405310:	4659      	mov	r1, fp
  405312:	4606      	mov	r6, r0
  405314:	2300      	movs	r3, #0
  405316:	220a      	movs	r2, #10
  405318:	4620      	mov	r0, r4
  40531a:	f001 fdab 	bl	406e74 <__multadd>
  40531e:	4647      	mov	r7, r8
  405320:	4683      	mov	fp, r0
  405322:	e7a3      	b.n	40526c <_dtoa_r+0x584>
  405324:	201c      	movs	r0, #28
  405326:	9b08      	ldr	r3, [sp, #32]
  405328:	4403      	add	r3, r0
  40532a:	9308      	str	r3, [sp, #32]
  40532c:	9b06      	ldr	r3, [sp, #24]
  40532e:	4403      	add	r3, r0
  405330:	4405      	add	r5, r0
  405332:	9306      	str	r3, [sp, #24]
  405334:	e763      	b.n	4051fe <_dtoa_r+0x516>
  405336:	4641      	mov	r1, r8
  405338:	4648      	mov	r0, r9
  40533a:	f001 ff69 	bl	407210 <__mcmp>
  40533e:	2800      	cmp	r0, #0
  405340:	f6bf af73 	bge.w	40522a <_dtoa_r+0x542>
  405344:	9f02      	ldr	r7, [sp, #8]
  405346:	4649      	mov	r1, r9
  405348:	2300      	movs	r3, #0
  40534a:	220a      	movs	r2, #10
  40534c:	4620      	mov	r0, r4
  40534e:	3f01      	subs	r7, #1
  405350:	9702      	str	r7, [sp, #8]
  405352:	f001 fd8f 	bl	406e74 <__multadd>
  405356:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405358:	4681      	mov	r9, r0
  40535a:	2b00      	cmp	r3, #0
  40535c:	f040 83b6 	bne.w	405acc <_dtoa_r+0xde4>
  405360:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405362:	2b00      	cmp	r3, #0
  405364:	f340 83bf 	ble.w	405ae6 <_dtoa_r+0xdfe>
  405368:	930a      	str	r3, [sp, #40]	; 0x28
  40536a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40536e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  405370:	465d      	mov	r5, fp
  405372:	e002      	b.n	40537a <_dtoa_r+0x692>
  405374:	f001 fd7e 	bl	406e74 <__multadd>
  405378:	4681      	mov	r9, r0
  40537a:	4641      	mov	r1, r8
  40537c:	4648      	mov	r0, r9
  40537e:	f7ff fc1d 	bl	404bbc <quorem>
  405382:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  405386:	f805 ab01 	strb.w	sl, [r5], #1
  40538a:	eba5 030b 	sub.w	r3, r5, fp
  40538e:	42bb      	cmp	r3, r7
  405390:	f04f 020a 	mov.w	r2, #10
  405394:	f04f 0300 	mov.w	r3, #0
  405398:	4649      	mov	r1, r9
  40539a:	4620      	mov	r0, r4
  40539c:	dbea      	blt.n	405374 <_dtoa_r+0x68c>
  40539e:	9b04      	ldr	r3, [sp, #16]
  4053a0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4053a2:	2a01      	cmp	r2, #1
  4053a4:	bfac      	ite	ge
  4053a6:	189b      	addge	r3, r3, r2
  4053a8:	3301      	addlt	r3, #1
  4053aa:	461d      	mov	r5, r3
  4053ac:	f04f 0b00 	mov.w	fp, #0
  4053b0:	4649      	mov	r1, r9
  4053b2:	2201      	movs	r2, #1
  4053b4:	4620      	mov	r0, r4
  4053b6:	f001 fed9 	bl	40716c <__lshift>
  4053ba:	4641      	mov	r1, r8
  4053bc:	4681      	mov	r9, r0
  4053be:	f001 ff27 	bl	407210 <__mcmp>
  4053c2:	2800      	cmp	r0, #0
  4053c4:	f340 823d 	ble.w	405842 <_dtoa_r+0xb5a>
  4053c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  4053cc:	9904      	ldr	r1, [sp, #16]
  4053ce:	1e6b      	subs	r3, r5, #1
  4053d0:	e004      	b.n	4053dc <_dtoa_r+0x6f4>
  4053d2:	428b      	cmp	r3, r1
  4053d4:	f000 81ae 	beq.w	405734 <_dtoa_r+0xa4c>
  4053d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  4053dc:	2a39      	cmp	r2, #57	; 0x39
  4053de:	f103 0501 	add.w	r5, r3, #1
  4053e2:	d0f6      	beq.n	4053d2 <_dtoa_r+0x6ea>
  4053e4:	3201      	adds	r2, #1
  4053e6:	701a      	strb	r2, [r3, #0]
  4053e8:	4641      	mov	r1, r8
  4053ea:	4620      	mov	r0, r4
  4053ec:	f001 fd38 	bl	406e60 <_Bfree>
  4053f0:	2e00      	cmp	r6, #0
  4053f2:	f43f ae3d 	beq.w	405070 <_dtoa_r+0x388>
  4053f6:	f1bb 0f00 	cmp.w	fp, #0
  4053fa:	d005      	beq.n	405408 <_dtoa_r+0x720>
  4053fc:	45b3      	cmp	fp, r6
  4053fe:	d003      	beq.n	405408 <_dtoa_r+0x720>
  405400:	4659      	mov	r1, fp
  405402:	4620      	mov	r0, r4
  405404:	f001 fd2c 	bl	406e60 <_Bfree>
  405408:	4631      	mov	r1, r6
  40540a:	4620      	mov	r0, r4
  40540c:	f001 fd28 	bl	406e60 <_Bfree>
  405410:	e62e      	b.n	405070 <_dtoa_r+0x388>
  405412:	2300      	movs	r3, #0
  405414:	930b      	str	r3, [sp, #44]	; 0x2c
  405416:	9b02      	ldr	r3, [sp, #8]
  405418:	9a25      	ldr	r2, [sp, #148]	; 0x94
  40541a:	4413      	add	r3, r2
  40541c:	930f      	str	r3, [sp, #60]	; 0x3c
  40541e:	3301      	adds	r3, #1
  405420:	2b01      	cmp	r3, #1
  405422:	461f      	mov	r7, r3
  405424:	461e      	mov	r6, r3
  405426:	930a      	str	r3, [sp, #40]	; 0x28
  405428:	bfb8      	it	lt
  40542a:	2701      	movlt	r7, #1
  40542c:	2100      	movs	r1, #0
  40542e:	2f17      	cmp	r7, #23
  405430:	6461      	str	r1, [r4, #68]	; 0x44
  405432:	d90a      	bls.n	40544a <_dtoa_r+0x762>
  405434:	2201      	movs	r2, #1
  405436:	2304      	movs	r3, #4
  405438:	005b      	lsls	r3, r3, #1
  40543a:	f103 0014 	add.w	r0, r3, #20
  40543e:	4287      	cmp	r7, r0
  405440:	4611      	mov	r1, r2
  405442:	f102 0201 	add.w	r2, r2, #1
  405446:	d2f7      	bcs.n	405438 <_dtoa_r+0x750>
  405448:	6461      	str	r1, [r4, #68]	; 0x44
  40544a:	4620      	mov	r0, r4
  40544c:	f001 fce2 	bl	406e14 <_Balloc>
  405450:	2e0e      	cmp	r6, #14
  405452:	9004      	str	r0, [sp, #16]
  405454:	6420      	str	r0, [r4, #64]	; 0x40
  405456:	f63f ad41 	bhi.w	404edc <_dtoa_r+0x1f4>
  40545a:	2d00      	cmp	r5, #0
  40545c:	f43f ad3e 	beq.w	404edc <_dtoa_r+0x1f4>
  405460:	9902      	ldr	r1, [sp, #8]
  405462:	2900      	cmp	r1, #0
  405464:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  405468:	f340 8202 	ble.w	405870 <_dtoa_r+0xb88>
  40546c:	4bb8      	ldr	r3, [pc, #736]	; (405750 <_dtoa_r+0xa68>)
  40546e:	f001 020f 	and.w	r2, r1, #15
  405472:	110d      	asrs	r5, r1, #4
  405474:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405478:	06e9      	lsls	r1, r5, #27
  40547a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40547e:	f140 81ae 	bpl.w	4057de <_dtoa_r+0xaf6>
  405482:	4bb4      	ldr	r3, [pc, #720]	; (405754 <_dtoa_r+0xa6c>)
  405484:	4650      	mov	r0, sl
  405486:	4659      	mov	r1, fp
  405488:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40548c:	f002 ff84 	bl	408398 <__aeabi_ddiv>
  405490:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  405494:	f005 050f 	and.w	r5, r5, #15
  405498:	f04f 0a03 	mov.w	sl, #3
  40549c:	b18d      	cbz	r5, 4054c2 <_dtoa_r+0x7da>
  40549e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 405754 <_dtoa_r+0xa6c>
  4054a2:	07ea      	lsls	r2, r5, #31
  4054a4:	d509      	bpl.n	4054ba <_dtoa_r+0x7d2>
  4054a6:	4630      	mov	r0, r6
  4054a8:	4639      	mov	r1, r7
  4054aa:	e9d8 2300 	ldrd	r2, r3, [r8]
  4054ae:	f002 fe49 	bl	408144 <__aeabi_dmul>
  4054b2:	f10a 0a01 	add.w	sl, sl, #1
  4054b6:	4606      	mov	r6, r0
  4054b8:	460f      	mov	r7, r1
  4054ba:	106d      	asrs	r5, r5, #1
  4054bc:	f108 0808 	add.w	r8, r8, #8
  4054c0:	d1ef      	bne.n	4054a2 <_dtoa_r+0x7ba>
  4054c2:	463b      	mov	r3, r7
  4054c4:	4632      	mov	r2, r6
  4054c6:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  4054ca:	f002 ff65 	bl	408398 <__aeabi_ddiv>
  4054ce:	4607      	mov	r7, r0
  4054d0:	4688      	mov	r8, r1
  4054d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4054d4:	b143      	cbz	r3, 4054e8 <_dtoa_r+0x800>
  4054d6:	2200      	movs	r2, #0
  4054d8:	4b9f      	ldr	r3, [pc, #636]	; (405758 <_dtoa_r+0xa70>)
  4054da:	4638      	mov	r0, r7
  4054dc:	4641      	mov	r1, r8
  4054de:	f003 f8a3 	bl	408628 <__aeabi_dcmplt>
  4054e2:	2800      	cmp	r0, #0
  4054e4:	f040 8286 	bne.w	4059f4 <_dtoa_r+0xd0c>
  4054e8:	4650      	mov	r0, sl
  4054ea:	f002 fdc5 	bl	408078 <__aeabi_i2d>
  4054ee:	463a      	mov	r2, r7
  4054f0:	4643      	mov	r3, r8
  4054f2:	f002 fe27 	bl	408144 <__aeabi_dmul>
  4054f6:	4b99      	ldr	r3, [pc, #612]	; (40575c <_dtoa_r+0xa74>)
  4054f8:	2200      	movs	r2, #0
  4054fa:	f002 fc71 	bl	407de0 <__adddf3>
  4054fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405500:	4605      	mov	r5, r0
  405502:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405506:	2b00      	cmp	r3, #0
  405508:	f000 813e 	beq.w	405788 <_dtoa_r+0xaa0>
  40550c:	9b02      	ldr	r3, [sp, #8]
  40550e:	9315      	str	r3, [sp, #84]	; 0x54
  405510:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405512:	9312      	str	r3, [sp, #72]	; 0x48
  405514:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  405516:	2b00      	cmp	r3, #0
  405518:	f000 81fa 	beq.w	405910 <_dtoa_r+0xc28>
  40551c:	9a12      	ldr	r2, [sp, #72]	; 0x48
  40551e:	4b8c      	ldr	r3, [pc, #560]	; (405750 <_dtoa_r+0xa68>)
  405520:	498f      	ldr	r1, [pc, #572]	; (405760 <_dtoa_r+0xa78>)
  405522:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405526:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  40552a:	2000      	movs	r0, #0
  40552c:	f002 ff34 	bl	408398 <__aeabi_ddiv>
  405530:	462a      	mov	r2, r5
  405532:	4633      	mov	r3, r6
  405534:	f002 fc52 	bl	407ddc <__aeabi_dsub>
  405538:	4682      	mov	sl, r0
  40553a:	468b      	mov	fp, r1
  40553c:	4638      	mov	r0, r7
  40553e:	4641      	mov	r1, r8
  405540:	f003 f8b0 	bl	4086a4 <__aeabi_d2iz>
  405544:	4605      	mov	r5, r0
  405546:	f002 fd97 	bl	408078 <__aeabi_i2d>
  40554a:	4602      	mov	r2, r0
  40554c:	460b      	mov	r3, r1
  40554e:	4638      	mov	r0, r7
  405550:	4641      	mov	r1, r8
  405552:	f002 fc43 	bl	407ddc <__aeabi_dsub>
  405556:	3530      	adds	r5, #48	; 0x30
  405558:	fa5f f885 	uxtb.w	r8, r5
  40555c:	9d04      	ldr	r5, [sp, #16]
  40555e:	4606      	mov	r6, r0
  405560:	460f      	mov	r7, r1
  405562:	f885 8000 	strb.w	r8, [r5]
  405566:	4602      	mov	r2, r0
  405568:	460b      	mov	r3, r1
  40556a:	4650      	mov	r0, sl
  40556c:	4659      	mov	r1, fp
  40556e:	3501      	adds	r5, #1
  405570:	f003 f878 	bl	408664 <__aeabi_dcmpgt>
  405574:	2800      	cmp	r0, #0
  405576:	d154      	bne.n	405622 <_dtoa_r+0x93a>
  405578:	4632      	mov	r2, r6
  40557a:	463b      	mov	r3, r7
  40557c:	2000      	movs	r0, #0
  40557e:	4976      	ldr	r1, [pc, #472]	; (405758 <_dtoa_r+0xa70>)
  405580:	f002 fc2c 	bl	407ddc <__aeabi_dsub>
  405584:	4602      	mov	r2, r0
  405586:	460b      	mov	r3, r1
  405588:	4650      	mov	r0, sl
  40558a:	4659      	mov	r1, fp
  40558c:	f003 f86a 	bl	408664 <__aeabi_dcmpgt>
  405590:	2800      	cmp	r0, #0
  405592:	f040 8270 	bne.w	405a76 <_dtoa_r+0xd8e>
  405596:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405598:	2a01      	cmp	r2, #1
  40559a:	f000 8111 	beq.w	4057c0 <_dtoa_r+0xad8>
  40559e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4055a0:	9a04      	ldr	r2, [sp, #16]
  4055a2:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  4055a6:	4413      	add	r3, r2
  4055a8:	4699      	mov	r9, r3
  4055aa:	e00d      	b.n	4055c8 <_dtoa_r+0x8e0>
  4055ac:	2000      	movs	r0, #0
  4055ae:	496a      	ldr	r1, [pc, #424]	; (405758 <_dtoa_r+0xa70>)
  4055b0:	f002 fc14 	bl	407ddc <__aeabi_dsub>
  4055b4:	4652      	mov	r2, sl
  4055b6:	465b      	mov	r3, fp
  4055b8:	f003 f836 	bl	408628 <__aeabi_dcmplt>
  4055bc:	2800      	cmp	r0, #0
  4055be:	f040 8258 	bne.w	405a72 <_dtoa_r+0xd8a>
  4055c2:	454d      	cmp	r5, r9
  4055c4:	f000 80fa 	beq.w	4057bc <_dtoa_r+0xad4>
  4055c8:	4650      	mov	r0, sl
  4055ca:	4659      	mov	r1, fp
  4055cc:	2200      	movs	r2, #0
  4055ce:	4b65      	ldr	r3, [pc, #404]	; (405764 <_dtoa_r+0xa7c>)
  4055d0:	f002 fdb8 	bl	408144 <__aeabi_dmul>
  4055d4:	2200      	movs	r2, #0
  4055d6:	4b63      	ldr	r3, [pc, #396]	; (405764 <_dtoa_r+0xa7c>)
  4055d8:	4682      	mov	sl, r0
  4055da:	468b      	mov	fp, r1
  4055dc:	4630      	mov	r0, r6
  4055de:	4639      	mov	r1, r7
  4055e0:	f002 fdb0 	bl	408144 <__aeabi_dmul>
  4055e4:	460f      	mov	r7, r1
  4055e6:	4606      	mov	r6, r0
  4055e8:	f003 f85c 	bl	4086a4 <__aeabi_d2iz>
  4055ec:	4680      	mov	r8, r0
  4055ee:	f002 fd43 	bl	408078 <__aeabi_i2d>
  4055f2:	4602      	mov	r2, r0
  4055f4:	460b      	mov	r3, r1
  4055f6:	4630      	mov	r0, r6
  4055f8:	4639      	mov	r1, r7
  4055fa:	f002 fbef 	bl	407ddc <__aeabi_dsub>
  4055fe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405602:	fa5f f888 	uxtb.w	r8, r8
  405606:	4652      	mov	r2, sl
  405608:	465b      	mov	r3, fp
  40560a:	f805 8b01 	strb.w	r8, [r5], #1
  40560e:	4606      	mov	r6, r0
  405610:	460f      	mov	r7, r1
  405612:	f003 f809 	bl	408628 <__aeabi_dcmplt>
  405616:	4632      	mov	r2, r6
  405618:	463b      	mov	r3, r7
  40561a:	2800      	cmp	r0, #0
  40561c:	d0c6      	beq.n	4055ac <_dtoa_r+0x8c4>
  40561e:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405622:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405624:	9302      	str	r3, [sp, #8]
  405626:	e523      	b.n	405070 <_dtoa_r+0x388>
  405628:	2300      	movs	r3, #0
  40562a:	930b      	str	r3, [sp, #44]	; 0x2c
  40562c:	9b25      	ldr	r3, [sp, #148]	; 0x94
  40562e:	2b00      	cmp	r3, #0
  405630:	f340 80dc 	ble.w	4057ec <_dtoa_r+0xb04>
  405634:	461f      	mov	r7, r3
  405636:	461e      	mov	r6, r3
  405638:	930f      	str	r3, [sp, #60]	; 0x3c
  40563a:	930a      	str	r3, [sp, #40]	; 0x28
  40563c:	e6f6      	b.n	40542c <_dtoa_r+0x744>
  40563e:	2301      	movs	r3, #1
  405640:	930b      	str	r3, [sp, #44]	; 0x2c
  405642:	e7f3      	b.n	40562c <_dtoa_r+0x944>
  405644:	f1ba 0f00 	cmp.w	sl, #0
  405648:	f47f ada8 	bne.w	40519c <_dtoa_r+0x4b4>
  40564c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  405650:	2b00      	cmp	r3, #0
  405652:	f47f adba 	bne.w	4051ca <_dtoa_r+0x4e2>
  405656:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  40565a:	0d3f      	lsrs	r7, r7, #20
  40565c:	053f      	lsls	r7, r7, #20
  40565e:	2f00      	cmp	r7, #0
  405660:	f000 820d 	beq.w	405a7e <_dtoa_r+0xd96>
  405664:	9b08      	ldr	r3, [sp, #32]
  405666:	3301      	adds	r3, #1
  405668:	9308      	str	r3, [sp, #32]
  40566a:	9b06      	ldr	r3, [sp, #24]
  40566c:	3301      	adds	r3, #1
  40566e:	9306      	str	r3, [sp, #24]
  405670:	2301      	movs	r3, #1
  405672:	930c      	str	r3, [sp, #48]	; 0x30
  405674:	e5ab      	b.n	4051ce <_dtoa_r+0x4e6>
  405676:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405678:	2b00      	cmp	r3, #0
  40567a:	f73f ac42 	bgt.w	404f02 <_dtoa_r+0x21a>
  40567e:	f040 8221 	bne.w	405ac4 <_dtoa_r+0xddc>
  405682:	2200      	movs	r2, #0
  405684:	4b38      	ldr	r3, [pc, #224]	; (405768 <_dtoa_r+0xa80>)
  405686:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  40568a:	f002 fd5b 	bl	408144 <__aeabi_dmul>
  40568e:	4652      	mov	r2, sl
  405690:	465b      	mov	r3, fp
  405692:	f002 ffdd 	bl	408650 <__aeabi_dcmpge>
  405696:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  40569a:	4646      	mov	r6, r8
  40569c:	2800      	cmp	r0, #0
  40569e:	d041      	beq.n	405724 <_dtoa_r+0xa3c>
  4056a0:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4056a2:	9d04      	ldr	r5, [sp, #16]
  4056a4:	43db      	mvns	r3, r3
  4056a6:	9302      	str	r3, [sp, #8]
  4056a8:	4641      	mov	r1, r8
  4056aa:	4620      	mov	r0, r4
  4056ac:	f001 fbd8 	bl	406e60 <_Bfree>
  4056b0:	2e00      	cmp	r6, #0
  4056b2:	f43f acdd 	beq.w	405070 <_dtoa_r+0x388>
  4056b6:	e6a7      	b.n	405408 <_dtoa_r+0x720>
  4056b8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  4056ba:	4649      	mov	r1, r9
  4056bc:	4620      	mov	r0, r4
  4056be:	f001 fd05 	bl	4070cc <__pow5mult>
  4056c2:	4681      	mov	r9, r0
  4056c4:	e558      	b.n	405178 <_dtoa_r+0x490>
  4056c6:	9a14      	ldr	r2, [sp, #80]	; 0x50
  4056c8:	2a00      	cmp	r2, #0
  4056ca:	f000 8187 	beq.w	4059dc <_dtoa_r+0xcf4>
  4056ce:	f203 4333 	addw	r3, r3, #1075	; 0x433
  4056d2:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4056d4:	9d08      	ldr	r5, [sp, #32]
  4056d6:	e4f2      	b.n	4050be <_dtoa_r+0x3d6>
  4056d8:	f1ba 0f00 	cmp.w	sl, #0
  4056dc:	f47f ad75 	bne.w	4051ca <_dtoa_r+0x4e2>
  4056e0:	e7b4      	b.n	40564c <_dtoa_r+0x964>
  4056e2:	f001 fbc7 	bl	406e74 <__multadd>
  4056e6:	4647      	mov	r7, r8
  4056e8:	4606      	mov	r6, r0
  4056ea:	4683      	mov	fp, r0
  4056ec:	e5be      	b.n	40526c <_dtoa_r+0x584>
  4056ee:	4601      	mov	r1, r0
  4056f0:	4620      	mov	r0, r4
  4056f2:	9306      	str	r3, [sp, #24]
  4056f4:	f001 fbb4 	bl	406e60 <_Bfree>
  4056f8:	2201      	movs	r2, #1
  4056fa:	9b06      	ldr	r3, [sp, #24]
  4056fc:	e5e0      	b.n	4052c0 <_dtoa_r+0x5d8>
  4056fe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405700:	2b02      	cmp	r3, #2
  405702:	f77f ad96 	ble.w	405232 <_dtoa_r+0x54a>
  405706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405708:	2b00      	cmp	r3, #0
  40570a:	d1c9      	bne.n	4056a0 <_dtoa_r+0x9b8>
  40570c:	4641      	mov	r1, r8
  40570e:	2205      	movs	r2, #5
  405710:	4620      	mov	r0, r4
  405712:	f001 fbaf 	bl	406e74 <__multadd>
  405716:	4601      	mov	r1, r0
  405718:	4680      	mov	r8, r0
  40571a:	4648      	mov	r0, r9
  40571c:	f001 fd78 	bl	407210 <__mcmp>
  405720:	2800      	cmp	r0, #0
  405722:	ddbd      	ble.n	4056a0 <_dtoa_r+0x9b8>
  405724:	9a02      	ldr	r2, [sp, #8]
  405726:	9904      	ldr	r1, [sp, #16]
  405728:	2331      	movs	r3, #49	; 0x31
  40572a:	3201      	adds	r2, #1
  40572c:	9202      	str	r2, [sp, #8]
  40572e:	700b      	strb	r3, [r1, #0]
  405730:	1c4d      	adds	r5, r1, #1
  405732:	e7b9      	b.n	4056a8 <_dtoa_r+0x9c0>
  405734:	9a02      	ldr	r2, [sp, #8]
  405736:	3201      	adds	r2, #1
  405738:	9202      	str	r2, [sp, #8]
  40573a:	9a04      	ldr	r2, [sp, #16]
  40573c:	2331      	movs	r3, #49	; 0x31
  40573e:	7013      	strb	r3, [r2, #0]
  405740:	e652      	b.n	4053e8 <_dtoa_r+0x700>
  405742:	2301      	movs	r3, #1
  405744:	930b      	str	r3, [sp, #44]	; 0x2c
  405746:	e666      	b.n	405416 <_dtoa_r+0x72e>
  405748:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  40574c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40574e:	e48f      	b.n	405070 <_dtoa_r+0x388>
  405750:	00408850 	.word	0x00408850
  405754:	00408828 	.word	0x00408828
  405758:	3ff00000 	.word	0x3ff00000
  40575c:	401c0000 	.word	0x401c0000
  405760:	3fe00000 	.word	0x3fe00000
  405764:	40240000 	.word	0x40240000
  405768:	40140000 	.word	0x40140000
  40576c:	4650      	mov	r0, sl
  40576e:	f002 fc83 	bl	408078 <__aeabi_i2d>
  405772:	463a      	mov	r2, r7
  405774:	4643      	mov	r3, r8
  405776:	f002 fce5 	bl	408144 <__aeabi_dmul>
  40577a:	2200      	movs	r2, #0
  40577c:	4bc1      	ldr	r3, [pc, #772]	; (405a84 <_dtoa_r+0xd9c>)
  40577e:	f002 fb2f 	bl	407de0 <__adddf3>
  405782:	4605      	mov	r5, r0
  405784:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405788:	4641      	mov	r1, r8
  40578a:	2200      	movs	r2, #0
  40578c:	4bbe      	ldr	r3, [pc, #760]	; (405a88 <_dtoa_r+0xda0>)
  40578e:	4638      	mov	r0, r7
  405790:	f002 fb24 	bl	407ddc <__aeabi_dsub>
  405794:	462a      	mov	r2, r5
  405796:	4633      	mov	r3, r6
  405798:	4682      	mov	sl, r0
  40579a:	468b      	mov	fp, r1
  40579c:	f002 ff62 	bl	408664 <__aeabi_dcmpgt>
  4057a0:	4680      	mov	r8, r0
  4057a2:	2800      	cmp	r0, #0
  4057a4:	f040 8110 	bne.w	4059c8 <_dtoa_r+0xce0>
  4057a8:	462a      	mov	r2, r5
  4057aa:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  4057ae:	4650      	mov	r0, sl
  4057b0:	4659      	mov	r1, fp
  4057b2:	f002 ff39 	bl	408628 <__aeabi_dcmplt>
  4057b6:	b118      	cbz	r0, 4057c0 <_dtoa_r+0xad8>
  4057b8:	4646      	mov	r6, r8
  4057ba:	e771      	b.n	4056a0 <_dtoa_r+0x9b8>
  4057bc:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4057c0:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  4057c4:	f7ff bb8a 	b.w	404edc <_dtoa_r+0x1f4>
  4057c8:	9804      	ldr	r0, [sp, #16]
  4057ca:	f7ff babb 	b.w	404d44 <_dtoa_r+0x5c>
  4057ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  4057d0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  4057d2:	970c      	str	r7, [sp, #48]	; 0x30
  4057d4:	1afb      	subs	r3, r7, r3
  4057d6:	441a      	add	r2, r3
  4057d8:	920d      	str	r2, [sp, #52]	; 0x34
  4057da:	2700      	movs	r7, #0
  4057dc:	e469      	b.n	4050b2 <_dtoa_r+0x3ca>
  4057de:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  4057e2:	f04f 0a02 	mov.w	sl, #2
  4057e6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  4057ea:	e657      	b.n	40549c <_dtoa_r+0x7b4>
  4057ec:	2100      	movs	r1, #0
  4057ee:	2301      	movs	r3, #1
  4057f0:	6461      	str	r1, [r4, #68]	; 0x44
  4057f2:	4620      	mov	r0, r4
  4057f4:	9325      	str	r3, [sp, #148]	; 0x94
  4057f6:	f001 fb0d 	bl	406e14 <_Balloc>
  4057fa:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4057fc:	9004      	str	r0, [sp, #16]
  4057fe:	6420      	str	r0, [r4, #64]	; 0x40
  405800:	930a      	str	r3, [sp, #40]	; 0x28
  405802:	930f      	str	r3, [sp, #60]	; 0x3c
  405804:	e629      	b.n	40545a <_dtoa_r+0x772>
  405806:	2a00      	cmp	r2, #0
  405808:	46d0      	mov	r8, sl
  40580a:	f8cd b018 	str.w	fp, [sp, #24]
  40580e:	469a      	mov	sl, r3
  405810:	dd11      	ble.n	405836 <_dtoa_r+0xb4e>
  405812:	4649      	mov	r1, r9
  405814:	2201      	movs	r2, #1
  405816:	4620      	mov	r0, r4
  405818:	f001 fca8 	bl	40716c <__lshift>
  40581c:	4641      	mov	r1, r8
  40581e:	4681      	mov	r9, r0
  405820:	f001 fcf6 	bl	407210 <__mcmp>
  405824:	2800      	cmp	r0, #0
  405826:	f340 8146 	ble.w	405ab6 <_dtoa_r+0xdce>
  40582a:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  40582e:	f000 8106 	beq.w	405a3e <_dtoa_r+0xd56>
  405832:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  405836:	46b3      	mov	fp, r6
  405838:	f887 a000 	strb.w	sl, [r7]
  40583c:	1c7d      	adds	r5, r7, #1
  40583e:	9e06      	ldr	r6, [sp, #24]
  405840:	e5d2      	b.n	4053e8 <_dtoa_r+0x700>
  405842:	d104      	bne.n	40584e <_dtoa_r+0xb66>
  405844:	f01a 0f01 	tst.w	sl, #1
  405848:	d001      	beq.n	40584e <_dtoa_r+0xb66>
  40584a:	e5bd      	b.n	4053c8 <_dtoa_r+0x6e0>
  40584c:	4615      	mov	r5, r2
  40584e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405852:	2b30      	cmp	r3, #48	; 0x30
  405854:	f105 32ff 	add.w	r2, r5, #4294967295
  405858:	d0f8      	beq.n	40584c <_dtoa_r+0xb64>
  40585a:	e5c5      	b.n	4053e8 <_dtoa_r+0x700>
  40585c:	9904      	ldr	r1, [sp, #16]
  40585e:	2230      	movs	r2, #48	; 0x30
  405860:	700a      	strb	r2, [r1, #0]
  405862:	9a02      	ldr	r2, [sp, #8]
  405864:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  405868:	3201      	adds	r2, #1
  40586a:	9202      	str	r2, [sp, #8]
  40586c:	f7ff bbfc 	b.w	405068 <_dtoa_r+0x380>
  405870:	f000 80bb 	beq.w	4059ea <_dtoa_r+0xd02>
  405874:	9b02      	ldr	r3, [sp, #8]
  405876:	425d      	negs	r5, r3
  405878:	4b84      	ldr	r3, [pc, #528]	; (405a8c <_dtoa_r+0xda4>)
  40587a:	f005 020f 	and.w	r2, r5, #15
  40587e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  405882:	e9d3 2300 	ldrd	r2, r3, [r3]
  405886:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  40588a:	f002 fc5b 	bl	408144 <__aeabi_dmul>
  40588e:	112d      	asrs	r5, r5, #4
  405890:	4607      	mov	r7, r0
  405892:	4688      	mov	r8, r1
  405894:	f000 812c 	beq.w	405af0 <_dtoa_r+0xe08>
  405898:	4e7d      	ldr	r6, [pc, #500]	; (405a90 <_dtoa_r+0xda8>)
  40589a:	f04f 0a02 	mov.w	sl, #2
  40589e:	07eb      	lsls	r3, r5, #31
  4058a0:	d509      	bpl.n	4058b6 <_dtoa_r+0xbce>
  4058a2:	4638      	mov	r0, r7
  4058a4:	4641      	mov	r1, r8
  4058a6:	e9d6 2300 	ldrd	r2, r3, [r6]
  4058aa:	f002 fc4b 	bl	408144 <__aeabi_dmul>
  4058ae:	f10a 0a01 	add.w	sl, sl, #1
  4058b2:	4607      	mov	r7, r0
  4058b4:	4688      	mov	r8, r1
  4058b6:	106d      	asrs	r5, r5, #1
  4058b8:	f106 0608 	add.w	r6, r6, #8
  4058bc:	d1ef      	bne.n	40589e <_dtoa_r+0xbb6>
  4058be:	e608      	b.n	4054d2 <_dtoa_r+0x7ea>
  4058c0:	6871      	ldr	r1, [r6, #4]
  4058c2:	4620      	mov	r0, r4
  4058c4:	f001 faa6 	bl	406e14 <_Balloc>
  4058c8:	6933      	ldr	r3, [r6, #16]
  4058ca:	3302      	adds	r3, #2
  4058cc:	009a      	lsls	r2, r3, #2
  4058ce:	4605      	mov	r5, r0
  4058d0:	f106 010c 	add.w	r1, r6, #12
  4058d4:	300c      	adds	r0, #12
  4058d6:	f001 f993 	bl	406c00 <memcpy>
  4058da:	4629      	mov	r1, r5
  4058dc:	2201      	movs	r2, #1
  4058de:	4620      	mov	r0, r4
  4058e0:	f001 fc44 	bl	40716c <__lshift>
  4058e4:	9006      	str	r0, [sp, #24]
  4058e6:	e4b5      	b.n	405254 <_dtoa_r+0x56c>
  4058e8:	2b39      	cmp	r3, #57	; 0x39
  4058ea:	f8cd b018 	str.w	fp, [sp, #24]
  4058ee:	46d0      	mov	r8, sl
  4058f0:	f000 80a5 	beq.w	405a3e <_dtoa_r+0xd56>
  4058f4:	f103 0a01 	add.w	sl, r3, #1
  4058f8:	46b3      	mov	fp, r6
  4058fa:	f887 a000 	strb.w	sl, [r7]
  4058fe:	1c7d      	adds	r5, r7, #1
  405900:	9e06      	ldr	r6, [sp, #24]
  405902:	e571      	b.n	4053e8 <_dtoa_r+0x700>
  405904:	465a      	mov	r2, fp
  405906:	46d0      	mov	r8, sl
  405908:	46b3      	mov	fp, r6
  40590a:	469a      	mov	sl, r3
  40590c:	4616      	mov	r6, r2
  40590e:	e54f      	b.n	4053b0 <_dtoa_r+0x6c8>
  405910:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405912:	495e      	ldr	r1, [pc, #376]	; (405a8c <_dtoa_r+0xda4>)
  405914:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  405918:	462a      	mov	r2, r5
  40591a:	4633      	mov	r3, r6
  40591c:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  405920:	f002 fc10 	bl	408144 <__aeabi_dmul>
  405924:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  405928:	4638      	mov	r0, r7
  40592a:	4641      	mov	r1, r8
  40592c:	f002 feba 	bl	4086a4 <__aeabi_d2iz>
  405930:	4605      	mov	r5, r0
  405932:	f002 fba1 	bl	408078 <__aeabi_i2d>
  405936:	460b      	mov	r3, r1
  405938:	4602      	mov	r2, r0
  40593a:	4641      	mov	r1, r8
  40593c:	4638      	mov	r0, r7
  40593e:	f002 fa4d 	bl	407ddc <__aeabi_dsub>
  405942:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405944:	460f      	mov	r7, r1
  405946:	9904      	ldr	r1, [sp, #16]
  405948:	3530      	adds	r5, #48	; 0x30
  40594a:	2b01      	cmp	r3, #1
  40594c:	700d      	strb	r5, [r1, #0]
  40594e:	4606      	mov	r6, r0
  405950:	f101 0501 	add.w	r5, r1, #1
  405954:	d026      	beq.n	4059a4 <_dtoa_r+0xcbc>
  405956:	9b12      	ldr	r3, [sp, #72]	; 0x48
  405958:	9a04      	ldr	r2, [sp, #16]
  40595a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 405a98 <_dtoa_r+0xdb0>
  40595e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  405962:	4413      	add	r3, r2
  405964:	f04f 0a00 	mov.w	sl, #0
  405968:	4699      	mov	r9, r3
  40596a:	4652      	mov	r2, sl
  40596c:	465b      	mov	r3, fp
  40596e:	4630      	mov	r0, r6
  405970:	4639      	mov	r1, r7
  405972:	f002 fbe7 	bl	408144 <__aeabi_dmul>
  405976:	460f      	mov	r7, r1
  405978:	4606      	mov	r6, r0
  40597a:	f002 fe93 	bl	4086a4 <__aeabi_d2iz>
  40597e:	4680      	mov	r8, r0
  405980:	f002 fb7a 	bl	408078 <__aeabi_i2d>
  405984:	f108 0830 	add.w	r8, r8, #48	; 0x30
  405988:	4602      	mov	r2, r0
  40598a:	460b      	mov	r3, r1
  40598c:	4630      	mov	r0, r6
  40598e:	4639      	mov	r1, r7
  405990:	f002 fa24 	bl	407ddc <__aeabi_dsub>
  405994:	f805 8b01 	strb.w	r8, [r5], #1
  405998:	454d      	cmp	r5, r9
  40599a:	4606      	mov	r6, r0
  40599c:	460f      	mov	r7, r1
  40599e:	d1e4      	bne.n	40596a <_dtoa_r+0xc82>
  4059a0:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  4059a4:	4b3b      	ldr	r3, [pc, #236]	; (405a94 <_dtoa_r+0xdac>)
  4059a6:	2200      	movs	r2, #0
  4059a8:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  4059ac:	f002 fa18 	bl	407de0 <__adddf3>
  4059b0:	4632      	mov	r2, r6
  4059b2:	463b      	mov	r3, r7
  4059b4:	f002 fe38 	bl	408628 <__aeabi_dcmplt>
  4059b8:	2800      	cmp	r0, #0
  4059ba:	d046      	beq.n	405a4a <_dtoa_r+0xd62>
  4059bc:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4059be:	9302      	str	r3, [sp, #8]
  4059c0:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  4059c4:	f7ff bb43 	b.w	40504e <_dtoa_r+0x366>
  4059c8:	f04f 0800 	mov.w	r8, #0
  4059cc:	4646      	mov	r6, r8
  4059ce:	e6a9      	b.n	405724 <_dtoa_r+0xa3c>
  4059d0:	9b08      	ldr	r3, [sp, #32]
  4059d2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4059d4:	1a9d      	subs	r5, r3, r2
  4059d6:	2300      	movs	r3, #0
  4059d8:	f7ff bb71 	b.w	4050be <_dtoa_r+0x3d6>
  4059dc:	9b18      	ldr	r3, [sp, #96]	; 0x60
  4059de:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4059e0:	9d08      	ldr	r5, [sp, #32]
  4059e2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  4059e6:	f7ff bb6a 	b.w	4050be <_dtoa_r+0x3d6>
  4059ea:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  4059ee:	f04f 0a02 	mov.w	sl, #2
  4059f2:	e56e      	b.n	4054d2 <_dtoa_r+0x7ea>
  4059f4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4059f6:	2b00      	cmp	r3, #0
  4059f8:	f43f aeb8 	beq.w	40576c <_dtoa_r+0xa84>
  4059fc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  4059fe:	2b00      	cmp	r3, #0
  405a00:	f77f aede 	ble.w	4057c0 <_dtoa_r+0xad8>
  405a04:	2200      	movs	r2, #0
  405a06:	4b24      	ldr	r3, [pc, #144]	; (405a98 <_dtoa_r+0xdb0>)
  405a08:	4638      	mov	r0, r7
  405a0a:	4641      	mov	r1, r8
  405a0c:	f002 fb9a 	bl	408144 <__aeabi_dmul>
  405a10:	4607      	mov	r7, r0
  405a12:	4688      	mov	r8, r1
  405a14:	f10a 0001 	add.w	r0, sl, #1
  405a18:	f002 fb2e 	bl	408078 <__aeabi_i2d>
  405a1c:	463a      	mov	r2, r7
  405a1e:	4643      	mov	r3, r8
  405a20:	f002 fb90 	bl	408144 <__aeabi_dmul>
  405a24:	2200      	movs	r2, #0
  405a26:	4b17      	ldr	r3, [pc, #92]	; (405a84 <_dtoa_r+0xd9c>)
  405a28:	f002 f9da 	bl	407de0 <__adddf3>
  405a2c:	9a02      	ldr	r2, [sp, #8]
  405a2e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405a30:	9312      	str	r3, [sp, #72]	; 0x48
  405a32:	3a01      	subs	r2, #1
  405a34:	4605      	mov	r5, r0
  405a36:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  405a3a:	9215      	str	r2, [sp, #84]	; 0x54
  405a3c:	e56a      	b.n	405514 <_dtoa_r+0x82c>
  405a3e:	2239      	movs	r2, #57	; 0x39
  405a40:	46b3      	mov	fp, r6
  405a42:	703a      	strb	r2, [r7, #0]
  405a44:	9e06      	ldr	r6, [sp, #24]
  405a46:	1c7d      	adds	r5, r7, #1
  405a48:	e4c0      	b.n	4053cc <_dtoa_r+0x6e4>
  405a4a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  405a4e:	2000      	movs	r0, #0
  405a50:	4910      	ldr	r1, [pc, #64]	; (405a94 <_dtoa_r+0xdac>)
  405a52:	f002 f9c3 	bl	407ddc <__aeabi_dsub>
  405a56:	4632      	mov	r2, r6
  405a58:	463b      	mov	r3, r7
  405a5a:	f002 fe03 	bl	408664 <__aeabi_dcmpgt>
  405a5e:	b908      	cbnz	r0, 405a64 <_dtoa_r+0xd7c>
  405a60:	e6ae      	b.n	4057c0 <_dtoa_r+0xad8>
  405a62:	4615      	mov	r5, r2
  405a64:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  405a68:	2b30      	cmp	r3, #48	; 0x30
  405a6a:	f105 32ff 	add.w	r2, r5, #4294967295
  405a6e:	d0f8      	beq.n	405a62 <_dtoa_r+0xd7a>
  405a70:	e5d7      	b.n	405622 <_dtoa_r+0x93a>
  405a72:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  405a76:	9b15      	ldr	r3, [sp, #84]	; 0x54
  405a78:	9302      	str	r3, [sp, #8]
  405a7a:	f7ff bae8 	b.w	40504e <_dtoa_r+0x366>
  405a7e:	970c      	str	r7, [sp, #48]	; 0x30
  405a80:	f7ff bba5 	b.w	4051ce <_dtoa_r+0x4e6>
  405a84:	401c0000 	.word	0x401c0000
  405a88:	40140000 	.word	0x40140000
  405a8c:	00408850 	.word	0x00408850
  405a90:	00408828 	.word	0x00408828
  405a94:	3fe00000 	.word	0x3fe00000
  405a98:	40240000 	.word	0x40240000
  405a9c:	2b39      	cmp	r3, #57	; 0x39
  405a9e:	f8cd b018 	str.w	fp, [sp, #24]
  405aa2:	46d0      	mov	r8, sl
  405aa4:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  405aa8:	469a      	mov	sl, r3
  405aaa:	d0c8      	beq.n	405a3e <_dtoa_r+0xd56>
  405aac:	f1bb 0f00 	cmp.w	fp, #0
  405ab0:	f73f aebf 	bgt.w	405832 <_dtoa_r+0xb4a>
  405ab4:	e6bf      	b.n	405836 <_dtoa_r+0xb4e>
  405ab6:	f47f aebe 	bne.w	405836 <_dtoa_r+0xb4e>
  405aba:	f01a 0f01 	tst.w	sl, #1
  405abe:	f43f aeba 	beq.w	405836 <_dtoa_r+0xb4e>
  405ac2:	e6b2      	b.n	40582a <_dtoa_r+0xb42>
  405ac4:	f04f 0800 	mov.w	r8, #0
  405ac8:	4646      	mov	r6, r8
  405aca:	e5e9      	b.n	4056a0 <_dtoa_r+0x9b8>
  405acc:	4631      	mov	r1, r6
  405ace:	2300      	movs	r3, #0
  405ad0:	220a      	movs	r2, #10
  405ad2:	4620      	mov	r0, r4
  405ad4:	f001 f9ce 	bl	406e74 <__multadd>
  405ad8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405ada:	2b00      	cmp	r3, #0
  405adc:	4606      	mov	r6, r0
  405ade:	dd0a      	ble.n	405af6 <_dtoa_r+0xe0e>
  405ae0:	930a      	str	r3, [sp, #40]	; 0x28
  405ae2:	f7ff bbaa 	b.w	40523a <_dtoa_r+0x552>
  405ae6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405ae8:	2b02      	cmp	r3, #2
  405aea:	dc23      	bgt.n	405b34 <_dtoa_r+0xe4c>
  405aec:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405aee:	e43b      	b.n	405368 <_dtoa_r+0x680>
  405af0:	f04f 0a02 	mov.w	sl, #2
  405af4:	e4ed      	b.n	4054d2 <_dtoa_r+0x7ea>
  405af6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  405af8:	2b02      	cmp	r3, #2
  405afa:	dc1b      	bgt.n	405b34 <_dtoa_r+0xe4c>
  405afc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405afe:	e7ef      	b.n	405ae0 <_dtoa_r+0xdf8>
  405b00:	2500      	movs	r5, #0
  405b02:	6465      	str	r5, [r4, #68]	; 0x44
  405b04:	4629      	mov	r1, r5
  405b06:	4620      	mov	r0, r4
  405b08:	f001 f984 	bl	406e14 <_Balloc>
  405b0c:	f04f 33ff 	mov.w	r3, #4294967295
  405b10:	930a      	str	r3, [sp, #40]	; 0x28
  405b12:	930f      	str	r3, [sp, #60]	; 0x3c
  405b14:	2301      	movs	r3, #1
  405b16:	9004      	str	r0, [sp, #16]
  405b18:	9525      	str	r5, [sp, #148]	; 0x94
  405b1a:	6420      	str	r0, [r4, #64]	; 0x40
  405b1c:	930b      	str	r3, [sp, #44]	; 0x2c
  405b1e:	f7ff b9dd 	b.w	404edc <_dtoa_r+0x1f4>
  405b22:	2501      	movs	r5, #1
  405b24:	f7ff b9a5 	b.w	404e72 <_dtoa_r+0x18a>
  405b28:	f43f ab69 	beq.w	4051fe <_dtoa_r+0x516>
  405b2c:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  405b30:	f7ff bbf9 	b.w	405326 <_dtoa_r+0x63e>
  405b34:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  405b36:	930a      	str	r3, [sp, #40]	; 0x28
  405b38:	e5e5      	b.n	405706 <_dtoa_r+0xa1e>
  405b3a:	bf00      	nop

00405b3c <__sflush_r>:
  405b3c:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  405b40:	b29a      	uxth	r2, r3
  405b42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405b46:	460d      	mov	r5, r1
  405b48:	0711      	lsls	r1, r2, #28
  405b4a:	4680      	mov	r8, r0
  405b4c:	d43a      	bmi.n	405bc4 <__sflush_r+0x88>
  405b4e:	686a      	ldr	r2, [r5, #4]
  405b50:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  405b54:	2a00      	cmp	r2, #0
  405b56:	81ab      	strh	r3, [r5, #12]
  405b58:	dd6f      	ble.n	405c3a <__sflush_r+0xfe>
  405b5a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405b5c:	2c00      	cmp	r4, #0
  405b5e:	d049      	beq.n	405bf4 <__sflush_r+0xb8>
  405b60:	2200      	movs	r2, #0
  405b62:	b29b      	uxth	r3, r3
  405b64:	f8d8 6000 	ldr.w	r6, [r8]
  405b68:	f8c8 2000 	str.w	r2, [r8]
  405b6c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  405b70:	d067      	beq.n	405c42 <__sflush_r+0x106>
  405b72:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  405b74:	075f      	lsls	r7, r3, #29
  405b76:	d505      	bpl.n	405b84 <__sflush_r+0x48>
  405b78:	6869      	ldr	r1, [r5, #4]
  405b7a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  405b7c:	1a52      	subs	r2, r2, r1
  405b7e:	b10b      	cbz	r3, 405b84 <__sflush_r+0x48>
  405b80:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  405b82:	1ad2      	subs	r2, r2, r3
  405b84:	2300      	movs	r3, #0
  405b86:	69e9      	ldr	r1, [r5, #28]
  405b88:	4640      	mov	r0, r8
  405b8a:	47a0      	blx	r4
  405b8c:	1c44      	adds	r4, r0, #1
  405b8e:	d03c      	beq.n	405c0a <__sflush_r+0xce>
  405b90:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  405b94:	692a      	ldr	r2, [r5, #16]
  405b96:	602a      	str	r2, [r5, #0]
  405b98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  405b9c:	2200      	movs	r2, #0
  405b9e:	81ab      	strh	r3, [r5, #12]
  405ba0:	04db      	lsls	r3, r3, #19
  405ba2:	606a      	str	r2, [r5, #4]
  405ba4:	d447      	bmi.n	405c36 <__sflush_r+0xfa>
  405ba6:	6b29      	ldr	r1, [r5, #48]	; 0x30
  405ba8:	f8c8 6000 	str.w	r6, [r8]
  405bac:	b311      	cbz	r1, 405bf4 <__sflush_r+0xb8>
  405bae:	f105 0340 	add.w	r3, r5, #64	; 0x40
  405bb2:	4299      	cmp	r1, r3
  405bb4:	d002      	beq.n	405bbc <__sflush_r+0x80>
  405bb6:	4640      	mov	r0, r8
  405bb8:	f000 f9de 	bl	405f78 <_free_r>
  405bbc:	2000      	movs	r0, #0
  405bbe:	6328      	str	r0, [r5, #48]	; 0x30
  405bc0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bc4:	692e      	ldr	r6, [r5, #16]
  405bc6:	b1ae      	cbz	r6, 405bf4 <__sflush_r+0xb8>
  405bc8:	682c      	ldr	r4, [r5, #0]
  405bca:	602e      	str	r6, [r5, #0]
  405bcc:	0791      	lsls	r1, r2, #30
  405bce:	bf0c      	ite	eq
  405bd0:	696b      	ldreq	r3, [r5, #20]
  405bd2:	2300      	movne	r3, #0
  405bd4:	1ba4      	subs	r4, r4, r6
  405bd6:	60ab      	str	r3, [r5, #8]
  405bd8:	e00a      	b.n	405bf0 <__sflush_r+0xb4>
  405bda:	4623      	mov	r3, r4
  405bdc:	4632      	mov	r2, r6
  405bde:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  405be0:	69e9      	ldr	r1, [r5, #28]
  405be2:	4640      	mov	r0, r8
  405be4:	47b8      	blx	r7
  405be6:	2800      	cmp	r0, #0
  405be8:	eba4 0400 	sub.w	r4, r4, r0
  405bec:	4406      	add	r6, r0
  405bee:	dd04      	ble.n	405bfa <__sflush_r+0xbe>
  405bf0:	2c00      	cmp	r4, #0
  405bf2:	dcf2      	bgt.n	405bda <__sflush_r+0x9e>
  405bf4:	2000      	movs	r0, #0
  405bf6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405bfa:	89ab      	ldrh	r3, [r5, #12]
  405bfc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c00:	81ab      	strh	r3, [r5, #12]
  405c02:	f04f 30ff 	mov.w	r0, #4294967295
  405c06:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c0a:	f8d8 4000 	ldr.w	r4, [r8]
  405c0e:	2c1d      	cmp	r4, #29
  405c10:	d8f3      	bhi.n	405bfa <__sflush_r+0xbe>
  405c12:	4b19      	ldr	r3, [pc, #100]	; (405c78 <__sflush_r+0x13c>)
  405c14:	40e3      	lsrs	r3, r4
  405c16:	43db      	mvns	r3, r3
  405c18:	f013 0301 	ands.w	r3, r3, #1
  405c1c:	d1ed      	bne.n	405bfa <__sflush_r+0xbe>
  405c1e:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  405c22:	606b      	str	r3, [r5, #4]
  405c24:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  405c28:	6929      	ldr	r1, [r5, #16]
  405c2a:	81ab      	strh	r3, [r5, #12]
  405c2c:	04da      	lsls	r2, r3, #19
  405c2e:	6029      	str	r1, [r5, #0]
  405c30:	d5b9      	bpl.n	405ba6 <__sflush_r+0x6a>
  405c32:	2c00      	cmp	r4, #0
  405c34:	d1b7      	bne.n	405ba6 <__sflush_r+0x6a>
  405c36:	6528      	str	r0, [r5, #80]	; 0x50
  405c38:	e7b5      	b.n	405ba6 <__sflush_r+0x6a>
  405c3a:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  405c3c:	2a00      	cmp	r2, #0
  405c3e:	dc8c      	bgt.n	405b5a <__sflush_r+0x1e>
  405c40:	e7d8      	b.n	405bf4 <__sflush_r+0xb8>
  405c42:	2301      	movs	r3, #1
  405c44:	69e9      	ldr	r1, [r5, #28]
  405c46:	4640      	mov	r0, r8
  405c48:	47a0      	blx	r4
  405c4a:	1c43      	adds	r3, r0, #1
  405c4c:	4602      	mov	r2, r0
  405c4e:	d002      	beq.n	405c56 <__sflush_r+0x11a>
  405c50:	89ab      	ldrh	r3, [r5, #12]
  405c52:	6aac      	ldr	r4, [r5, #40]	; 0x28
  405c54:	e78e      	b.n	405b74 <__sflush_r+0x38>
  405c56:	f8d8 3000 	ldr.w	r3, [r8]
  405c5a:	2b00      	cmp	r3, #0
  405c5c:	d0f8      	beq.n	405c50 <__sflush_r+0x114>
  405c5e:	2b1d      	cmp	r3, #29
  405c60:	d001      	beq.n	405c66 <__sflush_r+0x12a>
  405c62:	2b16      	cmp	r3, #22
  405c64:	d102      	bne.n	405c6c <__sflush_r+0x130>
  405c66:	f8c8 6000 	str.w	r6, [r8]
  405c6a:	e7c3      	b.n	405bf4 <__sflush_r+0xb8>
  405c6c:	89ab      	ldrh	r3, [r5, #12]
  405c6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405c72:	81ab      	strh	r3, [r5, #12]
  405c74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  405c78:	20400001 	.word	0x20400001

00405c7c <_fflush_r>:
  405c7c:	b538      	push	{r3, r4, r5, lr}
  405c7e:	460d      	mov	r5, r1
  405c80:	4604      	mov	r4, r0
  405c82:	b108      	cbz	r0, 405c88 <_fflush_r+0xc>
  405c84:	6b83      	ldr	r3, [r0, #56]	; 0x38
  405c86:	b1bb      	cbz	r3, 405cb8 <_fflush_r+0x3c>
  405c88:	f9b5 000c 	ldrsh.w	r0, [r5, #12]
  405c8c:	b188      	cbz	r0, 405cb2 <_fflush_r+0x36>
  405c8e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405c90:	07db      	lsls	r3, r3, #31
  405c92:	d401      	bmi.n	405c98 <_fflush_r+0x1c>
  405c94:	0581      	lsls	r1, r0, #22
  405c96:	d517      	bpl.n	405cc8 <_fflush_r+0x4c>
  405c98:	4620      	mov	r0, r4
  405c9a:	4629      	mov	r1, r5
  405c9c:	f7ff ff4e 	bl	405b3c <__sflush_r>
  405ca0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
  405ca2:	07da      	lsls	r2, r3, #31
  405ca4:	4604      	mov	r4, r0
  405ca6:	d402      	bmi.n	405cae <_fflush_r+0x32>
  405ca8:	89ab      	ldrh	r3, [r5, #12]
  405caa:	059b      	lsls	r3, r3, #22
  405cac:	d507      	bpl.n	405cbe <_fflush_r+0x42>
  405cae:	4620      	mov	r0, r4
  405cb0:	bd38      	pop	{r3, r4, r5, pc}
  405cb2:	4604      	mov	r4, r0
  405cb4:	4620      	mov	r0, r4
  405cb6:	bd38      	pop	{r3, r4, r5, pc}
  405cb8:	f000 f838 	bl	405d2c <__sinit>
  405cbc:	e7e4      	b.n	405c88 <_fflush_r+0xc>
  405cbe:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405cc0:	f000 fc04 	bl	4064cc <__retarget_lock_release_recursive>
  405cc4:	4620      	mov	r0, r4
  405cc6:	bd38      	pop	{r3, r4, r5, pc}
  405cc8:	6da8      	ldr	r0, [r5, #88]	; 0x58
  405cca:	f000 fbfd 	bl	4064c8 <__retarget_lock_acquire_recursive>
  405cce:	e7e3      	b.n	405c98 <_fflush_r+0x1c>

00405cd0 <_cleanup_r>:
  405cd0:	4901      	ldr	r1, [pc, #4]	; (405cd8 <_cleanup_r+0x8>)
  405cd2:	f000 bbaf 	b.w	406434 <_fwalk_reent>
  405cd6:	bf00      	nop
  405cd8:	00407c6d 	.word	0x00407c6d

00405cdc <std.isra.0>:
  405cdc:	b510      	push	{r4, lr}
  405cde:	2300      	movs	r3, #0
  405ce0:	4604      	mov	r4, r0
  405ce2:	8181      	strh	r1, [r0, #12]
  405ce4:	81c2      	strh	r2, [r0, #14]
  405ce6:	6003      	str	r3, [r0, #0]
  405ce8:	6043      	str	r3, [r0, #4]
  405cea:	6083      	str	r3, [r0, #8]
  405cec:	6643      	str	r3, [r0, #100]	; 0x64
  405cee:	6103      	str	r3, [r0, #16]
  405cf0:	6143      	str	r3, [r0, #20]
  405cf2:	6183      	str	r3, [r0, #24]
  405cf4:	4619      	mov	r1, r3
  405cf6:	2208      	movs	r2, #8
  405cf8:	305c      	adds	r0, #92	; 0x5c
  405cfa:	f7fc fcaf 	bl	40265c <memset>
  405cfe:	4807      	ldr	r0, [pc, #28]	; (405d1c <std.isra.0+0x40>)
  405d00:	4907      	ldr	r1, [pc, #28]	; (405d20 <std.isra.0+0x44>)
  405d02:	4a08      	ldr	r2, [pc, #32]	; (405d24 <std.isra.0+0x48>)
  405d04:	4b08      	ldr	r3, [pc, #32]	; (405d28 <std.isra.0+0x4c>)
  405d06:	6220      	str	r0, [r4, #32]
  405d08:	61e4      	str	r4, [r4, #28]
  405d0a:	6261      	str	r1, [r4, #36]	; 0x24
  405d0c:	62a2      	str	r2, [r4, #40]	; 0x28
  405d0e:	62e3      	str	r3, [r4, #44]	; 0x2c
  405d10:	f104 0058 	add.w	r0, r4, #88	; 0x58
  405d14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405d18:	f000 bbd2 	b.w	4064c0 <__retarget_lock_init_recursive>
  405d1c:	00407779 	.word	0x00407779
  405d20:	0040779d 	.word	0x0040779d
  405d24:	004077d9 	.word	0x004077d9
  405d28:	004077f9 	.word	0x004077f9

00405d2c <__sinit>:
  405d2c:	b510      	push	{r4, lr}
  405d2e:	4604      	mov	r4, r0
  405d30:	4812      	ldr	r0, [pc, #72]	; (405d7c <__sinit+0x50>)
  405d32:	f000 fbc9 	bl	4064c8 <__retarget_lock_acquire_recursive>
  405d36:	6ba2      	ldr	r2, [r4, #56]	; 0x38
  405d38:	b9d2      	cbnz	r2, 405d70 <__sinit+0x44>
  405d3a:	f504 733b 	add.w	r3, r4, #748	; 0x2ec
  405d3e:	4810      	ldr	r0, [pc, #64]	; (405d80 <__sinit+0x54>)
  405d40:	f8c4 32e8 	str.w	r3, [r4, #744]	; 0x2e8
  405d44:	2103      	movs	r1, #3
  405d46:	f8c4 22e0 	str.w	r2, [r4, #736]	; 0x2e0
  405d4a:	63e0      	str	r0, [r4, #60]	; 0x3c
  405d4c:	f8c4 12e4 	str.w	r1, [r4, #740]	; 0x2e4
  405d50:	6860      	ldr	r0, [r4, #4]
  405d52:	2104      	movs	r1, #4
  405d54:	f7ff ffc2 	bl	405cdc <std.isra.0>
  405d58:	2201      	movs	r2, #1
  405d5a:	2109      	movs	r1, #9
  405d5c:	68a0      	ldr	r0, [r4, #8]
  405d5e:	f7ff ffbd 	bl	405cdc <std.isra.0>
  405d62:	2202      	movs	r2, #2
  405d64:	2112      	movs	r1, #18
  405d66:	68e0      	ldr	r0, [r4, #12]
  405d68:	f7ff ffb8 	bl	405cdc <std.isra.0>
  405d6c:	2301      	movs	r3, #1
  405d6e:	63a3      	str	r3, [r4, #56]	; 0x38
  405d70:	4802      	ldr	r0, [pc, #8]	; (405d7c <__sinit+0x50>)
  405d72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  405d76:	f000 bba9 	b.w	4064cc <__retarget_lock_release_recursive>
  405d7a:	bf00      	nop
  405d7c:	20400aa4 	.word	0x20400aa4
  405d80:	00405cd1 	.word	0x00405cd1

00405d84 <__sfp_lock_acquire>:
  405d84:	4801      	ldr	r0, [pc, #4]	; (405d8c <__sfp_lock_acquire+0x8>)
  405d86:	f000 bb9f 	b.w	4064c8 <__retarget_lock_acquire_recursive>
  405d8a:	bf00      	nop
  405d8c:	20400ab8 	.word	0x20400ab8

00405d90 <__sfp_lock_release>:
  405d90:	4801      	ldr	r0, [pc, #4]	; (405d98 <__sfp_lock_release+0x8>)
  405d92:	f000 bb9b 	b.w	4064cc <__retarget_lock_release_recursive>
  405d96:	bf00      	nop
  405d98:	20400ab8 	.word	0x20400ab8

00405d9c <__libc_fini_array>:
  405d9c:	b538      	push	{r3, r4, r5, lr}
  405d9e:	4c0a      	ldr	r4, [pc, #40]	; (405dc8 <__libc_fini_array+0x2c>)
  405da0:	4d0a      	ldr	r5, [pc, #40]	; (405dcc <__libc_fini_array+0x30>)
  405da2:	1b64      	subs	r4, r4, r5
  405da4:	10a4      	asrs	r4, r4, #2
  405da6:	d00a      	beq.n	405dbe <__libc_fini_array+0x22>
  405da8:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  405dac:	3b01      	subs	r3, #1
  405dae:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  405db2:	3c01      	subs	r4, #1
  405db4:	f855 3904 	ldr.w	r3, [r5], #-4
  405db8:	4798      	blx	r3
  405dba:	2c00      	cmp	r4, #0
  405dbc:	d1f9      	bne.n	405db2 <__libc_fini_array+0x16>
  405dbe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  405dc2:	f002 be3b 	b.w	408a3c <_fini>
  405dc6:	bf00      	nop
  405dc8:	00408a4c 	.word	0x00408a4c
  405dcc:	00408a48 	.word	0x00408a48

00405dd0 <__fputwc>:
  405dd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  405dd4:	b082      	sub	sp, #8
  405dd6:	4680      	mov	r8, r0
  405dd8:	4689      	mov	r9, r1
  405dda:	4614      	mov	r4, r2
  405ddc:	f000 fb54 	bl	406488 <__locale_mb_cur_max>
  405de0:	2801      	cmp	r0, #1
  405de2:	d036      	beq.n	405e52 <__fputwc+0x82>
  405de4:	464a      	mov	r2, r9
  405de6:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  405dea:	a901      	add	r1, sp, #4
  405dec:	4640      	mov	r0, r8
  405dee:	f001 fe4b 	bl	407a88 <_wcrtomb_r>
  405df2:	1c42      	adds	r2, r0, #1
  405df4:	4606      	mov	r6, r0
  405df6:	d025      	beq.n	405e44 <__fputwc+0x74>
  405df8:	b3a8      	cbz	r0, 405e66 <__fputwc+0x96>
  405dfa:	f89d e004 	ldrb.w	lr, [sp, #4]
  405dfe:	2500      	movs	r5, #0
  405e00:	f10d 0a04 	add.w	sl, sp, #4
  405e04:	e009      	b.n	405e1a <__fputwc+0x4a>
  405e06:	6823      	ldr	r3, [r4, #0]
  405e08:	1c5a      	adds	r2, r3, #1
  405e0a:	6022      	str	r2, [r4, #0]
  405e0c:	f883 e000 	strb.w	lr, [r3]
  405e10:	3501      	adds	r5, #1
  405e12:	42b5      	cmp	r5, r6
  405e14:	d227      	bcs.n	405e66 <__fputwc+0x96>
  405e16:	f815 e00a 	ldrb.w	lr, [r5, sl]
  405e1a:	68a3      	ldr	r3, [r4, #8]
  405e1c:	3b01      	subs	r3, #1
  405e1e:	2b00      	cmp	r3, #0
  405e20:	60a3      	str	r3, [r4, #8]
  405e22:	daf0      	bge.n	405e06 <__fputwc+0x36>
  405e24:	69a7      	ldr	r7, [r4, #24]
  405e26:	42bb      	cmp	r3, r7
  405e28:	4671      	mov	r1, lr
  405e2a:	4622      	mov	r2, r4
  405e2c:	4640      	mov	r0, r8
  405e2e:	db02      	blt.n	405e36 <__fputwc+0x66>
  405e30:	f1be 0f0a 	cmp.w	lr, #10
  405e34:	d1e7      	bne.n	405e06 <__fputwc+0x36>
  405e36:	f001 fdcf 	bl	4079d8 <__swbuf_r>
  405e3a:	1c43      	adds	r3, r0, #1
  405e3c:	d1e8      	bne.n	405e10 <__fputwc+0x40>
  405e3e:	b002      	add	sp, #8
  405e40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e44:	89a3      	ldrh	r3, [r4, #12]
  405e46:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405e4a:	81a3      	strh	r3, [r4, #12]
  405e4c:	b002      	add	sp, #8
  405e4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e52:	f109 33ff 	add.w	r3, r9, #4294967295
  405e56:	2bfe      	cmp	r3, #254	; 0xfe
  405e58:	d8c4      	bhi.n	405de4 <__fputwc+0x14>
  405e5a:	fa5f fe89 	uxtb.w	lr, r9
  405e5e:	4606      	mov	r6, r0
  405e60:	f88d e004 	strb.w	lr, [sp, #4]
  405e64:	e7cb      	b.n	405dfe <__fputwc+0x2e>
  405e66:	4648      	mov	r0, r9
  405e68:	b002      	add	sp, #8
  405e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  405e6e:	bf00      	nop

00405e70 <_fputwc_r>:
  405e70:	b530      	push	{r4, r5, lr}
  405e72:	6e53      	ldr	r3, [r2, #100]	; 0x64
  405e74:	f013 0f01 	tst.w	r3, #1
  405e78:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  405e7c:	4614      	mov	r4, r2
  405e7e:	b083      	sub	sp, #12
  405e80:	4605      	mov	r5, r0
  405e82:	b29a      	uxth	r2, r3
  405e84:	d101      	bne.n	405e8a <_fputwc_r+0x1a>
  405e86:	0590      	lsls	r0, r2, #22
  405e88:	d51c      	bpl.n	405ec4 <_fputwc_r+0x54>
  405e8a:	0490      	lsls	r0, r2, #18
  405e8c:	d406      	bmi.n	405e9c <_fputwc_r+0x2c>
  405e8e:	6e62      	ldr	r2, [r4, #100]	; 0x64
  405e90:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  405e94:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  405e98:	81a3      	strh	r3, [r4, #12]
  405e9a:	6662      	str	r2, [r4, #100]	; 0x64
  405e9c:	4628      	mov	r0, r5
  405e9e:	4622      	mov	r2, r4
  405ea0:	f7ff ff96 	bl	405dd0 <__fputwc>
  405ea4:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405ea6:	07da      	lsls	r2, r3, #31
  405ea8:	4605      	mov	r5, r0
  405eaa:	d402      	bmi.n	405eb2 <_fputwc_r+0x42>
  405eac:	89a3      	ldrh	r3, [r4, #12]
  405eae:	059b      	lsls	r3, r3, #22
  405eb0:	d502      	bpl.n	405eb8 <_fputwc_r+0x48>
  405eb2:	4628      	mov	r0, r5
  405eb4:	b003      	add	sp, #12
  405eb6:	bd30      	pop	{r4, r5, pc}
  405eb8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405eba:	f000 fb07 	bl	4064cc <__retarget_lock_release_recursive>
  405ebe:	4628      	mov	r0, r5
  405ec0:	b003      	add	sp, #12
  405ec2:	bd30      	pop	{r4, r5, pc}
  405ec4:	6da0      	ldr	r0, [r4, #88]	; 0x58
  405ec6:	9101      	str	r1, [sp, #4]
  405ec8:	f000 fafe 	bl	4064c8 <__retarget_lock_acquire_recursive>
  405ecc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  405ed0:	9901      	ldr	r1, [sp, #4]
  405ed2:	b29a      	uxth	r2, r3
  405ed4:	e7d9      	b.n	405e8a <_fputwc_r+0x1a>
  405ed6:	bf00      	nop

00405ed8 <_malloc_trim_r>:
  405ed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  405eda:	4f24      	ldr	r7, [pc, #144]	; (405f6c <_malloc_trim_r+0x94>)
  405edc:	460c      	mov	r4, r1
  405ede:	4606      	mov	r6, r0
  405ee0:	f000 ff8c 	bl	406dfc <__malloc_lock>
  405ee4:	68bb      	ldr	r3, [r7, #8]
  405ee6:	685d      	ldr	r5, [r3, #4]
  405ee8:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  405eec:	310f      	adds	r1, #15
  405eee:	f025 0503 	bic.w	r5, r5, #3
  405ef2:	4429      	add	r1, r5
  405ef4:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  405ef8:	f021 010f 	bic.w	r1, r1, #15
  405efc:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  405f00:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  405f04:	db07      	blt.n	405f16 <_malloc_trim_r+0x3e>
  405f06:	2100      	movs	r1, #0
  405f08:	4630      	mov	r0, r6
  405f0a:	f001 fc23 	bl	407754 <_sbrk_r>
  405f0e:	68bb      	ldr	r3, [r7, #8]
  405f10:	442b      	add	r3, r5
  405f12:	4298      	cmp	r0, r3
  405f14:	d004      	beq.n	405f20 <_malloc_trim_r+0x48>
  405f16:	4630      	mov	r0, r6
  405f18:	f000 ff76 	bl	406e08 <__malloc_unlock>
  405f1c:	2000      	movs	r0, #0
  405f1e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405f20:	4261      	negs	r1, r4
  405f22:	4630      	mov	r0, r6
  405f24:	f001 fc16 	bl	407754 <_sbrk_r>
  405f28:	3001      	adds	r0, #1
  405f2a:	d00d      	beq.n	405f48 <_malloc_trim_r+0x70>
  405f2c:	4b10      	ldr	r3, [pc, #64]	; (405f70 <_malloc_trim_r+0x98>)
  405f2e:	68ba      	ldr	r2, [r7, #8]
  405f30:	6819      	ldr	r1, [r3, #0]
  405f32:	1b2d      	subs	r5, r5, r4
  405f34:	f045 0501 	orr.w	r5, r5, #1
  405f38:	4630      	mov	r0, r6
  405f3a:	1b09      	subs	r1, r1, r4
  405f3c:	6055      	str	r5, [r2, #4]
  405f3e:	6019      	str	r1, [r3, #0]
  405f40:	f000 ff62 	bl	406e08 <__malloc_unlock>
  405f44:	2001      	movs	r0, #1
  405f46:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  405f48:	2100      	movs	r1, #0
  405f4a:	4630      	mov	r0, r6
  405f4c:	f001 fc02 	bl	407754 <_sbrk_r>
  405f50:	68ba      	ldr	r2, [r7, #8]
  405f52:	1a83      	subs	r3, r0, r2
  405f54:	2b0f      	cmp	r3, #15
  405f56:	ddde      	ble.n	405f16 <_malloc_trim_r+0x3e>
  405f58:	4c06      	ldr	r4, [pc, #24]	; (405f74 <_malloc_trim_r+0x9c>)
  405f5a:	4905      	ldr	r1, [pc, #20]	; (405f70 <_malloc_trim_r+0x98>)
  405f5c:	6824      	ldr	r4, [r4, #0]
  405f5e:	f043 0301 	orr.w	r3, r3, #1
  405f62:	1b00      	subs	r0, r0, r4
  405f64:	6053      	str	r3, [r2, #4]
  405f66:	6008      	str	r0, [r1, #0]
  405f68:	e7d5      	b.n	405f16 <_malloc_trim_r+0x3e>
  405f6a:	bf00      	nop
  405f6c:	204005b0 	.word	0x204005b0
  405f70:	20400a58 	.word	0x20400a58
  405f74:	204009b8 	.word	0x204009b8

00405f78 <_free_r>:
  405f78:	2900      	cmp	r1, #0
  405f7a:	d044      	beq.n	406006 <_free_r+0x8e>
  405f7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  405f80:	460d      	mov	r5, r1
  405f82:	4680      	mov	r8, r0
  405f84:	f000 ff3a 	bl	406dfc <__malloc_lock>
  405f88:	f855 7c04 	ldr.w	r7, [r5, #-4]
  405f8c:	4969      	ldr	r1, [pc, #420]	; (406134 <_free_r+0x1bc>)
  405f8e:	f027 0301 	bic.w	r3, r7, #1
  405f92:	f1a5 0408 	sub.w	r4, r5, #8
  405f96:	18e2      	adds	r2, r4, r3
  405f98:	688e      	ldr	r6, [r1, #8]
  405f9a:	6850      	ldr	r0, [r2, #4]
  405f9c:	42b2      	cmp	r2, r6
  405f9e:	f020 0003 	bic.w	r0, r0, #3
  405fa2:	d05e      	beq.n	406062 <_free_r+0xea>
  405fa4:	07fe      	lsls	r6, r7, #31
  405fa6:	6050      	str	r0, [r2, #4]
  405fa8:	d40b      	bmi.n	405fc2 <_free_r+0x4a>
  405faa:	f855 7c08 	ldr.w	r7, [r5, #-8]
  405fae:	1be4      	subs	r4, r4, r7
  405fb0:	f101 0e08 	add.w	lr, r1, #8
  405fb4:	68a5      	ldr	r5, [r4, #8]
  405fb6:	4575      	cmp	r5, lr
  405fb8:	443b      	add	r3, r7
  405fba:	d06d      	beq.n	406098 <_free_r+0x120>
  405fbc:	68e7      	ldr	r7, [r4, #12]
  405fbe:	60ef      	str	r7, [r5, #12]
  405fc0:	60bd      	str	r5, [r7, #8]
  405fc2:	1815      	adds	r5, r2, r0
  405fc4:	686d      	ldr	r5, [r5, #4]
  405fc6:	07ed      	lsls	r5, r5, #31
  405fc8:	d53e      	bpl.n	406048 <_free_r+0xd0>
  405fca:	f043 0201 	orr.w	r2, r3, #1
  405fce:	6062      	str	r2, [r4, #4]
  405fd0:	50e3      	str	r3, [r4, r3]
  405fd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  405fd6:	d217      	bcs.n	406008 <_free_r+0x90>
  405fd8:	08db      	lsrs	r3, r3, #3
  405fda:	1c58      	adds	r0, r3, #1
  405fdc:	109a      	asrs	r2, r3, #2
  405fde:	684d      	ldr	r5, [r1, #4]
  405fe0:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  405fe4:	60a7      	str	r7, [r4, #8]
  405fe6:	2301      	movs	r3, #1
  405fe8:	4093      	lsls	r3, r2
  405fea:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  405fee:	432b      	orrs	r3, r5
  405ff0:	3a08      	subs	r2, #8
  405ff2:	60e2      	str	r2, [r4, #12]
  405ff4:	604b      	str	r3, [r1, #4]
  405ff6:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  405ffa:	60fc      	str	r4, [r7, #12]
  405ffc:	4640      	mov	r0, r8
  405ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406002:	f000 bf01 	b.w	406e08 <__malloc_unlock>
  406006:	4770      	bx	lr
  406008:	0a5a      	lsrs	r2, r3, #9
  40600a:	2a04      	cmp	r2, #4
  40600c:	d852      	bhi.n	4060b4 <_free_r+0x13c>
  40600e:	099a      	lsrs	r2, r3, #6
  406010:	f102 0739 	add.w	r7, r2, #57	; 0x39
  406014:	00ff      	lsls	r7, r7, #3
  406016:	f102 0538 	add.w	r5, r2, #56	; 0x38
  40601a:	19c8      	adds	r0, r1, r7
  40601c:	59ca      	ldr	r2, [r1, r7]
  40601e:	3808      	subs	r0, #8
  406020:	4290      	cmp	r0, r2
  406022:	d04f      	beq.n	4060c4 <_free_r+0x14c>
  406024:	6851      	ldr	r1, [r2, #4]
  406026:	f021 0103 	bic.w	r1, r1, #3
  40602a:	428b      	cmp	r3, r1
  40602c:	d232      	bcs.n	406094 <_free_r+0x11c>
  40602e:	6892      	ldr	r2, [r2, #8]
  406030:	4290      	cmp	r0, r2
  406032:	d1f7      	bne.n	406024 <_free_r+0xac>
  406034:	68c3      	ldr	r3, [r0, #12]
  406036:	60a0      	str	r0, [r4, #8]
  406038:	60e3      	str	r3, [r4, #12]
  40603a:	609c      	str	r4, [r3, #8]
  40603c:	60c4      	str	r4, [r0, #12]
  40603e:	4640      	mov	r0, r8
  406040:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  406044:	f000 bee0 	b.w	406e08 <__malloc_unlock>
  406048:	6895      	ldr	r5, [r2, #8]
  40604a:	4f3b      	ldr	r7, [pc, #236]	; (406138 <_free_r+0x1c0>)
  40604c:	42bd      	cmp	r5, r7
  40604e:	4403      	add	r3, r0
  406050:	d040      	beq.n	4060d4 <_free_r+0x15c>
  406052:	68d0      	ldr	r0, [r2, #12]
  406054:	60e8      	str	r0, [r5, #12]
  406056:	f043 0201 	orr.w	r2, r3, #1
  40605a:	6085      	str	r5, [r0, #8]
  40605c:	6062      	str	r2, [r4, #4]
  40605e:	50e3      	str	r3, [r4, r3]
  406060:	e7b7      	b.n	405fd2 <_free_r+0x5a>
  406062:	07ff      	lsls	r7, r7, #31
  406064:	4403      	add	r3, r0
  406066:	d407      	bmi.n	406078 <_free_r+0x100>
  406068:	f855 2c08 	ldr.w	r2, [r5, #-8]
  40606c:	1aa4      	subs	r4, r4, r2
  40606e:	4413      	add	r3, r2
  406070:	68a0      	ldr	r0, [r4, #8]
  406072:	68e2      	ldr	r2, [r4, #12]
  406074:	60c2      	str	r2, [r0, #12]
  406076:	6090      	str	r0, [r2, #8]
  406078:	4a30      	ldr	r2, [pc, #192]	; (40613c <_free_r+0x1c4>)
  40607a:	6812      	ldr	r2, [r2, #0]
  40607c:	f043 0001 	orr.w	r0, r3, #1
  406080:	4293      	cmp	r3, r2
  406082:	6060      	str	r0, [r4, #4]
  406084:	608c      	str	r4, [r1, #8]
  406086:	d3b9      	bcc.n	405ffc <_free_r+0x84>
  406088:	4b2d      	ldr	r3, [pc, #180]	; (406140 <_free_r+0x1c8>)
  40608a:	4640      	mov	r0, r8
  40608c:	6819      	ldr	r1, [r3, #0]
  40608e:	f7ff ff23 	bl	405ed8 <_malloc_trim_r>
  406092:	e7b3      	b.n	405ffc <_free_r+0x84>
  406094:	4610      	mov	r0, r2
  406096:	e7cd      	b.n	406034 <_free_r+0xbc>
  406098:	1811      	adds	r1, r2, r0
  40609a:	6849      	ldr	r1, [r1, #4]
  40609c:	07c9      	lsls	r1, r1, #31
  40609e:	d444      	bmi.n	40612a <_free_r+0x1b2>
  4060a0:	6891      	ldr	r1, [r2, #8]
  4060a2:	68d2      	ldr	r2, [r2, #12]
  4060a4:	60ca      	str	r2, [r1, #12]
  4060a6:	4403      	add	r3, r0
  4060a8:	f043 0001 	orr.w	r0, r3, #1
  4060ac:	6091      	str	r1, [r2, #8]
  4060ae:	6060      	str	r0, [r4, #4]
  4060b0:	50e3      	str	r3, [r4, r3]
  4060b2:	e7a3      	b.n	405ffc <_free_r+0x84>
  4060b4:	2a14      	cmp	r2, #20
  4060b6:	d816      	bhi.n	4060e6 <_free_r+0x16e>
  4060b8:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  4060bc:	00ff      	lsls	r7, r7, #3
  4060be:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  4060c2:	e7aa      	b.n	40601a <_free_r+0xa2>
  4060c4:	10aa      	asrs	r2, r5, #2
  4060c6:	2301      	movs	r3, #1
  4060c8:	684d      	ldr	r5, [r1, #4]
  4060ca:	4093      	lsls	r3, r2
  4060cc:	432b      	orrs	r3, r5
  4060ce:	604b      	str	r3, [r1, #4]
  4060d0:	4603      	mov	r3, r0
  4060d2:	e7b0      	b.n	406036 <_free_r+0xbe>
  4060d4:	f043 0201 	orr.w	r2, r3, #1
  4060d8:	614c      	str	r4, [r1, #20]
  4060da:	610c      	str	r4, [r1, #16]
  4060dc:	60e5      	str	r5, [r4, #12]
  4060de:	60a5      	str	r5, [r4, #8]
  4060e0:	6062      	str	r2, [r4, #4]
  4060e2:	50e3      	str	r3, [r4, r3]
  4060e4:	e78a      	b.n	405ffc <_free_r+0x84>
  4060e6:	2a54      	cmp	r2, #84	; 0x54
  4060e8:	d806      	bhi.n	4060f8 <_free_r+0x180>
  4060ea:	0b1a      	lsrs	r2, r3, #12
  4060ec:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  4060f0:	00ff      	lsls	r7, r7, #3
  4060f2:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  4060f6:	e790      	b.n	40601a <_free_r+0xa2>
  4060f8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  4060fc:	d806      	bhi.n	40610c <_free_r+0x194>
  4060fe:	0bda      	lsrs	r2, r3, #15
  406100:	f102 0778 	add.w	r7, r2, #120	; 0x78
  406104:	00ff      	lsls	r7, r7, #3
  406106:	f102 0577 	add.w	r5, r2, #119	; 0x77
  40610a:	e786      	b.n	40601a <_free_r+0xa2>
  40610c:	f240 5054 	movw	r0, #1364	; 0x554
  406110:	4282      	cmp	r2, r0
  406112:	d806      	bhi.n	406122 <_free_r+0x1aa>
  406114:	0c9a      	lsrs	r2, r3, #18
  406116:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  40611a:	00ff      	lsls	r7, r7, #3
  40611c:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  406120:	e77b      	b.n	40601a <_free_r+0xa2>
  406122:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  406126:	257e      	movs	r5, #126	; 0x7e
  406128:	e777      	b.n	40601a <_free_r+0xa2>
  40612a:	f043 0101 	orr.w	r1, r3, #1
  40612e:	6061      	str	r1, [r4, #4]
  406130:	6013      	str	r3, [r2, #0]
  406132:	e763      	b.n	405ffc <_free_r+0x84>
  406134:	204005b0 	.word	0x204005b0
  406138:	204005b8 	.word	0x204005b8
  40613c:	204009bc 	.word	0x204009bc
  406140:	20400a88 	.word	0x20400a88

00406144 <__sfvwrite_r>:
  406144:	6893      	ldr	r3, [r2, #8]
  406146:	2b00      	cmp	r3, #0
  406148:	d073      	beq.n	406232 <__sfvwrite_r+0xee>
  40614a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40614e:	898b      	ldrh	r3, [r1, #12]
  406150:	b083      	sub	sp, #12
  406152:	460c      	mov	r4, r1
  406154:	0719      	lsls	r1, r3, #28
  406156:	9000      	str	r0, [sp, #0]
  406158:	4616      	mov	r6, r2
  40615a:	d526      	bpl.n	4061aa <__sfvwrite_r+0x66>
  40615c:	6922      	ldr	r2, [r4, #16]
  40615e:	b322      	cbz	r2, 4061aa <__sfvwrite_r+0x66>
  406160:	f013 0002 	ands.w	r0, r3, #2
  406164:	6835      	ldr	r5, [r6, #0]
  406166:	d02c      	beq.n	4061c2 <__sfvwrite_r+0x7e>
  406168:	f04f 0900 	mov.w	r9, #0
  40616c:	4fb0      	ldr	r7, [pc, #704]	; (406430 <__sfvwrite_r+0x2ec>)
  40616e:	46c8      	mov	r8, r9
  406170:	46b2      	mov	sl, r6
  406172:	45b8      	cmp	r8, r7
  406174:	4643      	mov	r3, r8
  406176:	464a      	mov	r2, r9
  406178:	bf28      	it	cs
  40617a:	463b      	movcs	r3, r7
  40617c:	9800      	ldr	r0, [sp, #0]
  40617e:	f1b8 0f00 	cmp.w	r8, #0
  406182:	d050      	beq.n	406226 <__sfvwrite_r+0xe2>
  406184:	69e1      	ldr	r1, [r4, #28]
  406186:	6a66      	ldr	r6, [r4, #36]	; 0x24
  406188:	47b0      	blx	r6
  40618a:	2800      	cmp	r0, #0
  40618c:	dd58      	ble.n	406240 <__sfvwrite_r+0xfc>
  40618e:	f8da 3008 	ldr.w	r3, [sl, #8]
  406192:	1a1b      	subs	r3, r3, r0
  406194:	4481      	add	r9, r0
  406196:	eba8 0800 	sub.w	r8, r8, r0
  40619a:	f8ca 3008 	str.w	r3, [sl, #8]
  40619e:	2b00      	cmp	r3, #0
  4061a0:	d1e7      	bne.n	406172 <__sfvwrite_r+0x2e>
  4061a2:	2000      	movs	r0, #0
  4061a4:	b003      	add	sp, #12
  4061a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061aa:	4621      	mov	r1, r4
  4061ac:	9800      	ldr	r0, [sp, #0]
  4061ae:	f7fe fc91 	bl	404ad4 <__swsetup_r>
  4061b2:	2800      	cmp	r0, #0
  4061b4:	f040 8133 	bne.w	40641e <__sfvwrite_r+0x2da>
  4061b8:	89a3      	ldrh	r3, [r4, #12]
  4061ba:	6835      	ldr	r5, [r6, #0]
  4061bc:	f013 0002 	ands.w	r0, r3, #2
  4061c0:	d1d2      	bne.n	406168 <__sfvwrite_r+0x24>
  4061c2:	f013 0901 	ands.w	r9, r3, #1
  4061c6:	d145      	bne.n	406254 <__sfvwrite_r+0x110>
  4061c8:	464f      	mov	r7, r9
  4061ca:	9601      	str	r6, [sp, #4]
  4061cc:	b337      	cbz	r7, 40621c <__sfvwrite_r+0xd8>
  4061ce:	059a      	lsls	r2, r3, #22
  4061d0:	f8d4 8008 	ldr.w	r8, [r4, #8]
  4061d4:	f140 8083 	bpl.w	4062de <__sfvwrite_r+0x19a>
  4061d8:	4547      	cmp	r7, r8
  4061da:	46c3      	mov	fp, r8
  4061dc:	f0c0 80ab 	bcc.w	406336 <__sfvwrite_r+0x1f2>
  4061e0:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4061e4:	f040 80ac 	bne.w	406340 <__sfvwrite_r+0x1fc>
  4061e8:	6820      	ldr	r0, [r4, #0]
  4061ea:	46ba      	mov	sl, r7
  4061ec:	465a      	mov	r2, fp
  4061ee:	4649      	mov	r1, r9
  4061f0:	f000 fda0 	bl	406d34 <memmove>
  4061f4:	68a2      	ldr	r2, [r4, #8]
  4061f6:	6823      	ldr	r3, [r4, #0]
  4061f8:	eba2 0208 	sub.w	r2, r2, r8
  4061fc:	445b      	add	r3, fp
  4061fe:	60a2      	str	r2, [r4, #8]
  406200:	6023      	str	r3, [r4, #0]
  406202:	9a01      	ldr	r2, [sp, #4]
  406204:	6893      	ldr	r3, [r2, #8]
  406206:	eba3 030a 	sub.w	r3, r3, sl
  40620a:	44d1      	add	r9, sl
  40620c:	eba7 070a 	sub.w	r7, r7, sl
  406210:	6093      	str	r3, [r2, #8]
  406212:	2b00      	cmp	r3, #0
  406214:	d0c5      	beq.n	4061a2 <__sfvwrite_r+0x5e>
  406216:	89a3      	ldrh	r3, [r4, #12]
  406218:	2f00      	cmp	r7, #0
  40621a:	d1d8      	bne.n	4061ce <__sfvwrite_r+0x8a>
  40621c:	f8d5 9000 	ldr.w	r9, [r5]
  406220:	686f      	ldr	r7, [r5, #4]
  406222:	3508      	adds	r5, #8
  406224:	e7d2      	b.n	4061cc <__sfvwrite_r+0x88>
  406226:	f8d5 9000 	ldr.w	r9, [r5]
  40622a:	f8d5 8004 	ldr.w	r8, [r5, #4]
  40622e:	3508      	adds	r5, #8
  406230:	e79f      	b.n	406172 <__sfvwrite_r+0x2e>
  406232:	2000      	movs	r0, #0
  406234:	4770      	bx	lr
  406236:	4621      	mov	r1, r4
  406238:	9800      	ldr	r0, [sp, #0]
  40623a:	f7ff fd1f 	bl	405c7c <_fflush_r>
  40623e:	b370      	cbz	r0, 40629e <__sfvwrite_r+0x15a>
  406240:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406244:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406248:	f04f 30ff 	mov.w	r0, #4294967295
  40624c:	81a3      	strh	r3, [r4, #12]
  40624e:	b003      	add	sp, #12
  406250:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406254:	4681      	mov	r9, r0
  406256:	4633      	mov	r3, r6
  406258:	464e      	mov	r6, r9
  40625a:	46a8      	mov	r8, r5
  40625c:	469a      	mov	sl, r3
  40625e:	464d      	mov	r5, r9
  406260:	b34e      	cbz	r6, 4062b6 <__sfvwrite_r+0x172>
  406262:	b380      	cbz	r0, 4062c6 <__sfvwrite_r+0x182>
  406264:	6820      	ldr	r0, [r4, #0]
  406266:	6923      	ldr	r3, [r4, #16]
  406268:	6962      	ldr	r2, [r4, #20]
  40626a:	45b1      	cmp	r9, r6
  40626c:	46cb      	mov	fp, r9
  40626e:	bf28      	it	cs
  406270:	46b3      	movcs	fp, r6
  406272:	4298      	cmp	r0, r3
  406274:	465f      	mov	r7, fp
  406276:	d904      	bls.n	406282 <__sfvwrite_r+0x13e>
  406278:	68a3      	ldr	r3, [r4, #8]
  40627a:	4413      	add	r3, r2
  40627c:	459b      	cmp	fp, r3
  40627e:	f300 80a6 	bgt.w	4063ce <__sfvwrite_r+0x28a>
  406282:	4593      	cmp	fp, r2
  406284:	db4b      	blt.n	40631e <__sfvwrite_r+0x1da>
  406286:	4613      	mov	r3, r2
  406288:	6a67      	ldr	r7, [r4, #36]	; 0x24
  40628a:	69e1      	ldr	r1, [r4, #28]
  40628c:	9800      	ldr	r0, [sp, #0]
  40628e:	462a      	mov	r2, r5
  406290:	47b8      	blx	r7
  406292:	1e07      	subs	r7, r0, #0
  406294:	ddd4      	ble.n	406240 <__sfvwrite_r+0xfc>
  406296:	ebb9 0907 	subs.w	r9, r9, r7
  40629a:	d0cc      	beq.n	406236 <__sfvwrite_r+0xf2>
  40629c:	2001      	movs	r0, #1
  40629e:	f8da 3008 	ldr.w	r3, [sl, #8]
  4062a2:	1bdb      	subs	r3, r3, r7
  4062a4:	443d      	add	r5, r7
  4062a6:	1bf6      	subs	r6, r6, r7
  4062a8:	f8ca 3008 	str.w	r3, [sl, #8]
  4062ac:	2b00      	cmp	r3, #0
  4062ae:	f43f af78 	beq.w	4061a2 <__sfvwrite_r+0x5e>
  4062b2:	2e00      	cmp	r6, #0
  4062b4:	d1d5      	bne.n	406262 <__sfvwrite_r+0x11e>
  4062b6:	f108 0308 	add.w	r3, r8, #8
  4062ba:	e913 0060 	ldmdb	r3, {r5, r6}
  4062be:	4698      	mov	r8, r3
  4062c0:	3308      	adds	r3, #8
  4062c2:	2e00      	cmp	r6, #0
  4062c4:	d0f9      	beq.n	4062ba <__sfvwrite_r+0x176>
  4062c6:	4632      	mov	r2, r6
  4062c8:	210a      	movs	r1, #10
  4062ca:	4628      	mov	r0, r5
  4062cc:	f000 fc48 	bl	406b60 <memchr>
  4062d0:	2800      	cmp	r0, #0
  4062d2:	f000 80a1 	beq.w	406418 <__sfvwrite_r+0x2d4>
  4062d6:	3001      	adds	r0, #1
  4062d8:	eba0 0905 	sub.w	r9, r0, r5
  4062dc:	e7c2      	b.n	406264 <__sfvwrite_r+0x120>
  4062de:	6820      	ldr	r0, [r4, #0]
  4062e0:	6923      	ldr	r3, [r4, #16]
  4062e2:	4298      	cmp	r0, r3
  4062e4:	d802      	bhi.n	4062ec <__sfvwrite_r+0x1a8>
  4062e6:	6963      	ldr	r3, [r4, #20]
  4062e8:	429f      	cmp	r7, r3
  4062ea:	d25d      	bcs.n	4063a8 <__sfvwrite_r+0x264>
  4062ec:	45b8      	cmp	r8, r7
  4062ee:	bf28      	it	cs
  4062f0:	46b8      	movcs	r8, r7
  4062f2:	4642      	mov	r2, r8
  4062f4:	4649      	mov	r1, r9
  4062f6:	f000 fd1d 	bl	406d34 <memmove>
  4062fa:	68a3      	ldr	r3, [r4, #8]
  4062fc:	6822      	ldr	r2, [r4, #0]
  4062fe:	eba3 0308 	sub.w	r3, r3, r8
  406302:	4442      	add	r2, r8
  406304:	60a3      	str	r3, [r4, #8]
  406306:	6022      	str	r2, [r4, #0]
  406308:	b10b      	cbz	r3, 40630e <__sfvwrite_r+0x1ca>
  40630a:	46c2      	mov	sl, r8
  40630c:	e779      	b.n	406202 <__sfvwrite_r+0xbe>
  40630e:	4621      	mov	r1, r4
  406310:	9800      	ldr	r0, [sp, #0]
  406312:	f7ff fcb3 	bl	405c7c <_fflush_r>
  406316:	2800      	cmp	r0, #0
  406318:	d192      	bne.n	406240 <__sfvwrite_r+0xfc>
  40631a:	46c2      	mov	sl, r8
  40631c:	e771      	b.n	406202 <__sfvwrite_r+0xbe>
  40631e:	465a      	mov	r2, fp
  406320:	4629      	mov	r1, r5
  406322:	f000 fd07 	bl	406d34 <memmove>
  406326:	68a2      	ldr	r2, [r4, #8]
  406328:	6823      	ldr	r3, [r4, #0]
  40632a:	eba2 020b 	sub.w	r2, r2, fp
  40632e:	445b      	add	r3, fp
  406330:	60a2      	str	r2, [r4, #8]
  406332:	6023      	str	r3, [r4, #0]
  406334:	e7af      	b.n	406296 <__sfvwrite_r+0x152>
  406336:	6820      	ldr	r0, [r4, #0]
  406338:	46b8      	mov	r8, r7
  40633a:	46ba      	mov	sl, r7
  40633c:	46bb      	mov	fp, r7
  40633e:	e755      	b.n	4061ec <__sfvwrite_r+0xa8>
  406340:	6962      	ldr	r2, [r4, #20]
  406342:	6820      	ldr	r0, [r4, #0]
  406344:	6921      	ldr	r1, [r4, #16]
  406346:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  40634a:	eba0 0a01 	sub.w	sl, r0, r1
  40634e:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  406352:	f10a 0001 	add.w	r0, sl, #1
  406356:	ea4f 0868 	mov.w	r8, r8, asr #1
  40635a:	4438      	add	r0, r7
  40635c:	4540      	cmp	r0, r8
  40635e:	4642      	mov	r2, r8
  406360:	bf84      	itt	hi
  406362:	4680      	movhi	r8, r0
  406364:	4642      	movhi	r2, r8
  406366:	055b      	lsls	r3, r3, #21
  406368:	d544      	bpl.n	4063f4 <__sfvwrite_r+0x2b0>
  40636a:	4611      	mov	r1, r2
  40636c:	9800      	ldr	r0, [sp, #0]
  40636e:	f000 f92f 	bl	4065d0 <_malloc_r>
  406372:	4683      	mov	fp, r0
  406374:	2800      	cmp	r0, #0
  406376:	d055      	beq.n	406424 <__sfvwrite_r+0x2e0>
  406378:	4652      	mov	r2, sl
  40637a:	6921      	ldr	r1, [r4, #16]
  40637c:	f000 fc40 	bl	406c00 <memcpy>
  406380:	89a3      	ldrh	r3, [r4, #12]
  406382:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  406386:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40638a:	81a3      	strh	r3, [r4, #12]
  40638c:	eb0b 000a 	add.w	r0, fp, sl
  406390:	eba8 030a 	sub.w	r3, r8, sl
  406394:	f8c4 b010 	str.w	fp, [r4, #16]
  406398:	f8c4 8014 	str.w	r8, [r4, #20]
  40639c:	6020      	str	r0, [r4, #0]
  40639e:	60a3      	str	r3, [r4, #8]
  4063a0:	46b8      	mov	r8, r7
  4063a2:	46ba      	mov	sl, r7
  4063a4:	46bb      	mov	fp, r7
  4063a6:	e721      	b.n	4061ec <__sfvwrite_r+0xa8>
  4063a8:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  4063ac:	42b9      	cmp	r1, r7
  4063ae:	bf28      	it	cs
  4063b0:	4639      	movcs	r1, r7
  4063b2:	464a      	mov	r2, r9
  4063b4:	fb91 f1f3 	sdiv	r1, r1, r3
  4063b8:	9800      	ldr	r0, [sp, #0]
  4063ba:	6a66      	ldr	r6, [r4, #36]	; 0x24
  4063bc:	fb03 f301 	mul.w	r3, r3, r1
  4063c0:	69e1      	ldr	r1, [r4, #28]
  4063c2:	47b0      	blx	r6
  4063c4:	f1b0 0a00 	subs.w	sl, r0, #0
  4063c8:	f73f af1b 	bgt.w	406202 <__sfvwrite_r+0xbe>
  4063cc:	e738      	b.n	406240 <__sfvwrite_r+0xfc>
  4063ce:	461a      	mov	r2, r3
  4063d0:	4629      	mov	r1, r5
  4063d2:	9301      	str	r3, [sp, #4]
  4063d4:	f000 fcae 	bl	406d34 <memmove>
  4063d8:	6822      	ldr	r2, [r4, #0]
  4063da:	9b01      	ldr	r3, [sp, #4]
  4063dc:	9800      	ldr	r0, [sp, #0]
  4063de:	441a      	add	r2, r3
  4063e0:	6022      	str	r2, [r4, #0]
  4063e2:	4621      	mov	r1, r4
  4063e4:	f7ff fc4a 	bl	405c7c <_fflush_r>
  4063e8:	9b01      	ldr	r3, [sp, #4]
  4063ea:	2800      	cmp	r0, #0
  4063ec:	f47f af28 	bne.w	406240 <__sfvwrite_r+0xfc>
  4063f0:	461f      	mov	r7, r3
  4063f2:	e750      	b.n	406296 <__sfvwrite_r+0x152>
  4063f4:	9800      	ldr	r0, [sp, #0]
  4063f6:	f001 f807 	bl	407408 <_realloc_r>
  4063fa:	4683      	mov	fp, r0
  4063fc:	2800      	cmp	r0, #0
  4063fe:	d1c5      	bne.n	40638c <__sfvwrite_r+0x248>
  406400:	9d00      	ldr	r5, [sp, #0]
  406402:	6921      	ldr	r1, [r4, #16]
  406404:	4628      	mov	r0, r5
  406406:	f7ff fdb7 	bl	405f78 <_free_r>
  40640a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40640e:	220c      	movs	r2, #12
  406410:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  406414:	602a      	str	r2, [r5, #0]
  406416:	e715      	b.n	406244 <__sfvwrite_r+0x100>
  406418:	f106 0901 	add.w	r9, r6, #1
  40641c:	e722      	b.n	406264 <__sfvwrite_r+0x120>
  40641e:	f04f 30ff 	mov.w	r0, #4294967295
  406422:	e6bf      	b.n	4061a4 <__sfvwrite_r+0x60>
  406424:	9a00      	ldr	r2, [sp, #0]
  406426:	230c      	movs	r3, #12
  406428:	6013      	str	r3, [r2, #0]
  40642a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  40642e:	e709      	b.n	406244 <__sfvwrite_r+0x100>
  406430:	7ffffc00 	.word	0x7ffffc00

00406434 <_fwalk_reent>:
  406434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  406438:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  40643c:	d01f      	beq.n	40647e <_fwalk_reent+0x4a>
  40643e:	4688      	mov	r8, r1
  406440:	4606      	mov	r6, r0
  406442:	f04f 0900 	mov.w	r9, #0
  406446:	687d      	ldr	r5, [r7, #4]
  406448:	68bc      	ldr	r4, [r7, #8]
  40644a:	3d01      	subs	r5, #1
  40644c:	d411      	bmi.n	406472 <_fwalk_reent+0x3e>
  40644e:	89a3      	ldrh	r3, [r4, #12]
  406450:	2b01      	cmp	r3, #1
  406452:	f105 35ff 	add.w	r5, r5, #4294967295
  406456:	d908      	bls.n	40646a <_fwalk_reent+0x36>
  406458:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  40645c:	3301      	adds	r3, #1
  40645e:	4621      	mov	r1, r4
  406460:	4630      	mov	r0, r6
  406462:	d002      	beq.n	40646a <_fwalk_reent+0x36>
  406464:	47c0      	blx	r8
  406466:	ea49 0900 	orr.w	r9, r9, r0
  40646a:	1c6b      	adds	r3, r5, #1
  40646c:	f104 0468 	add.w	r4, r4, #104	; 0x68
  406470:	d1ed      	bne.n	40644e <_fwalk_reent+0x1a>
  406472:	683f      	ldr	r7, [r7, #0]
  406474:	2f00      	cmp	r7, #0
  406476:	d1e6      	bne.n	406446 <_fwalk_reent+0x12>
  406478:	4648      	mov	r0, r9
  40647a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40647e:	46b9      	mov	r9, r7
  406480:	4648      	mov	r0, r9
  406482:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  406486:	bf00      	nop

00406488 <__locale_mb_cur_max>:
  406488:	4b04      	ldr	r3, [pc, #16]	; (40649c <__locale_mb_cur_max+0x14>)
  40648a:	4a05      	ldr	r2, [pc, #20]	; (4064a0 <__locale_mb_cur_max+0x18>)
  40648c:	681b      	ldr	r3, [r3, #0]
  40648e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  406490:	2b00      	cmp	r3, #0
  406492:	bf08      	it	eq
  406494:	4613      	moveq	r3, r2
  406496:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  40649a:	4770      	bx	lr
  40649c:	20400010 	.word	0x20400010
  4064a0:	20400444 	.word	0x20400444

004064a4 <_localeconv_r>:
  4064a4:	4a04      	ldr	r2, [pc, #16]	; (4064b8 <_localeconv_r+0x14>)
  4064a6:	4b05      	ldr	r3, [pc, #20]	; (4064bc <_localeconv_r+0x18>)
  4064a8:	6812      	ldr	r2, [r2, #0]
  4064aa:	6b50      	ldr	r0, [r2, #52]	; 0x34
  4064ac:	2800      	cmp	r0, #0
  4064ae:	bf08      	it	eq
  4064b0:	4618      	moveq	r0, r3
  4064b2:	30f0      	adds	r0, #240	; 0xf0
  4064b4:	4770      	bx	lr
  4064b6:	bf00      	nop
  4064b8:	20400010 	.word	0x20400010
  4064bc:	20400444 	.word	0x20400444

004064c0 <__retarget_lock_init_recursive>:
  4064c0:	4770      	bx	lr
  4064c2:	bf00      	nop

004064c4 <__retarget_lock_close_recursive>:
  4064c4:	4770      	bx	lr
  4064c6:	bf00      	nop

004064c8 <__retarget_lock_acquire_recursive>:
  4064c8:	4770      	bx	lr
  4064ca:	bf00      	nop

004064cc <__retarget_lock_release_recursive>:
  4064cc:	4770      	bx	lr
  4064ce:	bf00      	nop

004064d0 <__swhatbuf_r>:
  4064d0:	b570      	push	{r4, r5, r6, lr}
  4064d2:	460c      	mov	r4, r1
  4064d4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4064d8:	2900      	cmp	r1, #0
  4064da:	b090      	sub	sp, #64	; 0x40
  4064dc:	4615      	mov	r5, r2
  4064de:	461e      	mov	r6, r3
  4064e0:	db14      	blt.n	40650c <__swhatbuf_r+0x3c>
  4064e2:	aa01      	add	r2, sp, #4
  4064e4:	f001 fc24 	bl	407d30 <_fstat_r>
  4064e8:	2800      	cmp	r0, #0
  4064ea:	db0f      	blt.n	40650c <__swhatbuf_r+0x3c>
  4064ec:	9a02      	ldr	r2, [sp, #8]
  4064ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  4064f2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  4064f6:	fab2 f282 	clz	r2, r2
  4064fa:	0952      	lsrs	r2, r2, #5
  4064fc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406500:	f44f 6000 	mov.w	r0, #2048	; 0x800
  406504:	6032      	str	r2, [r6, #0]
  406506:	602b      	str	r3, [r5, #0]
  406508:	b010      	add	sp, #64	; 0x40
  40650a:	bd70      	pop	{r4, r5, r6, pc}
  40650c:	89a2      	ldrh	r2, [r4, #12]
  40650e:	2300      	movs	r3, #0
  406510:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  406514:	6033      	str	r3, [r6, #0]
  406516:	d004      	beq.n	406522 <__swhatbuf_r+0x52>
  406518:	2240      	movs	r2, #64	; 0x40
  40651a:	4618      	mov	r0, r3
  40651c:	602a      	str	r2, [r5, #0]
  40651e:	b010      	add	sp, #64	; 0x40
  406520:	bd70      	pop	{r4, r5, r6, pc}
  406522:	f44f 6380 	mov.w	r3, #1024	; 0x400
  406526:	602b      	str	r3, [r5, #0]
  406528:	b010      	add	sp, #64	; 0x40
  40652a:	bd70      	pop	{r4, r5, r6, pc}

0040652c <__smakebuf_r>:
  40652c:	898a      	ldrh	r2, [r1, #12]
  40652e:	0792      	lsls	r2, r2, #30
  406530:	460b      	mov	r3, r1
  406532:	d506      	bpl.n	406542 <__smakebuf_r+0x16>
  406534:	f101 0243 	add.w	r2, r1, #67	; 0x43
  406538:	2101      	movs	r1, #1
  40653a:	601a      	str	r2, [r3, #0]
  40653c:	611a      	str	r2, [r3, #16]
  40653e:	6159      	str	r1, [r3, #20]
  406540:	4770      	bx	lr
  406542:	b5f0      	push	{r4, r5, r6, r7, lr}
  406544:	b083      	sub	sp, #12
  406546:	ab01      	add	r3, sp, #4
  406548:	466a      	mov	r2, sp
  40654a:	460c      	mov	r4, r1
  40654c:	4606      	mov	r6, r0
  40654e:	f7ff ffbf 	bl	4064d0 <__swhatbuf_r>
  406552:	9900      	ldr	r1, [sp, #0]
  406554:	4605      	mov	r5, r0
  406556:	4630      	mov	r0, r6
  406558:	f000 f83a 	bl	4065d0 <_malloc_r>
  40655c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406560:	b1d8      	cbz	r0, 40659a <__smakebuf_r+0x6e>
  406562:	9a01      	ldr	r2, [sp, #4]
  406564:	4f15      	ldr	r7, [pc, #84]	; (4065bc <__smakebuf_r+0x90>)
  406566:	9900      	ldr	r1, [sp, #0]
  406568:	63f7      	str	r7, [r6, #60]	; 0x3c
  40656a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  40656e:	81a3      	strh	r3, [r4, #12]
  406570:	6020      	str	r0, [r4, #0]
  406572:	6120      	str	r0, [r4, #16]
  406574:	6161      	str	r1, [r4, #20]
  406576:	b91a      	cbnz	r2, 406580 <__smakebuf_r+0x54>
  406578:	432b      	orrs	r3, r5
  40657a:	81a3      	strh	r3, [r4, #12]
  40657c:	b003      	add	sp, #12
  40657e:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406580:	4630      	mov	r0, r6
  406582:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  406586:	f001 fbe7 	bl	407d58 <_isatty_r>
  40658a:	b1a0      	cbz	r0, 4065b6 <__smakebuf_r+0x8a>
  40658c:	89a3      	ldrh	r3, [r4, #12]
  40658e:	f023 0303 	bic.w	r3, r3, #3
  406592:	f043 0301 	orr.w	r3, r3, #1
  406596:	b21b      	sxth	r3, r3
  406598:	e7ee      	b.n	406578 <__smakebuf_r+0x4c>
  40659a:	059a      	lsls	r2, r3, #22
  40659c:	d4ee      	bmi.n	40657c <__smakebuf_r+0x50>
  40659e:	f023 0303 	bic.w	r3, r3, #3
  4065a2:	f104 0243 	add.w	r2, r4, #67	; 0x43
  4065a6:	f043 0302 	orr.w	r3, r3, #2
  4065aa:	2101      	movs	r1, #1
  4065ac:	81a3      	strh	r3, [r4, #12]
  4065ae:	6022      	str	r2, [r4, #0]
  4065b0:	6122      	str	r2, [r4, #16]
  4065b2:	6161      	str	r1, [r4, #20]
  4065b4:	e7e2      	b.n	40657c <__smakebuf_r+0x50>
  4065b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4065ba:	e7dd      	b.n	406578 <__smakebuf_r+0x4c>
  4065bc:	00405cd1 	.word	0x00405cd1

004065c0 <malloc>:
  4065c0:	4b02      	ldr	r3, [pc, #8]	; (4065cc <malloc+0xc>)
  4065c2:	4601      	mov	r1, r0
  4065c4:	6818      	ldr	r0, [r3, #0]
  4065c6:	f000 b803 	b.w	4065d0 <_malloc_r>
  4065ca:	bf00      	nop
  4065cc:	20400010 	.word	0x20400010

004065d0 <_malloc_r>:
  4065d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4065d4:	f101 060b 	add.w	r6, r1, #11
  4065d8:	2e16      	cmp	r6, #22
  4065da:	b083      	sub	sp, #12
  4065dc:	4605      	mov	r5, r0
  4065de:	f240 809e 	bls.w	40671e <_malloc_r+0x14e>
  4065e2:	f036 0607 	bics.w	r6, r6, #7
  4065e6:	f100 80bd 	bmi.w	406764 <_malloc_r+0x194>
  4065ea:	42b1      	cmp	r1, r6
  4065ec:	f200 80ba 	bhi.w	406764 <_malloc_r+0x194>
  4065f0:	f000 fc04 	bl	406dfc <__malloc_lock>
  4065f4:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  4065f8:	f0c0 8293 	bcc.w	406b22 <_malloc_r+0x552>
  4065fc:	0a73      	lsrs	r3, r6, #9
  4065fe:	f000 80b8 	beq.w	406772 <_malloc_r+0x1a2>
  406602:	2b04      	cmp	r3, #4
  406604:	f200 8179 	bhi.w	4068fa <_malloc_r+0x32a>
  406608:	09b3      	lsrs	r3, r6, #6
  40660a:	f103 0039 	add.w	r0, r3, #57	; 0x39
  40660e:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  406612:	00c3      	lsls	r3, r0, #3
  406614:	4fbf      	ldr	r7, [pc, #764]	; (406914 <_malloc_r+0x344>)
  406616:	443b      	add	r3, r7
  406618:	f1a3 0108 	sub.w	r1, r3, #8
  40661c:	685c      	ldr	r4, [r3, #4]
  40661e:	42a1      	cmp	r1, r4
  406620:	d106      	bne.n	406630 <_malloc_r+0x60>
  406622:	e00c      	b.n	40663e <_malloc_r+0x6e>
  406624:	2a00      	cmp	r2, #0
  406626:	f280 80aa 	bge.w	40677e <_malloc_r+0x1ae>
  40662a:	68e4      	ldr	r4, [r4, #12]
  40662c:	42a1      	cmp	r1, r4
  40662e:	d006      	beq.n	40663e <_malloc_r+0x6e>
  406630:	6863      	ldr	r3, [r4, #4]
  406632:	f023 0303 	bic.w	r3, r3, #3
  406636:	1b9a      	subs	r2, r3, r6
  406638:	2a0f      	cmp	r2, #15
  40663a:	ddf3      	ble.n	406624 <_malloc_r+0x54>
  40663c:	4670      	mov	r0, lr
  40663e:	693c      	ldr	r4, [r7, #16]
  406640:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 406928 <_malloc_r+0x358>
  406644:	4574      	cmp	r4, lr
  406646:	f000 81ab 	beq.w	4069a0 <_malloc_r+0x3d0>
  40664a:	6863      	ldr	r3, [r4, #4]
  40664c:	f023 0303 	bic.w	r3, r3, #3
  406650:	1b9a      	subs	r2, r3, r6
  406652:	2a0f      	cmp	r2, #15
  406654:	f300 8190 	bgt.w	406978 <_malloc_r+0x3a8>
  406658:	2a00      	cmp	r2, #0
  40665a:	f8c7 e014 	str.w	lr, [r7, #20]
  40665e:	f8c7 e010 	str.w	lr, [r7, #16]
  406662:	f280 809d 	bge.w	4067a0 <_malloc_r+0x1d0>
  406666:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40666a:	f080 8161 	bcs.w	406930 <_malloc_r+0x360>
  40666e:	08db      	lsrs	r3, r3, #3
  406670:	f103 0c01 	add.w	ip, r3, #1
  406674:	1099      	asrs	r1, r3, #2
  406676:	687a      	ldr	r2, [r7, #4]
  406678:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  40667c:	f8c4 8008 	str.w	r8, [r4, #8]
  406680:	2301      	movs	r3, #1
  406682:	408b      	lsls	r3, r1
  406684:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  406688:	4313      	orrs	r3, r2
  40668a:	3908      	subs	r1, #8
  40668c:	60e1      	str	r1, [r4, #12]
  40668e:	607b      	str	r3, [r7, #4]
  406690:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  406694:	f8c8 400c 	str.w	r4, [r8, #12]
  406698:	1082      	asrs	r2, r0, #2
  40669a:	2401      	movs	r4, #1
  40669c:	4094      	lsls	r4, r2
  40669e:	429c      	cmp	r4, r3
  4066a0:	f200 808b 	bhi.w	4067ba <_malloc_r+0x1ea>
  4066a4:	421c      	tst	r4, r3
  4066a6:	d106      	bne.n	4066b6 <_malloc_r+0xe6>
  4066a8:	f020 0003 	bic.w	r0, r0, #3
  4066ac:	0064      	lsls	r4, r4, #1
  4066ae:	421c      	tst	r4, r3
  4066b0:	f100 0004 	add.w	r0, r0, #4
  4066b4:	d0fa      	beq.n	4066ac <_malloc_r+0xdc>
  4066b6:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  4066ba:	46cc      	mov	ip, r9
  4066bc:	4680      	mov	r8, r0
  4066be:	f8dc 300c 	ldr.w	r3, [ip, #12]
  4066c2:	459c      	cmp	ip, r3
  4066c4:	d107      	bne.n	4066d6 <_malloc_r+0x106>
  4066c6:	e16d      	b.n	4069a4 <_malloc_r+0x3d4>
  4066c8:	2a00      	cmp	r2, #0
  4066ca:	f280 817b 	bge.w	4069c4 <_malloc_r+0x3f4>
  4066ce:	68db      	ldr	r3, [r3, #12]
  4066d0:	459c      	cmp	ip, r3
  4066d2:	f000 8167 	beq.w	4069a4 <_malloc_r+0x3d4>
  4066d6:	6859      	ldr	r1, [r3, #4]
  4066d8:	f021 0103 	bic.w	r1, r1, #3
  4066dc:	1b8a      	subs	r2, r1, r6
  4066de:	2a0f      	cmp	r2, #15
  4066e0:	ddf2      	ble.n	4066c8 <_malloc_r+0xf8>
  4066e2:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  4066e6:	f8d3 8008 	ldr.w	r8, [r3, #8]
  4066ea:	9300      	str	r3, [sp, #0]
  4066ec:	199c      	adds	r4, r3, r6
  4066ee:	4628      	mov	r0, r5
  4066f0:	f046 0601 	orr.w	r6, r6, #1
  4066f4:	f042 0501 	orr.w	r5, r2, #1
  4066f8:	605e      	str	r6, [r3, #4]
  4066fa:	f8c8 c00c 	str.w	ip, [r8, #12]
  4066fe:	f8cc 8008 	str.w	r8, [ip, #8]
  406702:	617c      	str	r4, [r7, #20]
  406704:	613c      	str	r4, [r7, #16]
  406706:	f8c4 e00c 	str.w	lr, [r4, #12]
  40670a:	f8c4 e008 	str.w	lr, [r4, #8]
  40670e:	6065      	str	r5, [r4, #4]
  406710:	505a      	str	r2, [r3, r1]
  406712:	f000 fb79 	bl	406e08 <__malloc_unlock>
  406716:	9b00      	ldr	r3, [sp, #0]
  406718:	f103 0408 	add.w	r4, r3, #8
  40671c:	e01e      	b.n	40675c <_malloc_r+0x18c>
  40671e:	2910      	cmp	r1, #16
  406720:	d820      	bhi.n	406764 <_malloc_r+0x194>
  406722:	f000 fb6b 	bl	406dfc <__malloc_lock>
  406726:	2610      	movs	r6, #16
  406728:	2318      	movs	r3, #24
  40672a:	2002      	movs	r0, #2
  40672c:	4f79      	ldr	r7, [pc, #484]	; (406914 <_malloc_r+0x344>)
  40672e:	443b      	add	r3, r7
  406730:	f1a3 0208 	sub.w	r2, r3, #8
  406734:	685c      	ldr	r4, [r3, #4]
  406736:	4294      	cmp	r4, r2
  406738:	f000 813d 	beq.w	4069b6 <_malloc_r+0x3e6>
  40673c:	6863      	ldr	r3, [r4, #4]
  40673e:	68e1      	ldr	r1, [r4, #12]
  406740:	68a6      	ldr	r6, [r4, #8]
  406742:	f023 0303 	bic.w	r3, r3, #3
  406746:	4423      	add	r3, r4
  406748:	4628      	mov	r0, r5
  40674a:	685a      	ldr	r2, [r3, #4]
  40674c:	60f1      	str	r1, [r6, #12]
  40674e:	f042 0201 	orr.w	r2, r2, #1
  406752:	608e      	str	r6, [r1, #8]
  406754:	605a      	str	r2, [r3, #4]
  406756:	f000 fb57 	bl	406e08 <__malloc_unlock>
  40675a:	3408      	adds	r4, #8
  40675c:	4620      	mov	r0, r4
  40675e:	b003      	add	sp, #12
  406760:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406764:	2400      	movs	r4, #0
  406766:	230c      	movs	r3, #12
  406768:	4620      	mov	r0, r4
  40676a:	602b      	str	r3, [r5, #0]
  40676c:	b003      	add	sp, #12
  40676e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406772:	2040      	movs	r0, #64	; 0x40
  406774:	f44f 7300 	mov.w	r3, #512	; 0x200
  406778:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  40677c:	e74a      	b.n	406614 <_malloc_r+0x44>
  40677e:	4423      	add	r3, r4
  406780:	68e1      	ldr	r1, [r4, #12]
  406782:	685a      	ldr	r2, [r3, #4]
  406784:	68a6      	ldr	r6, [r4, #8]
  406786:	f042 0201 	orr.w	r2, r2, #1
  40678a:	60f1      	str	r1, [r6, #12]
  40678c:	4628      	mov	r0, r5
  40678e:	608e      	str	r6, [r1, #8]
  406790:	605a      	str	r2, [r3, #4]
  406792:	f000 fb39 	bl	406e08 <__malloc_unlock>
  406796:	3408      	adds	r4, #8
  406798:	4620      	mov	r0, r4
  40679a:	b003      	add	sp, #12
  40679c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067a0:	4423      	add	r3, r4
  4067a2:	4628      	mov	r0, r5
  4067a4:	685a      	ldr	r2, [r3, #4]
  4067a6:	f042 0201 	orr.w	r2, r2, #1
  4067aa:	605a      	str	r2, [r3, #4]
  4067ac:	f000 fb2c 	bl	406e08 <__malloc_unlock>
  4067b0:	3408      	adds	r4, #8
  4067b2:	4620      	mov	r0, r4
  4067b4:	b003      	add	sp, #12
  4067b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4067ba:	68bc      	ldr	r4, [r7, #8]
  4067bc:	6863      	ldr	r3, [r4, #4]
  4067be:	f023 0803 	bic.w	r8, r3, #3
  4067c2:	45b0      	cmp	r8, r6
  4067c4:	d304      	bcc.n	4067d0 <_malloc_r+0x200>
  4067c6:	eba8 0306 	sub.w	r3, r8, r6
  4067ca:	2b0f      	cmp	r3, #15
  4067cc:	f300 8085 	bgt.w	4068da <_malloc_r+0x30a>
  4067d0:	f8df 9158 	ldr.w	r9, [pc, #344]	; 40692c <_malloc_r+0x35c>
  4067d4:	4b50      	ldr	r3, [pc, #320]	; (406918 <_malloc_r+0x348>)
  4067d6:	f8d9 2000 	ldr.w	r2, [r9]
  4067da:	681b      	ldr	r3, [r3, #0]
  4067dc:	3201      	adds	r2, #1
  4067de:	4433      	add	r3, r6
  4067e0:	eb04 0a08 	add.w	sl, r4, r8
  4067e4:	f000 8155 	beq.w	406a92 <_malloc_r+0x4c2>
  4067e8:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  4067ec:	330f      	adds	r3, #15
  4067ee:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  4067f2:	f02b 0b0f 	bic.w	fp, fp, #15
  4067f6:	4659      	mov	r1, fp
  4067f8:	4628      	mov	r0, r5
  4067fa:	f000 ffab 	bl	407754 <_sbrk_r>
  4067fe:	1c41      	adds	r1, r0, #1
  406800:	4602      	mov	r2, r0
  406802:	f000 80fc 	beq.w	4069fe <_malloc_r+0x42e>
  406806:	4582      	cmp	sl, r0
  406808:	f200 80f7 	bhi.w	4069fa <_malloc_r+0x42a>
  40680c:	4b43      	ldr	r3, [pc, #268]	; (40691c <_malloc_r+0x34c>)
  40680e:	6819      	ldr	r1, [r3, #0]
  406810:	4459      	add	r1, fp
  406812:	6019      	str	r1, [r3, #0]
  406814:	f000 814d 	beq.w	406ab2 <_malloc_r+0x4e2>
  406818:	f8d9 0000 	ldr.w	r0, [r9]
  40681c:	3001      	adds	r0, #1
  40681e:	bf1b      	ittet	ne
  406820:	eba2 0a0a 	subne.w	sl, r2, sl
  406824:	4451      	addne	r1, sl
  406826:	f8c9 2000 	streq.w	r2, [r9]
  40682a:	6019      	strne	r1, [r3, #0]
  40682c:	f012 0107 	ands.w	r1, r2, #7
  406830:	f000 8115 	beq.w	406a5e <_malloc_r+0x48e>
  406834:	f1c1 0008 	rsb	r0, r1, #8
  406838:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  40683c:	4402      	add	r2, r0
  40683e:	3108      	adds	r1, #8
  406840:	eb02 090b 	add.w	r9, r2, fp
  406844:	f3c9 090b 	ubfx	r9, r9, #0, #12
  406848:	eba1 0909 	sub.w	r9, r1, r9
  40684c:	4649      	mov	r1, r9
  40684e:	4628      	mov	r0, r5
  406850:	9301      	str	r3, [sp, #4]
  406852:	9200      	str	r2, [sp, #0]
  406854:	f000 ff7e 	bl	407754 <_sbrk_r>
  406858:	1c43      	adds	r3, r0, #1
  40685a:	e89d 000c 	ldmia.w	sp, {r2, r3}
  40685e:	f000 8143 	beq.w	406ae8 <_malloc_r+0x518>
  406862:	1a80      	subs	r0, r0, r2
  406864:	4448      	add	r0, r9
  406866:	f040 0001 	orr.w	r0, r0, #1
  40686a:	6819      	ldr	r1, [r3, #0]
  40686c:	60ba      	str	r2, [r7, #8]
  40686e:	4449      	add	r1, r9
  406870:	42bc      	cmp	r4, r7
  406872:	6050      	str	r0, [r2, #4]
  406874:	6019      	str	r1, [r3, #0]
  406876:	d017      	beq.n	4068a8 <_malloc_r+0x2d8>
  406878:	f1b8 0f0f 	cmp.w	r8, #15
  40687c:	f240 80fb 	bls.w	406a76 <_malloc_r+0x4a6>
  406880:	6860      	ldr	r0, [r4, #4]
  406882:	f1a8 020c 	sub.w	r2, r8, #12
  406886:	f022 0207 	bic.w	r2, r2, #7
  40688a:	eb04 0e02 	add.w	lr, r4, r2
  40688e:	f000 0001 	and.w	r0, r0, #1
  406892:	f04f 0c05 	mov.w	ip, #5
  406896:	4310      	orrs	r0, r2
  406898:	2a0f      	cmp	r2, #15
  40689a:	6060      	str	r0, [r4, #4]
  40689c:	f8ce c004 	str.w	ip, [lr, #4]
  4068a0:	f8ce c008 	str.w	ip, [lr, #8]
  4068a4:	f200 8117 	bhi.w	406ad6 <_malloc_r+0x506>
  4068a8:	4b1d      	ldr	r3, [pc, #116]	; (406920 <_malloc_r+0x350>)
  4068aa:	68bc      	ldr	r4, [r7, #8]
  4068ac:	681a      	ldr	r2, [r3, #0]
  4068ae:	4291      	cmp	r1, r2
  4068b0:	bf88      	it	hi
  4068b2:	6019      	strhi	r1, [r3, #0]
  4068b4:	4b1b      	ldr	r3, [pc, #108]	; (406924 <_malloc_r+0x354>)
  4068b6:	681a      	ldr	r2, [r3, #0]
  4068b8:	4291      	cmp	r1, r2
  4068ba:	6862      	ldr	r2, [r4, #4]
  4068bc:	bf88      	it	hi
  4068be:	6019      	strhi	r1, [r3, #0]
  4068c0:	f022 0203 	bic.w	r2, r2, #3
  4068c4:	4296      	cmp	r6, r2
  4068c6:	eba2 0306 	sub.w	r3, r2, r6
  4068ca:	d801      	bhi.n	4068d0 <_malloc_r+0x300>
  4068cc:	2b0f      	cmp	r3, #15
  4068ce:	dc04      	bgt.n	4068da <_malloc_r+0x30a>
  4068d0:	4628      	mov	r0, r5
  4068d2:	f000 fa99 	bl	406e08 <__malloc_unlock>
  4068d6:	2400      	movs	r4, #0
  4068d8:	e740      	b.n	40675c <_malloc_r+0x18c>
  4068da:	19a2      	adds	r2, r4, r6
  4068dc:	f043 0301 	orr.w	r3, r3, #1
  4068e0:	f046 0601 	orr.w	r6, r6, #1
  4068e4:	6066      	str	r6, [r4, #4]
  4068e6:	4628      	mov	r0, r5
  4068e8:	60ba      	str	r2, [r7, #8]
  4068ea:	6053      	str	r3, [r2, #4]
  4068ec:	f000 fa8c 	bl	406e08 <__malloc_unlock>
  4068f0:	3408      	adds	r4, #8
  4068f2:	4620      	mov	r0, r4
  4068f4:	b003      	add	sp, #12
  4068f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4068fa:	2b14      	cmp	r3, #20
  4068fc:	d971      	bls.n	4069e2 <_malloc_r+0x412>
  4068fe:	2b54      	cmp	r3, #84	; 0x54
  406900:	f200 80a3 	bhi.w	406a4a <_malloc_r+0x47a>
  406904:	0b33      	lsrs	r3, r6, #12
  406906:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  40690a:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  40690e:	00c3      	lsls	r3, r0, #3
  406910:	e680      	b.n	406614 <_malloc_r+0x44>
  406912:	bf00      	nop
  406914:	204005b0 	.word	0x204005b0
  406918:	20400a88 	.word	0x20400a88
  40691c:	20400a58 	.word	0x20400a58
  406920:	20400a80 	.word	0x20400a80
  406924:	20400a84 	.word	0x20400a84
  406928:	204005b8 	.word	0x204005b8
  40692c:	204009b8 	.word	0x204009b8
  406930:	0a5a      	lsrs	r2, r3, #9
  406932:	2a04      	cmp	r2, #4
  406934:	d95b      	bls.n	4069ee <_malloc_r+0x41e>
  406936:	2a14      	cmp	r2, #20
  406938:	f200 80ae 	bhi.w	406a98 <_malloc_r+0x4c8>
  40693c:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  406940:	00c9      	lsls	r1, r1, #3
  406942:	325b      	adds	r2, #91	; 0x5b
  406944:	eb07 0c01 	add.w	ip, r7, r1
  406948:	5879      	ldr	r1, [r7, r1]
  40694a:	f1ac 0c08 	sub.w	ip, ip, #8
  40694e:	458c      	cmp	ip, r1
  406950:	f000 8088 	beq.w	406a64 <_malloc_r+0x494>
  406954:	684a      	ldr	r2, [r1, #4]
  406956:	f022 0203 	bic.w	r2, r2, #3
  40695a:	4293      	cmp	r3, r2
  40695c:	d273      	bcs.n	406a46 <_malloc_r+0x476>
  40695e:	6889      	ldr	r1, [r1, #8]
  406960:	458c      	cmp	ip, r1
  406962:	d1f7      	bne.n	406954 <_malloc_r+0x384>
  406964:	f8dc 200c 	ldr.w	r2, [ip, #12]
  406968:	687b      	ldr	r3, [r7, #4]
  40696a:	60e2      	str	r2, [r4, #12]
  40696c:	f8c4 c008 	str.w	ip, [r4, #8]
  406970:	6094      	str	r4, [r2, #8]
  406972:	f8cc 400c 	str.w	r4, [ip, #12]
  406976:	e68f      	b.n	406698 <_malloc_r+0xc8>
  406978:	19a1      	adds	r1, r4, r6
  40697a:	f046 0c01 	orr.w	ip, r6, #1
  40697e:	f042 0601 	orr.w	r6, r2, #1
  406982:	f8c4 c004 	str.w	ip, [r4, #4]
  406986:	4628      	mov	r0, r5
  406988:	6179      	str	r1, [r7, #20]
  40698a:	6139      	str	r1, [r7, #16]
  40698c:	f8c1 e00c 	str.w	lr, [r1, #12]
  406990:	f8c1 e008 	str.w	lr, [r1, #8]
  406994:	604e      	str	r6, [r1, #4]
  406996:	50e2      	str	r2, [r4, r3]
  406998:	f000 fa36 	bl	406e08 <__malloc_unlock>
  40699c:	3408      	adds	r4, #8
  40699e:	e6dd      	b.n	40675c <_malloc_r+0x18c>
  4069a0:	687b      	ldr	r3, [r7, #4]
  4069a2:	e679      	b.n	406698 <_malloc_r+0xc8>
  4069a4:	f108 0801 	add.w	r8, r8, #1
  4069a8:	f018 0f03 	tst.w	r8, #3
  4069ac:	f10c 0c08 	add.w	ip, ip, #8
  4069b0:	f47f ae85 	bne.w	4066be <_malloc_r+0xee>
  4069b4:	e02d      	b.n	406a12 <_malloc_r+0x442>
  4069b6:	68dc      	ldr	r4, [r3, #12]
  4069b8:	42a3      	cmp	r3, r4
  4069ba:	bf08      	it	eq
  4069bc:	3002      	addeq	r0, #2
  4069be:	f43f ae3e 	beq.w	40663e <_malloc_r+0x6e>
  4069c2:	e6bb      	b.n	40673c <_malloc_r+0x16c>
  4069c4:	4419      	add	r1, r3
  4069c6:	461c      	mov	r4, r3
  4069c8:	684a      	ldr	r2, [r1, #4]
  4069ca:	68db      	ldr	r3, [r3, #12]
  4069cc:	f854 6f08 	ldr.w	r6, [r4, #8]!
  4069d0:	f042 0201 	orr.w	r2, r2, #1
  4069d4:	604a      	str	r2, [r1, #4]
  4069d6:	4628      	mov	r0, r5
  4069d8:	60f3      	str	r3, [r6, #12]
  4069da:	609e      	str	r6, [r3, #8]
  4069dc:	f000 fa14 	bl	406e08 <__malloc_unlock>
  4069e0:	e6bc      	b.n	40675c <_malloc_r+0x18c>
  4069e2:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  4069e6:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  4069ea:	00c3      	lsls	r3, r0, #3
  4069ec:	e612      	b.n	406614 <_malloc_r+0x44>
  4069ee:	099a      	lsrs	r2, r3, #6
  4069f0:	f102 0139 	add.w	r1, r2, #57	; 0x39
  4069f4:	00c9      	lsls	r1, r1, #3
  4069f6:	3238      	adds	r2, #56	; 0x38
  4069f8:	e7a4      	b.n	406944 <_malloc_r+0x374>
  4069fa:	42bc      	cmp	r4, r7
  4069fc:	d054      	beq.n	406aa8 <_malloc_r+0x4d8>
  4069fe:	68bc      	ldr	r4, [r7, #8]
  406a00:	6862      	ldr	r2, [r4, #4]
  406a02:	f022 0203 	bic.w	r2, r2, #3
  406a06:	e75d      	b.n	4068c4 <_malloc_r+0x2f4>
  406a08:	f859 3908 	ldr.w	r3, [r9], #-8
  406a0c:	4599      	cmp	r9, r3
  406a0e:	f040 8086 	bne.w	406b1e <_malloc_r+0x54e>
  406a12:	f010 0f03 	tst.w	r0, #3
  406a16:	f100 30ff 	add.w	r0, r0, #4294967295
  406a1a:	d1f5      	bne.n	406a08 <_malloc_r+0x438>
  406a1c:	687b      	ldr	r3, [r7, #4]
  406a1e:	ea23 0304 	bic.w	r3, r3, r4
  406a22:	607b      	str	r3, [r7, #4]
  406a24:	0064      	lsls	r4, r4, #1
  406a26:	429c      	cmp	r4, r3
  406a28:	f63f aec7 	bhi.w	4067ba <_malloc_r+0x1ea>
  406a2c:	2c00      	cmp	r4, #0
  406a2e:	f43f aec4 	beq.w	4067ba <_malloc_r+0x1ea>
  406a32:	421c      	tst	r4, r3
  406a34:	4640      	mov	r0, r8
  406a36:	f47f ae3e 	bne.w	4066b6 <_malloc_r+0xe6>
  406a3a:	0064      	lsls	r4, r4, #1
  406a3c:	421c      	tst	r4, r3
  406a3e:	f100 0004 	add.w	r0, r0, #4
  406a42:	d0fa      	beq.n	406a3a <_malloc_r+0x46a>
  406a44:	e637      	b.n	4066b6 <_malloc_r+0xe6>
  406a46:	468c      	mov	ip, r1
  406a48:	e78c      	b.n	406964 <_malloc_r+0x394>
  406a4a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  406a4e:	d815      	bhi.n	406a7c <_malloc_r+0x4ac>
  406a50:	0bf3      	lsrs	r3, r6, #15
  406a52:	f103 0078 	add.w	r0, r3, #120	; 0x78
  406a56:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  406a5a:	00c3      	lsls	r3, r0, #3
  406a5c:	e5da      	b.n	406614 <_malloc_r+0x44>
  406a5e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  406a62:	e6ed      	b.n	406840 <_malloc_r+0x270>
  406a64:	687b      	ldr	r3, [r7, #4]
  406a66:	1092      	asrs	r2, r2, #2
  406a68:	2101      	movs	r1, #1
  406a6a:	fa01 f202 	lsl.w	r2, r1, r2
  406a6e:	4313      	orrs	r3, r2
  406a70:	607b      	str	r3, [r7, #4]
  406a72:	4662      	mov	r2, ip
  406a74:	e779      	b.n	40696a <_malloc_r+0x39a>
  406a76:	2301      	movs	r3, #1
  406a78:	6053      	str	r3, [r2, #4]
  406a7a:	e729      	b.n	4068d0 <_malloc_r+0x300>
  406a7c:	f240 5254 	movw	r2, #1364	; 0x554
  406a80:	4293      	cmp	r3, r2
  406a82:	d822      	bhi.n	406aca <_malloc_r+0x4fa>
  406a84:	0cb3      	lsrs	r3, r6, #18
  406a86:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  406a8a:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  406a8e:	00c3      	lsls	r3, r0, #3
  406a90:	e5c0      	b.n	406614 <_malloc_r+0x44>
  406a92:	f103 0b10 	add.w	fp, r3, #16
  406a96:	e6ae      	b.n	4067f6 <_malloc_r+0x226>
  406a98:	2a54      	cmp	r2, #84	; 0x54
  406a9a:	d829      	bhi.n	406af0 <_malloc_r+0x520>
  406a9c:	0b1a      	lsrs	r2, r3, #12
  406a9e:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  406aa2:	00c9      	lsls	r1, r1, #3
  406aa4:	326e      	adds	r2, #110	; 0x6e
  406aa6:	e74d      	b.n	406944 <_malloc_r+0x374>
  406aa8:	4b20      	ldr	r3, [pc, #128]	; (406b2c <_malloc_r+0x55c>)
  406aaa:	6819      	ldr	r1, [r3, #0]
  406aac:	4459      	add	r1, fp
  406aae:	6019      	str	r1, [r3, #0]
  406ab0:	e6b2      	b.n	406818 <_malloc_r+0x248>
  406ab2:	f3ca 000b 	ubfx	r0, sl, #0, #12
  406ab6:	2800      	cmp	r0, #0
  406ab8:	f47f aeae 	bne.w	406818 <_malloc_r+0x248>
  406abc:	eb08 030b 	add.w	r3, r8, fp
  406ac0:	68ba      	ldr	r2, [r7, #8]
  406ac2:	f043 0301 	orr.w	r3, r3, #1
  406ac6:	6053      	str	r3, [r2, #4]
  406ac8:	e6ee      	b.n	4068a8 <_malloc_r+0x2d8>
  406aca:	207f      	movs	r0, #127	; 0x7f
  406acc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  406ad0:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  406ad4:	e59e      	b.n	406614 <_malloc_r+0x44>
  406ad6:	f104 0108 	add.w	r1, r4, #8
  406ada:	4628      	mov	r0, r5
  406adc:	9300      	str	r3, [sp, #0]
  406ade:	f7ff fa4b 	bl	405f78 <_free_r>
  406ae2:	9b00      	ldr	r3, [sp, #0]
  406ae4:	6819      	ldr	r1, [r3, #0]
  406ae6:	e6df      	b.n	4068a8 <_malloc_r+0x2d8>
  406ae8:	2001      	movs	r0, #1
  406aea:	f04f 0900 	mov.w	r9, #0
  406aee:	e6bc      	b.n	40686a <_malloc_r+0x29a>
  406af0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  406af4:	d805      	bhi.n	406b02 <_malloc_r+0x532>
  406af6:	0bda      	lsrs	r2, r3, #15
  406af8:	f102 0178 	add.w	r1, r2, #120	; 0x78
  406afc:	00c9      	lsls	r1, r1, #3
  406afe:	3277      	adds	r2, #119	; 0x77
  406b00:	e720      	b.n	406944 <_malloc_r+0x374>
  406b02:	f240 5154 	movw	r1, #1364	; 0x554
  406b06:	428a      	cmp	r2, r1
  406b08:	d805      	bhi.n	406b16 <_malloc_r+0x546>
  406b0a:	0c9a      	lsrs	r2, r3, #18
  406b0c:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  406b10:	00c9      	lsls	r1, r1, #3
  406b12:	327c      	adds	r2, #124	; 0x7c
  406b14:	e716      	b.n	406944 <_malloc_r+0x374>
  406b16:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  406b1a:	227e      	movs	r2, #126	; 0x7e
  406b1c:	e712      	b.n	406944 <_malloc_r+0x374>
  406b1e:	687b      	ldr	r3, [r7, #4]
  406b20:	e780      	b.n	406a24 <_malloc_r+0x454>
  406b22:	08f0      	lsrs	r0, r6, #3
  406b24:	f106 0308 	add.w	r3, r6, #8
  406b28:	e600      	b.n	40672c <_malloc_r+0x15c>
  406b2a:	bf00      	nop
  406b2c:	20400a58 	.word	0x20400a58

00406b30 <__ascii_mbtowc>:
  406b30:	b082      	sub	sp, #8
  406b32:	b149      	cbz	r1, 406b48 <__ascii_mbtowc+0x18>
  406b34:	b15a      	cbz	r2, 406b4e <__ascii_mbtowc+0x1e>
  406b36:	b16b      	cbz	r3, 406b54 <__ascii_mbtowc+0x24>
  406b38:	7813      	ldrb	r3, [r2, #0]
  406b3a:	600b      	str	r3, [r1, #0]
  406b3c:	7812      	ldrb	r2, [r2, #0]
  406b3e:	1c10      	adds	r0, r2, #0
  406b40:	bf18      	it	ne
  406b42:	2001      	movne	r0, #1
  406b44:	b002      	add	sp, #8
  406b46:	4770      	bx	lr
  406b48:	a901      	add	r1, sp, #4
  406b4a:	2a00      	cmp	r2, #0
  406b4c:	d1f3      	bne.n	406b36 <__ascii_mbtowc+0x6>
  406b4e:	4610      	mov	r0, r2
  406b50:	b002      	add	sp, #8
  406b52:	4770      	bx	lr
  406b54:	f06f 0001 	mvn.w	r0, #1
  406b58:	e7f4      	b.n	406b44 <__ascii_mbtowc+0x14>
  406b5a:	bf00      	nop
  406b5c:	0000      	movs	r0, r0
	...

00406b60 <memchr>:
  406b60:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406b64:	2a10      	cmp	r2, #16
  406b66:	db2b      	blt.n	406bc0 <memchr+0x60>
  406b68:	f010 0f07 	tst.w	r0, #7
  406b6c:	d008      	beq.n	406b80 <memchr+0x20>
  406b6e:	f810 3b01 	ldrb.w	r3, [r0], #1
  406b72:	3a01      	subs	r2, #1
  406b74:	428b      	cmp	r3, r1
  406b76:	d02d      	beq.n	406bd4 <memchr+0x74>
  406b78:	f010 0f07 	tst.w	r0, #7
  406b7c:	b342      	cbz	r2, 406bd0 <memchr+0x70>
  406b7e:	d1f6      	bne.n	406b6e <memchr+0xe>
  406b80:	b4f0      	push	{r4, r5, r6, r7}
  406b82:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  406b86:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  406b8a:	f022 0407 	bic.w	r4, r2, #7
  406b8e:	f07f 0700 	mvns.w	r7, #0
  406b92:	2300      	movs	r3, #0
  406b94:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  406b98:	3c08      	subs	r4, #8
  406b9a:	ea85 0501 	eor.w	r5, r5, r1
  406b9e:	ea86 0601 	eor.w	r6, r6, r1
  406ba2:	fa85 f547 	uadd8	r5, r5, r7
  406ba6:	faa3 f587 	sel	r5, r3, r7
  406baa:	fa86 f647 	uadd8	r6, r6, r7
  406bae:	faa5 f687 	sel	r6, r5, r7
  406bb2:	b98e      	cbnz	r6, 406bd8 <memchr+0x78>
  406bb4:	d1ee      	bne.n	406b94 <memchr+0x34>
  406bb6:	bcf0      	pop	{r4, r5, r6, r7}
  406bb8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  406bbc:	f002 0207 	and.w	r2, r2, #7
  406bc0:	b132      	cbz	r2, 406bd0 <memchr+0x70>
  406bc2:	f810 3b01 	ldrb.w	r3, [r0], #1
  406bc6:	3a01      	subs	r2, #1
  406bc8:	ea83 0301 	eor.w	r3, r3, r1
  406bcc:	b113      	cbz	r3, 406bd4 <memchr+0x74>
  406bce:	d1f8      	bne.n	406bc2 <memchr+0x62>
  406bd0:	2000      	movs	r0, #0
  406bd2:	4770      	bx	lr
  406bd4:	3801      	subs	r0, #1
  406bd6:	4770      	bx	lr
  406bd8:	2d00      	cmp	r5, #0
  406bda:	bf06      	itte	eq
  406bdc:	4635      	moveq	r5, r6
  406bde:	3803      	subeq	r0, #3
  406be0:	3807      	subne	r0, #7
  406be2:	f015 0f01 	tst.w	r5, #1
  406be6:	d107      	bne.n	406bf8 <memchr+0x98>
  406be8:	3001      	adds	r0, #1
  406bea:	f415 7f80 	tst.w	r5, #256	; 0x100
  406bee:	bf02      	ittt	eq
  406bf0:	3001      	addeq	r0, #1
  406bf2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  406bf6:	3001      	addeq	r0, #1
  406bf8:	bcf0      	pop	{r4, r5, r6, r7}
  406bfa:	3801      	subs	r0, #1
  406bfc:	4770      	bx	lr
  406bfe:	bf00      	nop

00406c00 <memcpy>:
  406c00:	4684      	mov	ip, r0
  406c02:	ea41 0300 	orr.w	r3, r1, r0
  406c06:	f013 0303 	ands.w	r3, r3, #3
  406c0a:	d16d      	bne.n	406ce8 <memcpy+0xe8>
  406c0c:	3a40      	subs	r2, #64	; 0x40
  406c0e:	d341      	bcc.n	406c94 <memcpy+0x94>
  406c10:	f851 3b04 	ldr.w	r3, [r1], #4
  406c14:	f840 3b04 	str.w	r3, [r0], #4
  406c18:	f851 3b04 	ldr.w	r3, [r1], #4
  406c1c:	f840 3b04 	str.w	r3, [r0], #4
  406c20:	f851 3b04 	ldr.w	r3, [r1], #4
  406c24:	f840 3b04 	str.w	r3, [r0], #4
  406c28:	f851 3b04 	ldr.w	r3, [r1], #4
  406c2c:	f840 3b04 	str.w	r3, [r0], #4
  406c30:	f851 3b04 	ldr.w	r3, [r1], #4
  406c34:	f840 3b04 	str.w	r3, [r0], #4
  406c38:	f851 3b04 	ldr.w	r3, [r1], #4
  406c3c:	f840 3b04 	str.w	r3, [r0], #4
  406c40:	f851 3b04 	ldr.w	r3, [r1], #4
  406c44:	f840 3b04 	str.w	r3, [r0], #4
  406c48:	f851 3b04 	ldr.w	r3, [r1], #4
  406c4c:	f840 3b04 	str.w	r3, [r0], #4
  406c50:	f851 3b04 	ldr.w	r3, [r1], #4
  406c54:	f840 3b04 	str.w	r3, [r0], #4
  406c58:	f851 3b04 	ldr.w	r3, [r1], #4
  406c5c:	f840 3b04 	str.w	r3, [r0], #4
  406c60:	f851 3b04 	ldr.w	r3, [r1], #4
  406c64:	f840 3b04 	str.w	r3, [r0], #4
  406c68:	f851 3b04 	ldr.w	r3, [r1], #4
  406c6c:	f840 3b04 	str.w	r3, [r0], #4
  406c70:	f851 3b04 	ldr.w	r3, [r1], #4
  406c74:	f840 3b04 	str.w	r3, [r0], #4
  406c78:	f851 3b04 	ldr.w	r3, [r1], #4
  406c7c:	f840 3b04 	str.w	r3, [r0], #4
  406c80:	f851 3b04 	ldr.w	r3, [r1], #4
  406c84:	f840 3b04 	str.w	r3, [r0], #4
  406c88:	f851 3b04 	ldr.w	r3, [r1], #4
  406c8c:	f840 3b04 	str.w	r3, [r0], #4
  406c90:	3a40      	subs	r2, #64	; 0x40
  406c92:	d2bd      	bcs.n	406c10 <memcpy+0x10>
  406c94:	3230      	adds	r2, #48	; 0x30
  406c96:	d311      	bcc.n	406cbc <memcpy+0xbc>
  406c98:	f851 3b04 	ldr.w	r3, [r1], #4
  406c9c:	f840 3b04 	str.w	r3, [r0], #4
  406ca0:	f851 3b04 	ldr.w	r3, [r1], #4
  406ca4:	f840 3b04 	str.w	r3, [r0], #4
  406ca8:	f851 3b04 	ldr.w	r3, [r1], #4
  406cac:	f840 3b04 	str.w	r3, [r0], #4
  406cb0:	f851 3b04 	ldr.w	r3, [r1], #4
  406cb4:	f840 3b04 	str.w	r3, [r0], #4
  406cb8:	3a10      	subs	r2, #16
  406cba:	d2ed      	bcs.n	406c98 <memcpy+0x98>
  406cbc:	320c      	adds	r2, #12
  406cbe:	d305      	bcc.n	406ccc <memcpy+0xcc>
  406cc0:	f851 3b04 	ldr.w	r3, [r1], #4
  406cc4:	f840 3b04 	str.w	r3, [r0], #4
  406cc8:	3a04      	subs	r2, #4
  406cca:	d2f9      	bcs.n	406cc0 <memcpy+0xc0>
  406ccc:	3204      	adds	r2, #4
  406cce:	d008      	beq.n	406ce2 <memcpy+0xe2>
  406cd0:	07d2      	lsls	r2, r2, #31
  406cd2:	bf1c      	itt	ne
  406cd4:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406cd8:	f800 3b01 	strbne.w	r3, [r0], #1
  406cdc:	d301      	bcc.n	406ce2 <memcpy+0xe2>
  406cde:	880b      	ldrh	r3, [r1, #0]
  406ce0:	8003      	strh	r3, [r0, #0]
  406ce2:	4660      	mov	r0, ip
  406ce4:	4770      	bx	lr
  406ce6:	bf00      	nop
  406ce8:	2a08      	cmp	r2, #8
  406cea:	d313      	bcc.n	406d14 <memcpy+0x114>
  406cec:	078b      	lsls	r3, r1, #30
  406cee:	d08d      	beq.n	406c0c <memcpy+0xc>
  406cf0:	f010 0303 	ands.w	r3, r0, #3
  406cf4:	d08a      	beq.n	406c0c <memcpy+0xc>
  406cf6:	f1c3 0304 	rsb	r3, r3, #4
  406cfa:	1ad2      	subs	r2, r2, r3
  406cfc:	07db      	lsls	r3, r3, #31
  406cfe:	bf1c      	itt	ne
  406d00:	f811 3b01 	ldrbne.w	r3, [r1], #1
  406d04:	f800 3b01 	strbne.w	r3, [r0], #1
  406d08:	d380      	bcc.n	406c0c <memcpy+0xc>
  406d0a:	f831 3b02 	ldrh.w	r3, [r1], #2
  406d0e:	f820 3b02 	strh.w	r3, [r0], #2
  406d12:	e77b      	b.n	406c0c <memcpy+0xc>
  406d14:	3a04      	subs	r2, #4
  406d16:	d3d9      	bcc.n	406ccc <memcpy+0xcc>
  406d18:	3a01      	subs	r2, #1
  406d1a:	f811 3b01 	ldrb.w	r3, [r1], #1
  406d1e:	f800 3b01 	strb.w	r3, [r0], #1
  406d22:	d2f9      	bcs.n	406d18 <memcpy+0x118>
  406d24:	780b      	ldrb	r3, [r1, #0]
  406d26:	7003      	strb	r3, [r0, #0]
  406d28:	784b      	ldrb	r3, [r1, #1]
  406d2a:	7043      	strb	r3, [r0, #1]
  406d2c:	788b      	ldrb	r3, [r1, #2]
  406d2e:	7083      	strb	r3, [r0, #2]
  406d30:	4660      	mov	r0, ip
  406d32:	4770      	bx	lr

00406d34 <memmove>:
  406d34:	4288      	cmp	r0, r1
  406d36:	b5f0      	push	{r4, r5, r6, r7, lr}
  406d38:	d90d      	bls.n	406d56 <memmove+0x22>
  406d3a:	188b      	adds	r3, r1, r2
  406d3c:	4298      	cmp	r0, r3
  406d3e:	d20a      	bcs.n	406d56 <memmove+0x22>
  406d40:	1884      	adds	r4, r0, r2
  406d42:	2a00      	cmp	r2, #0
  406d44:	d051      	beq.n	406dea <memmove+0xb6>
  406d46:	4622      	mov	r2, r4
  406d48:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  406d4c:	f802 4d01 	strb.w	r4, [r2, #-1]!
  406d50:	4299      	cmp	r1, r3
  406d52:	d1f9      	bne.n	406d48 <memmove+0x14>
  406d54:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406d56:	2a0f      	cmp	r2, #15
  406d58:	d948      	bls.n	406dec <memmove+0xb8>
  406d5a:	ea41 0300 	orr.w	r3, r1, r0
  406d5e:	079b      	lsls	r3, r3, #30
  406d60:	d146      	bne.n	406df0 <memmove+0xbc>
  406d62:	f100 0410 	add.w	r4, r0, #16
  406d66:	f101 0310 	add.w	r3, r1, #16
  406d6a:	4615      	mov	r5, r2
  406d6c:	f853 6c10 	ldr.w	r6, [r3, #-16]
  406d70:	f844 6c10 	str.w	r6, [r4, #-16]
  406d74:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  406d78:	f844 6c0c 	str.w	r6, [r4, #-12]
  406d7c:	f853 6c08 	ldr.w	r6, [r3, #-8]
  406d80:	f844 6c08 	str.w	r6, [r4, #-8]
  406d84:	3d10      	subs	r5, #16
  406d86:	f853 6c04 	ldr.w	r6, [r3, #-4]
  406d8a:	f844 6c04 	str.w	r6, [r4, #-4]
  406d8e:	2d0f      	cmp	r5, #15
  406d90:	f103 0310 	add.w	r3, r3, #16
  406d94:	f104 0410 	add.w	r4, r4, #16
  406d98:	d8e8      	bhi.n	406d6c <memmove+0x38>
  406d9a:	f1a2 0310 	sub.w	r3, r2, #16
  406d9e:	f023 030f 	bic.w	r3, r3, #15
  406da2:	f002 0e0f 	and.w	lr, r2, #15
  406da6:	3310      	adds	r3, #16
  406da8:	f1be 0f03 	cmp.w	lr, #3
  406dac:	4419      	add	r1, r3
  406dae:	4403      	add	r3, r0
  406db0:	d921      	bls.n	406df6 <memmove+0xc2>
  406db2:	1f1e      	subs	r6, r3, #4
  406db4:	460d      	mov	r5, r1
  406db6:	4674      	mov	r4, lr
  406db8:	3c04      	subs	r4, #4
  406dba:	f855 7b04 	ldr.w	r7, [r5], #4
  406dbe:	f846 7f04 	str.w	r7, [r6, #4]!
  406dc2:	2c03      	cmp	r4, #3
  406dc4:	d8f8      	bhi.n	406db8 <memmove+0x84>
  406dc6:	f1ae 0404 	sub.w	r4, lr, #4
  406dca:	f024 0403 	bic.w	r4, r4, #3
  406dce:	3404      	adds	r4, #4
  406dd0:	4421      	add	r1, r4
  406dd2:	4423      	add	r3, r4
  406dd4:	f002 0203 	and.w	r2, r2, #3
  406dd8:	b162      	cbz	r2, 406df4 <memmove+0xc0>
  406dda:	3b01      	subs	r3, #1
  406ddc:	440a      	add	r2, r1
  406dde:	f811 4b01 	ldrb.w	r4, [r1], #1
  406de2:	f803 4f01 	strb.w	r4, [r3, #1]!
  406de6:	428a      	cmp	r2, r1
  406de8:	d1f9      	bne.n	406dde <memmove+0xaa>
  406dea:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406dec:	4603      	mov	r3, r0
  406dee:	e7f3      	b.n	406dd8 <memmove+0xa4>
  406df0:	4603      	mov	r3, r0
  406df2:	e7f2      	b.n	406dda <memmove+0xa6>
  406df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406df6:	4672      	mov	r2, lr
  406df8:	e7ee      	b.n	406dd8 <memmove+0xa4>
  406dfa:	bf00      	nop

00406dfc <__malloc_lock>:
  406dfc:	4801      	ldr	r0, [pc, #4]	; (406e04 <__malloc_lock+0x8>)
  406dfe:	f7ff bb63 	b.w	4064c8 <__retarget_lock_acquire_recursive>
  406e02:	bf00      	nop
  406e04:	20400aa8 	.word	0x20400aa8

00406e08 <__malloc_unlock>:
  406e08:	4801      	ldr	r0, [pc, #4]	; (406e10 <__malloc_unlock+0x8>)
  406e0a:	f7ff bb5f 	b.w	4064cc <__retarget_lock_release_recursive>
  406e0e:	bf00      	nop
  406e10:	20400aa8 	.word	0x20400aa8

00406e14 <_Balloc>:
  406e14:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e16:	b570      	push	{r4, r5, r6, lr}
  406e18:	4605      	mov	r5, r0
  406e1a:	460c      	mov	r4, r1
  406e1c:	b14b      	cbz	r3, 406e32 <_Balloc+0x1e>
  406e1e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  406e22:	b180      	cbz	r0, 406e46 <_Balloc+0x32>
  406e24:	6802      	ldr	r2, [r0, #0]
  406e26:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  406e2a:	2300      	movs	r3, #0
  406e2c:	6103      	str	r3, [r0, #16]
  406e2e:	60c3      	str	r3, [r0, #12]
  406e30:	bd70      	pop	{r4, r5, r6, pc}
  406e32:	2221      	movs	r2, #33	; 0x21
  406e34:	2104      	movs	r1, #4
  406e36:	f000 fed7 	bl	407be8 <_calloc_r>
  406e3a:	64e8      	str	r0, [r5, #76]	; 0x4c
  406e3c:	4603      	mov	r3, r0
  406e3e:	2800      	cmp	r0, #0
  406e40:	d1ed      	bne.n	406e1e <_Balloc+0xa>
  406e42:	2000      	movs	r0, #0
  406e44:	bd70      	pop	{r4, r5, r6, pc}
  406e46:	2101      	movs	r1, #1
  406e48:	fa01 f604 	lsl.w	r6, r1, r4
  406e4c:	1d72      	adds	r2, r6, #5
  406e4e:	4628      	mov	r0, r5
  406e50:	0092      	lsls	r2, r2, #2
  406e52:	f000 fec9 	bl	407be8 <_calloc_r>
  406e56:	2800      	cmp	r0, #0
  406e58:	d0f3      	beq.n	406e42 <_Balloc+0x2e>
  406e5a:	6044      	str	r4, [r0, #4]
  406e5c:	6086      	str	r6, [r0, #8]
  406e5e:	e7e4      	b.n	406e2a <_Balloc+0x16>

00406e60 <_Bfree>:
  406e60:	b131      	cbz	r1, 406e70 <_Bfree+0x10>
  406e62:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  406e64:	684a      	ldr	r2, [r1, #4]
  406e66:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  406e6a:	6008      	str	r0, [r1, #0]
  406e6c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  406e70:	4770      	bx	lr
  406e72:	bf00      	nop

00406e74 <__multadd>:
  406e74:	b5f0      	push	{r4, r5, r6, r7, lr}
  406e76:	690c      	ldr	r4, [r1, #16]
  406e78:	b083      	sub	sp, #12
  406e7a:	460d      	mov	r5, r1
  406e7c:	4606      	mov	r6, r0
  406e7e:	f101 0e14 	add.w	lr, r1, #20
  406e82:	2700      	movs	r7, #0
  406e84:	f8de 0000 	ldr.w	r0, [lr]
  406e88:	b281      	uxth	r1, r0
  406e8a:	fb02 3301 	mla	r3, r2, r1, r3
  406e8e:	0c01      	lsrs	r1, r0, #16
  406e90:	0c18      	lsrs	r0, r3, #16
  406e92:	fb02 0101 	mla	r1, r2, r1, r0
  406e96:	b29b      	uxth	r3, r3
  406e98:	3701      	adds	r7, #1
  406e9a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  406e9e:	42bc      	cmp	r4, r7
  406ea0:	f84e 3b04 	str.w	r3, [lr], #4
  406ea4:	ea4f 4311 	mov.w	r3, r1, lsr #16
  406ea8:	dcec      	bgt.n	406e84 <__multadd+0x10>
  406eaa:	b13b      	cbz	r3, 406ebc <__multadd+0x48>
  406eac:	68aa      	ldr	r2, [r5, #8]
  406eae:	4294      	cmp	r4, r2
  406eb0:	da07      	bge.n	406ec2 <__multadd+0x4e>
  406eb2:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  406eb6:	3401      	adds	r4, #1
  406eb8:	6153      	str	r3, [r2, #20]
  406eba:	612c      	str	r4, [r5, #16]
  406ebc:	4628      	mov	r0, r5
  406ebe:	b003      	add	sp, #12
  406ec0:	bdf0      	pop	{r4, r5, r6, r7, pc}
  406ec2:	6869      	ldr	r1, [r5, #4]
  406ec4:	9301      	str	r3, [sp, #4]
  406ec6:	3101      	adds	r1, #1
  406ec8:	4630      	mov	r0, r6
  406eca:	f7ff ffa3 	bl	406e14 <_Balloc>
  406ece:	692a      	ldr	r2, [r5, #16]
  406ed0:	3202      	adds	r2, #2
  406ed2:	f105 010c 	add.w	r1, r5, #12
  406ed6:	4607      	mov	r7, r0
  406ed8:	0092      	lsls	r2, r2, #2
  406eda:	300c      	adds	r0, #12
  406edc:	f7ff fe90 	bl	406c00 <memcpy>
  406ee0:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  406ee2:	6869      	ldr	r1, [r5, #4]
  406ee4:	9b01      	ldr	r3, [sp, #4]
  406ee6:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  406eea:	6028      	str	r0, [r5, #0]
  406eec:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  406ef0:	463d      	mov	r5, r7
  406ef2:	e7de      	b.n	406eb2 <__multadd+0x3e>

00406ef4 <__hi0bits>:
  406ef4:	0c02      	lsrs	r2, r0, #16
  406ef6:	0412      	lsls	r2, r2, #16
  406ef8:	4603      	mov	r3, r0
  406efa:	b9b2      	cbnz	r2, 406f2a <__hi0bits+0x36>
  406efc:	0403      	lsls	r3, r0, #16
  406efe:	2010      	movs	r0, #16
  406f00:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  406f04:	bf04      	itt	eq
  406f06:	021b      	lsleq	r3, r3, #8
  406f08:	3008      	addeq	r0, #8
  406f0a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  406f0e:	bf04      	itt	eq
  406f10:	011b      	lsleq	r3, r3, #4
  406f12:	3004      	addeq	r0, #4
  406f14:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  406f18:	bf04      	itt	eq
  406f1a:	009b      	lsleq	r3, r3, #2
  406f1c:	3002      	addeq	r0, #2
  406f1e:	2b00      	cmp	r3, #0
  406f20:	db02      	blt.n	406f28 <__hi0bits+0x34>
  406f22:	005b      	lsls	r3, r3, #1
  406f24:	d403      	bmi.n	406f2e <__hi0bits+0x3a>
  406f26:	2020      	movs	r0, #32
  406f28:	4770      	bx	lr
  406f2a:	2000      	movs	r0, #0
  406f2c:	e7e8      	b.n	406f00 <__hi0bits+0xc>
  406f2e:	3001      	adds	r0, #1
  406f30:	4770      	bx	lr
  406f32:	bf00      	nop

00406f34 <__lo0bits>:
  406f34:	6803      	ldr	r3, [r0, #0]
  406f36:	f013 0207 	ands.w	r2, r3, #7
  406f3a:	4601      	mov	r1, r0
  406f3c:	d007      	beq.n	406f4e <__lo0bits+0x1a>
  406f3e:	07da      	lsls	r2, r3, #31
  406f40:	d421      	bmi.n	406f86 <__lo0bits+0x52>
  406f42:	0798      	lsls	r0, r3, #30
  406f44:	d421      	bmi.n	406f8a <__lo0bits+0x56>
  406f46:	089b      	lsrs	r3, r3, #2
  406f48:	600b      	str	r3, [r1, #0]
  406f4a:	2002      	movs	r0, #2
  406f4c:	4770      	bx	lr
  406f4e:	b298      	uxth	r0, r3
  406f50:	b198      	cbz	r0, 406f7a <__lo0bits+0x46>
  406f52:	4610      	mov	r0, r2
  406f54:	f013 0fff 	tst.w	r3, #255	; 0xff
  406f58:	bf04      	itt	eq
  406f5a:	0a1b      	lsreq	r3, r3, #8
  406f5c:	3008      	addeq	r0, #8
  406f5e:	071a      	lsls	r2, r3, #28
  406f60:	bf04      	itt	eq
  406f62:	091b      	lsreq	r3, r3, #4
  406f64:	3004      	addeq	r0, #4
  406f66:	079a      	lsls	r2, r3, #30
  406f68:	bf04      	itt	eq
  406f6a:	089b      	lsreq	r3, r3, #2
  406f6c:	3002      	addeq	r0, #2
  406f6e:	07da      	lsls	r2, r3, #31
  406f70:	d407      	bmi.n	406f82 <__lo0bits+0x4e>
  406f72:	085b      	lsrs	r3, r3, #1
  406f74:	d104      	bne.n	406f80 <__lo0bits+0x4c>
  406f76:	2020      	movs	r0, #32
  406f78:	4770      	bx	lr
  406f7a:	0c1b      	lsrs	r3, r3, #16
  406f7c:	2010      	movs	r0, #16
  406f7e:	e7e9      	b.n	406f54 <__lo0bits+0x20>
  406f80:	3001      	adds	r0, #1
  406f82:	600b      	str	r3, [r1, #0]
  406f84:	4770      	bx	lr
  406f86:	2000      	movs	r0, #0
  406f88:	4770      	bx	lr
  406f8a:	085b      	lsrs	r3, r3, #1
  406f8c:	600b      	str	r3, [r1, #0]
  406f8e:	2001      	movs	r0, #1
  406f90:	4770      	bx	lr
  406f92:	bf00      	nop

00406f94 <__i2b>:
  406f94:	b510      	push	{r4, lr}
  406f96:	460c      	mov	r4, r1
  406f98:	2101      	movs	r1, #1
  406f9a:	f7ff ff3b 	bl	406e14 <_Balloc>
  406f9e:	2201      	movs	r2, #1
  406fa0:	6144      	str	r4, [r0, #20]
  406fa2:	6102      	str	r2, [r0, #16]
  406fa4:	bd10      	pop	{r4, pc}
  406fa6:	bf00      	nop

00406fa8 <__multiply>:
  406fa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  406fac:	690c      	ldr	r4, [r1, #16]
  406fae:	6915      	ldr	r5, [r2, #16]
  406fb0:	42ac      	cmp	r4, r5
  406fb2:	b083      	sub	sp, #12
  406fb4:	468b      	mov	fp, r1
  406fb6:	4616      	mov	r6, r2
  406fb8:	da04      	bge.n	406fc4 <__multiply+0x1c>
  406fba:	4622      	mov	r2, r4
  406fbc:	46b3      	mov	fp, r6
  406fbe:	462c      	mov	r4, r5
  406fc0:	460e      	mov	r6, r1
  406fc2:	4615      	mov	r5, r2
  406fc4:	f8db 3008 	ldr.w	r3, [fp, #8]
  406fc8:	f8db 1004 	ldr.w	r1, [fp, #4]
  406fcc:	eb04 0805 	add.w	r8, r4, r5
  406fd0:	4598      	cmp	r8, r3
  406fd2:	bfc8      	it	gt
  406fd4:	3101      	addgt	r1, #1
  406fd6:	f7ff ff1d 	bl	406e14 <_Balloc>
  406fda:	f100 0914 	add.w	r9, r0, #20
  406fde:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  406fe2:	45d1      	cmp	r9, sl
  406fe4:	9000      	str	r0, [sp, #0]
  406fe6:	d205      	bcs.n	406ff4 <__multiply+0x4c>
  406fe8:	464b      	mov	r3, r9
  406fea:	2100      	movs	r1, #0
  406fec:	f843 1b04 	str.w	r1, [r3], #4
  406ff0:	459a      	cmp	sl, r3
  406ff2:	d8fb      	bhi.n	406fec <__multiply+0x44>
  406ff4:	f106 0c14 	add.w	ip, r6, #20
  406ff8:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  406ffc:	f10b 0b14 	add.w	fp, fp, #20
  407000:	459c      	cmp	ip, r3
  407002:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  407006:	d24c      	bcs.n	4070a2 <__multiply+0xfa>
  407008:	f8cd a004 	str.w	sl, [sp, #4]
  40700c:	469a      	mov	sl, r3
  40700e:	f8dc 5000 	ldr.w	r5, [ip]
  407012:	b2af      	uxth	r7, r5
  407014:	b1ef      	cbz	r7, 407052 <__multiply+0xaa>
  407016:	2100      	movs	r1, #0
  407018:	464d      	mov	r5, r9
  40701a:	465e      	mov	r6, fp
  40701c:	460c      	mov	r4, r1
  40701e:	f856 2b04 	ldr.w	r2, [r6], #4
  407022:	6828      	ldr	r0, [r5, #0]
  407024:	b293      	uxth	r3, r2
  407026:	b281      	uxth	r1, r0
  407028:	fb07 1303 	mla	r3, r7, r3, r1
  40702c:	0c12      	lsrs	r2, r2, #16
  40702e:	0c01      	lsrs	r1, r0, #16
  407030:	4423      	add	r3, r4
  407032:	fb07 1102 	mla	r1, r7, r2, r1
  407036:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  40703a:	b29b      	uxth	r3, r3
  40703c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  407040:	45b6      	cmp	lr, r6
  407042:	f845 3b04 	str.w	r3, [r5], #4
  407046:	ea4f 4411 	mov.w	r4, r1, lsr #16
  40704a:	d8e8      	bhi.n	40701e <__multiply+0x76>
  40704c:	602c      	str	r4, [r5, #0]
  40704e:	f8dc 5000 	ldr.w	r5, [ip]
  407052:	0c2d      	lsrs	r5, r5, #16
  407054:	d01d      	beq.n	407092 <__multiply+0xea>
  407056:	f8d9 3000 	ldr.w	r3, [r9]
  40705a:	4648      	mov	r0, r9
  40705c:	461c      	mov	r4, r3
  40705e:	4659      	mov	r1, fp
  407060:	2200      	movs	r2, #0
  407062:	880e      	ldrh	r6, [r1, #0]
  407064:	0c24      	lsrs	r4, r4, #16
  407066:	fb05 4406 	mla	r4, r5, r6, r4
  40706a:	4422      	add	r2, r4
  40706c:	b29b      	uxth	r3, r3
  40706e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  407072:	f840 3b04 	str.w	r3, [r0], #4
  407076:	f851 3b04 	ldr.w	r3, [r1], #4
  40707a:	6804      	ldr	r4, [r0, #0]
  40707c:	0c1b      	lsrs	r3, r3, #16
  40707e:	b2a6      	uxth	r6, r4
  407080:	fb05 6303 	mla	r3, r5, r3, r6
  407084:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  407088:	458e      	cmp	lr, r1
  40708a:	ea4f 4213 	mov.w	r2, r3, lsr #16
  40708e:	d8e8      	bhi.n	407062 <__multiply+0xba>
  407090:	6003      	str	r3, [r0, #0]
  407092:	f10c 0c04 	add.w	ip, ip, #4
  407096:	45e2      	cmp	sl, ip
  407098:	f109 0904 	add.w	r9, r9, #4
  40709c:	d8b7      	bhi.n	40700e <__multiply+0x66>
  40709e:	f8dd a004 	ldr.w	sl, [sp, #4]
  4070a2:	f1b8 0f00 	cmp.w	r8, #0
  4070a6:	dd0b      	ble.n	4070c0 <__multiply+0x118>
  4070a8:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  4070ac:	f1aa 0a04 	sub.w	sl, sl, #4
  4070b0:	b11b      	cbz	r3, 4070ba <__multiply+0x112>
  4070b2:	e005      	b.n	4070c0 <__multiply+0x118>
  4070b4:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  4070b8:	b913      	cbnz	r3, 4070c0 <__multiply+0x118>
  4070ba:	f1b8 0801 	subs.w	r8, r8, #1
  4070be:	d1f9      	bne.n	4070b4 <__multiply+0x10c>
  4070c0:	9800      	ldr	r0, [sp, #0]
  4070c2:	f8c0 8010 	str.w	r8, [r0, #16]
  4070c6:	b003      	add	sp, #12
  4070c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004070cc <__pow5mult>:
  4070cc:	f012 0303 	ands.w	r3, r2, #3
  4070d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4070d4:	4614      	mov	r4, r2
  4070d6:	4607      	mov	r7, r0
  4070d8:	d12e      	bne.n	407138 <__pow5mult+0x6c>
  4070da:	460d      	mov	r5, r1
  4070dc:	10a4      	asrs	r4, r4, #2
  4070de:	d01c      	beq.n	40711a <__pow5mult+0x4e>
  4070e0:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  4070e2:	b396      	cbz	r6, 40714a <__pow5mult+0x7e>
  4070e4:	07e3      	lsls	r3, r4, #31
  4070e6:	f04f 0800 	mov.w	r8, #0
  4070ea:	d406      	bmi.n	4070fa <__pow5mult+0x2e>
  4070ec:	1064      	asrs	r4, r4, #1
  4070ee:	d014      	beq.n	40711a <__pow5mult+0x4e>
  4070f0:	6830      	ldr	r0, [r6, #0]
  4070f2:	b1a8      	cbz	r0, 407120 <__pow5mult+0x54>
  4070f4:	4606      	mov	r6, r0
  4070f6:	07e3      	lsls	r3, r4, #31
  4070f8:	d5f8      	bpl.n	4070ec <__pow5mult+0x20>
  4070fa:	4632      	mov	r2, r6
  4070fc:	4629      	mov	r1, r5
  4070fe:	4638      	mov	r0, r7
  407100:	f7ff ff52 	bl	406fa8 <__multiply>
  407104:	b1b5      	cbz	r5, 407134 <__pow5mult+0x68>
  407106:	686a      	ldr	r2, [r5, #4]
  407108:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40710a:	1064      	asrs	r4, r4, #1
  40710c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  407110:	6029      	str	r1, [r5, #0]
  407112:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  407116:	4605      	mov	r5, r0
  407118:	d1ea      	bne.n	4070f0 <__pow5mult+0x24>
  40711a:	4628      	mov	r0, r5
  40711c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407120:	4632      	mov	r2, r6
  407122:	4631      	mov	r1, r6
  407124:	4638      	mov	r0, r7
  407126:	f7ff ff3f 	bl	406fa8 <__multiply>
  40712a:	6030      	str	r0, [r6, #0]
  40712c:	f8c0 8000 	str.w	r8, [r0]
  407130:	4606      	mov	r6, r0
  407132:	e7e0      	b.n	4070f6 <__pow5mult+0x2a>
  407134:	4605      	mov	r5, r0
  407136:	e7d9      	b.n	4070ec <__pow5mult+0x20>
  407138:	1e5a      	subs	r2, r3, #1
  40713a:	4d0b      	ldr	r5, [pc, #44]	; (407168 <__pow5mult+0x9c>)
  40713c:	2300      	movs	r3, #0
  40713e:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  407142:	f7ff fe97 	bl	406e74 <__multadd>
  407146:	4605      	mov	r5, r0
  407148:	e7c8      	b.n	4070dc <__pow5mult+0x10>
  40714a:	2101      	movs	r1, #1
  40714c:	4638      	mov	r0, r7
  40714e:	f7ff fe61 	bl	406e14 <_Balloc>
  407152:	f240 2171 	movw	r1, #625	; 0x271
  407156:	2201      	movs	r2, #1
  407158:	2300      	movs	r3, #0
  40715a:	6141      	str	r1, [r0, #20]
  40715c:	6102      	str	r2, [r0, #16]
  40715e:	4606      	mov	r6, r0
  407160:	64b8      	str	r0, [r7, #72]	; 0x48
  407162:	6003      	str	r3, [r0, #0]
  407164:	e7be      	b.n	4070e4 <__pow5mult+0x18>
  407166:	bf00      	nop
  407168:	00408918 	.word	0x00408918

0040716c <__lshift>:
  40716c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407170:	4691      	mov	r9, r2
  407172:	690a      	ldr	r2, [r1, #16]
  407174:	688b      	ldr	r3, [r1, #8]
  407176:	ea4f 1469 	mov.w	r4, r9, asr #5
  40717a:	eb04 0802 	add.w	r8, r4, r2
  40717e:	f108 0501 	add.w	r5, r8, #1
  407182:	429d      	cmp	r5, r3
  407184:	460e      	mov	r6, r1
  407186:	4607      	mov	r7, r0
  407188:	6849      	ldr	r1, [r1, #4]
  40718a:	dd04      	ble.n	407196 <__lshift+0x2a>
  40718c:	005b      	lsls	r3, r3, #1
  40718e:	429d      	cmp	r5, r3
  407190:	f101 0101 	add.w	r1, r1, #1
  407194:	dcfa      	bgt.n	40718c <__lshift+0x20>
  407196:	4638      	mov	r0, r7
  407198:	f7ff fe3c 	bl	406e14 <_Balloc>
  40719c:	2c00      	cmp	r4, #0
  40719e:	f100 0314 	add.w	r3, r0, #20
  4071a2:	dd06      	ble.n	4071b2 <__lshift+0x46>
  4071a4:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  4071a8:	2100      	movs	r1, #0
  4071aa:	f843 1b04 	str.w	r1, [r3], #4
  4071ae:	429a      	cmp	r2, r3
  4071b0:	d1fb      	bne.n	4071aa <__lshift+0x3e>
  4071b2:	6934      	ldr	r4, [r6, #16]
  4071b4:	f106 0114 	add.w	r1, r6, #20
  4071b8:	f019 091f 	ands.w	r9, r9, #31
  4071bc:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  4071c0:	d01d      	beq.n	4071fe <__lshift+0x92>
  4071c2:	f1c9 0c20 	rsb	ip, r9, #32
  4071c6:	2200      	movs	r2, #0
  4071c8:	680c      	ldr	r4, [r1, #0]
  4071ca:	fa04 f409 	lsl.w	r4, r4, r9
  4071ce:	4314      	orrs	r4, r2
  4071d0:	f843 4b04 	str.w	r4, [r3], #4
  4071d4:	f851 2b04 	ldr.w	r2, [r1], #4
  4071d8:	458e      	cmp	lr, r1
  4071da:	fa22 f20c 	lsr.w	r2, r2, ip
  4071de:	d8f3      	bhi.n	4071c8 <__lshift+0x5c>
  4071e0:	601a      	str	r2, [r3, #0]
  4071e2:	b10a      	cbz	r2, 4071e8 <__lshift+0x7c>
  4071e4:	f108 0502 	add.w	r5, r8, #2
  4071e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  4071ea:	6872      	ldr	r2, [r6, #4]
  4071ec:	3d01      	subs	r5, #1
  4071ee:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  4071f2:	6105      	str	r5, [r0, #16]
  4071f4:	6031      	str	r1, [r6, #0]
  4071f6:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  4071fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4071fe:	3b04      	subs	r3, #4
  407200:	f851 2b04 	ldr.w	r2, [r1], #4
  407204:	f843 2f04 	str.w	r2, [r3, #4]!
  407208:	458e      	cmp	lr, r1
  40720a:	d8f9      	bhi.n	407200 <__lshift+0x94>
  40720c:	e7ec      	b.n	4071e8 <__lshift+0x7c>
  40720e:	bf00      	nop

00407210 <__mcmp>:
  407210:	b430      	push	{r4, r5}
  407212:	690b      	ldr	r3, [r1, #16]
  407214:	4605      	mov	r5, r0
  407216:	6900      	ldr	r0, [r0, #16]
  407218:	1ac0      	subs	r0, r0, r3
  40721a:	d10f      	bne.n	40723c <__mcmp+0x2c>
  40721c:	009b      	lsls	r3, r3, #2
  40721e:	3514      	adds	r5, #20
  407220:	3114      	adds	r1, #20
  407222:	4419      	add	r1, r3
  407224:	442b      	add	r3, r5
  407226:	e001      	b.n	40722c <__mcmp+0x1c>
  407228:	429d      	cmp	r5, r3
  40722a:	d207      	bcs.n	40723c <__mcmp+0x2c>
  40722c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  407230:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  407234:	4294      	cmp	r4, r2
  407236:	d0f7      	beq.n	407228 <__mcmp+0x18>
  407238:	d302      	bcc.n	407240 <__mcmp+0x30>
  40723a:	2001      	movs	r0, #1
  40723c:	bc30      	pop	{r4, r5}
  40723e:	4770      	bx	lr
  407240:	f04f 30ff 	mov.w	r0, #4294967295
  407244:	e7fa      	b.n	40723c <__mcmp+0x2c>
  407246:	bf00      	nop

00407248 <__mdiff>:
  407248:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  40724c:	690f      	ldr	r7, [r1, #16]
  40724e:	460e      	mov	r6, r1
  407250:	6911      	ldr	r1, [r2, #16]
  407252:	1a7f      	subs	r7, r7, r1
  407254:	2f00      	cmp	r7, #0
  407256:	4690      	mov	r8, r2
  407258:	d117      	bne.n	40728a <__mdiff+0x42>
  40725a:	0089      	lsls	r1, r1, #2
  40725c:	f106 0514 	add.w	r5, r6, #20
  407260:	f102 0e14 	add.w	lr, r2, #20
  407264:	186b      	adds	r3, r5, r1
  407266:	4471      	add	r1, lr
  407268:	e001      	b.n	40726e <__mdiff+0x26>
  40726a:	429d      	cmp	r5, r3
  40726c:	d25c      	bcs.n	407328 <__mdiff+0xe0>
  40726e:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  407272:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  407276:	42a2      	cmp	r2, r4
  407278:	d0f7      	beq.n	40726a <__mdiff+0x22>
  40727a:	d25e      	bcs.n	40733a <__mdiff+0xf2>
  40727c:	4633      	mov	r3, r6
  40727e:	462c      	mov	r4, r5
  407280:	4646      	mov	r6, r8
  407282:	4675      	mov	r5, lr
  407284:	4698      	mov	r8, r3
  407286:	2701      	movs	r7, #1
  407288:	e005      	b.n	407296 <__mdiff+0x4e>
  40728a:	db58      	blt.n	40733e <__mdiff+0xf6>
  40728c:	f106 0514 	add.w	r5, r6, #20
  407290:	f108 0414 	add.w	r4, r8, #20
  407294:	2700      	movs	r7, #0
  407296:	6871      	ldr	r1, [r6, #4]
  407298:	f7ff fdbc 	bl	406e14 <_Balloc>
  40729c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  4072a0:	6936      	ldr	r6, [r6, #16]
  4072a2:	60c7      	str	r7, [r0, #12]
  4072a4:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  4072a8:	46a6      	mov	lr, r4
  4072aa:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  4072ae:	f100 0414 	add.w	r4, r0, #20
  4072b2:	2300      	movs	r3, #0
  4072b4:	f85e 1b04 	ldr.w	r1, [lr], #4
  4072b8:	f855 8b04 	ldr.w	r8, [r5], #4
  4072bc:	b28a      	uxth	r2, r1
  4072be:	fa13 f388 	uxtah	r3, r3, r8
  4072c2:	0c09      	lsrs	r1, r1, #16
  4072c4:	1a9a      	subs	r2, r3, r2
  4072c6:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  4072ca:	eb03 4322 	add.w	r3, r3, r2, asr #16
  4072ce:	b292      	uxth	r2, r2
  4072d0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  4072d4:	45f4      	cmp	ip, lr
  4072d6:	f844 2b04 	str.w	r2, [r4], #4
  4072da:	ea4f 4323 	mov.w	r3, r3, asr #16
  4072de:	d8e9      	bhi.n	4072b4 <__mdiff+0x6c>
  4072e0:	42af      	cmp	r7, r5
  4072e2:	d917      	bls.n	407314 <__mdiff+0xcc>
  4072e4:	46a4      	mov	ip, r4
  4072e6:	46ae      	mov	lr, r5
  4072e8:	f85e 2b04 	ldr.w	r2, [lr], #4
  4072ec:	fa13 f382 	uxtah	r3, r3, r2
  4072f0:	1419      	asrs	r1, r3, #16
  4072f2:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  4072f6:	b29b      	uxth	r3, r3
  4072f8:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  4072fc:	4577      	cmp	r7, lr
  4072fe:	f84c 2b04 	str.w	r2, [ip], #4
  407302:	ea4f 4321 	mov.w	r3, r1, asr #16
  407306:	d8ef      	bhi.n	4072e8 <__mdiff+0xa0>
  407308:	43ed      	mvns	r5, r5
  40730a:	442f      	add	r7, r5
  40730c:	f027 0703 	bic.w	r7, r7, #3
  407310:	3704      	adds	r7, #4
  407312:	443c      	add	r4, r7
  407314:	3c04      	subs	r4, #4
  407316:	b922      	cbnz	r2, 407322 <__mdiff+0xda>
  407318:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40731c:	3e01      	subs	r6, #1
  40731e:	2b00      	cmp	r3, #0
  407320:	d0fa      	beq.n	407318 <__mdiff+0xd0>
  407322:	6106      	str	r6, [r0, #16]
  407324:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407328:	2100      	movs	r1, #0
  40732a:	f7ff fd73 	bl	406e14 <_Balloc>
  40732e:	2201      	movs	r2, #1
  407330:	2300      	movs	r3, #0
  407332:	6102      	str	r2, [r0, #16]
  407334:	6143      	str	r3, [r0, #20]
  407336:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40733a:	4674      	mov	r4, lr
  40733c:	e7ab      	b.n	407296 <__mdiff+0x4e>
  40733e:	4633      	mov	r3, r6
  407340:	f106 0414 	add.w	r4, r6, #20
  407344:	f102 0514 	add.w	r5, r2, #20
  407348:	4616      	mov	r6, r2
  40734a:	2701      	movs	r7, #1
  40734c:	4698      	mov	r8, r3
  40734e:	e7a2      	b.n	407296 <__mdiff+0x4e>

00407350 <__d2b>:
  407350:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407354:	b082      	sub	sp, #8
  407356:	2101      	movs	r1, #1
  407358:	461c      	mov	r4, r3
  40735a:	f3c3 570a 	ubfx	r7, r3, #20, #11
  40735e:	4615      	mov	r5, r2
  407360:	9e08      	ldr	r6, [sp, #32]
  407362:	f7ff fd57 	bl	406e14 <_Balloc>
  407366:	f3c4 0413 	ubfx	r4, r4, #0, #20
  40736a:	4680      	mov	r8, r0
  40736c:	b10f      	cbz	r7, 407372 <__d2b+0x22>
  40736e:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  407372:	9401      	str	r4, [sp, #4]
  407374:	b31d      	cbz	r5, 4073be <__d2b+0x6e>
  407376:	a802      	add	r0, sp, #8
  407378:	f840 5d08 	str.w	r5, [r0, #-8]!
  40737c:	f7ff fdda 	bl	406f34 <__lo0bits>
  407380:	2800      	cmp	r0, #0
  407382:	d134      	bne.n	4073ee <__d2b+0x9e>
  407384:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407388:	f8c8 2014 	str.w	r2, [r8, #20]
  40738c:	2b00      	cmp	r3, #0
  40738e:	bf0c      	ite	eq
  407390:	2101      	moveq	r1, #1
  407392:	2102      	movne	r1, #2
  407394:	f8c8 3018 	str.w	r3, [r8, #24]
  407398:	f8c8 1010 	str.w	r1, [r8, #16]
  40739c:	b9df      	cbnz	r7, 4073d6 <__d2b+0x86>
  40739e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  4073a2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  4073a6:	6030      	str	r0, [r6, #0]
  4073a8:	6918      	ldr	r0, [r3, #16]
  4073aa:	f7ff fda3 	bl	406ef4 <__hi0bits>
  4073ae:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073b0:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  4073b4:	6018      	str	r0, [r3, #0]
  4073b6:	4640      	mov	r0, r8
  4073b8:	b002      	add	sp, #8
  4073ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073be:	a801      	add	r0, sp, #4
  4073c0:	f7ff fdb8 	bl	406f34 <__lo0bits>
  4073c4:	9b01      	ldr	r3, [sp, #4]
  4073c6:	f8c8 3014 	str.w	r3, [r8, #20]
  4073ca:	2101      	movs	r1, #1
  4073cc:	3020      	adds	r0, #32
  4073ce:	f8c8 1010 	str.w	r1, [r8, #16]
  4073d2:	2f00      	cmp	r7, #0
  4073d4:	d0e3      	beq.n	40739e <__d2b+0x4e>
  4073d6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  4073d8:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  4073dc:	4407      	add	r7, r0
  4073de:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  4073e2:	6037      	str	r7, [r6, #0]
  4073e4:	6018      	str	r0, [r3, #0]
  4073e6:	4640      	mov	r0, r8
  4073e8:	b002      	add	sp, #8
  4073ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4073ee:	e89d 000a 	ldmia.w	sp, {r1, r3}
  4073f2:	f1c0 0220 	rsb	r2, r0, #32
  4073f6:	fa03 f202 	lsl.w	r2, r3, r2
  4073fa:	430a      	orrs	r2, r1
  4073fc:	40c3      	lsrs	r3, r0
  4073fe:	9301      	str	r3, [sp, #4]
  407400:	f8c8 2014 	str.w	r2, [r8, #20]
  407404:	e7c2      	b.n	40738c <__d2b+0x3c>
  407406:	bf00      	nop

00407408 <_realloc_r>:
  407408:	2900      	cmp	r1, #0
  40740a:	f000 8095 	beq.w	407538 <_realloc_r+0x130>
  40740e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407412:	460d      	mov	r5, r1
  407414:	4616      	mov	r6, r2
  407416:	b083      	sub	sp, #12
  407418:	4680      	mov	r8, r0
  40741a:	f106 070b 	add.w	r7, r6, #11
  40741e:	f7ff fced 	bl	406dfc <__malloc_lock>
  407422:	f855 ec04 	ldr.w	lr, [r5, #-4]
  407426:	2f16      	cmp	r7, #22
  407428:	f02e 0403 	bic.w	r4, lr, #3
  40742c:	f1a5 0908 	sub.w	r9, r5, #8
  407430:	d83c      	bhi.n	4074ac <_realloc_r+0xa4>
  407432:	2210      	movs	r2, #16
  407434:	4617      	mov	r7, r2
  407436:	42be      	cmp	r6, r7
  407438:	d83d      	bhi.n	4074b6 <_realloc_r+0xae>
  40743a:	4294      	cmp	r4, r2
  40743c:	da43      	bge.n	4074c6 <_realloc_r+0xbe>
  40743e:	4bc4      	ldr	r3, [pc, #784]	; (407750 <_realloc_r+0x348>)
  407440:	6899      	ldr	r1, [r3, #8]
  407442:	eb09 0004 	add.w	r0, r9, r4
  407446:	4288      	cmp	r0, r1
  407448:	f000 80b4 	beq.w	4075b4 <_realloc_r+0x1ac>
  40744c:	6843      	ldr	r3, [r0, #4]
  40744e:	f023 0101 	bic.w	r1, r3, #1
  407452:	4401      	add	r1, r0
  407454:	6849      	ldr	r1, [r1, #4]
  407456:	07c9      	lsls	r1, r1, #31
  407458:	d54c      	bpl.n	4074f4 <_realloc_r+0xec>
  40745a:	f01e 0f01 	tst.w	lr, #1
  40745e:	f000 809b 	beq.w	407598 <_realloc_r+0x190>
  407462:	4631      	mov	r1, r6
  407464:	4640      	mov	r0, r8
  407466:	f7ff f8b3 	bl	4065d0 <_malloc_r>
  40746a:	4606      	mov	r6, r0
  40746c:	2800      	cmp	r0, #0
  40746e:	d03a      	beq.n	4074e6 <_realloc_r+0xde>
  407470:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407474:	f023 0301 	bic.w	r3, r3, #1
  407478:	444b      	add	r3, r9
  40747a:	f1a0 0208 	sub.w	r2, r0, #8
  40747e:	429a      	cmp	r2, r3
  407480:	f000 8121 	beq.w	4076c6 <_realloc_r+0x2be>
  407484:	1f22      	subs	r2, r4, #4
  407486:	2a24      	cmp	r2, #36	; 0x24
  407488:	f200 8107 	bhi.w	40769a <_realloc_r+0x292>
  40748c:	2a13      	cmp	r2, #19
  40748e:	f200 80db 	bhi.w	407648 <_realloc_r+0x240>
  407492:	4603      	mov	r3, r0
  407494:	462a      	mov	r2, r5
  407496:	6811      	ldr	r1, [r2, #0]
  407498:	6019      	str	r1, [r3, #0]
  40749a:	6851      	ldr	r1, [r2, #4]
  40749c:	6059      	str	r1, [r3, #4]
  40749e:	6892      	ldr	r2, [r2, #8]
  4074a0:	609a      	str	r2, [r3, #8]
  4074a2:	4629      	mov	r1, r5
  4074a4:	4640      	mov	r0, r8
  4074a6:	f7fe fd67 	bl	405f78 <_free_r>
  4074aa:	e01c      	b.n	4074e6 <_realloc_r+0xde>
  4074ac:	f027 0707 	bic.w	r7, r7, #7
  4074b0:	2f00      	cmp	r7, #0
  4074b2:	463a      	mov	r2, r7
  4074b4:	dabf      	bge.n	407436 <_realloc_r+0x2e>
  4074b6:	2600      	movs	r6, #0
  4074b8:	230c      	movs	r3, #12
  4074ba:	4630      	mov	r0, r6
  4074bc:	f8c8 3000 	str.w	r3, [r8]
  4074c0:	b003      	add	sp, #12
  4074c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074c6:	462e      	mov	r6, r5
  4074c8:	1be3      	subs	r3, r4, r7
  4074ca:	2b0f      	cmp	r3, #15
  4074cc:	d81e      	bhi.n	40750c <_realloc_r+0x104>
  4074ce:	f8d9 3004 	ldr.w	r3, [r9, #4]
  4074d2:	f003 0301 	and.w	r3, r3, #1
  4074d6:	4323      	orrs	r3, r4
  4074d8:	444c      	add	r4, r9
  4074da:	f8c9 3004 	str.w	r3, [r9, #4]
  4074de:	6863      	ldr	r3, [r4, #4]
  4074e0:	f043 0301 	orr.w	r3, r3, #1
  4074e4:	6063      	str	r3, [r4, #4]
  4074e6:	4640      	mov	r0, r8
  4074e8:	f7ff fc8e 	bl	406e08 <__malloc_unlock>
  4074ec:	4630      	mov	r0, r6
  4074ee:	b003      	add	sp, #12
  4074f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4074f4:	f023 0303 	bic.w	r3, r3, #3
  4074f8:	18e1      	adds	r1, r4, r3
  4074fa:	4291      	cmp	r1, r2
  4074fc:	db1f      	blt.n	40753e <_realloc_r+0x136>
  4074fe:	68c3      	ldr	r3, [r0, #12]
  407500:	6882      	ldr	r2, [r0, #8]
  407502:	462e      	mov	r6, r5
  407504:	60d3      	str	r3, [r2, #12]
  407506:	460c      	mov	r4, r1
  407508:	609a      	str	r2, [r3, #8]
  40750a:	e7dd      	b.n	4074c8 <_realloc_r+0xc0>
  40750c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  407510:	eb09 0107 	add.w	r1, r9, r7
  407514:	f002 0201 	and.w	r2, r2, #1
  407518:	444c      	add	r4, r9
  40751a:	f043 0301 	orr.w	r3, r3, #1
  40751e:	4317      	orrs	r7, r2
  407520:	f8c9 7004 	str.w	r7, [r9, #4]
  407524:	604b      	str	r3, [r1, #4]
  407526:	6863      	ldr	r3, [r4, #4]
  407528:	f043 0301 	orr.w	r3, r3, #1
  40752c:	3108      	adds	r1, #8
  40752e:	6063      	str	r3, [r4, #4]
  407530:	4640      	mov	r0, r8
  407532:	f7fe fd21 	bl	405f78 <_free_r>
  407536:	e7d6      	b.n	4074e6 <_realloc_r+0xde>
  407538:	4611      	mov	r1, r2
  40753a:	f7ff b849 	b.w	4065d0 <_malloc_r>
  40753e:	f01e 0f01 	tst.w	lr, #1
  407542:	d18e      	bne.n	407462 <_realloc_r+0x5a>
  407544:	f855 1c08 	ldr.w	r1, [r5, #-8]
  407548:	eba9 0a01 	sub.w	sl, r9, r1
  40754c:	f8da 1004 	ldr.w	r1, [sl, #4]
  407550:	f021 0103 	bic.w	r1, r1, #3
  407554:	440b      	add	r3, r1
  407556:	4423      	add	r3, r4
  407558:	4293      	cmp	r3, r2
  40755a:	db25      	blt.n	4075a8 <_realloc_r+0x1a0>
  40755c:	68c2      	ldr	r2, [r0, #12]
  40755e:	6881      	ldr	r1, [r0, #8]
  407560:	4656      	mov	r6, sl
  407562:	60ca      	str	r2, [r1, #12]
  407564:	6091      	str	r1, [r2, #8]
  407566:	f8da 100c 	ldr.w	r1, [sl, #12]
  40756a:	f856 0f08 	ldr.w	r0, [r6, #8]!
  40756e:	1f22      	subs	r2, r4, #4
  407570:	2a24      	cmp	r2, #36	; 0x24
  407572:	60c1      	str	r1, [r0, #12]
  407574:	6088      	str	r0, [r1, #8]
  407576:	f200 8094 	bhi.w	4076a2 <_realloc_r+0x29a>
  40757a:	2a13      	cmp	r2, #19
  40757c:	d96f      	bls.n	40765e <_realloc_r+0x256>
  40757e:	6829      	ldr	r1, [r5, #0]
  407580:	f8ca 1008 	str.w	r1, [sl, #8]
  407584:	6869      	ldr	r1, [r5, #4]
  407586:	f8ca 100c 	str.w	r1, [sl, #12]
  40758a:	2a1b      	cmp	r2, #27
  40758c:	f200 80a2 	bhi.w	4076d4 <_realloc_r+0x2cc>
  407590:	3508      	adds	r5, #8
  407592:	f10a 0210 	add.w	r2, sl, #16
  407596:	e063      	b.n	407660 <_realloc_r+0x258>
  407598:	f855 3c08 	ldr.w	r3, [r5, #-8]
  40759c:	eba9 0a03 	sub.w	sl, r9, r3
  4075a0:	f8da 1004 	ldr.w	r1, [sl, #4]
  4075a4:	f021 0103 	bic.w	r1, r1, #3
  4075a8:	1863      	adds	r3, r4, r1
  4075aa:	4293      	cmp	r3, r2
  4075ac:	f6ff af59 	blt.w	407462 <_realloc_r+0x5a>
  4075b0:	4656      	mov	r6, sl
  4075b2:	e7d8      	b.n	407566 <_realloc_r+0x15e>
  4075b4:	6841      	ldr	r1, [r0, #4]
  4075b6:	f021 0b03 	bic.w	fp, r1, #3
  4075ba:	44a3      	add	fp, r4
  4075bc:	f107 0010 	add.w	r0, r7, #16
  4075c0:	4583      	cmp	fp, r0
  4075c2:	da56      	bge.n	407672 <_realloc_r+0x26a>
  4075c4:	f01e 0f01 	tst.w	lr, #1
  4075c8:	f47f af4b 	bne.w	407462 <_realloc_r+0x5a>
  4075cc:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4075d0:	eba9 0a01 	sub.w	sl, r9, r1
  4075d4:	f8da 1004 	ldr.w	r1, [sl, #4]
  4075d8:	f021 0103 	bic.w	r1, r1, #3
  4075dc:	448b      	add	fp, r1
  4075de:	4558      	cmp	r0, fp
  4075e0:	dce2      	bgt.n	4075a8 <_realloc_r+0x1a0>
  4075e2:	4656      	mov	r6, sl
  4075e4:	f8da 100c 	ldr.w	r1, [sl, #12]
  4075e8:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4075ec:	1f22      	subs	r2, r4, #4
  4075ee:	2a24      	cmp	r2, #36	; 0x24
  4075f0:	60c1      	str	r1, [r0, #12]
  4075f2:	6088      	str	r0, [r1, #8]
  4075f4:	f200 808f 	bhi.w	407716 <_realloc_r+0x30e>
  4075f8:	2a13      	cmp	r2, #19
  4075fa:	f240 808a 	bls.w	407712 <_realloc_r+0x30a>
  4075fe:	6829      	ldr	r1, [r5, #0]
  407600:	f8ca 1008 	str.w	r1, [sl, #8]
  407604:	6869      	ldr	r1, [r5, #4]
  407606:	f8ca 100c 	str.w	r1, [sl, #12]
  40760a:	2a1b      	cmp	r2, #27
  40760c:	f200 808a 	bhi.w	407724 <_realloc_r+0x31c>
  407610:	3508      	adds	r5, #8
  407612:	f10a 0210 	add.w	r2, sl, #16
  407616:	6829      	ldr	r1, [r5, #0]
  407618:	6011      	str	r1, [r2, #0]
  40761a:	6869      	ldr	r1, [r5, #4]
  40761c:	6051      	str	r1, [r2, #4]
  40761e:	68a9      	ldr	r1, [r5, #8]
  407620:	6091      	str	r1, [r2, #8]
  407622:	eb0a 0107 	add.w	r1, sl, r7
  407626:	ebab 0207 	sub.w	r2, fp, r7
  40762a:	f042 0201 	orr.w	r2, r2, #1
  40762e:	6099      	str	r1, [r3, #8]
  407630:	604a      	str	r2, [r1, #4]
  407632:	f8da 3004 	ldr.w	r3, [sl, #4]
  407636:	f003 0301 	and.w	r3, r3, #1
  40763a:	431f      	orrs	r7, r3
  40763c:	4640      	mov	r0, r8
  40763e:	f8ca 7004 	str.w	r7, [sl, #4]
  407642:	f7ff fbe1 	bl	406e08 <__malloc_unlock>
  407646:	e751      	b.n	4074ec <_realloc_r+0xe4>
  407648:	682b      	ldr	r3, [r5, #0]
  40764a:	6003      	str	r3, [r0, #0]
  40764c:	686b      	ldr	r3, [r5, #4]
  40764e:	6043      	str	r3, [r0, #4]
  407650:	2a1b      	cmp	r2, #27
  407652:	d82d      	bhi.n	4076b0 <_realloc_r+0x2a8>
  407654:	f100 0308 	add.w	r3, r0, #8
  407658:	f105 0208 	add.w	r2, r5, #8
  40765c:	e71b      	b.n	407496 <_realloc_r+0x8e>
  40765e:	4632      	mov	r2, r6
  407660:	6829      	ldr	r1, [r5, #0]
  407662:	6011      	str	r1, [r2, #0]
  407664:	6869      	ldr	r1, [r5, #4]
  407666:	6051      	str	r1, [r2, #4]
  407668:	68a9      	ldr	r1, [r5, #8]
  40766a:	6091      	str	r1, [r2, #8]
  40766c:	461c      	mov	r4, r3
  40766e:	46d1      	mov	r9, sl
  407670:	e72a      	b.n	4074c8 <_realloc_r+0xc0>
  407672:	eb09 0107 	add.w	r1, r9, r7
  407676:	ebab 0b07 	sub.w	fp, fp, r7
  40767a:	f04b 0201 	orr.w	r2, fp, #1
  40767e:	6099      	str	r1, [r3, #8]
  407680:	604a      	str	r2, [r1, #4]
  407682:	f855 3c04 	ldr.w	r3, [r5, #-4]
  407686:	f003 0301 	and.w	r3, r3, #1
  40768a:	431f      	orrs	r7, r3
  40768c:	4640      	mov	r0, r8
  40768e:	f845 7c04 	str.w	r7, [r5, #-4]
  407692:	f7ff fbb9 	bl	406e08 <__malloc_unlock>
  407696:	462e      	mov	r6, r5
  407698:	e728      	b.n	4074ec <_realloc_r+0xe4>
  40769a:	4629      	mov	r1, r5
  40769c:	f7ff fb4a 	bl	406d34 <memmove>
  4076a0:	e6ff      	b.n	4074a2 <_realloc_r+0x9a>
  4076a2:	4629      	mov	r1, r5
  4076a4:	4630      	mov	r0, r6
  4076a6:	461c      	mov	r4, r3
  4076a8:	46d1      	mov	r9, sl
  4076aa:	f7ff fb43 	bl	406d34 <memmove>
  4076ae:	e70b      	b.n	4074c8 <_realloc_r+0xc0>
  4076b0:	68ab      	ldr	r3, [r5, #8]
  4076b2:	6083      	str	r3, [r0, #8]
  4076b4:	68eb      	ldr	r3, [r5, #12]
  4076b6:	60c3      	str	r3, [r0, #12]
  4076b8:	2a24      	cmp	r2, #36	; 0x24
  4076ba:	d017      	beq.n	4076ec <_realloc_r+0x2e4>
  4076bc:	f100 0310 	add.w	r3, r0, #16
  4076c0:	f105 0210 	add.w	r2, r5, #16
  4076c4:	e6e7      	b.n	407496 <_realloc_r+0x8e>
  4076c6:	f850 3c04 	ldr.w	r3, [r0, #-4]
  4076ca:	f023 0303 	bic.w	r3, r3, #3
  4076ce:	441c      	add	r4, r3
  4076d0:	462e      	mov	r6, r5
  4076d2:	e6f9      	b.n	4074c8 <_realloc_r+0xc0>
  4076d4:	68a9      	ldr	r1, [r5, #8]
  4076d6:	f8ca 1010 	str.w	r1, [sl, #16]
  4076da:	68e9      	ldr	r1, [r5, #12]
  4076dc:	f8ca 1014 	str.w	r1, [sl, #20]
  4076e0:	2a24      	cmp	r2, #36	; 0x24
  4076e2:	d00c      	beq.n	4076fe <_realloc_r+0x2f6>
  4076e4:	3510      	adds	r5, #16
  4076e6:	f10a 0218 	add.w	r2, sl, #24
  4076ea:	e7b9      	b.n	407660 <_realloc_r+0x258>
  4076ec:	692b      	ldr	r3, [r5, #16]
  4076ee:	6103      	str	r3, [r0, #16]
  4076f0:	696b      	ldr	r3, [r5, #20]
  4076f2:	6143      	str	r3, [r0, #20]
  4076f4:	f105 0218 	add.w	r2, r5, #24
  4076f8:	f100 0318 	add.w	r3, r0, #24
  4076fc:	e6cb      	b.n	407496 <_realloc_r+0x8e>
  4076fe:	692a      	ldr	r2, [r5, #16]
  407700:	f8ca 2018 	str.w	r2, [sl, #24]
  407704:	696a      	ldr	r2, [r5, #20]
  407706:	f8ca 201c 	str.w	r2, [sl, #28]
  40770a:	3518      	adds	r5, #24
  40770c:	f10a 0220 	add.w	r2, sl, #32
  407710:	e7a6      	b.n	407660 <_realloc_r+0x258>
  407712:	4632      	mov	r2, r6
  407714:	e77f      	b.n	407616 <_realloc_r+0x20e>
  407716:	4629      	mov	r1, r5
  407718:	4630      	mov	r0, r6
  40771a:	9301      	str	r3, [sp, #4]
  40771c:	f7ff fb0a 	bl	406d34 <memmove>
  407720:	9b01      	ldr	r3, [sp, #4]
  407722:	e77e      	b.n	407622 <_realloc_r+0x21a>
  407724:	68a9      	ldr	r1, [r5, #8]
  407726:	f8ca 1010 	str.w	r1, [sl, #16]
  40772a:	68e9      	ldr	r1, [r5, #12]
  40772c:	f8ca 1014 	str.w	r1, [sl, #20]
  407730:	2a24      	cmp	r2, #36	; 0x24
  407732:	d003      	beq.n	40773c <_realloc_r+0x334>
  407734:	3510      	adds	r5, #16
  407736:	f10a 0218 	add.w	r2, sl, #24
  40773a:	e76c      	b.n	407616 <_realloc_r+0x20e>
  40773c:	692a      	ldr	r2, [r5, #16]
  40773e:	f8ca 2018 	str.w	r2, [sl, #24]
  407742:	696a      	ldr	r2, [r5, #20]
  407744:	f8ca 201c 	str.w	r2, [sl, #28]
  407748:	3518      	adds	r5, #24
  40774a:	f10a 0220 	add.w	r2, sl, #32
  40774e:	e762      	b.n	407616 <_realloc_r+0x20e>
  407750:	204005b0 	.word	0x204005b0

00407754 <_sbrk_r>:
  407754:	b538      	push	{r3, r4, r5, lr}
  407756:	4c07      	ldr	r4, [pc, #28]	; (407774 <_sbrk_r+0x20>)
  407758:	2300      	movs	r3, #0
  40775a:	4605      	mov	r5, r0
  40775c:	4608      	mov	r0, r1
  40775e:	6023      	str	r3, [r4, #0]
  407760:	f7f9 fede 	bl	401520 <_sbrk>
  407764:	1c43      	adds	r3, r0, #1
  407766:	d000      	beq.n	40776a <_sbrk_r+0x16>
  407768:	bd38      	pop	{r3, r4, r5, pc}
  40776a:	6823      	ldr	r3, [r4, #0]
  40776c:	2b00      	cmp	r3, #0
  40776e:	d0fb      	beq.n	407768 <_sbrk_r+0x14>
  407770:	602b      	str	r3, [r5, #0]
  407772:	bd38      	pop	{r3, r4, r5, pc}
  407774:	20400abc 	.word	0x20400abc

00407778 <__sread>:
  407778:	b510      	push	{r4, lr}
  40777a:	460c      	mov	r4, r1
  40777c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407780:	f000 fb12 	bl	407da8 <_read_r>
  407784:	2800      	cmp	r0, #0
  407786:	db03      	blt.n	407790 <__sread+0x18>
  407788:	6d23      	ldr	r3, [r4, #80]	; 0x50
  40778a:	4403      	add	r3, r0
  40778c:	6523      	str	r3, [r4, #80]	; 0x50
  40778e:	bd10      	pop	{r4, pc}
  407790:	89a3      	ldrh	r3, [r4, #12]
  407792:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  407796:	81a3      	strh	r3, [r4, #12]
  407798:	bd10      	pop	{r4, pc}
  40779a:	bf00      	nop

0040779c <__swrite>:
  40779c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4077a0:	4616      	mov	r6, r2
  4077a2:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  4077a6:	461f      	mov	r7, r3
  4077a8:	05d3      	lsls	r3, r2, #23
  4077aa:	460c      	mov	r4, r1
  4077ac:	4605      	mov	r5, r0
  4077ae:	d507      	bpl.n	4077c0 <__swrite+0x24>
  4077b0:	2200      	movs	r2, #0
  4077b2:	2302      	movs	r3, #2
  4077b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077b8:	f000 fae0 	bl	407d7c <_lseek_r>
  4077bc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4077c0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  4077c4:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  4077c8:	81a2      	strh	r2, [r4, #12]
  4077ca:	463b      	mov	r3, r7
  4077cc:	4632      	mov	r2, r6
  4077ce:	4628      	mov	r0, r5
  4077d0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4077d4:	f000 b990 	b.w	407af8 <_write_r>

004077d8 <__sseek>:
  4077d8:	b510      	push	{r4, lr}
  4077da:	460c      	mov	r4, r1
  4077dc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077e0:	f000 facc 	bl	407d7c <_lseek_r>
  4077e4:	89a3      	ldrh	r3, [r4, #12]
  4077e6:	1c42      	adds	r2, r0, #1
  4077e8:	bf0e      	itee	eq
  4077ea:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  4077ee:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  4077f2:	6520      	strne	r0, [r4, #80]	; 0x50
  4077f4:	81a3      	strh	r3, [r4, #12]
  4077f6:	bd10      	pop	{r4, pc}

004077f8 <__sclose>:
  4077f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  4077fc:	f000 ba24 	b.w	407c48 <_close_r>

00407800 <strlen>:
  407800:	f890 f000 	pld	[r0]
  407804:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  407808:	f020 0107 	bic.w	r1, r0, #7
  40780c:	f06f 0c00 	mvn.w	ip, #0
  407810:	f010 0407 	ands.w	r4, r0, #7
  407814:	f891 f020 	pld	[r1, #32]
  407818:	f040 8049 	bne.w	4078ae <strlen+0xae>
  40781c:	f04f 0400 	mov.w	r4, #0
  407820:	f06f 0007 	mvn.w	r0, #7
  407824:	e9d1 2300 	ldrd	r2, r3, [r1]
  407828:	f891 f040 	pld	[r1, #64]	; 0x40
  40782c:	f100 0008 	add.w	r0, r0, #8
  407830:	fa82 f24c 	uadd8	r2, r2, ip
  407834:	faa4 f28c 	sel	r2, r4, ip
  407838:	fa83 f34c 	uadd8	r3, r3, ip
  40783c:	faa2 f38c 	sel	r3, r2, ip
  407840:	bb4b      	cbnz	r3, 407896 <strlen+0x96>
  407842:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  407846:	fa82 f24c 	uadd8	r2, r2, ip
  40784a:	f100 0008 	add.w	r0, r0, #8
  40784e:	faa4 f28c 	sel	r2, r4, ip
  407852:	fa83 f34c 	uadd8	r3, r3, ip
  407856:	faa2 f38c 	sel	r3, r2, ip
  40785a:	b9e3      	cbnz	r3, 407896 <strlen+0x96>
  40785c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  407860:	fa82 f24c 	uadd8	r2, r2, ip
  407864:	f100 0008 	add.w	r0, r0, #8
  407868:	faa4 f28c 	sel	r2, r4, ip
  40786c:	fa83 f34c 	uadd8	r3, r3, ip
  407870:	faa2 f38c 	sel	r3, r2, ip
  407874:	b97b      	cbnz	r3, 407896 <strlen+0x96>
  407876:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  40787a:	f101 0120 	add.w	r1, r1, #32
  40787e:	fa82 f24c 	uadd8	r2, r2, ip
  407882:	f100 0008 	add.w	r0, r0, #8
  407886:	faa4 f28c 	sel	r2, r4, ip
  40788a:	fa83 f34c 	uadd8	r3, r3, ip
  40788e:	faa2 f38c 	sel	r3, r2, ip
  407892:	2b00      	cmp	r3, #0
  407894:	d0c6      	beq.n	407824 <strlen+0x24>
  407896:	2a00      	cmp	r2, #0
  407898:	bf04      	itt	eq
  40789a:	3004      	addeq	r0, #4
  40789c:	461a      	moveq	r2, r3
  40789e:	ba12      	rev	r2, r2
  4078a0:	fab2 f282 	clz	r2, r2
  4078a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  4078a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  4078ac:	4770      	bx	lr
  4078ae:	e9d1 2300 	ldrd	r2, r3, [r1]
  4078b2:	f004 0503 	and.w	r5, r4, #3
  4078b6:	f1c4 0000 	rsb	r0, r4, #0
  4078ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  4078be:	f014 0f04 	tst.w	r4, #4
  4078c2:	f891 f040 	pld	[r1, #64]	; 0x40
  4078c6:	fa0c f505 	lsl.w	r5, ip, r5
  4078ca:	ea62 0205 	orn	r2, r2, r5
  4078ce:	bf1c      	itt	ne
  4078d0:	ea63 0305 	ornne	r3, r3, r5
  4078d4:	4662      	movne	r2, ip
  4078d6:	f04f 0400 	mov.w	r4, #0
  4078da:	e7a9      	b.n	407830 <strlen+0x30>

004078dc <__ssprint_r>:
  4078dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4078e0:	6893      	ldr	r3, [r2, #8]
  4078e2:	b083      	sub	sp, #12
  4078e4:	4690      	mov	r8, r2
  4078e6:	2b00      	cmp	r3, #0
  4078e8:	d070      	beq.n	4079cc <__ssprint_r+0xf0>
  4078ea:	4682      	mov	sl, r0
  4078ec:	460c      	mov	r4, r1
  4078ee:	6817      	ldr	r7, [r2, #0]
  4078f0:	688d      	ldr	r5, [r1, #8]
  4078f2:	6808      	ldr	r0, [r1, #0]
  4078f4:	e042      	b.n	40797c <__ssprint_r+0xa0>
  4078f6:	89a3      	ldrh	r3, [r4, #12]
  4078f8:	f413 6f90 	tst.w	r3, #1152	; 0x480
  4078fc:	d02e      	beq.n	40795c <__ssprint_r+0x80>
  4078fe:	6965      	ldr	r5, [r4, #20]
  407900:	6921      	ldr	r1, [r4, #16]
  407902:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  407906:	eba0 0b01 	sub.w	fp, r0, r1
  40790a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  40790e:	f10b 0001 	add.w	r0, fp, #1
  407912:	106d      	asrs	r5, r5, #1
  407914:	4430      	add	r0, r6
  407916:	42a8      	cmp	r0, r5
  407918:	462a      	mov	r2, r5
  40791a:	bf84      	itt	hi
  40791c:	4605      	movhi	r5, r0
  40791e:	462a      	movhi	r2, r5
  407920:	055b      	lsls	r3, r3, #21
  407922:	d538      	bpl.n	407996 <__ssprint_r+0xba>
  407924:	4611      	mov	r1, r2
  407926:	4650      	mov	r0, sl
  407928:	f7fe fe52 	bl	4065d0 <_malloc_r>
  40792c:	2800      	cmp	r0, #0
  40792e:	d03c      	beq.n	4079aa <__ssprint_r+0xce>
  407930:	465a      	mov	r2, fp
  407932:	6921      	ldr	r1, [r4, #16]
  407934:	9001      	str	r0, [sp, #4]
  407936:	f7ff f963 	bl	406c00 <memcpy>
  40793a:	89a2      	ldrh	r2, [r4, #12]
  40793c:	9b01      	ldr	r3, [sp, #4]
  40793e:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  407942:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  407946:	81a2      	strh	r2, [r4, #12]
  407948:	eba5 020b 	sub.w	r2, r5, fp
  40794c:	eb03 000b 	add.w	r0, r3, fp
  407950:	6165      	str	r5, [r4, #20]
  407952:	6123      	str	r3, [r4, #16]
  407954:	6020      	str	r0, [r4, #0]
  407956:	60a2      	str	r2, [r4, #8]
  407958:	4635      	mov	r5, r6
  40795a:	46b3      	mov	fp, r6
  40795c:	465a      	mov	r2, fp
  40795e:	4649      	mov	r1, r9
  407960:	f7ff f9e8 	bl	406d34 <memmove>
  407964:	f8d8 3008 	ldr.w	r3, [r8, #8]
  407968:	68a2      	ldr	r2, [r4, #8]
  40796a:	6820      	ldr	r0, [r4, #0]
  40796c:	1b55      	subs	r5, r2, r5
  40796e:	4458      	add	r0, fp
  407970:	1b9e      	subs	r6, r3, r6
  407972:	60a5      	str	r5, [r4, #8]
  407974:	6020      	str	r0, [r4, #0]
  407976:	f8c8 6008 	str.w	r6, [r8, #8]
  40797a:	b33e      	cbz	r6, 4079cc <__ssprint_r+0xf0>
  40797c:	687e      	ldr	r6, [r7, #4]
  40797e:	463b      	mov	r3, r7
  407980:	3708      	adds	r7, #8
  407982:	2e00      	cmp	r6, #0
  407984:	d0fa      	beq.n	40797c <__ssprint_r+0xa0>
  407986:	42ae      	cmp	r6, r5
  407988:	f8d3 9000 	ldr.w	r9, [r3]
  40798c:	46ab      	mov	fp, r5
  40798e:	d2b2      	bcs.n	4078f6 <__ssprint_r+0x1a>
  407990:	4635      	mov	r5, r6
  407992:	46b3      	mov	fp, r6
  407994:	e7e2      	b.n	40795c <__ssprint_r+0x80>
  407996:	4650      	mov	r0, sl
  407998:	f7ff fd36 	bl	407408 <_realloc_r>
  40799c:	4603      	mov	r3, r0
  40799e:	2800      	cmp	r0, #0
  4079a0:	d1d2      	bne.n	407948 <__ssprint_r+0x6c>
  4079a2:	6921      	ldr	r1, [r4, #16]
  4079a4:	4650      	mov	r0, sl
  4079a6:	f7fe fae7 	bl	405f78 <_free_r>
  4079aa:	230c      	movs	r3, #12
  4079ac:	f8ca 3000 	str.w	r3, [sl]
  4079b0:	89a3      	ldrh	r3, [r4, #12]
  4079b2:	2200      	movs	r2, #0
  4079b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4079b8:	f04f 30ff 	mov.w	r0, #4294967295
  4079bc:	81a3      	strh	r3, [r4, #12]
  4079be:	f8c8 2008 	str.w	r2, [r8, #8]
  4079c2:	f8c8 2004 	str.w	r2, [r8, #4]
  4079c6:	b003      	add	sp, #12
  4079c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4079cc:	2000      	movs	r0, #0
  4079ce:	f8c8 0004 	str.w	r0, [r8, #4]
  4079d2:	b003      	add	sp, #12
  4079d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

004079d8 <__swbuf_r>:
  4079d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4079da:	460d      	mov	r5, r1
  4079dc:	4614      	mov	r4, r2
  4079de:	4606      	mov	r6, r0
  4079e0:	b110      	cbz	r0, 4079e8 <__swbuf_r+0x10>
  4079e2:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4079e4:	2b00      	cmp	r3, #0
  4079e6:	d04b      	beq.n	407a80 <__swbuf_r+0xa8>
  4079e8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  4079ec:	69a3      	ldr	r3, [r4, #24]
  4079ee:	60a3      	str	r3, [r4, #8]
  4079f0:	b291      	uxth	r1, r2
  4079f2:	0708      	lsls	r0, r1, #28
  4079f4:	d539      	bpl.n	407a6a <__swbuf_r+0x92>
  4079f6:	6923      	ldr	r3, [r4, #16]
  4079f8:	2b00      	cmp	r3, #0
  4079fa:	d036      	beq.n	407a6a <__swbuf_r+0x92>
  4079fc:	b2ed      	uxtb	r5, r5
  4079fe:	0489      	lsls	r1, r1, #18
  407a00:	462f      	mov	r7, r5
  407a02:	d515      	bpl.n	407a30 <__swbuf_r+0x58>
  407a04:	6822      	ldr	r2, [r4, #0]
  407a06:	6961      	ldr	r1, [r4, #20]
  407a08:	1ad3      	subs	r3, r2, r3
  407a0a:	428b      	cmp	r3, r1
  407a0c:	da1c      	bge.n	407a48 <__swbuf_r+0x70>
  407a0e:	3301      	adds	r3, #1
  407a10:	68a1      	ldr	r1, [r4, #8]
  407a12:	1c50      	adds	r0, r2, #1
  407a14:	3901      	subs	r1, #1
  407a16:	60a1      	str	r1, [r4, #8]
  407a18:	6020      	str	r0, [r4, #0]
  407a1a:	7015      	strb	r5, [r2, #0]
  407a1c:	6962      	ldr	r2, [r4, #20]
  407a1e:	429a      	cmp	r2, r3
  407a20:	d01a      	beq.n	407a58 <__swbuf_r+0x80>
  407a22:	89a3      	ldrh	r3, [r4, #12]
  407a24:	07db      	lsls	r3, r3, #31
  407a26:	d501      	bpl.n	407a2c <__swbuf_r+0x54>
  407a28:	2d0a      	cmp	r5, #10
  407a2a:	d015      	beq.n	407a58 <__swbuf_r+0x80>
  407a2c:	4638      	mov	r0, r7
  407a2e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  407a30:	6e61      	ldr	r1, [r4, #100]	; 0x64
  407a32:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  407a36:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  407a3a:	81a2      	strh	r2, [r4, #12]
  407a3c:	6822      	ldr	r2, [r4, #0]
  407a3e:	6661      	str	r1, [r4, #100]	; 0x64
  407a40:	6961      	ldr	r1, [r4, #20]
  407a42:	1ad3      	subs	r3, r2, r3
  407a44:	428b      	cmp	r3, r1
  407a46:	dbe2      	blt.n	407a0e <__swbuf_r+0x36>
  407a48:	4621      	mov	r1, r4
  407a4a:	4630      	mov	r0, r6
  407a4c:	f7fe f916 	bl	405c7c <_fflush_r>
  407a50:	b940      	cbnz	r0, 407a64 <__swbuf_r+0x8c>
  407a52:	6822      	ldr	r2, [r4, #0]
  407a54:	2301      	movs	r3, #1
  407a56:	e7db      	b.n	407a10 <__swbuf_r+0x38>
  407a58:	4621      	mov	r1, r4
  407a5a:	4630      	mov	r0, r6
  407a5c:	f7fe f90e 	bl	405c7c <_fflush_r>
  407a60:	2800      	cmp	r0, #0
  407a62:	d0e3      	beq.n	407a2c <__swbuf_r+0x54>
  407a64:	f04f 37ff 	mov.w	r7, #4294967295
  407a68:	e7e0      	b.n	407a2c <__swbuf_r+0x54>
  407a6a:	4621      	mov	r1, r4
  407a6c:	4630      	mov	r0, r6
  407a6e:	f7fd f831 	bl	404ad4 <__swsetup_r>
  407a72:	2800      	cmp	r0, #0
  407a74:	d1f6      	bne.n	407a64 <__swbuf_r+0x8c>
  407a76:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  407a7a:	6923      	ldr	r3, [r4, #16]
  407a7c:	b291      	uxth	r1, r2
  407a7e:	e7bd      	b.n	4079fc <__swbuf_r+0x24>
  407a80:	f7fe f954 	bl	405d2c <__sinit>
  407a84:	e7b0      	b.n	4079e8 <__swbuf_r+0x10>
  407a86:	bf00      	nop

00407a88 <_wcrtomb_r>:
  407a88:	b5f0      	push	{r4, r5, r6, r7, lr}
  407a8a:	4606      	mov	r6, r0
  407a8c:	b085      	sub	sp, #20
  407a8e:	461f      	mov	r7, r3
  407a90:	b189      	cbz	r1, 407ab6 <_wcrtomb_r+0x2e>
  407a92:	4c10      	ldr	r4, [pc, #64]	; (407ad4 <_wcrtomb_r+0x4c>)
  407a94:	4d10      	ldr	r5, [pc, #64]	; (407ad8 <_wcrtomb_r+0x50>)
  407a96:	6824      	ldr	r4, [r4, #0]
  407a98:	6b64      	ldr	r4, [r4, #52]	; 0x34
  407a9a:	2c00      	cmp	r4, #0
  407a9c:	bf08      	it	eq
  407a9e:	462c      	moveq	r4, r5
  407aa0:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  407aa4:	47a0      	blx	r4
  407aa6:	1c43      	adds	r3, r0, #1
  407aa8:	d103      	bne.n	407ab2 <_wcrtomb_r+0x2a>
  407aaa:	2200      	movs	r2, #0
  407aac:	238a      	movs	r3, #138	; 0x8a
  407aae:	603a      	str	r2, [r7, #0]
  407ab0:	6033      	str	r3, [r6, #0]
  407ab2:	b005      	add	sp, #20
  407ab4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407ab6:	460c      	mov	r4, r1
  407ab8:	4906      	ldr	r1, [pc, #24]	; (407ad4 <_wcrtomb_r+0x4c>)
  407aba:	4a07      	ldr	r2, [pc, #28]	; (407ad8 <_wcrtomb_r+0x50>)
  407abc:	6809      	ldr	r1, [r1, #0]
  407abe:	6b49      	ldr	r1, [r1, #52]	; 0x34
  407ac0:	2900      	cmp	r1, #0
  407ac2:	bf08      	it	eq
  407ac4:	4611      	moveq	r1, r2
  407ac6:	4622      	mov	r2, r4
  407ac8:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  407acc:	a901      	add	r1, sp, #4
  407ace:	47a0      	blx	r4
  407ad0:	e7e9      	b.n	407aa6 <_wcrtomb_r+0x1e>
  407ad2:	bf00      	nop
  407ad4:	20400010 	.word	0x20400010
  407ad8:	20400444 	.word	0x20400444

00407adc <__ascii_wctomb>:
  407adc:	b121      	cbz	r1, 407ae8 <__ascii_wctomb+0xc>
  407ade:	2aff      	cmp	r2, #255	; 0xff
  407ae0:	d804      	bhi.n	407aec <__ascii_wctomb+0x10>
  407ae2:	700a      	strb	r2, [r1, #0]
  407ae4:	2001      	movs	r0, #1
  407ae6:	4770      	bx	lr
  407ae8:	4608      	mov	r0, r1
  407aea:	4770      	bx	lr
  407aec:	238a      	movs	r3, #138	; 0x8a
  407aee:	6003      	str	r3, [r0, #0]
  407af0:	f04f 30ff 	mov.w	r0, #4294967295
  407af4:	4770      	bx	lr
  407af6:	bf00      	nop

00407af8 <_write_r>:
  407af8:	b570      	push	{r4, r5, r6, lr}
  407afa:	460d      	mov	r5, r1
  407afc:	4c08      	ldr	r4, [pc, #32]	; (407b20 <_write_r+0x28>)
  407afe:	4611      	mov	r1, r2
  407b00:	4606      	mov	r6, r0
  407b02:	461a      	mov	r2, r3
  407b04:	4628      	mov	r0, r5
  407b06:	2300      	movs	r3, #0
  407b08:	6023      	str	r3, [r4, #0]
  407b0a:	f7f8 fd37 	bl	40057c <_write>
  407b0e:	1c43      	adds	r3, r0, #1
  407b10:	d000      	beq.n	407b14 <_write_r+0x1c>
  407b12:	bd70      	pop	{r4, r5, r6, pc}
  407b14:	6823      	ldr	r3, [r4, #0]
  407b16:	2b00      	cmp	r3, #0
  407b18:	d0fb      	beq.n	407b12 <_write_r+0x1a>
  407b1a:	6033      	str	r3, [r6, #0]
  407b1c:	bd70      	pop	{r4, r5, r6, pc}
  407b1e:	bf00      	nop
  407b20:	20400abc 	.word	0x20400abc

00407b24 <__register_exitproc>:
  407b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  407b28:	4d2c      	ldr	r5, [pc, #176]	; (407bdc <__register_exitproc+0xb8>)
  407b2a:	4606      	mov	r6, r0
  407b2c:	6828      	ldr	r0, [r5, #0]
  407b2e:	4698      	mov	r8, r3
  407b30:	460f      	mov	r7, r1
  407b32:	4691      	mov	r9, r2
  407b34:	f7fe fcc8 	bl	4064c8 <__retarget_lock_acquire_recursive>
  407b38:	4b29      	ldr	r3, [pc, #164]	; (407be0 <__register_exitproc+0xbc>)
  407b3a:	681c      	ldr	r4, [r3, #0]
  407b3c:	f8d4 3148 	ldr.w	r3, [r4, #328]	; 0x148
  407b40:	2b00      	cmp	r3, #0
  407b42:	d03e      	beq.n	407bc2 <__register_exitproc+0x9e>
  407b44:	685a      	ldr	r2, [r3, #4]
  407b46:	2a1f      	cmp	r2, #31
  407b48:	dc1c      	bgt.n	407b84 <__register_exitproc+0x60>
  407b4a:	f102 0e01 	add.w	lr, r2, #1
  407b4e:	b176      	cbz	r6, 407b6e <__register_exitproc+0x4a>
  407b50:	eb03 0182 	add.w	r1, r3, r2, lsl #2
  407b54:	2401      	movs	r4, #1
  407b56:	f8c1 9088 	str.w	r9, [r1, #136]	; 0x88
  407b5a:	f8d3 0188 	ldr.w	r0, [r3, #392]	; 0x188
  407b5e:	4094      	lsls	r4, r2
  407b60:	4320      	orrs	r0, r4
  407b62:	2e02      	cmp	r6, #2
  407b64:	f8c3 0188 	str.w	r0, [r3, #392]	; 0x188
  407b68:	f8c1 8108 	str.w	r8, [r1, #264]	; 0x108
  407b6c:	d023      	beq.n	407bb6 <__register_exitproc+0x92>
  407b6e:	3202      	adds	r2, #2
  407b70:	f8c3 e004 	str.w	lr, [r3, #4]
  407b74:	6828      	ldr	r0, [r5, #0]
  407b76:	f843 7022 	str.w	r7, [r3, r2, lsl #2]
  407b7a:	f7fe fca7 	bl	4064cc <__retarget_lock_release_recursive>
  407b7e:	2000      	movs	r0, #0
  407b80:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407b84:	4b17      	ldr	r3, [pc, #92]	; (407be4 <__register_exitproc+0xc0>)
  407b86:	b30b      	cbz	r3, 407bcc <__register_exitproc+0xa8>
  407b88:	f44f 70c8 	mov.w	r0, #400	; 0x190
  407b8c:	f7fe fd18 	bl	4065c0 <malloc>
  407b90:	4603      	mov	r3, r0
  407b92:	b1d8      	cbz	r0, 407bcc <__register_exitproc+0xa8>
  407b94:	f8d4 2148 	ldr.w	r2, [r4, #328]	; 0x148
  407b98:	6002      	str	r2, [r0, #0]
  407b9a:	2100      	movs	r1, #0
  407b9c:	6041      	str	r1, [r0, #4]
  407b9e:	460a      	mov	r2, r1
  407ba0:	f8c4 0148 	str.w	r0, [r4, #328]	; 0x148
  407ba4:	f04f 0e01 	mov.w	lr, #1
  407ba8:	f8c0 1188 	str.w	r1, [r0, #392]	; 0x188
  407bac:	f8c0 118c 	str.w	r1, [r0, #396]	; 0x18c
  407bb0:	2e00      	cmp	r6, #0
  407bb2:	d0dc      	beq.n	407b6e <__register_exitproc+0x4a>
  407bb4:	e7cc      	b.n	407b50 <__register_exitproc+0x2c>
  407bb6:	f8d3 118c 	ldr.w	r1, [r3, #396]	; 0x18c
  407bba:	430c      	orrs	r4, r1
  407bbc:	f8c3 418c 	str.w	r4, [r3, #396]	; 0x18c
  407bc0:	e7d5      	b.n	407b6e <__register_exitproc+0x4a>
  407bc2:	f504 73a6 	add.w	r3, r4, #332	; 0x14c
  407bc6:	f8c4 3148 	str.w	r3, [r4, #328]	; 0x148
  407bca:	e7bb      	b.n	407b44 <__register_exitproc+0x20>
  407bcc:	6828      	ldr	r0, [r5, #0]
  407bce:	f7fe fc7d 	bl	4064cc <__retarget_lock_release_recursive>
  407bd2:	f04f 30ff 	mov.w	r0, #4294967295
  407bd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407bda:	bf00      	nop
  407bdc:	20400440 	.word	0x20400440
  407be0:	0040877c 	.word	0x0040877c
  407be4:	004065c1 	.word	0x004065c1

00407be8 <_calloc_r>:
  407be8:	b510      	push	{r4, lr}
  407bea:	fb02 f101 	mul.w	r1, r2, r1
  407bee:	f7fe fcef 	bl	4065d0 <_malloc_r>
  407bf2:	4604      	mov	r4, r0
  407bf4:	b1d8      	cbz	r0, 407c2e <_calloc_r+0x46>
  407bf6:	f850 2c04 	ldr.w	r2, [r0, #-4]
  407bfa:	f022 0203 	bic.w	r2, r2, #3
  407bfe:	3a04      	subs	r2, #4
  407c00:	2a24      	cmp	r2, #36	; 0x24
  407c02:	d818      	bhi.n	407c36 <_calloc_r+0x4e>
  407c04:	2a13      	cmp	r2, #19
  407c06:	d914      	bls.n	407c32 <_calloc_r+0x4a>
  407c08:	2300      	movs	r3, #0
  407c0a:	2a1b      	cmp	r2, #27
  407c0c:	6003      	str	r3, [r0, #0]
  407c0e:	6043      	str	r3, [r0, #4]
  407c10:	d916      	bls.n	407c40 <_calloc_r+0x58>
  407c12:	2a24      	cmp	r2, #36	; 0x24
  407c14:	6083      	str	r3, [r0, #8]
  407c16:	60c3      	str	r3, [r0, #12]
  407c18:	bf11      	iteee	ne
  407c1a:	f100 0210 	addne.w	r2, r0, #16
  407c1e:	6103      	streq	r3, [r0, #16]
  407c20:	6143      	streq	r3, [r0, #20]
  407c22:	f100 0218 	addeq.w	r2, r0, #24
  407c26:	2300      	movs	r3, #0
  407c28:	6013      	str	r3, [r2, #0]
  407c2a:	6053      	str	r3, [r2, #4]
  407c2c:	6093      	str	r3, [r2, #8]
  407c2e:	4620      	mov	r0, r4
  407c30:	bd10      	pop	{r4, pc}
  407c32:	4602      	mov	r2, r0
  407c34:	e7f7      	b.n	407c26 <_calloc_r+0x3e>
  407c36:	2100      	movs	r1, #0
  407c38:	f7fa fd10 	bl	40265c <memset>
  407c3c:	4620      	mov	r0, r4
  407c3e:	bd10      	pop	{r4, pc}
  407c40:	f100 0208 	add.w	r2, r0, #8
  407c44:	e7ef      	b.n	407c26 <_calloc_r+0x3e>
  407c46:	bf00      	nop

00407c48 <_close_r>:
  407c48:	b538      	push	{r3, r4, r5, lr}
  407c4a:	4c07      	ldr	r4, [pc, #28]	; (407c68 <_close_r+0x20>)
  407c4c:	2300      	movs	r3, #0
  407c4e:	4605      	mov	r5, r0
  407c50:	4608      	mov	r0, r1
  407c52:	6023      	str	r3, [r4, #0]
  407c54:	f7f9 fc90 	bl	401578 <_close>
  407c58:	1c43      	adds	r3, r0, #1
  407c5a:	d000      	beq.n	407c5e <_close_r+0x16>
  407c5c:	bd38      	pop	{r3, r4, r5, pc}
  407c5e:	6823      	ldr	r3, [r4, #0]
  407c60:	2b00      	cmp	r3, #0
  407c62:	d0fb      	beq.n	407c5c <_close_r+0x14>
  407c64:	602b      	str	r3, [r5, #0]
  407c66:	bd38      	pop	{r3, r4, r5, pc}
  407c68:	20400abc 	.word	0x20400abc

00407c6c <_fclose_r>:
  407c6c:	b570      	push	{r4, r5, r6, lr}
  407c6e:	b159      	cbz	r1, 407c88 <_fclose_r+0x1c>
  407c70:	4605      	mov	r5, r0
  407c72:	460c      	mov	r4, r1
  407c74:	b110      	cbz	r0, 407c7c <_fclose_r+0x10>
  407c76:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407c78:	2b00      	cmp	r3, #0
  407c7a:	d03c      	beq.n	407cf6 <_fclose_r+0x8a>
  407c7c:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407c7e:	07d8      	lsls	r0, r3, #31
  407c80:	d505      	bpl.n	407c8e <_fclose_r+0x22>
  407c82:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407c86:	b92b      	cbnz	r3, 407c94 <_fclose_r+0x28>
  407c88:	2600      	movs	r6, #0
  407c8a:	4630      	mov	r0, r6
  407c8c:	bd70      	pop	{r4, r5, r6, pc}
  407c8e:	89a3      	ldrh	r3, [r4, #12]
  407c90:	0599      	lsls	r1, r3, #22
  407c92:	d53c      	bpl.n	407d0e <_fclose_r+0xa2>
  407c94:	4621      	mov	r1, r4
  407c96:	4628      	mov	r0, r5
  407c98:	f7fd ff50 	bl	405b3c <__sflush_r>
  407c9c:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  407c9e:	4606      	mov	r6, r0
  407ca0:	b133      	cbz	r3, 407cb0 <_fclose_r+0x44>
  407ca2:	69e1      	ldr	r1, [r4, #28]
  407ca4:	4628      	mov	r0, r5
  407ca6:	4798      	blx	r3
  407ca8:	2800      	cmp	r0, #0
  407caa:	bfb8      	it	lt
  407cac:	f04f 36ff 	movlt.w	r6, #4294967295
  407cb0:	89a3      	ldrh	r3, [r4, #12]
  407cb2:	061a      	lsls	r2, r3, #24
  407cb4:	d422      	bmi.n	407cfc <_fclose_r+0x90>
  407cb6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  407cb8:	b141      	cbz	r1, 407ccc <_fclose_r+0x60>
  407cba:	f104 0340 	add.w	r3, r4, #64	; 0x40
  407cbe:	4299      	cmp	r1, r3
  407cc0:	d002      	beq.n	407cc8 <_fclose_r+0x5c>
  407cc2:	4628      	mov	r0, r5
  407cc4:	f7fe f958 	bl	405f78 <_free_r>
  407cc8:	2300      	movs	r3, #0
  407cca:	6323      	str	r3, [r4, #48]	; 0x30
  407ccc:	6c61      	ldr	r1, [r4, #68]	; 0x44
  407cce:	b121      	cbz	r1, 407cda <_fclose_r+0x6e>
  407cd0:	4628      	mov	r0, r5
  407cd2:	f7fe f951 	bl	405f78 <_free_r>
  407cd6:	2300      	movs	r3, #0
  407cd8:	6463      	str	r3, [r4, #68]	; 0x44
  407cda:	f7fe f853 	bl	405d84 <__sfp_lock_acquire>
  407cde:	6e63      	ldr	r3, [r4, #100]	; 0x64
  407ce0:	2200      	movs	r2, #0
  407ce2:	07db      	lsls	r3, r3, #31
  407ce4:	81a2      	strh	r2, [r4, #12]
  407ce6:	d50e      	bpl.n	407d06 <_fclose_r+0x9a>
  407ce8:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407cea:	f7fe fbeb 	bl	4064c4 <__retarget_lock_close_recursive>
  407cee:	f7fe f84f 	bl	405d90 <__sfp_lock_release>
  407cf2:	4630      	mov	r0, r6
  407cf4:	bd70      	pop	{r4, r5, r6, pc}
  407cf6:	f7fe f819 	bl	405d2c <__sinit>
  407cfa:	e7bf      	b.n	407c7c <_fclose_r+0x10>
  407cfc:	6921      	ldr	r1, [r4, #16]
  407cfe:	4628      	mov	r0, r5
  407d00:	f7fe f93a 	bl	405f78 <_free_r>
  407d04:	e7d7      	b.n	407cb6 <_fclose_r+0x4a>
  407d06:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407d08:	f7fe fbe0 	bl	4064cc <__retarget_lock_release_recursive>
  407d0c:	e7ec      	b.n	407ce8 <_fclose_r+0x7c>
  407d0e:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407d10:	f7fe fbda 	bl	4064c8 <__retarget_lock_acquire_recursive>
  407d14:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407d18:	2b00      	cmp	r3, #0
  407d1a:	d1bb      	bne.n	407c94 <_fclose_r+0x28>
  407d1c:	6e66      	ldr	r6, [r4, #100]	; 0x64
  407d1e:	f016 0601 	ands.w	r6, r6, #1
  407d22:	d1b1      	bne.n	407c88 <_fclose_r+0x1c>
  407d24:	6da0      	ldr	r0, [r4, #88]	; 0x58
  407d26:	f7fe fbd1 	bl	4064cc <__retarget_lock_release_recursive>
  407d2a:	4630      	mov	r0, r6
  407d2c:	bd70      	pop	{r4, r5, r6, pc}
  407d2e:	bf00      	nop

00407d30 <_fstat_r>:
  407d30:	b538      	push	{r3, r4, r5, lr}
  407d32:	460b      	mov	r3, r1
  407d34:	4c07      	ldr	r4, [pc, #28]	; (407d54 <_fstat_r+0x24>)
  407d36:	4605      	mov	r5, r0
  407d38:	4611      	mov	r1, r2
  407d3a:	4618      	mov	r0, r3
  407d3c:	2300      	movs	r3, #0
  407d3e:	6023      	str	r3, [r4, #0]
  407d40:	f7f9 fc26 	bl	401590 <_fstat>
  407d44:	1c43      	adds	r3, r0, #1
  407d46:	d000      	beq.n	407d4a <_fstat_r+0x1a>
  407d48:	bd38      	pop	{r3, r4, r5, pc}
  407d4a:	6823      	ldr	r3, [r4, #0]
  407d4c:	2b00      	cmp	r3, #0
  407d4e:	d0fb      	beq.n	407d48 <_fstat_r+0x18>
  407d50:	602b      	str	r3, [r5, #0]
  407d52:	bd38      	pop	{r3, r4, r5, pc}
  407d54:	20400abc 	.word	0x20400abc

00407d58 <_isatty_r>:
  407d58:	b538      	push	{r3, r4, r5, lr}
  407d5a:	4c07      	ldr	r4, [pc, #28]	; (407d78 <_isatty_r+0x20>)
  407d5c:	2300      	movs	r3, #0
  407d5e:	4605      	mov	r5, r0
  407d60:	4608      	mov	r0, r1
  407d62:	6023      	str	r3, [r4, #0]
  407d64:	f7f9 fc24 	bl	4015b0 <_isatty>
  407d68:	1c43      	adds	r3, r0, #1
  407d6a:	d000      	beq.n	407d6e <_isatty_r+0x16>
  407d6c:	bd38      	pop	{r3, r4, r5, pc}
  407d6e:	6823      	ldr	r3, [r4, #0]
  407d70:	2b00      	cmp	r3, #0
  407d72:	d0fb      	beq.n	407d6c <_isatty_r+0x14>
  407d74:	602b      	str	r3, [r5, #0]
  407d76:	bd38      	pop	{r3, r4, r5, pc}
  407d78:	20400abc 	.word	0x20400abc

00407d7c <_lseek_r>:
  407d7c:	b570      	push	{r4, r5, r6, lr}
  407d7e:	460d      	mov	r5, r1
  407d80:	4c08      	ldr	r4, [pc, #32]	; (407da4 <_lseek_r+0x28>)
  407d82:	4611      	mov	r1, r2
  407d84:	4606      	mov	r6, r0
  407d86:	461a      	mov	r2, r3
  407d88:	4628      	mov	r0, r5
  407d8a:	2300      	movs	r3, #0
  407d8c:	6023      	str	r3, [r4, #0]
  407d8e:	f7f9 fc1a 	bl	4015c6 <_lseek>
  407d92:	1c43      	adds	r3, r0, #1
  407d94:	d000      	beq.n	407d98 <_lseek_r+0x1c>
  407d96:	bd70      	pop	{r4, r5, r6, pc}
  407d98:	6823      	ldr	r3, [r4, #0]
  407d9a:	2b00      	cmp	r3, #0
  407d9c:	d0fb      	beq.n	407d96 <_lseek_r+0x1a>
  407d9e:	6033      	str	r3, [r6, #0]
  407da0:	bd70      	pop	{r4, r5, r6, pc}
  407da2:	bf00      	nop
  407da4:	20400abc 	.word	0x20400abc

00407da8 <_read_r>:
  407da8:	b570      	push	{r4, r5, r6, lr}
  407daa:	460d      	mov	r5, r1
  407dac:	4c08      	ldr	r4, [pc, #32]	; (407dd0 <_read_r+0x28>)
  407dae:	4611      	mov	r1, r2
  407db0:	4606      	mov	r6, r0
  407db2:	461a      	mov	r2, r3
  407db4:	4628      	mov	r0, r5
  407db6:	2300      	movs	r3, #0
  407db8:	6023      	str	r3, [r4, #0]
  407dba:	f7f8 fbb5 	bl	400528 <_read>
  407dbe:	1c43      	adds	r3, r0, #1
  407dc0:	d000      	beq.n	407dc4 <_read_r+0x1c>
  407dc2:	bd70      	pop	{r4, r5, r6, pc}
  407dc4:	6823      	ldr	r3, [r4, #0]
  407dc6:	2b00      	cmp	r3, #0
  407dc8:	d0fb      	beq.n	407dc2 <_read_r+0x1a>
  407dca:	6033      	str	r3, [r6, #0]
  407dcc:	bd70      	pop	{r4, r5, r6, pc}
  407dce:	bf00      	nop
  407dd0:	20400abc 	.word	0x20400abc

00407dd4 <__aeabi_drsub>:
  407dd4:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  407dd8:	e002      	b.n	407de0 <__adddf3>
  407dda:	bf00      	nop

00407ddc <__aeabi_dsub>:
  407ddc:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00407de0 <__adddf3>:
  407de0:	b530      	push	{r4, r5, lr}
  407de2:	ea4f 0441 	mov.w	r4, r1, lsl #1
  407de6:	ea4f 0543 	mov.w	r5, r3, lsl #1
  407dea:	ea94 0f05 	teq	r4, r5
  407dee:	bf08      	it	eq
  407df0:	ea90 0f02 	teqeq	r0, r2
  407df4:	bf1f      	itttt	ne
  407df6:	ea54 0c00 	orrsne.w	ip, r4, r0
  407dfa:	ea55 0c02 	orrsne.w	ip, r5, r2
  407dfe:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  407e02:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407e06:	f000 80e2 	beq.w	407fce <__adddf3+0x1ee>
  407e0a:	ea4f 5454 	mov.w	r4, r4, lsr #21
  407e0e:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  407e12:	bfb8      	it	lt
  407e14:	426d      	neglt	r5, r5
  407e16:	dd0c      	ble.n	407e32 <__adddf3+0x52>
  407e18:	442c      	add	r4, r5
  407e1a:	ea80 0202 	eor.w	r2, r0, r2
  407e1e:	ea81 0303 	eor.w	r3, r1, r3
  407e22:	ea82 0000 	eor.w	r0, r2, r0
  407e26:	ea83 0101 	eor.w	r1, r3, r1
  407e2a:	ea80 0202 	eor.w	r2, r0, r2
  407e2e:	ea81 0303 	eor.w	r3, r1, r3
  407e32:	2d36      	cmp	r5, #54	; 0x36
  407e34:	bf88      	it	hi
  407e36:	bd30      	pophi	{r4, r5, pc}
  407e38:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  407e3c:	ea4f 3101 	mov.w	r1, r1, lsl #12
  407e40:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  407e44:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  407e48:	d002      	beq.n	407e50 <__adddf3+0x70>
  407e4a:	4240      	negs	r0, r0
  407e4c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  407e50:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  407e54:	ea4f 3303 	mov.w	r3, r3, lsl #12
  407e58:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  407e5c:	d002      	beq.n	407e64 <__adddf3+0x84>
  407e5e:	4252      	negs	r2, r2
  407e60:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  407e64:	ea94 0f05 	teq	r4, r5
  407e68:	f000 80a7 	beq.w	407fba <__adddf3+0x1da>
  407e6c:	f1a4 0401 	sub.w	r4, r4, #1
  407e70:	f1d5 0e20 	rsbs	lr, r5, #32
  407e74:	db0d      	blt.n	407e92 <__adddf3+0xb2>
  407e76:	fa02 fc0e 	lsl.w	ip, r2, lr
  407e7a:	fa22 f205 	lsr.w	r2, r2, r5
  407e7e:	1880      	adds	r0, r0, r2
  407e80:	f141 0100 	adc.w	r1, r1, #0
  407e84:	fa03 f20e 	lsl.w	r2, r3, lr
  407e88:	1880      	adds	r0, r0, r2
  407e8a:	fa43 f305 	asr.w	r3, r3, r5
  407e8e:	4159      	adcs	r1, r3
  407e90:	e00e      	b.n	407eb0 <__adddf3+0xd0>
  407e92:	f1a5 0520 	sub.w	r5, r5, #32
  407e96:	f10e 0e20 	add.w	lr, lr, #32
  407e9a:	2a01      	cmp	r2, #1
  407e9c:	fa03 fc0e 	lsl.w	ip, r3, lr
  407ea0:	bf28      	it	cs
  407ea2:	f04c 0c02 	orrcs.w	ip, ip, #2
  407ea6:	fa43 f305 	asr.w	r3, r3, r5
  407eaa:	18c0      	adds	r0, r0, r3
  407eac:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  407eb0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  407eb4:	d507      	bpl.n	407ec6 <__adddf3+0xe6>
  407eb6:	f04f 0e00 	mov.w	lr, #0
  407eba:	f1dc 0c00 	rsbs	ip, ip, #0
  407ebe:	eb7e 0000 	sbcs.w	r0, lr, r0
  407ec2:	eb6e 0101 	sbc.w	r1, lr, r1
  407ec6:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  407eca:	d31b      	bcc.n	407f04 <__adddf3+0x124>
  407ecc:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  407ed0:	d30c      	bcc.n	407eec <__adddf3+0x10c>
  407ed2:	0849      	lsrs	r1, r1, #1
  407ed4:	ea5f 0030 	movs.w	r0, r0, rrx
  407ed8:	ea4f 0c3c 	mov.w	ip, ip, rrx
  407edc:	f104 0401 	add.w	r4, r4, #1
  407ee0:	ea4f 5244 	mov.w	r2, r4, lsl #21
  407ee4:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  407ee8:	f080 809a 	bcs.w	408020 <__adddf3+0x240>
  407eec:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  407ef0:	bf08      	it	eq
  407ef2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  407ef6:	f150 0000 	adcs.w	r0, r0, #0
  407efa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  407efe:	ea41 0105 	orr.w	r1, r1, r5
  407f02:	bd30      	pop	{r4, r5, pc}
  407f04:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  407f08:	4140      	adcs	r0, r0
  407f0a:	eb41 0101 	adc.w	r1, r1, r1
  407f0e:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  407f12:	f1a4 0401 	sub.w	r4, r4, #1
  407f16:	d1e9      	bne.n	407eec <__adddf3+0x10c>
  407f18:	f091 0f00 	teq	r1, #0
  407f1c:	bf04      	itt	eq
  407f1e:	4601      	moveq	r1, r0
  407f20:	2000      	moveq	r0, #0
  407f22:	fab1 f381 	clz	r3, r1
  407f26:	bf08      	it	eq
  407f28:	3320      	addeq	r3, #32
  407f2a:	f1a3 030b 	sub.w	r3, r3, #11
  407f2e:	f1b3 0220 	subs.w	r2, r3, #32
  407f32:	da0c      	bge.n	407f4e <__adddf3+0x16e>
  407f34:	320c      	adds	r2, #12
  407f36:	dd08      	ble.n	407f4a <__adddf3+0x16a>
  407f38:	f102 0c14 	add.w	ip, r2, #20
  407f3c:	f1c2 020c 	rsb	r2, r2, #12
  407f40:	fa01 f00c 	lsl.w	r0, r1, ip
  407f44:	fa21 f102 	lsr.w	r1, r1, r2
  407f48:	e00c      	b.n	407f64 <__adddf3+0x184>
  407f4a:	f102 0214 	add.w	r2, r2, #20
  407f4e:	bfd8      	it	le
  407f50:	f1c2 0c20 	rsble	ip, r2, #32
  407f54:	fa01 f102 	lsl.w	r1, r1, r2
  407f58:	fa20 fc0c 	lsr.w	ip, r0, ip
  407f5c:	bfdc      	itt	le
  407f5e:	ea41 010c 	orrle.w	r1, r1, ip
  407f62:	4090      	lslle	r0, r2
  407f64:	1ae4      	subs	r4, r4, r3
  407f66:	bfa2      	ittt	ge
  407f68:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  407f6c:	4329      	orrge	r1, r5
  407f6e:	bd30      	popge	{r4, r5, pc}
  407f70:	ea6f 0404 	mvn.w	r4, r4
  407f74:	3c1f      	subs	r4, #31
  407f76:	da1c      	bge.n	407fb2 <__adddf3+0x1d2>
  407f78:	340c      	adds	r4, #12
  407f7a:	dc0e      	bgt.n	407f9a <__adddf3+0x1ba>
  407f7c:	f104 0414 	add.w	r4, r4, #20
  407f80:	f1c4 0220 	rsb	r2, r4, #32
  407f84:	fa20 f004 	lsr.w	r0, r0, r4
  407f88:	fa01 f302 	lsl.w	r3, r1, r2
  407f8c:	ea40 0003 	orr.w	r0, r0, r3
  407f90:	fa21 f304 	lsr.w	r3, r1, r4
  407f94:	ea45 0103 	orr.w	r1, r5, r3
  407f98:	bd30      	pop	{r4, r5, pc}
  407f9a:	f1c4 040c 	rsb	r4, r4, #12
  407f9e:	f1c4 0220 	rsb	r2, r4, #32
  407fa2:	fa20 f002 	lsr.w	r0, r0, r2
  407fa6:	fa01 f304 	lsl.w	r3, r1, r4
  407faa:	ea40 0003 	orr.w	r0, r0, r3
  407fae:	4629      	mov	r1, r5
  407fb0:	bd30      	pop	{r4, r5, pc}
  407fb2:	fa21 f004 	lsr.w	r0, r1, r4
  407fb6:	4629      	mov	r1, r5
  407fb8:	bd30      	pop	{r4, r5, pc}
  407fba:	f094 0f00 	teq	r4, #0
  407fbe:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  407fc2:	bf06      	itte	eq
  407fc4:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  407fc8:	3401      	addeq	r4, #1
  407fca:	3d01      	subne	r5, #1
  407fcc:	e74e      	b.n	407e6c <__adddf3+0x8c>
  407fce:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  407fd2:	bf18      	it	ne
  407fd4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  407fd8:	d029      	beq.n	40802e <__adddf3+0x24e>
  407fda:	ea94 0f05 	teq	r4, r5
  407fde:	bf08      	it	eq
  407fe0:	ea90 0f02 	teqeq	r0, r2
  407fe4:	d005      	beq.n	407ff2 <__adddf3+0x212>
  407fe6:	ea54 0c00 	orrs.w	ip, r4, r0
  407fea:	bf04      	itt	eq
  407fec:	4619      	moveq	r1, r3
  407fee:	4610      	moveq	r0, r2
  407ff0:	bd30      	pop	{r4, r5, pc}
  407ff2:	ea91 0f03 	teq	r1, r3
  407ff6:	bf1e      	ittt	ne
  407ff8:	2100      	movne	r1, #0
  407ffa:	2000      	movne	r0, #0
  407ffc:	bd30      	popne	{r4, r5, pc}
  407ffe:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  408002:	d105      	bne.n	408010 <__adddf3+0x230>
  408004:	0040      	lsls	r0, r0, #1
  408006:	4149      	adcs	r1, r1
  408008:	bf28      	it	cs
  40800a:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  40800e:	bd30      	pop	{r4, r5, pc}
  408010:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  408014:	bf3c      	itt	cc
  408016:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  40801a:	bd30      	popcc	{r4, r5, pc}
  40801c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  408020:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  408024:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408028:	f04f 0000 	mov.w	r0, #0
  40802c:	bd30      	pop	{r4, r5, pc}
  40802e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  408032:	bf1a      	itte	ne
  408034:	4619      	movne	r1, r3
  408036:	4610      	movne	r0, r2
  408038:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  40803c:	bf1c      	itt	ne
  40803e:	460b      	movne	r3, r1
  408040:	4602      	movne	r2, r0
  408042:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408046:	bf06      	itte	eq
  408048:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  40804c:	ea91 0f03 	teqeq	r1, r3
  408050:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  408054:	bd30      	pop	{r4, r5, pc}
  408056:	bf00      	nop

00408058 <__aeabi_ui2d>:
  408058:	f090 0f00 	teq	r0, #0
  40805c:	bf04      	itt	eq
  40805e:	2100      	moveq	r1, #0
  408060:	4770      	bxeq	lr
  408062:	b530      	push	{r4, r5, lr}
  408064:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408068:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40806c:	f04f 0500 	mov.w	r5, #0
  408070:	f04f 0100 	mov.w	r1, #0
  408074:	e750      	b.n	407f18 <__adddf3+0x138>
  408076:	bf00      	nop

00408078 <__aeabi_i2d>:
  408078:	f090 0f00 	teq	r0, #0
  40807c:	bf04      	itt	eq
  40807e:	2100      	moveq	r1, #0
  408080:	4770      	bxeq	lr
  408082:	b530      	push	{r4, r5, lr}
  408084:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408088:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40808c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  408090:	bf48      	it	mi
  408092:	4240      	negmi	r0, r0
  408094:	f04f 0100 	mov.w	r1, #0
  408098:	e73e      	b.n	407f18 <__adddf3+0x138>
  40809a:	bf00      	nop

0040809c <__aeabi_f2d>:
  40809c:	0042      	lsls	r2, r0, #1
  40809e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  4080a2:	ea4f 0131 	mov.w	r1, r1, rrx
  4080a6:	ea4f 7002 	mov.w	r0, r2, lsl #28
  4080aa:	bf1f      	itttt	ne
  4080ac:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  4080b0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4080b4:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  4080b8:	4770      	bxne	lr
  4080ba:	f092 0f00 	teq	r2, #0
  4080be:	bf14      	ite	ne
  4080c0:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  4080c4:	4770      	bxeq	lr
  4080c6:	b530      	push	{r4, r5, lr}
  4080c8:	f44f 7460 	mov.w	r4, #896	; 0x380
  4080cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4080d0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  4080d4:	e720      	b.n	407f18 <__adddf3+0x138>
  4080d6:	bf00      	nop

004080d8 <__aeabi_ul2d>:
  4080d8:	ea50 0201 	orrs.w	r2, r0, r1
  4080dc:	bf08      	it	eq
  4080de:	4770      	bxeq	lr
  4080e0:	b530      	push	{r4, r5, lr}
  4080e2:	f04f 0500 	mov.w	r5, #0
  4080e6:	e00a      	b.n	4080fe <__aeabi_l2d+0x16>

004080e8 <__aeabi_l2d>:
  4080e8:	ea50 0201 	orrs.w	r2, r0, r1
  4080ec:	bf08      	it	eq
  4080ee:	4770      	bxeq	lr
  4080f0:	b530      	push	{r4, r5, lr}
  4080f2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4080f6:	d502      	bpl.n	4080fe <__aeabi_l2d+0x16>
  4080f8:	4240      	negs	r0, r0
  4080fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4080fe:	f44f 6480 	mov.w	r4, #1024	; 0x400
  408102:	f104 0432 	add.w	r4, r4, #50	; 0x32
  408106:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  40810a:	f43f aedc 	beq.w	407ec6 <__adddf3+0xe6>
  40810e:	f04f 0203 	mov.w	r2, #3
  408112:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  408116:	bf18      	it	ne
  408118:	3203      	addne	r2, #3
  40811a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  40811e:	bf18      	it	ne
  408120:	3203      	addne	r2, #3
  408122:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  408126:	f1c2 0320 	rsb	r3, r2, #32
  40812a:	fa00 fc03 	lsl.w	ip, r0, r3
  40812e:	fa20 f002 	lsr.w	r0, r0, r2
  408132:	fa01 fe03 	lsl.w	lr, r1, r3
  408136:	ea40 000e 	orr.w	r0, r0, lr
  40813a:	fa21 f102 	lsr.w	r1, r1, r2
  40813e:	4414      	add	r4, r2
  408140:	e6c1      	b.n	407ec6 <__adddf3+0xe6>
  408142:	bf00      	nop

00408144 <__aeabi_dmul>:
  408144:	b570      	push	{r4, r5, r6, lr}
  408146:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40814a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  40814e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  408152:	bf1d      	ittte	ne
  408154:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  408158:	ea94 0f0c 	teqne	r4, ip
  40815c:	ea95 0f0c 	teqne	r5, ip
  408160:	f000 f8de 	bleq	408320 <__aeabi_dmul+0x1dc>
  408164:	442c      	add	r4, r5
  408166:	ea81 0603 	eor.w	r6, r1, r3
  40816a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40816e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  408172:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  408176:	bf18      	it	ne
  408178:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40817c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  408180:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  408184:	d038      	beq.n	4081f8 <__aeabi_dmul+0xb4>
  408186:	fba0 ce02 	umull	ip, lr, r0, r2
  40818a:	f04f 0500 	mov.w	r5, #0
  40818e:	fbe1 e502 	umlal	lr, r5, r1, r2
  408192:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  408196:	fbe0 e503 	umlal	lr, r5, r0, r3
  40819a:	f04f 0600 	mov.w	r6, #0
  40819e:	fbe1 5603 	umlal	r5, r6, r1, r3
  4081a2:	f09c 0f00 	teq	ip, #0
  4081a6:	bf18      	it	ne
  4081a8:	f04e 0e01 	orrne.w	lr, lr, #1
  4081ac:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  4081b0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  4081b4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  4081b8:	d204      	bcs.n	4081c4 <__aeabi_dmul+0x80>
  4081ba:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  4081be:	416d      	adcs	r5, r5
  4081c0:	eb46 0606 	adc.w	r6, r6, r6
  4081c4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  4081c8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  4081cc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  4081d0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  4081d4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  4081d8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4081dc:	bf88      	it	hi
  4081de:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4081e2:	d81e      	bhi.n	408222 <__aeabi_dmul+0xde>
  4081e4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  4081e8:	bf08      	it	eq
  4081ea:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  4081ee:	f150 0000 	adcs.w	r0, r0, #0
  4081f2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4081f6:	bd70      	pop	{r4, r5, r6, pc}
  4081f8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4081fc:	ea46 0101 	orr.w	r1, r6, r1
  408200:	ea40 0002 	orr.w	r0, r0, r2
  408204:	ea81 0103 	eor.w	r1, r1, r3
  408208:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  40820c:	bfc2      	ittt	gt
  40820e:	ebd4 050c 	rsbsgt	r5, r4, ip
  408212:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  408216:	bd70      	popgt	{r4, r5, r6, pc}
  408218:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  40821c:	f04f 0e00 	mov.w	lr, #0
  408220:	3c01      	subs	r4, #1
  408222:	f300 80ab 	bgt.w	40837c <__aeabi_dmul+0x238>
  408226:	f114 0f36 	cmn.w	r4, #54	; 0x36
  40822a:	bfde      	ittt	le
  40822c:	2000      	movle	r0, #0
  40822e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  408232:	bd70      	pople	{r4, r5, r6, pc}
  408234:	f1c4 0400 	rsb	r4, r4, #0
  408238:	3c20      	subs	r4, #32
  40823a:	da35      	bge.n	4082a8 <__aeabi_dmul+0x164>
  40823c:	340c      	adds	r4, #12
  40823e:	dc1b      	bgt.n	408278 <__aeabi_dmul+0x134>
  408240:	f104 0414 	add.w	r4, r4, #20
  408244:	f1c4 0520 	rsb	r5, r4, #32
  408248:	fa00 f305 	lsl.w	r3, r0, r5
  40824c:	fa20 f004 	lsr.w	r0, r0, r4
  408250:	fa01 f205 	lsl.w	r2, r1, r5
  408254:	ea40 0002 	orr.w	r0, r0, r2
  408258:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40825c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  408260:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408264:	fa21 f604 	lsr.w	r6, r1, r4
  408268:	eb42 0106 	adc.w	r1, r2, r6
  40826c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  408270:	bf08      	it	eq
  408272:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  408276:	bd70      	pop	{r4, r5, r6, pc}
  408278:	f1c4 040c 	rsb	r4, r4, #12
  40827c:	f1c4 0520 	rsb	r5, r4, #32
  408280:	fa00 f304 	lsl.w	r3, r0, r4
  408284:	fa20 f005 	lsr.w	r0, r0, r5
  408288:	fa01 f204 	lsl.w	r2, r1, r4
  40828c:	ea40 0002 	orr.w	r0, r0, r2
  408290:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408294:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  408298:	f141 0100 	adc.w	r1, r1, #0
  40829c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4082a0:	bf08      	it	eq
  4082a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4082a6:	bd70      	pop	{r4, r5, r6, pc}
  4082a8:	f1c4 0520 	rsb	r5, r4, #32
  4082ac:	fa00 f205 	lsl.w	r2, r0, r5
  4082b0:	ea4e 0e02 	orr.w	lr, lr, r2
  4082b4:	fa20 f304 	lsr.w	r3, r0, r4
  4082b8:	fa01 f205 	lsl.w	r2, r1, r5
  4082bc:	ea43 0302 	orr.w	r3, r3, r2
  4082c0:	fa21 f004 	lsr.w	r0, r1, r4
  4082c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4082c8:	fa21 f204 	lsr.w	r2, r1, r4
  4082cc:	ea20 0002 	bic.w	r0, r0, r2
  4082d0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  4082d4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  4082d8:	bf08      	it	eq
  4082da:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  4082de:	bd70      	pop	{r4, r5, r6, pc}
  4082e0:	f094 0f00 	teq	r4, #0
  4082e4:	d10f      	bne.n	408306 <__aeabi_dmul+0x1c2>
  4082e6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  4082ea:	0040      	lsls	r0, r0, #1
  4082ec:	eb41 0101 	adc.w	r1, r1, r1
  4082f0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4082f4:	bf08      	it	eq
  4082f6:	3c01      	subeq	r4, #1
  4082f8:	d0f7      	beq.n	4082ea <__aeabi_dmul+0x1a6>
  4082fa:	ea41 0106 	orr.w	r1, r1, r6
  4082fe:	f095 0f00 	teq	r5, #0
  408302:	bf18      	it	ne
  408304:	4770      	bxne	lr
  408306:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  40830a:	0052      	lsls	r2, r2, #1
  40830c:	eb43 0303 	adc.w	r3, r3, r3
  408310:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  408314:	bf08      	it	eq
  408316:	3d01      	subeq	r5, #1
  408318:	d0f7      	beq.n	40830a <__aeabi_dmul+0x1c6>
  40831a:	ea43 0306 	orr.w	r3, r3, r6
  40831e:	4770      	bx	lr
  408320:	ea94 0f0c 	teq	r4, ip
  408324:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  408328:	bf18      	it	ne
  40832a:	ea95 0f0c 	teqne	r5, ip
  40832e:	d00c      	beq.n	40834a <__aeabi_dmul+0x206>
  408330:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  408334:	bf18      	it	ne
  408336:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  40833a:	d1d1      	bne.n	4082e0 <__aeabi_dmul+0x19c>
  40833c:	ea81 0103 	eor.w	r1, r1, r3
  408340:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408344:	f04f 0000 	mov.w	r0, #0
  408348:	bd70      	pop	{r4, r5, r6, pc}
  40834a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40834e:	bf06      	itte	eq
  408350:	4610      	moveq	r0, r2
  408352:	4619      	moveq	r1, r3
  408354:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408358:	d019      	beq.n	40838e <__aeabi_dmul+0x24a>
  40835a:	ea94 0f0c 	teq	r4, ip
  40835e:	d102      	bne.n	408366 <__aeabi_dmul+0x222>
  408360:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  408364:	d113      	bne.n	40838e <__aeabi_dmul+0x24a>
  408366:	ea95 0f0c 	teq	r5, ip
  40836a:	d105      	bne.n	408378 <__aeabi_dmul+0x234>
  40836c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  408370:	bf1c      	itt	ne
  408372:	4610      	movne	r0, r2
  408374:	4619      	movne	r1, r3
  408376:	d10a      	bne.n	40838e <__aeabi_dmul+0x24a>
  408378:	ea81 0103 	eor.w	r1, r1, r3
  40837c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  408380:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408384:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  408388:	f04f 0000 	mov.w	r0, #0
  40838c:	bd70      	pop	{r4, r5, r6, pc}
  40838e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  408392:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  408396:	bd70      	pop	{r4, r5, r6, pc}

00408398 <__aeabi_ddiv>:
  408398:	b570      	push	{r4, r5, r6, lr}
  40839a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40839e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4083a2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  4083a6:	bf1d      	ittte	ne
  4083a8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  4083ac:	ea94 0f0c 	teqne	r4, ip
  4083b0:	ea95 0f0c 	teqne	r5, ip
  4083b4:	f000 f8a7 	bleq	408506 <__aeabi_ddiv+0x16e>
  4083b8:	eba4 0405 	sub.w	r4, r4, r5
  4083bc:	ea81 0e03 	eor.w	lr, r1, r3
  4083c0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4083c4:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4083c8:	f000 8088 	beq.w	4084dc <__aeabi_ddiv+0x144>
  4083cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
  4083d0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  4083d4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  4083d8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  4083dc:	ea4f 2202 	mov.w	r2, r2, lsl #8
  4083e0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  4083e4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  4083e8:	ea4f 2600 	mov.w	r6, r0, lsl #8
  4083ec:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4083f0:	429d      	cmp	r5, r3
  4083f2:	bf08      	it	eq
  4083f4:	4296      	cmpeq	r6, r2
  4083f6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4083fa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4083fe:	d202      	bcs.n	408406 <__aeabi_ddiv+0x6e>
  408400:	085b      	lsrs	r3, r3, #1
  408402:	ea4f 0232 	mov.w	r2, r2, rrx
  408406:	1ab6      	subs	r6, r6, r2
  408408:	eb65 0503 	sbc.w	r5, r5, r3
  40840c:	085b      	lsrs	r3, r3, #1
  40840e:	ea4f 0232 	mov.w	r2, r2, rrx
  408412:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  408416:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  40841a:	ebb6 0e02 	subs.w	lr, r6, r2
  40841e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408422:	bf22      	ittt	cs
  408424:	1ab6      	subcs	r6, r6, r2
  408426:	4675      	movcs	r5, lr
  408428:	ea40 000c 	orrcs.w	r0, r0, ip
  40842c:	085b      	lsrs	r3, r3, #1
  40842e:	ea4f 0232 	mov.w	r2, r2, rrx
  408432:	ebb6 0e02 	subs.w	lr, r6, r2
  408436:	eb75 0e03 	sbcs.w	lr, r5, r3
  40843a:	bf22      	ittt	cs
  40843c:	1ab6      	subcs	r6, r6, r2
  40843e:	4675      	movcs	r5, lr
  408440:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  408444:	085b      	lsrs	r3, r3, #1
  408446:	ea4f 0232 	mov.w	r2, r2, rrx
  40844a:	ebb6 0e02 	subs.w	lr, r6, r2
  40844e:	eb75 0e03 	sbcs.w	lr, r5, r3
  408452:	bf22      	ittt	cs
  408454:	1ab6      	subcs	r6, r6, r2
  408456:	4675      	movcs	r5, lr
  408458:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40845c:	085b      	lsrs	r3, r3, #1
  40845e:	ea4f 0232 	mov.w	r2, r2, rrx
  408462:	ebb6 0e02 	subs.w	lr, r6, r2
  408466:	eb75 0e03 	sbcs.w	lr, r5, r3
  40846a:	bf22      	ittt	cs
  40846c:	1ab6      	subcs	r6, r6, r2
  40846e:	4675      	movcs	r5, lr
  408470:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  408474:	ea55 0e06 	orrs.w	lr, r5, r6
  408478:	d018      	beq.n	4084ac <__aeabi_ddiv+0x114>
  40847a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40847e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  408482:	ea4f 1606 	mov.w	r6, r6, lsl #4
  408486:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40848a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40848e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  408492:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  408496:	d1c0      	bne.n	40841a <__aeabi_ddiv+0x82>
  408498:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40849c:	d10b      	bne.n	4084b6 <__aeabi_ddiv+0x11e>
  40849e:	ea41 0100 	orr.w	r1, r1, r0
  4084a2:	f04f 0000 	mov.w	r0, #0
  4084a6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  4084aa:	e7b6      	b.n	40841a <__aeabi_ddiv+0x82>
  4084ac:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4084b0:	bf04      	itt	eq
  4084b2:	4301      	orreq	r1, r0
  4084b4:	2000      	moveq	r0, #0
  4084b6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  4084ba:	bf88      	it	hi
  4084bc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  4084c0:	f63f aeaf 	bhi.w	408222 <__aeabi_dmul+0xde>
  4084c4:	ebb5 0c03 	subs.w	ip, r5, r3
  4084c8:	bf04      	itt	eq
  4084ca:	ebb6 0c02 	subseq.w	ip, r6, r2
  4084ce:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4084d2:	f150 0000 	adcs.w	r0, r0, #0
  4084d6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4084da:	bd70      	pop	{r4, r5, r6, pc}
  4084dc:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  4084e0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  4084e4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  4084e8:	bfc2      	ittt	gt
  4084ea:	ebd4 050c 	rsbsgt	r5, r4, ip
  4084ee:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4084f2:	bd70      	popgt	{r4, r5, r6, pc}
  4084f4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4084f8:	f04f 0e00 	mov.w	lr, #0
  4084fc:	3c01      	subs	r4, #1
  4084fe:	e690      	b.n	408222 <__aeabi_dmul+0xde>
  408500:	ea45 0e06 	orr.w	lr, r5, r6
  408504:	e68d      	b.n	408222 <__aeabi_dmul+0xde>
  408506:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  40850a:	ea94 0f0c 	teq	r4, ip
  40850e:	bf08      	it	eq
  408510:	ea95 0f0c 	teqeq	r5, ip
  408514:	f43f af3b 	beq.w	40838e <__aeabi_dmul+0x24a>
  408518:	ea94 0f0c 	teq	r4, ip
  40851c:	d10a      	bne.n	408534 <__aeabi_ddiv+0x19c>
  40851e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  408522:	f47f af34 	bne.w	40838e <__aeabi_dmul+0x24a>
  408526:	ea95 0f0c 	teq	r5, ip
  40852a:	f47f af25 	bne.w	408378 <__aeabi_dmul+0x234>
  40852e:	4610      	mov	r0, r2
  408530:	4619      	mov	r1, r3
  408532:	e72c      	b.n	40838e <__aeabi_dmul+0x24a>
  408534:	ea95 0f0c 	teq	r5, ip
  408538:	d106      	bne.n	408548 <__aeabi_ddiv+0x1b0>
  40853a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  40853e:	f43f aefd 	beq.w	40833c <__aeabi_dmul+0x1f8>
  408542:	4610      	mov	r0, r2
  408544:	4619      	mov	r1, r3
  408546:	e722      	b.n	40838e <__aeabi_dmul+0x24a>
  408548:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  40854c:	bf18      	it	ne
  40854e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  408552:	f47f aec5 	bne.w	4082e0 <__aeabi_dmul+0x19c>
  408556:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  40855a:	f47f af0d 	bne.w	408378 <__aeabi_dmul+0x234>
  40855e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  408562:	f47f aeeb 	bne.w	40833c <__aeabi_dmul+0x1f8>
  408566:	e712      	b.n	40838e <__aeabi_dmul+0x24a>

00408568 <__gedf2>:
  408568:	f04f 3cff 	mov.w	ip, #4294967295
  40856c:	e006      	b.n	40857c <__cmpdf2+0x4>
  40856e:	bf00      	nop

00408570 <__ledf2>:
  408570:	f04f 0c01 	mov.w	ip, #1
  408574:	e002      	b.n	40857c <__cmpdf2+0x4>
  408576:	bf00      	nop

00408578 <__cmpdf2>:
  408578:	f04f 0c01 	mov.w	ip, #1
  40857c:	f84d cd04 	str.w	ip, [sp, #-4]!
  408580:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  408584:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408588:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40858c:	bf18      	it	ne
  40858e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  408592:	d01b      	beq.n	4085cc <__cmpdf2+0x54>
  408594:	b001      	add	sp, #4
  408596:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  40859a:	bf0c      	ite	eq
  40859c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  4085a0:	ea91 0f03 	teqne	r1, r3
  4085a4:	bf02      	ittt	eq
  4085a6:	ea90 0f02 	teqeq	r0, r2
  4085aa:	2000      	moveq	r0, #0
  4085ac:	4770      	bxeq	lr
  4085ae:	f110 0f00 	cmn.w	r0, #0
  4085b2:	ea91 0f03 	teq	r1, r3
  4085b6:	bf58      	it	pl
  4085b8:	4299      	cmppl	r1, r3
  4085ba:	bf08      	it	eq
  4085bc:	4290      	cmpeq	r0, r2
  4085be:	bf2c      	ite	cs
  4085c0:	17d8      	asrcs	r0, r3, #31
  4085c2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  4085c6:	f040 0001 	orr.w	r0, r0, #1
  4085ca:	4770      	bx	lr
  4085cc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  4085d0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085d4:	d102      	bne.n	4085dc <__cmpdf2+0x64>
  4085d6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  4085da:	d107      	bne.n	4085ec <__cmpdf2+0x74>
  4085dc:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  4085e0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  4085e4:	d1d6      	bne.n	408594 <__cmpdf2+0x1c>
  4085e6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  4085ea:	d0d3      	beq.n	408594 <__cmpdf2+0x1c>
  4085ec:	f85d 0b04 	ldr.w	r0, [sp], #4
  4085f0:	4770      	bx	lr
  4085f2:	bf00      	nop

004085f4 <__aeabi_cdrcmple>:
  4085f4:	4684      	mov	ip, r0
  4085f6:	4610      	mov	r0, r2
  4085f8:	4662      	mov	r2, ip
  4085fa:	468c      	mov	ip, r1
  4085fc:	4619      	mov	r1, r3
  4085fe:	4663      	mov	r3, ip
  408600:	e000      	b.n	408604 <__aeabi_cdcmpeq>
  408602:	bf00      	nop

00408604 <__aeabi_cdcmpeq>:
  408604:	b501      	push	{r0, lr}
  408606:	f7ff ffb7 	bl	408578 <__cmpdf2>
  40860a:	2800      	cmp	r0, #0
  40860c:	bf48      	it	mi
  40860e:	f110 0f00 	cmnmi.w	r0, #0
  408612:	bd01      	pop	{r0, pc}

00408614 <__aeabi_dcmpeq>:
  408614:	f84d ed08 	str.w	lr, [sp, #-8]!
  408618:	f7ff fff4 	bl	408604 <__aeabi_cdcmpeq>
  40861c:	bf0c      	ite	eq
  40861e:	2001      	moveq	r0, #1
  408620:	2000      	movne	r0, #0
  408622:	f85d fb08 	ldr.w	pc, [sp], #8
  408626:	bf00      	nop

00408628 <__aeabi_dcmplt>:
  408628:	f84d ed08 	str.w	lr, [sp, #-8]!
  40862c:	f7ff ffea 	bl	408604 <__aeabi_cdcmpeq>
  408630:	bf34      	ite	cc
  408632:	2001      	movcc	r0, #1
  408634:	2000      	movcs	r0, #0
  408636:	f85d fb08 	ldr.w	pc, [sp], #8
  40863a:	bf00      	nop

0040863c <__aeabi_dcmple>:
  40863c:	f84d ed08 	str.w	lr, [sp, #-8]!
  408640:	f7ff ffe0 	bl	408604 <__aeabi_cdcmpeq>
  408644:	bf94      	ite	ls
  408646:	2001      	movls	r0, #1
  408648:	2000      	movhi	r0, #0
  40864a:	f85d fb08 	ldr.w	pc, [sp], #8
  40864e:	bf00      	nop

00408650 <__aeabi_dcmpge>:
  408650:	f84d ed08 	str.w	lr, [sp, #-8]!
  408654:	f7ff ffce 	bl	4085f4 <__aeabi_cdrcmple>
  408658:	bf94      	ite	ls
  40865a:	2001      	movls	r0, #1
  40865c:	2000      	movhi	r0, #0
  40865e:	f85d fb08 	ldr.w	pc, [sp], #8
  408662:	bf00      	nop

00408664 <__aeabi_dcmpgt>:
  408664:	f84d ed08 	str.w	lr, [sp, #-8]!
  408668:	f7ff ffc4 	bl	4085f4 <__aeabi_cdrcmple>
  40866c:	bf34      	ite	cc
  40866e:	2001      	movcc	r0, #1
  408670:	2000      	movcs	r0, #0
  408672:	f85d fb08 	ldr.w	pc, [sp], #8
  408676:	bf00      	nop

00408678 <__aeabi_dcmpun>:
  408678:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  40867c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408680:	d102      	bne.n	408688 <__aeabi_dcmpun+0x10>
  408682:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  408686:	d10a      	bne.n	40869e <__aeabi_dcmpun+0x26>
  408688:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  40868c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  408690:	d102      	bne.n	408698 <__aeabi_dcmpun+0x20>
  408692:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  408696:	d102      	bne.n	40869e <__aeabi_dcmpun+0x26>
  408698:	f04f 0000 	mov.w	r0, #0
  40869c:	4770      	bx	lr
  40869e:	f04f 0001 	mov.w	r0, #1
  4086a2:	4770      	bx	lr

004086a4 <__aeabi_d2iz>:
  4086a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4086a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4086ac:	d215      	bcs.n	4086da <__aeabi_d2iz+0x36>
  4086ae:	d511      	bpl.n	4086d4 <__aeabi_d2iz+0x30>
  4086b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  4086b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  4086b8:	d912      	bls.n	4086e0 <__aeabi_d2iz+0x3c>
  4086ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  4086be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  4086c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  4086c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4086ca:	fa23 f002 	lsr.w	r0, r3, r2
  4086ce:	bf18      	it	ne
  4086d0:	4240      	negne	r0, r0
  4086d2:	4770      	bx	lr
  4086d4:	f04f 0000 	mov.w	r0, #0
  4086d8:	4770      	bx	lr
  4086da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  4086de:	d105      	bne.n	4086ec <__aeabi_d2iz+0x48>
  4086e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  4086e4:	bf08      	it	eq
  4086e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  4086ea:	4770      	bx	lr
  4086ec:	f04f 0000 	mov.w	r0, #0
  4086f0:	4770      	bx	lr
  4086f2:	bf00      	nop
  4086f4:	0001c200 	.word	0x0001c200
  4086f8:	000000c0 	.word	0x000000c0
  4086fc:	00000800 	.word	0x00000800
  408700:	00000000 	.word	0x00000000
  408704:	00005441 	.word	0x00005441
  408708:	522b5441 	.word	0x522b5441
  40870c:	54455345 	.word	0x54455345
  408710:	00000000 	.word	0x00000000
  408714:	492b5441 	.word	0x492b5441
  408718:	31454d4d 	.word	0x31454d4d
  40871c:	00000000 	.word	0x00000000
  408720:	4e2b5441 	.word	0x4e2b5441
  408724:	70454d41 	.word	0x70454d41
  408728:	6f6c7561 	.word	0x6f6c7561
  40872c:	00000000 	.word	0x00000000
  408730:	522b5441 	.word	0x522b5441
  408734:	31454c4f 	.word	0x31454c4f
  408738:	00000000 	.word	0x00000000
  40873c:	442b5441 	.word	0x442b5441
  408740:	3f435349 	.word	0x3f435349
  408744:	00000000 	.word	0x00000000
  408748:	432b5441 	.word	0x432b5441
  40874c:	34444e4f 	.word	0x34444e4f
  408750:	39333633 	.word	0x39333633
  408754:	46423844 	.word	0x46423844
  408758:	00004536 	.word	0x00004536
  40875c:	20616c4f 	.word	0x20616c4f
  408760:	65636f56 	.word	0x65636f56
  408764:	00000000 	.word	0x00000000
  408768:	0a207325 	.word	0x0a207325
  40876c:	00000000 	.word	0x00000000
  408770:	20e16c4f 	.word	0x20e16c4f
  408774:	ea636f56 	.word	0xea636f56
  408778:	00000a20 	.word	0x00000a20

0040877c <_global_impure_ptr>:
  40877c:	20400018 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  40878c:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  40879c:	46454443 00000000 33323130 37363534     CDEF....01234567
  4087ac:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  4087bc:	0000296c 00000030                       l)..0...

004087c4 <blanks.7223>:
  4087c4:	20202020 20202020 20202020 20202020                     

004087d4 <zeroes.7224>:
  4087d4:	30303030 30303030 30303030 30303030     0000000000000000

004087e4 <blanks.7217>:
  4087e4:	20202020 20202020 20202020 20202020                     

004087f4 <zeroes.7218>:
  4087f4:	30303030 30303030 30303030 30303030     0000000000000000
  408804:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  408814:	00000043 49534f50 00000058 0000002e     C...POSIX.......
  408824:	00000000                                ....

00408828 <__mprec_bigtens>:
  408828:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  408838:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  408848:	7f73bf3c 75154fdd                       <.s..O.u

00408850 <__mprec_tens>:
  408850:	00000000 3ff00000 00000000 40240000     .......?......$@
  408860:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  408870:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  408880:	00000000 412e8480 00000000 416312d0     .......A......cA
  408890:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  4088a0:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  4088b0:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  4088c0:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  4088d0:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  4088e0:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  4088f0:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  408900:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  408910:	79d99db4 44ea7843                       ...yCx.D

00408918 <p05.6055>:
  408918:	00000005 00000019 0000007d              ........}...

00408924 <_ctype_>:
  408924:	20202000 20202020 28282020 20282828     .         ((((( 
  408934:	20202020 20202020 20202020 20202020                     
  408944:	10108820 10101010 10101010 10101010      ...............
  408954:	04040410 04040404 10040404 10101010     ................
  408964:	41411010 41414141 01010101 01010101     ..AAAAAA........
  408974:	01010101 01010101 01010101 10101010     ................
  408984:	42421010 42424242 02020202 02020202     ..BBBBBB........
  408994:	02020202 02020202 02020202 10101010     ................
  4089a4:	00000020 00000000 00000000 00000000      ...............
	...

00408a28 <_init>:
  408a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408a2a:	bf00      	nop
  408a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408a2e:	bc08      	pop	{r3}
  408a30:	469e      	mov	lr, r3
  408a32:	4770      	bx	lr

00408a34 <__init_array_start>:
  408a34:	00404b9d 	.word	0x00404b9d

00408a38 <__frame_dummy_init_array_entry>:
  408a38:	00400165                                e.@.

00408a3c <_fini>:
  408a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408a3e:	bf00      	nop
  408a40:	bcf8      	pop	{r3, r4, r5, r6, r7}
  408a42:	bc08      	pop	{r3}
  408a44:	469e      	mov	lr, r3
  408a46:	4770      	bx	lr

00408a48 <__fini_array_start>:
  408a48:	00400141 	.word	0x00400141

Disassembly of section .relocate:

20400000 <portable_delay_cycles>:
RAMFUNC
void portable_delay_cycles(unsigned long n)
{
	UNUSED(n);

	__asm (
20400000:	f3bf 8f5f 	dmb	sy
20400004:	3801      	subs	r0, #1
20400006:	d1fb      	bne.n	20400000 <portable_delay_cycles>
20400008:	4770      	bx	lr

2040000a <g_interrupt_enabled>:
2040000a:	0001                                        ..

2040000c <SystemCoreClock>:
2040000c:	0900 003d                                   ..=.

20400010 <_impure_ptr>:
20400010:	0018 2040 0000 0000                         ..@ ....

20400018 <impure_data>:
20400018:	0000 0000 0304 2040 036c 2040 03d4 2040     ......@ l.@ ..@ 
	...
204000c0:	0001 0000 0000 0000 330e abcd 1234 e66d     .........3..4.m.
204000d0:	deec 0005 000b 0000 0000 0000 0000 0000     ................
	...

20400440 <__atexit_recursive_mutex>:
20400440:	0a98 2040                                   ..@ 

20400444 <__global_locale>:
20400444:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400464:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400484:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004a4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004c4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
204004e4:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400504:	0043 0000 0000 0000 0000 0000 0000 0000     C...............
	...
20400524:	7add 0040 6b31 0040 0000 0000 8924 0040     .z@.1k@.....$.@.
20400534:	8820 0040 87a0 0040 87a0 0040 87a0 0040      .@...@...@...@.
20400544:	87a0 0040 87a0 0040 87a0 0040 87a0 0040     ..@...@...@...@.
20400554:	87a0 0040 87a0 0040 ffff ffff ffff ffff     ..@...@.........
20400564:	ffff ffff ffff 0000 0001 5341 4943 0049     ..........ASCII.
	...
2040058c:	0000 5341 4943 0049 0000 0000 0000 0000     ..ASCII.........
	...

204005b0 <__malloc_av_>:
	...
204005b8:	05b0 2040 05b0 2040 05b8 2040 05b8 2040     ..@ ..@ ..@ ..@ 
204005c8:	05c0 2040 05c0 2040 05c8 2040 05c8 2040     ..@ ..@ ..@ ..@ 
204005d8:	05d0 2040 05d0 2040 05d8 2040 05d8 2040     ..@ ..@ ..@ ..@ 
204005e8:	05e0 2040 05e0 2040 05e8 2040 05e8 2040     ..@ ..@ ..@ ..@ 
204005f8:	05f0 2040 05f0 2040 05f8 2040 05f8 2040     ..@ ..@ ..@ ..@ 
20400608:	0600 2040 0600 2040 0608 2040 0608 2040     ..@ ..@ ..@ ..@ 
20400618:	0610 2040 0610 2040 0618 2040 0618 2040     ..@ ..@ ..@ ..@ 
20400628:	0620 2040 0620 2040 0628 2040 0628 2040      .@  .@ (.@ (.@ 
20400638:	0630 2040 0630 2040 0638 2040 0638 2040     0.@ 0.@ 8.@ 8.@ 
20400648:	0640 2040 0640 2040 0648 2040 0648 2040     @.@ @.@ H.@ H.@ 
20400658:	0650 2040 0650 2040 0658 2040 0658 2040     P.@ P.@ X.@ X.@ 
20400668:	0660 2040 0660 2040 0668 2040 0668 2040     `.@ `.@ h.@ h.@ 
20400678:	0670 2040 0670 2040 0678 2040 0678 2040     p.@ p.@ x.@ x.@ 
20400688:	0680 2040 0680 2040 0688 2040 0688 2040     ..@ ..@ ..@ ..@ 
20400698:	0690 2040 0690 2040 0698 2040 0698 2040     ..@ ..@ ..@ ..@ 
204006a8:	06a0 2040 06a0 2040 06a8 2040 06a8 2040     ..@ ..@ ..@ ..@ 
204006b8:	06b0 2040 06b0 2040 06b8 2040 06b8 2040     ..@ ..@ ..@ ..@ 
204006c8:	06c0 2040 06c0 2040 06c8 2040 06c8 2040     ..@ ..@ ..@ ..@ 
204006d8:	06d0 2040 06d0 2040 06d8 2040 06d8 2040     ..@ ..@ ..@ ..@ 
204006e8:	06e0 2040 06e0 2040 06e8 2040 06e8 2040     ..@ ..@ ..@ ..@ 
204006f8:	06f0 2040 06f0 2040 06f8 2040 06f8 2040     ..@ ..@ ..@ ..@ 
20400708:	0700 2040 0700 2040 0708 2040 0708 2040     ..@ ..@ ..@ ..@ 
20400718:	0710 2040 0710 2040 0718 2040 0718 2040     ..@ ..@ ..@ ..@ 
20400728:	0720 2040 0720 2040 0728 2040 0728 2040      .@  .@ (.@ (.@ 
20400738:	0730 2040 0730 2040 0738 2040 0738 2040     0.@ 0.@ 8.@ 8.@ 
20400748:	0740 2040 0740 2040 0748 2040 0748 2040     @.@ @.@ H.@ H.@ 
20400758:	0750 2040 0750 2040 0758 2040 0758 2040     P.@ P.@ X.@ X.@ 
20400768:	0760 2040 0760 2040 0768 2040 0768 2040     `.@ `.@ h.@ h.@ 
20400778:	0770 2040 0770 2040 0778 2040 0778 2040     p.@ p.@ x.@ x.@ 
20400788:	0780 2040 0780 2040 0788 2040 0788 2040     ..@ ..@ ..@ ..@ 
20400798:	0790 2040 0790 2040 0798 2040 0798 2040     ..@ ..@ ..@ ..@ 
204007a8:	07a0 2040 07a0 2040 07a8 2040 07a8 2040     ..@ ..@ ..@ ..@ 
204007b8:	07b0 2040 07b0 2040 07b8 2040 07b8 2040     ..@ ..@ ..@ ..@ 
204007c8:	07c0 2040 07c0 2040 07c8 2040 07c8 2040     ..@ ..@ ..@ ..@ 
204007d8:	07d0 2040 07d0 2040 07d8 2040 07d8 2040     ..@ ..@ ..@ ..@ 
204007e8:	07e0 2040 07e0 2040 07e8 2040 07e8 2040     ..@ ..@ ..@ ..@ 
204007f8:	07f0 2040 07f0 2040 07f8 2040 07f8 2040     ..@ ..@ ..@ ..@ 
20400808:	0800 2040 0800 2040 0808 2040 0808 2040     ..@ ..@ ..@ ..@ 
20400818:	0810 2040 0810 2040 0818 2040 0818 2040     ..@ ..@ ..@ ..@ 
20400828:	0820 2040 0820 2040 0828 2040 0828 2040      .@  .@ (.@ (.@ 
20400838:	0830 2040 0830 2040 0838 2040 0838 2040     0.@ 0.@ 8.@ 8.@ 
20400848:	0840 2040 0840 2040 0848 2040 0848 2040     @.@ @.@ H.@ H.@ 
20400858:	0850 2040 0850 2040 0858 2040 0858 2040     P.@ P.@ X.@ X.@ 
20400868:	0860 2040 0860 2040 0868 2040 0868 2040     `.@ `.@ h.@ h.@ 
20400878:	0870 2040 0870 2040 0878 2040 0878 2040     p.@ p.@ x.@ x.@ 
20400888:	0880 2040 0880 2040 0888 2040 0888 2040     ..@ ..@ ..@ ..@ 
20400898:	0890 2040 0890 2040 0898 2040 0898 2040     ..@ ..@ ..@ ..@ 
204008a8:	08a0 2040 08a0 2040 08a8 2040 08a8 2040     ..@ ..@ ..@ ..@ 
204008b8:	08b0 2040 08b0 2040 08b8 2040 08b8 2040     ..@ ..@ ..@ ..@ 
204008c8:	08c0 2040 08c0 2040 08c8 2040 08c8 2040     ..@ ..@ ..@ ..@ 
204008d8:	08d0 2040 08d0 2040 08d8 2040 08d8 2040     ..@ ..@ ..@ ..@ 
204008e8:	08e0 2040 08e0 2040 08e8 2040 08e8 2040     ..@ ..@ ..@ ..@ 
204008f8:	08f0 2040 08f0 2040 08f8 2040 08f8 2040     ..@ ..@ ..@ ..@ 
20400908:	0900 2040 0900 2040 0908 2040 0908 2040     ..@ ..@ ..@ ..@ 
20400918:	0910 2040 0910 2040 0918 2040 0918 2040     ..@ ..@ ..@ ..@ 
20400928:	0920 2040 0920 2040 0928 2040 0928 2040      .@  .@ (.@ (.@ 
20400938:	0930 2040 0930 2040 0938 2040 0938 2040     0.@ 0.@ 8.@ 8.@ 
20400948:	0940 2040 0940 2040 0948 2040 0948 2040     @.@ @.@ H.@ H.@ 
20400958:	0950 2040 0950 2040 0958 2040 0958 2040     P.@ P.@ X.@ X.@ 
20400968:	0960 2040 0960 2040 0968 2040 0968 2040     `.@ `.@ h.@ h.@ 
20400978:	0970 2040 0970 2040 0978 2040 0978 2040     p.@ p.@ x.@ x.@ 
20400988:	0980 2040 0980 2040 0988 2040 0988 2040     ..@ ..@ ..@ ..@ 
20400998:	0990 2040 0990 2040 0998 2040 0998 2040     ..@ ..@ ..@ ..@ 
204009a8:	09a0 2040 09a0 2040 09a8 2040 09a8 2040     ..@ ..@ ..@ ..@ 

204009b8 <__malloc_sbrk_base>:
204009b8:	ffff ffff                                   ....

204009bc <__malloc_trim_threshold>:
204009bc:	0000 0002                                   ....
