Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Apr  8 00:24:47 2024
| Host         : LAPTOP-NSS21NBQ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: fade_lose_animation/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fade_lose_animation/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: fade_win_animation/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: fade_win_animation/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 204 register/latch pins with no clock driven by root clock pin: flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 825 register/latch pins with no clock driven by root clock pin: flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: flexible_clock_module_6p25m/my_clk_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: game/flexible_clock_1000/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_lose_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: game_over_win_menu/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_1/my_clk_reg/Q (HIGH)

 There are 30 register/latch pins with no clock driven by root clock pin: nolabel_line123/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 37 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_1000/my_clk_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: nolabel_line129/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_100Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: timer/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10Hz/my_clk_reg/Q (HIGH)

 There are 97 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_10kHz/my_clk_reg/Q (HIGH)

 There are 36 register/latch pins with no clock driven by root clock pin: unit/flexible_clock_module_1Hz/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_main_settings/flexible_clock_module_25m/my_clk_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_10/my_clk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: wipe_settings_main/flexible_clock_module_25m/my_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3181 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.159        0.000                      0                 2248        0.029        0.000                      0                 2248        4.500        0.000                       0                  1467  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.159        0.000                      0                 2248        0.029        0.000                      0                 2248        4.500        0.000                       0                  1467  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.159ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 1.777ns (22.562%)  route 6.099ns (77.438%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.702    13.114    nolabel_line123/SS[0]
    SLICE_X9Y99          FDRE                                         r  nolabel_line123/rectangle_border_x_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.441    14.782    nolabel_line123/clk
    SLICE_X9Y99          FDRE                                         r  nolabel_line123/rectangle_border_x_reg[0]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X9Y99          FDRE (Setup_fdre_C_R)       -0.660    14.273    nolabel_line123/rectangle_border_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.159ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.876ns  (logic 1.777ns (22.562%)  route 6.099ns (77.438%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.702    13.114    nolabel_line123/SS[0]
    SLICE_X9Y99          FDSE                                         r  nolabel_line123/rectangle_border_x_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.441    14.782    nolabel_line123/clk
    SLICE_X9Y99          FDSE                                         r  nolabel_line123/rectangle_border_x_reg[7]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X9Y99          FDSE (Setup_fdse_C_S)       -0.660    14.273    nolabel_line123/rectangle_border_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.273    
                         arrival time                         -13.114    
  -------------------------------------------------------------------
                         slack                                  1.159    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_y_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 1.777ns (23.025%)  route 5.941ns (76.975%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.544    12.956    nolabel_line123/SS[0]
    SLICE_X8Y96          FDRE                                         r  nolabel_line123/rectangle_border_y_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.440    14.781    nolabel_line123/clk
    SLICE_X8Y96          FDRE                                         r  nolabel_line123/rectangle_border_y_reg[5]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y96          FDRE (Setup_fdre_C_R)       -0.755    14.177    nolabel_line123/rectangle_border_y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.221ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_y_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.718ns  (logic 1.777ns (23.025%)  route 5.941ns (76.975%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.271ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.544    12.956    nolabel_line123/SS[0]
    SLICE_X8Y96          FDSE                                         r  nolabel_line123/rectangle_border_y_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.440    14.781    nolabel_line123/clk
    SLICE_X8Y96          FDSE                                         r  nolabel_line123/rectangle_border_y_reg[7]/C
                         clock pessimism              0.187    14.968    
                         clock uncertainty           -0.035    14.932    
    SLICE_X8Y96          FDSE (Setup_fdse_C_S)       -0.755    14.177    nolabel_line123/rectangle_border_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.177    
                         arrival time                         -12.956    
  -------------------------------------------------------------------
                         slack                                  1.221    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 1.777ns (22.981%)  route 5.956ns (77.019%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.559    12.971    nolabel_line123/SS[0]
    SLICE_X8Y100         FDRE                                         r  nolabel_line123/rectangle_border_x_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.616    14.957    nolabel_line123/clk
    SLICE_X8Y100         FDRE                                         r  nolabel_line123/rectangle_border_x_reg[5]/C
                         clock pessimism              0.196    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.755    14.363    nolabel_line123/rectangle_border_x_reg[5]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.392ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_x_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.733ns  (logic 1.777ns (22.981%)  route 5.956ns (77.019%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.559    12.971    nolabel_line123/SS[0]
    SLICE_X8Y100         FDRE                                         r  nolabel_line123/rectangle_border_x_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.616    14.957    nolabel_line123/clk
    SLICE_X8Y100         FDRE                                         r  nolabel_line123/rectangle_border_x_reg[6]/C
                         clock pessimism              0.196    15.153    
                         clock uncertainty           -0.035    15.118    
    SLICE_X8Y100         FDRE (Setup_fdre_C_R)       -0.755    14.363    nolabel_line123/rectangle_border_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.363    
                         arrival time                         -12.971    
  -------------------------------------------------------------------
                         slack                                  1.392    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_b_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.972ns  (logic 1.777ns (22.291%)  route 6.195ns (77.709%))
  Logic Levels:           7  (LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 r  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 r  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 r  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 f  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 r  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.476    10.944    nolabel_line123/btn_out_reg_1
    SLICE_X9Y99          LUT6 (Prop_lut6_I0_O)        0.124    11.068 r  nolabel_line123/rectangle_border_x[0]_i_3/O
                         net (fo=3, routed)           0.486    11.554    nolabel_line123/rectangle_border_x[0]_i_3_n_0
    SLICE_X8Y99          LUT4 (Prop_lut4_I3_O)        0.124    11.678 r  nolabel_line123/rectangle_border_x[0]_i_1/O
                         net (fo=8, routed)           0.615    12.293    nolabel_line88/rectangle_border_x_reg[0]
    SLICE_X8Y99          LUT5 (Prop_lut5_I2_O)        0.119    12.412 r  nolabel_line88/rectangle_border_y[7]_i_1__1/O
                         net (fo=7, routed)           0.798    13.210    nolabel_line123/SS[0]
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.441    14.782    nolabel_line123/clk
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[7]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y99          FDRE (Setup_fdre_C_D)       -0.276    14.657    nolabel_line123/rectangle_border_b_reg[7]
  -------------------------------------------------------------------
                         required time                         14.657    
                         arrival time                         -13.210    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_a_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.886ns (24.244%)  route 5.893ns (75.756%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 f  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 f  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.647    11.115    nolabel_line88/rectangle_border_x_reg[7]_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I0_O)        0.150    11.265 f  nolabel_line88/rectangle_border_y[7]_i_5/O
                         net (fo=7, routed)           0.912    12.177    nolabel_line88/rectangle_border_y[7]_i_5_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.326    12.503 r  nolabel_line88/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.514    13.018    nolabel_line123/b0
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_a_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.441    14.782    nolabel_line123/clk
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_a_reg[3]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y99          FDRE (Setup_fdre_C_CE)      -0.169    14.764    nolabel_line123/rectangle_border_a_reg[3]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_b_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.886ns (24.244%)  route 5.893ns (75.756%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 f  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 f  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.647    11.115    nolabel_line88/rectangle_border_x_reg[7]_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I0_O)        0.150    11.265 f  nolabel_line88/rectangle_border_y[7]_i_5/O
                         net (fo=7, routed)           0.912    12.177    nolabel_line88/rectangle_border_y[7]_i_5_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.326    12.503 r  nolabel_line88/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.514    13.018    nolabel_line123/b0
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.441    14.782    nolabel_line123/clk
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[1]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y99          FDRE (Setup_fdre_C_CE)      -0.169    14.764    nolabel_line123/rectangle_border_b_reg[1]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  1.747    

Slack (MET) :             1.747ns  (required time - arrival time)
  Source:                 nolabel_line88/xpos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line123/rectangle_border_b_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.779ns  (logic 1.886ns (24.244%)  route 5.893ns (75.756%))
  Logic Levels:           6  (LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.270ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.238ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.717     5.238    nolabel_line88/clk
    SLICE_X36Y123        FDRE                                         r  nolabel_line88/xpos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y123        FDRE (Prop_fdre_C_Q)         0.456     5.694 f  nolabel_line88/xpos_reg[4]/Q
                         net (fo=23, routed)          1.233     6.927    nolabel_line88/click_mole[2]3__0[4]
    SLICE_X36Y115        LUT5 (Prop_lut5_I4_O)        0.152     7.079 f  nolabel_line88/rectangle_border_x[6]_i_9__0/O
                         net (fo=2, routed)           0.729     7.808    nolabel_line88/rectangle_border_x[6]_i_9__0_n_0
    SLICE_X36Y114        LUT5 (Prop_lut5_I0_O)        0.352     8.160 f  nolabel_line88/rectangle_border_x[6]_i_5__0/O
                         net (fo=1, routed)           0.635     8.795    nolabel_line88/rectangle_border_x[6]_i_5__0_n_0
    SLICE_X29Y111        LUT6 (Prop_lut6_I0_O)        0.326     9.121 r  nolabel_line88/rectangle_border_x[6]_i_2__0/O
                         net (fo=4, routed)           1.223    10.344    nolabel_line88/rectangle_border_x[6]_i_2__0_n_0
    SLICE_X9Y100         LUT4 (Prop_lut4_I0_O)        0.124    10.468 f  nolabel_line88/rectangle_border_x[7]_i_2__1/O
                         net (fo=3, routed)           0.647    11.115    nolabel_line88/rectangle_border_x_reg[7]_0
    SLICE_X9Y99          LUT5 (Prop_lut5_I0_O)        0.150    11.265 f  nolabel_line88/rectangle_border_y[7]_i_5/O
                         net (fo=7, routed)           0.912    12.177    nolabel_line88/rectangle_border_y[7]_i_5_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I3_O)        0.326    12.503 r  nolabel_line88/rectangle_border_a[3]_i_1__1/O
                         net (fo=4, routed)           0.514    13.018    nolabel_line123/b0
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        1.441    14.782    nolabel_line123/clk
    SLICE_X8Y99          FDRE                                         r  nolabel_line123/rectangle_border_b_reg[2]/C
                         clock pessimism              0.187    14.969    
                         clock uncertainty           -0.035    14.933    
    SLICE_X8Y99          FDRE (Setup_fdre_C_CE)      -0.169    14.764    nolabel_line123/rectangle_border_b_reg[2]
  -------------------------------------------------------------------
                         required time                         14.764    
                         arrival time                         -13.018    
  -------------------------------------------------------------------
                         slack                                  1.747    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 flexible_clock_module_25m/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flexible_clock_module_25m/my_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.712%)  route 0.230ns (55.288%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.565     1.448    flexible_clock_module_25m/CLK
    SLICE_X47Y49         FDRE                                         r  flexible_clock_module_25m/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  flexible_clock_module_25m/count_reg[0]/Q
                         net (fo=3, routed)           0.230     1.819    flexible_clock_module_25m/count_reg[0]
    SLICE_X46Y53         LUT6 (Prop_lut6_I3_O)        0.045     1.864 r  flexible_clock_module_25m/my_clk_i_1__23/O
                         net (fo=1, routed)           0.000     1.864    flexible_clock_module_25m/my_clk_i_1__23_n_0
    SLICE_X46Y53         FDRE                                         r  flexible_clock_module_25m/my_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.831     1.959    flexible_clock_module_25m/CLK
    SLICE_X46Y53         FDRE                                         r  flexible_clock_module_25m/my_clk_reg/C
                         clock pessimism             -0.244     1.715    
    SLICE_X46Y53         FDRE (Hold_fdre_C_D)         0.120     1.835    flexible_clock_module_25m/my_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.835    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 nolabel_line88/FSM_onehot_state_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nolabel_line88/tx_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.445ns  (logic 0.186ns (41.770%)  route 0.259ns (58.230%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.527ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.643     1.527    nolabel_line88/clk
    SLICE_X36Y147        FDRE                                         r  nolabel_line88/FSM_onehot_state_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y147        FDRE (Prop_fdre_C_Q)         0.141     1.668 r  nolabel_line88/FSM_onehot_state_reg[10]/Q
                         net (fo=4, routed)           0.259     1.927    nolabel_line88/FSM_onehot_state_reg_n_0_[10]
    SLICE_X33Y146        LUT3 (Prop_lut3_I1_O)        0.045     1.972 r  nolabel_line88/tx_data[2]_i_1/O
                         net (fo=1, routed)           0.000     1.972    nolabel_line88/tx_data[2]_i_1_n_0
    SLICE_X33Y146        FDRE                                         r  nolabel_line88/tx_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.916     2.044    nolabel_line88/clk
    SLICE_X33Y146        FDRE                                         r  nolabel_line88/tx_data_reg[2]/C
                         clock pessimism             -0.253     1.790    
    SLICE_X33Y146        FDRE (Hold_fdre_C_D)         0.091     1.881    nolabel_line88/tx_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 fade_lose_animation/flexible_clock_module_10/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fade_lose_animation/flexible_clock_module_10/count_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.567     1.450    fade_lose_animation/flexible_clock_module_10/CLK
    SLICE_X49Y49         FDRE                                         r  fade_lose_animation/flexible_clock_module_10/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  fade_lose_animation/flexible_clock_module_10/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.711    fade_lose_animation/flexible_clock_module_10/count_reg[19]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  fade_lose_animation/flexible_clock_module_10/count_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.872    fade_lose_animation/flexible_clock_module_10/count_reg[16]_i_1__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.926 r  fade_lose_animation/flexible_clock_module_10/count_reg[20]_i_1__6/O[0]
                         net (fo=1, routed)           0.000     1.926    fade_lose_animation/flexible_clock_module_10/count_reg[20]_i_1__6_n_7
    SLICE_X49Y50         FDRE                                         r  fade_lose_animation/flexible_clock_module_10/count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.834     1.962    fade_lose_animation/flexible_clock_module_10/CLK
    SLICE_X49Y50         FDRE                                         r  fade_lose_animation/flexible_clock_module_10/count_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    fade_lose_animation/flexible_clock_module_10/count_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 flexible_clock_module_25m/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flexible_clock_module_25m/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.580%)  route 0.121ns (25.420%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.565     1.448    flexible_clock_module_25m/CLK
    SLICE_X47Y49         FDRE                                         r  flexible_clock_module_25m/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  flexible_clock_module_25m/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.709    flexible_clock_module_25m/count_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  flexible_clock_module_25m/count_reg[0]_i_2__23/CO[3]
                         net (fo=1, routed)           0.001     1.870    flexible_clock_module_25m/count_reg[0]_i_2__23_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.924 r  flexible_clock_module_25m/count_reg[4]_i_1__25/O[0]
                         net (fo=1, routed)           0.000     1.924    flexible_clock_module_25m/count_reg[4]_i_1__25_n_7
    SLICE_X47Y50         FDRE                                         r  flexible_clock_module_25m/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.833     1.960    flexible_clock_module_25m/CLK
    SLICE_X47Y50         FDRE                                         r  flexible_clock_module_25m/count_reg[4]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    flexible_clock_module_25m/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 wipe_settings_main/flexible_clock_module_10/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_settings_main/flexible_clock_module_10/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.373ns (73.097%)  route 0.137ns (26.903%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.564     1.447    wipe_settings_main/flexible_clock_module_10/clk
    SLICE_X42Y49         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  wipe_settings_main/flexible_clock_module_10/count_reg[6]/Q
                         net (fo=3, routed)           0.137     1.748    wipe_settings_main/flexible_clock_module_10/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  wipe_settings_main/flexible_clock_module_10/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.904    wipe_settings_main/flexible_clock_module_10/count_reg[4]_i_1__10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.957 r  wipe_settings_main/flexible_clock_module_10/count_reg[8]_i_1__10/O[0]
                         net (fo=1, routed)           0.000     1.957    wipe_settings_main/flexible_clock_module_10/count_reg[8]_i_1__10_n_7
    SLICE_X42Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.832     1.959    wipe_settings_main/flexible_clock_module_10/clk
    SLICE_X42Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[8]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    wipe_settings_main/flexible_clock_module_10/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.957    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fade_lose_animation/flexible_clock_module_10/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fade_lose_animation/flexible_clock_module_10/count_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.567     1.450    fade_lose_animation/flexible_clock_module_10/CLK
    SLICE_X49Y49         FDRE                                         r  fade_lose_animation/flexible_clock_module_10/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y49         FDRE (Prop_fdre_C_Q)         0.141     1.591 r  fade_lose_animation/flexible_clock_module_10/count_reg[19]/Q
                         net (fo=3, routed)           0.120     1.711    fade_lose_animation/flexible_clock_module_10/count_reg[19]
    SLICE_X49Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.871 r  fade_lose_animation/flexible_clock_module_10/count_reg[16]_i_1__6/CO[3]
                         net (fo=1, routed)           0.001     1.872    fade_lose_animation/flexible_clock_module_10/count_reg[16]_i_1__6_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.937 r  fade_lose_animation/flexible_clock_module_10/count_reg[20]_i_1__6/O[2]
                         net (fo=1, routed)           0.000     1.937    fade_lose_animation/flexible_clock_module_10/count_reg[20]_i_1__6_n_5
    SLICE_X49Y50         FDRE                                         r  fade_lose_animation/flexible_clock_module_10/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.834     1.962    fade_lose_animation/flexible_clock_module_10/CLK
    SLICE_X49Y50         FDRE                                         r  fade_lose_animation/flexible_clock_module_10/count_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X49Y50         FDRE (Hold_fdre_C_D)         0.105     1.823    fade_lose_animation/flexible_clock_module_10/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 flexible_clock_module_25m/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            flexible_clock_module_25m/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.154%)  route 0.121ns (24.846%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.565     1.448    flexible_clock_module_25m/CLK
    SLICE_X47Y49         FDRE                                         r  flexible_clock_module_25m/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y49         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  flexible_clock_module_25m/count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.709    flexible_clock_module_25m/count_reg[3]
    SLICE_X47Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.869 r  flexible_clock_module_25m/count_reg[0]_i_2__23/CO[3]
                         net (fo=1, routed)           0.001     1.870    flexible_clock_module_25m/count_reg[0]_i_2__23_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.935 r  flexible_clock_module_25m/count_reg[4]_i_1__25/O[2]
                         net (fo=1, routed)           0.000     1.935    flexible_clock_module_25m/count_reg[4]_i_1__25_n_5
    SLICE_X47Y50         FDRE                                         r  flexible_clock_module_25m/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.833     1.960    flexible_clock_module_25m/CLK
    SLICE_X47Y50         FDRE                                         r  flexible_clock_module_25m/count_reg[6]/C
                         clock pessimism             -0.244     1.716    
    SLICE_X47Y50         FDRE (Hold_fdre_C_D)         0.105     1.821    flexible_clock_module_25m/count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 unit/flexible_clock_module_1Hz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit/flexible_clock_module_1Hz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.564     1.447    unit/flexible_clock_module_1Hz/clk
    SLICE_X40Y49         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit/flexible_clock_module_1Hz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    unit/flexible_clock_module_1Hz/count_reg[26]
    SLICE_X40Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit/flexible_clock_module_1Hz/count_reg[24]_i_1__22/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit/flexible_clock_module_1Hz/count_reg[24]_i_1__22_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  unit/flexible_clock_module_1Hz/count_reg[28]_i_1__22/O[0]
                         net (fo=1, routed)           0.000     1.936    unit/flexible_clock_module_1Hz/count_reg[28]_i_1__22_n_7
    SLICE_X40Y50         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.832     1.959    unit/flexible_clock_module_1Hz/clk
    SLICE_X40Y50         FDRE                                         r  unit/flexible_clock_module_1Hz/count_reg[28]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X40Y50         FDRE (Hold_fdre_C_D)         0.105     1.820    unit/flexible_clock_module_1Hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 unit/flexible_clock_module_10kHz/count_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            unit/flexible_clock_module_10kHz/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.489ns  (logic 0.355ns (72.545%)  route 0.134ns (27.455%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.564     1.447    unit/flexible_clock_module_10kHz/clk
    SLICE_X36Y49         FDRE                                         r  unit/flexible_clock_module_10kHz/count_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  unit/flexible_clock_module_10kHz/count_reg[26]/Q
                         net (fo=2, routed)           0.134     1.722    unit/flexible_clock_module_10kHz/count_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.882 r  unit/flexible_clock_module_10kHz/count_reg[24]_i_1__21/CO[3]
                         net (fo=1, routed)           0.001     1.882    unit/flexible_clock_module_10kHz/count_reg[24]_i_1__21_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.936 r  unit/flexible_clock_module_10kHz/count_reg[28]_i_1__21/O[0]
                         net (fo=1, routed)           0.000     1.936    unit/flexible_clock_module_10kHz/count_reg[28]_i_1__21_n_7
    SLICE_X36Y50         FDRE                                         r  unit/flexible_clock_module_10kHz/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.830     1.958    unit/flexible_clock_module_10kHz/clk
    SLICE_X36Y50         FDRE                                         r  unit/flexible_clock_module_10kHz/count_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    unit/flexible_clock_module_10kHz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 wipe_settings_main/flexible_clock_module_10/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wipe_settings_main/flexible_clock_module_10/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.386ns (73.765%)  route 0.137ns (26.235%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.564     1.447    wipe_settings_main/flexible_clock_module_10/clk
    SLICE_X42Y49         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y49         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  wipe_settings_main/flexible_clock_module_10/count_reg[6]/Q
                         net (fo=3, routed)           0.137     1.748    wipe_settings_main/flexible_clock_module_10/count_reg[6]
    SLICE_X42Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.904 r  wipe_settings_main/flexible_clock_module_10/count_reg[4]_i_1__10/CO[3]
                         net (fo=1, routed)           0.001     1.904    wipe_settings_main/flexible_clock_module_10/count_reg[4]_i_1__10_n_0
    SLICE_X42Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.970 r  wipe_settings_main/flexible_clock_module_10/count_reg[8]_i_1__10/O[2]
                         net (fo=1, routed)           0.000     1.970    wipe_settings_main/flexible_clock_module_10/count_reg[8]_i_1__10_n_5
    SLICE_X42Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1466, routed)        0.832     1.959    wipe_settings_main/flexible_clock_module_10/clk
    SLICE_X42Y50         FDRE                                         r  wipe_settings_main/flexible_clock_module_10/count_reg[10]/C
                         clock pessimism             -0.244     1.715    
    SLICE_X42Y50         FDRE (Hold_fdre_C_D)         0.134     1.849    wipe_settings_main/flexible_clock_module_10/count_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           1.970    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y40   game/flexible_clock_1000/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y42   game/flexible_clock_1000/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y42   game/flexible_clock_1000/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y43   game/flexible_clock_1000/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y43   game/flexible_clock_1000/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y43   game/flexible_clock_1000/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y43   game/flexible_clock_1000/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y44   game/flexible_clock_1000/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y44   game/flexible_clock_1000/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y115  game_over_win_menu/rectangle_border_b_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  game_over_win_menu/rectangle_border_x_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  game_over_win_menu/rectangle_border_x_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y116  game_over_win_menu/clicked_home_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line129/flexible_clock_module_25m/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y120  nolabel_line129/flexible_clock_module_25m/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  nolabel_line129/flexible_clock_module_25m/count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  nolabel_line129/flexible_clock_module_25m/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  nolabel_line129/flexible_clock_module_25m/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y119  nolabel_line129/flexible_clock_module_25m/count_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   game/flexible_clock_1000/count_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   game/flexible_clock_1000/count_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   game/flexible_clock_1000/count_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y47   game/flexible_clock_1000/count_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   fade_lose_animation/flexible_clock_module_10/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   fade_lose_animation/flexible_clock_module_10/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   fade_lose_animation/flexible_clock_module_10/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y45   fade_lose_animation/flexible_clock_module_10/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   fade_lose_animation/flexible_clock_module_10/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y46   fade_lose_animation/flexible_clock_module_10/count_reg[5]/C



