// Seed: 2456613252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    module_0,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  inout wire id_21;
  input wire id_20;
  inout wire id_19;
  inout wire id_18;
  input wire id_17;
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  input wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  assign module_1.id_2 = 0;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  parameter id_22 = 1 !== 1;
  wire id_23;
  wire id_24;
  wire id_25;
  wire id_26;
endmodule
module module_1 #(
    parameter id_3 = 32'd67,
    parameter id_6 = 32'd76,
    parameter id_7 = 32'd58
) (
    id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    _id_6,
    _id_7,
    .id_9(id_8)
);
  output wire id_8;
  inout wire _id_7;
  input wire _id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire _id_3;
  output tri id_2;
  inout wire id_1;
  assign id_5[-1==-1] = id_3;
  logic [7:0][id_6  ==  id_6 : id_3  <<  id_7]
      id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18;
  parameter id_19 = 1;
  id_20 :
  assert property (@(posedge -1) id_19)
  else $signed(13);
  ;
  generate
    assign id_2 = -1 && id_10[1];
  endgenerate
  module_0 modCall_1 (
      id_4,
      id_20,
      id_19,
      id_20,
      id_19,
      id_20,
      id_8,
      id_19,
      id_8,
      id_2,
      id_20,
      id_19,
      id_19,
      id_1,
      id_1,
      id_1,
      id_19,
      id_20,
      id_20,
      id_1,
      id_19
  );
  assign id_2 = id_6;
endmodule
