OpenROAD 6152e58f84f491089daa6361239468c001e24e34 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.

==========================================================================
resizer pre report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer pre report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer pre report_worst_slack
--------------------------------------------------------------------------
worst slack 799.06

==========================================================================
resizer pre report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
resizer pre report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2543_ (positive level-sensitive latch)
Endpoint: rdata_a_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.10    0.00    0.00 ^ _2543_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2543_/Q (DLH_X1)
     2    4.11                           mem[15][1] (net)
                  0.01    0.00    0.08 ^ _1977_/A2 (NAND2_X1)
                  0.01    0.02    0.09 v _1977_/ZN (NAND2_X1)
     1    2.30                           _0137_ (net)
                  0.01    0.00    0.09 v _1979_/A2 (NAND3_X1)
                  0.01    0.02    0.11 ^ _1979_/ZN (NAND3_X1)
     1    2.04                           _0139_ (net)
                  0.01    0.00    0.11 ^ _1980_/A2 (NOR2_X1)
                  0.00    0.01    0.12 v _1980_/ZN (NOR2_X1)
     1    2.21                           _0140_ (net)
                  0.00    0.00    0.12 v _1981_/A2 (NAND2_X1)
                  0.01    0.02    0.14 ^ _1981_/ZN (NAND2_X1)
     1    4.74                           rdata_a_o[1] (net)
                  0.01    0.00    0.14 ^ rdata_a_o[1] (out)
                                  0.14   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.14   data arrival time
-----------------------------------------------------------------------------
                                100.14   slack (MET)



==========================================================================
resizer pre report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     4    8.84                           raddr_b_i[0] (net)
                  0.00    0.00  100.00 ^ _1255_/A (INV_X1)
                  0.00    0.00  100.00 v _1255_/ZN (INV_X1)
     1    1.56                           _0638_ (net)
                  0.00    0.00  100.00 v _1256_/A1 (NOR2_X1)
                  0.64    0.70  100.71 ^ _1256_/ZN (NOR2_X1)
    64  142.45                           _0639_ (net)
                  0.64    0.04  100.74 ^ _1523_/A1 (NAND3_X1)
                  0.12    0.08  100.82 v _1523_/ZN (NAND3_X1)
     1    4.28                           _0900_ (net)
                  0.12    0.00  100.82 v _1525_/A1 (NAND2_X1)
                  0.03    0.05  100.87 ^ _1525_/ZN (NAND2_X1)
     1    3.34                           _0902_ (net)
                  0.03    0.00  100.87 ^ _1526_/A (INV_X1)
                  0.01    0.01  100.89 v _1526_/ZN (INV_X1)
     1    3.52                           _0903_ (net)
                  0.01    0.00  100.89 v _1527_/A2 (NAND2_X1)
                  0.01    0.02  100.91 ^ _1527_/ZN (NAND2_X1)
     1    3.38                           _0904_ (net)
                  0.01    0.00  100.91 ^ _1537_/A1 (NOR2_X1)
                  0.01    0.01  100.92 v _1537_/ZN (NOR2_X1)
     1    3.89                           _0914_ (net)
                  0.01    0.00  100.92 v _1553_/A1 (NAND2_X1)
                  0.02    0.02  100.94 ^ _1553_/ZN (NAND2_X1)
     1    5.14                           rdata_b_o[6] (net)
                  0.02    0.00  100.94 ^ rdata_b_o[6] (out)
                                100.94   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.94   data arrival time
-----------------------------------------------------------------------------
                                799.06   slack (MET)



==========================================================================
resizer pre report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[0] (input port clocked by clk)
Endpoint: rdata_b_o[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 ^ input external delay
                  0.00    0.00  100.00 ^ raddr_b_i[0] (in)
     4    8.84                           raddr_b_i[0] (net)
                  0.00    0.00  100.00 ^ _1255_/A (INV_X1)
                  0.00    0.00  100.00 v _1255_/ZN (INV_X1)
     1    1.56                           _0638_ (net)
                  0.00    0.00  100.00 v _1256_/A1 (NOR2_X1)
                  0.64    0.70  100.71 ^ _1256_/ZN (NOR2_X1)
    64  142.45                           _0639_ (net)
                  0.64    0.04  100.74 ^ _1523_/A1 (NAND3_X1)
                  0.12    0.08  100.82 v _1523_/ZN (NAND3_X1)
     1    4.28                           _0900_ (net)
                  0.12    0.00  100.82 v _1525_/A1 (NAND2_X1)
                  0.03    0.05  100.87 ^ _1525_/ZN (NAND2_X1)
     1    3.34                           _0902_ (net)
                  0.03    0.00  100.87 ^ _1526_/A (INV_X1)
                  0.01    0.01  100.89 v _1526_/ZN (INV_X1)
     1    3.52                           _0903_ (net)
                  0.01    0.00  100.89 v _1527_/A2 (NAND2_X1)
                  0.01    0.02  100.91 ^ _1527_/ZN (NAND2_X1)
     1    3.38                           _0904_ (net)
                  0.01    0.00  100.91 ^ _1537_/A1 (NOR2_X1)
                  0.01    0.01  100.92 v _1537_/ZN (NOR2_X1)
     1    3.89                           _0914_ (net)
                  0.01    0.00  100.92 v _1553_/A1 (NAND2_X1)
                  0.02    0.02  100.94 ^ _1553_/ZN (NAND2_X1)
     1    5.14                           rdata_b_o[6] (net)
                  0.02    0.00  100.94 ^ rdata_b_o[6] (out)
                                100.94   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.94   data arrival time
-----------------------------------------------------------------------------
                                799.06   slack (MET)



==========================================================================
resizer pre report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.85e-07   1.17e-07   8.88e-06   9.18e-06  29.8%
Combinational          1.78e-07   3.13e-07   2.12e-05   2.16e-05  70.2%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.63e-07   4.30e-07   3.00e-05   3.08e-05 100.0%
                           1.2%       1.4%      97.4%

==========================================================================
resizer pre report_design_area
--------------------------------------------------------------------------
Design area 1897 u^2 6% utilization.
Core area = 135620632000


==========================================================================
instance_count
--------------------------------------------------------------------------
1782

==========================================================================
pin_count
--------------------------------------------------------------------------
4699

Perform port buffering...
[INFO RSZ-0027] Inserted 32 input buffers.
[INFO RSZ-0028] Inserted 32 output buffers.
Perform buffer insertion...
[INFO RSZ-0058] Using max wire length 661um.
[INFO RSZ-0036] Found 11 capacitance violations.
[INFO RSZ-0038] Inserted 11 buffers in 11 nets.
[INFO RSZ-0039] Resized 61 instances.
Repair tie lo fanout...
[INFO RSZ-0042] Inserted 1 tie LOGIC0_X1 instances.
Repair tie hi fanout...

==========================================================================
report_floating_nets
--------------------------------------------------------------------------

==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack 799.62

==========================================================================
resizer report_clock_skew
--------------------------------------------------------------------------
Clock clk
No launch/capture paths found.


==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: _2543_ (positive level-sensitive latch)
Endpoint: rdata_a_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.03    0.00    0.00 ^ _2543_/G (DLH_X1)
                  0.01    0.07    0.07 ^ _2543_/Q (DLH_X1)
     2    4.11                           mem[15][1] (net)
                  0.01    0.00    0.07 ^ _1977_/A2 (NAND2_X1)
                  0.01    0.02    0.08 v _1977_/ZN (NAND2_X1)
     1    2.30                           _0137_ (net)
                  0.01    0.00    0.08 v _1979_/A2 (NAND3_X1)
                  0.01    0.02    0.10 ^ _1979_/ZN (NAND3_X1)
     1    2.04                           _0139_ (net)
                  0.01    0.00    0.10 ^ _1980_/A2 (NOR2_X1)
                  0.00    0.01    0.11 v _1980_/ZN (NOR2_X1)
     1    2.21                           _0140_ (net)
                  0.00    0.00    0.11 v _1981_/A2 (NAND2_X1)
                  0.01    0.02    0.13 ^ _1981_/ZN (NAND2_X1)
     1    4.68                           net40 (net)
                  0.01    0.00    0.14 ^ output40/A (BUF_X1)
                  0.01    0.02    0.16 ^ output40/Z (BUF_X1)
     1    1.10                           rdata_a_o[1] (net)
                  0.01    0.00    0.16 ^ rdata_a_o[1] (out)
                                  0.16   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -100.00 -100.00   output external delay
                               -100.00   data required time
-----------------------------------------------------------------------------
                               -100.00   data required time
                                 -0.16   data arrival time
-----------------------------------------------------------------------------
                                100.16   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.31                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   20.58                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.13  100.17 ^ _1307_/ZN (NOR2_X4)
    48  105.86                           _0690_ (net)
                  0.13    0.04  100.21 ^ _1509_/A2 (NAND3_X1)
                  0.03    0.05  100.26 v _1509_/ZN (NAND3_X1)
     1    3.62                           _0887_ (net)
                  0.03    0.00  100.26 v _1510_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1510_/ZN (NAND2_X1)
     1    3.47                           _0888_ (net)
                  0.02    0.00  100.29 ^ _1511_/A (INV_X1)
                  0.01    0.01  100.30 v _1511_/ZN (INV_X1)
     1    2.68                           _0889_ (net)
                  0.01    0.00  100.30 v _1512_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1512_/ZN (NAND2_X1)
     1    2.94                           _0890_ (net)
                  0.01    0.00  100.32 ^ _1517_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1517_/ZN (NOR2_X1)
     1    2.60                           _0895_ (net)
                  0.01    0.00  100.33 v _1518_/A2 (NAND2_X1)
                  0.02    0.03  100.36 ^ _1518_/ZN (NAND2_X1)
     1    6.46                           net60 (net)
                  0.02    0.00  100.36 ^ output60/A (BUF_X1)
                  0.01    0.02  100.38 ^ output60/Z (BUF_X1)
     1    0.52                           rdata_b_o[5] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[5] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: raddr_b_i[3] (input port clocked by clk)
Endpoint: rdata_b_o[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                        100.00  100.00 v input external delay
                  0.00    0.00  100.00 v raddr_b_i[3] (in)
     1    2.31                           raddr_b_i[3] (net)
                  0.00    0.00  100.00 v input9/A (CLKBUF_X3)
                  0.02    0.04  100.04 v input9/Z (CLKBUF_X3)
     4   20.58                           net9 (net)
                  0.02    0.00  100.04 v _1307_/A2 (NOR2_X4)
                  0.12    0.13  100.17 ^ _1307_/ZN (NOR2_X4)
    48  105.86                           _0690_ (net)
                  0.13    0.04  100.21 ^ _1509_/A2 (NAND3_X1)
                  0.03    0.05  100.26 v _1509_/ZN (NAND3_X1)
     1    3.62                           _0887_ (net)
                  0.03    0.00  100.26 v _1510_/A2 (NAND2_X1)
                  0.02    0.03  100.29 ^ _1510_/ZN (NAND2_X1)
     1    3.47                           _0888_ (net)
                  0.02    0.00  100.29 ^ _1511_/A (INV_X1)
                  0.01    0.01  100.30 v _1511_/ZN (INV_X1)
     1    2.68                           _0889_ (net)
                  0.01    0.00  100.30 v _1512_/A2 (NAND2_X1)
                  0.01    0.02  100.32 ^ _1512_/ZN (NAND2_X1)
     1    2.94                           _0890_ (net)
                  0.01    0.00  100.32 ^ _1517_/A1 (NOR2_X1)
                  0.01    0.01  100.33 v _1517_/ZN (NOR2_X1)
     1    2.60                           _0895_ (net)
                  0.01    0.00  100.33 v _1518_/A2 (NAND2_X1)
                  0.02    0.03  100.36 ^ _1518_/ZN (NAND2_X1)
     1    6.46                           net60 (net)
                  0.02    0.00  100.36 ^ output60/A (BUF_X1)
                  0.01    0.02  100.38 ^ output60/Z (BUF_X1)
     1    0.52                           rdata_b_o[5] (net)
                  0.01    0.00  100.38 ^ rdata_b_o[5] (out)
                                100.38   data arrival time

                  0.00 1000.00 1000.00   clock clk (rise edge)
                          0.00 1000.00   clock network delay (ideal)
                          0.00 1000.00   clock reconvergence pessimism
                       -100.00  900.00   output external delay
                                900.00   data required time
-----------------------------------------------------------------------------
                                900.00   data required time
                               -100.38   data arrival time
-----------------------------------------------------------------------------
                                799.62   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.08140797913074493

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4100

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
0.9472606778144836

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
106.81099700927734

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0089

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
100.3786

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
799.6214

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
796.605452

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.83e-07   1.20e-07   9.38e-06   9.69e-06  24.0%
Combinational          2.19e-07   3.64e-07   3.00e-05   3.06e-05  76.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.02e-07   4.84e-07   3.94e-05   4.03e-05 100.0%
                           1.0%       1.2%      97.8%

==========================================================================
resizer report_design_area
--------------------------------------------------------------------------
Design area 2110 u^2 6% utilization.
Core area = 135620632000


==========================================================================
instance_count
--------------------------------------------------------------------------
1857

==========================================================================
pin_count
--------------------------------------------------------------------------
4849

Elapsed time: 0:01.31[h:]min:sec. CPU time: user 1.27 sys 0.03 (99%). Peak memory: 110572KB.
