Inserting stop event at cycle 5000ns, 5000000
TrivialCPU cpu0 Finished after 53 issued reads, 52 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3143
  [2, 4]  1612
  [4, 6]  244

------------------------------------------------------------------------
--- Cache Stats
--- Name: c0.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           53
     GetS:                                       48
     GetX:                                       5
     GetSEx:                                     0
- Total misses:                                  46
     GetS, miss on arrival:                      41
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    7
     GetS, hit on arrival:                       7
     GetS, hit after being blocked:              0
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     13.208%
- Miss ratio:                                    86.792%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   41
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 23]
- PUTE sent due to [inv, evictions]:             [0, 0]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    103
- Requests handled by MSHR (MSHR hits):          46
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        286
- Latency GetS   I->S                            273
- Latency GetX   I->M                            314
- Latency GetX   S->M                            366

------------------------------------------------------------------------
--- Cache Stats
--- Name: c1.l1cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           53
     GetS:                                       48
     GetX:                                       5
     GetSEx:                                     0
- Total misses:                                  45
     GetS, miss on arrival:                      40
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             0
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    8
     GetS, hit on arrival:                       7
     GetS, hit after being blocked:              1
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     15.094%
- Miss ratio:                                    84.906%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   40
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
------------ Replacements and evictions -------------------
- PUTM sent due to [inv, evictions]:             [0, 24]
- PUTE sent due to [inv, evictions]:             [0, 3]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    101
- Requests handled by MSHR (MSHR hits):          45
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        296
- Latency GetS   I->S                            277
- Latency GetX   I->M                            367
- Latency GetX   S->M                            419
TrivialCPU cpu1 Finished after 53 issued reads, 52 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
  [0, 2]  3074
  [2, 4]  1722
  [4, 6]  203

------------------------------------------------------------------------
--- Cache Stats
--- Name: l2cache
--- Overall Statistics
------------------------------------------------------------------------
- Total data requests:                           90
     GetS:                                       80
     GetX:                                       10
     GetSEx:                                     0
- Total misses:                                  47
     GetS, miss on arrival:                      37
     GetS, miss after being blocked:             0
     GetX, miss on arrival:                      5
     GetX, miss after being blocked:             5
     GetSEx, miss on arrival:                    0
     GetSEx, miss after being blocked:           0
- Total hits:                                    43
     GetS, hit on arrival:                       9
     GetS, hit after being blocked:              34
     GetX, hit on arrival:                       0
     GetX, hit after being blocked:              0
     GetSEx, hit on arrival:                     0
     GetSEx, hit after being blocked:            0
- Hit ratio:                                     47.778%
- Miss ratio:                                    52.222%
------------ Coherence transitions for misses -------------
- GetS   I->S:                                   35
- GetS   M(present at another cache):            2
- GetX   I->M:                                   3
- GetX   S->M:                                   2
- GetX   M(present at another cache):            5
- GetSEx I->M:                                   0
- GetSEx S->M:                                   0
- GetSEx M(present at another cache):            0
------------ Replacements and evictions -------------------
- PutS received:                                 49
- PutM received:                                 3
- PutX received:                                 0
- PUTM sent due to [inv, evictions]:             [0, 5]
- PUTE sent due to [inv, evictions]:             [0, 1]
- PUTX sent due to [inv, evictions]:             [0, 0]
------------ Other stats ----------------------------------
- Inv stalled because LOCK held:                 0
- Requests received (incl coherence traffic):    189
- Requests handled by MSHR (MSHR hits):          87
- NACKs sent (MSHR Full, BottomCC):              0
------------ Latency stats --------------------------------
- Avg Miss Latency (cyc):                        222
- Latency GetS   I->S                            255
- Latency GetS   M                               68
- Latency GetX   I->M                            262
- Latency GetX   S->M                            314
- Latency GetX   M                               334
- NACKs sent (MSHR Full, TopCC):                  0
- InvalidateX sent                                0
- Invalidates sent (non-eviction):                0
- Invalidates sent due to evictions:              0
- Instances where eviction caused invalidation:   0
 
Simulation is complete, simulated time: 5 us
