`timescale 1ns / 1ps

//////////////////////////////////////////////////////////////////////////////////
// Engineer: David Mead
// 
// Create Date: 30.09.2025 21:21:31
// Design Name: Basic UART operation
// Module Name: top
// Project Name: FPGA Foundations
// Description: 
//      Get a basic transmission and recieve working from FPGA to Laptop using UART
// 
//////////////////////////////////////////////////////////////////////////////////


module top(
    input clk
    );
endmodule
