--------------------------------------------------------------------------------
Release 10.1.03 Trace  (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.

/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/bin/lin64/unwrapped/trce -ise
/home/wbraun/laser_pinball/FinalVersion/laser_projector/laser_projector.ise
-intstyle ise -v 3 -s 3 -xml hardware_interface hardware_interface.ncd -o
hardware_interface.twr hardware_interface.pcf -ucf ml50x_U1_fpga.ucf

Design file:              hardware_interface.ncd
Physical constraint file: hardware_interface.pcf
Device,package,speed:     xc5vlx50t,ff1136,-3 (PRODUCTION 1.64 2008-12-19, STEPPING level 0)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "clk_50_gen/CLKDV_BUF" derived from  
NET "USER_CLK_IBUFG" PERIOD = 10 ns HIGH 50%;  multiplied by 2.00 and duty 
cycle corrected to 20 nS  HIGH 10 nS  

 66435266 paths analyzed, 11510 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum period is  12.742ns.
--------------------------------------------------------------------------------
Slack:                  7.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_sys_reset/reset_timer_15 (FF)
  Destination:          best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.733ns (Levels of Logic = 13)
  Clock Path Skew:      0.101ns (1.112 - 1.011)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_sys_reset/reset_timer_15 to best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y47.AQ        Tcko                  0.346   gen_sys_reset/reset_timer<15>
                                                         gen_sys_reset/reset_timer_15
    SLICE_X20Y28.C5        net (fanout=45)       1.606   gen_sys_reset/reset_timer<15>
    SLICE_X20Y28.C         Tilo                  0.080   best_hazor/cpu_physics/bsel
                                                         best_hazor/cpu_physics/ctl/asel_and00001
    SLICE_X20Y28.D5        net (fanout=24)       0.198   best_hazor/cpu_physics/interrupt
    SLICE_X20Y28.D         Tilo                  0.080   best_hazor/cpu_physics/bsel
                                                         best_hazor/cpu_physics/ctl/bsel1
    SLICE_X5Y22.D2         net (fanout=56)       1.795   best_hazor/cpu_physics/bsel
    SLICE_X5Y22.D          Tilo                  0.080   best_hazor/cpu_physics/b<2>
                                                         best_hazor/cpu_physics/b<2>1
    SLICE_X19Y19.C2        net (fanout=85)       1.300   best_hazor/cpu_physics/b<2>
    SLICE_X19Y19.COUT      Topcyc                0.321   best_hazor/cpu_physics/Madd_addsub_cy<3>
                                                         best_hazor/cpu_physics/Madd_addsub_lut<2>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<3>
    SLICE_X19Y20.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<3>
    SLICE_X19Y20.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<7>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<7>
    SLICE_X19Y21.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<7>
    SLICE_X19Y21.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<11>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<11>
    SLICE_X19Y22.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<11>
    SLICE_X19Y22.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<15>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<15>
    SLICE_X19Y23.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<15>
    SLICE_X19Y23.DMUX      Tcind                 0.307   best_hazor/cpu_physics/Madd_addsub_cy<19>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<19>
    SLICE_X22Y25.B1        net (fanout=4)        0.929   best_hazor/cpu_physics/addsub<19>
    SLICE_X22Y25.B         Tilo                  0.080   best_hazor/cpu_physics/npc<21>
                                                         best_hazor/physics_decode/sel_ram_and0000140
    SLICE_X21Y26.D1        net (fanout=1)        0.738   best_hazor/physics_decode/sel_ram_and0000140
    SLICE_X21Y26.D         Tilo                  0.080   best_hazor/cpu_physics/rc_save<4>
                                                         best_hazor/physics_decode/sel_ram_and0000166
    SLICE_X21Y26.C6        net (fanout=1)        0.106   best_hazor/physics_decode/sel_ram_and0000166
    SLICE_X21Y26.C         Tilo                  0.080   best_hazor/cpu_physics/rc_save<4>
                                                         best_hazor/physics_decode/sel_ram_and0000210
    SLICE_X23Y26.C3        net (fanout=5)        0.433   best_hazor/physics_decode/sel_ram_and0000210
    SLICE_X23Y26.C         Tilo                  0.080   best_hazor/physics_decode/sel_ram_and0000320
                                                         best_hazor/physics_decode/sel_ram_and0000338
    SLICE_X22Y29.C1        net (fanout=3)        0.921   best_hazor/physics_decode/sel_ram_and0000
    SLICE_X22Y29.C         Tilo                  0.080   best_hazor/cpu_physics/inst<17>
                                                         best_hazor/_and00001
    RAMB36_X1Y5.WEAU1      net (fanout=116)      2.412   best_hazor/_and0000
    RAMB36_X1Y5.CLKARDCLKU Trcck_WEA             0.432   best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                         best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                       12.733ns (2.295ns logic, 10.438ns route)
                                                         (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  7.258ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_sys_reset/reset_timer_15 (FF)
  Destination:          best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.733ns (Levels of Logic = 13)
  Clock Path Skew:      0.101ns (1.112 - 1.011)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_sys_reset/reset_timer_15 to best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y47.AQ        Tcko                  0.346   gen_sys_reset/reset_timer<15>
                                                         gen_sys_reset/reset_timer_15
    SLICE_X20Y28.C5        net (fanout=45)       1.606   gen_sys_reset/reset_timer<15>
    SLICE_X20Y28.C         Tilo                  0.080   best_hazor/cpu_physics/bsel
                                                         best_hazor/cpu_physics/ctl/asel_and00001
    SLICE_X20Y28.D5        net (fanout=24)       0.198   best_hazor/cpu_physics/interrupt
    SLICE_X20Y28.D         Tilo                  0.080   best_hazor/cpu_physics/bsel
                                                         best_hazor/cpu_physics/ctl/bsel1
    SLICE_X5Y22.D2         net (fanout=56)       1.795   best_hazor/cpu_physics/bsel
    SLICE_X5Y22.D          Tilo                  0.080   best_hazor/cpu_physics/b<2>
                                                         best_hazor/cpu_physics/b<2>1
    SLICE_X19Y19.C2        net (fanout=85)       1.300   best_hazor/cpu_physics/b<2>
    SLICE_X19Y19.COUT      Topcyc                0.321   best_hazor/cpu_physics/Madd_addsub_cy<3>
                                                         best_hazor/cpu_physics/Madd_addsub_lut<2>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<3>
    SLICE_X19Y20.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<3>
    SLICE_X19Y20.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<7>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<7>
    SLICE_X19Y21.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<7>
    SLICE_X19Y21.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<11>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<11>
    SLICE_X19Y22.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<11>
    SLICE_X19Y22.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<15>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<15>
    SLICE_X19Y23.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<15>
    SLICE_X19Y23.DMUX      Tcind                 0.307   best_hazor/cpu_physics/Madd_addsub_cy<19>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<19>
    SLICE_X22Y25.B1        net (fanout=4)        0.929   best_hazor/cpu_physics/addsub<19>
    SLICE_X22Y25.B         Tilo                  0.080   best_hazor/cpu_physics/npc<21>
                                                         best_hazor/physics_decode/sel_ram_and0000140
    SLICE_X21Y26.D1        net (fanout=1)        0.738   best_hazor/physics_decode/sel_ram_and0000140
    SLICE_X21Y26.D         Tilo                  0.080   best_hazor/cpu_physics/rc_save<4>
                                                         best_hazor/physics_decode/sel_ram_and0000166
    SLICE_X21Y26.C6        net (fanout=1)        0.106   best_hazor/physics_decode/sel_ram_and0000166
    SLICE_X21Y26.C         Tilo                  0.080   best_hazor/cpu_physics/rc_save<4>
                                                         best_hazor/physics_decode/sel_ram_and0000210
    SLICE_X23Y26.C3        net (fanout=5)        0.433   best_hazor/physics_decode/sel_ram_and0000210
    SLICE_X23Y26.C         Tilo                  0.080   best_hazor/physics_decode/sel_ram_and0000320
                                                         best_hazor/physics_decode/sel_ram_and0000338
    SLICE_X22Y29.C1        net (fanout=3)        0.921   best_hazor/physics_decode/sel_ram_and0000
    SLICE_X22Y29.C         Tilo                  0.080   best_hazor/cpu_physics/inst<17>
                                                         best_hazor/_and00001
    RAMB36_X1Y5.WEAU0      net (fanout=116)      2.412   best_hazor/_and0000
    RAMB36_X1Y5.CLKARDCLKU Trcck_WEA             0.432   best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                         best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[5].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                       12.733ns (2.295ns logic, 10.438ns route)
                                                         (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack:                  7.262ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gen_sys_reset/reset_timer_15 (FF)
  Destination:          best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      12.790ns (Levels of Logic = 13)
  Clock Path Skew:      0.162ns (1.173 - 1.011)
  Source Clock:         DVI_XCLK_N_OBUF rising at 0.000ns
  Destination Clock:    DVI_XCLK_N_OBUF rising at 20.000ns
  Clock Uncertainty:    0.110ns

  Clock Uncertainty:          0.110ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.150ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: gen_sys_reset/reset_timer_15 to best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X40Y47.AQ        Tcko                  0.346   gen_sys_reset/reset_timer<15>
                                                         gen_sys_reset/reset_timer_15
    SLICE_X20Y28.C5        net (fanout=45)       1.606   gen_sys_reset/reset_timer<15>
    SLICE_X20Y28.C         Tilo                  0.080   best_hazor/cpu_physics/bsel
                                                         best_hazor/cpu_physics/ctl/asel_and00001
    SLICE_X20Y28.D5        net (fanout=24)       0.198   best_hazor/cpu_physics/interrupt
    SLICE_X20Y28.D         Tilo                  0.080   best_hazor/cpu_physics/bsel
                                                         best_hazor/cpu_physics/ctl/bsel1
    SLICE_X5Y22.D2         net (fanout=56)       1.795   best_hazor/cpu_physics/bsel
    SLICE_X5Y22.D          Tilo                  0.080   best_hazor/cpu_physics/b<2>
                                                         best_hazor/cpu_physics/b<2>1
    SLICE_X19Y19.C2        net (fanout=85)       1.300   best_hazor/cpu_physics/b<2>
    SLICE_X19Y19.COUT      Topcyc                0.321   best_hazor/cpu_physics/Madd_addsub_cy<3>
                                                         best_hazor/cpu_physics/Madd_addsub_lut<2>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<3>
    SLICE_X19Y20.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<3>
    SLICE_X19Y20.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<7>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<7>
    SLICE_X19Y21.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<7>
    SLICE_X19Y21.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<11>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<11>
    SLICE_X19Y22.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<11>
    SLICE_X19Y22.COUT      Tbyp                  0.083   best_hazor/cpu_physics/Madd_addsub_cy<15>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<15>
    SLICE_X19Y23.CIN       net (fanout=1)        0.000   best_hazor/cpu_physics/Madd_addsub_cy<15>
    SLICE_X19Y23.DMUX      Tcind                 0.307   best_hazor/cpu_physics/Madd_addsub_cy<19>
                                                         best_hazor/cpu_physics/Madd_addsub_cy<19>
    SLICE_X22Y25.B1        net (fanout=4)        0.929   best_hazor/cpu_physics/addsub<19>
    SLICE_X22Y25.B         Tilo                  0.080   best_hazor/cpu_physics/npc<21>
                                                         best_hazor/physics_decode/sel_ram_and0000140
    SLICE_X21Y26.D1        net (fanout=1)        0.738   best_hazor/physics_decode/sel_ram_and0000140
    SLICE_X21Y26.D         Tilo                  0.080   best_hazor/cpu_physics/rc_save<4>
                                                         best_hazor/physics_decode/sel_ram_and0000166
    SLICE_X21Y26.C6        net (fanout=1)        0.106   best_hazor/physics_decode/sel_ram_and0000166
    SLICE_X21Y26.C         Tilo                  0.080   best_hazor/cpu_physics/rc_save<4>
                                                         best_hazor/physics_decode/sel_ram_and0000210
    SLICE_X23Y26.C3        net (fanout=5)        0.433   best_hazor/physics_decode/sel_ram_and0000210
    SLICE_X23Y26.C         Tilo                  0.080   best_hazor/physics_decode/sel_ram_and0000320
                                                         best_hazor/physics_decode/sel_ram_and0000338
    SLICE_X22Y29.C1        net (fanout=3)        0.921   best_hazor/physics_decode/sel_ram_and0000
    SLICE_X22Y29.C         Tilo                  0.080   best_hazor/cpu_physics/inst<17>
                                                         best_hazor/_and00001
    RAMB36_X1Y0.WEAU1      net (fanout=116)      2.469   best_hazor/_and0000
    RAMB36_X1Y0.CLKARDCLKU Trcck_WEA             0.432   best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
                                                         best_hazor/physics_beta_ram/BU2/U0/blk_mem_generator/valid.cstr/ramloop[9].ram.r/v5_init.ram/SP.SINGLE_PRIM36.SP
    ---------------------------------------------------  ---------------------------
    Total                                       12.790ns (2.295ns logic, 10.495ns route)
                                                         (17.9% logic, 82.1% route)

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for USER_CLK_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|USER_CLK_IBUFG                 |     10.000ns|          N/A|      6.371ns|            0|            0|            0|     66435266|
| clk_50_gen/CLKDV_BUF          |     20.000ns|     12.742ns|          N/A|            0|            0|     66435266|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock USER_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
USER_CLK       |   12.742|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 66435266 paths, 0 nets, and 21739 connections

Design statistics:
   Minimum period:  12.742ns{1}   (Maximum frequency:  78.481MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Dec  8 06:18:14 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 550 MB



