head	1.5;
access;
symbols
	OPENBSD_3_5:1.4.0.8
	OPENBSD_3_5_BASE:1.4
	OPENBSD_3_4:1.4.0.6
	OPENBSD_3_4_BASE:1.4
	OPENBSD_3_3:1.4.0.4
	OPENBSD_3_3_BASE:1.4
	OPENBSD_3_2:1.4.0.2
	OPENBSD_3_2_BASE:1.4
	binutils-2_11_2:1.1.1.5
	OPENBSD_3_1:1.3.0.8
	OPENBSD_3_1_BASE:1.3
	OPENBSD_3_0:1.3.0.6
	OPENBSD_3_0_BASE:1.3
	BINUTILS-2_10_1:1.1.1.4
	OPENBSD_2_9:1.3.0.4
	OPENBSD_2_9_BASE:1.3
	OPENBSD_2_8:1.3.0.2
	OPENBSD_2_8_BASE:1.3
	BINUTILS-2_10:1.1.1.4
	FSF:1.1.1
	OPENBSD_2_7:1.2.0.16
	OPENBSD_2_7_BASE:1.2
	new-binutils:1.2.0.14
	OPENBSD_2_6:1.2.0.12
	OPENBSD_2_6_BASE:1.2
	OPENBSD_2_5:1.2.0.10
	OPENBSD_2_5_BASE:1.2
	OPENBSD_2_4:1.2.0.8
	OPENBSD_2_4_BASE:1.2
	OPENBSD_2_3:1.2.0.6
	OPENBSD_2_3_BASE:1.2
	OPENBSD_2_2:1.2.0.4
	OPENBSD_2_2_BASE:1.2
	BINUTILS-2_8_1:1.1.1.3
	OPENBSD_2_1:1.2.0.2
	OPENBSD_2_1_BASE:1.2
	CYGNUS-961112:1.1.1.2
	OPENBSD_2_0:1.1.0.2
	OPENBSD_2_0_BASE:1.1
	CYGNUS-960904:1.1.1.1
	CYGNUS-960609:1.1.1.1
	CYGNUS:1.1.1;
locks; strict;
comment	@# @;


1.5
date	2004.05.17.21.54.41;	author drahn;	state dead;
branches;
next	1.4;

1.4
date	2002.05.13.17.07.39;	author fgsch;	state Exp;
branches;
next	1.3;

1.3
date	2000.09.12.19.12.18;	author espie;	state Exp;
branches;
next	1.2;

1.2
date	96.11.23.03.35.34;	author niklas;	state Exp;
branches;
next	1.1;

1.1
date	96.06.09.19.42.10;	author niklas;	state Exp;
branches
	1.1.1.1;
next	;

1.1.1.1
date	96.06.09.19.42.10;	author niklas;	state Exp;
branches;
next	1.1.1.2;

1.1.1.2
date	96.11.19.14.15.26;	author niklas;	state Exp;
branches;
next	1.1.1.3;

1.1.1.3
date	97.05.29.09.25.28;	author niklas;	state Exp;
branches;
next	1.1.1.4;

1.1.1.4
date	2000.09.12.14.47.11;	author espie;	state Exp;
branches;
next	1.1.1.5;

1.1.1.5
date	2002.05.13.13.42.38;	author fgsch;	state Exp;
branches;
next	;


desc
@@


1.5
log
@Resolve merge conflicts, adjust method of W^X handing (.sh files)
remove testsuites (not useable) remove mmalloc (not part of new binutils).
@
text
@#objdump: -dr --prefix-addresses -mmips:3000
#name: MIPS ulh-xgot
#as: -mips1 -mcpu=r3000 -KPIC -xgot -EB --defsym XGOT=1
#source: ulh-pic.s

# Test the unaligned load and store macros with -KPIC -xgot.

.*: +file format .*mips.*

Disassembly of section .text:
0+0000 <[^>]*> lw	at,0\(gp\)
[ 	]*0: R_MIPS_GOT16	.data
0+0004 <[^>]*> nop
0+0008 <[^>]*> addiu	at,at,0
[ 	]*8: R_MIPS_LO16	.data
0+000c <[^>]*> nop
0+0010 <[^>]*> lb	a0,0\(at\)
0+0014 <[^>]*> lbu	at,1\(at\)
0+0018 <[^>]*> sll	a0,a0,0x8
0+001c <[^>]*> or	a0,a0,at
0+0020 <[^>]*> lui	at,0x0
[ 	]*20: R_MIPS_GOT_HI16	big_external_data_label
0+0024 <[^>]*> addu	at,at,gp
0+0028 <[^>]*> lw	at,0\(at\)
[ 	]*28: R_MIPS_GOT_LO16	big_external_data_label
0+002c <[^>]*> nop
0+0030 <[^>]*> lbu	a0,0\(at\)
0+0034 <[^>]*> lbu	at,1\(at\)
0+0038 <[^>]*> sll	a0,a0,0x8
0+003c <[^>]*> or	a0,a0,at
0+0040 <[^>]*> lui	at,0x0
[ 	]*40: R_MIPS_GOT_HI16	small_external_data_label
0+0044 <[^>]*> addu	at,at,gp
0+0048 <[^>]*> lw	at,0\(at\)
[ 	]*48: R_MIPS_GOT_LO16	small_external_data_label
0+004c <[^>]*> nop
0+0050 <[^>]*> lwl	a0,0\(at\)
0+0054 <[^>]*> lwr	a0,3\(at\)
0+0058 <[^>]*> lui	at,0x0
[ 	]*58: R_MIPS_GOT_HI16	big_external_common
0+005c <[^>]*> addu	at,at,gp
0+0060 <[^>]*> lw	at,0\(at\)
[ 	]*60: R_MIPS_GOT_LO16	big_external_common
0+0064 <[^>]*> nop
0+0068 <[^>]*> sb	a0,1\(at\)
0+006c <[^>]*> srl	a0,a0,0x8
0+0070 <[^>]*> sb	a0,0\(at\)
0+0074 <[^>]*> lbu	at,1\(at\)
0+0078 <[^>]*> sll	a0,a0,0x8
0+007c <[^>]*> or	a0,a0,at
0+0080 <[^>]*> lui	at,0x0
[ 	]*80: R_MIPS_GOT_HI16	small_external_common
0+0084 <[^>]*> addu	at,at,gp
0+0088 <[^>]*> lw	at,0\(at\)
[ 	]*88: R_MIPS_GOT_LO16	small_external_common
0+008c <[^>]*> nop
0+0090 <[^>]*> swl	a0,0\(at\)
0+0094 <[^>]*> swr	a0,3\(at\)
0+0098 <[^>]*> lw	at,0\(gp\)
[ 	]*98: R_MIPS_GOT16	.bss
0+009c <[^>]*> nop
0+00a0 <[^>]*> addiu	at,at,0
[ 	]*a0: R_MIPS_LO16	.bss
0+00a4 <[^>]*> nop
0+00a8 <[^>]*> lb	a0,0\(at\)
0+00ac <[^>]*> lbu	at,1\(at\)
0+00b0 <[^>]*> sll	a0,a0,0x8
0+00b4 <[^>]*> or	a0,a0,at
0+00b8 <[^>]*> lw	at,0\(gp\)
[ 	]*b8: R_MIPS_GOT16	.bss
0+00bc <[^>]*> nop
0+00c0 <[^>]*> addiu	at,at,1000
[ 	]*c0: R_MIPS_LO16	.bss
0+00c4 <[^>]*> nop
0+00c8 <[^>]*> lbu	a0,0\(at\)
0+00cc <[^>]*> lbu	at,1\(at\)
0+00d0 <[^>]*> sll	a0,a0,0x8
0+00d4 <[^>]*> or	a0,a0,at
0+00d8 <[^>]*> lw	at,0\(gp\)
[ 	]*d8: R_MIPS_GOT16	.data
0+00dc <[^>]*> nop
0+00e0 <[^>]*> addiu	at,at,0
[ 	]*e0: R_MIPS_LO16	.data
0+00e4 <[^>]*> nop
0+00e8 <[^>]*> addiu	at,at,1
0+00ec <[^>]*> lwl	a0,0\(at\)
0+00f0 <[^>]*> lwr	a0,3\(at\)
0+00f4 <[^>]*> lui	at,0x0
[ 	]*f4: R_MIPS_GOT_HI16	big_external_data_label
0+00f8 <[^>]*> addu	at,at,gp
0+00fc <[^>]*> lw	at,0\(at\)
[ 	]*fc: R_MIPS_GOT_LO16	big_external_data_label
0+0100 <[^>]*> nop
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> sb	a0,1\(at\)
0+010c <[^>]*> srl	a0,a0,0x8
0+0110 <[^>]*> sb	a0,0\(at\)
0+0114 <[^>]*> lbu	at,1\(at\)
0+0118 <[^>]*> sll	a0,a0,0x8
0+011c <[^>]*> or	a0,a0,at
0+0120 <[^>]*> lui	at,0x0
[ 	]*120: R_MIPS_GOT_HI16	small_external_data_label
0+0124 <[^>]*> addu	at,at,gp
0+0128 <[^>]*> lw	at,0\(at\)
[ 	]*128: R_MIPS_GOT_LO16	small_external_data_label
0+012c <[^>]*> nop
0+0130 <[^>]*> addiu	at,at,1
0+0134 <[^>]*> swl	a0,0\(at\)
0+0138 <[^>]*> swr	a0,3\(at\)
0+013c <[^>]*> lui	at,0x0
[ 	]*13c: R_MIPS_GOT_HI16	big_external_common
0+0140 <[^>]*> addu	at,at,gp
0+0144 <[^>]*> lw	at,0\(at\)
[ 	]*144: R_MIPS_GOT_LO16	big_external_common
0+0148 <[^>]*> nop
0+014c <[^>]*> addiu	at,at,1
0+0150 <[^>]*> lb	a0,0\(at\)
0+0154 <[^>]*> lbu	at,1\(at\)
0+0158 <[^>]*> sll	a0,a0,0x8
0+015c <[^>]*> or	a0,a0,at
0+0160 <[^>]*> lui	at,0x0
[ 	]*160: R_MIPS_GOT_HI16	small_external_common
0+0164 <[^>]*> addu	at,at,gp
0+0168 <[^>]*> lw	at,0\(at\)
[ 	]*168: R_MIPS_GOT_LO16	small_external_common
0+016c <[^>]*> nop
0+0170 <[^>]*> addiu	at,at,1
0+0174 <[^>]*> lbu	a0,0\(at\)
0+0178 <[^>]*> lbu	at,1\(at\)
0+017c <[^>]*> sll	a0,a0,0x8
0+0180 <[^>]*> or	a0,a0,at
0+0184 <[^>]*> lw	at,0\(gp\)
[ 	]*184: R_MIPS_GOT16	.bss
0+0188 <[^>]*> nop
0+018c <[^>]*> addiu	at,at,0
[ 	]*18c: R_MIPS_LO16	.bss
0+0190 <[^>]*> nop
0+0194 <[^>]*> addiu	at,at,1
0+0198 <[^>]*> lwl	a0,0\(at\)
0+019c <[^>]*> lwr	a0,3\(at\)
0+01a0 <[^>]*> lw	at,0\(gp\)
[ 	]*1a0: R_MIPS_GOT16	.bss
0+01a4 <[^>]*> nop
0+01a8 <[^>]*> addiu	at,at,1000
[ 	]*1a8: R_MIPS_LO16	.bss
0+01ac <[^>]*> nop
0+01b0 <[^>]*> addiu	at,at,1
0+01b4 <[^>]*> sb	a0,1\(at\)
0+01b8 <[^>]*> srl	a0,a0,0x8
0+01bc <[^>]*> sb	a0,0\(at\)
0+01c0 <[^>]*> lbu	at,1\(at\)
0+01c4 <[^>]*> sll	a0,a0,0x8
0+01c8 <[^>]*> or	a0,a0,at
0+01cc <[^>]*> nop
@


1.4
log
@resolve conflicts.
@
text
@@


1.3
log
@Help stupid cvs fixing basic conflicts.
@
text
@d11 1
a11 1
0+0000 <[^>]*> lw	\$at,0\(\$gp\)
d14 1
a14 1
0+0008 <[^>]*> addiu	\$at,\$at,0
d17 5
a21 5
0+0010 <[^>]*> lb	\$a0,0\(\$at\)
0+0014 <[^>]*> lbu	\$at,1\(\$at\)
0+0018 <[^>]*> sll	\$a0,\$a0,0x8
0+001c <[^>]*> or	\$a0,\$a0,\$at
0+0020 <[^>]*> lui	\$at,0x0
d23 2
a24 2
0+0024 <[^>]*> addu	\$at,\$at,\$gp
0+0028 <[^>]*> lw	\$at,0\(\$at\)
d27 5
a31 5
0+0030 <[^>]*> lbu	\$a0,0\(\$at\)
0+0034 <[^>]*> lbu	\$at,1\(\$at\)
0+0038 <[^>]*> sll	\$a0,\$a0,0x8
0+003c <[^>]*> or	\$a0,\$a0,\$at
0+0040 <[^>]*> lui	\$at,0x0
d33 2
a34 2
0+0044 <[^>]*> addu	\$at,\$at,\$gp
0+0048 <[^>]*> lw	\$at,0\(\$at\)
d37 3
a39 3
0+0050 <[^>]*> lwl	\$a0,0\(\$at\)
0+0054 <[^>]*> lwr	\$a0,3\(\$at\)
0+0058 <[^>]*> lui	\$at,0x0
d41 2
a42 2
0+005c <[^>]*> addu	\$at,\$at,\$gp
0+0060 <[^>]*> lw	\$at,0\(\$at\)
d45 7
a51 7
0+0068 <[^>]*> sb	\$a0,1\(\$at\)
0+006c <[^>]*> srl	\$a0,\$a0,0x8
0+0070 <[^>]*> sb	\$a0,0\(\$at\)
0+0074 <[^>]*> lbu	\$at,1\(\$at\)
0+0078 <[^>]*> sll	\$a0,\$a0,0x8
0+007c <[^>]*> or	\$a0,\$a0,\$at
0+0080 <[^>]*> lui	\$at,0x0
d53 2
a54 2
0+0084 <[^>]*> addu	\$at,\$at,\$gp
0+0088 <[^>]*> lw	\$at,0\(\$at\)
d57 3
a59 3
0+0090 <[^>]*> swl	\$a0,0\(\$at\)
0+0094 <[^>]*> swr	\$a0,3\(\$at\)
0+0098 <[^>]*> lw	\$at,0\(\$gp\)
d62 1
a62 1
0+00a0 <[^>]*> addiu	\$at,\$at,0
d65 5
a69 5
0+00a8 <[^>]*> lb	\$a0,0\(\$at\)
0+00ac <[^>]*> lbu	\$at,1\(\$at\)
0+00b0 <[^>]*> sll	\$a0,\$a0,0x8
0+00b4 <[^>]*> or	\$a0,\$a0,\$at
0+00b8 <[^>]*> lw	\$at,0\(\$gp\)
d72 1
a72 1
0+00c0 <[^>]*> addiu	\$at,\$at,1000
d75 5
a79 5
0+00c8 <[^>]*> lbu	\$a0,0\(\$at\)
0+00cc <[^>]*> lbu	\$at,1\(\$at\)
0+00d0 <[^>]*> sll	\$a0,\$a0,0x8
0+00d4 <[^>]*> or	\$a0,\$a0,\$at
0+00d8 <[^>]*> lw	\$at,0\(\$gp\)
d82 1
a82 1
0+00e0 <[^>]*> addiu	\$at,\$at,0
d85 4
a88 4
0+00e8 <[^>]*> addiu	\$at,\$at,1
0+00ec <[^>]*> lwl	\$a0,0\(\$at\)
0+00f0 <[^>]*> lwr	\$a0,3\(\$at\)
0+00f4 <[^>]*> lui	\$at,0x0
d90 2
a91 2
0+00f8 <[^>]*> addu	\$at,\$at,\$gp
0+00fc <[^>]*> lw	\$at,0\(\$at\)
d94 8
a101 8
0+0104 <[^>]*> addiu	\$at,\$at,1
0+0108 <[^>]*> sb	\$a0,1\(\$at\)
0+010c <[^>]*> srl	\$a0,\$a0,0x8
0+0110 <[^>]*> sb	\$a0,0\(\$at\)
0+0114 <[^>]*> lbu	\$at,1\(\$at\)
0+0118 <[^>]*> sll	\$a0,\$a0,0x8
0+011c <[^>]*> or	\$a0,\$a0,\$at
0+0120 <[^>]*> lui	\$at,0x0
d103 2
a104 2
0+0124 <[^>]*> addu	\$at,\$at,\$gp
0+0128 <[^>]*> lw	\$at,0\(\$at\)
d107 4
a110 4
0+0130 <[^>]*> addiu	\$at,\$at,1
0+0134 <[^>]*> swl	\$a0,0\(\$at\)
0+0138 <[^>]*> swr	\$a0,3\(\$at\)
0+013c <[^>]*> lui	\$at,0x0
d112 2
a113 2
0+0140 <[^>]*> addu	\$at,\$at,\$gp
0+0144 <[^>]*> lw	\$at,0\(\$at\)
d116 6
a121 6
0+014c <[^>]*> addiu	\$at,\$at,1
0+0150 <[^>]*> lb	\$a0,0\(\$at\)
0+0154 <[^>]*> lbu	\$at,1\(\$at\)
0+0158 <[^>]*> sll	\$a0,\$a0,0x8
0+015c <[^>]*> or	\$a0,\$a0,\$at
0+0160 <[^>]*> lui	\$at,0x0
d123 2
a124 2
0+0164 <[^>]*> addu	\$at,\$at,\$gp
0+0168 <[^>]*> lw	\$at,0\(\$at\)
d127 6
a132 6
0+0170 <[^>]*> addiu	\$at,\$at,1
0+0174 <[^>]*> lbu	\$a0,0\(\$at\)
0+0178 <[^>]*> lbu	\$at,1\(\$at\)
0+017c <[^>]*> sll	\$a0,\$a0,0x8
0+0180 <[^>]*> or	\$a0,\$a0,\$at
0+0184 <[^>]*> lw	\$at,0\(\$gp\)
d135 1
a135 1
0+018c <[^>]*> addiu	\$at,\$at,0
d138 4
a141 4
0+0194 <[^>]*> addiu	\$at,\$at,1
0+0198 <[^>]*> lwl	\$a0,0\(\$at\)
0+019c <[^>]*> lwr	\$a0,3\(\$at\)
0+01a0 <[^>]*> lw	\$at,0\(\$gp\)
d144 1
a144 1
0+01a8 <[^>]*> addiu	\$at,\$at,1000
d147 7
a153 7
0+01b0 <[^>]*> addiu	\$at,\$at,1
0+01b4 <[^>]*> sb	\$a0,1\(\$at\)
0+01b8 <[^>]*> srl	\$a0,\$a0,0x8
0+01bc <[^>]*> sb	\$a0,0\(\$at\)
0+01c0 <[^>]*> lbu	\$at,1\(\$at\)
0+01c4 <[^>]*> sll	\$a0,\$a0,0x8
0+01c8 <[^>]*> or	\$a0,\$a0,\$at
@


1.2
log
@Merge to Cygnus 961112 + add some support (not ready) for shared libs
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses
d3 1
a3 1
#as: -mips1 -KPIC -xgot
@


1.1
log
@Initial revision
@
text
@d1 1
a1 1
#objdump: -dr
d11 144
a154 144
0+0000 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0000 R_MIPS_GOT16 .data
...
0+0008 <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+0008 R_MIPS_LO16 .data
...
0+0010 <[^>]*> lb \$a0,0\(\$at\)
0+0014 <[^>]*> lbu \$at,1\(\$at\)
0+0018 <[^>]*> sll \$a0,\$a0,0x8
0+001c <[^>]*> or \$a0,\$a0,\$at
0+0020 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+0020 R_MIPS_GOT_HI16 big_external_data_label
0+0024 <[^>]*> addu \$at,\$at,\$gp
0+0028 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0028 R_MIPS_GOT_LO16 big_external_data_label
...
0+0030 <[^>]*> lbu \$a0,0\(\$at\)
0+0034 <[^>]*> lbu \$at,1\(\$at\)
0+0038 <[^>]*> sll \$a0,\$a0,0x8
0+003c <[^>]*> or \$a0,\$a0,\$at
0+0040 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+0040 R_MIPS_GOT_HI16 small_external_data_label
0+0044 <[^>]*> addu \$at,\$at,\$gp
0+0048 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0048 R_MIPS_GOT_LO16 small_external_data_label
...
0+0050 <[^>]*> lwl \$a0,0\(\$at\)
0+0054 <[^>]*> lwr \$a0,3\(\$at\)
0+0058 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+0058 R_MIPS_GOT_HI16 big_external_common
0+005c <[^>]*> addu \$at,\$at,\$gp
0+0060 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0060 R_MIPS_GOT_LO16 big_external_common
...
0+0068 <[^>]*> sb \$a0,1\(\$at\)
0+006c <[^>]*> srl \$a0,\$a0,0x8
0+0070 <[^>]*> sb \$a0,0\(\$at\)
0+0074 <[^>]*> lbu \$at,1\(\$at\)
0+0078 <[^>]*> sll \$a0,\$a0,0x8
0+007c <[^>]*> or \$a0,\$a0,\$at
0+0080 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+0080 R_MIPS_GOT_HI16 small_external_common
0+0084 <[^>]*> addu \$at,\$at,\$gp
0+0088 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0088 R_MIPS_GOT_LO16 small_external_common
...
0+0090 <[^>]*> swl \$a0,0\(\$at\)
0+0094 <[^>]*> swr \$a0,3\(\$at\)
0+0098 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0098 R_MIPS_GOT16 .bss
...
0+00a0 <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+00a0 R_MIPS_LO16 .bss
...
0+00a8 <[^>]*> lb \$a0,0\(\$at\)
0+00ac <[^>]*> lbu \$at,1\(\$at\)
0+00b0 <[^>]*> sll \$a0,\$a0,0x8
0+00b4 <[^>]*> or \$a0,\$a0,\$at
0+00b8 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00b8 R_MIPS_GOT16 .bss
...
0+00c0 <[^>]*> addiu \$at,\$at,1000
[ 	]*RELOC: 0+00c0 R_MIPS_LO16 .bss
...
0+00c8 <[^>]*> lbu \$a0,0\(\$at\)
0+00cc <[^>]*> lbu \$at,1\(\$at\)
0+00d0 <[^>]*> sll \$a0,\$a0,0x8
0+00d4 <[^>]*> or \$a0,\$a0,\$at
0+00d8 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+00d8 R_MIPS_GOT16 .data
...
0+00e0 <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+00e0 R_MIPS_LO16 .data
...
0+00e8 <[^>]*> addiu \$at,\$at,1
0+00ec <[^>]*> lwl \$a0,0\(\$at\)
0+00f0 <[^>]*> lwr \$a0,3\(\$at\)
0+00f4 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+00f4 R_MIPS_GOT_HI16 big_external_data_label
0+00f8 <[^>]*> addu \$at,\$at,\$gp
0+00fc <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+00fc R_MIPS_GOT_LO16 big_external_data_label
...
0+0104 <[^>]*> addiu \$at,\$at,1
0+0108 <[^>]*> sb \$a0,1\(\$at\)
0+010c <[^>]*> srl \$a0,\$a0,0x8
0+0110 <[^>]*> sb \$a0,0\(\$at\)
0+0114 <[^>]*> lbu \$at,1\(\$at\)
0+0118 <[^>]*> sll \$a0,\$a0,0x8
0+011c <[^>]*> or \$a0,\$a0,\$at
0+0120 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+0120 R_MIPS_GOT_HI16 small_external_data_label
0+0124 <[^>]*> addu \$at,\$at,\$gp
0+0128 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0128 R_MIPS_GOT_LO16 small_external_data_label
...
0+0130 <[^>]*> addiu \$at,\$at,1
0+0134 <[^>]*> swl \$a0,0\(\$at\)
0+0138 <[^>]*> swr \$a0,3\(\$at\)
0+013c <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+013c R_MIPS_GOT_HI16 big_external_common
0+0140 <[^>]*> addu \$at,\$at,\$gp
0+0144 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0144 R_MIPS_GOT_LO16 big_external_common
...
0+014c <[^>]*> addiu \$at,\$at,1
0+0150 <[^>]*> lb \$a0,0\(\$at\)
0+0154 <[^>]*> lbu \$at,1\(\$at\)
0+0158 <[^>]*> sll \$a0,\$a0,0x8
0+015c <[^>]*> or \$a0,\$a0,\$at
0+0160 <[^>]*> lui \$at,0x0
[ 	]*RELOC: 0+0160 R_MIPS_GOT_HI16 small_external_common
0+0164 <[^>]*> addu \$at,\$at,\$gp
0+0168 <[^>]*> lw \$at,0\(\$at\)
[ 	]*RELOC: 0+0168 R_MIPS_GOT_LO16 small_external_common
...
0+0170 <[^>]*> addiu \$at,\$at,1
0+0174 <[^>]*> lbu \$a0,0\(\$at\)
0+0178 <[^>]*> lbu \$at,1\(\$at\)
0+017c <[^>]*> sll \$a0,\$a0,0x8
0+0180 <[^>]*> or \$a0,\$a0,\$at
0+0184 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+0184 R_MIPS_GOT16 .bss
...
0+018c <[^>]*> addiu \$at,\$at,0
[ 	]*RELOC: 0+018c R_MIPS_LO16 .bss
...
0+0194 <[^>]*> addiu \$at,\$at,1
0+0198 <[^>]*> lwl \$a0,0\(\$at\)
0+019c <[^>]*> lwr \$a0,3\(\$at\)
0+01a0 <[^>]*> lw \$at,0\(\$gp\)
[ 	]*RELOC: 0+01a0 R_MIPS_GOT16 .bss
...
0+01a8 <[^>]*> addiu \$at,\$at,1000
[ 	]*RELOC: 0+01a8 R_MIPS_LO16 .bss
...
0+01b0 <[^>]*> addiu \$at,\$at,1
0+01b4 <[^>]*> sb \$a0,1\(\$at\)
0+01b8 <[^>]*> srl \$a0,\$a0,0x8
0+01bc <[^>]*> sb \$a0,0\(\$at\)
0+01c0 <[^>]*> lbu \$at,1\(\$at\)
0+01c4 <[^>]*> sll \$a0,\$a0,0x8
0+01c8 <[^>]*> or \$a0,\$a0,\$at
...
@


1.1.1.1
log
@Import of binutils, gas, ld & gprof from Cygnus 960609 tree
@
text
@@


1.1.1.2
log
@Import of 961112 Cygnus binutils+gas+ld+gdb+gprof
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses
d11 144
a154 144
0+0000 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*0: R_MIPS_GOT16	.data
0+0004 <[^>]*> nop
0+0008 <[^>]*> addiu	\$at,\$at,0
[ 	]*8: R_MIPS_LO16	.data
0+000c <[^>]*> nop
0+0010 <[^>]*> lb	\$a0,0\(\$at\)
0+0014 <[^>]*> lbu	\$at,1\(\$at\)
0+0018 <[^>]*> sll	\$a0,\$a0,0x8
0+001c <[^>]*> or	\$a0,\$a0,\$at
0+0020 <[^>]*> lui	\$at,0x0
[ 	]*20: R_MIPS_GOT_HI16	big_external_data_label
0+0024 <[^>]*> addu	\$at,\$at,\$gp
0+0028 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*28: R_MIPS_GOT_LO16	big_external_data_label
0+002c <[^>]*> nop
0+0030 <[^>]*> lbu	\$a0,0\(\$at\)
0+0034 <[^>]*> lbu	\$at,1\(\$at\)
0+0038 <[^>]*> sll	\$a0,\$a0,0x8
0+003c <[^>]*> or	\$a0,\$a0,\$at
0+0040 <[^>]*> lui	\$at,0x0
[ 	]*40: R_MIPS_GOT_HI16	small_external_data_label
0+0044 <[^>]*> addu	\$at,\$at,\$gp
0+0048 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*48: R_MIPS_GOT_LO16	small_external_data_label
0+004c <[^>]*> nop
0+0050 <[^>]*> lwl	\$a0,0\(\$at\)
0+0054 <[^>]*> lwr	\$a0,3\(\$at\)
0+0058 <[^>]*> lui	\$at,0x0
[ 	]*58: R_MIPS_GOT_HI16	big_external_common
0+005c <[^>]*> addu	\$at,\$at,\$gp
0+0060 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*60: R_MIPS_GOT_LO16	big_external_common
0+0064 <[^>]*> nop
0+0068 <[^>]*> sb	\$a0,1\(\$at\)
0+006c <[^>]*> srl	\$a0,\$a0,0x8
0+0070 <[^>]*> sb	\$a0,0\(\$at\)
0+0074 <[^>]*> lbu	\$at,1\(\$at\)
0+0078 <[^>]*> sll	\$a0,\$a0,0x8
0+007c <[^>]*> or	\$a0,\$a0,\$at
0+0080 <[^>]*> lui	\$at,0x0
[ 	]*80: R_MIPS_GOT_HI16	small_external_common
0+0084 <[^>]*> addu	\$at,\$at,\$gp
0+0088 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*88: R_MIPS_GOT_LO16	small_external_common
0+008c <[^>]*> nop
0+0090 <[^>]*> swl	\$a0,0\(\$at\)
0+0094 <[^>]*> swr	\$a0,3\(\$at\)
0+0098 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*98: R_MIPS_GOT16	.bss
0+009c <[^>]*> nop
0+00a0 <[^>]*> addiu	\$at,\$at,0
[ 	]*a0: R_MIPS_LO16	.bss
0+00a4 <[^>]*> nop
0+00a8 <[^>]*> lb	\$a0,0\(\$at\)
0+00ac <[^>]*> lbu	\$at,1\(\$at\)
0+00b0 <[^>]*> sll	\$a0,\$a0,0x8
0+00b4 <[^>]*> or	\$a0,\$a0,\$at
0+00b8 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*b8: R_MIPS_GOT16	.bss
0+00bc <[^>]*> nop
0+00c0 <[^>]*> addiu	\$at,\$at,1000
[ 	]*c0: R_MIPS_LO16	.bss
0+00c4 <[^>]*> nop
0+00c8 <[^>]*> lbu	\$a0,0\(\$at\)
0+00cc <[^>]*> lbu	\$at,1\(\$at\)
0+00d0 <[^>]*> sll	\$a0,\$a0,0x8
0+00d4 <[^>]*> or	\$a0,\$a0,\$at
0+00d8 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*d8: R_MIPS_GOT16	.data
0+00dc <[^>]*> nop
0+00e0 <[^>]*> addiu	\$at,\$at,0
[ 	]*e0: R_MIPS_LO16	.data
0+00e4 <[^>]*> nop
0+00e8 <[^>]*> addiu	\$at,\$at,1
0+00ec <[^>]*> lwl	\$a0,0\(\$at\)
0+00f0 <[^>]*> lwr	\$a0,3\(\$at\)
0+00f4 <[^>]*> lui	\$at,0x0
[ 	]*f4: R_MIPS_GOT_HI16	big_external_data_label
0+00f8 <[^>]*> addu	\$at,\$at,\$gp
0+00fc <[^>]*> lw	\$at,0\(\$at\)
[ 	]*fc: R_MIPS_GOT_LO16	big_external_data_label
0+0100 <[^>]*> nop
0+0104 <[^>]*> addiu	\$at,\$at,1
0+0108 <[^>]*> sb	\$a0,1\(\$at\)
0+010c <[^>]*> srl	\$a0,\$a0,0x8
0+0110 <[^>]*> sb	\$a0,0\(\$at\)
0+0114 <[^>]*> lbu	\$at,1\(\$at\)
0+0118 <[^>]*> sll	\$a0,\$a0,0x8
0+011c <[^>]*> or	\$a0,\$a0,\$at
0+0120 <[^>]*> lui	\$at,0x0
[ 	]*120: R_MIPS_GOT_HI16	small_external_data_label
0+0124 <[^>]*> addu	\$at,\$at,\$gp
0+0128 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*128: R_MIPS_GOT_LO16	small_external_data_label
0+012c <[^>]*> nop
0+0130 <[^>]*> addiu	\$at,\$at,1
0+0134 <[^>]*> swl	\$a0,0\(\$at\)
0+0138 <[^>]*> swr	\$a0,3\(\$at\)
0+013c <[^>]*> lui	\$at,0x0
[ 	]*13c: R_MIPS_GOT_HI16	big_external_common
0+0140 <[^>]*> addu	\$at,\$at,\$gp
0+0144 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*144: R_MIPS_GOT_LO16	big_external_common
0+0148 <[^>]*> nop
0+014c <[^>]*> addiu	\$at,\$at,1
0+0150 <[^>]*> lb	\$a0,0\(\$at\)
0+0154 <[^>]*> lbu	\$at,1\(\$at\)
0+0158 <[^>]*> sll	\$a0,\$a0,0x8
0+015c <[^>]*> or	\$a0,\$a0,\$at
0+0160 <[^>]*> lui	\$at,0x0
[ 	]*160: R_MIPS_GOT_HI16	small_external_common
0+0164 <[^>]*> addu	\$at,\$at,\$gp
0+0168 <[^>]*> lw	\$at,0\(\$at\)
[ 	]*168: R_MIPS_GOT_LO16	small_external_common
0+016c <[^>]*> nop
0+0170 <[^>]*> addiu	\$at,\$at,1
0+0174 <[^>]*> lbu	\$a0,0\(\$at\)
0+0178 <[^>]*> lbu	\$at,1\(\$at\)
0+017c <[^>]*> sll	\$a0,\$a0,0x8
0+0180 <[^>]*> or	\$a0,\$a0,\$at
0+0184 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*184: R_MIPS_GOT16	.bss
0+0188 <[^>]*> nop
0+018c <[^>]*> addiu	\$at,\$at,0
[ 	]*18c: R_MIPS_LO16	.bss
0+0190 <[^>]*> nop
0+0194 <[^>]*> addiu	\$at,\$at,1
0+0198 <[^>]*> lwl	\$a0,0\(\$at\)
0+019c <[^>]*> lwr	\$a0,3\(\$at\)
0+01a0 <[^>]*> lw	\$at,0\(\$gp\)
[ 	]*1a0: R_MIPS_GOT16	.bss
0+01a4 <[^>]*> nop
0+01a8 <[^>]*> addiu	\$at,\$at,1000
[ 	]*1a8: R_MIPS_LO16	.bss
0+01ac <[^>]*> nop
0+01b0 <[^>]*> addiu	\$at,\$at,1
0+01b4 <[^>]*> sb	\$a0,1\(\$at\)
0+01b8 <[^>]*> srl	\$a0,\$a0,0x8
0+01bc <[^>]*> sb	\$a0,0\(\$at\)
0+01c0 <[^>]*> lbu	\$at,1\(\$at\)
0+01c4 <[^>]*> sll	\$a0,\$a0,0x8
0+01c8 <[^>]*> or	\$a0,\$a0,\$at
0+01cc <[^>]*> nop
@


1.1.1.3
log
@Import of binutils-2.8.1 from Cygnus/FSF
@
text
@d3 1
a3 1
#as: -mips1 -KPIC -xgot -EB --defsym XGOT=1
@


1.1.1.4
log
@Import binutils-2.10
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d1 1
a1 1
#objdump: -dr --prefix-addresses -mmips:3000
d3 1
a3 1
#as: -mips1 -mcpu=r3000 -KPIC -xgot -EB --defsym XGOT=1
@


1.1.1.5
log
@Import binutils-2.11.2
- only the binutils package (no gdb here)
- don't import libiberty and texinfo, they are elsewhere
- remove all .info* generated files
@
text
@d11 1
a11 1
0+0000 <[^>]*> lw	at,0\(gp\)
d14 1
a14 1
0+0008 <[^>]*> addiu	at,at,0
d17 5
a21 5
0+0010 <[^>]*> lb	a0,0\(at\)
0+0014 <[^>]*> lbu	at,1\(at\)
0+0018 <[^>]*> sll	a0,a0,0x8
0+001c <[^>]*> or	a0,a0,at
0+0020 <[^>]*> lui	at,0x0
d23 2
a24 2
0+0024 <[^>]*> addu	at,at,gp
0+0028 <[^>]*> lw	at,0\(at\)
d27 5
a31 5
0+0030 <[^>]*> lbu	a0,0\(at\)
0+0034 <[^>]*> lbu	at,1\(at\)
0+0038 <[^>]*> sll	a0,a0,0x8
0+003c <[^>]*> or	a0,a0,at
0+0040 <[^>]*> lui	at,0x0
d33 2
a34 2
0+0044 <[^>]*> addu	at,at,gp
0+0048 <[^>]*> lw	at,0\(at\)
d37 3
a39 3
0+0050 <[^>]*> lwl	a0,0\(at\)
0+0054 <[^>]*> lwr	a0,3\(at\)
0+0058 <[^>]*> lui	at,0x0
d41 2
a42 2
0+005c <[^>]*> addu	at,at,gp
0+0060 <[^>]*> lw	at,0\(at\)
d45 7
a51 7
0+0068 <[^>]*> sb	a0,1\(at\)
0+006c <[^>]*> srl	a0,a0,0x8
0+0070 <[^>]*> sb	a0,0\(at\)
0+0074 <[^>]*> lbu	at,1\(at\)
0+0078 <[^>]*> sll	a0,a0,0x8
0+007c <[^>]*> or	a0,a0,at
0+0080 <[^>]*> lui	at,0x0
d53 2
a54 2
0+0084 <[^>]*> addu	at,at,gp
0+0088 <[^>]*> lw	at,0\(at\)
d57 3
a59 3
0+0090 <[^>]*> swl	a0,0\(at\)
0+0094 <[^>]*> swr	a0,3\(at\)
0+0098 <[^>]*> lw	at,0\(gp\)
d62 1
a62 1
0+00a0 <[^>]*> addiu	at,at,0
d65 5
a69 5
0+00a8 <[^>]*> lb	a0,0\(at\)
0+00ac <[^>]*> lbu	at,1\(at\)
0+00b0 <[^>]*> sll	a0,a0,0x8
0+00b4 <[^>]*> or	a0,a0,at
0+00b8 <[^>]*> lw	at,0\(gp\)
d72 1
a72 1
0+00c0 <[^>]*> addiu	at,at,1000
d75 5
a79 5
0+00c8 <[^>]*> lbu	a0,0\(at\)
0+00cc <[^>]*> lbu	at,1\(at\)
0+00d0 <[^>]*> sll	a0,a0,0x8
0+00d4 <[^>]*> or	a0,a0,at
0+00d8 <[^>]*> lw	at,0\(gp\)
d82 1
a82 1
0+00e0 <[^>]*> addiu	at,at,0
d85 4
a88 4
0+00e8 <[^>]*> addiu	at,at,1
0+00ec <[^>]*> lwl	a0,0\(at\)
0+00f0 <[^>]*> lwr	a0,3\(at\)
0+00f4 <[^>]*> lui	at,0x0
d90 2
a91 2
0+00f8 <[^>]*> addu	at,at,gp
0+00fc <[^>]*> lw	at,0\(at\)
d94 8
a101 8
0+0104 <[^>]*> addiu	at,at,1
0+0108 <[^>]*> sb	a0,1\(at\)
0+010c <[^>]*> srl	a0,a0,0x8
0+0110 <[^>]*> sb	a0,0\(at\)
0+0114 <[^>]*> lbu	at,1\(at\)
0+0118 <[^>]*> sll	a0,a0,0x8
0+011c <[^>]*> or	a0,a0,at
0+0120 <[^>]*> lui	at,0x0
d103 2
a104 2
0+0124 <[^>]*> addu	at,at,gp
0+0128 <[^>]*> lw	at,0\(at\)
d107 4
a110 4
0+0130 <[^>]*> addiu	at,at,1
0+0134 <[^>]*> swl	a0,0\(at\)
0+0138 <[^>]*> swr	a0,3\(at\)
0+013c <[^>]*> lui	at,0x0
d112 2
a113 2
0+0140 <[^>]*> addu	at,at,gp
0+0144 <[^>]*> lw	at,0\(at\)
d116 6
a121 6
0+014c <[^>]*> addiu	at,at,1
0+0150 <[^>]*> lb	a0,0\(at\)
0+0154 <[^>]*> lbu	at,1\(at\)
0+0158 <[^>]*> sll	a0,a0,0x8
0+015c <[^>]*> or	a0,a0,at
0+0160 <[^>]*> lui	at,0x0
d123 2
a124 2
0+0164 <[^>]*> addu	at,at,gp
0+0168 <[^>]*> lw	at,0\(at\)
d127 6
a132 6
0+0170 <[^>]*> addiu	at,at,1
0+0174 <[^>]*> lbu	a0,0\(at\)
0+0178 <[^>]*> lbu	at,1\(at\)
0+017c <[^>]*> sll	a0,a0,0x8
0+0180 <[^>]*> or	a0,a0,at
0+0184 <[^>]*> lw	at,0\(gp\)
d135 1
a135 1
0+018c <[^>]*> addiu	at,at,0
d138 4
a141 4
0+0194 <[^>]*> addiu	at,at,1
0+0198 <[^>]*> lwl	a0,0\(at\)
0+019c <[^>]*> lwr	a0,3\(at\)
0+01a0 <[^>]*> lw	at,0\(gp\)
d144 1
a144 1
0+01a8 <[^>]*> addiu	at,at,1000
d147 7
a153 7
0+01b0 <[^>]*> addiu	at,at,1
0+01b4 <[^>]*> sb	a0,1\(at\)
0+01b8 <[^>]*> srl	a0,a0,0x8
0+01bc <[^>]*> sb	a0,0\(at\)
0+01c0 <[^>]*> lbu	at,1\(at\)
0+01c4 <[^>]*> sll	a0,a0,0x8
0+01c8 <[^>]*> or	a0,a0,at
@


