// Seed: 1742939564
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  id_16(
      .id_0(id_15),
      .id_1(id_11 > 1),
      .id_2(1),
      .id_3(1),
      .id_4(id_2),
      .id_5(id_4 + id_11 == 1),
      .id_6(1),
      .id_7(1),
      .id_8(1)
  );
endmodule
module module_1 (
    input wor id_0,
    output tri id_1,
    input tri id_2,
    output wor id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wand id_6
);
  supply0 id_8 = 1;
  assign id_3 = ~1 != 1;
  assign id_4 = 1;
  module_0(
      id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8, id_8
  );
  uwire id_9 = 1;
endmodule
