// Seed: 2541985043
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  id_4(
      .id_0(1), .id_1(id_1 - 1'd0), .id_2(id_5), .id_3(1)
  );
endmodule
module module_1 #(
    parameter id_39 = 32'd56,
    parameter id_40 = 32'd79
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  input wire id_36;
  input wire id_35;
  inout wire id_34;
  input wire id_33;
  inout wire id_32;
  output wire id_31;
  inout wire id_30;
  inout wire id_29;
  output wire id_28;
  input wire id_27;
  output wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  output wire id_22;
  inout wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  inout wire id_17;
  output wire id_16;
  input wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  inout wire id_8;
  output wire id_7;
  output wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  case (id_12)
    1: begin
      wire id_38;
    end
    default:
    begin
      defparam id_39.id_40 = 1 == id_8;
    end
    1: begin
      assign id_32[1'b0<1'b0] = 1'b0;
    end
    1'b0: begin
      id_41(
          .id_0(id_6), .id_1(1), .id_2(id_14[1 : 1]), .id_3(id_23), .id_4(id_3)
      );
    end
  endcase
  module_0(
      id_8, id_30, id_25
  );
endmodule
