<?xml version="1.0" encoding="UTF-8" ?>
<!-- *************************************************************************************
FILE DESCRIPTION
Max Top 5 critical clocks will be reported. For rest user needs to refer to Detailed report
*******************************************************************************************-->
<report_table display_priority="2" name="Timing Summary">
<report_link name="Detailed report">
<data>C:\Microsemi_Prj\hw7\SkewedProblemCounter\synthesis\synlog\top_level_counter_fpga_mapper.srr</data>
<title>START OF TIMING REPORT</title>
</report_link>
<row>
<data tcl_name="clock_name">Clock Name</data>
<data tcl_name="req_freq">Req Freq</data>
<data tcl_name="est_freq">Est Freq</data>
<data tcl_name="slack">Slack</data>
</row>
<row>
<data>skewedClock|sQ0_inferred_clock</data>
<data>100.0 MHz</data>
<data>295.5 MHz</data>
<data>6.616</data>
</row>
<row>
<data>skewedClock|sQ1_inferred_clock</data>
<data>100.0 MHz</data>
<data>295.5 MHz</data>
<data>6.616</data>
</row>
<row>
<data>skewedClock|sQ2_inferred_clock</data>
<data>100.0 MHz</data>
<data>304.1 MHz</data>
<data>6.712</data>
</row>
<row>
<data>top_level_counter|CLK</data>
<data>100.0 MHz</data>
<data>108.4 MHz</data>
<data>0.777</data>
</row>
</report_table>
