<profile>

<section name = "Vitis HLS Report for 'resizeNNBilinear_9_2160_3840_1_720_720_1_9_s'" level="0">
<item name = "Date">Mon Jun 27 00:45:13 2022
</item>
<item name = "Version">2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)</item>
<item name = "Project">pp_pipeline_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xck26-sfvc784-2LVI-i</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 7.194 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">155, 8332394, 1.550 us, 83.324 ms, 155, 8332394, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_xfUDivResize_fu_174">xfUDivResize, 68, 68, 0.680 us, 0.680 us, 68, 68, no</column>
<column name="indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191">scaleCompute_17_42_20_48_16_1_s, 0, 0, 0 ns, 0 ns, 1, 1, yes</column>
<column name="grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206">resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, 4, 7682, 40.000 ns, 76.820 us, 4, 7682, no</column>
<column name="grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216">resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5, 9, 3848, 90.000 ns, 38.480 us, 9, 3848, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_387_4">15, 8324640, 15 ~ 3854, -, -, 1 ~ 2160, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 1118, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 16, 1939, 2730, -</column>
<column name="Memory">18, -, 0, 0, 0</column>
<column name="Multiplexer">-, -, -, 322, -</column>
<column name="Register">-, -, 901, -, -</column>
<specialColumn name="Available">288, 1248, 234240, 117120, 64</specialColumn>
<specialColumn name="Utilization (%)">6, 1, 1, 3, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216">resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5, 0, 10, 957, 1550, 0</column>
<column name="grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206">resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2, 0, 0, 71, 229, 0</column>
<column name="indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191">scaleCompute_17_42_20_48_16_1_s, 0, 6, 0, 142, 0</column>
<column name="grp_xfUDivResize_fu_174">xfUDivResize, 0, 0, 911, 809, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
<column name="line_buffer_V_U">resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W, 6, 0, 0, 0, 3840, 24, 1, 92160</column>
<column name="line_buffer_V_1_U">resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W, 6, 0, 0, 0, 3840, 24, 1, 92160</column>
<column name="line_buffer_V_2_U">resizeNNBilinear_9_2160_3840_1_720_720_1_9_s_line_buffer_V_RAM_1WNR_AUTO_1R1W, 6, 0, 0, 0, 3840, 24, 1, 92160</column>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_i_i_i_i_i368_i_fu_584_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_i_i_i_i_i499_i_fu_578_p2">+, 0, 0, 24, 17, 1</column>
<column name="add_ln516_fu_663_p2">+, 0, 0, 39, 32, 1</column>
<column name="first_row_index_fu_690_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_2_fu_434_p2">+, 0, 0, 39, 32, 1</column>
<column name="i_op_assign_fu_375_p2">+, 0, 0, 39, 32, 2</column>
<column name="op2_assign_2_fu_545_p2">+, 0, 0, 39, 32, 3</column>
<column name="op2_assign_fu_529_p2">+, 0, 0, 39, 32, 2</column>
<column name="p_Val2_s_fu_555_p2">+, 0, 0, 50, 43, 43</column>
<column name="read_rows_count_1_fu_709_p2">+, 0, 0, 39, 32, 1</column>
<column name="sub351_fu_341_p2">+, 0, 0, 39, 32, 2</column>
<column name="tmp_V_fu_346_p2">+, 0, 0, 39, 32, 2</column>
<column name="sub_ln1049_fu_420_p2">-, 0, 0, 29, 1, 22</column>
<column name="and_ln1077_fu_720_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln514_fu_647_p2">and, 0, 0, 2, 1, 1</column>
<column name="cmp120_fu_524_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="cmp357_fu_540_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="cmp_i_i419_i_fu_470_p2">icmp, 0, 0, 25, 54, 54</column>
<column name="icmp_ln1049_fu_516_p2">icmp, 0, 0, 15, 22, 22</column>
<column name="icmp_ln1065_1_fu_652_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1065_fu_642_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1077_1_fu_608_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln1077_fu_685_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln359_fu_321_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln361_fu_331_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln387_fu_429_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="icmp_ln527_fu_695_p2">icmp, 0, 0, 20, 32, 2</column>
<column name="slt_fu_453_p2">icmp, 0, 0, 20, 32, 32</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1077_fu_737_p2">or, 0, 0, 2, 1, 1</column>
<column name="or_ln514_fu_657_p2">or, 0, 0, 2, 1, 1</column>
<column name="first_row_index_2_fu_701_p3">select, 0, 0, 32, 1, 1</column>
<column name="first_row_index_3_fu_743_p3">select, 0, 0, 32, 1, 32</column>
<column name="indexy_pre_V_fu_482_p3">select, 0, 0, 38, 1, 1</column>
<column name="loop_col_count_fu_335_p3">select, 0, 0, 32, 1, 32</column>
<column name="loop_row_count_fu_325_p3">select, 0, 0, 32, 1, 32</column>
<column name="output_rows_count_1_fu_675_p3">select, 0, 0, 32, 1, 32</column>
<column name="read_rows_count_2_fu_725_p3">select, 0, 0, 32, 1, 32</column>
<column name="ret_V_20_fu_596_p3">select, 0, 0, 16, 1, 17</column>
<column name="sel_tmp1_fu_714_p3">select, 0, 0, 32, 1, 32</column>
<column name="select_ln1048_fu_589_p3">select, 0, 0, 16, 1, 17</column>
<column name="select_ln514_fu_668_p3">select, 0, 0, 32, 1, 32</column>
<column name="spec_select77_fu_475_p3">select, 0, 0, 38, 1, 42</column>
<column name="rev123_fu_535_p2">xor, 0, 0, 2, 1, 2</column>
<column name="sel_tmp4_fu_732_p2">xor, 0, 0, 2, 1, 2</column>
<column name="xor_ln1077_fu_614_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">59, 11, 1, 11</column>
<column name="first_row_index_1_fu_114">9, 2, 32, 64</column>
<column name="grp_xfUDivResize_fu_174_in_d">14, 3, 16, 48</column>
<column name="grp_xfUDivResize_fu_174_in_n">14, 3, 64, 192</column>
<column name="i_fu_118">9, 2, 32, 64</column>
<column name="indexy_V_fu_126">9, 2, 17, 34</column>
<column name="indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_currindex">14, 3, 32, 96</column>
<column name="indexy_pre_comp_V_scaleCompute_17_42_20_48_16_1_s_fu_191_inscale">14, 3, 48, 144</column>
<column name="line_buffer_V_1_address0">14, 3, 12, 36</column>
<column name="line_buffer_V_1_ce0">14, 3, 1, 3</column>
<column name="line_buffer_V_1_ce1">9, 2, 1, 2</column>
<column name="line_buffer_V_1_d0">14, 3, 24, 72</column>
<column name="line_buffer_V_1_we0">14, 3, 1, 3</column>
<column name="line_buffer_V_address0">14, 3, 12, 36</column>
<column name="line_buffer_V_ce0">14, 3, 1, 3</column>
<column name="line_buffer_V_ce1">9, 2, 1, 2</column>
<column name="line_buffer_V_d0">14, 3, 24, 72</column>
<column name="line_buffer_V_we0">14, 3, 1, 3</column>
<column name="nextYScale_V_fu_122">9, 2, 17, 34</column>
<column name="output_rows_count_fu_110">9, 2, 32, 64</column>
<column name="read_rows_count_fu_106">9, 2, 32, 64</column>
<column name="resize_out_mat_data84_write">9, 2, 1, 2</column>
<column name="rgb_mat_data83_read">14, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_i_i_i_i_i368_i_reg_1023">17, 0, 17, 0</column>
<column name="ap_CS_fsm">10, 0, 10, 0</column>
<column name="cmp120_reg_990">1, 0, 1, 0</column>
<column name="cmp357_reg_1011">1, 0, 1, 0</column>
<column name="conv_i_i13_i557_i2_cast_reg_920">38, 0, 43, 5</column>
<column name="empty_88_reg_961">22, 0, 22, 0</column>
<column name="empty_89_reg_977">24, 0, 24, 0</column>
<column name="first_row_index_1_fu_114">32, 0, 32, 0</column>
<column name="grp_resizeNNBilinear_9_2160_3840_1_720_720_1_9_Pipeline_VITIS_LOOP_394_5_fu_216_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_resizeNNBilinear_Pipeline_VITIS_LOOP_337_1_VITIS_LOOP_342_2_fu_206_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_xfUDivResize_fu_174_ap_start_reg">1, 0, 1, 0</column>
<column name="i_fu_118">32, 0, 32, 0</column>
<column name="icmp_ln1049_reg_982">1, 0, 1, 0</column>
<column name="indexx_pre_V_1_reg_935">20, 0, 42, 22</column>
<column name="indexy_V_fu_126">17, 0, 17, 0</column>
<column name="indexy_pre_comp_V_reg_185">42, 0, 42, 0</column>
<column name="loop_col_count_reg_905">32, 0, 32, 0</column>
<column name="loop_row_count_reg_900">32, 0, 32, 0</column>
<column name="nextYScale_V_fu_122">17, 0, 17, 0</column>
<column name="op2_assign_2_reg_1017">32, 0, 32, 0</column>
<column name="op2_assign_reg_998">32, 0, 32, 0</column>
<column name="output_rows_count_fu_110">32, 0, 32, 0</column>
<column name="read_rows_count_fu_106">32, 0, 32, 0</column>
<column name="ret_V_17_cast_reg_966">17, 0, 17, 0</column>
<column name="ret_V_20_reg_1028">17, 0, 17, 0</column>
<column name="rev123_reg_1005">1, 0, 1, 0</column>
<column name="shl_i_i_i393_i_reg_940">20, 0, 42, 22</column>
<column name="shl_i_i_i_i417_i_reg_925">32, 0, 54, 22</column>
<column name="shl_i_i_i_i_i_reg_930">32, 0, 54, 22</column>
<column name="slt_reg_956">1, 0, 1, 0</column>
<column name="sub351_reg_910">32, 0, 32, 0</column>
<column name="sub_ln1049_reg_945">22, 0, 22, 0</column>
<column name="tmp_15_reg_972">1, 0, 1, 0</column>
<column name="tmp_V_reg_915">32, 0, 32, 0</column>
<column name="tmp_reg_875">32, 0, 33, 1</column>
<column name="trunc_ln305_reg_865">16, 0, 16, 0</column>
<column name="trunc_ln306_reg_870">16, 0, 16, 0</column>
<column name="trunc_ln859_1_reg_895">48, 0, 48, 0</column>
<column name="trunc_ln859_reg_885">48, 0, 48, 0</column>
<column name="xnew_reg_880">32, 0, 64, 32</column>
<column name="xor_ln1077_reg_1033">1, 0, 1, 0</column>
<column name="ynew_reg_890">32, 0, 64, 32</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, resizeNNBilinear&lt;9, 2160, 3840, 1, 720, 720, 1, 9&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, resizeNNBilinear&lt;9, 2160, 3840, 1, 720, 720, 1, 9&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, resizeNNBilinear&lt;9, 2160, 3840, 1, 720, 720, 1, 9&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, resizeNNBilinear&lt;9, 2160, 3840, 1, 720, 720, 1, 9&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, resizeNNBilinear&lt;9, 2160, 3840, 1, 720, 720, 1, 9&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, resizeNNBilinear&lt;9, 2160, 3840, 1, 720, 720, 1, 9&gt;, return value</column>
<column name="p_read">in, 32, ap_none, p_read, scalar</column>
<column name="p_read1">in, 32, ap_none, p_read1, scalar</column>
<column name="rgb_mat_data83_dout">in, 24, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_num_data_valid">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_fifo_cap">in, 2, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_empty_n">in, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="rgb_mat_data83_read">out, 1, ap_fifo, rgb_mat_data83, pointer</column>
<column name="p_read2">in, 32, ap_none, p_read2, scalar</column>
<column name="p_read3">in, 32, ap_none, p_read3, scalar</column>
<column name="resize_out_mat_data84_din">out, 24, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_num_data_valid">in, 2, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_fifo_cap">in, 2, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_full_n">in, 1, ap_fifo, resize_out_mat_data84, pointer</column>
<column name="resize_out_mat_data84_write">out, 1, ap_fifo, resize_out_mat_data84, pointer</column>
</table>
</item>
</section>
</profile>
