core_obj_dir/Vaquila_testharness.cpp core_obj_dir/Vaquila_testharness.h core_obj_dir/Vaquila_testharness.mk core_obj_dir/Vaquila_testharness__Dpi.cpp core_obj_dir/Vaquila_testharness__Dpi.h core_obj_dir/Vaquila_testharness__Syms.cpp core_obj_dir/Vaquila_testharness__Syms.h core_obj_dir/Vaquila_testharness__Trace.cpp core_obj_dir/Vaquila_testharness__Trace__Slow.cpp core_obj_dir/Vaquila_testharness__ver.d core_obj_dir/Vaquila_testharness_aquila_testharness.cpp core_obj_dir/Vaquila_testharness_aquila_testharness.h core_obj_dir/Vaquila_testharness_classes.mk core_obj_dir/Vaquila_testharness_dp_ram.cpp core_obj_dir/Vaquila_testharness_dp_ram.h  : /usr/local/bin/verilator_bin ../ip_repo/aquila/hdl/aquila.v ../ip_repo/aquila/hdl/core_rtl/alu.v ../ip_repo/aquila/hdl/core_rtl/aquila_top.v ../ip_repo/aquila/hdl/core_rtl/bcu.v ../ip_repo/aquila/hdl/core_rtl/bpu.v ../ip_repo/aquila/hdl/core_rtl/cache_arbiter.v ../ip_repo/aquila/hdl/core_rtl/clint.v ../ip_repo/aquila/hdl/core_rtl/core_top.v ../ip_repo/aquila/hdl/core_rtl/csr_file.v ../ip_repo/aquila/hdl/core_rtl/dcache.v ../ip_repo/aquila/hdl/core_rtl/decode.v ../ip_repo/aquila/hdl/core_rtl/distri_ram.v ../ip_repo/aquila/hdl/core_rtl/execute.v ../ip_repo/aquila/hdl/core_rtl/fetch.v ../ip_repo/aquila/hdl/core_rtl/forwarding_unit.v ../ip_repo/aquila/hdl/core_rtl/icache.v ../ip_repo/aquila/hdl/core_rtl/memory_access.v ../ip_repo/aquila/hdl/core_rtl/muldiv.v ../ip_repo/aquila/hdl/core_rtl/pipeline_control.v ../ip_repo/aquila/hdl/core_rtl/program_counter.v ../ip_repo/aquila/hdl/core_rtl/regfile.v ../ip_repo/aquila/hdl/core_rtl/regfile_distributed_ram.v ../ip_repo/aquila/hdl/core_rtl/sram.v ../ip_repo/aquila/hdl/core_rtl/uncond_BHT.v ../ip_repo/aquila/hdl/core_rtl/writeback.v /usr/local/bin/verilator_bin core-ver-src/aquila_testharness.sv core-ver-src/dp_ram.sv core-ver-src/mock_uart.sv 
