

================================================================
== Vivado HLS Report for 'multibyte'
================================================================
* Date:           Mon Aug 20 15:49:18 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        multibyte
* Solution:       multibyte
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.50|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +---------+-----------+---------+-----------+---------+
    |       Latency       |       Interval      | Pipeline|
    |   min   |    max    |   min   |    max    |   Type  |
    +---------+-----------+---------+-----------+---------+
    |  2000279|  202000341|  2000279|  202000341|   none  |
    +---------+-----------+---------+-----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |                     |        Latency        | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name      |    min    |    max    |  Latency |  achieved |   target  |   Count   | Pipelined|
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+
        |- memset_sensorData  |          5|          5|         1|          -|          -|          6|    no    |
        |- Loop 2             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 3             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 4             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 5             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 6             |  175000000|  175000000|         1|          -|          -|  175000000|    no    |
        |- Loop 7             |    5000000|    5000000|         1|          -|          -|    5000000|    no    |
        |- Loop 8             |        192|        192|         8|          -|          -|         24|    no    |
        |- Loop 9             |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 10            |    1000000|    1000000|         1|          -|          -|    1000000|    no    |
        |- Loop 11            |         54|         54|         9|          -|          -|          6|    no    |
        +---------------------+-----------+-----------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 106
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	2  / (!tmp_1)
	3  / (tmp_1 & firstSample_load)
	65  / (tmp_1 & !firstSample_load)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / (tmp_3)
	14  / (!tmp_3)
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / (tmp_5)
	23  / (!tmp_5)
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / (tmp_7)
	32  / (!tmp_7)
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / (tmp_9)
	41  / (!tmp_9)
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / (tmp_s)
	50  / (!tmp_s)
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	65  / (firstSample_load & !tmp_2)
	66  / (!firstSample_load) | (tmp_2)
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / true
71 --> 
	72  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / (!exitcond2)
	83  / (exitcond2)
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	79  / true
79 --> 
	80  / true
80 --> 
	81  / true
81 --> 
	82  / true
82 --> 
	75  / true
83 --> 
	84  / (tmp_4)
	83  / (!tmp_4)
84 --> 
	85  / true
85 --> 
	86  / true
86 --> 
	87  / true
87 --> 
	88  / true
88 --> 
	89  / true
89 --> 
	90  / true
90 --> 
	91  / true
91 --> 
	92  / true
92 --> 
	93  / true
93 --> 
	93  / (!tmp_6)
	94  / (tmp_6)
94 --> 
	95  / (!exitcond1)
	103  / (exitcond1)
95 --> 
	96  / true
96 --> 
	97  / true
97 --> 
	98  / true
98 --> 
	99  / true
99 --> 
	100  / true
100 --> 
	101  / true
101 --> 
	102  / true
102 --> 
	94  / true
103 --> 
	104  / true
104 --> 
	105  / true
105 --> 
	106  / true
106 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %CTRL), !map !42"
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_msb) nounwind, !map !48"
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_lsb) nounwind, !map !52"
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressure_xlsb) nounwind, !map !56"
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_msb) nounwind, !map !60"
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_lsb) nounwind, !map !64"
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperature_xlsb) nounwind, !map !68"
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stateSetUp) nounwind, !map !72"
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %state) nounwind, !map !76"
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %stateDataReads) nounwind, !map !80"
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dig_T1) nounwind, !map !84"
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %dig_P9) nounwind, !map !88"
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %pressureRaw) nounwind, !map !92"
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %temperatureRaw) nounwind, !map !96"
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal1) nounwind, !map !100"
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal2) nounwind, !map !104"
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal3) nounwind, !map !108"
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal4) nounwind, !map !112"
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal5) nounwind, !map !116"
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal6) nounwind, !map !120"
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal23) nounwind, !map !124"
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32* %trimVal24) nounwind, !map !128"
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%dummy_12 = alloca i8, align 1"
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%dummy_14 = alloca i8, align 1"
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%dummy_8 = alloca i8, align 1"
ST_1 : Operation 132 [1/1] (0.00ns)   --->   "%dummy = alloca i8, align 1"
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%dummy_2 = alloca i8, align 1"
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%dummy_4 = alloca i8, align 1"
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%dummy_6 = alloca i8, align 1"
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%dummy_10 = alloca i8, align 1"
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @multibyte_str) nounwind"
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sensorData = alloca [6 x i32], align 16" [multibyte.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:84]
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %CTRL, [6 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:87]
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:88]
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressure_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:89]
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_msb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:90]
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_lsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:91]
ST_1 : Operation 146 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperature_xlsb, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:92]
ST_1 : Operation 147 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stateSetUp, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:93]
ST_1 : Operation 148 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %state, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:94]
ST_1 : Operation 149 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %stateDataReads, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:95]
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dig_T1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:96]
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal1, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:98]
ST_1 : Operation 152 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal2, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:99]
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal3, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:100]
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal4, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:101]
ST_1 : Operation 155 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal5, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:102]
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal6, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:103]
ST_1 : Operation 157 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal23, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:104]
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %trimVal24, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:105]
ST_1 : Operation 159 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %dig_P9, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:108]
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %pressureRaw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:109]
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %temperatureRaw, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [5 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:110]
ST_1 : Operation 162 [1/1] (1.76ns)   --->   "br label %meminst8" [multibyte.cpp:115]

 <State 2> : 3.50ns
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%invdar9 = phi i3 [ %indvarinc, %meminst8 ], [ 0, %meminst8.preheader ]" [multibyte.cpp:115]
ST_2 : Operation 164 [1/1] (1.65ns)   --->   "%indvarinc = add i3 %invdar9, 1" [multibyte.cpp:115]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%tmp = zext i3 %invdar9 to i64" [multibyte.cpp:115]
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%sensorData_addr = getelementptr [6 x i32]* %sensorData, i64 0, i64 %tmp" [multibyte.cpp:115]
ST_2 : Operation 167 [1/1] (2.32ns)   --->   "store i32 0, i32* %sensorData_addr, align 4" [multibyte.cpp:115]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 168 [1/1] (1.13ns)   --->   "%tmp_1 = icmp eq i3 %invdar9, -3" [multibyte.cpp:115]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopName([18 x i8]* @memset_sensorData_st) nounwind"
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "br i1 %tmp_1, label %0, label %meminst8" [multibyte.cpp:115]
ST_2 : Operation 172 [1/1] (0.00ns)   --->   "%firstSample_load = load i1* @firstSample, align 1" [multibyte.cpp:119]
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecReset(i1* @firstSample, i32 1, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:119]
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "br i1 %firstSample_load, label %1, label %._crit_edge" [multibyte.cpp:120]
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%CTRL_addr = getelementptr i32* %CTRL, i64 268436552"
ST_2 : Operation 176 [1/1] (3.50ns)   --->   "%CTRL_addr_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr, i32 1)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 3> : 3.50ns
ST_3 : Operation 177 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stateSetUp, i32 100)" [multibyte.cpp:123]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%CTRL_addr_1 = getelementptr i32* %CTRL, i64 268436552"
ST_3 : Operation 179 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_1, i32 15, i4 -1)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 180 [1/1] (0.00ns)   --->   "%CTRL_addr_3 = getelementptr i32* %CTRL, i64 268436544"
ST_3 : Operation 181 [1/1] (3.50ns)   --->   "%CTRL_addr_1_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_3, i32 1)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 4> : 3.50ns
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%CTRL_addr_2 = getelementptr i32* %CTRL, i64 268436552"
ST_4 : Operation 183 [5/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "%CTRL_addr_6 = getelementptr i32* %CTRL, i64 268436544"
ST_4 : Operation 185 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_6, i32 2, i4 -1)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%CTRL_addr_8 = getelementptr i32* %CTRL, i64 268436544"
ST_4 : Operation 187 [1/1] (3.50ns)   --->   "%CTRL_addr_1_req2 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_8, i32 1)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 5> : 3.50ns
ST_5 : Operation 188 [4/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%CTRL_addr_7 = getelementptr i32* %CTRL, i64 268436544"
ST_5 : Operation 190 [5/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_7)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 191 [1/1] (0.00ns)   --->   "%CTRL_addr_9 = getelementptr i32* %CTRL, i64 268436544"
ST_5 : Operation 192 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_9, i32 1, i4 -1)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%CTRL_addr_11 = getelementptr i32* %CTRL, i64 268436546"
ST_5 : Operation 194 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_11, i32 1)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 6> : 3.50ns
ST_6 : Operation 195 [3/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 196 [4/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_7)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 197 [1/1] (0.00ns)   --->   "%CTRL_addr_10 = getelementptr i32* %CTRL, i64 268436544"
ST_6 : Operation 198 [5/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_10)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 199 [1/1] (0.00ns)   --->   "%CTRL_addr_12 = getelementptr i32* %CTRL, i64 268436546"
ST_6 : Operation 200 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_12, i32 492, i4 -1)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_6 : Operation 201 [1/1] (0.00ns)   --->   "%CTRL_addr_14 = getelementptr i32* %CTRL, i64 268436546"
ST_6 : Operation 202 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req4 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_14, i32 1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 7> : 3.50ns
ST_7 : Operation 203 [2/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 204 [3/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_7)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 205 [4/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_10)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 206 [1/1] (0.00ns)   --->   "%CTRL_addr_13 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 207 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_13)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 208 [1/1] (0.00ns)   --->   "%CTRL_addr_15 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 209 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_15, i32 208, i4 -1)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_7 : Operation 210 [1/1] (0.00ns)   --->   "%CTRL_addr_17 = getelementptr i32* %CTRL, i64 268436546"
ST_7 : Operation 211 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req6 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_17, i32 1)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 8> : 3.50ns
ST_8 : Operation 212 [1/5] (3.50ns)   --->   "%CTRL_addr_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_2)" [multibyte.cpp:125]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 213 [2/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_7)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 214 [3/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_10)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 215 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_13)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 216 [1/1] (0.00ns)   --->   "%CTRL_addr_16 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 217 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_16)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%CTRL_addr_18 = getelementptr i32* %CTRL, i64 268436546"
ST_8 : Operation 219 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_18, i32 493, i4 -1)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 9> : 3.50ns
ST_9 : Operation 220 [1/5] (3.50ns)   --->   "%CTRL_addr_1_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_7)" [multibyte.cpp:128]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 221 [2/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_10)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 222 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_13)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 223 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_16)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 224 [1/1] (0.00ns)   --->   "%CTRL_addr_19 = getelementptr i32* %CTRL, i64 268436546"
ST_9 : Operation 225 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_19)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 10> : 3.50ns
ST_10 : Operation 226 [1/5] (3.50ns)   --->   "%CTRL_addr_1_resp3 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_10)" [multibyte.cpp:131]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 227 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_13)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 228 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_16)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 229 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_19)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 11> : 3.50ns
ST_11 : Operation 230 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_13)" [multibyte.cpp:135]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 231 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_16)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_11 : Operation 232 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_19)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 12> : 3.50ns
ST_12 : Operation 233 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp5 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_16)" [multibyte.cpp:136]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_12 : Operation 234 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_19)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 13> : 3.50ns
ST_13 : Operation 235 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp7 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_19)" [multibyte.cpp:137]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_13 : Operation 236 [1/1] (0.00ns)   --->   "%rbegin1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_13 : Operation 237 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:138]
ST_13 : Operation 238 [1/1] (1.76ns)   --->   "br label %2" [multibyte.cpp:64->multibyte.cpp:138]

 <State 14> : 3.50ns
ST_14 : Operation 239 [1/1] (0.00ns)   --->   "%p_014_0_i1 = phi i23 [ 0, %1 ], [ %ctr_V, %3 ]"
ST_14 : Operation 240 [1/1] (2.44ns)   --->   "%tmp_3 = icmp eq i23 %p_014_0_i1, -3388608" [multibyte.cpp:64->multibyte.cpp:138]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 241 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_14 : Operation 242 [1/1] (2.28ns)   --->   "%ctr_V = add i23 %p_014_0_i1, 1" [multibyte.cpp:64->multibyte.cpp:138]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 243 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %"delay_until_ms<50ull, 100000000ull>.exit30", label %3" [multibyte.cpp:64->multibyte.cpp:138]
ST_14 : Operation 244 [1/1] (0.00ns)   --->   "%dummy_1 = load volatile i8* %dummy, align 1" [multibyte.cpp:65->multibyte.cpp:138]
ST_14 : Operation 245 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_1, i8* %dummy, align 1" [multibyte.cpp:65->multibyte.cpp:138]
ST_14 : Operation 246 [1/1] (0.00ns)   --->   "br label %2" [multibyte.cpp:64->multibyte.cpp:138]
ST_14 : Operation 247 [1/1] (0.00ns)   --->   "%rend27 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin1) nounwind"
ST_14 : Operation 248 [1/1] (0.00ns)   --->   "%CTRL_addr_20 = getelementptr i32* %CTRL, i64 268436546"
ST_14 : Operation 249 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req8 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_20, i32 1)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 15> : 3.50ns
ST_15 : Operation 250 [1/1] (0.00ns)   --->   "%CTRL_addr_21 = getelementptr i32* %CTRL, i64 268436546"
ST_15 : Operation 251 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_21, i32 492, i4 -1)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 252 [1/1] (0.00ns)   --->   "%CTRL_addr_23 = getelementptr i32* %CTRL, i64 268436546"
ST_15 : Operation 253 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req10 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_23, i32 1)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 16> : 3.50ns
ST_16 : Operation 254 [1/1] (0.00ns)   --->   "%CTRL_addr_22 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 255 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_22)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 256 [1/1] (0.00ns)   --->   "%CTRL_addr_24 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 257 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_24, i32 224, i4 -1)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 258 [1/1] (0.00ns)   --->   "%CTRL_addr_26 = getelementptr i32* %CTRL, i64 268436546"
ST_16 : Operation 259 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req12 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_26, i32 1)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 17> : 3.50ns
ST_17 : Operation 260 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_22)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%CTRL_addr_25 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 262 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_25)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_17 : Operation 263 [1/1] (0.00ns)   --->   "%CTRL_addr_27 = getelementptr i32* %CTRL, i64 268436546"
ST_17 : Operation 264 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_27, i32 182, i4 -1)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 18> : 3.50ns
ST_18 : Operation 265 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_22)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 266 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_25)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 267 [1/1] (0.00ns)   --->   "%CTRL_addr_28 = getelementptr i32* %CTRL, i64 268436546"
ST_18 : Operation 268 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_28)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 19> : 3.50ns
ST_19 : Operation 269 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_22)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 270 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_25)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_19 : Operation 271 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_28)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 20> : 3.50ns
ST_20 : Operation 272 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp9 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_22)" [multibyte.cpp:142]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 273 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_25)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 274 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_28)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 21> : 3.50ns
ST_21 : Operation 275 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp11 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_25)" [multibyte.cpp:143]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_21 : Operation 276 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_28)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 22> : 3.50ns
ST_22 : Operation 277 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp13 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_28)" [multibyte.cpp:144]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_22 : Operation 278 [1/1] (0.00ns)   --->   "%rbegin2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_22 : Operation 279 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:145]
ST_22 : Operation 280 [1/1] (1.76ns)   --->   "br label %4" [multibyte.cpp:64->multibyte.cpp:145]

 <State 23> : 3.50ns
ST_23 : Operation 281 [1/1] (0.00ns)   --->   "%p_014_0_i2 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit30" ], [ %ctr_V_1, %5 ]"
ST_23 : Operation 282 [1/1] (2.44ns)   --->   "%tmp_5 = icmp eq i23 %p_014_0_i2, -3388608" [multibyte.cpp:64->multibyte.cpp:145]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 283 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_23 : Operation 284 [1/1] (2.28ns)   --->   "%ctr_V_1 = add i23 %p_014_0_i2, 1" [multibyte.cpp:64->multibyte.cpp:145]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 285 [1/1] (0.00ns)   --->   "br i1 %tmp_5, label %"delay_until_ms<50ull, 100000000ull>.exit25", label %5" [multibyte.cpp:64->multibyte.cpp:145]
ST_23 : Operation 286 [1/1] (0.00ns)   --->   "%dummy_3 = load volatile i8* %dummy_2, align 1" [multibyte.cpp:65->multibyte.cpp:145]
ST_23 : Operation 287 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_3, i8* %dummy_2, align 1" [multibyte.cpp:65->multibyte.cpp:145]
ST_23 : Operation 288 [1/1] (0.00ns)   --->   "br label %4" [multibyte.cpp:64->multibyte.cpp:145]
ST_23 : Operation 289 [1/1] (0.00ns)   --->   "%rend22 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin2) nounwind"
ST_23 : Operation 290 [1/1] (0.00ns)   --->   "%CTRL_addr_29 = getelementptr i32* %CTRL, i64 268436546"
ST_23 : Operation 291 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req14 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_29, i32 1)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 24> : 3.50ns
ST_24 : Operation 292 [1/1] (0.00ns)   --->   "%CTRL_addr_30 = getelementptr i32* %CTRL, i64 268436546"
ST_24 : Operation 293 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_30, i32 492, i4 -1)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_24 : Operation 294 [1/1] (0.00ns)   --->   "%CTRL_addr_32 = getelementptr i32* %CTRL, i64 268436546"
ST_24 : Operation 295 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req16 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_32, i32 1)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 25> : 3.50ns
ST_25 : Operation 296 [1/1] (0.00ns)   --->   "%CTRL_addr_31 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 297 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_31)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 298 [1/1] (0.00ns)   --->   "%CTRL_addr_33 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 299 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_33, i32 242, i4 -1)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_25 : Operation 300 [1/1] (0.00ns)   --->   "%CTRL_addr_35 = getelementptr i32* %CTRL, i64 268436546"
ST_25 : Operation 301 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req18 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_35, i32 1)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 26> : 3.50ns
ST_26 : Operation 302 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_31)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 303 [1/1] (0.00ns)   --->   "%CTRL_addr_34 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 304 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_34)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_26 : Operation 305 [1/1] (0.00ns)   --->   "%CTRL_addr_36 = getelementptr i32* %CTRL, i64 268436546"
ST_26 : Operation 306 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_36, i32 0, i4 -1)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 27> : 3.50ns
ST_27 : Operation 307 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_31)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 308 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_34)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_27 : Operation 309 [1/1] (0.00ns)   --->   "%CTRL_addr_37 = getelementptr i32* %CTRL, i64 268436546"
ST_27 : Operation 310 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_37)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 28> : 3.50ns
ST_28 : Operation 311 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_31)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 312 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_34)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_28 : Operation 313 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_37)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 29> : 3.50ns
ST_29 : Operation 314 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp15 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_31)" [multibyte.cpp:148]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 315 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_34)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_29 : Operation 316 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_37)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 30> : 3.50ns
ST_30 : Operation 317 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp17 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_34)" [multibyte.cpp:149]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_30 : Operation 318 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_37)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 31> : 3.50ns
ST_31 : Operation 319 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp19 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_37)" [multibyte.cpp:150]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_31 : Operation 320 [1/1] (0.00ns)   --->   "%rbegin3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_31 : Operation 321 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:151]
ST_31 : Operation 322 [1/1] (1.76ns)   --->   "br label %6" [multibyte.cpp:64->multibyte.cpp:151]

 <State 32> : 3.50ns
ST_32 : Operation 323 [1/1] (0.00ns)   --->   "%p_014_0_i3 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit25" ], [ %ctr_V_2, %7 ]"
ST_32 : Operation 324 [1/1] (2.44ns)   --->   "%tmp_7 = icmp eq i23 %p_014_0_i3, -3388608" [multibyte.cpp:64->multibyte.cpp:151]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 325 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_32 : Operation 326 [1/1] (2.28ns)   --->   "%ctr_V_2 = add i23 %p_014_0_i3, 1" [multibyte.cpp:64->multibyte.cpp:151]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 327 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %"delay_until_ms<50ull, 100000000ull>.exit20", label %7" [multibyte.cpp:64->multibyte.cpp:151]
ST_32 : Operation 328 [1/1] (0.00ns)   --->   "%dummy_5 = load volatile i8* %dummy_4, align 1" [multibyte.cpp:65->multibyte.cpp:151]
ST_32 : Operation 329 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_5, i8* %dummy_4, align 1" [multibyte.cpp:65->multibyte.cpp:151]
ST_32 : Operation 330 [1/1] (0.00ns)   --->   "br label %6" [multibyte.cpp:64->multibyte.cpp:151]
ST_32 : Operation 331 [1/1] (0.00ns)   --->   "%rend17 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin3) nounwind"
ST_32 : Operation 332 [1/1] (0.00ns)   --->   "%CTRL_addr_38 = getelementptr i32* %CTRL, i64 268436546"
ST_32 : Operation 333 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req20 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_38, i32 1)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 33> : 3.50ns
ST_33 : Operation 334 [1/1] (0.00ns)   --->   "%CTRL_addr_39 = getelementptr i32* %CTRL, i64 268436546"
ST_33 : Operation 335 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_39, i32 492, i4 -1)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_33 : Operation 336 [1/1] (0.00ns)   --->   "%CTRL_addr_41 = getelementptr i32* %CTRL, i64 268436546"
ST_33 : Operation 337 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req22 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_41, i32 1)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 34> : 3.50ns
ST_34 : Operation 338 [1/1] (0.00ns)   --->   "%CTRL_addr_40 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 339 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_40)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 340 [1/1] (0.00ns)   --->   "%CTRL_addr_42 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 341 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_42, i32 244, i4 -1)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_34 : Operation 342 [1/1] (0.00ns)   --->   "%CTRL_addr_44 = getelementptr i32* %CTRL, i64 268436546"
ST_34 : Operation 343 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req24 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_44, i32 1)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 35> : 3.50ns
ST_35 : Operation 344 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_40)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 345 [1/1] (0.00ns)   --->   "%CTRL_addr_43 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 346 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_43)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_35 : Operation 347 [1/1] (0.00ns)   --->   "%CTRL_addr_45 = getelementptr i32* %CTRL, i64 268436546"
ST_35 : Operation 348 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_45, i32 23, i4 -1)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 36> : 3.50ns
ST_36 : Operation 349 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_40)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 350 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_43)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_36 : Operation 351 [1/1] (0.00ns)   --->   "%CTRL_addr_46 = getelementptr i32* %CTRL, i64 268436546"
ST_36 : Operation 352 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_46)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 37> : 3.50ns
ST_37 : Operation 353 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_40)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 354 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_43)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_37 : Operation 355 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_46)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 38> : 3.50ns
ST_38 : Operation 356 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp21 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_40)" [multibyte.cpp:154]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 357 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_43)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_38 : Operation 358 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_46)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 39> : 3.50ns
ST_39 : Operation 359 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp23 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_43)" [multibyte.cpp:155]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_39 : Operation 360 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_46)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 40> : 3.50ns
ST_40 : Operation 361 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp25 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_46)" [multibyte.cpp:156]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_40 : Operation 362 [1/1] (0.00ns)   --->   "%rbegin4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_40 : Operation 363 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:157]
ST_40 : Operation 364 [1/1] (1.76ns)   --->   "br label %8" [multibyte.cpp:64->multibyte.cpp:157]

 <State 41> : 3.50ns
ST_41 : Operation 365 [1/1] (0.00ns)   --->   "%p_014_0_i4 = phi i23 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit20" ], [ %ctr_V_3, %9 ]"
ST_41 : Operation 366 [1/1] (2.44ns)   --->   "%tmp_9 = icmp eq i23 %p_014_0_i4, -3388608" [multibyte.cpp:64->multibyte.cpp:157]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 367 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_41 : Operation 368 [1/1] (2.28ns)   --->   "%ctr_V_3 = add i23 %p_014_0_i4, 1" [multibyte.cpp:64->multibyte.cpp:157]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 369 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %"delay_until_ms<50ull, 100000000ull>.exit15", label %9" [multibyte.cpp:64->multibyte.cpp:157]
ST_41 : Operation 370 [1/1] (0.00ns)   --->   "%dummy_7 = load volatile i8* %dummy_6, align 1" [multibyte.cpp:65->multibyte.cpp:157]
ST_41 : Operation 371 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_7, i8* %dummy_6, align 1" [multibyte.cpp:65->multibyte.cpp:157]
ST_41 : Operation 372 [1/1] (0.00ns)   --->   "br label %8" [multibyte.cpp:64->multibyte.cpp:157]
ST_41 : Operation 373 [1/1] (0.00ns)   --->   "%rend12 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin4) nounwind"
ST_41 : Operation 374 [1/1] (0.00ns)   --->   "%CTRL_addr_47 = getelementptr i32* %CTRL, i64 268436546"
ST_41 : Operation 375 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req26 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_47, i32 1)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 42> : 3.50ns
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%CTRL_addr_48 = getelementptr i32* %CTRL, i64 268436546"
ST_42 : Operation 377 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_48, i32 492, i4 -1)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_42 : Operation 378 [1/1] (0.00ns)   --->   "%CTRL_addr_50 = getelementptr i32* %CTRL, i64 268436546"
ST_42 : Operation 379 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req28 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_50, i32 1)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 43> : 3.50ns
ST_43 : Operation 380 [1/1] (0.00ns)   --->   "%CTRL_addr_49 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 381 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_49)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 382 [1/1] (0.00ns)   --->   "%CTRL_addr_51 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 383 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_51, i32 245, i4 -1)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_43 : Operation 384 [1/1] (0.00ns)   --->   "%CTRL_addr_53 = getelementptr i32* %CTRL, i64 268436546"
ST_43 : Operation 385 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req30 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_53, i32 1)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 44> : 3.50ns
ST_44 : Operation 386 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_49)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 387 [1/1] (0.00ns)   --->   "%CTRL_addr_52 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 388 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_52)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_44 : Operation 389 [1/1] (0.00ns)   --->   "%CTRL_addr_54 = getelementptr i32* %CTRL, i64 268436546"
ST_44 : Operation 390 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_54, i32 160, i4 -1)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 45> : 3.50ns
ST_45 : Operation 391 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_49)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 392 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_52)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_45 : Operation 393 [1/1] (0.00ns)   --->   "%CTRL_addr_55 = getelementptr i32* %CTRL, i64 268436546"
ST_45 : Operation 394 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_55)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 46> : 3.50ns
ST_46 : Operation 395 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_49)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 396 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_52)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_46 : Operation 397 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_55)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 47> : 3.50ns
ST_47 : Operation 398 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp27 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_49)" [multibyte.cpp:160]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 399 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_52)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_47 : Operation 400 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_55)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 48> : 3.50ns
ST_48 : Operation 401 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp29 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_52)" [multibyte.cpp:161]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_48 : Operation 402 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_55)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 49> : 3.50ns
ST_49 : Operation 403 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp31 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_55)" [multibyte.cpp:162]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_49 : Operation 404 [1/1] (0.00ns)   --->   "%rbegin5 = call i32 (...)* @_ssdm_op_SpecRegionBegin([45 x i8]* @delay_until_ms_MD_17) nounwind"
ST_49 : Operation 405 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:167]
ST_49 : Operation 406 [1/1] (1.76ns)   --->   "br label %10" [multibyte.cpp:64->multibyte.cpp:167]

 <State 50> : 3.50ns
ST_50 : Operation 407 [1/1] (0.00ns)   --->   "%p_014_0_i5 = phi i28 [ 0, %"delay_until_ms<50ull, 100000000ull>.exit15" ], [ %ctr_V_4, %11 ]"
ST_50 : Operation 408 [1/1] (2.46ns)   --->   "%tmp_s = icmp eq i28 %p_014_0_i5, -93435456" [multibyte.cpp:64->multibyte.cpp:167]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 409 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 175000000, i64 175000000, i64 175000000) nounwind"
ST_50 : Operation 410 [1/1] (2.43ns)   --->   "%ctr_V_4 = add i28 %p_014_0_i5, 1" [multibyte.cpp:64->multibyte.cpp:167]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 411 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %"delay_until_ms<1750ull, 100000000ull>.exit", label %11" [multibyte.cpp:64->multibyte.cpp:167]
ST_50 : Operation 412 [1/1] (0.00ns)   --->   "%dummy_9 = load volatile i8* %dummy_8, align 1" [multibyte.cpp:65->multibyte.cpp:167]
ST_50 : Operation 413 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_9, i8* %dummy_8, align 1" [multibyte.cpp:65->multibyte.cpp:167]
ST_50 : Operation 414 [1/1] (0.00ns)   --->   "br label %10" [multibyte.cpp:64->multibyte.cpp:167]
ST_50 : Operation 415 [1/1] (0.00ns)   --->   "%rend32 = call i32 (...)* @_ssdm_op_SpecRegionEnd([45 x i8]* @delay_until_ms_MD_17, i32 %rbegin5) nounwind"
ST_50 : Operation 416 [1/1] (0.00ns)   --->   "%CTRL_addr_56 = getelementptr i32* %CTRL, i64 268436546"
ST_50 : Operation 417 [1/1] (3.50ns)   --->   "%CTRL_addr_2_req32 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_56, i32 1)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 51> : 3.50ns
ST_51 : Operation 418 [1/1] (0.00ns)   --->   "%CTRL_addr_57 = getelementptr i32* %CTRL, i64 268436546"
ST_51 : Operation 419 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_57, i32 493, i4 -1)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 52> : 3.50ns
ST_52 : Operation 420 [1/1] (0.00ns)   --->   "%CTRL_addr_58 = getelementptr i32* %CTRL, i64 268436546"
ST_52 : Operation 421 [5/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_58)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 53> : 3.50ns
ST_53 : Operation 422 [4/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_58)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 54> : 3.50ns
ST_54 : Operation 423 [3/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_58)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 55> : 3.50ns
ST_55 : Operation 424 [2/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_58)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 56> : 3.50ns
ST_56 : Operation 425 [1/5] (3.50ns)   --->   "%CTRL_addr_2_resp33 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_58)" [multibyte.cpp:168]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 57> : 3.50ns
ST_57 : Operation 426 [1/1] (0.00ns)   --->   "%CTRL_addr_59 = getelementptr i32* %CTRL, i64 268436547"
ST_57 : Operation 427 [7/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 58> : 3.50ns
ST_58 : Operation 428 [6/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 59> : 3.50ns
ST_59 : Operation 429 [5/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 60> : 3.50ns
ST_60 : Operation 430 [4/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 61> : 3.50ns
ST_61 : Operation 431 [3/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 62> : 3.50ns
ST_62 : Operation 432 [2/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 63> : 3.50ns
ST_63 : Operation 433 [1/7] (3.50ns)   --->   "%p_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_59, i32 1)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 64> : 3.50ns
ST_64 : Operation 434 [1/1] (0.00ns)   --->   "%CTRL_addr_60 = getelementptr i32* %CTRL, i64 268436547"
ST_64 : Operation 435 [1/1] (3.50ns)   --->   "%empty_11 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_60)" [multibyte.cpp:169]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_64 : Operation 436 [1/1] (0.00ns)   --->   "%rbegin = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_50) nounwind"
ST_64 : Operation 437 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:173]
ST_64 : Operation 438 [1/1] (1.76ns)   --->   "br label %12" [multibyte.cpp:64->multibyte.cpp:173]

 <State 65> : 3.50ns
ST_65 : Operation 439 [1/1] (0.00ns)   --->   "%p_014_0_i = phi i23 [ 0, %"delay_until_ms<1750ull, 100000000ull>.exit" ], [ %ctr_V_5, %13 ]"
ST_65 : Operation 440 [1/1] (2.44ns)   --->   "%tmp_2 = icmp eq i23 %p_014_0_i, -3388608" [multibyte.cpp:64->multibyte.cpp:173]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 441 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5000000, i64 5000000, i64 5000000) nounwind"
ST_65 : Operation 442 [1/1] (2.28ns)   --->   "%ctr_V_5 = add i23 %p_014_0_i, 1" [multibyte.cpp:64->multibyte.cpp:173]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 443 [1/1] (0.00ns)   --->   "br i1 %tmp_2, label %"delay_until_ms<50ull, 100000000ull>.exit", label %13" [multibyte.cpp:64->multibyte.cpp:173]
ST_65 : Operation 444 [1/1] (0.00ns)   --->   "%dummy_11 = load volatile i8* %dummy_10, align 1" [multibyte.cpp:65->multibyte.cpp:173]
ST_65 : Operation 445 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_11, i8* %dummy_10, align 1" [multibyte.cpp:65->multibyte.cpp:173]
ST_65 : Operation 446 [1/1] (0.00ns)   --->   "br label %12" [multibyte.cpp:64->multibyte.cpp:173]
ST_65 : Operation 447 [1/1] (0.00ns)   --->   "%rend = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_50, i32 %rbegin) nounwind"
ST_65 : Operation 448 [1/1] (0.00ns)   --->   "store i1 false, i1* @firstSample, align 1" [multibyte.cpp:176]
ST_65 : Operation 449 [1/1] (0.00ns)   --->   "br label %._crit_edge" [multibyte.cpp:177]
ST_65 : Operation 450 [1/1] (0.00ns)   --->   "%CTRL_addr_4 = getelementptr i32* %CTRL, i64 268436546"
ST_65 : Operation 451 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 66> : 3.50ns
ST_66 : Operation 452 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 492, i4 -1)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 453 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req34 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_66 : Operation 454 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %state, i32 10)" [multibyte.cpp:190]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>

 <State 67> : 3.50ns
ST_67 : Operation 455 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 456 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 136, i4 -1)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_67 : Operation 457 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req36 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 68> : 3.50ns
ST_68 : Operation 458 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 459 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 460 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 493, i4 -1)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_68 : Operation 461 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req38 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 69> : 3.50ns
ST_69 : Operation 462 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 463 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 464 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_69 : Operation 465 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 548, i4 -1)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 70> : 3.50ns
ST_70 : Operation 466 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 467 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 468 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_70 : Operation 469 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 71> : 3.50ns
ST_71 : Operation 470 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:184]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 471 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 472 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_71 : Operation 473 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 72> : 3.50ns
ST_72 : Operation 474 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp35 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:185]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 475 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_72 : Operation 476 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 73> : 3.50ns
ST_73 : Operation 477 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp37 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:186]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_73 : Operation 478 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 74> : 3.50ns
ST_74 : Operation 479 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp39 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:187]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_74 : Operation 480 [1/1] (0.00ns)   --->   "%CTRL_addr_5 = getelementptr i32* %CTRL, i64 268436547"
ST_74 : Operation 481 [1/1] (1.76ns)   --->   "br label %14" [multibyte.cpp:192]

 <State 75> : 3.50ns
ST_75 : Operation 482 [1/1] (0.00ns)   --->   "%index = phi i5 [ 0, %._crit_edge ], [ %index_1, %15 ]"
ST_75 : Operation 483 [1/1] (1.36ns)   --->   "%exitcond2 = icmp eq i5 %index, -8" [multibyte.cpp:192]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 484 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 24, i64 24, i64 24) nounwind"
ST_75 : Operation 485 [1/1] (1.78ns)   --->   "%index_1 = add i5 %index, 1" [multibyte.cpp:192]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 486 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %16, label %15" [multibyte.cpp:192]
ST_75 : Operation 487 [7/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_75 : Operation 488 [1/1] (0.00ns)   --->   "%rbegin6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_75 : Operation 489 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:208]
ST_75 : Operation 490 [1/1] (1.76ns)   --->   "br label %17" [multibyte.cpp:64->multibyte.cpp:208]

 <State 76> : 3.50ns
ST_76 : Operation 491 [6/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 77> : 3.50ns
ST_77 : Operation 492 [5/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 78> : 3.50ns
ST_78 : Operation 493 [4/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 79> : 3.50ns
ST_79 : Operation 494 [3/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 80> : 3.50ns
ST_80 : Operation 495 [2/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 81> : 3.50ns
ST_81 : Operation 496 [1/7] (3.50ns)   --->   "%p_req48 = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 82> : 3.50ns
ST_82 : Operation 497 [1/1] (3.50ns)   --->   "%empty_14 = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:194]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_82 : Operation 498 [1/1] (0.00ns)   --->   "br label %14" [multibyte.cpp:192]

 <State 83> : 3.50ns
ST_83 : Operation 499 [1/1] (0.00ns)   --->   "%p_014_0_i6 = phi i20 [ 0, %16 ], [ %ctr_V_6, %18 ]"
ST_83 : Operation 500 [1/1] (2.44ns)   --->   "%tmp_4 = icmp eq i20 %p_014_0_i6, -48576" [multibyte.cpp:64->multibyte.cpp:208]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 501 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_83 : Operation 502 [1/1] (2.19ns)   --->   "%ctr_V_6 = add i20 %p_014_0_i6, 1" [multibyte.cpp:64->multibyte.cpp:208]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 503 [1/1] (0.00ns)   --->   "br i1 %tmp_4, label %"delay_until_ms<10ull, 100000000ull>.exit48", label %18" [multibyte.cpp:64->multibyte.cpp:208]
ST_83 : Operation 504 [1/1] (0.00ns)   --->   "%dummy_13 = load volatile i8* %dummy_12, align 1" [multibyte.cpp:65->multibyte.cpp:208]
ST_83 : Operation 505 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_13, i8* %dummy_12, align 1" [multibyte.cpp:65->multibyte.cpp:208]
ST_83 : Operation 506 [1/1] (0.00ns)   --->   "br label %17" [multibyte.cpp:64->multibyte.cpp:208]
ST_83 : Operation 507 [1/1] (0.00ns)   --->   "%rend45 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin6) nounwind"
ST_83 : Operation 508 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req40 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 84> : 3.50ns
ST_84 : Operation 509 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 492, i4 -1)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_84 : Operation 510 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req42 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 85> : 3.50ns
ST_85 : Operation 511 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp41 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 512 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 247, i4 -1)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_85 : Operation 513 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req44 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 86> : 3.50ns
ST_86 : Operation 514 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp41 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 515 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp43 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 516 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 493, i4 -1)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_86 : Operation 517 [1/1] (3.50ns)   --->   "%CTRL_addr_4_req46 = call i1 @_ssdm_op_WriteReq.m_axi.i32P(i32* %CTRL_addr_4, i32 1)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 87> : 3.50ns
ST_87 : Operation 518 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp41 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 519 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp43 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 520 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_87 : Operation 521 [1/1] (3.50ns)   --->   "call void @_ssdm_op_Write.m_axi.volatile.i32P(i32* %CTRL_addr_4, i32 518, i4 -1)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 88> : 3.50ns
ST_88 : Operation 522 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp41 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 523 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp43 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 524 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_88 : Operation 525 [5/5] (3.50ns)   --->   "%CTRL_addr_4_resp47 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 89> : 3.50ns
ST_89 : Operation 526 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp41 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:213]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 527 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp43 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 528 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_89 : Operation 529 [4/5] (3.50ns)   --->   "%CTRL_addr_4_resp47 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 90> : 3.50ns
ST_90 : Operation 530 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp43 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:214]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 531 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_90 : Operation 532 [3/5] (3.50ns)   --->   "%CTRL_addr_4_resp47 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 91> : 3.50ns
ST_91 : Operation 533 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp45 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:215]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_91 : Operation 534 [2/5] (3.50ns)   --->   "%CTRL_addr_4_resp47 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 92> : 3.50ns
ST_92 : Operation 535 [1/5] (3.50ns)   --->   "%CTRL_addr_4_resp47 = call i1 @_ssdm_op_WriteResp.m_axi.i32P(i32* %CTRL_addr_4)" [multibyte.cpp:216]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_92 : Operation 536 [1/1] (0.00ns)   --->   "%rbegin7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([43 x i8]* @delay_until_ms_MD_10) nounwind"
ST_92 : Operation 537 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecProtocol(i32 0, [1 x i8]* @p_str1) nounwind" [multibyte.cpp:60->multibyte.cpp:217]
ST_92 : Operation 538 [1/1] (1.76ns)   --->   "br label %19" [multibyte.cpp:64->multibyte.cpp:217]

 <State 93> : 2.44ns
ST_93 : Operation 539 [1/1] (0.00ns)   --->   "%p_014_0_i7 = phi i20 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit48" ], [ %ctr_V_7, %20 ]"
ST_93 : Operation 540 [1/1] (2.44ns)   --->   "%tmp_6 = icmp eq i20 %p_014_0_i7, -48576" [multibyte.cpp:64->multibyte.cpp:217]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 541 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000000, i64 1000000, i64 1000000) nounwind"
ST_93 : Operation 542 [1/1] (2.19ns)   --->   "%ctr_V_7 = add i20 %p_014_0_i7, 1" [multibyte.cpp:64->multibyte.cpp:217]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 543 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %"delay_until_ms<10ull, 100000000ull>.exit43", label %20" [multibyte.cpp:64->multibyte.cpp:217]
ST_93 : Operation 544 [1/1] (0.00ns)   --->   "%dummy_15 = load volatile i8* %dummy_14, align 1" [multibyte.cpp:65->multibyte.cpp:217]
ST_93 : Operation 545 [1/1] (0.00ns)   --->   "store volatile i8 %dummy_15, i8* %dummy_14, align 1" [multibyte.cpp:65->multibyte.cpp:217]
ST_93 : Operation 546 [1/1] (0.00ns)   --->   "br label %19" [multibyte.cpp:64->multibyte.cpp:217]
ST_93 : Operation 547 [1/1] (0.00ns)   --->   "%rend40 = call i32 (...)* @_ssdm_op_SpecRegionEnd([43 x i8]* @delay_until_ms_MD_10, i32 %rbegin7) nounwind"
ST_93 : Operation 548 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %stateDataReads, i32 10)" [multibyte.cpp:219]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_93 : Operation 549 [1/1] (1.76ns)   --->   "br label %21" [multibyte.cpp:221]

 <State 94> : 3.50ns
ST_94 : Operation 550 [1/1] (0.00ns)   --->   "%index2 = phi i3 [ 0, %"delay_until_ms<10ull, 100000000ull>.exit43" ], [ %index_2, %22 ]"
ST_94 : Operation 551 [1/1] (1.13ns)   --->   "%exitcond1 = icmp eq i3 %index2, -2" [multibyte.cpp:221]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 552 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"
ST_94 : Operation 553 [1/1] (1.65ns)   --->   "%index_2 = add i3 %index2, 1" [multibyte.cpp:221]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 554 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %.loopexit, label %22" [multibyte.cpp:221]
ST_94 : Operation 555 [7/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_94 : Operation 556 [1/1] (0.00ns)   --->   "%sensorData_addr_1 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 0" [multibyte.cpp:237]
ST_94 : Operation 557 [2/2] (2.32ns)   --->   "%sensorData_load = load i32* %sensorData_addr_1, align 16" [multibyte.cpp:237]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_94 : Operation 558 [1/1] (0.00ns)   --->   "%sensorData_addr_2 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 1" [multibyte.cpp:238]
ST_94 : Operation 559 [2/2] (2.32ns)   --->   "%sensorData_load_1 = load i32* %sensorData_addr_2, align 4" [multibyte.cpp:238]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 95> : 3.50ns
ST_95 : Operation 560 [6/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 96> : 3.50ns
ST_96 : Operation 561 [5/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 97> : 3.50ns
ST_97 : Operation 562 [4/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 98> : 3.50ns
ST_98 : Operation 563 [3/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 99> : 3.50ns
ST_99 : Operation 564 [2/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 100> : 3.50ns
ST_100 : Operation 565 [1/7] (3.50ns)   --->   "%CTRL_load_req = call i1 @_ssdm_op_ReadReq.m_axi.i32P(i32* %CTRL_addr_5, i32 1)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 101> : 3.50ns
ST_101 : Operation 566 [1/1] (3.50ns)   --->   "%CTRL_addr_5_read = call i32 @_ssdm_op_Read.m_axi.volatile.i32P(i32* %CTRL_addr_5)" [multibyte.cpp:223]   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

 <State 102> : 2.32ns
ST_102 : Operation 567 [1/1] (0.00ns)   --->   "%tmp_19 = zext i3 %index2 to i64" [multibyte.cpp:223]
ST_102 : Operation 568 [1/1] (0.00ns)   --->   "%sensorData_addr_7 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 %tmp_19" [multibyte.cpp:223]
ST_102 : Operation 569 [1/1] (2.32ns)   --->   "store i32 %CTRL_addr_5_read, i32* %sensorData_addr_7, align 4" [multibyte.cpp:223]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_102 : Operation 570 [1/1] (0.00ns)   --->   "br label %21" [multibyte.cpp:221]

 <State 103> : 2.32ns
ST_103 : Operation 571 [1/2] (2.32ns)   --->   "%sensorData_load = load i32* %sensorData_addr_1, align 16" [multibyte.cpp:237]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_103 : Operation 572 [1/2] (2.32ns)   --->   "%sensorData_load_1 = load i32* %sensorData_addr_2, align 4" [multibyte.cpp:238]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_103 : Operation 573 [1/1] (0.00ns)   --->   "%sensorData_addr_3 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 2" [multibyte.cpp:239]
ST_103 : Operation 574 [2/2] (2.32ns)   --->   "%sensorData_load_2 = load i32* %sensorData_addr_3, align 8" [multibyte.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_103 : Operation 575 [1/1] (0.00ns)   --->   "%sensorData_addr_4 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 3" [multibyte.cpp:240]
ST_103 : Operation 576 [2/2] (2.32ns)   --->   "%sensorData_load_3 = load i32* %sensorData_addr_4, align 4" [multibyte.cpp:240]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>

 <State 104> : 3.18ns
ST_104 : Operation 577 [1/2] (2.32ns)   --->   "%sensorData_load_2 = load i32* %sensorData_addr_3, align 8" [multibyte.cpp:239]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_104 : Operation 578 [1/2] (2.32ns)   --->   "%sensorData_load_3 = load i32* %sensorData_addr_4, align 4" [multibyte.cpp:240]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_104 : Operation 579 [1/1] (0.00ns)   --->   "%sensorData_addr_5 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 4" [multibyte.cpp:241]
ST_104 : Operation 580 [2/2] (2.32ns)   --->   "%sensorData_load_4 = load i32* %sensorData_addr_5, align 16" [multibyte.cpp:241]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_104 : Operation 581 [1/1] (0.00ns)   --->   "%sensorData_addr_6 = getelementptr inbounds [6 x i32]* %sensorData, i64 0, i64 5" [multibyte.cpp:242]
ST_104 : Operation 582 [2/2] (2.32ns)   --->   "%sensorData_load_5 = load i32* %sensorData_addr_6, align 4" [multibyte.cpp:242]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_104 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_8 = shl i32 %sensorData_load, 12" [multibyte.cpp:244]
ST_104 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_10 = shl i32 %sensorData_load_1, 4" [multibyte.cpp:244]
ST_104 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_12 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sensorData_load_2, i32 4, i32 31)" [multibyte.cpp:244]
ST_104 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp_11 = sext i28 %tmp_12 to i32" [multibyte.cpp:244]
ST_104 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node tmp_13)   --->   "%tmp1 = or i32 %tmp_8, %tmp_11" [multibyte.cpp:244]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_104 : Operation 588 [1/1] (0.86ns) (out node of the LUT)   --->   "%tmp_13 = or i32 %tmp1, %tmp_10" [multibyte.cpp:244]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 105> : 3.18ns
ST_105 : Operation 589 [1/2] (2.32ns)   --->   "%sensorData_load_4 = load i32* %sensorData_addr_5, align 16" [multibyte.cpp:241]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_105 : Operation 590 [1/2] (2.32ns)   --->   "%sensorData_load_5 = load i32* %sensorData_addr_6, align 4" [multibyte.cpp:242]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_105 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_14 = shl i32 %sensorData_load_3, 12" [multibyte.cpp:245]
ST_105 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_15 = shl i32 %sensorData_load_4, 4" [multibyte.cpp:245]
ST_105 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_17 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %sensorData_load_5, i32 4, i32 31)" [multibyte.cpp:245]
ST_105 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp_16 = sext i28 %tmp_17 to i32" [multibyte.cpp:245]
ST_105 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node tmp_18)   --->   "%tmp2 = or i32 %tmp_14, %tmp_16" [multibyte.cpp:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_105 : Operation 596 [1/1] (0.86ns) (out node of the LUT)   --->   "%tmp_18 = or i32 %tmp2, %tmp_15" [multibyte.cpp:245]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

 <State 106> : 1.00ns
ST_106 : Operation 597 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_msb, i32 %sensorData_load)" [multibyte.cpp:237]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 598 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_lsb, i32 %sensorData_load_1)" [multibyte.cpp:238]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 599 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressure_xlsb, i32 %sensorData_load_2)" [multibyte.cpp:239]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 600 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_msb, i32 %sensorData_load_3)" [multibyte.cpp:240]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 601 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_lsb, i32 %sensorData_load_4)" [multibyte.cpp:241]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 602 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperature_xlsb, i32 %sensorData_load_5)" [multibyte.cpp:242]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 603 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %pressureRaw, i32 %tmp_13)" [multibyte.cpp:244]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 604 [1/1] (1.00ns)   --->   "call void @_ssdm_op_Write.s_axilite.i32P(i32* %temperatureRaw, i32 %tmp_18)" [multibyte.cpp:245]   --->   Core 10 's_axilite' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write'>
ST_106 : Operation 605 [1/1] (0.00ns)   --->   "ret void" [multibyte.cpp:247]


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('invdar9', multibyte.cpp:115) with incoming values : ('indvarinc', multibyte.cpp:115) [81]  (1.77 ns)

 <State 2>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr') [96]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:125) [97]  (3.5 ns)

 <State 3>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_1') [98]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:125) [99]  (3.5 ns)

 <State 4>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_2') [100]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:125) [101]  (3.5 ns)

 <State 5>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:125) [101]  (3.5 ns)

 <State 6>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:125) [101]  (3.5 ns)

 <State 7>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:125) [101]  (3.5 ns)

 <State 8>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:125) [101]  (3.5 ns)

 <State 9>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:128) [107]  (3.5 ns)

 <State 10>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:131) [113]  (3.5 ns)

 <State 11>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:135) [119]  (3.5 ns)

 <State 12>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:136) [125]  (3.5 ns)

 <State 13>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:137) [131]  (3.5 ns)

 <State 14>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_20') [147]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:142) [148]  (3.5 ns)

 <State 15>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_21') [149]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:142) [150]  (3.5 ns)

 <State 16>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_22') [151]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:142) [152]  (3.5 ns)

 <State 17>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:142) [152]  (3.5 ns)

 <State 18>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:142) [152]  (3.5 ns)

 <State 19>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:142) [152]  (3.5 ns)

 <State 20>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:142) [152]  (3.5 ns)

 <State 21>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:143) [158]  (3.5 ns)

 <State 22>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:144) [164]  (3.5 ns)

 <State 23>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_29') [180]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:148) [181]  (3.5 ns)

 <State 24>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_30') [182]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:148) [183]  (3.5 ns)

 <State 25>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_31') [184]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:148) [185]  (3.5 ns)

 <State 26>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:148) [185]  (3.5 ns)

 <State 27>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:148) [185]  (3.5 ns)

 <State 28>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:148) [185]  (3.5 ns)

 <State 29>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:148) [185]  (3.5 ns)

 <State 30>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:149) [191]  (3.5 ns)

 <State 31>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:150) [197]  (3.5 ns)

 <State 32>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_38') [213]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:154) [214]  (3.5 ns)

 <State 33>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_39') [215]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:154) [216]  (3.5 ns)

 <State 34>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_40') [217]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:154) [218]  (3.5 ns)

 <State 35>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:154) [218]  (3.5 ns)

 <State 36>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:154) [218]  (3.5 ns)

 <State 37>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:154) [218]  (3.5 ns)

 <State 38>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:154) [218]  (3.5 ns)

 <State 39>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:155) [224]  (3.5 ns)

 <State 40>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:156) [230]  (3.5 ns)

 <State 41>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_47') [246]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:160) [247]  (3.5 ns)

 <State 42>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_48') [248]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:160) [249]  (3.5 ns)

 <State 43>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_49') [250]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:160) [251]  (3.5 ns)

 <State 44>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:160) [251]  (3.5 ns)

 <State 45>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:160) [251]  (3.5 ns)

 <State 46>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:160) [251]  (3.5 ns)

 <State 47>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:160) [251]  (3.5 ns)

 <State 48>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:161) [257]  (3.5 ns)

 <State 49>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:162) [263]  (3.5 ns)

 <State 50>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_56') [279]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:168) [280]  (3.5 ns)

 <State 51>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_57') [281]  (0 ns)
	bus write on port 'CTRL' (multibyte.cpp:168) [282]  (3.5 ns)

 <State 52>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_58') [283]  (0 ns)
	bus access on port 'CTRL' (multibyte.cpp:168) [284]  (3.5 ns)

 <State 53>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:168) [284]  (3.5 ns)

 <State 54>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:168) [284]  (3.5 ns)

 <State 55>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:168) [284]  (3.5 ns)

 <State 56>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:168) [284]  (3.5 ns)

 <State 57>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_59') [285]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 58>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 59>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 60>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 61>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 62>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 63>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:169) [286]  (3.5 ns)

 <State 64>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_60') [287]  (0 ns)
	bus read on port 'CTRL' (multibyte.cpp:169) [288]  (3.5 ns)

 <State 65>: 3.5ns
The critical path consists of the following:
	'getelementptr' operation ('CTRL_addr_4') [307]  (0 ns)
	bus request on port 'CTRL' (multibyte.cpp:184) [308]  (3.5 ns)

 <State 66>: 3.5ns
The critical path consists of the following:
	bus write on port 'CTRL' (multibyte.cpp:184) [309]  (3.5 ns)

 <State 67>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:184) [310]  (3.5 ns)

 <State 68>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:184) [310]  (3.5 ns)

 <State 69>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:184) [310]  (3.5 ns)

 <State 70>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:184) [310]  (3.5 ns)

 <State 71>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:184) [310]  (3.5 ns)

 <State 72>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:185) [313]  (3.5 ns)

 <State 73>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:186) [316]  (3.5 ns)

 <State 74>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:187) [319]  (3.5 ns)

 <State 75>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 76>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 77>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 78>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 79>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 80>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 81>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:194) [330]  (3.5 ns)

 <State 82>: 3.5ns
The critical path consists of the following:
	bus read on port 'CTRL' (multibyte.cpp:194) [331]  (3.5 ns)

 <State 83>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:213) [349]  (3.5 ns)

 <State 84>: 3.5ns
The critical path consists of the following:
	bus write on port 'CTRL' (multibyte.cpp:213) [350]  (3.5 ns)

 <State 85>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:213) [351]  (3.5 ns)

 <State 86>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:213) [351]  (3.5 ns)

 <State 87>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:213) [351]  (3.5 ns)

 <State 88>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:213) [351]  (3.5 ns)

 <State 89>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:213) [351]  (3.5 ns)

 <State 90>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:214) [354]  (3.5 ns)

 <State 91>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:215) [357]  (3.5 ns)

 <State 92>: 3.5ns
The critical path consists of the following:
	bus access on port 'CTRL' (multibyte.cpp:216) [360]  (3.5 ns)

 <State 93>: 2.44ns
The critical path consists of the following:
	'phi' operation ('ctr.V') with incoming values : ('ctr.V', multibyte.cpp:64->multibyte.cpp:217) [365]  (0 ns)
	'icmp' operation ('tmp_6', multibyte.cpp:64->multibyte.cpp:217) [366]  (2.44 ns)

 <State 94>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 95>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 96>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 97>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 98>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 99>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 100>: 3.5ns
The critical path consists of the following:
	bus request on port 'CTRL' (multibyte.cpp:223) [385]  (3.5 ns)

 <State 101>: 3.5ns
The critical path consists of the following:
	bus read on port 'CTRL' (multibyte.cpp:223) [386]  (3.5 ns)

 <State 102>: 2.32ns
The critical path consists of the following:
	'getelementptr' operation ('sensorData_addr_7', multibyte.cpp:223) [388]  (0 ns)
	'store' operation (multibyte.cpp:223) of variable 'CTRL_addr_5_read', multibyte.cpp:223 on array 'sensorData', multibyte.cpp:115 [389]  (2.32 ns)

 <State 103>: 2.32ns
The critical path consists of the following:
	'load' operation ('sensorData_load', multibyte.cpp:237) on array 'sensorData', multibyte.cpp:115 [393]  (2.32 ns)

 <State 104>: 3.18ns
The critical path consists of the following:
	'load' operation ('sensorData_load_2', multibyte.cpp:239) on array 'sensorData', multibyte.cpp:115 [399]  (2.32 ns)
	'or' operation ('tmp1', multibyte.cpp:244) [414]  (0 ns)
	'or' operation ('tmp_13', multibyte.cpp:244) [415]  (0.86 ns)

 <State 105>: 3.18ns
The critical path consists of the following:
	'load' operation ('sensorData_load_4', multibyte.cpp:241) on array 'sensorData', multibyte.cpp:115 [405]  (2.32 ns)
	'shl' operation ('tmp_15', multibyte.cpp:245) [418]  (0 ns)
	'or' operation ('tmp_18', multibyte.cpp:245) [422]  (0.86 ns)

 <State 106>: 1ns
The critical path consists of the following:
	s_axi write on port 'pressure_msb' (multibyte.cpp:237) [394]  (1 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
