$date
	Fri Sep 03 15:08:29 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! saida [15:0] $end
$var reg 16 " A [15:0] $end
$var reg 16 # B [15:0] $end
$var reg 16 $ C [15:0] $end
$var reg 16 % D [15:0] $end
$var reg 1 & clk $end
$var reg 1 ' sel0 $end
$var reg 1 ( sel1 $end
$scope module m1 $end
$var wire 16 ) A [15:0] $end
$var wire 16 * B [15:0] $end
$var wire 16 + C [15:0] $end
$var wire 16 , D [15:0] $end
$var wire 1 ' sel0 $end
$var wire 1 ( sel1 $end
$var wire 16 - saida [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 -
b11 ,
b10 +
b1 *
b0 )
0(
0'
0&
b11 %
b10 $
b1 #
b0 "
b0 !
$end
#1
1&
#2
0&
#3
1&
#4
b1 !
b1 -
0&
1'
#5
1&
#6
b10 !
b10 -
0&
1(
0'
#7
1&
#8
b11 !
b11 -
0&
1'
#9
1&
#10
b1 !
b1 -
0&
0(
