
*** Running xst
    with args -ifn "mojo_top_0.xst" -ofn "mojo_top_0.srp" -intstyle ise

Reading design: mojo_top_0.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_11.v" into library work
Parsing module <fa_11>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v" into library work
Parsing module <sixtnbitfa_6>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_8.v" into library work
Parsing module <shift_8>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" into library work
Parsing module <mul_7>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_5.v" into library work
Parsing module <comp_5>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_9.v" into library work
Parsing module <boolean_9>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_10.v" into library work
Parsing module <counter_10>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v" into library work
Parsing module <alu_1>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/tester16_4.v" into library work
Parsing module <tester16_4>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v" into library work
Parsing module <reset_conditioner_2>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/display_3.v" into library work
Parsing module <display_3>.
Analyzing Verilog file "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <alu_1>.

Elaborating module <comp_5>.

Elaborating module <sixtnbitfa_6>.

Elaborating module <fa_11>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v" Line 224: Assignment to M_fa16_carryout ignored, since the identifier is never used

Elaborating module <mul_7>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 30: Assignment to M_fa1_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 31: Assignment to M_fa1_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 32: Assignment to M_fa1_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 47: Assignment to M_fa2_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 48: Assignment to M_fa2_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 49: Assignment to M_fa2_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 64: Assignment to M_fa3_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 65: Assignment to M_fa3_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 66: Assignment to M_fa3_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 81: Assignment to M_fa4_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 82: Assignment to M_fa4_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 83: Assignment to M_fa4_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 98: Assignment to M_fa5_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 99: Assignment to M_fa5_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 100: Assignment to M_fa5_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 115: Assignment to M_fa6_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 116: Assignment to M_fa6_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 117: Assignment to M_fa6_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 132: Assignment to M_fa7_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 133: Assignment to M_fa7_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 134: Assignment to M_fa7_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 149: Assignment to M_fa8_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 150: Assignment to M_fa8_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 151: Assignment to M_fa8_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 166: Assignment to M_fa9_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 167: Assignment to M_fa9_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 168: Assignment to M_fa9_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 183: Assignment to M_fa10_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 184: Assignment to M_fa10_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 185: Assignment to M_fa10_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 200: Assignment to M_fa11_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 201: Assignment to M_fa11_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 202: Assignment to M_fa11_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 217: Assignment to M_fa12_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 218: Assignment to M_fa12_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 219: Assignment to M_fa12_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 234: Assignment to M_fa13_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 235: Assignment to M_fa13_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 236: Assignment to M_fa13_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 251: Assignment to M_fa14_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 252: Assignment to M_fa14_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 253: Assignment to M_fa14_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 268: Assignment to M_fa15_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 269: Assignment to M_fa15_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 270: Assignment to M_fa15_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 285: Assignment to M_fa16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 286: Assignment to M_fa16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" Line 287: Assignment to M_fa16_n ignored, since the identifier is never used

Elaborating module <shift_8>.

Elaborating module <boolean_9>.
WARNING:HDLCompiler:1127 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" Line 41: Assignment to M_alu1_v ignored, since the identifier is never used

Elaborating module <reset_conditioner_2>.

Elaborating module <display_3>.

Elaborating module <counter_10>.

Elaborating module <tester16_4>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_button<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_button<2:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mojo_top_0.v" line 36: Output port <v> of the instance <alu1> is unconnected or connected to loadless signal.
    Found 16-bit register for signal <M_dataB_q>.
    Found 16-bit register for signal <M_dataA_q>.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 77
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 77
    Found 1-bit tristate buffer for signal <avr_rx> created at line 77
    Summary:
	inferred  32 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <alu_1>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/alu_1.v".
    Summary:
	no macro.
Unit <alu_1> synthesized.

Synthesizing Unit <comp_5>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/comp_5.v".
    Found 1-bit 4-to-1 multiplexer for signal <comp> created at line 21.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comp_5> synthesized.

Synthesizing Unit <sixtnbitfa_6>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v".
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/sixtnbitfa_6.v" line 219: Output port <carryout> of the instance <fa16> is unconnected or connected to loadless signal.
    Summary:
Unit <sixtnbitfa_6> synthesized.

Synthesizing Unit <fa_11>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/fa_11.v".
    Found 1-bit adder for signal <carryout> created at line 19.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <fa_11> synthesized.

Synthesizing Unit <mul_7>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v".
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 25: Output port <v> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 25: Output port <z> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 25: Output port <n> of the instance <fa1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 42: Output port <v> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 42: Output port <z> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 42: Output port <n> of the instance <fa2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 59: Output port <v> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 59: Output port <z> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 59: Output port <n> of the instance <fa3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 76: Output port <v> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 76: Output port <z> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 76: Output port <n> of the instance <fa4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 93: Output port <v> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 93: Output port <z> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 93: Output port <n> of the instance <fa5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 110: Output port <v> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 110: Output port <z> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 110: Output port <n> of the instance <fa6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 127: Output port <v> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 127: Output port <z> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 127: Output port <n> of the instance <fa7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 144: Output port <v> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 144: Output port <z> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 144: Output port <n> of the instance <fa8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 161: Output port <v> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 161: Output port <z> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 161: Output port <n> of the instance <fa9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 178: Output port <v> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 178: Output port <z> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 178: Output port <n> of the instance <fa10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 195: Output port <v> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 195: Output port <z> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 195: Output port <n> of the instance <fa11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 212: Output port <v> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 212: Output port <z> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 212: Output port <n> of the instance <fa12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 229: Output port <v> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 229: Output port <z> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 229: Output port <n> of the instance <fa13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 246: Output port <v> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 246: Output port <z> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 246: Output port <n> of the instance <fa14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 263: Output port <v> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 263: Output port <z> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 263: Output port <n> of the instance <fa15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 280: Output port <v> of the instance <fa16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 280: Output port <z> of the instance <fa16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/mul_7.v" line 280: Output port <n> of the instance <fa16> is unconnected or connected to loadless signal.
    Summary:
	inferred  32 Multiplexer(s).
Unit <mul_7> synthesized.

Synthesizing Unit <shift_8>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/shift_8.v".
    Found 16-bit shifter logical left for signal <a[15]_b[15]_shift_left_0_OUT> created at line 20
    Found 16-bit shifter logical right for signal <a[15]_b[15]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[15]_shift_right_2_OUT> created at line 26
    Found 16-bit 4-to-1 multiplexer for signal <shifted> created at line 18.
    Summary:
	inferred   4 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <shift_8> synthesized.

Synthesizing Unit <boolean_9>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/boolean_9.v".
    Summary:
Unit <boolean_9> synthesized.

Synthesizing Unit <reset_conditioner_2>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/reset_conditioner_2.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_2> synthesized.

Synthesizing Unit <display_3>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/display_3.v".
    Found 5-bit adder for signal <M_ctr_value[1]_GND_12_o_add_66_OUT> created at line 110.
    Found 4-bit adder for signal <M_ctr_value[1]_GND_12_o_add_68_OUT> created at line 111.
    Found 63-bit shifter logical right for signal <n0061> created at line 110
    Found 31-bit shifter logical right for signal <n0062> created at line 111
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   1 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <display_3> synthesized.

Synthesizing Unit <counter_10>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/counter_10.v".
    Found 8-bit register for signal <M_ctr_q>.
    Found 8-bit adder for signal <M_ctr_q[7]_GND_13_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   8 D-type flip-flop(s).
Unit <counter_10> synthesized.

Synthesizing Unit <tester16_4>.
    Related source file is "F:/Personal/Term4/ComputationStructures/1d/8bitALUgame-master/16bitALU/work/planAhead/16bitALU/16bitALU.srcs/sources_1/imports/verilog/tester16_4.v".
    Found 5-bit register for signal <M_state_q>.
    Found 26-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_0> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 34                                             |
    | Inputs             | 2                                              |
    | Outputs            | 32                                             |
    | Clock              | M_counter_q<25> (rising_edge)                  |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 26-bit adder for signal <M_counter_d> created at line 58.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  26 D-type flip-flop(s).
	inferred   1 Finite State Machine(s).
Unit <tester16_4> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 548
 1-bit adder                                           : 544
 26-bit adder                                          : 1
 4-bit adder                                           : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 5
 16-bit register                                       : 2
 26-bit register                                       : 1
 4-bit register                                        : 1
 8-bit register                                        : 1
# Multiplexers                                         : 79
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 72
 16-bit 4-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 1
# Xors                                                 : 1636
 1-bit xor2                                            : 1634
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <counter_10>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_10> synthesized (advanced).

Synthesizing (advanced) Unit <tester16_4>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <tester16_4> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 546
 1-bit adder                                           : 544
 4-bit adder                                           : 1
 5-bit adder                                           : 1
# Counters                                             : 2
 26-bit up counter                                     : 1
 8-bit up counter                                      : 1
# Registers                                            : 36
 Flip-Flops                                            : 36
# Multiplexers                                         : 79
 1-bit 4-to-1 multiplexer                              : 2
 16-bit 2-to-1 multiplexer                             : 72
 16-bit 4-to-1 multiplexer                             : 2
 32-bit 2-to-1 multiplexer                             : 2
 6-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 8
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 1
# FSMs                                                 : 1
# Xors                                                 : 1636
 1-bit xor2                                            : 1634
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <tester/FSM_0> on signal <M_state_q[1:17]> with one-hot encoding.
----------------------------
 State | Encoding
----------------------------
 00000 | 00000000000000001
 00001 | 00000000000000010
 00010 | 00000000000000100
 00011 | 00000000000001000
 00100 | 00000000000010000
 00101 | 00000000000100000
 00110 | 00000000001000000
 00111 | 00000000010000000
 01000 | 00000000100000000
 01100 | 00000001000000000
 01010 | 00000010000000000
 01011 | 00000100000000000
 01111 | 00001000000000000
 01101 | 00010000000000000
 01110 | 00100000000000000
 01001 | 01000000000000000
 10000 | 10000000000000000
----------------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <display_3> ...

Optimizing unit <tester16_4> ...

Optimizing unit <alu_1> ...

Optimizing unit <sixtnbitfa_6> ...

Optimizing unit <mul_7> ...

Optimizing unit <shift_8> ...
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_4> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_5> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_6> 
INFO:Xst:2261 - The FF/Latch <wow/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <tester/M_counter_q_7> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 33.
FlipFlop reset_cond/M_stage_q_3 has been replicated 1 time(s)
FlipFlop wow/ctr/M_ctr_q_6 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 81
 Flip-Flops                                            : 81

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
-----------------------------------+--------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)          | Load  |
-----------------------------------+--------------------------------+-------+
clk                                | BUFGP                          | 64    |
tester/M_counter_q_25              | NONE(tester/M_state_q_FSM_FFd1)| 17    |
-----------------------------------+--------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.191ns (Maximum Frequency: 238.607MHz)
   Minimum input arrival time before clock: 5.614ns
   Maximum output required time after clock: 58.102ns
   Maximum combinational path delay: 42.018ns

=========================================================================
