
2021-Firmware-Bootcamp.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000036b0  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08003770  08003770  00013770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080037a8  080037a8  00020010  2**0
                  CONTENTS
  4 .ARM          00000000  080037a8  080037a8  00020010  2**0
                  CONTENTS
  5 .preinit_array 00000000  080037a8  080037a8  00020010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080037a8  080037a8  000137a8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080037ac  080037ac  000137ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000010  20000000  080037b0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000154  20000010  080037c0  00020010  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000164  080037c0  00020164  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020010  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020038  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000e0ae  00000000  00000000  0002007b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000020d7  00000000  00000000  0002e129  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000db0  00000000  00000000  00030200  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000ac2  00000000  00000000  00030fb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019c97  00000000  00000000  00031a72  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001136c  00000000  00000000  0004b709  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00096cfb  00000000  00000000  0005ca75  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000030b4  00000000  00000000  000f3770  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000064  00000000  00000000  000f6824  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000010 	.word	0x20000010
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08003758 	.word	0x08003758

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000014 	.word	0x20000014
 8000104:	08003758 	.word	0x08003758

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f806 	bl	800021c <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__aeabi_idiv0>:
 800021c:	4770      	bx	lr
 800021e:	46c0      	nop			; (mov r8, r8)

08000220 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000220:	b590      	push	{r4, r7, lr}
 8000222:	b08b      	sub	sp, #44	; 0x2c
 8000224:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000226:	2414      	movs	r4, #20
 8000228:	193b      	adds	r3, r7, r4
 800022a:	0018      	movs	r0, r3
 800022c:	2314      	movs	r3, #20
 800022e:	001a      	movs	r2, r3
 8000230:	2100      	movs	r1, #0
 8000232:	f003 fa65 	bl	8003700 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000236:	4b41      	ldr	r3, [pc, #260]	; (800033c <MX_GPIO_Init+0x11c>)
 8000238:	695a      	ldr	r2, [r3, #20]
 800023a:	4b40      	ldr	r3, [pc, #256]	; (800033c <MX_GPIO_Init+0x11c>)
 800023c:	2180      	movs	r1, #128	; 0x80
 800023e:	0309      	lsls	r1, r1, #12
 8000240:	430a      	orrs	r2, r1
 8000242:	615a      	str	r2, [r3, #20]
 8000244:	4b3d      	ldr	r3, [pc, #244]	; (800033c <MX_GPIO_Init+0x11c>)
 8000246:	695a      	ldr	r2, [r3, #20]
 8000248:	2380      	movs	r3, #128	; 0x80
 800024a:	031b      	lsls	r3, r3, #12
 800024c:	4013      	ands	r3, r2
 800024e:	613b      	str	r3, [r7, #16]
 8000250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000252:	4b3a      	ldr	r3, [pc, #232]	; (800033c <MX_GPIO_Init+0x11c>)
 8000254:	695a      	ldr	r2, [r3, #20]
 8000256:	4b39      	ldr	r3, [pc, #228]	; (800033c <MX_GPIO_Init+0x11c>)
 8000258:	2180      	movs	r1, #128	; 0x80
 800025a:	03c9      	lsls	r1, r1, #15
 800025c:	430a      	orrs	r2, r1
 800025e:	615a      	str	r2, [r3, #20]
 8000260:	4b36      	ldr	r3, [pc, #216]	; (800033c <MX_GPIO_Init+0x11c>)
 8000262:	695a      	ldr	r2, [r3, #20]
 8000264:	2380      	movs	r3, #128	; 0x80
 8000266:	03db      	lsls	r3, r3, #15
 8000268:	4013      	ands	r3, r2
 800026a:	60fb      	str	r3, [r7, #12]
 800026c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800026e:	4b33      	ldr	r3, [pc, #204]	; (800033c <MX_GPIO_Init+0x11c>)
 8000270:	695a      	ldr	r2, [r3, #20]
 8000272:	4b32      	ldr	r3, [pc, #200]	; (800033c <MX_GPIO_Init+0x11c>)
 8000274:	2180      	movs	r1, #128	; 0x80
 8000276:	0289      	lsls	r1, r1, #10
 8000278:	430a      	orrs	r2, r1
 800027a:	615a      	str	r2, [r3, #20]
 800027c:	4b2f      	ldr	r3, [pc, #188]	; (800033c <MX_GPIO_Init+0x11c>)
 800027e:	695a      	ldr	r2, [r3, #20]
 8000280:	2380      	movs	r3, #128	; 0x80
 8000282:	029b      	lsls	r3, r3, #10
 8000284:	4013      	ands	r3, r2
 8000286:	60bb      	str	r3, [r7, #8]
 8000288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800028a:	4b2c      	ldr	r3, [pc, #176]	; (800033c <MX_GPIO_Init+0x11c>)
 800028c:	695a      	ldr	r2, [r3, #20]
 800028e:	4b2b      	ldr	r3, [pc, #172]	; (800033c <MX_GPIO_Init+0x11c>)
 8000290:	2180      	movs	r1, #128	; 0x80
 8000292:	02c9      	lsls	r1, r1, #11
 8000294:	430a      	orrs	r2, r1
 8000296:	615a      	str	r2, [r3, #20]
 8000298:	4b28      	ldr	r3, [pc, #160]	; (800033c <MX_GPIO_Init+0x11c>)
 800029a:	695a      	ldr	r2, [r3, #20]
 800029c:	2380      	movs	r3, #128	; 0x80
 800029e:	02db      	lsls	r3, r3, #11
 80002a0:	4013      	ands	r3, r2
 80002a2:	607b      	str	r3, [r7, #4]
 80002a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80002a6:	2390      	movs	r3, #144	; 0x90
 80002a8:	05db      	lsls	r3, r3, #23
 80002aa:	2200      	movs	r2, #0
 80002ac:	2120      	movs	r1, #32
 80002ae:	0018      	movs	r0, r3
 80002b0:	f000 fe5a 	bl	8000f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 80002b4:	2380      	movs	r3, #128	; 0x80
 80002b6:	005b      	lsls	r3, r3, #1
 80002b8:	4821      	ldr	r0, [pc, #132]	; (8000340 <MX_GPIO_Init+0x120>)
 80002ba:	2200      	movs	r2, #0
 80002bc:	0019      	movs	r1, r3
 80002be:	f000 fe53 	bl	8000f68 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 80002c2:	193b      	adds	r3, r7, r4
 80002c4:	2280      	movs	r2, #128	; 0x80
 80002c6:	0192      	lsls	r2, r2, #6
 80002c8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80002ca:	193b      	adds	r3, r7, r4
 80002cc:	2284      	movs	r2, #132	; 0x84
 80002ce:	0392      	lsls	r2, r2, #14
 80002d0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002d2:	193b      	adds	r3, r7, r4
 80002d4:	2200      	movs	r2, #0
 80002d6:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 80002d8:	193b      	adds	r3, r7, r4
 80002da:	4a1a      	ldr	r2, [pc, #104]	; (8000344 <MX_GPIO_Init+0x124>)
 80002dc:	0019      	movs	r1, r3
 80002de:	0010      	movs	r0, r2
 80002e0:	f000 fcca 	bl	8000c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80002e4:	193b      	adds	r3, r7, r4
 80002e6:	2220      	movs	r2, #32
 80002e8:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80002ea:	193b      	adds	r3, r7, r4
 80002ec:	2201      	movs	r2, #1
 80002ee:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80002f0:	193b      	adds	r3, r7, r4
 80002f2:	2200      	movs	r2, #0
 80002f4:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80002f6:	193b      	adds	r3, r7, r4
 80002f8:	2200      	movs	r2, #0
 80002fa:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80002fc:	193a      	adds	r2, r7, r4
 80002fe:	2390      	movs	r3, #144	; 0x90
 8000300:	05db      	lsls	r3, r3, #23
 8000302:	0011      	movs	r1, r2
 8000304:	0018      	movs	r0, r3
 8000306:	f000 fcb7 	bl	8000c78 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 800030a:	0021      	movs	r1, r4
 800030c:	187b      	adds	r3, r7, r1
 800030e:	2280      	movs	r2, #128	; 0x80
 8000310:	0052      	lsls	r2, r2, #1
 8000312:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000314:	187b      	adds	r3, r7, r1
 8000316:	2201      	movs	r2, #1
 8000318:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800031a:	187b      	adds	r3, r7, r1
 800031c:	2200      	movs	r2, #0
 800031e:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000320:	187b      	adds	r3, r7, r1
 8000322:	2200      	movs	r2, #0
 8000324:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000326:	187b      	adds	r3, r7, r1
 8000328:	4a05      	ldr	r2, [pc, #20]	; (8000340 <MX_GPIO_Init+0x120>)
 800032a:	0019      	movs	r1, r3
 800032c:	0010      	movs	r0, r2
 800032e:	f000 fca3 	bl	8000c78 <HAL_GPIO_Init>

}
 8000332:	46c0      	nop			; (mov r8, r8)
 8000334:	46bd      	mov	sp, r7
 8000336:	b00b      	add	sp, #44	; 0x2c
 8000338:	bd90      	pop	{r4, r7, pc}
 800033a:	46c0      	nop			; (mov r8, r8)
 800033c:	40021000 	.word	0x40021000
 8000340:	48000400 	.word	0x48000400
 8000344:	48000800 	.word	0x48000800

08000348 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000348:	b580      	push	{r7, lr}
 800034a:	b084      	sub	sp, #16
 800034c:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800034e:	f000 fb57 	bl	8000a00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000352:	f000 f851 	bl	80003f8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000356:	f7ff ff63 	bl	8000220 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800035a:	f000 faab 	bl	80008b4 <MX_USART2_UART_Init>
  MX_SPI1_Init();
 800035e:	f000 f8a3 	bl	80004a8 <MX_SPI1_Init>
  MX_TIM1_Init();
 8000362:	f000 f991 	bl	8000688 <MX_TIM1_Init>

  while (1)
  {
	  // STEP 1: Coding ADC Communication
	  //CS of SPI should be low when sampling the analog voltage
	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 8000366:	2380      	movs	r3, #128	; 0x80
 8000368:	005b      	lsls	r3, r3, #1
 800036a:	481d      	ldr	r0, [pc, #116]	; (80003e0 <main+0x98>)
 800036c:	2200      	movs	r2, #0
 800036e:	0019      	movs	r1, r3
 8000370:	f000 fdfa 	bl	8000f68 <HAL_GPIO_WritePin>

	  HAL_SPI_TransmitReceive(&hspi1, transmit_data, receive_data, sizeof(receive_data) ,100);
 8000374:	4a1b      	ldr	r2, [pc, #108]	; (80003e4 <main+0x9c>)
 8000376:	491c      	ldr	r1, [pc, #112]	; (80003e8 <main+0xa0>)
 8000378:	481c      	ldr	r0, [pc, #112]	; (80003ec <main+0xa4>)
 800037a:	2364      	movs	r3, #100	; 0x64
 800037c:	9300      	str	r3, [sp, #0]
 800037e:	2303      	movs	r3, #3
 8000380:	f001 fcc6 	bl	8001d10 <HAL_SPI_TransmitReceive>

	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 8000384:	2380      	movs	r3, #128	; 0x80
 8000386:	005b      	lsls	r3, r3, #1
 8000388:	4815      	ldr	r0, [pc, #84]	; (80003e0 <main+0x98>)
 800038a:	2201      	movs	r2, #1
 800038c:	0019      	movs	r1, r3
 800038e:	f000 fdeb 	bl	8000f68 <HAL_GPIO_WritePin>

	  // STEP 2: Converting ADC value to PWM Signal

	  // Access the 10bit DV from receive_data
	  uint8_t rd_1 = receive_data[1];
 8000392:	1dfb      	adds	r3, r7, #7
 8000394:	4a13      	ldr	r2, [pc, #76]	; (80003e4 <main+0x9c>)
 8000396:	7852      	ldrb	r2, [r2, #1]
 8000398:	701a      	strb	r2, [r3, #0]
	  uint16_t DV = (rd_1 & 0x03) << 8 | receive_data[2];
 800039a:	1dfb      	adds	r3, r7, #7
 800039c:	781b      	ldrb	r3, [r3, #0]
 800039e:	021b      	lsls	r3, r3, #8
 80003a0:	b21a      	sxth	r2, r3
 80003a2:	23c0      	movs	r3, #192	; 0xc0
 80003a4:	009b      	lsls	r3, r3, #2
 80003a6:	4013      	ands	r3, r2
 80003a8:	b21a      	sxth	r2, r3
 80003aa:	4b0e      	ldr	r3, [pc, #56]	; (80003e4 <main+0x9c>)
 80003ac:	789b      	ldrb	r3, [r3, #2]
 80003ae:	b21b      	sxth	r3, r3
 80003b0:	4313      	orrs	r3, r2
 80003b2:	b21a      	sxth	r2, r3
 80003b4:	1d3b      	adds	r3, r7, #4
 80003b6:	801a      	strh	r2, [r3, #0]


	  // 1)Change the 10 bit DV we get from the ADC to the number of counts of On time
	  uint16_t duty_cycle = (DV / 1023) + 1;
 80003b8:	1d3b      	adds	r3, r7, #4
 80003ba:	881b      	ldrh	r3, [r3, #0]
 80003bc:	490c      	ldr	r1, [pc, #48]	; (80003f0 <main+0xa8>)
 80003be:	0018      	movs	r0, r3
 80003c0:	f7ff fea2 	bl	8000108 <__udivsi3>
 80003c4:	0003      	movs	r3, r0
 80003c6:	b29a      	uxth	r2, r3
 80003c8:	1cbb      	adds	r3, r7, #2
 80003ca:	3201      	adds	r2, #1
 80003cc:	801a      	strh	r2, [r3, #0]


	  // 2) Set the Compare Register value of timer to the ADC value and
	  //	output High if counter is below compare register

	  __HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_1, duty_cycle);
 80003ce:	4b09      	ldr	r3, [pc, #36]	; (80003f4 <main+0xac>)
 80003d0:	681b      	ldr	r3, [r3, #0]
 80003d2:	1cba      	adds	r2, r7, #2
 80003d4:	8812      	ldrh	r2, [r2, #0]
 80003d6:	635a      	str	r2, [r3, #52]	; 0x34

	  HAL_Delay(10);
 80003d8:	200a      	movs	r0, #10
 80003da:	f000 fb75 	bl	8000ac8 <HAL_Delay>
  {
 80003de:	e7c2      	b.n	8000366 <main+0x1e>
 80003e0:	48000400 	.word	0x48000400
 80003e4:	2000002c 	.word	0x2000002c
 80003e8:	20000000 	.word	0x20000000
 80003ec:	20000030 	.word	0x20000030
 80003f0:	000003ff 	.word	0x000003ff
 80003f4:	20000094 	.word	0x20000094

080003f8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003f8:	b590      	push	{r4, r7, lr}
 80003fa:	b099      	sub	sp, #100	; 0x64
 80003fc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003fe:	242c      	movs	r4, #44	; 0x2c
 8000400:	193b      	adds	r3, r7, r4
 8000402:	0018      	movs	r0, r3
 8000404:	2334      	movs	r3, #52	; 0x34
 8000406:	001a      	movs	r2, r3
 8000408:	2100      	movs	r1, #0
 800040a:	f003 f979 	bl	8003700 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800040e:	231c      	movs	r3, #28
 8000410:	18fb      	adds	r3, r7, r3
 8000412:	0018      	movs	r0, r3
 8000414:	2310      	movs	r3, #16
 8000416:	001a      	movs	r2, r3
 8000418:	2100      	movs	r1, #0
 800041a:	f003 f971 	bl	8003700 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800041e:	003b      	movs	r3, r7
 8000420:	0018      	movs	r0, r3
 8000422:	231c      	movs	r3, #28
 8000424:	001a      	movs	r2, r3
 8000426:	2100      	movs	r1, #0
 8000428:	f003 f96a 	bl	8003700 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48;
 800042c:	193b      	adds	r3, r7, r4
 800042e:	2220      	movs	r2, #32
 8000430:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8000432:	193b      	adds	r3, r7, r4
 8000434:	2201      	movs	r2, #1
 8000436:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000438:	193b      	adds	r3, r7, r4
 800043a:	2200      	movs	r2, #0
 800043c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043e:	193b      	adds	r3, r7, r4
 8000440:	0018      	movs	r0, r3
 8000442:	f000 fdaf 	bl	8000fa4 <HAL_RCC_OscConfig>
 8000446:	1e03      	subs	r3, r0, #0
 8000448:	d001      	beq.n	800044e <SystemClock_Config+0x56>
  {
    Error_Handler();
 800044a:	f000 f828 	bl	800049e <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044e:	211c      	movs	r1, #28
 8000450:	187b      	adds	r3, r7, r1
 8000452:	2207      	movs	r2, #7
 8000454:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI48;
 8000456:	187b      	adds	r3, r7, r1
 8000458:	2203      	movs	r2, #3
 800045a:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800045c:	187b      	adds	r3, r7, r1
 800045e:	2200      	movs	r2, #0
 8000460:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000462:	187b      	adds	r3, r7, r1
 8000464:	2200      	movs	r2, #0
 8000466:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000468:	187b      	adds	r3, r7, r1
 800046a:	2101      	movs	r1, #1
 800046c:	0018      	movs	r0, r3
 800046e:	f001 f91f 	bl	80016b0 <HAL_RCC_ClockConfig>
 8000472:	1e03      	subs	r3, r0, #0
 8000474:	d001      	beq.n	800047a <SystemClock_Config+0x82>
  {
    Error_Handler();
 8000476:	f000 f812 	bl	800049e <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800047a:	003b      	movs	r3, r7
 800047c:	2202      	movs	r2, #2
 800047e:	601a      	str	r2, [r3, #0]
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000480:	003b      	movs	r3, r7
 8000482:	2200      	movs	r2, #0
 8000484:	60da      	str	r2, [r3, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000486:	003b      	movs	r3, r7
 8000488:	0018      	movs	r0, r3
 800048a:	f001 fa8b 	bl	80019a4 <HAL_RCCEx_PeriphCLKConfig>
 800048e:	1e03      	subs	r3, r0, #0
 8000490:	d001      	beq.n	8000496 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000492:	f000 f804 	bl	800049e <Error_Handler>
  }
}
 8000496:	46c0      	nop			; (mov r8, r8)
 8000498:	46bd      	mov	sp, r7
 800049a:	b019      	add	sp, #100	; 0x64
 800049c:	bd90      	pop	{r4, r7, pc}

0800049e <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800049e:	b580      	push	{r7, lr}
 80004a0:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004a2:	b672      	cpsid	i
}
 80004a4:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004a6:	e7fe      	b.n	80004a6 <Error_Handler+0x8>

080004a8 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80004a8:	b580      	push	{r7, lr}
 80004aa:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80004ac:	4b1b      	ldr	r3, [pc, #108]	; (800051c <MX_SPI1_Init+0x74>)
 80004ae:	4a1c      	ldr	r2, [pc, #112]	; (8000520 <MX_SPI1_Init+0x78>)
 80004b0:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80004b2:	4b1a      	ldr	r3, [pc, #104]	; (800051c <MX_SPI1_Init+0x74>)
 80004b4:	2282      	movs	r2, #130	; 0x82
 80004b6:	0052      	lsls	r2, r2, #1
 80004b8:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80004ba:	4b18      	ldr	r3, [pc, #96]	; (800051c <MX_SPI1_Init+0x74>)
 80004bc:	2200      	movs	r2, #0
 80004be:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80004c0:	4b16      	ldr	r3, [pc, #88]	; (800051c <MX_SPI1_Init+0x74>)
 80004c2:	22e0      	movs	r2, #224	; 0xe0
 80004c4:	00d2      	lsls	r2, r2, #3
 80004c6:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80004c8:	4b14      	ldr	r3, [pc, #80]	; (800051c <MX_SPI1_Init+0x74>)
 80004ca:	2200      	movs	r2, #0
 80004cc:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80004ce:	4b13      	ldr	r3, [pc, #76]	; (800051c <MX_SPI1_Init+0x74>)
 80004d0:	2200      	movs	r2, #0
 80004d2:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80004d4:	4b11      	ldr	r3, [pc, #68]	; (800051c <MX_SPI1_Init+0x74>)
 80004d6:	2280      	movs	r2, #128	; 0x80
 80004d8:	0092      	lsls	r2, r2, #2
 80004da:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80004dc:	4b0f      	ldr	r3, [pc, #60]	; (800051c <MX_SPI1_Init+0x74>)
 80004de:	2218      	movs	r2, #24
 80004e0:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80004e2:	4b0e      	ldr	r3, [pc, #56]	; (800051c <MX_SPI1_Init+0x74>)
 80004e4:	2200      	movs	r2, #0
 80004e6:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80004e8:	4b0c      	ldr	r3, [pc, #48]	; (800051c <MX_SPI1_Init+0x74>)
 80004ea:	2200      	movs	r2, #0
 80004ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80004ee:	4b0b      	ldr	r3, [pc, #44]	; (800051c <MX_SPI1_Init+0x74>)
 80004f0:	2200      	movs	r2, #0
 80004f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 80004f4:	4b09      	ldr	r3, [pc, #36]	; (800051c <MX_SPI1_Init+0x74>)
 80004f6:	2207      	movs	r2, #7
 80004f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80004fa:	4b08      	ldr	r3, [pc, #32]	; (800051c <MX_SPI1_Init+0x74>)
 80004fc:	2200      	movs	r2, #0
 80004fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000500:	4b06      	ldr	r3, [pc, #24]	; (800051c <MX_SPI1_Init+0x74>)
 8000502:	2208      	movs	r2, #8
 8000504:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000506:	4b05      	ldr	r3, [pc, #20]	; (800051c <MX_SPI1_Init+0x74>)
 8000508:	0018      	movs	r0, r3
 800050a:	f001 fb49 	bl	8001ba0 <HAL_SPI_Init>
 800050e:	1e03      	subs	r3, r0, #0
 8000510:	d001      	beq.n	8000516 <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000512:	f7ff ffc4 	bl	800049e <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000516:	46c0      	nop			; (mov r8, r8)
 8000518:	46bd      	mov	sp, r7
 800051a:	bd80      	pop	{r7, pc}
 800051c:	20000030 	.word	0x20000030
 8000520:	40013000 	.word	0x40013000

08000524 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000524:	b590      	push	{r4, r7, lr}
 8000526:	b08b      	sub	sp, #44	; 0x2c
 8000528:	af00      	add	r7, sp, #0
 800052a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800052c:	2414      	movs	r4, #20
 800052e:	193b      	adds	r3, r7, r4
 8000530:	0018      	movs	r0, r3
 8000532:	2314      	movs	r3, #20
 8000534:	001a      	movs	r2, r3
 8000536:	2100      	movs	r1, #0
 8000538:	f003 f8e2 	bl	8003700 <memset>
  if(spiHandle->Instance==SPI1)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a2e      	ldr	r2, [pc, #184]	; (80005fc <HAL_SPI_MspInit+0xd8>)
 8000542:	4293      	cmp	r3, r2
 8000544:	d155      	bne.n	80005f2 <HAL_SPI_MspInit+0xce>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000546:	4b2e      	ldr	r3, [pc, #184]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000548:	699a      	ldr	r2, [r3, #24]
 800054a:	4b2d      	ldr	r3, [pc, #180]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 800054c:	2180      	movs	r1, #128	; 0x80
 800054e:	0149      	lsls	r1, r1, #5
 8000550:	430a      	orrs	r2, r1
 8000552:	619a      	str	r2, [r3, #24]
 8000554:	4b2a      	ldr	r3, [pc, #168]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000556:	699a      	ldr	r2, [r3, #24]
 8000558:	2380      	movs	r3, #128	; 0x80
 800055a:	015b      	lsls	r3, r3, #5
 800055c:	4013      	ands	r3, r2
 800055e:	613b      	str	r3, [r7, #16]
 8000560:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000562:	4b27      	ldr	r3, [pc, #156]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000564:	695a      	ldr	r2, [r3, #20]
 8000566:	4b26      	ldr	r3, [pc, #152]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000568:	2180      	movs	r1, #128	; 0x80
 800056a:	0289      	lsls	r1, r1, #10
 800056c:	430a      	orrs	r2, r1
 800056e:	615a      	str	r2, [r3, #20]
 8000570:	4b23      	ldr	r3, [pc, #140]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000572:	695a      	ldr	r2, [r3, #20]
 8000574:	2380      	movs	r3, #128	; 0x80
 8000576:	029b      	lsls	r3, r3, #10
 8000578:	4013      	ands	r3, r2
 800057a:	60fb      	str	r3, [r7, #12]
 800057c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800057e:	4b20      	ldr	r3, [pc, #128]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000580:	695a      	ldr	r2, [r3, #20]
 8000582:	4b1f      	ldr	r3, [pc, #124]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 8000584:	2180      	movs	r1, #128	; 0x80
 8000586:	02c9      	lsls	r1, r1, #11
 8000588:	430a      	orrs	r2, r1
 800058a:	615a      	str	r2, [r3, #20]
 800058c:	4b1c      	ldr	r3, [pc, #112]	; (8000600 <HAL_SPI_MspInit+0xdc>)
 800058e:	695a      	ldr	r2, [r3, #20]
 8000590:	2380      	movs	r3, #128	; 0x80
 8000592:	02db      	lsls	r3, r3, #11
 8000594:	4013      	ands	r3, r2
 8000596:	60bb      	str	r3, [r7, #8]
 8000598:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    PB3     ------> SPI1_SCK
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800059a:	193b      	adds	r3, r7, r4
 800059c:	22c0      	movs	r2, #192	; 0xc0
 800059e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005a0:	193b      	adds	r3, r7, r4
 80005a2:	2202      	movs	r2, #2
 80005a4:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005a6:	193b      	adds	r3, r7, r4
 80005a8:	2200      	movs	r2, #0
 80005aa:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005ac:	193b      	adds	r3, r7, r4
 80005ae:	2203      	movs	r2, #3
 80005b0:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80005b2:	193b      	adds	r3, r7, r4
 80005b4:	2200      	movs	r2, #0
 80005b6:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80005b8:	193a      	adds	r2, r7, r4
 80005ba:	2390      	movs	r3, #144	; 0x90
 80005bc:	05db      	lsls	r3, r3, #23
 80005be:	0011      	movs	r1, r2
 80005c0:	0018      	movs	r0, r3
 80005c2:	f000 fb59 	bl	8000c78 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_3;
 80005c6:	0021      	movs	r1, r4
 80005c8:	187b      	adds	r3, r7, r1
 80005ca:	2208      	movs	r2, #8
 80005cc:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005ce:	187b      	adds	r3, r7, r1
 80005d0:	2202      	movs	r2, #2
 80005d2:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005d4:	187b      	adds	r3, r7, r1
 80005d6:	2200      	movs	r2, #0
 80005d8:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005da:	187b      	adds	r3, r7, r1
 80005dc:	2203      	movs	r2, #3
 80005de:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 80005e0:	187b      	adds	r3, r7, r1
 80005e2:	2200      	movs	r2, #0
 80005e4:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005e6:	187b      	adds	r3, r7, r1
 80005e8:	4a06      	ldr	r2, [pc, #24]	; (8000604 <HAL_SPI_MspInit+0xe0>)
 80005ea:	0019      	movs	r1, r3
 80005ec:	0010      	movs	r0, r2
 80005ee:	f000 fb43 	bl	8000c78 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80005f2:	46c0      	nop			; (mov r8, r8)
 80005f4:	46bd      	mov	sp, r7
 80005f6:	b00b      	add	sp, #44	; 0x2c
 80005f8:	bd90      	pop	{r4, r7, pc}
 80005fa:	46c0      	nop			; (mov r8, r8)
 80005fc:	40013000 	.word	0x40013000
 8000600:	40021000 	.word	0x40021000
 8000604:	48000400 	.word	0x48000400

08000608 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b082      	sub	sp, #8
 800060c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800060e:	4b0f      	ldr	r3, [pc, #60]	; (800064c <HAL_MspInit+0x44>)
 8000610:	699a      	ldr	r2, [r3, #24]
 8000612:	4b0e      	ldr	r3, [pc, #56]	; (800064c <HAL_MspInit+0x44>)
 8000614:	2101      	movs	r1, #1
 8000616:	430a      	orrs	r2, r1
 8000618:	619a      	str	r2, [r3, #24]
 800061a:	4b0c      	ldr	r3, [pc, #48]	; (800064c <HAL_MspInit+0x44>)
 800061c:	699b      	ldr	r3, [r3, #24]
 800061e:	2201      	movs	r2, #1
 8000620:	4013      	ands	r3, r2
 8000622:	607b      	str	r3, [r7, #4]
 8000624:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000626:	4b09      	ldr	r3, [pc, #36]	; (800064c <HAL_MspInit+0x44>)
 8000628:	69da      	ldr	r2, [r3, #28]
 800062a:	4b08      	ldr	r3, [pc, #32]	; (800064c <HAL_MspInit+0x44>)
 800062c:	2180      	movs	r1, #128	; 0x80
 800062e:	0549      	lsls	r1, r1, #21
 8000630:	430a      	orrs	r2, r1
 8000632:	61da      	str	r2, [r3, #28]
 8000634:	4b05      	ldr	r3, [pc, #20]	; (800064c <HAL_MspInit+0x44>)
 8000636:	69da      	ldr	r2, [r3, #28]
 8000638:	2380      	movs	r3, #128	; 0x80
 800063a:	055b      	lsls	r3, r3, #21
 800063c:	4013      	ands	r3, r2
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000642:	46c0      	nop			; (mov r8, r8)
 8000644:	46bd      	mov	sp, r7
 8000646:	b002      	add	sp, #8
 8000648:	bd80      	pop	{r7, pc}
 800064a:	46c0      	nop			; (mov r8, r8)
 800064c:	40021000 	.word	0x40021000

08000650 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000650:	b580      	push	{r7, lr}
 8000652:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000654:	e7fe      	b.n	8000654 <NMI_Handler+0x4>

08000656 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000656:	b580      	push	{r7, lr}
 8000658:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800065a:	e7fe      	b.n	800065a <HardFault_Handler+0x4>

0800065c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000660:	46c0      	nop			; (mov r8, r8)
 8000662:	46bd      	mov	sp, r7
 8000664:	bd80      	pop	{r7, pc}

08000666 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000666:	b580      	push	{r7, lr}
 8000668:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800066a:	46c0      	nop			; (mov r8, r8)
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}

08000670 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000670:	b580      	push	{r7, lr}
 8000672:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000674:	f000 fa0c 	bl	8000a90 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000678:	46c0      	nop			; (mov r8, r8)
 800067a:	46bd      	mov	sp, r7
 800067c:	bd80      	pop	{r7, pc}

0800067e <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800067e:	b580      	push	{r7, lr}
 8000680:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000682:	46c0      	nop			; (mov r8, r8)
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000688:	b580      	push	{r7, lr}
 800068a:	b096      	sub	sp, #88	; 0x58
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800068e:	2348      	movs	r3, #72	; 0x48
 8000690:	18fb      	adds	r3, r7, r3
 8000692:	0018      	movs	r0, r3
 8000694:	2310      	movs	r3, #16
 8000696:	001a      	movs	r2, r3
 8000698:	2100      	movs	r1, #0
 800069a:	f003 f831 	bl	8003700 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800069e:	2340      	movs	r3, #64	; 0x40
 80006a0:	18fb      	adds	r3, r7, r3
 80006a2:	0018      	movs	r0, r3
 80006a4:	2308      	movs	r3, #8
 80006a6:	001a      	movs	r2, r3
 80006a8:	2100      	movs	r1, #0
 80006aa:	f003 f829 	bl	8003700 <memset>
  TIM_OC_InitTypeDef sConfigOC = {0};
 80006ae:	2324      	movs	r3, #36	; 0x24
 80006b0:	18fb      	adds	r3, r7, r3
 80006b2:	0018      	movs	r0, r3
 80006b4:	231c      	movs	r3, #28
 80006b6:	001a      	movs	r2, r3
 80006b8:	2100      	movs	r1, #0
 80006ba:	f003 f821 	bl	8003700 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80006be:	1d3b      	adds	r3, r7, #4
 80006c0:	0018      	movs	r0, r3
 80006c2:	2320      	movs	r3, #32
 80006c4:	001a      	movs	r2, r3
 80006c6:	2100      	movs	r1, #0
 80006c8:	f003 f81a 	bl	8003700 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80006cc:	4b46      	ldr	r3, [pc, #280]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006ce:	4a47      	ldr	r2, [pc, #284]	; (80007ec <MX_TIM1_Init+0x164>)
 80006d0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 15-1;
 80006d2:	4b45      	ldr	r3, [pc, #276]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006d4:	220e      	movs	r2, #14
 80006d6:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80006d8:	4b43      	ldr	r3, [pc, #268]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006da:	2200      	movs	r2, #0
 80006dc:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80006de:	4b42      	ldr	r3, [pc, #264]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006e0:	4a43      	ldr	r2, [pc, #268]	; (80007f0 <MX_TIM1_Init+0x168>)
 80006e2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80006e4:	4b40      	ldr	r3, [pc, #256]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006e6:	2200      	movs	r2, #0
 80006e8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80006ea:	4b3f      	ldr	r3, [pc, #252]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006ec:	2200      	movs	r2, #0
 80006ee:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80006f0:	4b3d      	ldr	r3, [pc, #244]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006f2:	2200      	movs	r2, #0
 80006f4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80006f6:	4b3c      	ldr	r3, [pc, #240]	; (80007e8 <MX_TIM1_Init+0x160>)
 80006f8:	0018      	movs	r0, r3
 80006fa:	f001 fe51 	bl	80023a0 <HAL_TIM_Base_Init>
 80006fe:	1e03      	subs	r3, r0, #0
 8000700:	d001      	beq.n	8000706 <MX_TIM1_Init+0x7e>
  {
    Error_Handler();
 8000702:	f7ff fecc 	bl	800049e <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000706:	2148      	movs	r1, #72	; 0x48
 8000708:	187b      	adds	r3, r7, r1
 800070a:	2280      	movs	r2, #128	; 0x80
 800070c:	0152      	lsls	r2, r2, #5
 800070e:	601a      	str	r2, [r3, #0]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000710:	187a      	adds	r2, r7, r1
 8000712:	4b35      	ldr	r3, [pc, #212]	; (80007e8 <MX_TIM1_Init+0x160>)
 8000714:	0011      	movs	r1, r2
 8000716:	0018      	movs	r0, r3
 8000718:	f001 ffb0 	bl	800267c <HAL_TIM_ConfigClockSource>
 800071c:	1e03      	subs	r3, r0, #0
 800071e:	d001      	beq.n	8000724 <MX_TIM1_Init+0x9c>
  {
    Error_Handler();
 8000720:	f7ff febd 	bl	800049e <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8000724:	4b30      	ldr	r3, [pc, #192]	; (80007e8 <MX_TIM1_Init+0x160>)
 8000726:	0018      	movs	r0, r3
 8000728:	f001 fe8a 	bl	8002440 <HAL_TIM_PWM_Init>
 800072c:	1e03      	subs	r3, r0, #0
 800072e:	d001      	beq.n	8000734 <MX_TIM1_Init+0xac>
  {
    Error_Handler();
 8000730:	f7ff feb5 	bl	800049e <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000734:	2140      	movs	r1, #64	; 0x40
 8000736:	187b      	adds	r3, r7, r1
 8000738:	2200      	movs	r2, #0
 800073a:	601a      	str	r2, [r3, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800073c:	187b      	adds	r3, r7, r1
 800073e:	2200      	movs	r2, #0
 8000740:	605a      	str	r2, [r3, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000742:	187a      	adds	r2, r7, r1
 8000744:	4b28      	ldr	r3, [pc, #160]	; (80007e8 <MX_TIM1_Init+0x160>)
 8000746:	0011      	movs	r1, r2
 8000748:	0018      	movs	r0, r3
 800074a:	f002 fb81 	bl	8002e50 <HAL_TIMEx_MasterConfigSynchronization>
 800074e:	1e03      	subs	r3, r0, #0
 8000750:	d001      	beq.n	8000756 <MX_TIM1_Init+0xce>
  {
    Error_Handler();
 8000752:	f7ff fea4 	bl	800049e <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000756:	2124      	movs	r1, #36	; 0x24
 8000758:	187b      	adds	r3, r7, r1
 800075a:	2260      	movs	r2, #96	; 0x60
 800075c:	601a      	str	r2, [r3, #0]
  sConfigOC.Pulse = 0;
 800075e:	187b      	adds	r3, r7, r1
 8000760:	2200      	movs	r2, #0
 8000762:	605a      	str	r2, [r3, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000764:	187b      	adds	r3, r7, r1
 8000766:	2200      	movs	r2, #0
 8000768:	609a      	str	r2, [r3, #8]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800076a:	187b      	adds	r3, r7, r1
 800076c:	2200      	movs	r2, #0
 800076e:	60da      	str	r2, [r3, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000770:	187b      	adds	r3, r7, r1
 8000772:	2200      	movs	r2, #0
 8000774:	611a      	str	r2, [r3, #16]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8000776:	187b      	adds	r3, r7, r1
 8000778:	2200      	movs	r2, #0
 800077a:	615a      	str	r2, [r3, #20]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800077c:	187b      	adds	r3, r7, r1
 800077e:	2200      	movs	r2, #0
 8000780:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000782:	1879      	adds	r1, r7, r1
 8000784:	4b18      	ldr	r3, [pc, #96]	; (80007e8 <MX_TIM1_Init+0x160>)
 8000786:	2200      	movs	r2, #0
 8000788:	0018      	movs	r0, r3
 800078a:	f001 feb1 	bl	80024f0 <HAL_TIM_PWM_ConfigChannel>
 800078e:	1e03      	subs	r3, r0, #0
 8000790:	d001      	beq.n	8000796 <MX_TIM1_Init+0x10e>
  {
    Error_Handler();
 8000792:	f7ff fe84 	bl	800049e <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000796:	1d3b      	adds	r3, r7, #4
 8000798:	2200      	movs	r2, #0
 800079a:	601a      	str	r2, [r3, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800079c:	1d3b      	adds	r3, r7, #4
 800079e:	2200      	movs	r2, #0
 80007a0:	605a      	str	r2, [r3, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80007a2:	1d3b      	adds	r3, r7, #4
 80007a4:	2200      	movs	r2, #0
 80007a6:	609a      	str	r2, [r3, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 80007a8:	1d3b      	adds	r3, r7, #4
 80007aa:	2200      	movs	r2, #0
 80007ac:	60da      	str	r2, [r3, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	2200      	movs	r2, #0
 80007b2:	611a      	str	r2, [r3, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80007b4:	1d3b      	adds	r3, r7, #4
 80007b6:	2280      	movs	r2, #128	; 0x80
 80007b8:	0192      	lsls	r2, r2, #6
 80007ba:	615a      	str	r2, [r3, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80007bc:	1d3b      	adds	r3, r7, #4
 80007be:	2200      	movs	r2, #0
 80007c0:	61da      	str	r2, [r3, #28]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80007c2:	1d3a      	adds	r2, r7, #4
 80007c4:	4b08      	ldr	r3, [pc, #32]	; (80007e8 <MX_TIM1_Init+0x160>)
 80007c6:	0011      	movs	r1, r2
 80007c8:	0018      	movs	r0, r3
 80007ca:	f002 fb9f 	bl	8002f0c <HAL_TIMEx_ConfigBreakDeadTime>
 80007ce:	1e03      	subs	r3, r0, #0
 80007d0:	d001      	beq.n	80007d6 <MX_TIM1_Init+0x14e>
  {
    Error_Handler();
 80007d2:	f7ff fe64 	bl	800049e <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 80007d6:	4b04      	ldr	r3, [pc, #16]	; (80007e8 <MX_TIM1_Init+0x160>)
 80007d8:	0018      	movs	r0, r3
 80007da:	f000 f82b 	bl	8000834 <HAL_TIM_MspPostInit>

}
 80007de:	46c0      	nop			; (mov r8, r8)
 80007e0:	46bd      	mov	sp, r7
 80007e2:	b016      	add	sp, #88	; 0x58
 80007e4:	bd80      	pop	{r7, pc}
 80007e6:	46c0      	nop			; (mov r8, r8)
 80007e8:	20000094 	.word	0x20000094
 80007ec:	40012c00 	.word	0x40012c00
 80007f0:	0000ffff 	.word	0x0000ffff

080007f4 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80007f4:	b580      	push	{r7, lr}
 80007f6:	b084      	sub	sp, #16
 80007f8:	af00      	add	r7, sp, #0
 80007fa:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a0a      	ldr	r2, [pc, #40]	; (800082c <HAL_TIM_Base_MspInit+0x38>)
 8000802:	4293      	cmp	r3, r2
 8000804:	d10d      	bne.n	8000822 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000806:	4b0a      	ldr	r3, [pc, #40]	; (8000830 <HAL_TIM_Base_MspInit+0x3c>)
 8000808:	699a      	ldr	r2, [r3, #24]
 800080a:	4b09      	ldr	r3, [pc, #36]	; (8000830 <HAL_TIM_Base_MspInit+0x3c>)
 800080c:	2180      	movs	r1, #128	; 0x80
 800080e:	0109      	lsls	r1, r1, #4
 8000810:	430a      	orrs	r2, r1
 8000812:	619a      	str	r2, [r3, #24]
 8000814:	4b06      	ldr	r3, [pc, #24]	; (8000830 <HAL_TIM_Base_MspInit+0x3c>)
 8000816:	699a      	ldr	r2, [r3, #24]
 8000818:	2380      	movs	r3, #128	; 0x80
 800081a:	011b      	lsls	r3, r3, #4
 800081c:	4013      	ands	r3, r2
 800081e:	60fb      	str	r3, [r7, #12]
 8000820:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000822:	46c0      	nop			; (mov r8, r8)
 8000824:	46bd      	mov	sp, r7
 8000826:	b004      	add	sp, #16
 8000828:	bd80      	pop	{r7, pc}
 800082a:	46c0      	nop			; (mov r8, r8)
 800082c:	40012c00 	.word	0x40012c00
 8000830:	40021000 	.word	0x40021000

08000834 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000834:	b590      	push	{r4, r7, lr}
 8000836:	b089      	sub	sp, #36	; 0x24
 8000838:	af00      	add	r7, sp, #0
 800083a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800083c:	240c      	movs	r4, #12
 800083e:	193b      	adds	r3, r7, r4
 8000840:	0018      	movs	r0, r3
 8000842:	2314      	movs	r3, #20
 8000844:	001a      	movs	r2, r3
 8000846:	2100      	movs	r1, #0
 8000848:	f002 ff5a 	bl	8003700 <memset>
  if(timHandle->Instance==TIM1)
 800084c:	687b      	ldr	r3, [r7, #4]
 800084e:	681b      	ldr	r3, [r3, #0]
 8000850:	4a16      	ldr	r2, [pc, #88]	; (80008ac <HAL_TIM_MspPostInit+0x78>)
 8000852:	4293      	cmp	r3, r2
 8000854:	d125      	bne.n	80008a2 <HAL_TIM_MspPostInit+0x6e>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000856:	4b16      	ldr	r3, [pc, #88]	; (80008b0 <HAL_TIM_MspPostInit+0x7c>)
 8000858:	695a      	ldr	r2, [r3, #20]
 800085a:	4b15      	ldr	r3, [pc, #84]	; (80008b0 <HAL_TIM_MspPostInit+0x7c>)
 800085c:	2180      	movs	r1, #128	; 0x80
 800085e:	0289      	lsls	r1, r1, #10
 8000860:	430a      	orrs	r2, r1
 8000862:	615a      	str	r2, [r3, #20]
 8000864:	4b12      	ldr	r3, [pc, #72]	; (80008b0 <HAL_TIM_MspPostInit+0x7c>)
 8000866:	695a      	ldr	r2, [r3, #20]
 8000868:	2380      	movs	r3, #128	; 0x80
 800086a:	029b      	lsls	r3, r3, #10
 800086c:	4013      	ands	r3, r2
 800086e:	60bb      	str	r3, [r7, #8]
 8000870:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8000872:	193b      	adds	r3, r7, r4
 8000874:	2280      	movs	r2, #128	; 0x80
 8000876:	0052      	lsls	r2, r2, #1
 8000878:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800087a:	0021      	movs	r1, r4
 800087c:	187b      	adds	r3, r7, r1
 800087e:	2202      	movs	r2, #2
 8000880:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000882:	187b      	adds	r3, r7, r1
 8000884:	2200      	movs	r2, #0
 8000886:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000888:	187b      	adds	r3, r7, r1
 800088a:	2200      	movs	r2, #0
 800088c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 800088e:	187b      	adds	r3, r7, r1
 8000890:	2202      	movs	r2, #2
 8000892:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000894:	187a      	adds	r2, r7, r1
 8000896:	2390      	movs	r3, #144	; 0x90
 8000898:	05db      	lsls	r3, r3, #23
 800089a:	0011      	movs	r1, r2
 800089c:	0018      	movs	r0, r3
 800089e:	f000 f9eb 	bl	8000c78 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80008a2:	46c0      	nop			; (mov r8, r8)
 80008a4:	46bd      	mov	sp, r7
 80008a6:	b009      	add	sp, #36	; 0x24
 80008a8:	bd90      	pop	{r4, r7, pc}
 80008aa:	46c0      	nop			; (mov r8, r8)
 80008ac:	40012c00 	.word	0x40012c00
 80008b0:	40021000 	.word	0x40021000

080008b4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80008b4:	b580      	push	{r7, lr}
 80008b6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80008b8:	4b14      	ldr	r3, [pc, #80]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008ba:	4a15      	ldr	r2, [pc, #84]	; (8000910 <MX_USART2_UART_Init+0x5c>)
 80008bc:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 38400;
 80008be:	4b13      	ldr	r3, [pc, #76]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008c0:	2296      	movs	r2, #150	; 0x96
 80008c2:	0212      	lsls	r2, r2, #8
 80008c4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80008c6:	4b11      	ldr	r3, [pc, #68]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008c8:	2200      	movs	r2, #0
 80008ca:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80008cc:	4b0f      	ldr	r3, [pc, #60]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008ce:	2200      	movs	r2, #0
 80008d0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80008d2:	4b0e      	ldr	r3, [pc, #56]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008d4:	2200      	movs	r2, #0
 80008d6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80008d8:	4b0c      	ldr	r3, [pc, #48]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008da:	220c      	movs	r2, #12
 80008dc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80008de:	4b0b      	ldr	r3, [pc, #44]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80008e4:	4b09      	ldr	r3, [pc, #36]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008e6:	2200      	movs	r2, #0
 80008e8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80008ea:	4b08      	ldr	r3, [pc, #32]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008ec:	2200      	movs	r2, #0
 80008ee:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80008f0:	4b06      	ldr	r3, [pc, #24]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80008f6:	4b05      	ldr	r3, [pc, #20]	; (800090c <MX_USART2_UART_Init+0x58>)
 80008f8:	0018      	movs	r0, r3
 80008fa:	f002 fb65 	bl	8002fc8 <HAL_UART_Init>
 80008fe:	1e03      	subs	r3, r0, #0
 8000900:	d001      	beq.n	8000906 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000902:	f7ff fdcc 	bl	800049e <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000906:	46c0      	nop			; (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	bd80      	pop	{r7, pc}
 800090c:	200000dc 	.word	0x200000dc
 8000910:	40004400 	.word	0x40004400

08000914 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b08b      	sub	sp, #44	; 0x2c
 8000918:	af00      	add	r7, sp, #0
 800091a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091c:	2414      	movs	r4, #20
 800091e:	193b      	adds	r3, r7, r4
 8000920:	0018      	movs	r0, r3
 8000922:	2314      	movs	r3, #20
 8000924:	001a      	movs	r2, r3
 8000926:	2100      	movs	r1, #0
 8000928:	f002 feea 	bl	8003700 <memset>
  if(uartHandle->Instance==USART2)
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	4a1c      	ldr	r2, [pc, #112]	; (80009a4 <HAL_UART_MspInit+0x90>)
 8000932:	4293      	cmp	r3, r2
 8000934:	d132      	bne.n	800099c <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000936:	4b1c      	ldr	r3, [pc, #112]	; (80009a8 <HAL_UART_MspInit+0x94>)
 8000938:	69da      	ldr	r2, [r3, #28]
 800093a:	4b1b      	ldr	r3, [pc, #108]	; (80009a8 <HAL_UART_MspInit+0x94>)
 800093c:	2180      	movs	r1, #128	; 0x80
 800093e:	0289      	lsls	r1, r1, #10
 8000940:	430a      	orrs	r2, r1
 8000942:	61da      	str	r2, [r3, #28]
 8000944:	4b18      	ldr	r3, [pc, #96]	; (80009a8 <HAL_UART_MspInit+0x94>)
 8000946:	69da      	ldr	r2, [r3, #28]
 8000948:	2380      	movs	r3, #128	; 0x80
 800094a:	029b      	lsls	r3, r3, #10
 800094c:	4013      	ands	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000952:	4b15      	ldr	r3, [pc, #84]	; (80009a8 <HAL_UART_MspInit+0x94>)
 8000954:	695a      	ldr	r2, [r3, #20]
 8000956:	4b14      	ldr	r3, [pc, #80]	; (80009a8 <HAL_UART_MspInit+0x94>)
 8000958:	2180      	movs	r1, #128	; 0x80
 800095a:	0289      	lsls	r1, r1, #10
 800095c:	430a      	orrs	r2, r1
 800095e:	615a      	str	r2, [r3, #20]
 8000960:	4b11      	ldr	r3, [pc, #68]	; (80009a8 <HAL_UART_MspInit+0x94>)
 8000962:	695a      	ldr	r2, [r3, #20]
 8000964:	2380      	movs	r3, #128	; 0x80
 8000966:	029b      	lsls	r3, r3, #10
 8000968:	4013      	ands	r3, r2
 800096a:	60fb      	str	r3, [r7, #12]
 800096c:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 800096e:	0021      	movs	r1, r4
 8000970:	187b      	adds	r3, r7, r1
 8000972:	220c      	movs	r2, #12
 8000974:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000976:	187b      	adds	r3, r7, r1
 8000978:	2202      	movs	r2, #2
 800097a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800097c:	187b      	adds	r3, r7, r1
 800097e:	2200      	movs	r2, #0
 8000980:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2200      	movs	r2, #0
 8000986:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2201      	movs	r2, #1
 800098c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800098e:	187a      	adds	r2, r7, r1
 8000990:	2390      	movs	r3, #144	; 0x90
 8000992:	05db      	lsls	r3, r3, #23
 8000994:	0011      	movs	r1, r2
 8000996:	0018      	movs	r0, r3
 8000998:	f000 f96e 	bl	8000c78 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800099c:	46c0      	nop			; (mov r8, r8)
 800099e:	46bd      	mov	sp, r7
 80009a0:	b00b      	add	sp, #44	; 0x2c
 80009a2:	bd90      	pop	{r4, r7, pc}
 80009a4:	40004400 	.word	0x40004400
 80009a8:	40021000 	.word	0x40021000

080009ac <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80009ac:	480d      	ldr	r0, [pc, #52]	; (80009e4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80009ae:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80009b0:	480d      	ldr	r0, [pc, #52]	; (80009e8 <LoopForever+0x6>)
  ldr r1, =_edata
 80009b2:	490e      	ldr	r1, [pc, #56]	; (80009ec <LoopForever+0xa>)
  ldr r2, =_sidata
 80009b4:	4a0e      	ldr	r2, [pc, #56]	; (80009f0 <LoopForever+0xe>)
  movs r3, #0
 80009b6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80009b8:	e002      	b.n	80009c0 <LoopCopyDataInit>

080009ba <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80009ba:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80009bc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80009be:	3304      	adds	r3, #4

080009c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80009c0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80009c2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80009c4:	d3f9      	bcc.n	80009ba <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80009c6:	4a0b      	ldr	r2, [pc, #44]	; (80009f4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80009c8:	4c0b      	ldr	r4, [pc, #44]	; (80009f8 <LoopForever+0x16>)
  movs r3, #0
 80009ca:	2300      	movs	r3, #0
  b LoopFillZerobss
 80009cc:	e001      	b.n	80009d2 <LoopFillZerobss>

080009ce <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80009ce:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80009d0:	3204      	adds	r2, #4

080009d2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80009d2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80009d4:	d3fb      	bcc.n	80009ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80009d6:	f7ff fe52 	bl	800067e <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80009da:	f002 fe99 	bl	8003710 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80009de:	f7ff fcb3 	bl	8000348 <main>

080009e2 <LoopForever>:

LoopForever:
    b LoopForever
 80009e2:	e7fe      	b.n	80009e2 <LoopForever>
  ldr   r0, =_estack
 80009e4:	20004000 	.word	0x20004000
  ldr r0, =_sdata
 80009e8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80009ec:	20000010 	.word	0x20000010
  ldr r2, =_sidata
 80009f0:	080037b0 	.word	0x080037b0
  ldr r2, =_sbss
 80009f4:	20000010 	.word	0x20000010
  ldr r4, =_ebss
 80009f8:	20000164 	.word	0x20000164

080009fc <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80009fc:	e7fe      	b.n	80009fc <ADC1_COMP_IRQHandler>
	...

08000a00 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a04:	4b07      	ldr	r3, [pc, #28]	; (8000a24 <HAL_Init+0x24>)
 8000a06:	681a      	ldr	r2, [r3, #0]
 8000a08:	4b06      	ldr	r3, [pc, #24]	; (8000a24 <HAL_Init+0x24>)
 8000a0a:	2110      	movs	r1, #16
 8000a0c:	430a      	orrs	r2, r1
 8000a0e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a10:	2000      	movs	r0, #0
 8000a12:	f000 f809 	bl	8000a28 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a16:	f7ff fdf7 	bl	8000608 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a1a:	2300      	movs	r3, #0
}
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	46bd      	mov	sp, r7
 8000a20:	bd80      	pop	{r7, pc}
 8000a22:	46c0      	nop			; (mov r8, r8)
 8000a24:	40022000 	.word	0x40022000

08000a28 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a28:	b590      	push	{r4, r7, lr}
 8000a2a:	b083      	sub	sp, #12
 8000a2c:	af00      	add	r7, sp, #0
 8000a2e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000a30:	4b14      	ldr	r3, [pc, #80]	; (8000a84 <HAL_InitTick+0x5c>)
 8000a32:	681c      	ldr	r4, [r3, #0]
 8000a34:	4b14      	ldr	r3, [pc, #80]	; (8000a88 <HAL_InitTick+0x60>)
 8000a36:	781b      	ldrb	r3, [r3, #0]
 8000a38:	0019      	movs	r1, r3
 8000a3a:	23fa      	movs	r3, #250	; 0xfa
 8000a3c:	0098      	lsls	r0, r3, #2
 8000a3e:	f7ff fb63 	bl	8000108 <__udivsi3>
 8000a42:	0003      	movs	r3, r0
 8000a44:	0019      	movs	r1, r3
 8000a46:	0020      	movs	r0, r4
 8000a48:	f7ff fb5e 	bl	8000108 <__udivsi3>
 8000a4c:	0003      	movs	r3, r0
 8000a4e:	0018      	movs	r0, r3
 8000a50:	f000 f905 	bl	8000c5e <HAL_SYSTICK_Config>
 8000a54:	1e03      	subs	r3, r0, #0
 8000a56:	d001      	beq.n	8000a5c <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000a58:	2301      	movs	r3, #1
 8000a5a:	e00f      	b.n	8000a7c <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	2b03      	cmp	r3, #3
 8000a60:	d80b      	bhi.n	8000a7a <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000a62:	6879      	ldr	r1, [r7, #4]
 8000a64:	2301      	movs	r3, #1
 8000a66:	425b      	negs	r3, r3
 8000a68:	2200      	movs	r2, #0
 8000a6a:	0018      	movs	r0, r3
 8000a6c:	f000 f8e2 	bl	8000c34 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000a70:	4b06      	ldr	r3, [pc, #24]	; (8000a8c <HAL_InitTick+0x64>)
 8000a72:	687a      	ldr	r2, [r7, #4]
 8000a74:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000a76:	2300      	movs	r3, #0
 8000a78:	e000      	b.n	8000a7c <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000a7a:	2301      	movs	r3, #1
}
 8000a7c:	0018      	movs	r0, r3
 8000a7e:	46bd      	mov	sp, r7
 8000a80:	b003      	add	sp, #12
 8000a82:	bd90      	pop	{r4, r7, pc}
 8000a84:	20000004 	.word	0x20000004
 8000a88:	2000000c 	.word	0x2000000c
 8000a8c:	20000008 	.word	0x20000008

08000a90 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000a94:	4b05      	ldr	r3, [pc, #20]	; (8000aac <HAL_IncTick+0x1c>)
 8000a96:	781b      	ldrb	r3, [r3, #0]
 8000a98:	001a      	movs	r2, r3
 8000a9a:	4b05      	ldr	r3, [pc, #20]	; (8000ab0 <HAL_IncTick+0x20>)
 8000a9c:	681b      	ldr	r3, [r3, #0]
 8000a9e:	18d2      	adds	r2, r2, r3
 8000aa0:	4b03      	ldr	r3, [pc, #12]	; (8000ab0 <HAL_IncTick+0x20>)
 8000aa2:	601a      	str	r2, [r3, #0]
}
 8000aa4:	46c0      	nop			; (mov r8, r8)
 8000aa6:	46bd      	mov	sp, r7
 8000aa8:	bd80      	pop	{r7, pc}
 8000aaa:	46c0      	nop			; (mov r8, r8)
 8000aac:	2000000c 	.word	0x2000000c
 8000ab0:	20000160 	.word	0x20000160

08000ab4 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ab4:	b580      	push	{r7, lr}
 8000ab6:	af00      	add	r7, sp, #0
  return uwTick;
 8000ab8:	4b02      	ldr	r3, [pc, #8]	; (8000ac4 <HAL_GetTick+0x10>)
 8000aba:	681b      	ldr	r3, [r3, #0]
}
 8000abc:	0018      	movs	r0, r3
 8000abe:	46bd      	mov	sp, r7
 8000ac0:	bd80      	pop	{r7, pc}
 8000ac2:	46c0      	nop			; (mov r8, r8)
 8000ac4:	20000160 	.word	0x20000160

08000ac8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b084      	sub	sp, #16
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000ad0:	f7ff fff0 	bl	8000ab4 <HAL_GetTick>
 8000ad4:	0003      	movs	r3, r0
 8000ad6:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000ad8:	687b      	ldr	r3, [r7, #4]
 8000ada:	60fb      	str	r3, [r7, #12]
  
  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000adc:	68fb      	ldr	r3, [r7, #12]
 8000ade:	3301      	adds	r3, #1
 8000ae0:	d005      	beq.n	8000aee <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000ae2:	4b0a      	ldr	r3, [pc, #40]	; (8000b0c <HAL_Delay+0x44>)
 8000ae4:	781b      	ldrb	r3, [r3, #0]
 8000ae6:	001a      	movs	r2, r3
 8000ae8:	68fb      	ldr	r3, [r7, #12]
 8000aea:	189b      	adds	r3, r3, r2
 8000aec:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 8000aee:	46c0      	nop			; (mov r8, r8)
 8000af0:	f7ff ffe0 	bl	8000ab4 <HAL_GetTick>
 8000af4:	0002      	movs	r2, r0
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	1ad3      	subs	r3, r2, r3
 8000afa:	68fa      	ldr	r2, [r7, #12]
 8000afc:	429a      	cmp	r2, r3
 8000afe:	d8f7      	bhi.n	8000af0 <HAL_Delay+0x28>
  {
  }
}
 8000b00:	46c0      	nop			; (mov r8, r8)
 8000b02:	46c0      	nop			; (mov r8, r8)
 8000b04:	46bd      	mov	sp, r7
 8000b06:	b004      	add	sp, #16
 8000b08:	bd80      	pop	{r7, pc}
 8000b0a:	46c0      	nop			; (mov r8, r8)
 8000b0c:	2000000c 	.word	0x2000000c

08000b10 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b10:	b590      	push	{r4, r7, lr}
 8000b12:	b083      	sub	sp, #12
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	0002      	movs	r2, r0
 8000b18:	6039      	str	r1, [r7, #0]
 8000b1a:	1dfb      	adds	r3, r7, #7
 8000b1c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8000b1e:	1dfb      	adds	r3, r7, #7
 8000b20:	781b      	ldrb	r3, [r3, #0]
 8000b22:	2b7f      	cmp	r3, #127	; 0x7f
 8000b24:	d828      	bhi.n	8000b78 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b26:	4a2f      	ldr	r2, [pc, #188]	; (8000be4 <__NVIC_SetPriority+0xd4>)
 8000b28:	1dfb      	adds	r3, r7, #7
 8000b2a:	781b      	ldrb	r3, [r3, #0]
 8000b2c:	b25b      	sxtb	r3, r3
 8000b2e:	089b      	lsrs	r3, r3, #2
 8000b30:	33c0      	adds	r3, #192	; 0xc0
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	589b      	ldr	r3, [r3, r2]
 8000b36:	1dfa      	adds	r2, r7, #7
 8000b38:	7812      	ldrb	r2, [r2, #0]
 8000b3a:	0011      	movs	r1, r2
 8000b3c:	2203      	movs	r2, #3
 8000b3e:	400a      	ands	r2, r1
 8000b40:	00d2      	lsls	r2, r2, #3
 8000b42:	21ff      	movs	r1, #255	; 0xff
 8000b44:	4091      	lsls	r1, r2
 8000b46:	000a      	movs	r2, r1
 8000b48:	43d2      	mvns	r2, r2
 8000b4a:	401a      	ands	r2, r3
 8000b4c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000b4e:	683b      	ldr	r3, [r7, #0]
 8000b50:	019b      	lsls	r3, r3, #6
 8000b52:	22ff      	movs	r2, #255	; 0xff
 8000b54:	401a      	ands	r2, r3
 8000b56:	1dfb      	adds	r3, r7, #7
 8000b58:	781b      	ldrb	r3, [r3, #0]
 8000b5a:	0018      	movs	r0, r3
 8000b5c:	2303      	movs	r3, #3
 8000b5e:	4003      	ands	r3, r0
 8000b60:	00db      	lsls	r3, r3, #3
 8000b62:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b64:	481f      	ldr	r0, [pc, #124]	; (8000be4 <__NVIC_SetPriority+0xd4>)
 8000b66:	1dfb      	adds	r3, r7, #7
 8000b68:	781b      	ldrb	r3, [r3, #0]
 8000b6a:	b25b      	sxtb	r3, r3
 8000b6c:	089b      	lsrs	r3, r3, #2
 8000b6e:	430a      	orrs	r2, r1
 8000b70:	33c0      	adds	r3, #192	; 0xc0
 8000b72:	009b      	lsls	r3, r3, #2
 8000b74:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8000b76:	e031      	b.n	8000bdc <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000b78:	4a1b      	ldr	r2, [pc, #108]	; (8000be8 <__NVIC_SetPriority+0xd8>)
 8000b7a:	1dfb      	adds	r3, r7, #7
 8000b7c:	781b      	ldrb	r3, [r3, #0]
 8000b7e:	0019      	movs	r1, r3
 8000b80:	230f      	movs	r3, #15
 8000b82:	400b      	ands	r3, r1
 8000b84:	3b08      	subs	r3, #8
 8000b86:	089b      	lsrs	r3, r3, #2
 8000b88:	3306      	adds	r3, #6
 8000b8a:	009b      	lsls	r3, r3, #2
 8000b8c:	18d3      	adds	r3, r2, r3
 8000b8e:	3304      	adds	r3, #4
 8000b90:	681b      	ldr	r3, [r3, #0]
 8000b92:	1dfa      	adds	r2, r7, #7
 8000b94:	7812      	ldrb	r2, [r2, #0]
 8000b96:	0011      	movs	r1, r2
 8000b98:	2203      	movs	r2, #3
 8000b9a:	400a      	ands	r2, r1
 8000b9c:	00d2      	lsls	r2, r2, #3
 8000b9e:	21ff      	movs	r1, #255	; 0xff
 8000ba0:	4091      	lsls	r1, r2
 8000ba2:	000a      	movs	r2, r1
 8000ba4:	43d2      	mvns	r2, r2
 8000ba6:	401a      	ands	r2, r3
 8000ba8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	019b      	lsls	r3, r3, #6
 8000bae:	22ff      	movs	r2, #255	; 0xff
 8000bb0:	401a      	ands	r2, r3
 8000bb2:	1dfb      	adds	r3, r7, #7
 8000bb4:	781b      	ldrb	r3, [r3, #0]
 8000bb6:	0018      	movs	r0, r3
 8000bb8:	2303      	movs	r3, #3
 8000bba:	4003      	ands	r3, r0
 8000bbc:	00db      	lsls	r3, r3, #3
 8000bbe:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8000bc0:	4809      	ldr	r0, [pc, #36]	; (8000be8 <__NVIC_SetPriority+0xd8>)
 8000bc2:	1dfb      	adds	r3, r7, #7
 8000bc4:	781b      	ldrb	r3, [r3, #0]
 8000bc6:	001c      	movs	r4, r3
 8000bc8:	230f      	movs	r3, #15
 8000bca:	4023      	ands	r3, r4
 8000bcc:	3b08      	subs	r3, #8
 8000bce:	089b      	lsrs	r3, r3, #2
 8000bd0:	430a      	orrs	r2, r1
 8000bd2:	3306      	adds	r3, #6
 8000bd4:	009b      	lsls	r3, r3, #2
 8000bd6:	18c3      	adds	r3, r0, r3
 8000bd8:	3304      	adds	r3, #4
 8000bda:	601a      	str	r2, [r3, #0]
}
 8000bdc:	46c0      	nop			; (mov r8, r8)
 8000bde:	46bd      	mov	sp, r7
 8000be0:	b003      	add	sp, #12
 8000be2:	bd90      	pop	{r4, r7, pc}
 8000be4:	e000e100 	.word	0xe000e100
 8000be8:	e000ed00 	.word	0xe000ed00

08000bec <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b082      	sub	sp, #8
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	1e5a      	subs	r2, r3, #1
 8000bf8:	2380      	movs	r3, #128	; 0x80
 8000bfa:	045b      	lsls	r3, r3, #17
 8000bfc:	429a      	cmp	r2, r3
 8000bfe:	d301      	bcc.n	8000c04 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000c00:	2301      	movs	r3, #1
 8000c02:	e010      	b.n	8000c26 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000c04:	4b0a      	ldr	r3, [pc, #40]	; (8000c30 <SysTick_Config+0x44>)
 8000c06:	687a      	ldr	r2, [r7, #4]
 8000c08:	3a01      	subs	r2, #1
 8000c0a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000c0c:	2301      	movs	r3, #1
 8000c0e:	425b      	negs	r3, r3
 8000c10:	2103      	movs	r1, #3
 8000c12:	0018      	movs	r0, r3
 8000c14:	f7ff ff7c 	bl	8000b10 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000c18:	4b05      	ldr	r3, [pc, #20]	; (8000c30 <SysTick_Config+0x44>)
 8000c1a:	2200      	movs	r2, #0
 8000c1c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c1e:	4b04      	ldr	r3, [pc, #16]	; (8000c30 <SysTick_Config+0x44>)
 8000c20:	2207      	movs	r2, #7
 8000c22:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c24:	2300      	movs	r3, #0
}
 8000c26:	0018      	movs	r0, r3
 8000c28:	46bd      	mov	sp, r7
 8000c2a:	b002      	add	sp, #8
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	46c0      	nop			; (mov r8, r8)
 8000c30:	e000e010 	.word	0xe000e010

08000c34 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b084      	sub	sp, #16
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60b9      	str	r1, [r7, #8]
 8000c3c:	607a      	str	r2, [r7, #4]
 8000c3e:	210f      	movs	r1, #15
 8000c40:	187b      	adds	r3, r7, r1
 8000c42:	1c02      	adds	r2, r0, #0
 8000c44:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8000c46:	68ba      	ldr	r2, [r7, #8]
 8000c48:	187b      	adds	r3, r7, r1
 8000c4a:	781b      	ldrb	r3, [r3, #0]
 8000c4c:	b25b      	sxtb	r3, r3
 8000c4e:	0011      	movs	r1, r2
 8000c50:	0018      	movs	r0, r3
 8000c52:	f7ff ff5d 	bl	8000b10 <__NVIC_SetPriority>
}
 8000c56:	46c0      	nop			; (mov r8, r8)
 8000c58:	46bd      	mov	sp, r7
 8000c5a:	b004      	add	sp, #16
 8000c5c:	bd80      	pop	{r7, pc}

08000c5e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c5e:	b580      	push	{r7, lr}
 8000c60:	b082      	sub	sp, #8
 8000c62:	af00      	add	r7, sp, #0
 8000c64:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	0018      	movs	r0, r3
 8000c6a:	f7ff ffbf 	bl	8000bec <SysTick_Config>
 8000c6e:	0003      	movs	r3, r0
}
 8000c70:	0018      	movs	r0, r3
 8000c72:	46bd      	mov	sp, r7
 8000c74:	b002      	add	sp, #8
 8000c76:	bd80      	pop	{r7, pc}

08000c78 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	b086      	sub	sp, #24
 8000c7c:	af00      	add	r7, sp, #0
 8000c7e:	6078      	str	r0, [r7, #4]
 8000c80:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8000c82:	2300      	movs	r3, #0
 8000c84:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000c86:	e155      	b.n	8000f34 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000c88:	683b      	ldr	r3, [r7, #0]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	697a      	ldr	r2, [r7, #20]
 8000c90:	4091      	lsls	r1, r2
 8000c92:	000a      	movs	r2, r1
 8000c94:	4013      	ands	r3, r2
 8000c96:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000c98:	68fb      	ldr	r3, [r7, #12]
 8000c9a:	2b00      	cmp	r3, #0
 8000c9c:	d100      	bne.n	8000ca0 <HAL_GPIO_Init+0x28>
 8000c9e:	e146      	b.n	8000f2e <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ca0:	683b      	ldr	r3, [r7, #0]
 8000ca2:	685b      	ldr	r3, [r3, #4]
 8000ca4:	2203      	movs	r2, #3
 8000ca6:	4013      	ands	r3, r2
 8000ca8:	2b01      	cmp	r3, #1
 8000caa:	d005      	beq.n	8000cb8 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000cac:	683b      	ldr	r3, [r7, #0]
 8000cae:	685b      	ldr	r3, [r3, #4]
 8000cb0:	2203      	movs	r2, #3
 8000cb2:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000cb4:	2b02      	cmp	r3, #2
 8000cb6:	d130      	bne.n	8000d1a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000cb8:	687b      	ldr	r3, [r7, #4]
 8000cba:	689b      	ldr	r3, [r3, #8]
 8000cbc:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8000cbe:	697b      	ldr	r3, [r7, #20]
 8000cc0:	005b      	lsls	r3, r3, #1
 8000cc2:	2203      	movs	r2, #3
 8000cc4:	409a      	lsls	r2, r3
 8000cc6:	0013      	movs	r3, r2
 8000cc8:	43da      	mvns	r2, r3
 8000cca:	693b      	ldr	r3, [r7, #16]
 8000ccc:	4013      	ands	r3, r2
 8000cce:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000cd0:	683b      	ldr	r3, [r7, #0]
 8000cd2:	68da      	ldr	r2, [r3, #12]
 8000cd4:	697b      	ldr	r3, [r7, #20]
 8000cd6:	005b      	lsls	r3, r3, #1
 8000cd8:	409a      	lsls	r2, r3
 8000cda:	0013      	movs	r3, r2
 8000cdc:	693a      	ldr	r2, [r7, #16]
 8000cde:	4313      	orrs	r3, r2
 8000ce0:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000ce2:	687b      	ldr	r3, [r7, #4]
 8000ce4:	693a      	ldr	r2, [r7, #16]
 8000ce6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	685b      	ldr	r3, [r3, #4]
 8000cec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000cee:	2201      	movs	r2, #1
 8000cf0:	697b      	ldr	r3, [r7, #20]
 8000cf2:	409a      	lsls	r2, r3
 8000cf4:	0013      	movs	r3, r2
 8000cf6:	43da      	mvns	r2, r3
 8000cf8:	693b      	ldr	r3, [r7, #16]
 8000cfa:	4013      	ands	r3, r2
 8000cfc:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8000cfe:	683b      	ldr	r3, [r7, #0]
 8000d00:	685b      	ldr	r3, [r3, #4]
 8000d02:	091b      	lsrs	r3, r3, #4
 8000d04:	2201      	movs	r2, #1
 8000d06:	401a      	ands	r2, r3
 8000d08:	697b      	ldr	r3, [r7, #20]
 8000d0a:	409a      	lsls	r2, r3
 8000d0c:	0013      	movs	r3, r2
 8000d0e:	693a      	ldr	r2, [r7, #16]
 8000d10:	4313      	orrs	r3, r2
 8000d12:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	693a      	ldr	r2, [r7, #16]
 8000d18:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8000d1a:	683b      	ldr	r3, [r7, #0]
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	2203      	movs	r2, #3
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b03      	cmp	r3, #3
 8000d24:	d017      	beq.n	8000d56 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	68db      	ldr	r3, [r3, #12]
 8000d2a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8000d2c:	697b      	ldr	r3, [r7, #20]
 8000d2e:	005b      	lsls	r3, r3, #1
 8000d30:	2203      	movs	r2, #3
 8000d32:	409a      	lsls	r2, r3
 8000d34:	0013      	movs	r3, r2
 8000d36:	43da      	mvns	r2, r3
 8000d38:	693b      	ldr	r3, [r7, #16]
 8000d3a:	4013      	ands	r3, r2
 8000d3c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8000d3e:	683b      	ldr	r3, [r7, #0]
 8000d40:	689a      	ldr	r2, [r3, #8]
 8000d42:	697b      	ldr	r3, [r7, #20]
 8000d44:	005b      	lsls	r3, r3, #1
 8000d46:	409a      	lsls	r2, r3
 8000d48:	0013      	movs	r3, r2
 8000d4a:	693a      	ldr	r2, [r7, #16]
 8000d4c:	4313      	orrs	r3, r2
 8000d4e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	693a      	ldr	r2, [r7, #16]
 8000d54:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8000d56:	683b      	ldr	r3, [r7, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2203      	movs	r2, #3
 8000d5c:	4013      	ands	r3, r2
 8000d5e:	2b02      	cmp	r3, #2
 8000d60:	d123      	bne.n	8000daa <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8000d62:	697b      	ldr	r3, [r7, #20]
 8000d64:	08da      	lsrs	r2, r3, #3
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	3208      	adds	r2, #8
 8000d6a:	0092      	lsls	r2, r2, #2
 8000d6c:	58d3      	ldr	r3, [r2, r3]
 8000d6e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8000d70:	697b      	ldr	r3, [r7, #20]
 8000d72:	2207      	movs	r2, #7
 8000d74:	4013      	ands	r3, r2
 8000d76:	009b      	lsls	r3, r3, #2
 8000d78:	220f      	movs	r2, #15
 8000d7a:	409a      	lsls	r2, r3
 8000d7c:	0013      	movs	r3, r2
 8000d7e:	43da      	mvns	r2, r3
 8000d80:	693b      	ldr	r3, [r7, #16]
 8000d82:	4013      	ands	r3, r2
 8000d84:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8000d86:	683b      	ldr	r3, [r7, #0]
 8000d88:	691a      	ldr	r2, [r3, #16]
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	2107      	movs	r1, #7
 8000d8e:	400b      	ands	r3, r1
 8000d90:	009b      	lsls	r3, r3, #2
 8000d92:	409a      	lsls	r2, r3
 8000d94:	0013      	movs	r3, r2
 8000d96:	693a      	ldr	r2, [r7, #16]
 8000d98:	4313      	orrs	r3, r2
 8000d9a:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	08da      	lsrs	r2, r3, #3
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	3208      	adds	r2, #8
 8000da4:	0092      	lsls	r2, r2, #2
 8000da6:	6939      	ldr	r1, [r7, #16]
 8000da8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000db0:	697b      	ldr	r3, [r7, #20]
 8000db2:	005b      	lsls	r3, r3, #1
 8000db4:	2203      	movs	r2, #3
 8000db6:	409a      	lsls	r2, r3
 8000db8:	0013      	movs	r3, r2
 8000dba:	43da      	mvns	r2, r3
 8000dbc:	693b      	ldr	r3, [r7, #16]
 8000dbe:	4013      	ands	r3, r2
 8000dc0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2203      	movs	r2, #3
 8000dc8:	401a      	ands	r2, r3
 8000dca:	697b      	ldr	r3, [r7, #20]
 8000dcc:	005b      	lsls	r3, r3, #1
 8000dce:	409a      	lsls	r2, r3
 8000dd0:	0013      	movs	r3, r2
 8000dd2:	693a      	ldr	r2, [r7, #16]
 8000dd4:	4313      	orrs	r3, r2
 8000dd6:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	693a      	ldr	r2, [r7, #16]
 8000ddc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8000dde:	683b      	ldr	r3, [r7, #0]
 8000de0:	685a      	ldr	r2, [r3, #4]
 8000de2:	23c0      	movs	r3, #192	; 0xc0
 8000de4:	029b      	lsls	r3, r3, #10
 8000de6:	4013      	ands	r3, r2
 8000de8:	d100      	bne.n	8000dec <HAL_GPIO_Init+0x174>
 8000dea:	e0a0      	b.n	8000f2e <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000dec:	4b57      	ldr	r3, [pc, #348]	; (8000f4c <HAL_GPIO_Init+0x2d4>)
 8000dee:	699a      	ldr	r2, [r3, #24]
 8000df0:	4b56      	ldr	r3, [pc, #344]	; (8000f4c <HAL_GPIO_Init+0x2d4>)
 8000df2:	2101      	movs	r1, #1
 8000df4:	430a      	orrs	r2, r1
 8000df6:	619a      	str	r2, [r3, #24]
 8000df8:	4b54      	ldr	r3, [pc, #336]	; (8000f4c <HAL_GPIO_Init+0x2d4>)
 8000dfa:	699b      	ldr	r3, [r3, #24]
 8000dfc:	2201      	movs	r2, #1
 8000dfe:	4013      	ands	r3, r2
 8000e00:	60bb      	str	r3, [r7, #8]
 8000e02:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8000e04:	4a52      	ldr	r2, [pc, #328]	; (8000f50 <HAL_GPIO_Init+0x2d8>)
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	089b      	lsrs	r3, r3, #2
 8000e0a:	3302      	adds	r3, #2
 8000e0c:	009b      	lsls	r3, r3, #2
 8000e0e:	589b      	ldr	r3, [r3, r2]
 8000e10:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8000e12:	697b      	ldr	r3, [r7, #20]
 8000e14:	2203      	movs	r2, #3
 8000e16:	4013      	ands	r3, r2
 8000e18:	009b      	lsls	r3, r3, #2
 8000e1a:	220f      	movs	r2, #15
 8000e1c:	409a      	lsls	r2, r3
 8000e1e:	0013      	movs	r3, r2
 8000e20:	43da      	mvns	r2, r3
 8000e22:	693b      	ldr	r3, [r7, #16]
 8000e24:	4013      	ands	r3, r2
 8000e26:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8000e28:	687a      	ldr	r2, [r7, #4]
 8000e2a:	2390      	movs	r3, #144	; 0x90
 8000e2c:	05db      	lsls	r3, r3, #23
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d019      	beq.n	8000e66 <HAL_GPIO_Init+0x1ee>
 8000e32:	687b      	ldr	r3, [r7, #4]
 8000e34:	4a47      	ldr	r2, [pc, #284]	; (8000f54 <HAL_GPIO_Init+0x2dc>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d013      	beq.n	8000e62 <HAL_GPIO_Init+0x1ea>
 8000e3a:	687b      	ldr	r3, [r7, #4]
 8000e3c:	4a46      	ldr	r2, [pc, #280]	; (8000f58 <HAL_GPIO_Init+0x2e0>)
 8000e3e:	4293      	cmp	r3, r2
 8000e40:	d00d      	beq.n	8000e5e <HAL_GPIO_Init+0x1e6>
 8000e42:	687b      	ldr	r3, [r7, #4]
 8000e44:	4a45      	ldr	r2, [pc, #276]	; (8000f5c <HAL_GPIO_Init+0x2e4>)
 8000e46:	4293      	cmp	r3, r2
 8000e48:	d007      	beq.n	8000e5a <HAL_GPIO_Init+0x1e2>
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	4a44      	ldr	r2, [pc, #272]	; (8000f60 <HAL_GPIO_Init+0x2e8>)
 8000e4e:	4293      	cmp	r3, r2
 8000e50:	d101      	bne.n	8000e56 <HAL_GPIO_Init+0x1de>
 8000e52:	2304      	movs	r3, #4
 8000e54:	e008      	b.n	8000e68 <HAL_GPIO_Init+0x1f0>
 8000e56:	2305      	movs	r3, #5
 8000e58:	e006      	b.n	8000e68 <HAL_GPIO_Init+0x1f0>
 8000e5a:	2303      	movs	r3, #3
 8000e5c:	e004      	b.n	8000e68 <HAL_GPIO_Init+0x1f0>
 8000e5e:	2302      	movs	r3, #2
 8000e60:	e002      	b.n	8000e68 <HAL_GPIO_Init+0x1f0>
 8000e62:	2301      	movs	r3, #1
 8000e64:	e000      	b.n	8000e68 <HAL_GPIO_Init+0x1f0>
 8000e66:	2300      	movs	r3, #0
 8000e68:	697a      	ldr	r2, [r7, #20]
 8000e6a:	2103      	movs	r1, #3
 8000e6c:	400a      	ands	r2, r1
 8000e6e:	0092      	lsls	r2, r2, #2
 8000e70:	4093      	lsls	r3, r2
 8000e72:	693a      	ldr	r2, [r7, #16]
 8000e74:	4313      	orrs	r3, r2
 8000e76:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000e78:	4935      	ldr	r1, [pc, #212]	; (8000f50 <HAL_GPIO_Init+0x2d8>)
 8000e7a:	697b      	ldr	r3, [r7, #20]
 8000e7c:	089b      	lsrs	r3, r3, #2
 8000e7e:	3302      	adds	r3, #2
 8000e80:	009b      	lsls	r3, r3, #2
 8000e82:	693a      	ldr	r2, [r7, #16]
 8000e84:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000e86:	4b37      	ldr	r3, [pc, #220]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000e88:	681b      	ldr	r3, [r3, #0]
 8000e8a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000e8c:	68fb      	ldr	r3, [r7, #12]
 8000e8e:	43da      	mvns	r2, r3
 8000e90:	693b      	ldr	r3, [r7, #16]
 8000e92:	4013      	ands	r3, r2
 8000e94:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8000e96:	683b      	ldr	r3, [r7, #0]
 8000e98:	685a      	ldr	r2, [r3, #4]
 8000e9a:	2380      	movs	r3, #128	; 0x80
 8000e9c:	025b      	lsls	r3, r3, #9
 8000e9e:	4013      	ands	r3, r2
 8000ea0:	d003      	beq.n	8000eaa <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8000ea2:	693a      	ldr	r2, [r7, #16]
 8000ea4:	68fb      	ldr	r3, [r7, #12]
 8000ea6:	4313      	orrs	r3, r2
 8000ea8:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000eaa:	4b2e      	ldr	r3, [pc, #184]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000eac:	693a      	ldr	r2, [r7, #16]
 8000eae:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 8000eb0:	4b2c      	ldr	r3, [pc, #176]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000eb2:	685b      	ldr	r3, [r3, #4]
 8000eb4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000eb6:	68fb      	ldr	r3, [r7, #12]
 8000eb8:	43da      	mvns	r2, r3
 8000eba:	693b      	ldr	r3, [r7, #16]
 8000ebc:	4013      	ands	r3, r2
 8000ebe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	685a      	ldr	r2, [r3, #4]
 8000ec4:	2380      	movs	r3, #128	; 0x80
 8000ec6:	029b      	lsls	r3, r3, #10
 8000ec8:	4013      	ands	r3, r2
 8000eca:	d003      	beq.n	8000ed4 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8000ecc:	693a      	ldr	r2, [r7, #16]
 8000ece:	68fb      	ldr	r3, [r7, #12]
 8000ed0:	4313      	orrs	r3, r2
 8000ed2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000ed4:	4b23      	ldr	r3, [pc, #140]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000ed6:	693a      	ldr	r2, [r7, #16]
 8000ed8:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000eda:	4b22      	ldr	r3, [pc, #136]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000ee0:	68fb      	ldr	r3, [r7, #12]
 8000ee2:	43da      	mvns	r2, r3
 8000ee4:	693b      	ldr	r3, [r7, #16]
 8000ee6:	4013      	ands	r3, r2
 8000ee8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8000eea:	683b      	ldr	r3, [r7, #0]
 8000eec:	685a      	ldr	r2, [r3, #4]
 8000eee:	2380      	movs	r3, #128	; 0x80
 8000ef0:	035b      	lsls	r3, r3, #13
 8000ef2:	4013      	ands	r3, r2
 8000ef4:	d003      	beq.n	8000efe <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8000ef6:	693a      	ldr	r2, [r7, #16]
 8000ef8:	68fb      	ldr	r3, [r7, #12]
 8000efa:	4313      	orrs	r3, r2
 8000efc:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000efe:	4b19      	ldr	r3, [pc, #100]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000f00:	693a      	ldr	r2, [r7, #16]
 8000f02:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 8000f04:	4b17      	ldr	r3, [pc, #92]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000f0a:	68fb      	ldr	r3, [r7, #12]
 8000f0c:	43da      	mvns	r2, r3
 8000f0e:	693b      	ldr	r3, [r7, #16]
 8000f10:	4013      	ands	r3, r2
 8000f12:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8000f14:	683b      	ldr	r3, [r7, #0]
 8000f16:	685a      	ldr	r2, [r3, #4]
 8000f18:	2380      	movs	r3, #128	; 0x80
 8000f1a:	039b      	lsls	r3, r3, #14
 8000f1c:	4013      	ands	r3, r2
 8000f1e:	d003      	beq.n	8000f28 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8000f20:	693a      	ldr	r2, [r7, #16]
 8000f22:	68fb      	ldr	r3, [r7, #12]
 8000f24:	4313      	orrs	r3, r2
 8000f26:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000f28:	4b0e      	ldr	r3, [pc, #56]	; (8000f64 <HAL_GPIO_Init+0x2ec>)
 8000f2a:	693a      	ldr	r2, [r7, #16]
 8000f2c:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	3301      	adds	r3, #1
 8000f32:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000f34:	683b      	ldr	r3, [r7, #0]
 8000f36:	681a      	ldr	r2, [r3, #0]
 8000f38:	697b      	ldr	r3, [r7, #20]
 8000f3a:	40da      	lsrs	r2, r3
 8000f3c:	1e13      	subs	r3, r2, #0
 8000f3e:	d000      	beq.n	8000f42 <HAL_GPIO_Init+0x2ca>
 8000f40:	e6a2      	b.n	8000c88 <HAL_GPIO_Init+0x10>
  } 
}
 8000f42:	46c0      	nop			; (mov r8, r8)
 8000f44:	46c0      	nop			; (mov r8, r8)
 8000f46:	46bd      	mov	sp, r7
 8000f48:	b006      	add	sp, #24
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	40021000 	.word	0x40021000
 8000f50:	40010000 	.word	0x40010000
 8000f54:	48000400 	.word	0x48000400
 8000f58:	48000800 	.word	0x48000800
 8000f5c:	48000c00 	.word	0x48000c00
 8000f60:	48001000 	.word	0x48001000
 8000f64:	40010400 	.word	0x40010400

08000f68 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b082      	sub	sp, #8
 8000f6c:	af00      	add	r7, sp, #0
 8000f6e:	6078      	str	r0, [r7, #4]
 8000f70:	0008      	movs	r0, r1
 8000f72:	0011      	movs	r1, r2
 8000f74:	1cbb      	adds	r3, r7, #2
 8000f76:	1c02      	adds	r2, r0, #0
 8000f78:	801a      	strh	r2, [r3, #0]
 8000f7a:	1c7b      	adds	r3, r7, #1
 8000f7c:	1c0a      	adds	r2, r1, #0
 8000f7e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000f80:	1c7b      	adds	r3, r7, #1
 8000f82:	781b      	ldrb	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	d004      	beq.n	8000f92 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000f88:	1cbb      	adds	r3, r7, #2
 8000f8a:	881a      	ldrh	r2, [r3, #0]
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000f90:	e003      	b.n	8000f9a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000f92:	1cbb      	adds	r3, r7, #2
 8000f94:	881a      	ldrh	r2, [r3, #0]
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000f9a:	46c0      	nop			; (mov r8, r8)
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	b002      	add	sp, #8
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b088      	sub	sp, #32
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d102      	bne.n	8000fb8 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000fb2:	2301      	movs	r3, #1
 8000fb4:	f000 fb76 	bl	80016a4 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	681b      	ldr	r3, [r3, #0]
 8000fbc:	2201      	movs	r2, #1
 8000fbe:	4013      	ands	r3, r2
 8000fc0:	d100      	bne.n	8000fc4 <HAL_RCC_OscConfig+0x20>
 8000fc2:	e08e      	b.n	80010e2 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000fc4:	4bc5      	ldr	r3, [pc, #788]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8000fc6:	685b      	ldr	r3, [r3, #4]
 8000fc8:	220c      	movs	r2, #12
 8000fca:	4013      	ands	r3, r2
 8000fcc:	2b04      	cmp	r3, #4
 8000fce:	d00e      	beq.n	8000fee <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000fd0:	4bc2      	ldr	r3, [pc, #776]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8000fd2:	685b      	ldr	r3, [r3, #4]
 8000fd4:	220c      	movs	r2, #12
 8000fd6:	4013      	ands	r3, r2
 8000fd8:	2b08      	cmp	r3, #8
 8000fda:	d117      	bne.n	800100c <HAL_RCC_OscConfig+0x68>
 8000fdc:	4bbf      	ldr	r3, [pc, #764]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8000fde:	685a      	ldr	r2, [r3, #4]
 8000fe0:	23c0      	movs	r3, #192	; 0xc0
 8000fe2:	025b      	lsls	r3, r3, #9
 8000fe4:	401a      	ands	r2, r3
 8000fe6:	2380      	movs	r3, #128	; 0x80
 8000fe8:	025b      	lsls	r3, r3, #9
 8000fea:	429a      	cmp	r2, r3
 8000fec:	d10e      	bne.n	800100c <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000fee:	4bbb      	ldr	r3, [pc, #748]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8000ff0:	681a      	ldr	r2, [r3, #0]
 8000ff2:	2380      	movs	r3, #128	; 0x80
 8000ff4:	029b      	lsls	r3, r3, #10
 8000ff6:	4013      	ands	r3, r2
 8000ff8:	d100      	bne.n	8000ffc <HAL_RCC_OscConfig+0x58>
 8000ffa:	e071      	b.n	80010e0 <HAL_RCC_OscConfig+0x13c>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	685b      	ldr	r3, [r3, #4]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d000      	beq.n	8001006 <HAL_RCC_OscConfig+0x62>
 8001004:	e06c      	b.n	80010e0 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 8001006:	2301      	movs	r3, #1
 8001008:	f000 fb4c 	bl	80016a4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	685b      	ldr	r3, [r3, #4]
 8001010:	2b01      	cmp	r3, #1
 8001012:	d107      	bne.n	8001024 <HAL_RCC_OscConfig+0x80>
 8001014:	4bb1      	ldr	r3, [pc, #708]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001016:	681a      	ldr	r2, [r3, #0]
 8001018:	4bb0      	ldr	r3, [pc, #704]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800101a:	2180      	movs	r1, #128	; 0x80
 800101c:	0249      	lsls	r1, r1, #9
 800101e:	430a      	orrs	r2, r1
 8001020:	601a      	str	r2, [r3, #0]
 8001022:	e02f      	b.n	8001084 <HAL_RCC_OscConfig+0xe0>
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	685b      	ldr	r3, [r3, #4]
 8001028:	2b00      	cmp	r3, #0
 800102a:	d10c      	bne.n	8001046 <HAL_RCC_OscConfig+0xa2>
 800102c:	4bab      	ldr	r3, [pc, #684]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800102e:	681a      	ldr	r2, [r3, #0]
 8001030:	4baa      	ldr	r3, [pc, #680]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001032:	49ab      	ldr	r1, [pc, #684]	; (80012e0 <HAL_RCC_OscConfig+0x33c>)
 8001034:	400a      	ands	r2, r1
 8001036:	601a      	str	r2, [r3, #0]
 8001038:	4ba8      	ldr	r3, [pc, #672]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800103a:	681a      	ldr	r2, [r3, #0]
 800103c:	4ba7      	ldr	r3, [pc, #668]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800103e:	49a9      	ldr	r1, [pc, #676]	; (80012e4 <HAL_RCC_OscConfig+0x340>)
 8001040:	400a      	ands	r2, r1
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	e01e      	b.n	8001084 <HAL_RCC_OscConfig+0xe0>
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	685b      	ldr	r3, [r3, #4]
 800104a:	2b05      	cmp	r3, #5
 800104c:	d10e      	bne.n	800106c <HAL_RCC_OscConfig+0xc8>
 800104e:	4ba3      	ldr	r3, [pc, #652]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001050:	681a      	ldr	r2, [r3, #0]
 8001052:	4ba2      	ldr	r3, [pc, #648]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001054:	2180      	movs	r1, #128	; 0x80
 8001056:	02c9      	lsls	r1, r1, #11
 8001058:	430a      	orrs	r2, r1
 800105a:	601a      	str	r2, [r3, #0]
 800105c:	4b9f      	ldr	r3, [pc, #636]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800105e:	681a      	ldr	r2, [r3, #0]
 8001060:	4b9e      	ldr	r3, [pc, #632]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001062:	2180      	movs	r1, #128	; 0x80
 8001064:	0249      	lsls	r1, r1, #9
 8001066:	430a      	orrs	r2, r1
 8001068:	601a      	str	r2, [r3, #0]
 800106a:	e00b      	b.n	8001084 <HAL_RCC_OscConfig+0xe0>
 800106c:	4b9b      	ldr	r3, [pc, #620]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800106e:	681a      	ldr	r2, [r3, #0]
 8001070:	4b9a      	ldr	r3, [pc, #616]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001072:	499b      	ldr	r1, [pc, #620]	; (80012e0 <HAL_RCC_OscConfig+0x33c>)
 8001074:	400a      	ands	r2, r1
 8001076:	601a      	str	r2, [r3, #0]
 8001078:	4b98      	ldr	r3, [pc, #608]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b97      	ldr	r3, [pc, #604]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800107e:	4999      	ldr	r1, [pc, #612]	; (80012e4 <HAL_RCC_OscConfig+0x340>)
 8001080:	400a      	ands	r2, r1
 8001082:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	685b      	ldr	r3, [r3, #4]
 8001088:	2b00      	cmp	r3, #0
 800108a:	d014      	beq.n	80010b6 <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800108c:	f7ff fd12 	bl	8000ab4 <HAL_GetTick>
 8001090:	0003      	movs	r3, r0
 8001092:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001094:	e008      	b.n	80010a8 <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001096:	f7ff fd0d 	bl	8000ab4 <HAL_GetTick>
 800109a:	0002      	movs	r2, r0
 800109c:	69bb      	ldr	r3, [r7, #24]
 800109e:	1ad3      	subs	r3, r2, r3
 80010a0:	2b64      	cmp	r3, #100	; 0x64
 80010a2:	d901      	bls.n	80010a8 <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 80010a4:	2303      	movs	r3, #3
 80010a6:	e2fd      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80010a8:	4b8c      	ldr	r3, [pc, #560]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80010aa:	681a      	ldr	r2, [r3, #0]
 80010ac:	2380      	movs	r3, #128	; 0x80
 80010ae:	029b      	lsls	r3, r3, #10
 80010b0:	4013      	ands	r3, r2
 80010b2:	d0f0      	beq.n	8001096 <HAL_RCC_OscConfig+0xf2>
 80010b4:	e015      	b.n	80010e2 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80010b6:	f7ff fcfd 	bl	8000ab4 <HAL_GetTick>
 80010ba:	0003      	movs	r3, r0
 80010bc:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010be:	e008      	b.n	80010d2 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80010c0:	f7ff fcf8 	bl	8000ab4 <HAL_GetTick>
 80010c4:	0002      	movs	r2, r0
 80010c6:	69bb      	ldr	r3, [r7, #24]
 80010c8:	1ad3      	subs	r3, r2, r3
 80010ca:	2b64      	cmp	r3, #100	; 0x64
 80010cc:	d901      	bls.n	80010d2 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80010ce:	2303      	movs	r3, #3
 80010d0:	e2e8      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80010d2:	4b82      	ldr	r3, [pc, #520]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80010d4:	681a      	ldr	r2, [r3, #0]
 80010d6:	2380      	movs	r3, #128	; 0x80
 80010d8:	029b      	lsls	r3, r3, #10
 80010da:	4013      	ands	r3, r2
 80010dc:	d1f0      	bne.n	80010c0 <HAL_RCC_OscConfig+0x11c>
 80010de:	e000      	b.n	80010e2 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80010e0:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	2202      	movs	r2, #2
 80010e8:	4013      	ands	r3, r2
 80010ea:	d100      	bne.n	80010ee <HAL_RCC_OscConfig+0x14a>
 80010ec:	e06c      	b.n	80011c8 <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80010ee:	4b7b      	ldr	r3, [pc, #492]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80010f0:	685b      	ldr	r3, [r3, #4]
 80010f2:	220c      	movs	r2, #12
 80010f4:	4013      	ands	r3, r2
 80010f6:	d00e      	beq.n	8001116 <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80010f8:	4b78      	ldr	r3, [pc, #480]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	220c      	movs	r2, #12
 80010fe:	4013      	ands	r3, r2
 8001100:	2b08      	cmp	r3, #8
 8001102:	d11f      	bne.n	8001144 <HAL_RCC_OscConfig+0x1a0>
 8001104:	4b75      	ldr	r3, [pc, #468]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001106:	685a      	ldr	r2, [r3, #4]
 8001108:	23c0      	movs	r3, #192	; 0xc0
 800110a:	025b      	lsls	r3, r3, #9
 800110c:	401a      	ands	r2, r3
 800110e:	2380      	movs	r3, #128	; 0x80
 8001110:	021b      	lsls	r3, r3, #8
 8001112:	429a      	cmp	r2, r3
 8001114:	d116      	bne.n	8001144 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001116:	4b71      	ldr	r3, [pc, #452]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001118:	681b      	ldr	r3, [r3, #0]
 800111a:	2202      	movs	r2, #2
 800111c:	4013      	ands	r3, r2
 800111e:	d005      	beq.n	800112c <HAL_RCC_OscConfig+0x188>
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	68db      	ldr	r3, [r3, #12]
 8001124:	2b01      	cmp	r3, #1
 8001126:	d001      	beq.n	800112c <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 8001128:	2301      	movs	r3, #1
 800112a:	e2bb      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800112c:	4b6b      	ldr	r3, [pc, #428]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	22f8      	movs	r2, #248	; 0xf8
 8001132:	4393      	bics	r3, r2
 8001134:	0019      	movs	r1, r3
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	691b      	ldr	r3, [r3, #16]
 800113a:	00da      	lsls	r2, r3, #3
 800113c:	4b67      	ldr	r3, [pc, #412]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800113e:	430a      	orrs	r2, r1
 8001140:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001142:	e041      	b.n	80011c8 <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	68db      	ldr	r3, [r3, #12]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d024      	beq.n	8001196 <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800114c:	4b63      	ldr	r3, [pc, #396]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800114e:	681a      	ldr	r2, [r3, #0]
 8001150:	4b62      	ldr	r3, [pc, #392]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001152:	2101      	movs	r1, #1
 8001154:	430a      	orrs	r2, r1
 8001156:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001158:	f7ff fcac 	bl	8000ab4 <HAL_GetTick>
 800115c:	0003      	movs	r3, r0
 800115e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001160:	e008      	b.n	8001174 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001162:	f7ff fca7 	bl	8000ab4 <HAL_GetTick>
 8001166:	0002      	movs	r2, r0
 8001168:	69bb      	ldr	r3, [r7, #24]
 800116a:	1ad3      	subs	r3, r2, r3
 800116c:	2b02      	cmp	r3, #2
 800116e:	d901      	bls.n	8001174 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8001170:	2303      	movs	r3, #3
 8001172:	e297      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001174:	4b59      	ldr	r3, [pc, #356]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	2202      	movs	r2, #2
 800117a:	4013      	ands	r3, r2
 800117c:	d0f1      	beq.n	8001162 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800117e:	4b57      	ldr	r3, [pc, #348]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	22f8      	movs	r2, #248	; 0xf8
 8001184:	4393      	bics	r3, r2
 8001186:	0019      	movs	r1, r3
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	691b      	ldr	r3, [r3, #16]
 800118c:	00da      	lsls	r2, r3, #3
 800118e:	4b53      	ldr	r3, [pc, #332]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001190:	430a      	orrs	r2, r1
 8001192:	601a      	str	r2, [r3, #0]
 8001194:	e018      	b.n	80011c8 <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001196:	4b51      	ldr	r3, [pc, #324]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001198:	681a      	ldr	r2, [r3, #0]
 800119a:	4b50      	ldr	r3, [pc, #320]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 800119c:	2101      	movs	r1, #1
 800119e:	438a      	bics	r2, r1
 80011a0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011a2:	f7ff fc87 	bl	8000ab4 <HAL_GetTick>
 80011a6:	0003      	movs	r3, r0
 80011a8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80011ac:	f7ff fc82 	bl	8000ab4 <HAL_GetTick>
 80011b0:	0002      	movs	r2, r0
 80011b2:	69bb      	ldr	r3, [r7, #24]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b02      	cmp	r3, #2
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e272      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011be:	4b47      	ldr	r3, [pc, #284]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	2202      	movs	r2, #2
 80011c4:	4013      	ands	r3, r2
 80011c6:	d1f1      	bne.n	80011ac <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	2208      	movs	r2, #8
 80011ce:	4013      	ands	r3, r2
 80011d0:	d036      	beq.n	8001240 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80011d2:	687b      	ldr	r3, [r7, #4]
 80011d4:	69db      	ldr	r3, [r3, #28]
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d019      	beq.n	800120e <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80011da:	4b40      	ldr	r3, [pc, #256]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80011dc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80011de:	4b3f      	ldr	r3, [pc, #252]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80011e0:	2101      	movs	r1, #1
 80011e2:	430a      	orrs	r2, r1
 80011e4:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80011e6:	f7ff fc65 	bl	8000ab4 <HAL_GetTick>
 80011ea:	0003      	movs	r3, r0
 80011ec:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80011ee:	e008      	b.n	8001202 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80011f0:	f7ff fc60 	bl	8000ab4 <HAL_GetTick>
 80011f4:	0002      	movs	r2, r0
 80011f6:	69bb      	ldr	r3, [r7, #24]
 80011f8:	1ad3      	subs	r3, r2, r3
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d901      	bls.n	8001202 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80011fe:	2303      	movs	r3, #3
 8001200:	e250      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001202:	4b36      	ldr	r3, [pc, #216]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001204:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001206:	2202      	movs	r2, #2
 8001208:	4013      	ands	r3, r2
 800120a:	d0f1      	beq.n	80011f0 <HAL_RCC_OscConfig+0x24c>
 800120c:	e018      	b.n	8001240 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800120e:	4b33      	ldr	r3, [pc, #204]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001210:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001212:	4b32      	ldr	r3, [pc, #200]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001214:	2101      	movs	r1, #1
 8001216:	438a      	bics	r2, r1
 8001218:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800121a:	f7ff fc4b 	bl	8000ab4 <HAL_GetTick>
 800121e:	0003      	movs	r3, r0
 8001220:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001222:	e008      	b.n	8001236 <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001224:	f7ff fc46 	bl	8000ab4 <HAL_GetTick>
 8001228:	0002      	movs	r2, r0
 800122a:	69bb      	ldr	r3, [r7, #24]
 800122c:	1ad3      	subs	r3, r2, r3
 800122e:	2b02      	cmp	r3, #2
 8001230:	d901      	bls.n	8001236 <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8001232:	2303      	movs	r3, #3
 8001234:	e236      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001236:	4b29      	ldr	r3, [pc, #164]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001238:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800123a:	2202      	movs	r2, #2
 800123c:	4013      	ands	r3, r2
 800123e:	d1f1      	bne.n	8001224 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	2204      	movs	r2, #4
 8001246:	4013      	ands	r3, r2
 8001248:	d100      	bne.n	800124c <HAL_RCC_OscConfig+0x2a8>
 800124a:	e0b5      	b.n	80013b8 <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 800124c:	201f      	movs	r0, #31
 800124e:	183b      	adds	r3, r7, r0
 8001250:	2200      	movs	r2, #0
 8001252:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001254:	4b21      	ldr	r3, [pc, #132]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001256:	69da      	ldr	r2, [r3, #28]
 8001258:	2380      	movs	r3, #128	; 0x80
 800125a:	055b      	lsls	r3, r3, #21
 800125c:	4013      	ands	r3, r2
 800125e:	d110      	bne.n	8001282 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001260:	4b1e      	ldr	r3, [pc, #120]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001262:	69da      	ldr	r2, [r3, #28]
 8001264:	4b1d      	ldr	r3, [pc, #116]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001266:	2180      	movs	r1, #128	; 0x80
 8001268:	0549      	lsls	r1, r1, #21
 800126a:	430a      	orrs	r2, r1
 800126c:	61da      	str	r2, [r3, #28]
 800126e:	4b1b      	ldr	r3, [pc, #108]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 8001270:	69da      	ldr	r2, [r3, #28]
 8001272:	2380      	movs	r3, #128	; 0x80
 8001274:	055b      	lsls	r3, r3, #21
 8001276:	4013      	ands	r3, r2
 8001278:	60fb      	str	r3, [r7, #12]
 800127a:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 800127c:	183b      	adds	r3, r7, r0
 800127e:	2201      	movs	r2, #1
 8001280:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001282:	4b19      	ldr	r3, [pc, #100]	; (80012e8 <HAL_RCC_OscConfig+0x344>)
 8001284:	681a      	ldr	r2, [r3, #0]
 8001286:	2380      	movs	r3, #128	; 0x80
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4013      	ands	r3, r2
 800128c:	d11a      	bne.n	80012c4 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800128e:	4b16      	ldr	r3, [pc, #88]	; (80012e8 <HAL_RCC_OscConfig+0x344>)
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	4b15      	ldr	r3, [pc, #84]	; (80012e8 <HAL_RCC_OscConfig+0x344>)
 8001294:	2180      	movs	r1, #128	; 0x80
 8001296:	0049      	lsls	r1, r1, #1
 8001298:	430a      	orrs	r2, r1
 800129a:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800129c:	f7ff fc0a 	bl	8000ab4 <HAL_GetTick>
 80012a0:	0003      	movs	r3, r0
 80012a2:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012a4:	e008      	b.n	80012b8 <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80012a6:	f7ff fc05 	bl	8000ab4 <HAL_GetTick>
 80012aa:	0002      	movs	r2, r0
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	1ad3      	subs	r3, r2, r3
 80012b0:	2b64      	cmp	r3, #100	; 0x64
 80012b2:	d901      	bls.n	80012b8 <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80012b4:	2303      	movs	r3, #3
 80012b6:	e1f5      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80012b8:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <HAL_RCC_OscConfig+0x344>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	2380      	movs	r3, #128	; 0x80
 80012be:	005b      	lsls	r3, r3, #1
 80012c0:	4013      	ands	r3, r2
 80012c2:	d0f0      	beq.n	80012a6 <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	689b      	ldr	r3, [r3, #8]
 80012c8:	2b01      	cmp	r3, #1
 80012ca:	d10f      	bne.n	80012ec <HAL_RCC_OscConfig+0x348>
 80012cc:	4b03      	ldr	r3, [pc, #12]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80012ce:	6a1a      	ldr	r2, [r3, #32]
 80012d0:	4b02      	ldr	r3, [pc, #8]	; (80012dc <HAL_RCC_OscConfig+0x338>)
 80012d2:	2101      	movs	r1, #1
 80012d4:	430a      	orrs	r2, r1
 80012d6:	621a      	str	r2, [r3, #32]
 80012d8:	e036      	b.n	8001348 <HAL_RCC_OscConfig+0x3a4>
 80012da:	46c0      	nop			; (mov r8, r8)
 80012dc:	40021000 	.word	0x40021000
 80012e0:	fffeffff 	.word	0xfffeffff
 80012e4:	fffbffff 	.word	0xfffbffff
 80012e8:	40007000 	.word	0x40007000
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	689b      	ldr	r3, [r3, #8]
 80012f0:	2b00      	cmp	r3, #0
 80012f2:	d10c      	bne.n	800130e <HAL_RCC_OscConfig+0x36a>
 80012f4:	4bca      	ldr	r3, [pc, #808]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80012f6:	6a1a      	ldr	r2, [r3, #32]
 80012f8:	4bc9      	ldr	r3, [pc, #804]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80012fa:	2101      	movs	r1, #1
 80012fc:	438a      	bics	r2, r1
 80012fe:	621a      	str	r2, [r3, #32]
 8001300:	4bc7      	ldr	r3, [pc, #796]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001302:	6a1a      	ldr	r2, [r3, #32]
 8001304:	4bc6      	ldr	r3, [pc, #792]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001306:	2104      	movs	r1, #4
 8001308:	438a      	bics	r2, r1
 800130a:	621a      	str	r2, [r3, #32]
 800130c:	e01c      	b.n	8001348 <HAL_RCC_OscConfig+0x3a4>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	689b      	ldr	r3, [r3, #8]
 8001312:	2b05      	cmp	r3, #5
 8001314:	d10c      	bne.n	8001330 <HAL_RCC_OscConfig+0x38c>
 8001316:	4bc2      	ldr	r3, [pc, #776]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001318:	6a1a      	ldr	r2, [r3, #32]
 800131a:	4bc1      	ldr	r3, [pc, #772]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800131c:	2104      	movs	r1, #4
 800131e:	430a      	orrs	r2, r1
 8001320:	621a      	str	r2, [r3, #32]
 8001322:	4bbf      	ldr	r3, [pc, #764]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001324:	6a1a      	ldr	r2, [r3, #32]
 8001326:	4bbe      	ldr	r3, [pc, #760]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001328:	2101      	movs	r1, #1
 800132a:	430a      	orrs	r2, r1
 800132c:	621a      	str	r2, [r3, #32]
 800132e:	e00b      	b.n	8001348 <HAL_RCC_OscConfig+0x3a4>
 8001330:	4bbb      	ldr	r3, [pc, #748]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001332:	6a1a      	ldr	r2, [r3, #32]
 8001334:	4bba      	ldr	r3, [pc, #744]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001336:	2101      	movs	r1, #1
 8001338:	438a      	bics	r2, r1
 800133a:	621a      	str	r2, [r3, #32]
 800133c:	4bb8      	ldr	r3, [pc, #736]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800133e:	6a1a      	ldr	r2, [r3, #32]
 8001340:	4bb7      	ldr	r3, [pc, #732]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001342:	2104      	movs	r1, #4
 8001344:	438a      	bics	r2, r1
 8001346:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	689b      	ldr	r3, [r3, #8]
 800134c:	2b00      	cmp	r3, #0
 800134e:	d014      	beq.n	800137a <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001350:	f7ff fbb0 	bl	8000ab4 <HAL_GetTick>
 8001354:	0003      	movs	r3, r0
 8001356:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001358:	e009      	b.n	800136e <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800135a:	f7ff fbab 	bl	8000ab4 <HAL_GetTick>
 800135e:	0002      	movs	r2, r0
 8001360:	69bb      	ldr	r3, [r7, #24]
 8001362:	1ad3      	subs	r3, r2, r3
 8001364:	4aaf      	ldr	r2, [pc, #700]	; (8001624 <HAL_RCC_OscConfig+0x680>)
 8001366:	4293      	cmp	r3, r2
 8001368:	d901      	bls.n	800136e <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800136a:	2303      	movs	r3, #3
 800136c:	e19a      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800136e:	4bac      	ldr	r3, [pc, #688]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001370:	6a1b      	ldr	r3, [r3, #32]
 8001372:	2202      	movs	r2, #2
 8001374:	4013      	ands	r3, r2
 8001376:	d0f0      	beq.n	800135a <HAL_RCC_OscConfig+0x3b6>
 8001378:	e013      	b.n	80013a2 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800137a:	f7ff fb9b 	bl	8000ab4 <HAL_GetTick>
 800137e:	0003      	movs	r3, r0
 8001380:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001382:	e009      	b.n	8001398 <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001384:	f7ff fb96 	bl	8000ab4 <HAL_GetTick>
 8001388:	0002      	movs	r2, r0
 800138a:	69bb      	ldr	r3, [r7, #24]
 800138c:	1ad3      	subs	r3, r2, r3
 800138e:	4aa5      	ldr	r2, [pc, #660]	; (8001624 <HAL_RCC_OscConfig+0x680>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d901      	bls.n	8001398 <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8001394:	2303      	movs	r3, #3
 8001396:	e185      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001398:	4ba1      	ldr	r3, [pc, #644]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800139a:	6a1b      	ldr	r3, [r3, #32]
 800139c:	2202      	movs	r2, #2
 800139e:	4013      	ands	r3, r2
 80013a0:	d1f0      	bne.n	8001384 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80013a2:	231f      	movs	r3, #31
 80013a4:	18fb      	adds	r3, r7, r3
 80013a6:	781b      	ldrb	r3, [r3, #0]
 80013a8:	2b01      	cmp	r3, #1
 80013aa:	d105      	bne.n	80013b8 <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80013ac:	4b9c      	ldr	r3, [pc, #624]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80013ae:	69da      	ldr	r2, [r3, #28]
 80013b0:	4b9b      	ldr	r3, [pc, #620]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80013b2:	499d      	ldr	r1, [pc, #628]	; (8001628 <HAL_RCC_OscConfig+0x684>)
 80013b4:	400a      	ands	r2, r1
 80013b6:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	681b      	ldr	r3, [r3, #0]
 80013bc:	2210      	movs	r2, #16
 80013be:	4013      	ands	r3, r2
 80013c0:	d063      	beq.n	800148a <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	695b      	ldr	r3, [r3, #20]
 80013c6:	2b01      	cmp	r3, #1
 80013c8:	d12a      	bne.n	8001420 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80013ca:	4b95      	ldr	r3, [pc, #596]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80013cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013ce:	4b94      	ldr	r3, [pc, #592]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80013d0:	2104      	movs	r1, #4
 80013d2:	430a      	orrs	r2, r1
 80013d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80013d6:	4b92      	ldr	r3, [pc, #584]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80013d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013da:	4b91      	ldr	r3, [pc, #580]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80013dc:	2101      	movs	r1, #1
 80013de:	430a      	orrs	r2, r1
 80013e0:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80013e2:	f7ff fb67 	bl	8000ab4 <HAL_GetTick>
 80013e6:	0003      	movs	r3, r0
 80013e8:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013ea:	e008      	b.n	80013fe <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80013ec:	f7ff fb62 	bl	8000ab4 <HAL_GetTick>
 80013f0:	0002      	movs	r2, r0
 80013f2:	69bb      	ldr	r3, [r7, #24]
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	2b02      	cmp	r3, #2
 80013f8:	d901      	bls.n	80013fe <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80013fa:	2303      	movs	r3, #3
 80013fc:	e152      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80013fe:	4b88      	ldr	r3, [pc, #544]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001400:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001402:	2202      	movs	r2, #2
 8001404:	4013      	ands	r3, r2
 8001406:	d0f1      	beq.n	80013ec <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001408:	4b85      	ldr	r3, [pc, #532]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800140a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800140c:	22f8      	movs	r2, #248	; 0xf8
 800140e:	4393      	bics	r3, r2
 8001410:	0019      	movs	r1, r3
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	699b      	ldr	r3, [r3, #24]
 8001416:	00da      	lsls	r2, r3, #3
 8001418:	4b81      	ldr	r3, [pc, #516]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800141a:	430a      	orrs	r2, r1
 800141c:	635a      	str	r2, [r3, #52]	; 0x34
 800141e:	e034      	b.n	800148a <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	695b      	ldr	r3, [r3, #20]
 8001424:	3305      	adds	r3, #5
 8001426:	d111      	bne.n	800144c <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 8001428:	4b7d      	ldr	r3, [pc, #500]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800142a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800142c:	4b7c      	ldr	r3, [pc, #496]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800142e:	2104      	movs	r1, #4
 8001430:	438a      	bics	r2, r1
 8001432:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8001434:	4b7a      	ldr	r3, [pc, #488]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001436:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001438:	22f8      	movs	r2, #248	; 0xf8
 800143a:	4393      	bics	r3, r2
 800143c:	0019      	movs	r1, r3
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	699b      	ldr	r3, [r3, #24]
 8001442:	00da      	lsls	r2, r3, #3
 8001444:	4b76      	ldr	r3, [pc, #472]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001446:	430a      	orrs	r2, r1
 8001448:	635a      	str	r2, [r3, #52]	; 0x34
 800144a:	e01e      	b.n	800148a <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 800144c:	4b74      	ldr	r3, [pc, #464]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800144e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001450:	4b73      	ldr	r3, [pc, #460]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001452:	2104      	movs	r1, #4
 8001454:	430a      	orrs	r2, r1
 8001456:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 8001458:	4b71      	ldr	r3, [pc, #452]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800145a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800145c:	4b70      	ldr	r3, [pc, #448]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800145e:	2101      	movs	r1, #1
 8001460:	438a      	bics	r2, r1
 8001462:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001464:	f7ff fb26 	bl	8000ab4 <HAL_GetTick>
 8001468:	0003      	movs	r3, r0
 800146a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 800146c:	e008      	b.n	8001480 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 800146e:	f7ff fb21 	bl	8000ab4 <HAL_GetTick>
 8001472:	0002      	movs	r2, r0
 8001474:	69bb      	ldr	r3, [r7, #24]
 8001476:	1ad3      	subs	r3, r2, r3
 8001478:	2b02      	cmp	r3, #2
 800147a:	d901      	bls.n	8001480 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 800147c:	2303      	movs	r3, #3
 800147e:	e111      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8001480:	4b67      	ldr	r3, [pc, #412]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001484:	2202      	movs	r2, #2
 8001486:	4013      	ands	r3, r2
 8001488:	d1f1      	bne.n	800146e <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	2220      	movs	r2, #32
 8001490:	4013      	ands	r3, r2
 8001492:	d05c      	beq.n	800154e <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8001494:	4b62      	ldr	r3, [pc, #392]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001496:	685b      	ldr	r3, [r3, #4]
 8001498:	220c      	movs	r2, #12
 800149a:	4013      	ands	r3, r2
 800149c:	2b0c      	cmp	r3, #12
 800149e:	d00e      	beq.n	80014be <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80014a0:	4b5f      	ldr	r3, [pc, #380]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	220c      	movs	r2, #12
 80014a6:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 80014a8:	2b08      	cmp	r3, #8
 80014aa:	d114      	bne.n	80014d6 <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80014ac:	4b5c      	ldr	r3, [pc, #368]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80014ae:	685a      	ldr	r2, [r3, #4]
 80014b0:	23c0      	movs	r3, #192	; 0xc0
 80014b2:	025b      	lsls	r3, r3, #9
 80014b4:	401a      	ands	r2, r3
 80014b6:	23c0      	movs	r3, #192	; 0xc0
 80014b8:	025b      	lsls	r3, r3, #9
 80014ba:	429a      	cmp	r2, r3
 80014bc:	d10b      	bne.n	80014d6 <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80014be:	4b58      	ldr	r3, [pc, #352]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80014c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014c2:	2380      	movs	r3, #128	; 0x80
 80014c4:	025b      	lsls	r3, r3, #9
 80014c6:	4013      	ands	r3, r2
 80014c8:	d040      	beq.n	800154c <HAL_RCC_OscConfig+0x5a8>
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a1b      	ldr	r3, [r3, #32]
 80014ce:	2b01      	cmp	r3, #1
 80014d0:	d03c      	beq.n	800154c <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80014d2:	2301      	movs	r3, #1
 80014d4:	e0e6      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6a1b      	ldr	r3, [r3, #32]
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d01b      	beq.n	8001516 <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80014de:	4b50      	ldr	r3, [pc, #320]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80014e0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80014e2:	4b4f      	ldr	r3, [pc, #316]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80014e4:	2180      	movs	r1, #128	; 0x80
 80014e6:	0249      	lsls	r1, r1, #9
 80014e8:	430a      	orrs	r2, r1
 80014ea:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ec:	f7ff fae2 	bl	8000ab4 <HAL_GetTick>
 80014f0:	0003      	movs	r3, r0
 80014f2:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80014f4:	e008      	b.n	8001508 <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80014f6:	f7ff fadd 	bl	8000ab4 <HAL_GetTick>
 80014fa:	0002      	movs	r2, r0
 80014fc:	69bb      	ldr	r3, [r7, #24]
 80014fe:	1ad3      	subs	r3, r2, r3
 8001500:	2b02      	cmp	r3, #2
 8001502:	d901      	bls.n	8001508 <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 8001504:	2303      	movs	r3, #3
 8001506:	e0cd      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8001508:	4b45      	ldr	r3, [pc, #276]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800150a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800150c:	2380      	movs	r3, #128	; 0x80
 800150e:	025b      	lsls	r3, r3, #9
 8001510:	4013      	ands	r3, r2
 8001512:	d0f0      	beq.n	80014f6 <HAL_RCC_OscConfig+0x552>
 8001514:	e01b      	b.n	800154e <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 8001516:	4b42      	ldr	r3, [pc, #264]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001518:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800151a:	4b41      	ldr	r3, [pc, #260]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800151c:	4943      	ldr	r1, [pc, #268]	; (800162c <HAL_RCC_OscConfig+0x688>)
 800151e:	400a      	ands	r2, r1
 8001520:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001522:	f7ff fac7 	bl	8000ab4 <HAL_GetTick>
 8001526:	0003      	movs	r3, r0
 8001528:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800152a:	e008      	b.n	800153e <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800152c:	f7ff fac2 	bl	8000ab4 <HAL_GetTick>
 8001530:	0002      	movs	r2, r0
 8001532:	69bb      	ldr	r3, [r7, #24]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	2b02      	cmp	r3, #2
 8001538:	d901      	bls.n	800153e <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800153a:	2303      	movs	r3, #3
 800153c:	e0b2      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800153e:	4b38      	ldr	r3, [pc, #224]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001540:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001542:	2380      	movs	r3, #128	; 0x80
 8001544:	025b      	lsls	r3, r3, #9
 8001546:	4013      	ands	r3, r2
 8001548:	d1f0      	bne.n	800152c <HAL_RCC_OscConfig+0x588>
 800154a:	e000      	b.n	800154e <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 800154c:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001552:	2b00      	cmp	r3, #0
 8001554:	d100      	bne.n	8001558 <HAL_RCC_OscConfig+0x5b4>
 8001556:	e0a4      	b.n	80016a2 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001558:	4b31      	ldr	r3, [pc, #196]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800155a:	685b      	ldr	r3, [r3, #4]
 800155c:	220c      	movs	r2, #12
 800155e:	4013      	ands	r3, r2
 8001560:	2b08      	cmp	r3, #8
 8001562:	d100      	bne.n	8001566 <HAL_RCC_OscConfig+0x5c2>
 8001564:	e078      	b.n	8001658 <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800156a:	2b02      	cmp	r3, #2
 800156c:	d14c      	bne.n	8001608 <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800156e:	4b2c      	ldr	r3, [pc, #176]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001570:	681a      	ldr	r2, [r3, #0]
 8001572:	4b2b      	ldr	r3, [pc, #172]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001574:	492e      	ldr	r1, [pc, #184]	; (8001630 <HAL_RCC_OscConfig+0x68c>)
 8001576:	400a      	ands	r2, r1
 8001578:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800157a:	f7ff fa9b 	bl	8000ab4 <HAL_GetTick>
 800157e:	0003      	movs	r3, r0
 8001580:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001582:	e008      	b.n	8001596 <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001584:	f7ff fa96 	bl	8000ab4 <HAL_GetTick>
 8001588:	0002      	movs	r2, r0
 800158a:	69bb      	ldr	r3, [r7, #24]
 800158c:	1ad3      	subs	r3, r2, r3
 800158e:	2b02      	cmp	r3, #2
 8001590:	d901      	bls.n	8001596 <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8001592:	2303      	movs	r3, #3
 8001594:	e086      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001596:	4b22      	ldr	r3, [pc, #136]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 8001598:	681a      	ldr	r2, [r3, #0]
 800159a:	2380      	movs	r3, #128	; 0x80
 800159c:	049b      	lsls	r3, r3, #18
 800159e:	4013      	ands	r3, r2
 80015a0:	d1f0      	bne.n	8001584 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015a2:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80015a6:	220f      	movs	r2, #15
 80015a8:	4393      	bics	r3, r2
 80015aa:	0019      	movs	r1, r3
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80015b0:	4b1b      	ldr	r3, [pc, #108]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015b2:	430a      	orrs	r2, r1
 80015b4:	62da      	str	r2, [r3, #44]	; 0x2c
 80015b6:	4b1a      	ldr	r3, [pc, #104]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	4a1e      	ldr	r2, [pc, #120]	; (8001634 <HAL_RCC_OscConfig+0x690>)
 80015bc:	4013      	ands	r3, r2
 80015be:	0019      	movs	r1, r3
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80015c8:	431a      	orrs	r2, r3
 80015ca:	4b15      	ldr	r3, [pc, #84]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015cc:	430a      	orrs	r2, r1
 80015ce:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015d0:	4b13      	ldr	r3, [pc, #76]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015d2:	681a      	ldr	r2, [r3, #0]
 80015d4:	4b12      	ldr	r3, [pc, #72]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015d6:	2180      	movs	r1, #128	; 0x80
 80015d8:	0449      	lsls	r1, r1, #17
 80015da:	430a      	orrs	r2, r1
 80015dc:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015de:	f7ff fa69 	bl	8000ab4 <HAL_GetTick>
 80015e2:	0003      	movs	r3, r0
 80015e4:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015e6:	e008      	b.n	80015fa <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80015e8:	f7ff fa64 	bl	8000ab4 <HAL_GetTick>
 80015ec:	0002      	movs	r2, r0
 80015ee:	69bb      	ldr	r3, [r7, #24]
 80015f0:	1ad3      	subs	r3, r2, r3
 80015f2:	2b02      	cmp	r3, #2
 80015f4:	d901      	bls.n	80015fa <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80015f6:	2303      	movs	r3, #3
 80015f8:	e054      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80015fa:	4b09      	ldr	r3, [pc, #36]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 80015fc:	681a      	ldr	r2, [r3, #0]
 80015fe:	2380      	movs	r3, #128	; 0x80
 8001600:	049b      	lsls	r3, r3, #18
 8001602:	4013      	ands	r3, r2
 8001604:	d0f0      	beq.n	80015e8 <HAL_RCC_OscConfig+0x644>
 8001606:	e04c      	b.n	80016a2 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001608:	4b05      	ldr	r3, [pc, #20]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800160a:	681a      	ldr	r2, [r3, #0]
 800160c:	4b04      	ldr	r3, [pc, #16]	; (8001620 <HAL_RCC_OscConfig+0x67c>)
 800160e:	4908      	ldr	r1, [pc, #32]	; (8001630 <HAL_RCC_OscConfig+0x68c>)
 8001610:	400a      	ands	r2, r1
 8001612:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001614:	f7ff fa4e 	bl	8000ab4 <HAL_GetTick>
 8001618:	0003      	movs	r3, r0
 800161a:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800161c:	e015      	b.n	800164a <HAL_RCC_OscConfig+0x6a6>
 800161e:	46c0      	nop			; (mov r8, r8)
 8001620:	40021000 	.word	0x40021000
 8001624:	00001388 	.word	0x00001388
 8001628:	efffffff 	.word	0xefffffff
 800162c:	fffeffff 	.word	0xfffeffff
 8001630:	feffffff 	.word	0xfeffffff
 8001634:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001638:	f7ff fa3c 	bl	8000ab4 <HAL_GetTick>
 800163c:	0002      	movs	r2, r0
 800163e:	69bb      	ldr	r3, [r7, #24]
 8001640:	1ad3      	subs	r3, r2, r3
 8001642:	2b02      	cmp	r3, #2
 8001644:	d901      	bls.n	800164a <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 8001646:	2303      	movs	r3, #3
 8001648:	e02c      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800164a:	4b18      	ldr	r3, [pc, #96]	; (80016ac <HAL_RCC_OscConfig+0x708>)
 800164c:	681a      	ldr	r2, [r3, #0]
 800164e:	2380      	movs	r3, #128	; 0x80
 8001650:	049b      	lsls	r3, r3, #18
 8001652:	4013      	ands	r3, r2
 8001654:	d1f0      	bne.n	8001638 <HAL_RCC_OscConfig+0x694>
 8001656:	e024      	b.n	80016a2 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165c:	2b01      	cmp	r3, #1
 800165e:	d101      	bne.n	8001664 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8001660:	2301      	movs	r3, #1
 8001662:	e01f      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8001664:	4b11      	ldr	r3, [pc, #68]	; (80016ac <HAL_RCC_OscConfig+0x708>)
 8001666:	685b      	ldr	r3, [r3, #4]
 8001668:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800166a:	4b10      	ldr	r3, [pc, #64]	; (80016ac <HAL_RCC_OscConfig+0x708>)
 800166c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800166e:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001670:	697a      	ldr	r2, [r7, #20]
 8001672:	23c0      	movs	r3, #192	; 0xc0
 8001674:	025b      	lsls	r3, r3, #9
 8001676:	401a      	ands	r2, r3
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800167c:	429a      	cmp	r2, r3
 800167e:	d10e      	bne.n	800169e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8001680:	693b      	ldr	r3, [r7, #16]
 8001682:	220f      	movs	r2, #15
 8001684:	401a      	ands	r2, r3
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800168a:	429a      	cmp	r2, r3
 800168c:	d107      	bne.n	800169e <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 800168e:	697a      	ldr	r2, [r7, #20]
 8001690:	23f0      	movs	r3, #240	; 0xf0
 8001692:	039b      	lsls	r3, r3, #14
 8001694:	401a      	ands	r2, r3
 8001696:	687b      	ldr	r3, [r7, #4]
 8001698:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800169a:	429a      	cmp	r2, r3
 800169c:	d001      	beq.n	80016a2 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 800169e:	2301      	movs	r3, #1
 80016a0:	e000      	b.n	80016a4 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 80016a2:	2300      	movs	r3, #0
}
 80016a4:	0018      	movs	r0, r3
 80016a6:	46bd      	mov	sp, r7
 80016a8:	b008      	add	sp, #32
 80016aa:	bd80      	pop	{r7, pc}
 80016ac:	40021000 	.word	0x40021000

080016b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b084      	sub	sp, #16
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d101      	bne.n	80016c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80016c0:	2301      	movs	r3, #1
 80016c2:	e0bf      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80016c4:	4b61      	ldr	r3, [pc, #388]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	2201      	movs	r2, #1
 80016ca:	4013      	ands	r3, r2
 80016cc:	683a      	ldr	r2, [r7, #0]
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d911      	bls.n	80016f6 <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016d2:	4b5e      	ldr	r3, [pc, #376]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	2201      	movs	r2, #1
 80016d8:	4393      	bics	r3, r2
 80016da:	0019      	movs	r1, r3
 80016dc:	4b5b      	ldr	r3, [pc, #364]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80016de:	683a      	ldr	r2, [r7, #0]
 80016e0:	430a      	orrs	r2, r1
 80016e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016e4:	4b59      	ldr	r3, [pc, #356]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	2201      	movs	r2, #1
 80016ea:	4013      	ands	r3, r2
 80016ec:	683a      	ldr	r2, [r7, #0]
 80016ee:	429a      	cmp	r2, r3
 80016f0:	d001      	beq.n	80016f6 <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80016f2:	2301      	movs	r3, #1
 80016f4:	e0a6      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	2202      	movs	r2, #2
 80016fc:	4013      	ands	r3, r2
 80016fe:	d015      	beq.n	800172c <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	2204      	movs	r2, #4
 8001706:	4013      	ands	r3, r2
 8001708:	d006      	beq.n	8001718 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 800170a:	4b51      	ldr	r3, [pc, #324]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 800170c:	685a      	ldr	r2, [r3, #4]
 800170e:	4b50      	ldr	r3, [pc, #320]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001710:	21e0      	movs	r1, #224	; 0xe0
 8001712:	00c9      	lsls	r1, r1, #3
 8001714:	430a      	orrs	r2, r1
 8001716:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001718:	4b4d      	ldr	r3, [pc, #308]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 800171a:	685b      	ldr	r3, [r3, #4]
 800171c:	22f0      	movs	r2, #240	; 0xf0
 800171e:	4393      	bics	r3, r2
 8001720:	0019      	movs	r1, r3
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	689a      	ldr	r2, [r3, #8]
 8001726:	4b4a      	ldr	r3, [pc, #296]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001728:	430a      	orrs	r2, r1
 800172a:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800172c:	687b      	ldr	r3, [r7, #4]
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2201      	movs	r2, #1
 8001732:	4013      	ands	r3, r2
 8001734:	d04c      	beq.n	80017d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	685b      	ldr	r3, [r3, #4]
 800173a:	2b01      	cmp	r3, #1
 800173c:	d107      	bne.n	800174e <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800173e:	4b44      	ldr	r3, [pc, #272]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001740:	681a      	ldr	r2, [r3, #0]
 8001742:	2380      	movs	r3, #128	; 0x80
 8001744:	029b      	lsls	r3, r3, #10
 8001746:	4013      	ands	r3, r2
 8001748:	d120      	bne.n	800178c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800174a:	2301      	movs	r3, #1
 800174c:	e07a      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	685b      	ldr	r3, [r3, #4]
 8001752:	2b02      	cmp	r3, #2
 8001754:	d107      	bne.n	8001766 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001756:	4b3e      	ldr	r3, [pc, #248]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001758:	681a      	ldr	r2, [r3, #0]
 800175a:	2380      	movs	r3, #128	; 0x80
 800175c:	049b      	lsls	r3, r3, #18
 800175e:	4013      	ands	r3, r2
 8001760:	d114      	bne.n	800178c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001762:	2301      	movs	r3, #1
 8001764:	e06e      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 8001766:	687b      	ldr	r3, [r7, #4]
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	2b03      	cmp	r3, #3
 800176c:	d107      	bne.n	800177e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 800176e:	4b38      	ldr	r3, [pc, #224]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001770:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001772:	2380      	movs	r3, #128	; 0x80
 8001774:	025b      	lsls	r3, r3, #9
 8001776:	4013      	ands	r3, r2
 8001778:	d108      	bne.n	800178c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800177a:	2301      	movs	r3, #1
 800177c:	e062      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800177e:	4b34      	ldr	r3, [pc, #208]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001780:	681b      	ldr	r3, [r3, #0]
 8001782:	2202      	movs	r2, #2
 8001784:	4013      	ands	r3, r2
 8001786:	d101      	bne.n	800178c <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8001788:	2301      	movs	r3, #1
 800178a:	e05b      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800178c:	4b30      	ldr	r3, [pc, #192]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 800178e:	685b      	ldr	r3, [r3, #4]
 8001790:	2203      	movs	r2, #3
 8001792:	4393      	bics	r3, r2
 8001794:	0019      	movs	r1, r3
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	685a      	ldr	r2, [r3, #4]
 800179a:	4b2d      	ldr	r3, [pc, #180]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 800179c:	430a      	orrs	r2, r1
 800179e:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80017a0:	f7ff f988 	bl	8000ab4 <HAL_GetTick>
 80017a4:	0003      	movs	r3, r0
 80017a6:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017a8:	e009      	b.n	80017be <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80017aa:	f7ff f983 	bl	8000ab4 <HAL_GetTick>
 80017ae:	0002      	movs	r2, r0
 80017b0:	68fb      	ldr	r3, [r7, #12]
 80017b2:	1ad3      	subs	r3, r2, r3
 80017b4:	4a27      	ldr	r2, [pc, #156]	; (8001854 <HAL_RCC_ClockConfig+0x1a4>)
 80017b6:	4293      	cmp	r3, r2
 80017b8:	d901      	bls.n	80017be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80017ba:	2303      	movs	r3, #3
 80017bc:	e042      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80017be:	4b24      	ldr	r3, [pc, #144]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 80017c0:	685b      	ldr	r3, [r3, #4]
 80017c2:	220c      	movs	r2, #12
 80017c4:	401a      	ands	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	685b      	ldr	r3, [r3, #4]
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	429a      	cmp	r2, r3
 80017ce:	d1ec      	bne.n	80017aa <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80017d0:	4b1e      	ldr	r3, [pc, #120]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2201      	movs	r2, #1
 80017d6:	4013      	ands	r3, r2
 80017d8:	683a      	ldr	r2, [r7, #0]
 80017da:	429a      	cmp	r2, r3
 80017dc:	d211      	bcs.n	8001802 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80017de:	4b1b      	ldr	r3, [pc, #108]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	2201      	movs	r2, #1
 80017e4:	4393      	bics	r3, r2
 80017e6:	0019      	movs	r1, r3
 80017e8:	4b18      	ldr	r3, [pc, #96]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80017ea:	683a      	ldr	r2, [r7, #0]
 80017ec:	430a      	orrs	r2, r1
 80017ee:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80017f0:	4b16      	ldr	r3, [pc, #88]	; (800184c <HAL_RCC_ClockConfig+0x19c>)
 80017f2:	681b      	ldr	r3, [r3, #0]
 80017f4:	2201      	movs	r2, #1
 80017f6:	4013      	ands	r3, r2
 80017f8:	683a      	ldr	r2, [r7, #0]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d001      	beq.n	8001802 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80017fe:	2301      	movs	r3, #1
 8001800:	e020      	b.n	8001844 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	681b      	ldr	r3, [r3, #0]
 8001806:	2204      	movs	r2, #4
 8001808:	4013      	ands	r3, r2
 800180a:	d009      	beq.n	8001820 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800180c:	4b10      	ldr	r3, [pc, #64]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 800180e:	685b      	ldr	r3, [r3, #4]
 8001810:	4a11      	ldr	r2, [pc, #68]	; (8001858 <HAL_RCC_ClockConfig+0x1a8>)
 8001812:	4013      	ands	r3, r2
 8001814:	0019      	movs	r1, r3
 8001816:	687b      	ldr	r3, [r7, #4]
 8001818:	68da      	ldr	r2, [r3, #12]
 800181a:	4b0d      	ldr	r3, [pc, #52]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 800181c:	430a      	orrs	r2, r1
 800181e:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001820:	f000 f820 	bl	8001864 <HAL_RCC_GetSysClockFreq>
 8001824:	0001      	movs	r1, r0
 8001826:	4b0a      	ldr	r3, [pc, #40]	; (8001850 <HAL_RCC_ClockConfig+0x1a0>)
 8001828:	685b      	ldr	r3, [r3, #4]
 800182a:	091b      	lsrs	r3, r3, #4
 800182c:	220f      	movs	r2, #15
 800182e:	4013      	ands	r3, r2
 8001830:	4a0a      	ldr	r2, [pc, #40]	; (800185c <HAL_RCC_ClockConfig+0x1ac>)
 8001832:	5cd3      	ldrb	r3, [r2, r3]
 8001834:	000a      	movs	r2, r1
 8001836:	40da      	lsrs	r2, r3
 8001838:	4b09      	ldr	r3, [pc, #36]	; (8001860 <HAL_RCC_ClockConfig+0x1b0>)
 800183a:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 800183c:	2000      	movs	r0, #0
 800183e:	f7ff f8f3 	bl	8000a28 <HAL_InitTick>
  
  return HAL_OK;
 8001842:	2300      	movs	r3, #0
}
 8001844:	0018      	movs	r0, r3
 8001846:	46bd      	mov	sp, r7
 8001848:	b004      	add	sp, #16
 800184a:	bd80      	pop	{r7, pc}
 800184c:	40022000 	.word	0x40022000
 8001850:	40021000 	.word	0x40021000
 8001854:	00001388 	.word	0x00001388
 8001858:	fffff8ff 	.word	0xfffff8ff
 800185c:	08003790 	.word	0x08003790
 8001860:	20000004 	.word	0x20000004

08001864 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001864:	b590      	push	{r4, r7, lr}
 8001866:	b08f      	sub	sp, #60	; 0x3c
 8001868:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 800186a:	2314      	movs	r3, #20
 800186c:	18fb      	adds	r3, r7, r3
 800186e:	4a38      	ldr	r2, [pc, #224]	; (8001950 <HAL_RCC_GetSysClockFreq+0xec>)
 8001870:	ca13      	ldmia	r2!, {r0, r1, r4}
 8001872:	c313      	stmia	r3!, {r0, r1, r4}
 8001874:	6812      	ldr	r2, [r2, #0]
 8001876:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8001878:	1d3b      	adds	r3, r7, #4
 800187a:	4a36      	ldr	r2, [pc, #216]	; (8001954 <HAL_RCC_GetSysClockFreq+0xf0>)
 800187c:	ca13      	ldmia	r2!, {r0, r1, r4}
 800187e:	c313      	stmia	r3!, {r0, r1, r4}
 8001880:	6812      	ldr	r2, [r2, #0]
 8001882:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001884:	2300      	movs	r3, #0
 8001886:	62fb      	str	r3, [r7, #44]	; 0x2c
 8001888:	2300      	movs	r3, #0
 800188a:	62bb      	str	r3, [r7, #40]	; 0x28
 800188c:	2300      	movs	r3, #0
 800188e:	637b      	str	r3, [r7, #52]	; 0x34
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8001894:	2300      	movs	r3, #0
 8001896:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8001898:	4b2f      	ldr	r3, [pc, #188]	; (8001958 <HAL_RCC_GetSysClockFreq+0xf4>)
 800189a:	685b      	ldr	r3, [r3, #4]
 800189c:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800189e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018a0:	220c      	movs	r2, #12
 80018a2:	4013      	ands	r3, r2
 80018a4:	2b0c      	cmp	r3, #12
 80018a6:	d047      	beq.n	8001938 <HAL_RCC_GetSysClockFreq+0xd4>
 80018a8:	d849      	bhi.n	800193e <HAL_RCC_GetSysClockFreq+0xda>
 80018aa:	2b04      	cmp	r3, #4
 80018ac:	d002      	beq.n	80018b4 <HAL_RCC_GetSysClockFreq+0x50>
 80018ae:	2b08      	cmp	r3, #8
 80018b0:	d003      	beq.n	80018ba <HAL_RCC_GetSysClockFreq+0x56>
 80018b2:	e044      	b.n	800193e <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80018b4:	4b29      	ldr	r3, [pc, #164]	; (800195c <HAL_RCC_GetSysClockFreq+0xf8>)
 80018b6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 80018b8:	e044      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 80018ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80018bc:	0c9b      	lsrs	r3, r3, #18
 80018be:	220f      	movs	r2, #15
 80018c0:	4013      	ands	r3, r2
 80018c2:	2214      	movs	r2, #20
 80018c4:	18ba      	adds	r2, r7, r2
 80018c6:	5cd3      	ldrb	r3, [r2, r3]
 80018c8:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 80018ca:	4b23      	ldr	r3, [pc, #140]	; (8001958 <HAL_RCC_GetSysClockFreq+0xf4>)
 80018cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018ce:	220f      	movs	r2, #15
 80018d0:	4013      	ands	r3, r2
 80018d2:	1d3a      	adds	r2, r7, #4
 80018d4:	5cd3      	ldrb	r3, [r2, r3]
 80018d6:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 80018d8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018da:	23c0      	movs	r3, #192	; 0xc0
 80018dc:	025b      	lsls	r3, r3, #9
 80018de:	401a      	ands	r2, r3
 80018e0:	2380      	movs	r3, #128	; 0x80
 80018e2:	025b      	lsls	r3, r3, #9
 80018e4:	429a      	cmp	r2, r3
 80018e6:	d109      	bne.n	80018fc <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 80018e8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80018ea:	481c      	ldr	r0, [pc, #112]	; (800195c <HAL_RCC_GetSysClockFreq+0xf8>)
 80018ec:	f7fe fc0c 	bl	8000108 <__udivsi3>
 80018f0:	0003      	movs	r3, r0
 80018f2:	001a      	movs	r2, r3
 80018f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018f6:	4353      	muls	r3, r2
 80018f8:	637b      	str	r3, [r7, #52]	; 0x34
 80018fa:	e01a      	b.n	8001932 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 80018fc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80018fe:	23c0      	movs	r3, #192	; 0xc0
 8001900:	025b      	lsls	r3, r3, #9
 8001902:	401a      	ands	r2, r3
 8001904:	23c0      	movs	r3, #192	; 0xc0
 8001906:	025b      	lsls	r3, r3, #9
 8001908:	429a      	cmp	r2, r3
 800190a:	d109      	bne.n	8001920 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 800190c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800190e:	4814      	ldr	r0, [pc, #80]	; (8001960 <HAL_RCC_GetSysClockFreq+0xfc>)
 8001910:	f7fe fbfa 	bl	8000108 <__udivsi3>
 8001914:	0003      	movs	r3, r0
 8001916:	001a      	movs	r2, r3
 8001918:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800191a:	4353      	muls	r3, r2
 800191c:	637b      	str	r3, [r7, #52]	; 0x34
 800191e:	e008      	b.n	8001932 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001920:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001922:	480e      	ldr	r0, [pc, #56]	; (800195c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001924:	f7fe fbf0 	bl	8000108 <__udivsi3>
 8001928:	0003      	movs	r3, r0
 800192a:	001a      	movs	r2, r3
 800192c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800192e:	4353      	muls	r3, r2
 8001930:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8001932:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001934:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001936:	e005      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8001938:	4b09      	ldr	r3, [pc, #36]	; (8001960 <HAL_RCC_GetSysClockFreq+0xfc>)
 800193a:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 800193c:	e002      	b.n	8001944 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800193e:	4b07      	ldr	r3, [pc, #28]	; (800195c <HAL_RCC_GetSysClockFreq+0xf8>)
 8001940:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8001942:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8001944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8001946:	0018      	movs	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	b00f      	add	sp, #60	; 0x3c
 800194c:	bd90      	pop	{r4, r7, pc}
 800194e:	46c0      	nop			; (mov r8, r8)
 8001950:	08003770 	.word	0x08003770
 8001954:	08003780 	.word	0x08003780
 8001958:	40021000 	.word	0x40021000
 800195c:	007a1200 	.word	0x007a1200
 8001960:	02dc6c00 	.word	0x02dc6c00

08001964 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001968:	4b02      	ldr	r3, [pc, #8]	; (8001974 <HAL_RCC_GetHCLKFreq+0x10>)
 800196a:	681b      	ldr	r3, [r3, #0]
}
 800196c:	0018      	movs	r0, r3
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	46c0      	nop			; (mov r8, r8)
 8001974:	20000004 	.word	0x20000004

08001978 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_BITNUMBER]);
 800197c:	f7ff fff2 	bl	8001964 <HAL_RCC_GetHCLKFreq>
 8001980:	0001      	movs	r1, r0
 8001982:	4b06      	ldr	r3, [pc, #24]	; (800199c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	0a1b      	lsrs	r3, r3, #8
 8001988:	2207      	movs	r2, #7
 800198a:	4013      	ands	r3, r2
 800198c:	4a04      	ldr	r2, [pc, #16]	; (80019a0 <HAL_RCC_GetPCLK1Freq+0x28>)
 800198e:	5cd3      	ldrb	r3, [r2, r3]
 8001990:	40d9      	lsrs	r1, r3
 8001992:	000b      	movs	r3, r1
}    
 8001994:	0018      	movs	r0, r3
 8001996:	46bd      	mov	sp, r7
 8001998:	bd80      	pop	{r7, pc}
 800199a:	46c0      	nop			; (mov r8, r8)
 800199c:	40021000 	.word	0x40021000
 80019a0:	080037a0 	.word	0x080037a0

080019a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b086      	sub	sp, #24
 80019a8:	af00      	add	r7, sp, #0
 80019aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80019ac:	2300      	movs	r3, #0
 80019ae:	613b      	str	r3, [r7, #16]
  uint32_t temp_reg = 0U;
 80019b0:	2300      	movs	r3, #0
 80019b2:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2380      	movs	r3, #128	; 0x80
 80019ba:	025b      	lsls	r3, r3, #9
 80019bc:	4013      	ands	r3, r2
 80019be:	d100      	bne.n	80019c2 <HAL_RCCEx_PeriphCLKConfig+0x1e>
 80019c0:	e08e      	b.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
    
    FlagStatus       pwrclkchanged = RESET;
 80019c2:	2017      	movs	r0, #23
 80019c4:	183b      	adds	r3, r7, r0
 80019c6:	2200      	movs	r2, #0
 80019c8:	701a      	strb	r2, [r3, #0]

    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80019ca:	4b6e      	ldr	r3, [pc, #440]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019cc:	69da      	ldr	r2, [r3, #28]
 80019ce:	2380      	movs	r3, #128	; 0x80
 80019d0:	055b      	lsls	r3, r3, #21
 80019d2:	4013      	ands	r3, r2
 80019d4:	d110      	bne.n	80019f8 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
    __HAL_RCC_PWR_CLK_ENABLE();
 80019d6:	4b6b      	ldr	r3, [pc, #428]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019d8:	69da      	ldr	r2, [r3, #28]
 80019da:	4b6a      	ldr	r3, [pc, #424]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019dc:	2180      	movs	r1, #128	; 0x80
 80019de:	0549      	lsls	r1, r1, #21
 80019e0:	430a      	orrs	r2, r1
 80019e2:	61da      	str	r2, [r3, #28]
 80019e4:	4b67      	ldr	r3, [pc, #412]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 80019e6:	69da      	ldr	r2, [r3, #28]
 80019e8:	2380      	movs	r3, #128	; 0x80
 80019ea:	055b      	lsls	r3, r3, #21
 80019ec:	4013      	ands	r3, r2
 80019ee:	60bb      	str	r3, [r7, #8]
 80019f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80019f2:	183b      	adds	r3, r7, r0
 80019f4:	2201      	movs	r2, #1
 80019f6:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80019f8:	4b63      	ldr	r3, [pc, #396]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	2380      	movs	r3, #128	; 0x80
 80019fe:	005b      	lsls	r3, r3, #1
 8001a00:	4013      	ands	r3, r2
 8001a02:	d11a      	bne.n	8001a3a <HAL_RCCEx_PeriphCLKConfig+0x96>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001a04:	4b60      	ldr	r3, [pc, #384]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a06:	681a      	ldr	r2, [r3, #0]
 8001a08:	4b5f      	ldr	r3, [pc, #380]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a0a:	2180      	movs	r1, #128	; 0x80
 8001a0c:	0049      	lsls	r1, r1, #1
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a12:	f7ff f84f 	bl	8000ab4 <HAL_GetTick>
 8001a16:	0003      	movs	r3, r0
 8001a18:	613b      	str	r3, [r7, #16]
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a1a:	e008      	b.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a1c:	f7ff f84a 	bl	8000ab4 <HAL_GetTick>
 8001a20:	0002      	movs	r2, r0
 8001a22:	693b      	ldr	r3, [r7, #16]
 8001a24:	1ad3      	subs	r3, r2, r3
 8001a26:	2b64      	cmp	r3, #100	; 0x64
 8001a28:	d901      	bls.n	8001a2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
        {
          return HAL_TIMEOUT;
 8001a2a:	2303      	movs	r3, #3
 8001a2c:	e0a6      	b.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001a2e:	4b56      	ldr	r3, [pc, #344]	; (8001b88 <HAL_RCCEx_PeriphCLKConfig+0x1e4>)
 8001a30:	681a      	ldr	r2, [r3, #0]
 8001a32:	2380      	movs	r3, #128	; 0x80
 8001a34:	005b      	lsls	r3, r3, #1
 8001a36:	4013      	ands	r3, r2
 8001a38:	d0f0      	beq.n	8001a1c <HAL_RCCEx_PeriphCLKConfig+0x78>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001a3a:	4b52      	ldr	r3, [pc, #328]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a3c:	6a1a      	ldr	r2, [r3, #32]
 8001a3e:	23c0      	movs	r3, #192	; 0xc0
 8001a40:	009b      	lsls	r3, r3, #2
 8001a42:	4013      	ands	r3, r2
 8001a44:	60fb      	str	r3, [r7, #12]
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d034      	beq.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x112>
 8001a4c:	687b      	ldr	r3, [r7, #4]
 8001a4e:	685a      	ldr	r2, [r3, #4]
 8001a50:	23c0      	movs	r3, #192	; 0xc0
 8001a52:	009b      	lsls	r3, r3, #2
 8001a54:	4013      	ands	r3, r2
 8001a56:	68fa      	ldr	r2, [r7, #12]
 8001a58:	429a      	cmp	r2, r3
 8001a5a:	d02c      	beq.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x112>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001a5c:	4b49      	ldr	r3, [pc, #292]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a5e:	6a1b      	ldr	r3, [r3, #32]
 8001a60:	4a4a      	ldr	r2, [pc, #296]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001a62:	4013      	ands	r3, r2
 8001a64:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001a66:	4b47      	ldr	r3, [pc, #284]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a68:	6a1a      	ldr	r2, [r3, #32]
 8001a6a:	4b46      	ldr	r3, [pc, #280]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a6c:	2180      	movs	r1, #128	; 0x80
 8001a6e:	0249      	lsls	r1, r1, #9
 8001a70:	430a      	orrs	r2, r1
 8001a72:	621a      	str	r2, [r3, #32]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001a74:	4b43      	ldr	r3, [pc, #268]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a76:	6a1a      	ldr	r2, [r3, #32]
 8001a78:	4b42      	ldr	r3, [pc, #264]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a7a:	4945      	ldr	r1, [pc, #276]	; (8001b90 <HAL_RCCEx_PeriphCLKConfig+0x1ec>)
 8001a7c:	400a      	ands	r2, r1
 8001a7e:	621a      	str	r2, [r3, #32]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8001a80:	4b40      	ldr	r3, [pc, #256]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	621a      	str	r2, [r3, #32]
      
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8001a86:	68fb      	ldr	r3, [r7, #12]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	4013      	ands	r3, r2
 8001a8c:	d013      	beq.n	8001ab6 <HAL_RCCEx_PeriphCLKConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a8e:	f7ff f811 	bl	8000ab4 <HAL_GetTick>
 8001a92:	0003      	movs	r3, r0
 8001a94:	613b      	str	r3, [r7, #16]
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001a96:	e009      	b.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x108>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001a98:	f7ff f80c 	bl	8000ab4 <HAL_GetTick>
 8001a9c:	0002      	movs	r2, r0
 8001a9e:	693b      	ldr	r3, [r7, #16]
 8001aa0:	1ad3      	subs	r3, r2, r3
 8001aa2:	4a3c      	ldr	r2, [pc, #240]	; (8001b94 <HAL_RCCEx_PeriphCLKConfig+0x1f0>)
 8001aa4:	4293      	cmp	r3, r2
 8001aa6:	d901      	bls.n	8001aac <HAL_RCCEx_PeriphCLKConfig+0x108>
          {
            return HAL_TIMEOUT;
 8001aa8:	2303      	movs	r3, #3
 8001aaa:	e067      	b.n	8001b7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001aac:	4b35      	ldr	r3, [pc, #212]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aae:	6a1b      	ldr	r3, [r3, #32]
 8001ab0:	2202      	movs	r2, #2
 8001ab2:	4013      	ands	r3, r2
 8001ab4:	d0f0      	beq.n	8001a98 <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001ab6:	4b33      	ldr	r3, [pc, #204]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ab8:	6a1b      	ldr	r3, [r3, #32]
 8001aba:	4a34      	ldr	r2, [pc, #208]	; (8001b8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>)
 8001abc:	4013      	ands	r3, r2
 8001abe:	0019      	movs	r1, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	685a      	ldr	r2, [r3, #4]
 8001ac4:	4b2f      	ldr	r3, [pc, #188]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ac6:	430a      	orrs	r2, r1
 8001ac8:	621a      	str	r2, [r3, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001aca:	2317      	movs	r3, #23
 8001acc:	18fb      	adds	r3, r7, r3
 8001ace:	781b      	ldrb	r3, [r3, #0]
 8001ad0:	2b01      	cmp	r3, #1
 8001ad2:	d105      	bne.n	8001ae0 <HAL_RCCEx_PeriphCLKConfig+0x13c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ad4:	4b2b      	ldr	r3, [pc, #172]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ad6:	69da      	ldr	r2, [r3, #28]
 8001ad8:	4b2a      	ldr	r3, [pc, #168]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001ada:	492f      	ldr	r1, [pc, #188]	; (8001b98 <HAL_RCCEx_PeriphCLKConfig+0x1f4>)
 8001adc:	400a      	ands	r2, r1
 8001ade:	61da      	str	r2, [r3, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	681b      	ldr	r3, [r3, #0]
 8001ae4:	2201      	movs	r2, #1
 8001ae6:	4013      	ands	r3, r2
 8001ae8:	d009      	beq.n	8001afe <HAL_RCCEx_PeriphCLKConfig+0x15a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8001aea:	4b26      	ldr	r3, [pc, #152]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001aec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001aee:	2203      	movs	r2, #3
 8001af0:	4393      	bics	r3, r2
 8001af2:	0019      	movs	r1, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	689a      	ldr	r2, [r3, #8]
 8001af8:	4b22      	ldr	r3, [pc, #136]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001afa:	430a      	orrs	r2, r1
 8001afc:	631a      	str	r2, [r3, #48]	; 0x30
  }
  
#if defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2202      	movs	r2, #2
 8001b04:	4013      	ands	r3, r2
 8001b06:	d009      	beq.n	8001b1c <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8001b08:	4b1e      	ldr	r3, [pc, #120]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b0c:	4a23      	ldr	r2, [pc, #140]	; (8001b9c <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8001b0e:	4013      	ands	r3, r2
 8001b10:	0019      	movs	r1, r3
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	68da      	ldr	r2, [r3, #12]
 8001b16:	4b1b      	ldr	r3, [pc, #108]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b18:	430a      	orrs	r2, r1
 8001b1a:	631a      	str	r2, [r3, #48]	; 0x30
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
  }
#endif /* STM32F091xC || STM32F098xx */  

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	681b      	ldr	r3, [r3, #0]
 8001b20:	2220      	movs	r2, #32
 8001b22:	4013      	ands	r3, r2
 8001b24:	d009      	beq.n	8001b3a <HAL_RCCEx_PeriphCLKConfig+0x196>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8001b26:	4b17      	ldr	r3, [pc, #92]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2a:	2210      	movs	r2, #16
 8001b2c:	4393      	bics	r3, r2
 8001b2e:	0019      	movs	r1, r3
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	691a      	ldr	r2, [r3, #16]
 8001b34:	4b13      	ldr	r3, [pc, #76]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b36:	430a      	orrs	r2, r1
 8001b38:	631a      	str	r2, [r3, #48]	; 0x30
  }

#if defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F070x6)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8001b3a:	687b      	ldr	r3, [r7, #4]
 8001b3c:	681a      	ldr	r2, [r3, #0]
 8001b3e:	2380      	movs	r3, #128	; 0x80
 8001b40:	029b      	lsls	r3, r3, #10
 8001b42:	4013      	ands	r3, r2
 8001b44:	d009      	beq.n	8001b5a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8001b46:	4b0f      	ldr	r3, [pc, #60]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	2280      	movs	r2, #128	; 0x80
 8001b4c:	4393      	bics	r3, r2
 8001b4e:	0019      	movs	r1, r3
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	699a      	ldr	r2, [r3, #24]
 8001b54:	4b0b      	ldr	r3, [pc, #44]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b56:	430a      	orrs	r2, r1
 8001b58:	631a      	str	r2, [r3, #48]	; 0x30
#if defined(STM32F042x6) || defined(STM32F048xx)\
 || defined(STM32F051x8) || defined(STM32F058xx)\
 || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx)\
 || defined(STM32F091xC) || defined(STM32F098xx)
  /*------------------------------ CEC clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8001b5a:	687b      	ldr	r3, [r7, #4]
 8001b5c:	681a      	ldr	r2, [r3, #0]
 8001b5e:	2380      	movs	r3, #128	; 0x80
 8001b60:	00db      	lsls	r3, r3, #3
 8001b62:	4013      	ands	r3, r2
 8001b64:	d009      	beq.n	8001b7a <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8001b66:	4b07      	ldr	r3, [pc, #28]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b68:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b6a:	2240      	movs	r2, #64	; 0x40
 8001b6c:	4393      	bics	r3, r2
 8001b6e:	0019      	movs	r1, r3
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	695a      	ldr	r2, [r3, #20]
 8001b74:	4b03      	ldr	r3, [pc, #12]	; (8001b84 <HAL_RCCEx_PeriphCLKConfig+0x1e0>)
 8001b76:	430a      	orrs	r2, r1
 8001b78:	631a      	str	r2, [r3, #48]	; 0x30
#endif /* STM32F042x6 || STM32F048xx ||                */
       /* STM32F051x8 || STM32F058xx ||                */
       /* STM32F071xB || STM32F072xB || STM32F078xx || */
       /* STM32F091xC || STM32F098xx */
  
  return HAL_OK;
 8001b7a:	2300      	movs	r3, #0
}
 8001b7c:	0018      	movs	r0, r3
 8001b7e:	46bd      	mov	sp, r7
 8001b80:	b006      	add	sp, #24
 8001b82:	bd80      	pop	{r7, pc}
 8001b84:	40021000 	.word	0x40021000
 8001b88:	40007000 	.word	0x40007000
 8001b8c:	fffffcff 	.word	0xfffffcff
 8001b90:	fffeffff 	.word	0xfffeffff
 8001b94:	00001388 	.word	0x00001388
 8001b98:	efffffff 	.word	0xefffffff
 8001b9c:	fffcffff 	.word	0xfffcffff

08001ba0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b084      	sub	sp, #16
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e0a8      	b.n	8001d04 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb6:	2b00      	cmp	r3, #0
 8001bb8:	d109      	bne.n	8001bce <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	685a      	ldr	r2, [r3, #4]
 8001bbe:	2382      	movs	r3, #130	; 0x82
 8001bc0:	005b      	lsls	r3, r3, #1
 8001bc2:	429a      	cmp	r2, r3
 8001bc4:	d009      	beq.n	8001bda <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	2200      	movs	r2, #0
 8001bca:	61da      	str	r2, [r3, #28]
 8001bcc:	e005      	b.n	8001bda <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	2200      	movs	r2, #0
 8001bde:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	225d      	movs	r2, #93	; 0x5d
 8001be4:	5c9b      	ldrb	r3, [r3, r2]
 8001be6:	b2db      	uxtb	r3, r3
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d107      	bne.n	8001bfc <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	225c      	movs	r2, #92	; 0x5c
 8001bf0:	2100      	movs	r1, #0
 8001bf2:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	0018      	movs	r0, r3
 8001bf8:	f7fe fc94 	bl	8000524 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001bfc:	687b      	ldr	r3, [r7, #4]
 8001bfe:	225d      	movs	r2, #93	; 0x5d
 8001c00:	2102      	movs	r1, #2
 8001c02:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	681b      	ldr	r3, [r3, #0]
 8001c08:	681a      	ldr	r2, [r3, #0]
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	2140      	movs	r1, #64	; 0x40
 8001c10:	438a      	bics	r2, r1
 8001c12:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	23e0      	movs	r3, #224	; 0xe0
 8001c1a:	00db      	lsls	r3, r3, #3
 8001c1c:	429a      	cmp	r2, r3
 8001c1e:	d902      	bls.n	8001c26 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8001c20:	2300      	movs	r3, #0
 8001c22:	60fb      	str	r3, [r7, #12]
 8001c24:	e002      	b.n	8001c2c <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8001c26:	2380      	movs	r3, #128	; 0x80
 8001c28:	015b      	lsls	r3, r3, #5
 8001c2a:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	68da      	ldr	r2, [r3, #12]
 8001c30:	23f0      	movs	r3, #240	; 0xf0
 8001c32:	011b      	lsls	r3, r3, #4
 8001c34:	429a      	cmp	r2, r3
 8001c36:	d008      	beq.n	8001c4a <HAL_SPI_Init+0xaa>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	68da      	ldr	r2, [r3, #12]
 8001c3c:	23e0      	movs	r3, #224	; 0xe0
 8001c3e:	00db      	lsls	r3, r3, #3
 8001c40:	429a      	cmp	r2, r3
 8001c42:	d002      	beq.n	8001c4a <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001c44:	687b      	ldr	r3, [r7, #4]
 8001c46:	2200      	movs	r2, #0
 8001c48:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	685a      	ldr	r2, [r3, #4]
 8001c4e:	2382      	movs	r3, #130	; 0x82
 8001c50:	005b      	lsls	r3, r3, #1
 8001c52:	401a      	ands	r2, r3
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	6899      	ldr	r1, [r3, #8]
 8001c58:	2384      	movs	r3, #132	; 0x84
 8001c5a:	021b      	lsls	r3, r3, #8
 8001c5c:	400b      	ands	r3, r1
 8001c5e:	431a      	orrs	r2, r3
 8001c60:	687b      	ldr	r3, [r7, #4]
 8001c62:	691b      	ldr	r3, [r3, #16]
 8001c64:	2102      	movs	r1, #2
 8001c66:	400b      	ands	r3, r1
 8001c68:	431a      	orrs	r2, r3
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	695b      	ldr	r3, [r3, #20]
 8001c6e:	2101      	movs	r1, #1
 8001c70:	400b      	ands	r3, r1
 8001c72:	431a      	orrs	r2, r3
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	6999      	ldr	r1, [r3, #24]
 8001c78:	2380      	movs	r3, #128	; 0x80
 8001c7a:	009b      	lsls	r3, r3, #2
 8001c7c:	400b      	ands	r3, r1
 8001c7e:	431a      	orrs	r2, r3
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	69db      	ldr	r3, [r3, #28]
 8001c84:	2138      	movs	r1, #56	; 0x38
 8001c86:	400b      	ands	r3, r1
 8001c88:	431a      	orrs	r2, r3
 8001c8a:	687b      	ldr	r3, [r7, #4]
 8001c8c:	6a1b      	ldr	r3, [r3, #32]
 8001c8e:	2180      	movs	r1, #128	; 0x80
 8001c90:	400b      	ands	r3, r1
 8001c92:	431a      	orrs	r2, r3
 8001c94:	0011      	movs	r1, r2
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001c9a:	2380      	movs	r3, #128	; 0x80
 8001c9c:	019b      	lsls	r3, r3, #6
 8001c9e:	401a      	ands	r2, r3
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	681b      	ldr	r3, [r3, #0]
 8001ca4:	430a      	orrs	r2, r1
 8001ca6:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	699b      	ldr	r3, [r3, #24]
 8001cac:	0c1b      	lsrs	r3, r3, #16
 8001cae:	2204      	movs	r2, #4
 8001cb0:	401a      	ands	r2, r3
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cb6:	2110      	movs	r1, #16
 8001cb8:	400b      	ands	r3, r1
 8001cba:	431a      	orrs	r2, r3
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001cc0:	2108      	movs	r1, #8
 8001cc2:	400b      	ands	r3, r1
 8001cc4:	431a      	orrs	r2, r3
 8001cc6:	687b      	ldr	r3, [r7, #4]
 8001cc8:	68d9      	ldr	r1, [r3, #12]
 8001cca:	23f0      	movs	r3, #240	; 0xf0
 8001ccc:	011b      	lsls	r3, r3, #4
 8001cce:	400b      	ands	r3, r1
 8001cd0:	431a      	orrs	r2, r3
 8001cd2:	0011      	movs	r1, r2
 8001cd4:	68fa      	ldr	r2, [r7, #12]
 8001cd6:	2380      	movs	r3, #128	; 0x80
 8001cd8:	015b      	lsls	r3, r3, #5
 8001cda:	401a      	ands	r2, r3
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	430a      	orrs	r2, r1
 8001ce2:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	69da      	ldr	r2, [r3, #28]
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	4907      	ldr	r1, [pc, #28]	; (8001d0c <HAL_SPI_Init+0x16c>)
 8001cf0:	400a      	ands	r2, r1
 8001cf2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	2200      	movs	r2, #0
 8001cf8:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	225d      	movs	r2, #93	; 0x5d
 8001cfe:	2101      	movs	r1, #1
 8001d00:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8001d02:	2300      	movs	r3, #0
}
 8001d04:	0018      	movs	r0, r3
 8001d06:	46bd      	mov	sp, r7
 8001d08:	b004      	add	sp, #16
 8001d0a:	bd80      	pop	{r7, pc}
 8001d0c:	fffff7ff 	.word	0xfffff7ff

08001d10 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b08a      	sub	sp, #40	; 0x28
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	60f8      	str	r0, [r7, #12]
 8001d18:	60b9      	str	r1, [r7, #8]
 8001d1a:	607a      	str	r2, [r7, #4]
 8001d1c:	001a      	movs	r2, r3
 8001d1e:	1cbb      	adds	r3, r7, #2
 8001d20:	801a      	strh	r2, [r3, #0]
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001d22:	2301      	movs	r3, #1
 8001d24:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001d26:	2323      	movs	r3, #35	; 0x23
 8001d28:	18fb      	adds	r3, r7, r3
 8001d2a:	2200      	movs	r2, #0
 8001d2c:	701a      	strb	r2, [r3, #0]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001d2e:	68fb      	ldr	r3, [r7, #12]
 8001d30:	225c      	movs	r2, #92	; 0x5c
 8001d32:	5c9b      	ldrb	r3, [r3, r2]
 8001d34:	2b01      	cmp	r3, #1
 8001d36:	d101      	bne.n	8001d3c <HAL_SPI_TransmitReceive+0x2c>
 8001d38:	2302      	movs	r3, #2
 8001d3a:	e1b5      	b.n	80020a8 <HAL_SPI_TransmitReceive+0x398>
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	225c      	movs	r2, #92	; 0x5c
 8001d40:	2101      	movs	r1, #1
 8001d42:	5499      	strb	r1, [r3, r2]

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001d44:	f7fe feb6 	bl	8000ab4 <HAL_GetTick>
 8001d48:	0003      	movs	r3, r0
 8001d4a:	61fb      	str	r3, [r7, #28]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001d4c:	201b      	movs	r0, #27
 8001d4e:	183b      	adds	r3, r7, r0
 8001d50:	68fa      	ldr	r2, [r7, #12]
 8001d52:	215d      	movs	r1, #93	; 0x5d
 8001d54:	5c52      	ldrb	r2, [r2, r1]
 8001d56:	701a      	strb	r2, [r3, #0]
  tmp_mode            = hspi->Init.Mode;
 8001d58:	68fb      	ldr	r3, [r7, #12]
 8001d5a:	685b      	ldr	r3, [r3, #4]
 8001d5c:	617b      	str	r3, [r7, #20]
  initial_TxXferCount = Size;
 8001d5e:	2312      	movs	r3, #18
 8001d60:	18fb      	adds	r3, r7, r3
 8001d62:	1cba      	adds	r2, r7, #2
 8001d64:	8812      	ldrh	r2, [r2, #0]
 8001d66:	801a      	strh	r2, [r3, #0]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001d68:	183b      	adds	r3, r7, r0
 8001d6a:	781b      	ldrb	r3, [r3, #0]
 8001d6c:	2b01      	cmp	r3, #1
 8001d6e:	d011      	beq.n	8001d94 <HAL_SPI_TransmitReceive+0x84>
 8001d70:	697a      	ldr	r2, [r7, #20]
 8001d72:	2382      	movs	r3, #130	; 0x82
 8001d74:	005b      	lsls	r3, r3, #1
 8001d76:	429a      	cmp	r2, r3
 8001d78:	d107      	bne.n	8001d8a <HAL_SPI_TransmitReceive+0x7a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001d7a:	68fb      	ldr	r3, [r7, #12]
 8001d7c:	689b      	ldr	r3, [r3, #8]
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d103      	bne.n	8001d8a <HAL_SPI_TransmitReceive+0x7a>
 8001d82:	183b      	adds	r3, r7, r0
 8001d84:	781b      	ldrb	r3, [r3, #0]
 8001d86:	2b04      	cmp	r3, #4
 8001d88:	d004      	beq.n	8001d94 <HAL_SPI_TransmitReceive+0x84>
  {
    errorcode = HAL_BUSY;
 8001d8a:	2323      	movs	r3, #35	; 0x23
 8001d8c:	18fb      	adds	r3, r7, r3
 8001d8e:	2202      	movs	r2, #2
 8001d90:	701a      	strb	r2, [r3, #0]
    goto error;
 8001d92:	e17e      	b.n	8002092 <HAL_SPI_TransmitReceive+0x382>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001d94:	68bb      	ldr	r3, [r7, #8]
 8001d96:	2b00      	cmp	r3, #0
 8001d98:	d006      	beq.n	8001da8 <HAL_SPI_TransmitReceive+0x98>
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d003      	beq.n	8001da8 <HAL_SPI_TransmitReceive+0x98>
 8001da0:	1cbb      	adds	r3, r7, #2
 8001da2:	881b      	ldrh	r3, [r3, #0]
 8001da4:	2b00      	cmp	r3, #0
 8001da6:	d104      	bne.n	8001db2 <HAL_SPI_TransmitReceive+0xa2>
  {
    errorcode = HAL_ERROR;
 8001da8:	2323      	movs	r3, #35	; 0x23
 8001daa:	18fb      	adds	r3, r7, r3
 8001dac:	2201      	movs	r2, #1
 8001dae:	701a      	strb	r2, [r3, #0]
    goto error;
 8001db0:	e16f      	b.n	8002092 <HAL_SPI_TransmitReceive+0x382>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001db2:	68fb      	ldr	r3, [r7, #12]
 8001db4:	225d      	movs	r2, #93	; 0x5d
 8001db6:	5c9b      	ldrb	r3, [r3, r2]
 8001db8:	b2db      	uxtb	r3, r3
 8001dba:	2b04      	cmp	r3, #4
 8001dbc:	d003      	beq.n	8001dc6 <HAL_SPI_TransmitReceive+0xb6>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001dbe:	68fb      	ldr	r3, [r7, #12]
 8001dc0:	225d      	movs	r2, #93	; 0x5d
 8001dc2:	2105      	movs	r1, #5
 8001dc4:	5499      	strb	r1, [r3, r2]
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
 8001dc8:	2200      	movs	r2, #0
 8001dca:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001dcc:	68fb      	ldr	r3, [r7, #12]
 8001dce:	687a      	ldr	r2, [r7, #4]
 8001dd0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->RxXferCount = Size;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	1cba      	adds	r2, r7, #2
 8001dd6:	2146      	movs	r1, #70	; 0x46
 8001dd8:	8812      	ldrh	r2, [r2, #0]
 8001dda:	525a      	strh	r2, [r3, r1]
  hspi->RxXferSize  = Size;
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	1cba      	adds	r2, r7, #2
 8001de0:	2144      	movs	r1, #68	; 0x44
 8001de2:	8812      	ldrh	r2, [r2, #0]
 8001de4:	525a      	strh	r2, [r3, r1]
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	68ba      	ldr	r2, [r7, #8]
 8001dea:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->TxXferCount = Size;
 8001dec:	68fb      	ldr	r3, [r7, #12]
 8001dee:	1cba      	adds	r2, r7, #2
 8001df0:	8812      	ldrh	r2, [r2, #0]
 8001df2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferSize  = Size;
 8001df4:	68fb      	ldr	r3, [r7, #12]
 8001df6:	1cba      	adds	r2, r7, #2
 8001df8:	8812      	ldrh	r2, [r2, #0]
 8001dfa:	879a      	strh	r2, [r3, #60]	; 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001dfc:	68fb      	ldr	r3, [r7, #12]
 8001dfe:	2200      	movs	r2, #0
 8001e00:	64da      	str	r2, [r3, #76]	; 0x4c
  hspi->TxISR       = NULL;
 8001e02:	68fb      	ldr	r3, [r7, #12]
 8001e04:	2200      	movs	r2, #0
 8001e06:	651a      	str	r2, [r3, #80]	; 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e08:	68fb      	ldr	r3, [r7, #12]
 8001e0a:	68da      	ldr	r2, [r3, #12]
 8001e0c:	23e0      	movs	r3, #224	; 0xe0
 8001e0e:	00db      	lsls	r3, r3, #3
 8001e10:	429a      	cmp	r2, r3
 8001e12:	d908      	bls.n	8001e26 <HAL_SPI_TransmitReceive+0x116>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e14:	68fb      	ldr	r3, [r7, #12]
 8001e16:	681b      	ldr	r3, [r3, #0]
 8001e18:	685a      	ldr	r2, [r3, #4]
 8001e1a:	68fb      	ldr	r3, [r7, #12]
 8001e1c:	681b      	ldr	r3, [r3, #0]
 8001e1e:	49a4      	ldr	r1, [pc, #656]	; (80020b0 <HAL_SPI_TransmitReceive+0x3a0>)
 8001e20:	400a      	ands	r2, r1
 8001e22:	605a      	str	r2, [r3, #4]
 8001e24:	e008      	b.n	8001e38 <HAL_SPI_TransmitReceive+0x128>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8001e26:	68fb      	ldr	r3, [r7, #12]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	685a      	ldr	r2, [r3, #4]
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	2180      	movs	r1, #128	; 0x80
 8001e32:	0149      	lsls	r1, r1, #5
 8001e34:	430a      	orrs	r2, r1
 8001e36:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	681b      	ldr	r3, [r3, #0]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	2240      	movs	r2, #64	; 0x40
 8001e40:	4013      	ands	r3, r2
 8001e42:	2b40      	cmp	r3, #64	; 0x40
 8001e44:	d007      	beq.n	8001e56 <HAL_SPI_TransmitReceive+0x146>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	681a      	ldr	r2, [r3, #0]
 8001e4c:	68fb      	ldr	r3, [r7, #12]
 8001e4e:	681b      	ldr	r3, [r3, #0]
 8001e50:	2140      	movs	r1, #64	; 0x40
 8001e52:	430a      	orrs	r2, r1
 8001e54:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	68da      	ldr	r2, [r3, #12]
 8001e5a:	23e0      	movs	r3, #224	; 0xe0
 8001e5c:	00db      	lsls	r3, r3, #3
 8001e5e:	429a      	cmp	r2, r3
 8001e60:	d800      	bhi.n	8001e64 <HAL_SPI_TransmitReceive+0x154>
 8001e62:	e07f      	b.n	8001f64 <HAL_SPI_TransmitReceive+0x254>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e64:	68fb      	ldr	r3, [r7, #12]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d005      	beq.n	8001e78 <HAL_SPI_TransmitReceive+0x168>
 8001e6c:	2312      	movs	r3, #18
 8001e6e:	18fb      	adds	r3, r7, r3
 8001e70:	881b      	ldrh	r3, [r3, #0]
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d000      	beq.n	8001e78 <HAL_SPI_TransmitReceive+0x168>
 8001e76:	e069      	b.n	8001f4c <HAL_SPI_TransmitReceive+0x23c>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001e78:	68fb      	ldr	r3, [r7, #12]
 8001e7a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e7c:	881a      	ldrh	r2, [r3, #0]
 8001e7e:	68fb      	ldr	r3, [r7, #12]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001e88:	1c9a      	adds	r2, r3, #2
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e9c:	e056      	b.n	8001f4c <HAL_SPI_TransmitReceive+0x23c>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e9e:	68fb      	ldr	r3, [r7, #12]
 8001ea0:	681b      	ldr	r3, [r3, #0]
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	2202      	movs	r2, #2
 8001ea6:	4013      	ands	r3, r2
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d11b      	bne.n	8001ee4 <HAL_SPI_TransmitReceive+0x1d4>
 8001eac:	68fb      	ldr	r3, [r7, #12]
 8001eae:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001eb0:	b29b      	uxth	r3, r3
 8001eb2:	2b00      	cmp	r3, #0
 8001eb4:	d016      	beq.n	8001ee4 <HAL_SPI_TransmitReceive+0x1d4>
 8001eb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d113      	bne.n	8001ee4 <HAL_SPI_TransmitReceive+0x1d4>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001ebc:	68fb      	ldr	r3, [r7, #12]
 8001ebe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec0:	881a      	ldrh	r2, [r3, #0]
 8001ec2:	68fb      	ldr	r3, [r7, #12]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001ec8:	68fb      	ldr	r3, [r7, #12]
 8001eca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ecc:	1c9a      	adds	r2, r3, #2
 8001ece:	68fb      	ldr	r3, [r7, #12]
 8001ed0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001ed2:	68fb      	ldr	r3, [r7, #12]
 8001ed4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ed6:	b29b      	uxth	r3, r3
 8001ed8:	3b01      	subs	r3, #1
 8001eda:	b29a      	uxth	r2, r3
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ee4:	68fb      	ldr	r3, [r7, #12]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	689b      	ldr	r3, [r3, #8]
 8001eea:	2201      	movs	r2, #1
 8001eec:	4013      	ands	r3, r2
 8001eee:	2b01      	cmp	r3, #1
 8001ef0:	d11c      	bne.n	8001f2c <HAL_SPI_TransmitReceive+0x21c>
 8001ef2:	68fb      	ldr	r3, [r7, #12]
 8001ef4:	2246      	movs	r2, #70	; 0x46
 8001ef6:	5a9b      	ldrh	r3, [r3, r2]
 8001ef8:	b29b      	uxth	r3, r3
 8001efa:	2b00      	cmp	r3, #0
 8001efc:	d016      	beq.n	8001f2c <HAL_SPI_TransmitReceive+0x21c>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001efe:	68fb      	ldr	r3, [r7, #12]
 8001f00:	681b      	ldr	r3, [r3, #0]
 8001f02:	68da      	ldr	r2, [r3, #12]
 8001f04:	68fb      	ldr	r3, [r7, #12]
 8001f06:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f08:	b292      	uxth	r2, r2
 8001f0a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001f0c:	68fb      	ldr	r3, [r7, #12]
 8001f0e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f10:	1c9a      	adds	r2, r3, #2
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 8001f16:	68fb      	ldr	r3, [r7, #12]
 8001f18:	2246      	movs	r2, #70	; 0x46
 8001f1a:	5a9b      	ldrh	r3, [r3, r2]
 8001f1c:	b29b      	uxth	r3, r3
 8001f1e:	3b01      	subs	r3, #1
 8001f20:	b299      	uxth	r1, r3
 8001f22:	68fb      	ldr	r3, [r7, #12]
 8001f24:	2246      	movs	r2, #70	; 0x46
 8001f26:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001f28:	2301      	movs	r3, #1
 8001f2a:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001f2c:	f7fe fdc2 	bl	8000ab4 <HAL_GetTick>
 8001f30:	0002      	movs	r2, r0
 8001f32:	69fb      	ldr	r3, [r7, #28]
 8001f34:	1ad3      	subs	r3, r2, r3
 8001f36:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d807      	bhi.n	8001f4c <HAL_SPI_TransmitReceive+0x23c>
 8001f3c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001f3e:	3301      	adds	r3, #1
 8001f40:	d004      	beq.n	8001f4c <HAL_SPI_TransmitReceive+0x23c>
      {
        errorcode = HAL_TIMEOUT;
 8001f42:	2323      	movs	r3, #35	; 0x23
 8001f44:	18fb      	adds	r3, r7, r3
 8001f46:	2203      	movs	r2, #3
 8001f48:	701a      	strb	r2, [r3, #0]
        goto error;
 8001f4a:	e0a2      	b.n	8002092 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f4c:	68fb      	ldr	r3, [r7, #12]
 8001f4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f50:	b29b      	uxth	r3, r3
 8001f52:	2b00      	cmp	r3, #0
 8001f54:	d1a3      	bne.n	8001e9e <HAL_SPI_TransmitReceive+0x18e>
 8001f56:	68fb      	ldr	r3, [r7, #12]
 8001f58:	2246      	movs	r2, #70	; 0x46
 8001f5a:	5a9b      	ldrh	r3, [r3, r2]
 8001f5c:	b29b      	uxth	r3, r3
 8001f5e:	2b00      	cmp	r3, #0
 8001f60:	d19d      	bne.n	8001e9e <HAL_SPI_TransmitReceive+0x18e>
 8001f62:	e085      	b.n	8002070 <HAL_SPI_TransmitReceive+0x360>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	685b      	ldr	r3, [r3, #4]
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d005      	beq.n	8001f78 <HAL_SPI_TransmitReceive+0x268>
 8001f6c:	2312      	movs	r3, #18
 8001f6e:	18fb      	adds	r3, r7, r3
 8001f70:	881b      	ldrh	r3, [r3, #0]
 8001f72:	2b01      	cmp	r3, #1
 8001f74:	d000      	beq.n	8001f78 <HAL_SPI_TransmitReceive+0x268>
 8001f76:	e070      	b.n	800205a <HAL_SPI_TransmitReceive+0x34a>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001f7c:	68fb      	ldr	r3, [r7, #12]
 8001f7e:	681b      	ldr	r3, [r3, #0]
 8001f80:	330c      	adds	r3, #12
 8001f82:	7812      	ldrb	r2, [r2, #0]
 8001f84:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001f86:	68fb      	ldr	r3, [r7, #12]
 8001f88:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001f8a:	1c5a      	adds	r2, r3, #1
 8001f8c:	68fb      	ldr	r3, [r7, #12]
 8001f8e:	639a      	str	r2, [r3, #56]	; 0x38
      hspi->TxXferCount--;
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f94:	b29b      	uxth	r3, r3
 8001f96:	3b01      	subs	r3, #1
 8001f98:	b29a      	uxth	r2, r3
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	87da      	strh	r2, [r3, #62]	; 0x3e
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f9e:	e05c      	b.n	800205a <HAL_SPI_TransmitReceive+0x34a>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001fa0:	68fb      	ldr	r3, [r7, #12]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	2202      	movs	r2, #2
 8001fa8:	4013      	ands	r3, r2
 8001faa:	2b02      	cmp	r3, #2
 8001fac:	d11c      	bne.n	8001fe8 <HAL_SPI_TransmitReceive+0x2d8>
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d017      	beq.n	8001fe8 <HAL_SPI_TransmitReceive+0x2d8>
 8001fb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001fba:	2b01      	cmp	r3, #1
 8001fbc:	d114      	bne.n	8001fe8 <HAL_SPI_TransmitReceive+0x2d8>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001fbe:	68fb      	ldr	r3, [r7, #12]
 8001fc0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	330c      	adds	r3, #12
 8001fc8:	7812      	ldrb	r2, [r2, #0]
 8001fca:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001fd0:	1c5a      	adds	r2, r3, #1
 8001fd2:	68fb      	ldr	r3, [r7, #12]
 8001fd4:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->TxXferCount--;
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001fda:	b29b      	uxth	r3, r3
 8001fdc:	3b01      	subs	r3, #1
 8001fde:	b29a      	uxth	r2, r3
 8001fe0:	68fb      	ldr	r3, [r7, #12]
 8001fe2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	627b      	str	r3, [r7, #36]	; 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	681b      	ldr	r3, [r3, #0]
 8001fec:	689b      	ldr	r3, [r3, #8]
 8001fee:	2201      	movs	r2, #1
 8001ff0:	4013      	ands	r3, r2
 8001ff2:	2b01      	cmp	r3, #1
 8001ff4:	d11e      	bne.n	8002034 <HAL_SPI_TransmitReceive+0x324>
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	2246      	movs	r2, #70	; 0x46
 8001ffa:	5a9b      	ldrh	r3, [r3, r2]
 8001ffc:	b29b      	uxth	r3, r3
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	d018      	beq.n	8002034 <HAL_SPI_TransmitReceive+0x324>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8002002:	68fb      	ldr	r3, [r7, #12]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	330c      	adds	r3, #12
 8002008:	001a      	movs	r2, r3
 800200a:	68fb      	ldr	r3, [r7, #12]
 800200c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200e:	7812      	ldrb	r2, [r2, #0]
 8002010:	b2d2      	uxtb	r2, r2
 8002012:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002014:	68fb      	ldr	r3, [r7, #12]
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	1c5a      	adds	r2, r3, #1
 800201a:	68fb      	ldr	r3, [r7, #12]
 800201c:	641a      	str	r2, [r3, #64]	; 0x40
        hspi->RxXferCount--;
 800201e:	68fb      	ldr	r3, [r7, #12]
 8002020:	2246      	movs	r2, #70	; 0x46
 8002022:	5a9b      	ldrh	r3, [r3, r2]
 8002024:	b29b      	uxth	r3, r3
 8002026:	3b01      	subs	r3, #1
 8002028:	b299      	uxth	r1, r3
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2246      	movs	r2, #70	; 0x46
 800202e:	5299      	strh	r1, [r3, r2]
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002030:	2301      	movs	r3, #1
 8002032:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002034:	f7fe fd3e 	bl	8000ab4 <HAL_GetTick>
 8002038:	0002      	movs	r2, r0
 800203a:	69fb      	ldr	r3, [r7, #28]
 800203c:	1ad3      	subs	r3, r2, r3
 800203e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002040:	429a      	cmp	r2, r3
 8002042:	d802      	bhi.n	800204a <HAL_SPI_TransmitReceive+0x33a>
 8002044:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002046:	3301      	adds	r3, #1
 8002048:	d102      	bne.n	8002050 <HAL_SPI_TransmitReceive+0x340>
 800204a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800204c:	2b00      	cmp	r3, #0
 800204e:	d104      	bne.n	800205a <HAL_SPI_TransmitReceive+0x34a>
      {
        errorcode = HAL_TIMEOUT;
 8002050:	2323      	movs	r3, #35	; 0x23
 8002052:	18fb      	adds	r3, r7, r3
 8002054:	2203      	movs	r2, #3
 8002056:	701a      	strb	r2, [r3, #0]
        goto error;
 8002058:	e01b      	b.n	8002092 <HAL_SPI_TransmitReceive+0x382>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800205a:	68fb      	ldr	r3, [r7, #12]
 800205c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800205e:	b29b      	uxth	r3, r3
 8002060:	2b00      	cmp	r3, #0
 8002062:	d19d      	bne.n	8001fa0 <HAL_SPI_TransmitReceive+0x290>
 8002064:	68fb      	ldr	r3, [r7, #12]
 8002066:	2246      	movs	r2, #70	; 0x46
 8002068:	5a9b      	ldrh	r3, [r3, r2]
 800206a:	b29b      	uxth	r3, r3
 800206c:	2b00      	cmp	r3, #0
 800206e:	d197      	bne.n	8001fa0 <HAL_SPI_TransmitReceive+0x290>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002070:	69fa      	ldr	r2, [r7, #28]
 8002072:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002074:	68fb      	ldr	r3, [r7, #12]
 8002076:	0018      	movs	r0, r3
 8002078:	f000 f94c 	bl	8002314 <SPI_EndRxTxTransaction>
 800207c:	1e03      	subs	r3, r0, #0
 800207e:	d007      	beq.n	8002090 <HAL_SPI_TransmitReceive+0x380>
  {
    errorcode = HAL_ERROR;
 8002080:	2323      	movs	r3, #35	; 0x23
 8002082:	18fb      	adds	r3, r7, r3
 8002084:	2201      	movs	r2, #1
 8002086:	701a      	strb	r2, [r3, #0]
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2220      	movs	r2, #32
 800208c:	661a      	str	r2, [r3, #96]	; 0x60
 800208e:	e000      	b.n	8002092 <HAL_SPI_TransmitReceive+0x382>
  }

error :
 8002090:	46c0      	nop			; (mov r8, r8)
  hspi->State = HAL_SPI_STATE_READY;
 8002092:	68fb      	ldr	r3, [r7, #12]
 8002094:	225d      	movs	r2, #93	; 0x5d
 8002096:	2101      	movs	r1, #1
 8002098:	5499      	strb	r1, [r3, r2]
  __HAL_UNLOCK(hspi);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	225c      	movs	r2, #92	; 0x5c
 800209e:	2100      	movs	r1, #0
 80020a0:	5499      	strb	r1, [r3, r2]
  return errorcode;
 80020a2:	2323      	movs	r3, #35	; 0x23
 80020a4:	18fb      	adds	r3, r7, r3
 80020a6:	781b      	ldrb	r3, [r3, #0]
}
 80020a8:	0018      	movs	r0, r3
 80020aa:	46bd      	mov	sp, r7
 80020ac:	b00a      	add	sp, #40	; 0x28
 80020ae:	bd80      	pop	{r7, pc}
 80020b0:	ffffefff 	.word	0xffffefff

080020b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b088      	sub	sp, #32
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	60f8      	str	r0, [r7, #12]
 80020bc:	60b9      	str	r1, [r7, #8]
 80020be:	603b      	str	r3, [r7, #0]
 80020c0:	1dfb      	adds	r3, r7, #7
 80020c2:	701a      	strb	r2, [r3, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80020c4:	f7fe fcf6 	bl	8000ab4 <HAL_GetTick>
 80020c8:	0002      	movs	r2, r0
 80020ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020cc:	1a9b      	subs	r3, r3, r2
 80020ce:	683a      	ldr	r2, [r7, #0]
 80020d0:	18d3      	adds	r3, r2, r3
 80020d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80020d4:	f7fe fcee 	bl	8000ab4 <HAL_GetTick>
 80020d8:	0003      	movs	r3, r0
 80020da:	61bb      	str	r3, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80020dc:	4b3a      	ldr	r3, [pc, #232]	; (80021c8 <SPI_WaitFlagStateUntilTimeout+0x114>)
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	015b      	lsls	r3, r3, #5
 80020e2:	0d1b      	lsrs	r3, r3, #20
 80020e4:	69fa      	ldr	r2, [r7, #28]
 80020e6:	4353      	muls	r3, r2
 80020e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80020ea:	e058      	b.n	800219e <SPI_WaitFlagStateUntilTimeout+0xea>
  {
    if (Timeout != HAL_MAX_DELAY)
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	3301      	adds	r3, #1
 80020f0:	d055      	beq.n	800219e <SPI_WaitFlagStateUntilTimeout+0xea>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80020f2:	f7fe fcdf 	bl	8000ab4 <HAL_GetTick>
 80020f6:	0002      	movs	r2, r0
 80020f8:	69bb      	ldr	r3, [r7, #24]
 80020fa:	1ad3      	subs	r3, r2, r3
 80020fc:	69fa      	ldr	r2, [r7, #28]
 80020fe:	429a      	cmp	r2, r3
 8002100:	d902      	bls.n	8002108 <SPI_WaitFlagStateUntilTimeout+0x54>
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d142      	bne.n	800218e <SPI_WaitFlagStateUntilTimeout+0xda>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002108:	68fb      	ldr	r3, [r7, #12]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	685a      	ldr	r2, [r3, #4]
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	681b      	ldr	r3, [r3, #0]
 8002112:	21e0      	movs	r1, #224	; 0xe0
 8002114:	438a      	bics	r2, r1
 8002116:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002118:	68fb      	ldr	r3, [r7, #12]
 800211a:	685a      	ldr	r2, [r3, #4]
 800211c:	2382      	movs	r3, #130	; 0x82
 800211e:	005b      	lsls	r3, r3, #1
 8002120:	429a      	cmp	r2, r3
 8002122:	d113      	bne.n	800214c <SPI_WaitFlagStateUntilTimeout+0x98>
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	689a      	ldr	r2, [r3, #8]
 8002128:	2380      	movs	r3, #128	; 0x80
 800212a:	021b      	lsls	r3, r3, #8
 800212c:	429a      	cmp	r2, r3
 800212e:	d005      	beq.n	800213c <SPI_WaitFlagStateUntilTimeout+0x88>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002130:	68fb      	ldr	r3, [r7, #12]
 8002132:	689a      	ldr	r2, [r3, #8]
 8002134:	2380      	movs	r3, #128	; 0x80
 8002136:	00db      	lsls	r3, r3, #3
 8002138:	429a      	cmp	r2, r3
 800213a:	d107      	bne.n	800214c <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	681a      	ldr	r2, [r3, #0]
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	2140      	movs	r1, #64	; 0x40
 8002148:	438a      	bics	r2, r1
 800214a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002150:	2380      	movs	r3, #128	; 0x80
 8002152:	019b      	lsls	r3, r3, #6
 8002154:	429a      	cmp	r2, r3
 8002156:	d110      	bne.n	800217a <SPI_WaitFlagStateUntilTimeout+0xc6>
        {
          SPI_RESET_CRC(hspi);
 8002158:	68fb      	ldr	r3, [r7, #12]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	681a      	ldr	r2, [r3, #0]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	491a      	ldr	r1, [pc, #104]	; (80021cc <SPI_WaitFlagStateUntilTimeout+0x118>)
 8002164:	400a      	ands	r2, r1
 8002166:	601a      	str	r2, [r3, #0]
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	681b      	ldr	r3, [r3, #0]
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	68fb      	ldr	r3, [r7, #12]
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	2180      	movs	r1, #128	; 0x80
 8002174:	0189      	lsls	r1, r1, #6
 8002176:	430a      	orrs	r2, r1
 8002178:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	225d      	movs	r2, #93	; 0x5d
 800217e:	2101      	movs	r1, #1
 8002180:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	225c      	movs	r2, #92	; 0x5c
 8002186:	2100      	movs	r1, #0
 8002188:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 800218a:	2303      	movs	r3, #3
 800218c:	e017      	b.n	80021be <SPI_WaitFlagStateUntilTimeout+0x10a>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800218e:	697b      	ldr	r3, [r7, #20]
 8002190:	2b00      	cmp	r3, #0
 8002192:	d101      	bne.n	8002198 <SPI_WaitFlagStateUntilTimeout+0xe4>
      {
        tmp_timeout = 0U;
 8002194:	2300      	movs	r3, #0
 8002196:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002198:	697b      	ldr	r3, [r7, #20]
 800219a:	3b01      	subs	r3, #1
 800219c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800219e:	68fb      	ldr	r3, [r7, #12]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	689b      	ldr	r3, [r3, #8]
 80021a4:	68ba      	ldr	r2, [r7, #8]
 80021a6:	4013      	ands	r3, r2
 80021a8:	68ba      	ldr	r2, [r7, #8]
 80021aa:	1ad3      	subs	r3, r2, r3
 80021ac:	425a      	negs	r2, r3
 80021ae:	4153      	adcs	r3, r2
 80021b0:	b2db      	uxtb	r3, r3
 80021b2:	001a      	movs	r2, r3
 80021b4:	1dfb      	adds	r3, r7, #7
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	429a      	cmp	r2, r3
 80021ba:	d197      	bne.n	80020ec <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 80021bc:	2300      	movs	r3, #0
}
 80021be:	0018      	movs	r0, r3
 80021c0:	46bd      	mov	sp, r7
 80021c2:	b008      	add	sp, #32
 80021c4:	bd80      	pop	{r7, pc}
 80021c6:	46c0      	nop			; (mov r8, r8)
 80021c8:	20000004 	.word	0x20000004
 80021cc:	ffffdfff 	.word	0xffffdfff

080021d0 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b08a      	sub	sp, #40	; 0x28
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	60b9      	str	r1, [r7, #8]
 80021da:	607a      	str	r2, [r7, #4]
 80021dc:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO uint8_t  * ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 80021de:	2317      	movs	r3, #23
 80021e0:	18fb      	adds	r3, r7, r3
 80021e2:	2200      	movs	r2, #0
 80021e4:	701a      	strb	r2, [r3, #0]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 80021e6:	f7fe fc65 	bl	8000ab4 <HAL_GetTick>
 80021ea:	0002      	movs	r2, r0
 80021ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80021ee:	1a9b      	subs	r3, r3, r2
 80021f0:	683a      	ldr	r2, [r7, #0]
 80021f2:	18d3      	adds	r3, r2, r3
 80021f4:	627b      	str	r3, [r7, #36]	; 0x24
  tmp_tickstart = HAL_GetTick();
 80021f6:	f7fe fc5d 	bl	8000ab4 <HAL_GetTick>
 80021fa:	0003      	movs	r3, r0
 80021fc:	623b      	str	r3, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80021fe:	68fb      	ldr	r3, [r7, #12]
 8002200:	681b      	ldr	r3, [r3, #0]
 8002202:	330c      	adds	r3, #12
 8002204:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8002206:	4b41      	ldr	r3, [pc, #260]	; (800230c <SPI_WaitFifoStateUntilTimeout+0x13c>)
 8002208:	681a      	ldr	r2, [r3, #0]
 800220a:	0013      	movs	r3, r2
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	189b      	adds	r3, r3, r2
 8002210:	00da      	lsls	r2, r3, #3
 8002212:	1ad3      	subs	r3, r2, r3
 8002214:	0d1b      	lsrs	r3, r3, #20
 8002216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002218:	4353      	muls	r3, r2
 800221a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800221c:	e068      	b.n	80022f0 <SPI_WaitFifoStateUntilTimeout+0x120>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800221e:	68ba      	ldr	r2, [r7, #8]
 8002220:	23c0      	movs	r3, #192	; 0xc0
 8002222:	00db      	lsls	r3, r3, #3
 8002224:	429a      	cmp	r2, r3
 8002226:	d10a      	bne.n	800223e <SPI_WaitFifoStateUntilTimeout+0x6e>
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2b00      	cmp	r3, #0
 800222c:	d107      	bne.n	800223e <SPI_WaitFifoStateUntilTimeout+0x6e>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800222e:	69fb      	ldr	r3, [r7, #28]
 8002230:	781b      	ldrb	r3, [r3, #0]
 8002232:	b2da      	uxtb	r2, r3
 8002234:	2117      	movs	r1, #23
 8002236:	187b      	adds	r3, r7, r1
 8002238:	701a      	strb	r2, [r3, #0]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800223a:	187b      	adds	r3, r7, r1
 800223c:	781b      	ldrb	r3, [r3, #0]
    }

    if (Timeout != HAL_MAX_DELAY)
 800223e:	683b      	ldr	r3, [r7, #0]
 8002240:	3301      	adds	r3, #1
 8002242:	d055      	beq.n	80022f0 <SPI_WaitFifoStateUntilTimeout+0x120>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002244:	f7fe fc36 	bl	8000ab4 <HAL_GetTick>
 8002248:	0002      	movs	r2, r0
 800224a:	6a3b      	ldr	r3, [r7, #32]
 800224c:	1ad3      	subs	r3, r2, r3
 800224e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002250:	429a      	cmp	r2, r3
 8002252:	d902      	bls.n	800225a <SPI_WaitFifoStateUntilTimeout+0x8a>
 8002254:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002256:	2b00      	cmp	r3, #0
 8002258:	d142      	bne.n	80022e0 <SPI_WaitFifoStateUntilTimeout+0x110>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	685a      	ldr	r2, [r3, #4]
 8002260:	68fb      	ldr	r3, [r7, #12]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	21e0      	movs	r1, #224	; 0xe0
 8002266:	438a      	bics	r2, r1
 8002268:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	685a      	ldr	r2, [r3, #4]
 800226e:	2382      	movs	r3, #130	; 0x82
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	429a      	cmp	r2, r3
 8002274:	d113      	bne.n	800229e <SPI_WaitFifoStateUntilTimeout+0xce>
 8002276:	68fb      	ldr	r3, [r7, #12]
 8002278:	689a      	ldr	r2, [r3, #8]
 800227a:	2380      	movs	r3, #128	; 0x80
 800227c:	021b      	lsls	r3, r3, #8
 800227e:	429a      	cmp	r2, r3
 8002280:	d005      	beq.n	800228e <SPI_WaitFifoStateUntilTimeout+0xbe>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	689a      	ldr	r2, [r3, #8]
 8002286:	2380      	movs	r3, #128	; 0x80
 8002288:	00db      	lsls	r3, r3, #3
 800228a:	429a      	cmp	r2, r3
 800228c:	d107      	bne.n	800229e <SPI_WaitFifoStateUntilTimeout+0xce>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	681a      	ldr	r2, [r3, #0]
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	2140      	movs	r1, #64	; 0x40
 800229a:	438a      	bics	r2, r1
 800229c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80022a2:	2380      	movs	r3, #128	; 0x80
 80022a4:	019b      	lsls	r3, r3, #6
 80022a6:	429a      	cmp	r2, r3
 80022a8:	d110      	bne.n	80022cc <SPI_WaitFifoStateUntilTimeout+0xfc>
        {
          SPI_RESET_CRC(hspi);
 80022aa:	68fb      	ldr	r3, [r7, #12]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	681a      	ldr	r2, [r3, #0]
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4916      	ldr	r1, [pc, #88]	; (8002310 <SPI_WaitFifoStateUntilTimeout+0x140>)
 80022b6:	400a      	ands	r2, r1
 80022b8:	601a      	str	r2, [r3, #0]
 80022ba:	68fb      	ldr	r3, [r7, #12]
 80022bc:	681b      	ldr	r3, [r3, #0]
 80022be:	681a      	ldr	r2, [r3, #0]
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	2180      	movs	r1, #128	; 0x80
 80022c6:	0189      	lsls	r1, r1, #6
 80022c8:	430a      	orrs	r2, r1
 80022ca:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	225d      	movs	r2, #93	; 0x5d
 80022d0:	2101      	movs	r1, #1
 80022d2:	5499      	strb	r1, [r3, r2]

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80022d4:	68fb      	ldr	r3, [r7, #12]
 80022d6:	225c      	movs	r2, #92	; 0x5c
 80022d8:	2100      	movs	r1, #0
 80022da:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 80022dc:	2303      	movs	r3, #3
 80022de:	e010      	b.n	8002302 <SPI_WaitFifoStateUntilTimeout+0x132>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 80022e0:	69bb      	ldr	r3, [r7, #24]
 80022e2:	2b00      	cmp	r3, #0
 80022e4:	d101      	bne.n	80022ea <SPI_WaitFifoStateUntilTimeout+0x11a>
      {
        tmp_timeout = 0U;
 80022e6:	2300      	movs	r3, #0
 80022e8:	627b      	str	r3, [r7, #36]	; 0x24
      }      
      count--;
 80022ea:	69bb      	ldr	r3, [r7, #24]
 80022ec:	3b01      	subs	r3, #1
 80022ee:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	681b      	ldr	r3, [r3, #0]
 80022f4:	689b      	ldr	r3, [r3, #8]
 80022f6:	68ba      	ldr	r2, [r7, #8]
 80022f8:	4013      	ands	r3, r2
 80022fa:	687a      	ldr	r2, [r7, #4]
 80022fc:	429a      	cmp	r2, r3
 80022fe:	d18e      	bne.n	800221e <SPI_WaitFifoStateUntilTimeout+0x4e>
    }
  }

  return HAL_OK;
 8002300:	2300      	movs	r3, #0
}
 8002302:	0018      	movs	r0, r3
 8002304:	46bd      	mov	sp, r7
 8002306:	b00a      	add	sp, #40	; 0x28
 8002308:	bd80      	pop	{r7, pc}
 800230a:	46c0      	nop			; (mov r8, r8)
 800230c:	20000004 	.word	0x20000004
 8002310:	ffffdfff 	.word	0xffffdfff

08002314 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af02      	add	r7, sp, #8
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8002320:	68ba      	ldr	r2, [r7, #8]
 8002322:	23c0      	movs	r3, #192	; 0xc0
 8002324:	0159      	lsls	r1, r3, #5
 8002326:	68f8      	ldr	r0, [r7, #12]
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	9300      	str	r3, [sp, #0]
 800232c:	0013      	movs	r3, r2
 800232e:	2200      	movs	r2, #0
 8002330:	f7ff ff4e 	bl	80021d0 <SPI_WaitFifoStateUntilTimeout>
 8002334:	1e03      	subs	r3, r0, #0
 8002336:	d007      	beq.n	8002348 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800233c:	2220      	movs	r2, #32
 800233e:	431a      	orrs	r2, r3
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e027      	b.n	8002398 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002348:	68ba      	ldr	r2, [r7, #8]
 800234a:	68f8      	ldr	r0, [r7, #12]
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	9300      	str	r3, [sp, #0]
 8002350:	0013      	movs	r3, r2
 8002352:	2200      	movs	r2, #0
 8002354:	2180      	movs	r1, #128	; 0x80
 8002356:	f7ff fead 	bl	80020b4 <SPI_WaitFlagStateUntilTimeout>
 800235a:	1e03      	subs	r3, r0, #0
 800235c:	d007      	beq.n	800236e <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002362:	2220      	movs	r2, #32
 8002364:	431a      	orrs	r2, r3
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 800236a:	2303      	movs	r3, #3
 800236c:	e014      	b.n	8002398 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800236e:	68ba      	ldr	r2, [r7, #8]
 8002370:	23c0      	movs	r3, #192	; 0xc0
 8002372:	00d9      	lsls	r1, r3, #3
 8002374:	68f8      	ldr	r0, [r7, #12]
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	9300      	str	r3, [sp, #0]
 800237a:	0013      	movs	r3, r2
 800237c:	2200      	movs	r2, #0
 800237e:	f7ff ff27 	bl	80021d0 <SPI_WaitFifoStateUntilTimeout>
 8002382:	1e03      	subs	r3, r0, #0
 8002384:	d007      	beq.n	8002396 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002386:	68fb      	ldr	r3, [r7, #12]
 8002388:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800238a:	2220      	movs	r2, #32
 800238c:	431a      	orrs	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	661a      	str	r2, [r3, #96]	; 0x60
    return HAL_TIMEOUT;
 8002392:	2303      	movs	r3, #3
 8002394:	e000      	b.n	8002398 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 8002396:	2300      	movs	r3, #0
}
 8002398:	0018      	movs	r0, r3
 800239a:	46bd      	mov	sp, r7
 800239c:	b004      	add	sp, #16
 800239e:	bd80      	pop	{r7, pc}

080023a0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b082      	sub	sp, #8
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d101      	bne.n	80023b2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80023ae:	2301      	movs	r3, #1
 80023b0:	e042      	b.n	8002438 <HAL_TIM_Base_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	223d      	movs	r2, #61	; 0x3d
 80023b6:	5c9b      	ldrb	r3, [r3, r2]
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d107      	bne.n	80023ce <HAL_TIM_Base_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	223c      	movs	r2, #60	; 0x3c
 80023c2:	2100      	movs	r1, #0
 80023c4:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	0018      	movs	r0, r3
 80023ca:	f7fe fa13 	bl	80007f4 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	223d      	movs	r2, #61	; 0x3d
 80023d2:	2102      	movs	r1, #2
 80023d4:	5499      	strb	r1, [r3, r2]

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	681a      	ldr	r2, [r3, #0]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	3304      	adds	r3, #4
 80023de:	0019      	movs	r1, r3
 80023e0:	0010      	movs	r0, r2
 80023e2:	f000 fa1f 	bl	8002824 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	2246      	movs	r2, #70	; 0x46
 80023ea:	2101      	movs	r1, #1
 80023ec:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80023ee:	687b      	ldr	r3, [r7, #4]
 80023f0:	223e      	movs	r2, #62	; 0x3e
 80023f2:	2101      	movs	r1, #1
 80023f4:	5499      	strb	r1, [r3, r2]
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	223f      	movs	r2, #63	; 0x3f
 80023fa:	2101      	movs	r1, #1
 80023fc:	5499      	strb	r1, [r3, r2]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	2240      	movs	r2, #64	; 0x40
 8002402:	2101      	movs	r1, #1
 8002404:	5499      	strb	r1, [r3, r2]
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	2241      	movs	r2, #65	; 0x41
 800240a:	2101      	movs	r1, #1
 800240c:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2242      	movs	r2, #66	; 0x42
 8002412:	2101      	movs	r1, #1
 8002414:	5499      	strb	r1, [r3, r2]
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	2243      	movs	r2, #67	; 0x43
 800241a:	2101      	movs	r1, #1
 800241c:	5499      	strb	r1, [r3, r2]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	2244      	movs	r2, #68	; 0x44
 8002422:	2101      	movs	r1, #1
 8002424:	5499      	strb	r1, [r3, r2]
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2245      	movs	r2, #69	; 0x45
 800242a:	2101      	movs	r1, #1
 800242c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	223d      	movs	r2, #61	; 0x3d
 8002432:	2101      	movs	r1, #1
 8002434:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002436:	2300      	movs	r3, #0
}
 8002438:	0018      	movs	r0, r3
 800243a:	46bd      	mov	sp, r7
 800243c:	b002      	add	sp, #8
 800243e:	bd80      	pop	{r7, pc}

08002440 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b082      	sub	sp, #8
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2b00      	cmp	r3, #0
 800244c:	d101      	bne.n	8002452 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800244e:	2301      	movs	r3, #1
 8002450:	e042      	b.n	80024d8 <HAL_TIM_PWM_Init+0x98>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	223d      	movs	r2, #61	; 0x3d
 8002456:	5c9b      	ldrb	r3, [r3, r2]
 8002458:	b2db      	uxtb	r3, r3
 800245a:	2b00      	cmp	r3, #0
 800245c:	d107      	bne.n	800246e <HAL_TIM_PWM_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	223c      	movs	r2, #60	; 0x3c
 8002462:	2100      	movs	r1, #0
 8002464:	5499      	strb	r1, [r3, r2]
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	0018      	movs	r0, r3
 800246a:	f000 f839 	bl	80024e0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	223d      	movs	r2, #61	; 0x3d
 8002472:	2102      	movs	r1, #2
 8002474:	5499      	strb	r1, [r3, r2]

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	3304      	adds	r3, #4
 800247e:	0019      	movs	r1, r3
 8002480:	0010      	movs	r0, r2
 8002482:	f000 f9cf 	bl	8002824 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	2246      	movs	r2, #70	; 0x46
 800248a:	2101      	movs	r1, #1
 800248c:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	223e      	movs	r2, #62	; 0x3e
 8002492:	2101      	movs	r1, #1
 8002494:	5499      	strb	r1, [r3, r2]
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	223f      	movs	r2, #63	; 0x3f
 800249a:	2101      	movs	r1, #1
 800249c:	5499      	strb	r1, [r3, r2]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	2240      	movs	r2, #64	; 0x40
 80024a2:	2101      	movs	r1, #1
 80024a4:	5499      	strb	r1, [r3, r2]
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	2241      	movs	r2, #65	; 0x41
 80024aa:	2101      	movs	r1, #1
 80024ac:	5499      	strb	r1, [r3, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2242      	movs	r2, #66	; 0x42
 80024b2:	2101      	movs	r1, #1
 80024b4:	5499      	strb	r1, [r3, r2]
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	2243      	movs	r2, #67	; 0x43
 80024ba:	2101      	movs	r1, #1
 80024bc:	5499      	strb	r1, [r3, r2]
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2244      	movs	r2, #68	; 0x44
 80024c2:	2101      	movs	r1, #1
 80024c4:	5499      	strb	r1, [r3, r2]
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	2245      	movs	r2, #69	; 0x45
 80024ca:	2101      	movs	r1, #1
 80024cc:	5499      	strb	r1, [r3, r2]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	223d      	movs	r2, #61	; 0x3d
 80024d2:	2101      	movs	r1, #1
 80024d4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80024d6:	2300      	movs	r3, #0
}
 80024d8:	0018      	movs	r0, r3
 80024da:	46bd      	mov	sp, r7
 80024dc:	b002      	add	sp, #8
 80024de:	bd80      	pop	{r7, pc}

080024e0 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80024e0:	b580      	push	{r7, lr}
 80024e2:	b082      	sub	sp, #8
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80024e8:	46c0      	nop			; (mov r8, r8)
 80024ea:	46bd      	mov	sp, r7
 80024ec:	b002      	add	sp, #8
 80024ee:	bd80      	pop	{r7, pc}

080024f0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b086      	sub	sp, #24
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	60f8      	str	r0, [r7, #12]
 80024f8:	60b9      	str	r1, [r7, #8]
 80024fa:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80024fc:	2317      	movs	r3, #23
 80024fe:	18fb      	adds	r3, r7, r3
 8002500:	2200      	movs	r2, #0
 8002502:	701a      	strb	r2, [r3, #0]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	223c      	movs	r2, #60	; 0x3c
 8002508:	5c9b      	ldrb	r3, [r3, r2]
 800250a:	2b01      	cmp	r3, #1
 800250c:	d101      	bne.n	8002512 <HAL_TIM_PWM_ConfigChannel+0x22>
 800250e:	2302      	movs	r3, #2
 8002510:	e0ad      	b.n	800266e <HAL_TIM_PWM_ConfigChannel+0x17e>
 8002512:	68fb      	ldr	r3, [r7, #12]
 8002514:	223c      	movs	r2, #60	; 0x3c
 8002516:	2101      	movs	r1, #1
 8002518:	5499      	strb	r1, [r3, r2]

  switch (Channel)
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	2b0c      	cmp	r3, #12
 800251e:	d100      	bne.n	8002522 <HAL_TIM_PWM_ConfigChannel+0x32>
 8002520:	e076      	b.n	8002610 <HAL_TIM_PWM_ConfigChannel+0x120>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	2b0c      	cmp	r3, #12
 8002526:	d900      	bls.n	800252a <HAL_TIM_PWM_ConfigChannel+0x3a>
 8002528:	e095      	b.n	8002656 <HAL_TIM_PWM_ConfigChannel+0x166>
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b08      	cmp	r3, #8
 800252e:	d04e      	beq.n	80025ce <HAL_TIM_PWM_ConfigChannel+0xde>
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b08      	cmp	r3, #8
 8002534:	d900      	bls.n	8002538 <HAL_TIM_PWM_ConfigChannel+0x48>
 8002536:	e08e      	b.n	8002656 <HAL_TIM_PWM_ConfigChannel+0x166>
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	2b00      	cmp	r3, #0
 800253c:	d003      	beq.n	8002546 <HAL_TIM_PWM_ConfigChannel+0x56>
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	2b04      	cmp	r3, #4
 8002542:	d021      	beq.n	8002588 <HAL_TIM_PWM_ConfigChannel+0x98>
 8002544:	e087      	b.n	8002656 <HAL_TIM_PWM_ConfigChannel+0x166>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	681b      	ldr	r3, [r3, #0]
 800254a:	68ba      	ldr	r2, [r7, #8]
 800254c:	0011      	movs	r1, r2
 800254e:	0018      	movs	r0, r3
 8002550:	f000 f9e8 	bl	8002924 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	699a      	ldr	r2, [r3, #24]
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	2108      	movs	r1, #8
 8002560:	430a      	orrs	r2, r1
 8002562:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	699a      	ldr	r2, [r3, #24]
 800256a:	68fb      	ldr	r3, [r7, #12]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2104      	movs	r1, #4
 8002570:	438a      	bics	r2, r1
 8002572:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	6999      	ldr	r1, [r3, #24]
 800257a:	68bb      	ldr	r3, [r7, #8]
 800257c:	691a      	ldr	r2, [r3, #16]
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	430a      	orrs	r2, r1
 8002584:	619a      	str	r2, [r3, #24]
      break;
 8002586:	e06b      	b.n	8002660 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	68ba      	ldr	r2, [r7, #8]
 800258e:	0011      	movs	r1, r2
 8002590:	0018      	movs	r0, r3
 8002592:	f000 fa4f 	bl	8002a34 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	699a      	ldr	r2, [r3, #24]
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	2180      	movs	r1, #128	; 0x80
 80025a2:	0109      	lsls	r1, r1, #4
 80025a4:	430a      	orrs	r2, r1
 80025a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80025a8:	68fb      	ldr	r3, [r7, #12]
 80025aa:	681b      	ldr	r3, [r3, #0]
 80025ac:	699a      	ldr	r2, [r3, #24]
 80025ae:	68fb      	ldr	r3, [r7, #12]
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4931      	ldr	r1, [pc, #196]	; (8002678 <HAL_TIM_PWM_ConfigChannel+0x188>)
 80025b4:	400a      	ands	r2, r1
 80025b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80025b8:	68fb      	ldr	r3, [r7, #12]
 80025ba:	681b      	ldr	r3, [r3, #0]
 80025bc:	6999      	ldr	r1, [r3, #24]
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	691b      	ldr	r3, [r3, #16]
 80025c2:	021a      	lsls	r2, r3, #8
 80025c4:	68fb      	ldr	r3, [r7, #12]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	430a      	orrs	r2, r1
 80025ca:	619a      	str	r2, [r3, #24]
      break;
 80025cc:	e048      	b.n	8002660 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	68ba      	ldr	r2, [r7, #8]
 80025d4:	0011      	movs	r1, r2
 80025d6:	0018      	movs	r0, r3
 80025d8:	f000 fab0 	bl	8002b3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	69da      	ldr	r2, [r3, #28]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	681b      	ldr	r3, [r3, #0]
 80025e6:	2108      	movs	r1, #8
 80025e8:	430a      	orrs	r2, r1
 80025ea:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	69da      	ldr	r2, [r3, #28]
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	2104      	movs	r1, #4
 80025f8:	438a      	bics	r2, r1
 80025fa:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	69d9      	ldr	r1, [r3, #28]
 8002602:	68bb      	ldr	r3, [r7, #8]
 8002604:	691a      	ldr	r2, [r3, #16]
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	430a      	orrs	r2, r1
 800260c:	61da      	str	r2, [r3, #28]
      break;
 800260e:	e027      	b.n	8002660 <HAL_TIM_PWM_ConfigChannel+0x170>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	68ba      	ldr	r2, [r7, #8]
 8002616:	0011      	movs	r1, r2
 8002618:	0018      	movs	r0, r3
 800261a:	f000 fb15 	bl	8002c48 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800261e:	68fb      	ldr	r3, [r7, #12]
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	69da      	ldr	r2, [r3, #28]
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	2180      	movs	r1, #128	; 0x80
 800262a:	0109      	lsls	r1, r1, #4
 800262c:	430a      	orrs	r2, r1
 800262e:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	69da      	ldr	r2, [r3, #28]
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	490f      	ldr	r1, [pc, #60]	; (8002678 <HAL_TIM_PWM_ConfigChannel+0x188>)
 800263c:	400a      	ands	r2, r1
 800263e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8002640:	68fb      	ldr	r3, [r7, #12]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	69d9      	ldr	r1, [r3, #28]
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	691b      	ldr	r3, [r3, #16]
 800264a:	021a      	lsls	r2, r3, #8
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	430a      	orrs	r2, r1
 8002652:	61da      	str	r2, [r3, #28]
      break;
 8002654:	e004      	b.n	8002660 <HAL_TIM_PWM_ConfigChannel+0x170>
    }

    default:
      status = HAL_ERROR;
 8002656:	2317      	movs	r3, #23
 8002658:	18fb      	adds	r3, r7, r3
 800265a:	2201      	movs	r2, #1
 800265c:	701a      	strb	r2, [r3, #0]
      break;
 800265e:	46c0      	nop			; (mov r8, r8)
  }

  __HAL_UNLOCK(htim);
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	223c      	movs	r2, #60	; 0x3c
 8002664:	2100      	movs	r1, #0
 8002666:	5499      	strb	r1, [r3, r2]

  return status;
 8002668:	2317      	movs	r3, #23
 800266a:	18fb      	adds	r3, r7, r3
 800266c:	781b      	ldrb	r3, [r3, #0]
}
 800266e:	0018      	movs	r0, r3
 8002670:	46bd      	mov	sp, r7
 8002672:	b006      	add	sp, #24
 8002674:	bd80      	pop	{r7, pc}
 8002676:	46c0      	nop			; (mov r8, r8)
 8002678:	fffffbff 	.word	0xfffffbff

0800267c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b084      	sub	sp, #16
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
 8002684:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002686:	230f      	movs	r3, #15
 8002688:	18fb      	adds	r3, r7, r3
 800268a:	2200      	movs	r2, #0
 800268c:	701a      	strb	r2, [r3, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	223c      	movs	r2, #60	; 0x3c
 8002692:	5c9b      	ldrb	r3, [r3, r2]
 8002694:	2b01      	cmp	r3, #1
 8002696:	d101      	bne.n	800269c <HAL_TIM_ConfigClockSource+0x20>
 8002698:	2302      	movs	r3, #2
 800269a:	e0bc      	b.n	8002816 <HAL_TIM_ConfigClockSource+0x19a>
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	223c      	movs	r2, #60	; 0x3c
 80026a0:	2101      	movs	r1, #1
 80026a2:	5499      	strb	r1, [r3, r2]

  htim->State = HAL_TIM_STATE_BUSY;
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	223d      	movs	r2, #61	; 0x3d
 80026a8:	2102      	movs	r1, #2
 80026aa:	5499      	strb	r1, [r3, r2]

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	689b      	ldr	r3, [r3, #8]
 80026b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80026b4:	68bb      	ldr	r3, [r7, #8]
 80026b6:	2277      	movs	r2, #119	; 0x77
 80026b8:	4393      	bics	r3, r2
 80026ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80026bc:	68bb      	ldr	r3, [r7, #8]
 80026be:	4a58      	ldr	r2, [pc, #352]	; (8002820 <HAL_TIM_ConfigClockSource+0x1a4>)
 80026c0:	4013      	ands	r3, r2
 80026c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	68ba      	ldr	r2, [r7, #8]
 80026ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	2280      	movs	r2, #128	; 0x80
 80026d2:	0192      	lsls	r2, r2, #6
 80026d4:	4293      	cmp	r3, r2
 80026d6:	d040      	beq.n	800275a <HAL_TIM_ConfigClockSource+0xde>
 80026d8:	2280      	movs	r2, #128	; 0x80
 80026da:	0192      	lsls	r2, r2, #6
 80026dc:	4293      	cmp	r3, r2
 80026de:	d900      	bls.n	80026e2 <HAL_TIM_ConfigClockSource+0x66>
 80026e0:	e088      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 80026e2:	2280      	movs	r2, #128	; 0x80
 80026e4:	0152      	lsls	r2, r2, #5
 80026e6:	4293      	cmp	r3, r2
 80026e8:	d100      	bne.n	80026ec <HAL_TIM_ConfigClockSource+0x70>
 80026ea:	e088      	b.n	80027fe <HAL_TIM_ConfigClockSource+0x182>
 80026ec:	2280      	movs	r2, #128	; 0x80
 80026ee:	0152      	lsls	r2, r2, #5
 80026f0:	4293      	cmp	r3, r2
 80026f2:	d900      	bls.n	80026f6 <HAL_TIM_ConfigClockSource+0x7a>
 80026f4:	e07e      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 80026f6:	2b70      	cmp	r3, #112	; 0x70
 80026f8:	d018      	beq.n	800272c <HAL_TIM_ConfigClockSource+0xb0>
 80026fa:	d900      	bls.n	80026fe <HAL_TIM_ConfigClockSource+0x82>
 80026fc:	e07a      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 80026fe:	2b60      	cmp	r3, #96	; 0x60
 8002700:	d04f      	beq.n	80027a2 <HAL_TIM_ConfigClockSource+0x126>
 8002702:	d900      	bls.n	8002706 <HAL_TIM_ConfigClockSource+0x8a>
 8002704:	e076      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 8002706:	2b50      	cmp	r3, #80	; 0x50
 8002708:	d03b      	beq.n	8002782 <HAL_TIM_ConfigClockSource+0x106>
 800270a:	d900      	bls.n	800270e <HAL_TIM_ConfigClockSource+0x92>
 800270c:	e072      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 800270e:	2b40      	cmp	r3, #64	; 0x40
 8002710:	d057      	beq.n	80027c2 <HAL_TIM_ConfigClockSource+0x146>
 8002712:	d900      	bls.n	8002716 <HAL_TIM_ConfigClockSource+0x9a>
 8002714:	e06e      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 8002716:	2b30      	cmp	r3, #48	; 0x30
 8002718:	d063      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x166>
 800271a:	d86b      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 800271c:	2b20      	cmp	r3, #32
 800271e:	d060      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x166>
 8002720:	d868      	bhi.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
 8002722:	2b00      	cmp	r3, #0
 8002724:	d05d      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x166>
 8002726:	2b10      	cmp	r3, #16
 8002728:	d05b      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0x166>
 800272a:	e063      	b.n	80027f4 <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	6818      	ldr	r0, [r3, #0]
 8002730:	683b      	ldr	r3, [r7, #0]
 8002732:	6899      	ldr	r1, [r3, #8]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	685a      	ldr	r2, [r3, #4]
 8002738:	683b      	ldr	r3, [r7, #0]
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f000 fb68 	bl	8002e10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	689b      	ldr	r3, [r3, #8]
 8002746:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002748:	68bb      	ldr	r3, [r7, #8]
 800274a:	2277      	movs	r2, #119	; 0x77
 800274c:	4313      	orrs	r3, r2
 800274e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	68ba      	ldr	r2, [r7, #8]
 8002756:	609a      	str	r2, [r3, #8]
      break;
 8002758:	e052      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6818      	ldr	r0, [r3, #0]
 800275e:	683b      	ldr	r3, [r7, #0]
 8002760:	6899      	ldr	r1, [r3, #8]
 8002762:	683b      	ldr	r3, [r7, #0]
 8002764:	685a      	ldr	r2, [r3, #4]
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f000 fb51 	bl	8002e10 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689a      	ldr	r2, [r3, #8]
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	681b      	ldr	r3, [r3, #0]
 8002778:	2180      	movs	r1, #128	; 0x80
 800277a:	01c9      	lsls	r1, r1, #7
 800277c:	430a      	orrs	r2, r1
 800277e:	609a      	str	r2, [r3, #8]
      break;
 8002780:	e03e      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	6818      	ldr	r0, [r3, #0]
 8002786:	683b      	ldr	r3, [r7, #0]
 8002788:	6859      	ldr	r1, [r3, #4]
 800278a:	683b      	ldr	r3, [r7, #0]
 800278c:	68db      	ldr	r3, [r3, #12]
 800278e:	001a      	movs	r2, r3
 8002790:	f000 fac4 	bl	8002d1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	2150      	movs	r1, #80	; 0x50
 800279a:	0018      	movs	r0, r3
 800279c:	f000 fb1e 	bl	8002ddc <TIM_ITRx_SetConfig>
      break;
 80027a0:	e02e      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	6818      	ldr	r0, [r3, #0]
 80027a6:	683b      	ldr	r3, [r7, #0]
 80027a8:	6859      	ldr	r1, [r3, #4]
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	68db      	ldr	r3, [r3, #12]
 80027ae:	001a      	movs	r2, r3
 80027b0:	f000 fae2 	bl	8002d78 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	2160      	movs	r1, #96	; 0x60
 80027ba:	0018      	movs	r0, r3
 80027bc:	f000 fb0e 	bl	8002ddc <TIM_ITRx_SetConfig>
      break;
 80027c0:	e01e      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6818      	ldr	r0, [r3, #0]
 80027c6:	683b      	ldr	r3, [r7, #0]
 80027c8:	6859      	ldr	r1, [r3, #4]
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	68db      	ldr	r3, [r3, #12]
 80027ce:	001a      	movs	r2, r3
 80027d0:	f000 faa4 	bl	8002d1c <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	2140      	movs	r1, #64	; 0x40
 80027da:	0018      	movs	r0, r3
 80027dc:	f000 fafe 	bl	8002ddc <TIM_ITRx_SetConfig>
      break;
 80027e0:	e00e      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	681a      	ldr	r2, [r3, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	681b      	ldr	r3, [r3, #0]
 80027ea:	0019      	movs	r1, r3
 80027ec:	0010      	movs	r0, r2
 80027ee:	f000 faf5 	bl	8002ddc <TIM_ITRx_SetConfig>
      break;
 80027f2:	e005      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>
    }

    default:
      status = HAL_ERROR;
 80027f4:	230f      	movs	r3, #15
 80027f6:	18fb      	adds	r3, r7, r3
 80027f8:	2201      	movs	r2, #1
 80027fa:	701a      	strb	r2, [r3, #0]
      break;
 80027fc:	e000      	b.n	8002800 <HAL_TIM_ConfigClockSource+0x184>
      break;
 80027fe:	46c0      	nop			; (mov r8, r8)
  }
  htim->State = HAL_TIM_STATE_READY;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	223d      	movs	r2, #61	; 0x3d
 8002804:	2101      	movs	r1, #1
 8002806:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	223c      	movs	r2, #60	; 0x3c
 800280c:	2100      	movs	r1, #0
 800280e:	5499      	strb	r1, [r3, r2]

  return status;
 8002810:	230f      	movs	r3, #15
 8002812:	18fb      	adds	r3, r7, r3
 8002814:	781b      	ldrb	r3, [r3, #0]
}
 8002816:	0018      	movs	r0, r3
 8002818:	46bd      	mov	sp, r7
 800281a:	b004      	add	sp, #16
 800281c:	bd80      	pop	{r7, pc}
 800281e:	46c0      	nop			; (mov r8, r8)
 8002820:	ffff00ff 	.word	0xffff00ff

08002824 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	b084      	sub	sp, #16
 8002828:	af00      	add	r7, sp, #0
 800282a:	6078      	str	r0, [r7, #4]
 800282c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	4a34      	ldr	r2, [pc, #208]	; (8002908 <TIM_Base_SetConfig+0xe4>)
 8002838:	4293      	cmp	r3, r2
 800283a:	d008      	beq.n	800284e <TIM_Base_SetConfig+0x2a>
 800283c:	687a      	ldr	r2, [r7, #4]
 800283e:	2380      	movs	r3, #128	; 0x80
 8002840:	05db      	lsls	r3, r3, #23
 8002842:	429a      	cmp	r2, r3
 8002844:	d003      	beq.n	800284e <TIM_Base_SetConfig+0x2a>
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	4a30      	ldr	r2, [pc, #192]	; (800290c <TIM_Base_SetConfig+0xe8>)
 800284a:	4293      	cmp	r3, r2
 800284c:	d108      	bne.n	8002860 <TIM_Base_SetConfig+0x3c>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800284e:	68fb      	ldr	r3, [r7, #12]
 8002850:	2270      	movs	r2, #112	; 0x70
 8002852:	4393      	bics	r3, r2
 8002854:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002856:	683b      	ldr	r3, [r7, #0]
 8002858:	685b      	ldr	r3, [r3, #4]
 800285a:	68fa      	ldr	r2, [r7, #12]
 800285c:	4313      	orrs	r3, r2
 800285e:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	4a29      	ldr	r2, [pc, #164]	; (8002908 <TIM_Base_SetConfig+0xe4>)
 8002864:	4293      	cmp	r3, r2
 8002866:	d018      	beq.n	800289a <TIM_Base_SetConfig+0x76>
 8002868:	687a      	ldr	r2, [r7, #4]
 800286a:	2380      	movs	r3, #128	; 0x80
 800286c:	05db      	lsls	r3, r3, #23
 800286e:	429a      	cmp	r2, r3
 8002870:	d013      	beq.n	800289a <TIM_Base_SetConfig+0x76>
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	4a25      	ldr	r2, [pc, #148]	; (800290c <TIM_Base_SetConfig+0xe8>)
 8002876:	4293      	cmp	r3, r2
 8002878:	d00f      	beq.n	800289a <TIM_Base_SetConfig+0x76>
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	4a24      	ldr	r2, [pc, #144]	; (8002910 <TIM_Base_SetConfig+0xec>)
 800287e:	4293      	cmp	r3, r2
 8002880:	d00b      	beq.n	800289a <TIM_Base_SetConfig+0x76>
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a23      	ldr	r2, [pc, #140]	; (8002914 <TIM_Base_SetConfig+0xf0>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d007      	beq.n	800289a <TIM_Base_SetConfig+0x76>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a22      	ldr	r2, [pc, #136]	; (8002918 <TIM_Base_SetConfig+0xf4>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d003      	beq.n	800289a <TIM_Base_SetConfig+0x76>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a21      	ldr	r2, [pc, #132]	; (800291c <TIM_Base_SetConfig+0xf8>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d108      	bne.n	80028ac <TIM_Base_SetConfig+0x88>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	4a20      	ldr	r2, [pc, #128]	; (8002920 <TIM_Base_SetConfig+0xfc>)
 800289e:	4013      	ands	r3, r2
 80028a0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80028a2:	683b      	ldr	r3, [r7, #0]
 80028a4:	68db      	ldr	r3, [r3, #12]
 80028a6:	68fa      	ldr	r2, [r7, #12]
 80028a8:	4313      	orrs	r3, r2
 80028aa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2280      	movs	r2, #128	; 0x80
 80028b0:	4393      	bics	r3, r2
 80028b2:	001a      	movs	r2, r3
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	695b      	ldr	r3, [r3, #20]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	68fa      	ldr	r2, [r7, #12]
 80028c0:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80028c2:	683b      	ldr	r3, [r7, #0]
 80028c4:	689a      	ldr	r2, [r3, #8]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	681a      	ldr	r2, [r3, #0]
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a0c      	ldr	r2, [pc, #48]	; (8002908 <TIM_Base_SetConfig+0xe4>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d00b      	beq.n	80028f2 <TIM_Base_SetConfig+0xce>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	4a0d      	ldr	r2, [pc, #52]	; (8002914 <TIM_Base_SetConfig+0xf0>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d007      	beq.n	80028f2 <TIM_Base_SetConfig+0xce>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a0c      	ldr	r2, [pc, #48]	; (8002918 <TIM_Base_SetConfig+0xf4>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d003      	beq.n	80028f2 <TIM_Base_SetConfig+0xce>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a0b      	ldr	r2, [pc, #44]	; (800291c <TIM_Base_SetConfig+0xf8>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d103      	bne.n	80028fa <TIM_Base_SetConfig+0xd6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80028f2:	683b      	ldr	r3, [r7, #0]
 80028f4:	691a      	ldr	r2, [r3, #16]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	2201      	movs	r2, #1
 80028fe:	615a      	str	r2, [r3, #20]
}
 8002900:	46c0      	nop			; (mov r8, r8)
 8002902:	46bd      	mov	sp, r7
 8002904:	b004      	add	sp, #16
 8002906:	bd80      	pop	{r7, pc}
 8002908:	40012c00 	.word	0x40012c00
 800290c:	40000400 	.word	0x40000400
 8002910:	40002000 	.word	0x40002000
 8002914:	40014000 	.word	0x40014000
 8002918:	40014400 	.word	0x40014400
 800291c:	40014800 	.word	0x40014800
 8002920:	fffffcff 	.word	0xfffffcff

08002924 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002924:	b580      	push	{r7, lr}
 8002926:	b086      	sub	sp, #24
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
 800292c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	6a1b      	ldr	r3, [r3, #32]
 8002932:	2201      	movs	r2, #1
 8002934:	4393      	bics	r3, r2
 8002936:	001a      	movs	r2, r3
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	6a1b      	ldr	r3, [r3, #32]
 8002940:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	699b      	ldr	r3, [r3, #24]
 800294c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	2270      	movs	r2, #112	; 0x70
 8002952:	4393      	bics	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	2203      	movs	r2, #3
 800295a:	4393      	bics	r3, r2
 800295c:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800295e:	683b      	ldr	r3, [r7, #0]
 8002960:	681b      	ldr	r3, [r3, #0]
 8002962:	68fa      	ldr	r2, [r7, #12]
 8002964:	4313      	orrs	r3, r2
 8002966:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002968:	697b      	ldr	r3, [r7, #20]
 800296a:	2202      	movs	r2, #2
 800296c:	4393      	bics	r3, r2
 800296e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002970:	683b      	ldr	r3, [r7, #0]
 8002972:	689b      	ldr	r3, [r3, #8]
 8002974:	697a      	ldr	r2, [r7, #20]
 8002976:	4313      	orrs	r3, r2
 8002978:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	4a27      	ldr	r2, [pc, #156]	; (8002a1c <TIM_OC1_SetConfig+0xf8>)
 800297e:	4293      	cmp	r3, r2
 8002980:	d00b      	beq.n	800299a <TIM_OC1_SetConfig+0x76>
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	4a26      	ldr	r2, [pc, #152]	; (8002a20 <TIM_OC1_SetConfig+0xfc>)
 8002986:	4293      	cmp	r3, r2
 8002988:	d007      	beq.n	800299a <TIM_OC1_SetConfig+0x76>
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	4a25      	ldr	r2, [pc, #148]	; (8002a24 <TIM_OC1_SetConfig+0x100>)
 800298e:	4293      	cmp	r3, r2
 8002990:	d003      	beq.n	800299a <TIM_OC1_SetConfig+0x76>
 8002992:	687b      	ldr	r3, [r7, #4]
 8002994:	4a24      	ldr	r2, [pc, #144]	; (8002a28 <TIM_OC1_SetConfig+0x104>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d10c      	bne.n	80029b4 <TIM_OC1_SetConfig+0x90>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800299a:	697b      	ldr	r3, [r7, #20]
 800299c:	2208      	movs	r2, #8
 800299e:	4393      	bics	r3, r2
 80029a0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80029a2:	683b      	ldr	r3, [r7, #0]
 80029a4:	68db      	ldr	r3, [r3, #12]
 80029a6:	697a      	ldr	r2, [r7, #20]
 80029a8:	4313      	orrs	r3, r2
 80029aa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80029ac:	697b      	ldr	r3, [r7, #20]
 80029ae:	2204      	movs	r2, #4
 80029b0:	4393      	bics	r3, r2
 80029b2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	4a19      	ldr	r2, [pc, #100]	; (8002a1c <TIM_OC1_SetConfig+0xf8>)
 80029b8:	4293      	cmp	r3, r2
 80029ba:	d00b      	beq.n	80029d4 <TIM_OC1_SetConfig+0xb0>
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	4a18      	ldr	r2, [pc, #96]	; (8002a20 <TIM_OC1_SetConfig+0xfc>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d007      	beq.n	80029d4 <TIM_OC1_SetConfig+0xb0>
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	4a17      	ldr	r2, [pc, #92]	; (8002a24 <TIM_OC1_SetConfig+0x100>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d003      	beq.n	80029d4 <TIM_OC1_SetConfig+0xb0>
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	4a16      	ldr	r2, [pc, #88]	; (8002a28 <TIM_OC1_SetConfig+0x104>)
 80029d0:	4293      	cmp	r3, r2
 80029d2:	d111      	bne.n	80029f8 <TIM_OC1_SetConfig+0xd4>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80029d4:	693b      	ldr	r3, [r7, #16]
 80029d6:	4a15      	ldr	r2, [pc, #84]	; (8002a2c <TIM_OC1_SetConfig+0x108>)
 80029d8:	4013      	ands	r3, r2
 80029da:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80029dc:	693b      	ldr	r3, [r7, #16]
 80029de:	4a14      	ldr	r2, [pc, #80]	; (8002a30 <TIM_OC1_SetConfig+0x10c>)
 80029e0:	4013      	ands	r3, r2
 80029e2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80029e4:	683b      	ldr	r3, [r7, #0]
 80029e6:	695b      	ldr	r3, [r3, #20]
 80029e8:	693a      	ldr	r2, [r7, #16]
 80029ea:	4313      	orrs	r3, r2
 80029ec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80029ee:	683b      	ldr	r3, [r7, #0]
 80029f0:	699b      	ldr	r3, [r3, #24]
 80029f2:	693a      	ldr	r2, [r7, #16]
 80029f4:	4313      	orrs	r3, r2
 80029f6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	693a      	ldr	r2, [r7, #16]
 80029fc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	68fa      	ldr	r2, [r7, #12]
 8002a02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002a04:	683b      	ldr	r3, [r7, #0]
 8002a06:	685a      	ldr	r2, [r3, #4]
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	697a      	ldr	r2, [r7, #20]
 8002a10:	621a      	str	r2, [r3, #32]
}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	46bd      	mov	sp, r7
 8002a16:	b006      	add	sp, #24
 8002a18:	bd80      	pop	{r7, pc}
 8002a1a:	46c0      	nop			; (mov r8, r8)
 8002a1c:	40012c00 	.word	0x40012c00
 8002a20:	40014000 	.word	0x40014000
 8002a24:	40014400 	.word	0x40014400
 8002a28:	40014800 	.word	0x40014800
 8002a2c:	fffffeff 	.word	0xfffffeff
 8002a30:	fffffdff 	.word	0xfffffdff

08002a34 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002a34:	b580      	push	{r7, lr}
 8002a36:	b086      	sub	sp, #24
 8002a38:	af00      	add	r7, sp, #0
 8002a3a:	6078      	str	r0, [r7, #4]
 8002a3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6a1b      	ldr	r3, [r3, #32]
 8002a42:	2210      	movs	r2, #16
 8002a44:	4393      	bics	r3, r2
 8002a46:	001a      	movs	r2, r3
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	6a1b      	ldr	r3, [r3, #32]
 8002a50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	685b      	ldr	r3, [r3, #4]
 8002a56:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	699b      	ldr	r3, [r3, #24]
 8002a5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	4a2e      	ldr	r2, [pc, #184]	; (8002b1c <TIM_OC2_SetConfig+0xe8>)
 8002a62:	4013      	ands	r3, r2
 8002a64:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002a66:	68fb      	ldr	r3, [r7, #12]
 8002a68:	4a2d      	ldr	r2, [pc, #180]	; (8002b20 <TIM_OC2_SetConfig+0xec>)
 8002a6a:	4013      	ands	r3, r2
 8002a6c:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	021b      	lsls	r3, r3, #8
 8002a74:	68fa      	ldr	r2, [r7, #12]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	2220      	movs	r2, #32
 8002a7e:	4393      	bics	r3, r2
 8002a80:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002a82:	683b      	ldr	r3, [r7, #0]
 8002a84:	689b      	ldr	r3, [r3, #8]
 8002a86:	011b      	lsls	r3, r3, #4
 8002a88:	697a      	ldr	r2, [r7, #20]
 8002a8a:	4313      	orrs	r3, r2
 8002a8c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	4a24      	ldr	r2, [pc, #144]	; (8002b24 <TIM_OC2_SetConfig+0xf0>)
 8002a92:	4293      	cmp	r3, r2
 8002a94:	d10d      	bne.n	8002ab2 <TIM_OC2_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002a96:	697b      	ldr	r3, [r7, #20]
 8002a98:	2280      	movs	r2, #128	; 0x80
 8002a9a:	4393      	bics	r3, r2
 8002a9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002a9e:	683b      	ldr	r3, [r7, #0]
 8002aa0:	68db      	ldr	r3, [r3, #12]
 8002aa2:	011b      	lsls	r3, r3, #4
 8002aa4:	697a      	ldr	r2, [r7, #20]
 8002aa6:	4313      	orrs	r3, r2
 8002aa8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002aaa:	697b      	ldr	r3, [r7, #20]
 8002aac:	2240      	movs	r2, #64	; 0x40
 8002aae:	4393      	bics	r3, r2
 8002ab0:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	4a1b      	ldr	r2, [pc, #108]	; (8002b24 <TIM_OC2_SetConfig+0xf0>)
 8002ab6:	4293      	cmp	r3, r2
 8002ab8:	d00b      	beq.n	8002ad2 <TIM_OC2_SetConfig+0x9e>
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a1a      	ldr	r2, [pc, #104]	; (8002b28 <TIM_OC2_SetConfig+0xf4>)
 8002abe:	4293      	cmp	r3, r2
 8002ac0:	d007      	beq.n	8002ad2 <TIM_OC2_SetConfig+0x9e>
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	4a19      	ldr	r2, [pc, #100]	; (8002b2c <TIM_OC2_SetConfig+0xf8>)
 8002ac6:	4293      	cmp	r3, r2
 8002ac8:	d003      	beq.n	8002ad2 <TIM_OC2_SetConfig+0x9e>
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	4a18      	ldr	r2, [pc, #96]	; (8002b30 <TIM_OC2_SetConfig+0xfc>)
 8002ace:	4293      	cmp	r3, r2
 8002ad0:	d113      	bne.n	8002afa <TIM_OC2_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002ad2:	693b      	ldr	r3, [r7, #16]
 8002ad4:	4a17      	ldr	r2, [pc, #92]	; (8002b34 <TIM_OC2_SetConfig+0x100>)
 8002ad6:	4013      	ands	r3, r2
 8002ad8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002ada:	693b      	ldr	r3, [r7, #16]
 8002adc:	4a16      	ldr	r2, [pc, #88]	; (8002b38 <TIM_OC2_SetConfig+0x104>)
 8002ade:	4013      	ands	r3, r2
 8002ae0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	695b      	ldr	r3, [r3, #20]
 8002ae6:	009b      	lsls	r3, r3, #2
 8002ae8:	693a      	ldr	r2, [r7, #16]
 8002aea:	4313      	orrs	r3, r2
 8002aec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	699b      	ldr	r3, [r3, #24]
 8002af2:	009b      	lsls	r3, r3, #2
 8002af4:	693a      	ldr	r2, [r7, #16]
 8002af6:	4313      	orrs	r3, r2
 8002af8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	693a      	ldr	r2, [r7, #16]
 8002afe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	68fa      	ldr	r2, [r7, #12]
 8002b04:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	685a      	ldr	r2, [r3, #4]
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	697a      	ldr	r2, [r7, #20]
 8002b12:	621a      	str	r2, [r3, #32]
}
 8002b14:	46c0      	nop			; (mov r8, r8)
 8002b16:	46bd      	mov	sp, r7
 8002b18:	b006      	add	sp, #24
 8002b1a:	bd80      	pop	{r7, pc}
 8002b1c:	ffff8fff 	.word	0xffff8fff
 8002b20:	fffffcff 	.word	0xfffffcff
 8002b24:	40012c00 	.word	0x40012c00
 8002b28:	40014000 	.word	0x40014000
 8002b2c:	40014400 	.word	0x40014400
 8002b30:	40014800 	.word	0x40014800
 8002b34:	fffffbff 	.word	0xfffffbff
 8002b38:	fffff7ff 	.word	0xfffff7ff

08002b3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	b086      	sub	sp, #24
 8002b40:	af00      	add	r7, sp, #0
 8002b42:	6078      	str	r0, [r7, #4]
 8002b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	6a1b      	ldr	r3, [r3, #32]
 8002b4a:	4a35      	ldr	r2, [pc, #212]	; (8002c20 <TIM_OC3_SetConfig+0xe4>)
 8002b4c:	401a      	ands	r2, r3
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	6a1b      	ldr	r3, [r3, #32]
 8002b56:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b58:	687b      	ldr	r3, [r7, #4]
 8002b5a:	685b      	ldr	r3, [r3, #4]
 8002b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	2270      	movs	r2, #112	; 0x70
 8002b68:	4393      	bics	r3, r2
 8002b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	2203      	movs	r2, #3
 8002b70:	4393      	bics	r3, r2
 8002b72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002b74:	683b      	ldr	r3, [r7, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	68fa      	ldr	r2, [r7, #12]
 8002b7a:	4313      	orrs	r3, r2
 8002b7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002b7e:	697b      	ldr	r3, [r7, #20]
 8002b80:	4a28      	ldr	r2, [pc, #160]	; (8002c24 <TIM_OC3_SetConfig+0xe8>)
 8002b82:	4013      	ands	r3, r2
 8002b84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002b86:	683b      	ldr	r3, [r7, #0]
 8002b88:	689b      	ldr	r3, [r3, #8]
 8002b8a:	021b      	lsls	r3, r3, #8
 8002b8c:	697a      	ldr	r2, [r7, #20]
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	4a24      	ldr	r2, [pc, #144]	; (8002c28 <TIM_OC3_SetConfig+0xec>)
 8002b96:	4293      	cmp	r3, r2
 8002b98:	d10d      	bne.n	8002bb6 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002b9a:	697b      	ldr	r3, [r7, #20]
 8002b9c:	4a23      	ldr	r2, [pc, #140]	; (8002c2c <TIM_OC3_SetConfig+0xf0>)
 8002b9e:	4013      	ands	r3, r2
 8002ba0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002ba2:	683b      	ldr	r3, [r7, #0]
 8002ba4:	68db      	ldr	r3, [r3, #12]
 8002ba6:	021b      	lsls	r3, r3, #8
 8002ba8:	697a      	ldr	r2, [r7, #20]
 8002baa:	4313      	orrs	r3, r2
 8002bac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	4a1f      	ldr	r2, [pc, #124]	; (8002c30 <TIM_OC3_SetConfig+0xf4>)
 8002bb2:	4013      	ands	r3, r2
 8002bb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	4a1b      	ldr	r2, [pc, #108]	; (8002c28 <TIM_OC3_SetConfig+0xec>)
 8002bba:	4293      	cmp	r3, r2
 8002bbc:	d00b      	beq.n	8002bd6 <TIM_OC3_SetConfig+0x9a>
 8002bbe:	687b      	ldr	r3, [r7, #4]
 8002bc0:	4a1c      	ldr	r2, [pc, #112]	; (8002c34 <TIM_OC3_SetConfig+0xf8>)
 8002bc2:	4293      	cmp	r3, r2
 8002bc4:	d007      	beq.n	8002bd6 <TIM_OC3_SetConfig+0x9a>
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	4a1b      	ldr	r2, [pc, #108]	; (8002c38 <TIM_OC3_SetConfig+0xfc>)
 8002bca:	4293      	cmp	r3, r2
 8002bcc:	d003      	beq.n	8002bd6 <TIM_OC3_SetConfig+0x9a>
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	4a1a      	ldr	r2, [pc, #104]	; (8002c3c <TIM_OC3_SetConfig+0x100>)
 8002bd2:	4293      	cmp	r3, r2
 8002bd4:	d113      	bne.n	8002bfe <TIM_OC3_SetConfig+0xc2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002bd6:	693b      	ldr	r3, [r7, #16]
 8002bd8:	4a19      	ldr	r2, [pc, #100]	; (8002c40 <TIM_OC3_SetConfig+0x104>)
 8002bda:	4013      	ands	r3, r2
 8002bdc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002bde:	693b      	ldr	r3, [r7, #16]
 8002be0:	4a18      	ldr	r2, [pc, #96]	; (8002c44 <TIM_OC3_SetConfig+0x108>)
 8002be2:	4013      	ands	r3, r2
 8002be4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002be6:	683b      	ldr	r3, [r7, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	011b      	lsls	r3, r3, #4
 8002bec:	693a      	ldr	r2, [r7, #16]
 8002bee:	4313      	orrs	r3, r2
 8002bf0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	699b      	ldr	r3, [r3, #24]
 8002bf6:	011b      	lsls	r3, r3, #4
 8002bf8:	693a      	ldr	r2, [r7, #16]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	693a      	ldr	r2, [r7, #16]
 8002c02:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	68fa      	ldr	r2, [r7, #12]
 8002c08:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	697a      	ldr	r2, [r7, #20]
 8002c16:	621a      	str	r2, [r3, #32]
}
 8002c18:	46c0      	nop			; (mov r8, r8)
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	b006      	add	sp, #24
 8002c1e:	bd80      	pop	{r7, pc}
 8002c20:	fffffeff 	.word	0xfffffeff
 8002c24:	fffffdff 	.word	0xfffffdff
 8002c28:	40012c00 	.word	0x40012c00
 8002c2c:	fffff7ff 	.word	0xfffff7ff
 8002c30:	fffffbff 	.word	0xfffffbff
 8002c34:	40014000 	.word	0x40014000
 8002c38:	40014400 	.word	0x40014400
 8002c3c:	40014800 	.word	0x40014800
 8002c40:	ffffefff 	.word	0xffffefff
 8002c44:	ffffdfff 	.word	0xffffdfff

08002c48 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b086      	sub	sp, #24
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
 8002c50:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a1b      	ldr	r3, [r3, #32]
 8002c56:	4a28      	ldr	r2, [pc, #160]	; (8002cf8 <TIM_OC4_SetConfig+0xb0>)
 8002c58:	401a      	ands	r2, r3
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	685b      	ldr	r3, [r3, #4]
 8002c68:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	69db      	ldr	r3, [r3, #28]
 8002c6e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	4a22      	ldr	r2, [pc, #136]	; (8002cfc <TIM_OC4_SetConfig+0xb4>)
 8002c74:	4013      	ands	r3, r2
 8002c76:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002c78:	68fb      	ldr	r3, [r7, #12]
 8002c7a:	4a21      	ldr	r2, [pc, #132]	; (8002d00 <TIM_OC4_SetConfig+0xb8>)
 8002c7c:	4013      	ands	r3, r2
 8002c7e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	021b      	lsls	r3, r3, #8
 8002c86:	68fa      	ldr	r2, [r7, #12]
 8002c88:	4313      	orrs	r3, r2
 8002c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002c8c:	693b      	ldr	r3, [r7, #16]
 8002c8e:	4a1d      	ldr	r2, [pc, #116]	; (8002d04 <TIM_OC4_SetConfig+0xbc>)
 8002c90:	4013      	ands	r3, r2
 8002c92:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002c94:	683b      	ldr	r3, [r7, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	031b      	lsls	r3, r3, #12
 8002c9a:	693a      	ldr	r2, [r7, #16]
 8002c9c:	4313      	orrs	r3, r2
 8002c9e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	4a19      	ldr	r2, [pc, #100]	; (8002d08 <TIM_OC4_SetConfig+0xc0>)
 8002ca4:	4293      	cmp	r3, r2
 8002ca6:	d00b      	beq.n	8002cc0 <TIM_OC4_SetConfig+0x78>
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	4a18      	ldr	r2, [pc, #96]	; (8002d0c <TIM_OC4_SetConfig+0xc4>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d007      	beq.n	8002cc0 <TIM_OC4_SetConfig+0x78>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	4a17      	ldr	r2, [pc, #92]	; (8002d10 <TIM_OC4_SetConfig+0xc8>)
 8002cb4:	4293      	cmp	r3, r2
 8002cb6:	d003      	beq.n	8002cc0 <TIM_OC4_SetConfig+0x78>
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	4a16      	ldr	r2, [pc, #88]	; (8002d14 <TIM_OC4_SetConfig+0xcc>)
 8002cbc:	4293      	cmp	r3, r2
 8002cbe:	d109      	bne.n	8002cd4 <TIM_OC4_SetConfig+0x8c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002cc0:	697b      	ldr	r3, [r7, #20]
 8002cc2:	4a15      	ldr	r2, [pc, #84]	; (8002d18 <TIM_OC4_SetConfig+0xd0>)
 8002cc4:	4013      	ands	r3, r2
 8002cc6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002cc8:	683b      	ldr	r3, [r7, #0]
 8002cca:	695b      	ldr	r3, [r3, #20]
 8002ccc:	019b      	lsls	r3, r3, #6
 8002cce:	697a      	ldr	r2, [r7, #20]
 8002cd0:	4313      	orrs	r3, r2
 8002cd2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	697a      	ldr	r2, [r7, #20]
 8002cd8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68fa      	ldr	r2, [r7, #12]
 8002cde:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	685a      	ldr	r2, [r3, #4]
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	693a      	ldr	r2, [r7, #16]
 8002cec:	621a      	str	r2, [r3, #32]
}
 8002cee:	46c0      	nop			; (mov r8, r8)
 8002cf0:	46bd      	mov	sp, r7
 8002cf2:	b006      	add	sp, #24
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	46c0      	nop			; (mov r8, r8)
 8002cf8:	ffffefff 	.word	0xffffefff
 8002cfc:	ffff8fff 	.word	0xffff8fff
 8002d00:	fffffcff 	.word	0xfffffcff
 8002d04:	ffffdfff 	.word	0xffffdfff
 8002d08:	40012c00 	.word	0x40012c00
 8002d0c:	40014000 	.word	0x40014000
 8002d10:	40014400 	.word	0x40014400
 8002d14:	40014800 	.word	0x40014800
 8002d18:	ffffbfff 	.word	0xffffbfff

08002d1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b086      	sub	sp, #24
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	60f8      	str	r0, [r7, #12]
 8002d24:	60b9      	str	r1, [r7, #8]
 8002d26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	6a1b      	ldr	r3, [r3, #32]
 8002d2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002d2e:	68fb      	ldr	r3, [r7, #12]
 8002d30:	6a1b      	ldr	r3, [r3, #32]
 8002d32:	2201      	movs	r2, #1
 8002d34:	4393      	bics	r3, r2
 8002d36:	001a      	movs	r2, r3
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002d42:	693b      	ldr	r3, [r7, #16]
 8002d44:	22f0      	movs	r2, #240	; 0xf0
 8002d46:	4393      	bics	r3, r2
 8002d48:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	011b      	lsls	r3, r3, #4
 8002d4e:	693a      	ldr	r2, [r7, #16]
 8002d50:	4313      	orrs	r3, r2
 8002d52:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002d54:	697b      	ldr	r3, [r7, #20]
 8002d56:	220a      	movs	r2, #10
 8002d58:	4393      	bics	r3, r2
 8002d5a:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002d5c:	697a      	ldr	r2, [r7, #20]
 8002d5e:	68bb      	ldr	r3, [r7, #8]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	693a      	ldr	r2, [r7, #16]
 8002d68:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	697a      	ldr	r2, [r7, #20]
 8002d6e:	621a      	str	r2, [r3, #32]
}
 8002d70:	46c0      	nop			; (mov r8, r8)
 8002d72:	46bd      	mov	sp, r7
 8002d74:	b006      	add	sp, #24
 8002d76:	bd80      	pop	{r7, pc}

08002d78 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002d78:	b580      	push	{r7, lr}
 8002d7a:	b086      	sub	sp, #24
 8002d7c:	af00      	add	r7, sp, #0
 8002d7e:	60f8      	str	r0, [r7, #12]
 8002d80:	60b9      	str	r1, [r7, #8]
 8002d82:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002d84:	68fb      	ldr	r3, [r7, #12]
 8002d86:	6a1b      	ldr	r3, [r3, #32]
 8002d88:	2210      	movs	r2, #16
 8002d8a:	4393      	bics	r3, r2
 8002d8c:	001a      	movs	r2, r3
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	699b      	ldr	r3, [r3, #24]
 8002d96:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6a1b      	ldr	r3, [r3, #32]
 8002d9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002d9e:	697b      	ldr	r3, [r7, #20]
 8002da0:	4a0d      	ldr	r2, [pc, #52]	; (8002dd8 <TIM_TI2_ConfigInputStage+0x60>)
 8002da2:	4013      	ands	r3, r2
 8002da4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	031b      	lsls	r3, r3, #12
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	22a0      	movs	r2, #160	; 0xa0
 8002db4:	4393      	bics	r3, r2
 8002db6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002db8:	68bb      	ldr	r3, [r7, #8]
 8002dba:	011b      	lsls	r3, r3, #4
 8002dbc:	693a      	ldr	r2, [r7, #16]
 8002dbe:	4313      	orrs	r3, r2
 8002dc0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	697a      	ldr	r2, [r7, #20]
 8002dc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002dc8:	68fb      	ldr	r3, [r7, #12]
 8002dca:	693a      	ldr	r2, [r7, #16]
 8002dcc:	621a      	str	r2, [r3, #32]
}
 8002dce:	46c0      	nop			; (mov r8, r8)
 8002dd0:	46bd      	mov	sp, r7
 8002dd2:	b006      	add	sp, #24
 8002dd4:	bd80      	pop	{r7, pc}
 8002dd6:	46c0      	nop			; (mov r8, r8)
 8002dd8:	ffff0fff 	.word	0xffff0fff

08002ddc <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
 8002de4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	689b      	ldr	r3, [r3, #8]
 8002dea:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	2270      	movs	r2, #112	; 0x70
 8002df0:	4393      	bics	r3, r2
 8002df2:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002df4:	683a      	ldr	r2, [r7, #0]
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	2207      	movs	r2, #7
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	68fa      	ldr	r2, [r7, #12]
 8002e04:	609a      	str	r2, [r3, #8]
}
 8002e06:	46c0      	nop			; (mov r8, r8)
 8002e08:	46bd      	mov	sp, r7
 8002e0a:	b004      	add	sp, #16
 8002e0c:	bd80      	pop	{r7, pc}
	...

08002e10 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002e10:	b580      	push	{r7, lr}
 8002e12:	b086      	sub	sp, #24
 8002e14:	af00      	add	r7, sp, #0
 8002e16:	60f8      	str	r0, [r7, #12]
 8002e18:	60b9      	str	r1, [r7, #8]
 8002e1a:	607a      	str	r2, [r7, #4]
 8002e1c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e24:	697b      	ldr	r3, [r7, #20]
 8002e26:	4a09      	ldr	r2, [pc, #36]	; (8002e4c <TIM_ETR_SetConfig+0x3c>)
 8002e28:	4013      	ands	r3, r2
 8002e2a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002e2c:	683b      	ldr	r3, [r7, #0]
 8002e2e:	021a      	lsls	r2, r3, #8
 8002e30:	687b      	ldr	r3, [r7, #4]
 8002e32:	431a      	orrs	r2, r3
 8002e34:	68bb      	ldr	r3, [r7, #8]
 8002e36:	4313      	orrs	r3, r2
 8002e38:	697a      	ldr	r2, [r7, #20]
 8002e3a:	4313      	orrs	r3, r2
 8002e3c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	697a      	ldr	r2, [r7, #20]
 8002e42:	609a      	str	r2, [r3, #8]
}
 8002e44:	46c0      	nop			; (mov r8, r8)
 8002e46:	46bd      	mov	sp, r7
 8002e48:	b006      	add	sp, #24
 8002e4a:	bd80      	pop	{r7, pc}
 8002e4c:	ffff00ff 	.word	0xffff00ff

08002e50 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
 8002e58:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	223c      	movs	r2, #60	; 0x3c
 8002e5e:	5c9b      	ldrb	r3, [r3, r2]
 8002e60:	2b01      	cmp	r3, #1
 8002e62:	d101      	bne.n	8002e68 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002e64:	2302      	movs	r3, #2
 8002e66:	e047      	b.n	8002ef8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	223c      	movs	r2, #60	; 0x3c
 8002e6c:	2101      	movs	r1, #1
 8002e6e:	5499      	strb	r1, [r3, r2]

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	223d      	movs	r2, #61	; 0x3d
 8002e74:	2102      	movs	r1, #2
 8002e76:	5499      	strb	r1, [r3, r2]

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	681b      	ldr	r3, [r3, #0]
 8002e7c:	685b      	ldr	r3, [r3, #4]
 8002e7e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	689b      	ldr	r3, [r3, #8]
 8002e86:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	2270      	movs	r2, #112	; 0x70
 8002e8c:	4393      	bics	r3, r2
 8002e8e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	68fa      	ldr	r2, [r7, #12]
 8002e96:	4313      	orrs	r3, r2
 8002e98:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	68fa      	ldr	r2, [r7, #12]
 8002ea0:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	681b      	ldr	r3, [r3, #0]
 8002ea6:	4a16      	ldr	r2, [pc, #88]	; (8002f00 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8002ea8:	4293      	cmp	r3, r2
 8002eaa:	d00f      	beq.n	8002ecc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681a      	ldr	r2, [r3, #0]
 8002eb0:	2380      	movs	r3, #128	; 0x80
 8002eb2:	05db      	lsls	r3, r3, #23
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d009      	beq.n	8002ecc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	4a11      	ldr	r2, [pc, #68]	; (8002f04 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8002ebe:	4293      	cmp	r3, r2
 8002ec0:	d004      	beq.n	8002ecc <HAL_TIMEx_MasterConfigSynchronization+0x7c>
 8002ec2:	687b      	ldr	r3, [r7, #4]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	4a10      	ldr	r2, [pc, #64]	; (8002f08 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8002ec8:	4293      	cmp	r3, r2
 8002eca:	d10c      	bne.n	8002ee6 <HAL_TIMEx_MasterConfigSynchronization+0x96>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002ecc:	68bb      	ldr	r3, [r7, #8]
 8002ece:	2280      	movs	r2, #128	; 0x80
 8002ed0:	4393      	bics	r3, r2
 8002ed2:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	68ba      	ldr	r2, [r7, #8]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	68ba      	ldr	r2, [r7, #8]
 8002ee4:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	223d      	movs	r2, #61	; 0x3d
 8002eea:	2101      	movs	r1, #1
 8002eec:	5499      	strb	r1, [r3, r2]

  __HAL_UNLOCK(htim);
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	223c      	movs	r2, #60	; 0x3c
 8002ef2:	2100      	movs	r1, #0
 8002ef4:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002ef6:	2300      	movs	r3, #0
}
 8002ef8:	0018      	movs	r0, r3
 8002efa:	46bd      	mov	sp, r7
 8002efc:	b004      	add	sp, #16
 8002efe:	bd80      	pop	{r7, pc}
 8002f00:	40012c00 	.word	0x40012c00
 8002f04:	40000400 	.word	0x40000400
 8002f08:	40014000 	.word	0x40014000

08002f0c <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	b084      	sub	sp, #16
 8002f10:	af00      	add	r7, sp, #0
 8002f12:	6078      	str	r0, [r7, #4]
 8002f14:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8002f16:	2300      	movs	r3, #0
 8002f18:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	223c      	movs	r2, #60	; 0x3c
 8002f1e:	5c9b      	ldrb	r3, [r3, r2]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d101      	bne.n	8002f28 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8002f24:	2302      	movs	r3, #2
 8002f26:	e03e      	b.n	8002fa6 <HAL_TIMEx_ConfigBreakDeadTime+0x9a>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	223c      	movs	r2, #60	; 0x3c
 8002f2c:	2101      	movs	r1, #1
 8002f2e:	5499      	strb	r1, [r3, r2]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	22ff      	movs	r2, #255	; 0xff
 8002f34:	4393      	bics	r3, r2
 8002f36:	001a      	movs	r2, r3
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
 8002f3c:	4313      	orrs	r3, r2
 8002f3e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8002f40:	68fb      	ldr	r3, [r7, #12]
 8002f42:	4a1b      	ldr	r2, [pc, #108]	; (8002fb0 <HAL_TIMEx_ConfigBreakDeadTime+0xa4>)
 8002f44:	401a      	ands	r2, r3
 8002f46:	683b      	ldr	r3, [r7, #0]
 8002f48:	689b      	ldr	r3, [r3, #8]
 8002f4a:	4313      	orrs	r3, r2
 8002f4c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	4a18      	ldr	r2, [pc, #96]	; (8002fb4 <HAL_TIMEx_ConfigBreakDeadTime+0xa8>)
 8002f52:	401a      	ands	r2, r3
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	685b      	ldr	r3, [r3, #4]
 8002f58:	4313      	orrs	r3, r2
 8002f5a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	4a16      	ldr	r2, [pc, #88]	; (8002fb8 <HAL_TIMEx_ConfigBreakDeadTime+0xac>)
 8002f60:	401a      	ands	r2, r3
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4313      	orrs	r3, r2
 8002f68:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	4a13      	ldr	r2, [pc, #76]	; (8002fbc <HAL_TIMEx_ConfigBreakDeadTime+0xb0>)
 8002f6e:	401a      	ands	r2, r3
 8002f70:	683b      	ldr	r3, [r7, #0]
 8002f72:	691b      	ldr	r3, [r3, #16]
 8002f74:	4313      	orrs	r3, r2
 8002f76:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	4a11      	ldr	r2, [pc, #68]	; (8002fc0 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>)
 8002f7c:	401a      	ands	r2, r3
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	695b      	ldr	r3, [r3, #20]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	4a0e      	ldr	r2, [pc, #56]	; (8002fc4 <HAL_TIMEx_ConfigBreakDeadTime+0xb8>)
 8002f8a:	401a      	ands	r2, r3
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	69db      	ldr	r3, [r3, #28]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	68fa      	ldr	r2, [r7, #12]
 8002f9a:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	223c      	movs	r2, #60	; 0x3c
 8002fa0:	2100      	movs	r1, #0
 8002fa2:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002fa4:	2300      	movs	r3, #0
}
 8002fa6:	0018      	movs	r0, r3
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	b004      	add	sp, #16
 8002fac:	bd80      	pop	{r7, pc}
 8002fae:	46c0      	nop			; (mov r8, r8)
 8002fb0:	fffffcff 	.word	0xfffffcff
 8002fb4:	fffffbff 	.word	0xfffffbff
 8002fb8:	fffff7ff 	.word	0xfffff7ff
 8002fbc:	ffffefff 	.word	0xffffefff
 8002fc0:	ffffdfff 	.word	0xffffdfff
 8002fc4:	ffffbfff 	.word	0xffffbfff

08002fc8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002fc8:	b580      	push	{r7, lr}
 8002fca:	b082      	sub	sp, #8
 8002fcc:	af00      	add	r7, sp, #0
 8002fce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d101      	bne.n	8002fda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002fd6:	2301      	movs	r3, #1
 8002fd8:	e044      	b.n	8003064 <HAL_UART_Init+0x9c>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d107      	bne.n	8002ff2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2274      	movs	r2, #116	; 0x74
 8002fe6:	2100      	movs	r1, #0
 8002fe8:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	0018      	movs	r0, r3
 8002fee:	f7fd fc91 	bl	8000914 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	2224      	movs	r2, #36	; 0x24
 8002ff6:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	681a      	ldr	r2, [r3, #0]
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	2101      	movs	r1, #1
 8003004:	438a      	bics	r2, r1
 8003006:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	0018      	movs	r0, r3
 800300c:	f000 f830 	bl	8003070 <UART_SetConfig>
 8003010:	0003      	movs	r3, r0
 8003012:	2b01      	cmp	r3, #1
 8003014:	d101      	bne.n	800301a <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 8003016:	2301      	movs	r3, #1
 8003018:	e024      	b.n	8003064 <HAL_UART_Init+0x9c>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800301e:	2b00      	cmp	r3, #0
 8003020:	d003      	beq.n	800302a <HAL_UART_Init+0x62>
  {
    UART_AdvFeatureConfig(huart);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	0018      	movs	r0, r3
 8003026:	f000 f9ab 	bl	8003380 <UART_AdvFeatureConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN (if LIN is supported) and CLKEN bits in the USART_CR2 register,
  - SCEN (if Smartcard is supported), HDSEL and IREN (if IrDA is supported)  bits in the USART_CR3 register.*/
#if defined (USART_CR2_LINEN)
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	685a      	ldr	r2, [r3, #4]
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	490d      	ldr	r1, [pc, #52]	; (800306c <HAL_UART_Init+0xa4>)
 8003036:	400a      	ands	r2, r1
 8003038:	605a      	str	r2, [r3, #4]
#else
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
#endif /* USART_CR2_LINEN */
#if defined (USART_CR3_SCEN)
#if defined (USART_CR3_IREN)
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	212a      	movs	r1, #42	; 0x2a
 8003046:	438a      	bics	r2, r1
 8003048:	609a      	str	r2, [r3, #8]
#else
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
#endif /* USART_CR3_IREN*/
#endif /* USART_CR3_SCEN */

  __HAL_UART_ENABLE(huart);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	2101      	movs	r1, #1
 8003056:	430a      	orrs	r2, r1
 8003058:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800305a:	687b      	ldr	r3, [r7, #4]
 800305c:	0018      	movs	r0, r3
 800305e:	f000 fa43 	bl	80034e8 <UART_CheckIdleState>
 8003062:	0003      	movs	r3, r0
}
 8003064:	0018      	movs	r0, r3
 8003066:	46bd      	mov	sp, r7
 8003068:	b002      	add	sp, #8
 800306a:	bd80      	pop	{r7, pc}
 800306c:	ffffb7ff 	.word	0xffffb7ff

08003070 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b088      	sub	sp, #32
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003078:	231e      	movs	r3, #30
 800307a:	18fb      	adds	r3, r7, r3
 800307c:	2200      	movs	r2, #0
 800307e:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	689a      	ldr	r2, [r3, #8]
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	691b      	ldr	r3, [r3, #16]
 8003088:	431a      	orrs	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	695b      	ldr	r3, [r3, #20]
 800308e:	431a      	orrs	r2, r3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	69db      	ldr	r3, [r3, #28]
 8003094:	4313      	orrs	r3, r2
 8003096:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	681b      	ldr	r3, [r3, #0]
 800309e:	4aaf      	ldr	r2, [pc, #700]	; (800335c <UART_SetConfig+0x2ec>)
 80030a0:	4013      	ands	r3, r2
 80030a2:	0019      	movs	r1, r3
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	697a      	ldr	r2, [r7, #20]
 80030aa:	430a      	orrs	r2, r1
 80030ac:	601a      	str	r2, [r3, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	685b      	ldr	r3, [r3, #4]
 80030b4:	4aaa      	ldr	r2, [pc, #680]	; (8003360 <UART_SetConfig+0x2f0>)
 80030b6:	4013      	ands	r3, r2
 80030b8:	0019      	movs	r1, r3
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	68da      	ldr	r2, [r3, #12]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	430a      	orrs	r2, r1
 80030c4:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	699b      	ldr	r3, [r3, #24]
 80030ca:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6a1b      	ldr	r3, [r3, #32]
 80030d0:	697a      	ldr	r2, [r7, #20]
 80030d2:	4313      	orrs	r3, r2
 80030d4:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	689b      	ldr	r3, [r3, #8]
 80030dc:	4aa1      	ldr	r2, [pc, #644]	; (8003364 <UART_SetConfig+0x2f4>)
 80030de:	4013      	ands	r3, r2
 80030e0:	0019      	movs	r1, r3
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	697a      	ldr	r2, [r7, #20]
 80030e8:	430a      	orrs	r2, r1
 80030ea:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	4a9d      	ldr	r2, [pc, #628]	; (8003368 <UART_SetConfig+0x2f8>)
 80030f2:	4293      	cmp	r3, r2
 80030f4:	d127      	bne.n	8003146 <UART_SetConfig+0xd6>
 80030f6:	4b9d      	ldr	r3, [pc, #628]	; (800336c <UART_SetConfig+0x2fc>)
 80030f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030fa:	2203      	movs	r2, #3
 80030fc:	4013      	ands	r3, r2
 80030fe:	2b03      	cmp	r3, #3
 8003100:	d00d      	beq.n	800311e <UART_SetConfig+0xae>
 8003102:	d81b      	bhi.n	800313c <UART_SetConfig+0xcc>
 8003104:	2b02      	cmp	r3, #2
 8003106:	d014      	beq.n	8003132 <UART_SetConfig+0xc2>
 8003108:	d818      	bhi.n	800313c <UART_SetConfig+0xcc>
 800310a:	2b00      	cmp	r3, #0
 800310c:	d002      	beq.n	8003114 <UART_SetConfig+0xa4>
 800310e:	2b01      	cmp	r3, #1
 8003110:	d00a      	beq.n	8003128 <UART_SetConfig+0xb8>
 8003112:	e013      	b.n	800313c <UART_SetConfig+0xcc>
 8003114:	231f      	movs	r3, #31
 8003116:	18fb      	adds	r3, r7, r3
 8003118:	2200      	movs	r2, #0
 800311a:	701a      	strb	r2, [r3, #0]
 800311c:	e065      	b.n	80031ea <UART_SetConfig+0x17a>
 800311e:	231f      	movs	r3, #31
 8003120:	18fb      	adds	r3, r7, r3
 8003122:	2202      	movs	r2, #2
 8003124:	701a      	strb	r2, [r3, #0]
 8003126:	e060      	b.n	80031ea <UART_SetConfig+0x17a>
 8003128:	231f      	movs	r3, #31
 800312a:	18fb      	adds	r3, r7, r3
 800312c:	2204      	movs	r2, #4
 800312e:	701a      	strb	r2, [r3, #0]
 8003130:	e05b      	b.n	80031ea <UART_SetConfig+0x17a>
 8003132:	231f      	movs	r3, #31
 8003134:	18fb      	adds	r3, r7, r3
 8003136:	2208      	movs	r2, #8
 8003138:	701a      	strb	r2, [r3, #0]
 800313a:	e056      	b.n	80031ea <UART_SetConfig+0x17a>
 800313c:	231f      	movs	r3, #31
 800313e:	18fb      	adds	r3, r7, r3
 8003140:	2210      	movs	r2, #16
 8003142:	701a      	strb	r2, [r3, #0]
 8003144:	e051      	b.n	80031ea <UART_SetConfig+0x17a>
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a89      	ldr	r2, [pc, #548]	; (8003370 <UART_SetConfig+0x300>)
 800314c:	4293      	cmp	r3, r2
 800314e:	d134      	bne.n	80031ba <UART_SetConfig+0x14a>
 8003150:	4b86      	ldr	r3, [pc, #536]	; (800336c <UART_SetConfig+0x2fc>)
 8003152:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003154:	23c0      	movs	r3, #192	; 0xc0
 8003156:	029b      	lsls	r3, r3, #10
 8003158:	4013      	ands	r3, r2
 800315a:	22c0      	movs	r2, #192	; 0xc0
 800315c:	0292      	lsls	r2, r2, #10
 800315e:	4293      	cmp	r3, r2
 8003160:	d017      	beq.n	8003192 <UART_SetConfig+0x122>
 8003162:	22c0      	movs	r2, #192	; 0xc0
 8003164:	0292      	lsls	r2, r2, #10
 8003166:	4293      	cmp	r3, r2
 8003168:	d822      	bhi.n	80031b0 <UART_SetConfig+0x140>
 800316a:	2280      	movs	r2, #128	; 0x80
 800316c:	0292      	lsls	r2, r2, #10
 800316e:	4293      	cmp	r3, r2
 8003170:	d019      	beq.n	80031a6 <UART_SetConfig+0x136>
 8003172:	2280      	movs	r2, #128	; 0x80
 8003174:	0292      	lsls	r2, r2, #10
 8003176:	4293      	cmp	r3, r2
 8003178:	d81a      	bhi.n	80031b0 <UART_SetConfig+0x140>
 800317a:	2b00      	cmp	r3, #0
 800317c:	d004      	beq.n	8003188 <UART_SetConfig+0x118>
 800317e:	2280      	movs	r2, #128	; 0x80
 8003180:	0252      	lsls	r2, r2, #9
 8003182:	4293      	cmp	r3, r2
 8003184:	d00a      	beq.n	800319c <UART_SetConfig+0x12c>
 8003186:	e013      	b.n	80031b0 <UART_SetConfig+0x140>
 8003188:	231f      	movs	r3, #31
 800318a:	18fb      	adds	r3, r7, r3
 800318c:	2200      	movs	r2, #0
 800318e:	701a      	strb	r2, [r3, #0]
 8003190:	e02b      	b.n	80031ea <UART_SetConfig+0x17a>
 8003192:	231f      	movs	r3, #31
 8003194:	18fb      	adds	r3, r7, r3
 8003196:	2202      	movs	r2, #2
 8003198:	701a      	strb	r2, [r3, #0]
 800319a:	e026      	b.n	80031ea <UART_SetConfig+0x17a>
 800319c:	231f      	movs	r3, #31
 800319e:	18fb      	adds	r3, r7, r3
 80031a0:	2204      	movs	r2, #4
 80031a2:	701a      	strb	r2, [r3, #0]
 80031a4:	e021      	b.n	80031ea <UART_SetConfig+0x17a>
 80031a6:	231f      	movs	r3, #31
 80031a8:	18fb      	adds	r3, r7, r3
 80031aa:	2208      	movs	r2, #8
 80031ac:	701a      	strb	r2, [r3, #0]
 80031ae:	e01c      	b.n	80031ea <UART_SetConfig+0x17a>
 80031b0:	231f      	movs	r3, #31
 80031b2:	18fb      	adds	r3, r7, r3
 80031b4:	2210      	movs	r2, #16
 80031b6:	701a      	strb	r2, [r3, #0]
 80031b8:	e017      	b.n	80031ea <UART_SetConfig+0x17a>
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	4a6d      	ldr	r2, [pc, #436]	; (8003374 <UART_SetConfig+0x304>)
 80031c0:	4293      	cmp	r3, r2
 80031c2:	d104      	bne.n	80031ce <UART_SetConfig+0x15e>
 80031c4:	231f      	movs	r3, #31
 80031c6:	18fb      	adds	r3, r7, r3
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
 80031cc:	e00d      	b.n	80031ea <UART_SetConfig+0x17a>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a69      	ldr	r2, [pc, #420]	; (8003378 <UART_SetConfig+0x308>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d104      	bne.n	80031e2 <UART_SetConfig+0x172>
 80031d8:	231f      	movs	r3, #31
 80031da:	18fb      	adds	r3, r7, r3
 80031dc:	2200      	movs	r2, #0
 80031de:	701a      	strb	r2, [r3, #0]
 80031e0:	e003      	b.n	80031ea <UART_SetConfig+0x17a>
 80031e2:	231f      	movs	r3, #31
 80031e4:	18fb      	adds	r3, r7, r3
 80031e6:	2210      	movs	r2, #16
 80031e8:	701a      	strb	r2, [r3, #0]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	69da      	ldr	r2, [r3, #28]
 80031ee:	2380      	movs	r3, #128	; 0x80
 80031f0:	021b      	lsls	r3, r3, #8
 80031f2:	429a      	cmp	r2, r3
 80031f4:	d15d      	bne.n	80032b2 <UART_SetConfig+0x242>
  {
    switch (clocksource)
 80031f6:	231f      	movs	r3, #31
 80031f8:	18fb      	adds	r3, r7, r3
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	2b08      	cmp	r3, #8
 80031fe:	d015      	beq.n	800322c <UART_SetConfig+0x1bc>
 8003200:	dc18      	bgt.n	8003234 <UART_SetConfig+0x1c4>
 8003202:	2b04      	cmp	r3, #4
 8003204:	d00d      	beq.n	8003222 <UART_SetConfig+0x1b2>
 8003206:	dc15      	bgt.n	8003234 <UART_SetConfig+0x1c4>
 8003208:	2b00      	cmp	r3, #0
 800320a:	d002      	beq.n	8003212 <UART_SetConfig+0x1a2>
 800320c:	2b02      	cmp	r3, #2
 800320e:	d005      	beq.n	800321c <UART_SetConfig+0x1ac>
 8003210:	e010      	b.n	8003234 <UART_SetConfig+0x1c4>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003212:	f7fe fbb1 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 8003216:	0003      	movs	r3, r0
 8003218:	61bb      	str	r3, [r7, #24]
        break;
 800321a:	e012      	b.n	8003242 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800321c:	4b57      	ldr	r3, [pc, #348]	; (800337c <UART_SetConfig+0x30c>)
 800321e:	61bb      	str	r3, [r7, #24]
        break;
 8003220:	e00f      	b.n	8003242 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003222:	f7fe fb1f 	bl	8001864 <HAL_RCC_GetSysClockFreq>
 8003226:	0003      	movs	r3, r0
 8003228:	61bb      	str	r3, [r7, #24]
        break;
 800322a:	e00a      	b.n	8003242 <UART_SetConfig+0x1d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800322c:	2380      	movs	r3, #128	; 0x80
 800322e:	021b      	lsls	r3, r3, #8
 8003230:	61bb      	str	r3, [r7, #24]
        break;
 8003232:	e006      	b.n	8003242 <UART_SetConfig+0x1d2>
      default:
        pclk = 0U;
 8003234:	2300      	movs	r3, #0
 8003236:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8003238:	231e      	movs	r3, #30
 800323a:	18fb      	adds	r3, r7, r3
 800323c:	2201      	movs	r2, #1
 800323e:	701a      	strb	r2, [r3, #0]
        break;
 8003240:	46c0      	nop			; (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003242:	69bb      	ldr	r3, [r7, #24]
 8003244:	2b00      	cmp	r3, #0
 8003246:	d100      	bne.n	800324a <UART_SetConfig+0x1da>
 8003248:	e07b      	b.n	8003342 <UART_SetConfig+0x2d2>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800324a:	69bb      	ldr	r3, [r7, #24]
 800324c:	005a      	lsls	r2, r3, #1
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	085b      	lsrs	r3, r3, #1
 8003254:	18d2      	adds	r2, r2, r3
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	0019      	movs	r1, r3
 800325c:	0010      	movs	r0, r2
 800325e:	f7fc ff53 	bl	8000108 <__udivsi3>
 8003262:	0003      	movs	r3, r0
 8003264:	b29b      	uxth	r3, r3
 8003266:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003268:	693b      	ldr	r3, [r7, #16]
 800326a:	2b0f      	cmp	r3, #15
 800326c:	d91c      	bls.n	80032a8 <UART_SetConfig+0x238>
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	2380      	movs	r3, #128	; 0x80
 8003272:	025b      	lsls	r3, r3, #9
 8003274:	429a      	cmp	r2, r3
 8003276:	d217      	bcs.n	80032a8 <UART_SetConfig+0x238>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003278:	693b      	ldr	r3, [r7, #16]
 800327a:	b29a      	uxth	r2, r3
 800327c:	200e      	movs	r0, #14
 800327e:	183b      	adds	r3, r7, r0
 8003280:	210f      	movs	r1, #15
 8003282:	438a      	bics	r2, r1
 8003284:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003286:	693b      	ldr	r3, [r7, #16]
 8003288:	085b      	lsrs	r3, r3, #1
 800328a:	b29b      	uxth	r3, r3
 800328c:	2207      	movs	r2, #7
 800328e:	4013      	ands	r3, r2
 8003290:	b299      	uxth	r1, r3
 8003292:	183b      	adds	r3, r7, r0
 8003294:	183a      	adds	r2, r7, r0
 8003296:	8812      	ldrh	r2, [r2, #0]
 8003298:	430a      	orrs	r2, r1
 800329a:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 800329c:	687b      	ldr	r3, [r7, #4]
 800329e:	681b      	ldr	r3, [r3, #0]
 80032a0:	183a      	adds	r2, r7, r0
 80032a2:	8812      	ldrh	r2, [r2, #0]
 80032a4:	60da      	str	r2, [r3, #12]
 80032a6:	e04c      	b.n	8003342 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 80032a8:	231e      	movs	r3, #30
 80032aa:	18fb      	adds	r3, r7, r3
 80032ac:	2201      	movs	r2, #1
 80032ae:	701a      	strb	r2, [r3, #0]
 80032b0:	e047      	b.n	8003342 <UART_SetConfig+0x2d2>
      }
    }
  }
  else
  {
    switch (clocksource)
 80032b2:	231f      	movs	r3, #31
 80032b4:	18fb      	adds	r3, r7, r3
 80032b6:	781b      	ldrb	r3, [r3, #0]
 80032b8:	2b08      	cmp	r3, #8
 80032ba:	d015      	beq.n	80032e8 <UART_SetConfig+0x278>
 80032bc:	dc18      	bgt.n	80032f0 <UART_SetConfig+0x280>
 80032be:	2b04      	cmp	r3, #4
 80032c0:	d00d      	beq.n	80032de <UART_SetConfig+0x26e>
 80032c2:	dc15      	bgt.n	80032f0 <UART_SetConfig+0x280>
 80032c4:	2b00      	cmp	r3, #0
 80032c6:	d002      	beq.n	80032ce <UART_SetConfig+0x25e>
 80032c8:	2b02      	cmp	r3, #2
 80032ca:	d005      	beq.n	80032d8 <UART_SetConfig+0x268>
 80032cc:	e010      	b.n	80032f0 <UART_SetConfig+0x280>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80032ce:	f7fe fb53 	bl	8001978 <HAL_RCC_GetPCLK1Freq>
 80032d2:	0003      	movs	r3, r0
 80032d4:	61bb      	str	r3, [r7, #24]
        break;
 80032d6:	e012      	b.n	80032fe <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80032d8:	4b28      	ldr	r3, [pc, #160]	; (800337c <UART_SetConfig+0x30c>)
 80032da:	61bb      	str	r3, [r7, #24]
        break;
 80032dc:	e00f      	b.n	80032fe <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80032de:	f7fe fac1 	bl	8001864 <HAL_RCC_GetSysClockFreq>
 80032e2:	0003      	movs	r3, r0
 80032e4:	61bb      	str	r3, [r7, #24]
        break;
 80032e6:	e00a      	b.n	80032fe <UART_SetConfig+0x28e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80032e8:	2380      	movs	r3, #128	; 0x80
 80032ea:	021b      	lsls	r3, r3, #8
 80032ec:	61bb      	str	r3, [r7, #24]
        break;
 80032ee:	e006      	b.n	80032fe <UART_SetConfig+0x28e>
      default:
        pclk = 0U;
 80032f0:	2300      	movs	r3, #0
 80032f2:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80032f4:	231e      	movs	r3, #30
 80032f6:	18fb      	adds	r3, r7, r3
 80032f8:	2201      	movs	r2, #1
 80032fa:	701a      	strb	r2, [r3, #0]
        break;
 80032fc:	46c0      	nop			; (mov r8, r8)
    }

    if (pclk != 0U)
 80032fe:	69bb      	ldr	r3, [r7, #24]
 8003300:	2b00      	cmp	r3, #0
 8003302:	d01e      	beq.n	8003342 <UART_SetConfig+0x2d2>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	085a      	lsrs	r2, r3, #1
 800330a:	69bb      	ldr	r3, [r7, #24]
 800330c:	18d2      	adds	r2, r2, r3
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	685b      	ldr	r3, [r3, #4]
 8003312:	0019      	movs	r1, r3
 8003314:	0010      	movs	r0, r2
 8003316:	f7fc fef7 	bl	8000108 <__udivsi3>
 800331a:	0003      	movs	r3, r0
 800331c:	b29b      	uxth	r3, r3
 800331e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	2b0f      	cmp	r3, #15
 8003324:	d909      	bls.n	800333a <UART_SetConfig+0x2ca>
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	2380      	movs	r3, #128	; 0x80
 800332a:	025b      	lsls	r3, r3, #9
 800332c:	429a      	cmp	r2, r3
 800332e:	d204      	bcs.n	800333a <UART_SetConfig+0x2ca>
      {
        huart->Instance->BRR = usartdiv;
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	693a      	ldr	r2, [r7, #16]
 8003336:	60da      	str	r2, [r3, #12]
 8003338:	e003      	b.n	8003342 <UART_SetConfig+0x2d2>
      }
      else
      {
        ret = HAL_ERROR;
 800333a:	231e      	movs	r3, #30
 800333c:	18fb      	adds	r3, r7, r3
 800333e:	2201      	movs	r2, #1
 8003340:	701a      	strb	r2, [r3, #0]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	2200      	movs	r2, #0
 8003346:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	2200      	movs	r2, #0
 800334c:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 800334e:	231e      	movs	r3, #30
 8003350:	18fb      	adds	r3, r7, r3
 8003352:	781b      	ldrb	r3, [r3, #0]
}
 8003354:	0018      	movs	r0, r3
 8003356:	46bd      	mov	sp, r7
 8003358:	b008      	add	sp, #32
 800335a:	bd80      	pop	{r7, pc}
 800335c:	efff69f3 	.word	0xefff69f3
 8003360:	ffffcfff 	.word	0xffffcfff
 8003364:	fffff4ff 	.word	0xfffff4ff
 8003368:	40013800 	.word	0x40013800
 800336c:	40021000 	.word	0x40021000
 8003370:	40004400 	.word	0x40004400
 8003374:	40004800 	.word	0x40004800
 8003378:	40004c00 	.word	0x40004c00
 800337c:	007a1200 	.word	0x007a1200

08003380 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003380:	b580      	push	{r7, lr}
 8003382:	b082      	sub	sp, #8
 8003384:	af00      	add	r7, sp, #0
 8003386:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800338c:	2201      	movs	r2, #1
 800338e:	4013      	ands	r3, r2
 8003390:	d00b      	beq.n	80033aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	685b      	ldr	r3, [r3, #4]
 8003398:	4a4a      	ldr	r2, [pc, #296]	; (80034c4 <UART_AdvFeatureConfig+0x144>)
 800339a:	4013      	ands	r3, r2
 800339c:	0019      	movs	r1, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	430a      	orrs	r2, r1
 80033a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ae:	2202      	movs	r2, #2
 80033b0:	4013      	ands	r3, r2
 80033b2:	d00b      	beq.n	80033cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	685b      	ldr	r3, [r3, #4]
 80033ba:	4a43      	ldr	r2, [pc, #268]	; (80034c8 <UART_AdvFeatureConfig+0x148>)
 80033bc:	4013      	ands	r3, r2
 80033be:	0019      	movs	r1, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	430a      	orrs	r2, r1
 80033ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d0:	2204      	movs	r2, #4
 80033d2:	4013      	ands	r3, r2
 80033d4:	d00b      	beq.n	80033ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	685b      	ldr	r3, [r3, #4]
 80033dc:	4a3b      	ldr	r2, [pc, #236]	; (80034cc <UART_AdvFeatureConfig+0x14c>)
 80033de:	4013      	ands	r3, r2
 80033e0:	0019      	movs	r1, r3
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	681b      	ldr	r3, [r3, #0]
 80033ea:	430a      	orrs	r2, r1
 80033ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033f2:	2208      	movs	r2, #8
 80033f4:	4013      	ands	r3, r2
 80033f6:	d00b      	beq.n	8003410 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	685b      	ldr	r3, [r3, #4]
 80033fe:	4a34      	ldr	r2, [pc, #208]	; (80034d0 <UART_AdvFeatureConfig+0x150>)
 8003400:	4013      	ands	r3, r2
 8003402:	0019      	movs	r1, r3
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	430a      	orrs	r2, r1
 800340e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003414:	2210      	movs	r2, #16
 8003416:	4013      	ands	r3, r2
 8003418:	d00b      	beq.n	8003432 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	689b      	ldr	r3, [r3, #8]
 8003420:	4a2c      	ldr	r2, [pc, #176]	; (80034d4 <UART_AdvFeatureConfig+0x154>)
 8003422:	4013      	ands	r3, r2
 8003424:	0019      	movs	r1, r3
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	430a      	orrs	r2, r1
 8003430:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003436:	2220      	movs	r2, #32
 8003438:	4013      	ands	r3, r2
 800343a:	d00b      	beq.n	8003454 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	689b      	ldr	r3, [r3, #8]
 8003442:	4a25      	ldr	r2, [pc, #148]	; (80034d8 <UART_AdvFeatureConfig+0x158>)
 8003444:	4013      	ands	r3, r2
 8003446:	0019      	movs	r1, r3
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	430a      	orrs	r2, r1
 8003452:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003458:	2240      	movs	r2, #64	; 0x40
 800345a:	4013      	ands	r3, r2
 800345c:	d01d      	beq.n	800349a <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a1d      	ldr	r2, [pc, #116]	; (80034dc <UART_AdvFeatureConfig+0x15c>)
 8003466:	4013      	ands	r3, r2
 8003468:	0019      	movs	r1, r3
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	681b      	ldr	r3, [r3, #0]
 8003472:	430a      	orrs	r2, r1
 8003474:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800347a:	2380      	movs	r3, #128	; 0x80
 800347c:	035b      	lsls	r3, r3, #13
 800347e:	429a      	cmp	r2, r3
 8003480:	d10b      	bne.n	800349a <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	685b      	ldr	r3, [r3, #4]
 8003488:	4a15      	ldr	r2, [pc, #84]	; (80034e0 <UART_AdvFeatureConfig+0x160>)
 800348a:	4013      	ands	r3, r2
 800348c:	0019      	movs	r1, r3
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003492:	687b      	ldr	r3, [r7, #4]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	430a      	orrs	r2, r1
 8003498:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349e:	2280      	movs	r2, #128	; 0x80
 80034a0:	4013      	ands	r3, r2
 80034a2:	d00b      	beq.n	80034bc <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	685b      	ldr	r3, [r3, #4]
 80034aa:	4a0e      	ldr	r2, [pc, #56]	; (80034e4 <UART_AdvFeatureConfig+0x164>)
 80034ac:	4013      	ands	r3, r2
 80034ae:	0019      	movs	r1, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	430a      	orrs	r2, r1
 80034ba:	605a      	str	r2, [r3, #4]
  }
}
 80034bc:	46c0      	nop			; (mov r8, r8)
 80034be:	46bd      	mov	sp, r7
 80034c0:	b002      	add	sp, #8
 80034c2:	bd80      	pop	{r7, pc}
 80034c4:	fffdffff 	.word	0xfffdffff
 80034c8:	fffeffff 	.word	0xfffeffff
 80034cc:	fffbffff 	.word	0xfffbffff
 80034d0:	ffff7fff 	.word	0xffff7fff
 80034d4:	ffffefff 	.word	0xffffefff
 80034d8:	ffffdfff 	.word	0xffffdfff
 80034dc:	ffefffff 	.word	0xffefffff
 80034e0:	ff9fffff 	.word	0xff9fffff
 80034e4:	fff7ffff 	.word	0xfff7ffff

080034e8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b086      	sub	sp, #24
 80034ec:	af02      	add	r7, sp, #8
 80034ee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	2280      	movs	r2, #128	; 0x80
 80034f4:	2100      	movs	r1, #0
 80034f6:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80034f8:	f7fd fadc 	bl	8000ab4 <HAL_GetTick>
 80034fc:	0003      	movs	r3, r0
 80034fe:	60fb      	str	r3, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2208      	movs	r2, #8
 8003508:	4013      	ands	r3, r2
 800350a:	2b08      	cmp	r3, #8
 800350c:	d10c      	bne.n	8003528 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	2280      	movs	r2, #128	; 0x80
 8003512:	0391      	lsls	r1, r2, #14
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	4a17      	ldr	r2, [pc, #92]	; (8003574 <UART_CheckIdleState+0x8c>)
 8003518:	9200      	str	r2, [sp, #0]
 800351a:	2200      	movs	r2, #0
 800351c:	f000 f82c 	bl	8003578 <UART_WaitOnFlagUntilTimeout>
 8003520:	1e03      	subs	r3, r0, #0
 8003522:	d001      	beq.n	8003528 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003524:	2303      	movs	r3, #3
 8003526:	e021      	b.n	800356c <UART_CheckIdleState+0x84>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	2204      	movs	r2, #4
 8003530:	4013      	ands	r3, r2
 8003532:	2b04      	cmp	r3, #4
 8003534:	d10c      	bne.n	8003550 <UART_CheckIdleState+0x68>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	2280      	movs	r2, #128	; 0x80
 800353a:	03d1      	lsls	r1, r2, #15
 800353c:	6878      	ldr	r0, [r7, #4]
 800353e:	4a0d      	ldr	r2, [pc, #52]	; (8003574 <UART_CheckIdleState+0x8c>)
 8003540:	9200      	str	r2, [sp, #0]
 8003542:	2200      	movs	r2, #0
 8003544:	f000 f818 	bl	8003578 <UART_WaitOnFlagUntilTimeout>
 8003548:	1e03      	subs	r3, r0, #0
 800354a:	d001      	beq.n	8003550 <UART_CheckIdleState+0x68>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 800354c:	2303      	movs	r3, #3
 800354e:	e00d      	b.n	800356c <UART_CheckIdleState+0x84>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2220      	movs	r2, #32
 8003554:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	2220      	movs	r2, #32
 800355a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800355c:	687b      	ldr	r3, [r7, #4]
 800355e:	2200      	movs	r2, #0
 8003560:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	2274      	movs	r2, #116	; 0x74
 8003566:	2100      	movs	r1, #0
 8003568:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800356a:	2300      	movs	r3, #0
}
 800356c:	0018      	movs	r0, r3
 800356e:	46bd      	mov	sp, r7
 8003570:	b004      	add	sp, #16
 8003572:	bd80      	pop	{r7, pc}
 8003574:	01ffffff 	.word	0x01ffffff

08003578 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b094      	sub	sp, #80	; 0x50
 800357c:	af00      	add	r7, sp, #0
 800357e:	60f8      	str	r0, [r7, #12]
 8003580:	60b9      	str	r1, [r7, #8]
 8003582:	603b      	str	r3, [r7, #0]
 8003584:	1dfb      	adds	r3, r7, #7
 8003586:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003588:	e0a3      	b.n	80036d2 <UART_WaitOnFlagUntilTimeout+0x15a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800358a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800358c:	3301      	adds	r3, #1
 800358e:	d100      	bne.n	8003592 <UART_WaitOnFlagUntilTimeout+0x1a>
 8003590:	e09f      	b.n	80036d2 <UART_WaitOnFlagUntilTimeout+0x15a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003592:	f7fd fa8f 	bl	8000ab4 <HAL_GetTick>
 8003596:	0002      	movs	r2, r0
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	1ad3      	subs	r3, r2, r3
 800359c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800359e:	429a      	cmp	r2, r3
 80035a0:	d302      	bcc.n	80035a8 <UART_WaitOnFlagUntilTimeout+0x30>
 80035a2:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d13d      	bne.n	8003624 <UART_WaitOnFlagUntilTimeout+0xac>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035a8:	f3ef 8310 	mrs	r3, PRIMASK
 80035ac:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 80035ae:	6abb      	ldr	r3, [r7, #40]	; 0x28
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80035b0:	647b      	str	r3, [r7, #68]	; 0x44
 80035b2:	2301      	movs	r3, #1
 80035b4:	62fb      	str	r3, [r7, #44]	; 0x2c
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80035b8:	f383 8810 	msr	PRIMASK, r3
}
 80035bc:	46c0      	nop			; (mov r8, r8)
 80035be:	68fb      	ldr	r3, [r7, #12]
 80035c0:	681b      	ldr	r3, [r3, #0]
 80035c2:	681a      	ldr	r2, [r3, #0]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	494c      	ldr	r1, [pc, #304]	; (80036fc <UART_WaitOnFlagUntilTimeout+0x184>)
 80035ca:	400a      	ands	r2, r1
 80035cc:	601a      	str	r2, [r3, #0]
 80035ce:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80035d0:	633b      	str	r3, [r7, #48]	; 0x30
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80035d4:	f383 8810 	msr	PRIMASK, r3
}
 80035d8:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80035da:	f3ef 8310 	mrs	r3, PRIMASK
 80035de:	637b      	str	r3, [r7, #52]	; 0x34
  return(result);
 80035e0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80035e2:	643b      	str	r3, [r7, #64]	; 0x40
 80035e4:	2301      	movs	r3, #1
 80035e6:	63bb      	str	r3, [r7, #56]	; 0x38
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80035e8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80035ea:	f383 8810 	msr	PRIMASK, r3
}
 80035ee:	46c0      	nop			; (mov r8, r8)
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	689a      	ldr	r2, [r3, #8]
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	2101      	movs	r1, #1
 80035fc:	438a      	bics	r2, r1
 80035fe:	609a      	str	r2, [r3, #8]
 8003600:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003602:	63fb      	str	r3, [r7, #60]	; 0x3c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003604:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003606:	f383 8810 	msr	PRIMASK, r3
}
 800360a:	46c0      	nop			; (mov r8, r8)

        huart->gState = HAL_UART_STATE_READY;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	2220      	movs	r2, #32
 8003610:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2220      	movs	r2, #32
 8003616:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	2274      	movs	r2, #116	; 0x74
 800361c:	2100      	movs	r1, #0
 800361e:	5499      	strb	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	e067      	b.n	80036f4 <UART_WaitOnFlagUntilTimeout+0x17c>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	681b      	ldr	r3, [r3, #0]
 800362a:	2204      	movs	r2, #4
 800362c:	4013      	ands	r3, r2
 800362e:	d050      	beq.n	80036d2 <UART_WaitOnFlagUntilTimeout+0x15a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	69da      	ldr	r2, [r3, #28]
 8003636:	2380      	movs	r3, #128	; 0x80
 8003638:	011b      	lsls	r3, r3, #4
 800363a:	401a      	ands	r2, r3
 800363c:	2380      	movs	r3, #128	; 0x80
 800363e:	011b      	lsls	r3, r3, #4
 8003640:	429a      	cmp	r2, r3
 8003642:	d146      	bne.n	80036d2 <UART_WaitOnFlagUntilTimeout+0x15a>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003644:	68fb      	ldr	r3, [r7, #12]
 8003646:	681b      	ldr	r3, [r3, #0]
 8003648:	2280      	movs	r2, #128	; 0x80
 800364a:	0112      	lsls	r2, r2, #4
 800364c:	621a      	str	r2, [r3, #32]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800364e:	f3ef 8310 	mrs	r3, PRIMASK
 8003652:	613b      	str	r3, [r7, #16]
  return(result);
 8003654:	693b      	ldr	r3, [r7, #16]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8003656:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003658:	2301      	movs	r3, #1
 800365a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800365c:	697b      	ldr	r3, [r7, #20]
 800365e:	f383 8810 	msr	PRIMASK, r3
}
 8003662:	46c0      	nop			; (mov r8, r8)
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	681b      	ldr	r3, [r3, #0]
 8003668:	681a      	ldr	r2, [r3, #0]
 800366a:	68fb      	ldr	r3, [r7, #12]
 800366c:	681b      	ldr	r3, [r3, #0]
 800366e:	4923      	ldr	r1, [pc, #140]	; (80036fc <UART_WaitOnFlagUntilTimeout+0x184>)
 8003670:	400a      	ands	r2, r1
 8003672:	601a      	str	r2, [r3, #0]
 8003674:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003676:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003678:	69bb      	ldr	r3, [r7, #24]
 800367a:	f383 8810 	msr	PRIMASK, r3
}
 800367e:	46c0      	nop			; (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8003680:	f3ef 8310 	mrs	r3, PRIMASK
 8003684:	61fb      	str	r3, [r7, #28]
  return(result);
 8003686:	69fb      	ldr	r3, [r7, #28]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003688:	64bb      	str	r3, [r7, #72]	; 0x48
 800368a:	2301      	movs	r3, #1
 800368c:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800368e:	6a3b      	ldr	r3, [r7, #32]
 8003690:	f383 8810 	msr	PRIMASK, r3
}
 8003694:	46c0      	nop			; (mov r8, r8)
 8003696:	68fb      	ldr	r3, [r7, #12]
 8003698:	681b      	ldr	r3, [r3, #0]
 800369a:	689a      	ldr	r2, [r3, #8]
 800369c:	68fb      	ldr	r3, [r7, #12]
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	2101      	movs	r1, #1
 80036a2:	438a      	bics	r2, r1
 80036a4:	609a      	str	r2, [r3, #8]
 80036a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80036a8:	627b      	str	r3, [r7, #36]	; 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036ac:	f383 8810 	msr	PRIMASK, r3
}
 80036b0:	46c0      	nop			; (mov r8, r8)

          huart->gState = HAL_UART_STATE_READY;
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	2220      	movs	r2, #32
 80036b6:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	2220      	movs	r2, #32
 80036bc:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2280      	movs	r2, #128	; 0x80
 80036c2:	2120      	movs	r1, #32
 80036c4:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2274      	movs	r2, #116	; 0x74
 80036ca:	2100      	movs	r1, #0
 80036cc:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 80036ce:	2303      	movs	r3, #3
 80036d0:	e010      	b.n	80036f4 <UART_WaitOnFlagUntilTimeout+0x17c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	69db      	ldr	r3, [r3, #28]
 80036d8:	68ba      	ldr	r2, [r7, #8]
 80036da:	4013      	ands	r3, r2
 80036dc:	68ba      	ldr	r2, [r7, #8]
 80036de:	1ad3      	subs	r3, r2, r3
 80036e0:	425a      	negs	r2, r3
 80036e2:	4153      	adcs	r3, r2
 80036e4:	b2db      	uxtb	r3, r3
 80036e6:	001a      	movs	r2, r3
 80036e8:	1dfb      	adds	r3, r7, #7
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	429a      	cmp	r2, r3
 80036ee:	d100      	bne.n	80036f2 <UART_WaitOnFlagUntilTimeout+0x17a>
 80036f0:	e74b      	b.n	800358a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80036f2:	2300      	movs	r3, #0
}
 80036f4:	0018      	movs	r0, r3
 80036f6:	46bd      	mov	sp, r7
 80036f8:	b014      	add	sp, #80	; 0x50
 80036fa:	bd80      	pop	{r7, pc}
 80036fc:	fffffe5f 	.word	0xfffffe5f

08003700 <memset>:
 8003700:	0003      	movs	r3, r0
 8003702:	1882      	adds	r2, r0, r2
 8003704:	4293      	cmp	r3, r2
 8003706:	d100      	bne.n	800370a <memset+0xa>
 8003708:	4770      	bx	lr
 800370a:	7019      	strb	r1, [r3, #0]
 800370c:	3301      	adds	r3, #1
 800370e:	e7f9      	b.n	8003704 <memset+0x4>

08003710 <__libc_init_array>:
 8003710:	b570      	push	{r4, r5, r6, lr}
 8003712:	2600      	movs	r6, #0
 8003714:	4c0c      	ldr	r4, [pc, #48]	; (8003748 <__libc_init_array+0x38>)
 8003716:	4d0d      	ldr	r5, [pc, #52]	; (800374c <__libc_init_array+0x3c>)
 8003718:	1b64      	subs	r4, r4, r5
 800371a:	10a4      	asrs	r4, r4, #2
 800371c:	42a6      	cmp	r6, r4
 800371e:	d109      	bne.n	8003734 <__libc_init_array+0x24>
 8003720:	2600      	movs	r6, #0
 8003722:	f000 f819 	bl	8003758 <_init>
 8003726:	4c0a      	ldr	r4, [pc, #40]	; (8003750 <__libc_init_array+0x40>)
 8003728:	4d0a      	ldr	r5, [pc, #40]	; (8003754 <__libc_init_array+0x44>)
 800372a:	1b64      	subs	r4, r4, r5
 800372c:	10a4      	asrs	r4, r4, #2
 800372e:	42a6      	cmp	r6, r4
 8003730:	d105      	bne.n	800373e <__libc_init_array+0x2e>
 8003732:	bd70      	pop	{r4, r5, r6, pc}
 8003734:	00b3      	lsls	r3, r6, #2
 8003736:	58eb      	ldr	r3, [r5, r3]
 8003738:	4798      	blx	r3
 800373a:	3601      	adds	r6, #1
 800373c:	e7ee      	b.n	800371c <__libc_init_array+0xc>
 800373e:	00b3      	lsls	r3, r6, #2
 8003740:	58eb      	ldr	r3, [r5, r3]
 8003742:	4798      	blx	r3
 8003744:	3601      	adds	r6, #1
 8003746:	e7f2      	b.n	800372e <__libc_init_array+0x1e>
 8003748:	080037a8 	.word	0x080037a8
 800374c:	080037a8 	.word	0x080037a8
 8003750:	080037ac 	.word	0x080037ac
 8003754:	080037a8 	.word	0x080037a8

08003758 <_init>:
 8003758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800375a:	46c0      	nop			; (mov r8, r8)
 800375c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800375e:	bc08      	pop	{r3}
 8003760:	469e      	mov	lr, r3
 8003762:	4770      	bx	lr

08003764 <_fini>:
 8003764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003766:	46c0      	nop			; (mov r8, r8)
 8003768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800376a:	bc08      	pop	{r3}
 800376c:	469e      	mov	lr, r3
 800376e:	4770      	bx	lr
