#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Feb 12 20:23:03 2023
# Process ID: 38661
# Current directory: /home/florian/Desktop/proteus/toolchain/build/28bit
# Command line: vivado
# Log file: /home/florian/Desktop/proteus/toolchain/build/28bit/vivado.log
# Journal file: /home/florian/Desktop/proteus/toolchain/build/28bit/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.0/1.0/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.0/1.0/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:au280_es1:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/au280/es1/1.1/1.1/board.xml as part xcu280-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128_es:part0:1.1 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu128/1.1/1.1/board.xml as part xcvu37p-fsvh2892-2l-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/production/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129_es:part0:1.0 available at /home/florian/.Xilinx/Vivado/2019.1/xhub/board_store/XilinxBoardStore/Vivado/2019.1/boards/Xilinx/vcu129/es/1.0/1.0/board.xml as part xcvu29p-fsga2577-2l-e-es1 specified in board_part file is either invalid or not available
create_project sdf_nwc_op_1 /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.1/data/ip'.
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse {/home/florian/Desktop/proteus/toolchain/hw/tb/INTT_DIN.mem /home/florian/Desktop/proteus/toolchain/hw/tb/INTT_DOUT.mem /home/florian/Desktop/proteus/toolchain/hw/tb/NTT_DIN.mem /home/florian/Desktop/proteus/toolchain/hw/tb/NTT_DOUT.mem}
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v
update_compile_order -fileset sim_1
add_files {/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v /home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v /home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv /home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/int_mult_add.sv /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v /home/florian/Desktop/proteus/toolchain/hw/common/csa/csa_tree.sv /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_tb.sv /home/florian/Desktop/proteus/toolchain/hw/common/csa/csa_2.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/add_chunked.sv /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_sub.sv /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dit_ct.v /home/florian/Desktop/proteus/toolchain/hw/common/fifo/fifo.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/sub_chunked.sv /home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v /home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v /home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv /home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_dif_gs.v /home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v /home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v /home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
add_files -norecurse /home/florian/Desktop/proteus/toolchain/hw/parameters.vh
update_compile_order -fileset sources_1
add_files -fileset constrs_1 -norecurse /home/florian/Desktop/proteus/toolchain/hw/const.xdc
set_property top ntt_memory_wrapper [current_fileset]
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/int_mult_add.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module int_mult_add
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/intmul/intmul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module intmul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/wlmont_sub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wlmont_sub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b01,D...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b01,D...
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b01,D...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b01,R_w=...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/xsim.dir/ntt_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sun Feb 12 20:27:29 2023. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2019.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sun Feb 12 20:27:29 2023...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 6770.363 ; gain = 0.000 ; free physical = 19787 ; free virtual = 28447
INFO: [USF-XSim-69] 'elaborate' step finished in '25' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
[FNTT] test took                   62 cycles
[FNTT] test failed
[INTT] test took                   66 cycles
[INTT] test failed
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:29 . Memory (MB): peak = 6910.215 ; gain = 144.855 ; free physical = 19718 ; free virtual = 28387
update_compile_order -fileset sources_1
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 6931.527 ; gain = 0.000 ; free physical = 19810 ; free virtual = 28470
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   62 cycles
[FNTT] test failed
[INTT] test took                   66 cycles
[INTT] test failed
relaunch_sim: Time (s): cpu = 00:00:08 ; elapsed = 00:00:28 . Memory (MB): peak = 7011.484 ; gain = 79.957 ; free physical = 19717 ; free virtual = 28378
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7085.238 ; gain = 0.000 ; free physical = 19729 ; free virtual = 28433
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   62 cycles
[FNTT] test failed
[INTT] test took                   66 cycles
[INTT] test failed
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 7093.242 ; gain = 8.004 ; free physical = 19635 ; free virtual = 28350
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7133.273 ; gain = 0.000 ; free physical = 19664 ; free virtual = 28370
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=12,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b1111111...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7133.273 ; gain = 0.000 ; free physical = 19661 ; free virtual = 28367
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7133.273 ; gain = 0.000 ; free physical = 19661 ; free virtual = 28367
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   62 cycles
[FNTT] test failed
[INTT] test took                   66 cycles
[INTT] test failed
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 7162.285 ; gain = 29.012 ; free physical = 19580 ; free virtual = 28287
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7162.285 ; gain = 0.000 ; free physical = 19626 ; free virtual = 28335
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b1111111...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7162.285 ; gain = 0.000 ; free physical = 19626 ; free virtual = 28335
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7162.285 ; gain = 0.000 ; free physical = 19626 ; free virtual = 28335
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   58 cycles
[FNTT] test failed
[INTT] test took                   62 cycles
[INTT] test failed
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 7194.301 ; gain = 32.016 ; free physical = 19548 ; free virtual = 28258
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7198.016 ; gain = 0.000 ; free physical = 19577 ; free virtual = 28288
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b1111111...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7198.016 ; gain = 0.000 ; free physical = 19588 ; free virtual = 28296
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7198.016 ; gain = 0.000 ; free physical = 19588 ; free virtual = 28296
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   58 cycles
[FNTT] test passed
[INTT] test took                   62 cycles
[INTT] test passed
relaunch_sim: Time (s): cpu = 00:00:06 ; elapsed = 00:00:45 . Memory (MB): peak = 7235.035 ; gain = 37.020 ; free physical = 19501 ; free virtual = 28210
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7246.039 ; gain = 0.000 ; free physical = 19592 ; free virtual = 28302
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=5,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b1111111...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7246.039 ; gain = 0.000 ; free physical = 19578 ; free virtual = 28288
INFO: [USF-XSim-69] 'elaborate' step finished in '22' seconds
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:22 . Memory (MB): peak = 7246.039 ; gain = 0.000 ; free physical = 19578 ; free virtual = 28288
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   54 cycles
[FNTT] test passed
[INTT] test took                   58 cycles
[INTT] test failed
relaunch_sim: Time (s): cpu = 00:00:05 ; elapsed = 00:00:45 . Memory (MB): peak = 7283.059 ; gain = 37.020 ; free physical = 19492 ; free virtual = 28203
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 7283.059 ; gain = 0.000 ; free physical = 19561 ; free virtual = 28284
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   54 cycles
[FNTT] test passed
[INTT] test took                   58 cycles
[INTT] test failed
relaunch_sim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:24 . Memory (MB): peak = 7382.039 ; gain = 98.980 ; free physical = 19424 ; free virtual = 28137
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 7527.309 ; gain = 0.000 ; free physical = 19555 ; free virtual = 28268
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=4)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=4,Q=28'b1111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=4,Q=28'...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=4,Q=2...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=4,Q...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b1111111...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7527.309 ; gain = 0.000 ; free physical = 19530 ; free virtual = 28242
INFO: [USF-XSim-69] 'elaborate' step finished in '21' seconds
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:22 . Memory (MB): peak = 7527.309 ; gain = 0.000 ; free physical = 19530 ; free virtual = 28242
Vivado Simulator 2019.1
Time resolution is 1 ps
[FNTT] test took                   58 cycles
[FNTT] test passed
[INTT] test took                   62 cycles
[INTT] test passed
relaunch_sim: Time (s): cpu = 00:00:07 ; elapsed = 00:00:45 . Memory (MB): peak = 7546.316 ; gain = 19.008 ; free physical = 19378 ; free virtual = 28090
launch_runs impl_1 -jobs 8
[Sun Feb 12 21:15:27 2023] Launched synth_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/runme.log
[Sun Feb 12 21:15:27 2023] Launched impl_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:01:00 . Memory (MB): peak = 7546.316 ; gain = 0.000 ; free physical = 19111 ; free virtual = 27824
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Feb 12 21:18:45 2023] Launched synth_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/runme.log
[Sun Feb 12 21:18:45 2023] Launched impl_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Netlist 29-17] Analyzing 391 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8539.660 ; gain = 0.000 ; free physical = 18383 ; free virtual = 27269
Restored from archive | CPU: 0.240000 secs | Memory: 6.357430 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 8539.660 ; gain = 0.000 ; free physical = 18383 ; free virtual = 27269
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 8539.660 ; gain = 0.000 ; free physical = 18383 ; free virtual = 27269
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:18 . Memory (MB): peak = 8773.969 ; gain = 1227.652 ; free physical = 18240 ; free virtual = 27139
close_design
save_wave_config {/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/ntt_tb_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/opt/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'ntt_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/INTT_DOUT.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DIN.mem'
INFO: [SIM-utils-43] Exported '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim/NTT_DOUT.mem'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xvlog --incr --relax -prj ntt_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/bitreverse/bitreverse.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bitreverse
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/btf/btf_unified.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module btf_unified
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modadd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modadd
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/moddiv_by_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module moddiv_by_2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modmul.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modmul
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_28.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_28
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modred_64.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modred_64
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/mod/modsub.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module modsub
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_memory_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_memory_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/common/shift/shiftreg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftreg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_mdc_stage
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/constant/tw_roms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_rom_0_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_4_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_5_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_6_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_7_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_8_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_9_ntt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_0_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_1_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_2_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_3_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_4_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_5_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_6_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_7_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_8_intt_nwc
INFO: [VRFC 10-311] analyzing module tw_rom_9_intt_nwc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/tw_roms_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tw_roms_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ntt_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab -wto a686e0842847438bb3afe2fd4aff6f1f --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ntt_tb_behav xil_defaultlib.ntt_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 10 differs from formal bit length 2 for port 'a' [/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/stage_wapper.v:165]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=56,DEPTH=4,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_tree.sv" Line 13. Module csa_tree(SIZE_I=57,DEPTH=3,SIZE_O=58) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/florian/Desktop/proteus/toolchain/hw/common/wlmont/csa_2.sv" Line 17. Module csa_2(K=58) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.tw_rom_0_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_0_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_1_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_1_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_2_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_2_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_3_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_3_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_4_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_4_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_5_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_5_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_6_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_6_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_7_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_7_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_8_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_8_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.tw_rom_9_ntt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_rom_9_intt_nwc(LOGN=10)
Compiling module xil_defaultlib.tw_roms_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.shiftreg(SHIFT=510,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=6,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=256,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=0)
Compiling module xil_defaultlib.modadd(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.modsub(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=28)
Compiling module xil_defaultlib.csa_2(K=58)
Compiling module xil_defaultlib.csa_tree(SIZE_I=57,DEPTH=3,SIZE_...
Compiling module xil_defaultlib.csa_tree(SIZE_I=56,DEPTH=4,SIZE_...
Compiling module xil_defaultlib.intmul(LOGQ=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=28)
Compiling module xil_defaultlib.modred_28
Compiling module xil_defaultlib.modmul(LOGQ=28,LOGN=10,Q=28'b111...
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xpm.xpm_fifo_rst_default
Compiling module xpm.xpm_fifo_reg_bit
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=9...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=8...
Compiling module xpm.xpm_memory_base(MEMORY_TYPE=1,ME...
Compiling module xpm.xpm_counter_updn(COUNTER_WIDTH=2...
Compiling module xpm.xpm_fifo_base(FIFO_WRITE_DEPTH=2...
Compiling module xpm.xpm_fifo_sync(FIFO_WRITE_DEPTH=2...
Compiling module xil_defaultlib.shiftreg(DATA=28)
Compiling module xil_defaultlib.moddiv_by_2(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=262,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=263,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=254,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=128,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=1)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=128,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=134,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=135,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=126,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=64,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=2)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=64,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=70,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=71,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=62,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=32,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=3)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=32,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=38,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=39,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=30,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=4)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=16,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=22,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=23,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=14,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=5)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=8,DATA=28)
Compiling module xil_defaultlib.shiftreg(SHIFT=15,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=4,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=6)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=10,DATA=1)
Compiling module xil_defaultlib.shiftreg(SHIFT=11,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=2,DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=7)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=9,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=1)
Compiling module xil_defaultlib.shiftreg(DATA=1)
Compiling module xil_defaultlib.bitreverse(LOGN=8)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=7,DATA=1)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.bitreverse(LOGN=9)
Compiling module xil_defaultlib.btf_unified(LOGQ=28,LOGN=10,Q=28...
Compiling module xil_defaultlib.shiftreg(SHIFT=0,DATA=28)
Compiling module xil_defaultlib.ntt_mdc_stage(LOGQ=28,LOGN=10,Q=...
Compiling module xil_defaultlib.ntt_mdc_wrapper(LOGQ=28,LOGN=10,...
Compiling module xil_defaultlib.ntt_memory_wrapper(Q=28'b1111111...
Compiling module xil_defaultlib.ntt_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot ntt_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "ntt_tb_behav -key {Behavioral:sim_1:Functional:ntt_tb} -tclbatch {ntt_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source ntt_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.NTT_MDC_WRAPPER.genblk3[0].NTT_MDC_STAGE.genblk2.xpm_fifo_sync_inst_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/genblk2.xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_843  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_FNTT_MEM_WRAPPER.NTT_MDC_WRAPPER.genblk3[0].NTT_MDC_STAGE.genblk3.xpm_fifo_sync_inst_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_FNTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/genblk3.xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_843  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.NTT_MDC_WRAPPER.genblk3[0].NTT_MDC_STAGE.genblk2.xpm_fifo_sync_inst_0.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/genblk2.xpm_fifo_sync_inst_0/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_843  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
Info: [XPM_MEMORY 20-1] MEMORY_PRIMITIVE (0) instructs Vivado Synthesis to choose the memory primitive type. Depending on their values, other XPM_MEMORY parameters may preclude the choice of certain memory primitive types. Review XPM_MEMORY documentation and parameter values to understand any limitations, or set MEMORY_PRIMITIVE to a different value. ntt_tb.DUT_INTT_MEM_WRAPPER.NTT_MDC_WRAPPER.genblk3[0].NTT_MDC_STAGE.genblk3.xpm_fifo_sync_inst_1.xpm_fifo_base_inst.gen_sdpram.xpm_memory_base_inst.config_drc
Time: 1 ps  Iteration: 0  Process: /ntt_tb/DUT_INTT_MEM_WRAPPER/NTT_MDC_WRAPPER/genblk3[0].NTT_MDC_STAGE/genblk3.xpm_fifo_sync_inst_1/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/Initial290_843  File: /wrk/2019.1/continuous/2019_05_24_2552052/packages/customer/vivado/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv
INFO: [USF-XSim-96] XSim completed. Design snapshot 'ntt_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 8790.902 ; gain = 16.934 ; free physical = 18373 ; free virtual = 27436
run 100 ms
[FNTT] test took                 1114 cycles
[FNTT] test passed
[INTT] test took                 1124 cycles
[INTT] test passed
$finish called at time : 12275 ns : File "/home/florian/Desktop/proteus/toolchain/hw/mdc/ntt_nwc_mdc_op_1/ntt_tb.v" Line 243
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Feb 12 21:25:45 2023] Launched synth_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/runme.log
[Sun Feb 12 21:25:45 2023] Launched impl_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 1033 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 8790.902 ; gain = 0.000 ; free physical = 18186 ; free virtual = 27275
Restored from archive | CPU: 0.560000 secs | Memory: 11.797684 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.55 ; elapsed = 00:00:00.55 . Memory (MB): peak = 8790.902 ; gain = 0.000 ; free physical = 18186 ; free virtual = 27275
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 8790.902 ; gain = 0.000 ; free physical = 18191 ; free virtual = 27279
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_report: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 8841.117 ; gain = 0.000 ; free physical = 17965 ; free virtual = 27065
report_utilization -name utilization_1
close_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Feb 12 21:38:16 2023] Launched synth_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/runme.log
[Sun Feb 12 21:38:16 2023] Launched impl_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/runme.log
reset_run synth_1
launch_runs impl_1 -jobs 8
[Sun Feb 12 21:38:24 2023] Launched synth_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/synth_1/runme.log
[Sun Feb 12 21:38:24 2023] Launched impl_1...
Run output will be captured here: /home/florian/Desktop/proteus/toolchain/build/28bit/sdf_nwc_op_1/sdf_nwc_op_1.runs/impl_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Sun Feb 12 21:52:06 2023...
