Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 15 16:14:11 2022
| Host         : DESKTOP-3JGF4VF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hydro_spartan_7_timing_summary_routed.rpt -pb hydro_spartan_7_timing_summary_routed.pb -rpx hydro_spartan_7_timing_summary_routed.rpx -warn_on_violation
| Design       : hydro_spartan_7
| Device       : 7s50-ftgb196
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (14)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.696        0.000                      0                22327        0.037        0.000                      0                22301        2.633        0.000                       0                 12822  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                    Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                    ------------         ----------      --------------
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                           {0.000 5.000}        10.000          100.000         
  clk_out1_mb_system_clk_wiz_0_0_1                                       {0.000 19.531}       39.062          25.600          
  clkfbout_mb_system_clk_wiz_0_0_1                                       {0.000 25.000}       50.000          20.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}       33.333          30.000          
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}       33.333          30.000          
clk_in                                                                   {0.000 41.666}       83.333          12.000          
  clk_out1_mb_system_clk_wiz_1_1                                         {0.000 5.000}        10.000          100.000         
  clk_out2_mb_system_clk_wiz_1_1                                         {0.000 10.000}       20.000          50.000          
  clk_out3_mb_system_clk_wiz_1_1                                         {0.000 50.000}       100.000         10.000          
  clkfbout_mb_system_clk_wiz_1_1                                         {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_0_0_1                                            35.581        0.000                      0                   16        0.137        0.000                      0                   16       19.031        0.000                       0                    10  
  clkfbout_mb_system_clk_wiz_0_0_1                                                                                                                                                                                         2.633        0.000                       0                     3  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.623        0.000                      0                  239        0.121        0.000                      0                  239       15.812        0.000                       0                   246  
FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.456        0.000                      0                   46        0.261        0.000                      0                   46       16.166        0.000                       0                    40  
clk_in                                                                                                                                                                                                                    16.667        0.000                       0                     1  
  clk_out1_mb_system_clk_wiz_1_1                                               1.696        0.000                      0                 8102        0.092        0.000                      0                 8102        3.870        0.000                       0                  2671  
  clk_out2_mb_system_clk_wiz_1_1                                              11.698        0.000                      0                  824        0.083        0.000                      0                  824        8.870        0.000                       0                   404  
  clk_out3_mb_system_clk_wiz_1_1                                              28.447        0.000                      0                12759        0.037        0.000                      0                12759       49.146        0.000                       0                  9443  
  clkfbout_mb_system_clk_wiz_1_1                                                                                                                                                                                          16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1       18.934        0.000                      0                   18                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out1_mb_system_clk_wiz_1_1        5.096        0.000                      0                  167        0.060        0.000                      0                  167  
clk_out1_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1        8.886        0.000                      0                    8                                                                        
clk_out3_mb_system_clk_wiz_1_1  clk_out2_mb_system_clk_wiz_1_1       14.220        0.000                      0                   16        0.419        0.000                      0                   16  
clk_out1_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1        2.537        0.000                      0                  563        0.087        0.000                      0                  563  
clk_out2_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       14.822        0.000                      0                    1        0.552        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                      From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      ----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**               clk_out3_mb_system_clk_wiz_1_1  clk_out3_mb_system_clk_wiz_1_1       98.407        0.000                      0                    4        0.377        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
  To Clock:  FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_0_0_1
  To Clock:  clk_out1_mb_system_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       35.581ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.031ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism              0.110    40.427    
                         clock uncertainty           -0.141    40.287    
    SLICE_X34Y7          FDRE (Setup_fdre_C_R)       -0.582    39.705    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         39.705    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism              0.110    40.427    
                         clock uncertainty           -0.141    40.287    
    SLICE_X34Y7          FDRE (Setup_fdre_C_R)       -0.582    39.705    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         39.705    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism              0.110    40.427    
                         clock uncertainty           -0.141    40.287    
    SLICE_X34Y7          FDRE (Setup_fdre_C_R)       -0.582    39.705    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.705    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.581ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism              0.110    40.427    
                         clock uncertainty           -0.141    40.287    
    SLICE_X34Y7          FDRE (Setup_fdre_C_R)       -0.582    39.705    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.705    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.581    

Slack (MET) :             35.628ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism              0.086    40.403    
                         clock uncertainty           -0.141    40.263    
    SLICE_X35Y7          FDRE (Setup_fdre_C_R)       -0.511    39.752    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         39.752    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.628    

Slack (MET) :             35.628ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.086    40.403    
                         clock uncertainty           -0.141    40.263    
    SLICE_X35Y7          FDRE (Setup_fdre_C_R)       -0.511    39.752    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         39.752    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.628    

Slack (MET) :             35.628ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.759ns  (logic 0.931ns (33.748%)  route 1.828ns (66.252%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 f  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.280     3.854 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.269     4.123    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.086    40.403    
                         clock uncertainty           -0.141    40.263    
    SLICE_X35Y7          FDRE (Setup_fdre_C_R)       -0.511    39.752    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         39.752    
                         arrival time                          -4.123    
  -------------------------------------------------------------------
                         slack                                 35.628    

Slack (MET) :             35.996ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 0.918ns (33.224%)  route 1.845ns (66.776%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.083ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 f  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I2_O)        0.253     2.745 r  Clock_device/clk_256k_i_3/O
                         net (fo=2, routed)           0.830     3.574    Clock_device/clk_256k_i_3_n_0
    SLICE_X34Y6          LUT4 (Prop_lut4_I3_O)        0.267     3.841 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.287     4.128    Clock_device/clk_256k_i_1_n_0
    SLICE_X34Y6          FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X34Y6          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism              0.083    40.400    
                         clock uncertainty           -0.141    40.260    
    SLICE_X34Y6          FDRE (Setup_fdre_C_CE)      -0.136    40.124    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         40.124    
                         arrival time                          -4.128    
  -------------------------------------------------------------------
                         slack                                 35.996    

Slack (MET) :             37.051ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.788ns  (logic 0.630ns (35.244%)  route 1.158ns (64.756%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.086ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.398     1.763 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.729     2.492    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X35Y7          LUT5 (Prop_lut5_I3_O)        0.232     2.724 r  Clock_device/clk_256k_s.count[4]_i_1/O
                         net (fo=1, routed)           0.429     3.152    Clock_device/p_0_in[4]
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism              0.086    40.403    
                         clock uncertainty           -0.141    40.263    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.059    40.204    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         40.204    
                         arrival time                          -3.152    
  -------------------------------------------------------------------
                         slack                                 37.051    

Slack (MET) :             37.063ns  (required time - arrival time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.062ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@39.063ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.642ns  (logic 0.498ns (30.322%)  route 1.144ns (69.678%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.255ns = ( 40.317 - 39.062 ) 
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.110ns
  Clock Uncertainty:      0.141ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.272ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.408     1.408    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.908    -1.500 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.419    -0.081    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.081    -0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.365     1.365    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.379     1.744 r  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.730     2.474    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X35Y7          LUT2 (Prop_lut2_I0_O)        0.119     2.593 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.415     3.007    Clock_device/p_0_in[1]
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                     39.062    39.062 r  
    BUFGCTRL_X0Y2        BUFG                         0.000    39.062 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.304    40.366    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.730    37.636 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.349    38.985    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.077    39.062 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           1.255    40.317    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism              0.110    40.427    
                         clock uncertainty           -0.141    40.287    
    SLICE_X35Y7          FDRE (Setup_fdre_C_D)       -0.217    40.070    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         40.070    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                 37.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.689%)  route 0.085ns (31.311%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Clock_device/clk_256k_s.count_reg[4]/Q
                         net (fo=5, routed)           0.085     0.786    Clock_device/clk_256k_s.count_reg[4]
    SLICE_X34Y7          LUT6 (Prop_lut6_I4_O)        0.045     0.831 r  Clock_device/clk_256k_s.count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.831    Clock_device/p_0_in[5]
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[5]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.121     0.695    Clock_device/clk_256k_s.count_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.831    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.189ns (59.578%)  route 0.128ns (40.422%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.128     0.830    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X34Y7          LUT4 (Prop_lut4_I0_O)        0.048     0.878 r  Clock_device/clk_256k_s.count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.878    Clock_device/p_0_in[3]
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.131     0.705    Clock_device/clk_256k_s.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.705    
                         arrival time                           0.878    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.192%)  route 0.128ns (40.808%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.128     0.830    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X34Y7          LUT3 (Prop_lut3_I1_O)        0.045     0.875 r  Clock_device/clk_256k_s.count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.875    Clock_device/clk_256k_s.count[2]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.120     0.694    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.875    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.246ns (72.598%)  route 0.093ns (27.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.148     0.709 r  Clock_device/clk_256k_s.count_reg[3]/Q
                         net (fo=6, routed)           0.093     0.801    Clock_device/clk_256k_s.count_reg[3]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.098     0.899 r  Clock_device/clk_256k_s.count[6]_i_3/O
                         net (fo=1, routed)           0.000     0.899    Clock_device/p_0_in[6]
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y7          FDRE (Hold_fdre_C_D)         0.121     0.682    Clock_device/clk_256k_s.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.682    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.186ns (44.741%)  route 0.230ns (55.259%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 f  Clock_device/clk_256k_s.count_reg[0]/Q
                         net (fo=8, routed)           0.230     0.931    Clock_device/clk_256k_s.count_reg[0]
    SLICE_X35Y7          LUT1 (Prop_lut1_I0_O)        0.045     0.976 r  Clock_device/clk_256k_s.count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.976    Clock_device/p_0_in[0]
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[0]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.092     0.653    Clock_device/clk_256k_s.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.653    
                         arrival time                           0.976    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.186ns (42.364%)  route 0.253ns (57.636%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 f  Clock_device/clk_256k_s.count_reg[4]/Q
                         net (fo=5, routed)           0.083     0.784    Clock_device/clk_256k_s.count_reg[4]
    SLICE_X34Y7          LUT6 (Prop_lut6_I3_O)        0.045     0.829 r  Clock_device/clk_256k_i_2/O
                         net (fo=2, routed)           0.170     1.000    Clock_device/clk_256k_i_2_n_0
    SLICE_X34Y6          FDRE                                         r  Clock_device/clk_256k_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.831     0.831    Clock_device/clk_25M6_in
    SLICE_X34Y6          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.253     0.578    
    SLICE_X34Y6          FDRE (Hold_fdre_C_D)         0.059     0.637    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.209ns (42.203%)  route 0.286ns (57.797%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  Clock_device/clk_256k_s.count_reg[2]/Q
                         net (fo=7, routed)           0.103     0.828    Clock_device/clk_256k_s.count_reg[2]
    SLICE_X35Y7          LUT5 (Prop_lut5_I0_O)        0.045     0.873 r  Clock_device/clk_256k_s.count[4]_i_1/O
                         net (fo=1, routed)           0.183     1.056    Clock_device/p_0_in[4]
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[4]/C
                         clock pessimism             -0.256     0.574    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.066     0.640    Clock_device/clk_256k_s.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.640    
                         arrival time                           1.056    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.542ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.543ns  (logic 0.209ns (38.496%)  route 0.334ns (61.504%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.831ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     0.725 f  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.220     0.945    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.045     0.990 r  Clock_device/clk_256k_i_1/O
                         net (fo=1, routed)           0.114     1.104    Clock_device/clk_256k_i_1_n_0
    SLICE_X34Y6          FDRE                                         r  Clock_device/clk_256k_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.831     0.831    Clock_device/clk_25M6_in
    SLICE_X34Y6          FDRE                                         r  Clock_device/clk_256k_reg/C
                         clock pessimism             -0.253     0.578    
    SLICE_X34Y6          FDRE (Hold_fdre_C_CE)       -0.016     0.562    Clock_device/clk_256k_reg
  -------------------------------------------------------------------
                         required time                         -0.562    
                         arrival time                           1.104    
  -------------------------------------------------------------------
                         slack                                  0.542    

Slack (MET) :             0.560ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.184ns (32.694%)  route 0.379ns (67.306%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y7          FDRE (Prop_fdre_C_Q)         0.141     0.702 r  Clock_device/clk_256k_s.count_reg[1]/Q
                         net (fo=8, routed)           0.199     0.901    Clock_device/clk_256k_s.count_reg[1]
    SLICE_X35Y7          LUT2 (Prop_lut2_I1_O)        0.043     0.944 r  Clock_device/clk_256k_s.count[1]_i_1/O
                         net (fo=1, routed)           0.180     1.123    Clock_device/p_0_in[1]
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X35Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[1]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.003     0.564    Clock_device/clk_256k_s.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.564    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.612ns  (arrival time - required time)
  Source:                 Clock_device/clk_256k_s.count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Destination:            Clock_device/clk_256k_s.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_0_0_1  {rise@0.000ns fall@19.531ns period=39.063ns})
  Path Group:             clk_out1_mb_system_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.212ns (38.230%)  route 0.343ns (61.770%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.554     0.554    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.081    -0.527 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -0.026    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.561     0.561    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y7          FDRE (Prop_fdre_C_Q)         0.164     0.725 r  Clock_device/clk_256k_s.count_reg[6]/Q
                         net (fo=4, routed)           0.220     0.945    Clock_device/clk_256k_s.count_reg[6]
    SLICE_X34Y6          LUT4 (Prop_lut4_I2_O)        0.048     0.993 r  Clock_device/clk_256k_s.count[6]_i_1/O
                         net (fo=7, routed)           0.122     1.115    Clock_device/clk_256k_s.count[6]_i_1_n_0
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y2        BUFG                         0.000     0.000 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.822     0.822    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_in1
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.396    -0.575 r  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.029    FPGA_system/mb_system_i/clk_wiz_0/inst/clk_out1_mb_system_clk_wiz_0_0
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8, routed)           0.830     0.830    Clock_device/clk_25M6_in
    SLICE_X34Y7          FDRE                                         r  Clock_device/clk_256k_s.count_reg[2]/C
                         clock pessimism             -0.269     0.561    
    SLICE_X34Y7          FDRE (Hold_fdre_C_R)        -0.057     0.504    Clock_device/clk_256k_s.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.504    
                         arrival time                           1.115    
  -------------------------------------------------------------------
                         slack                                  0.612    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 19.531 }
Period(ns):         39.062
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            1.592         39.062      37.470     BUFGCTRL_X0Y5   FPGA_system/mb_system_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         39.062      37.813     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X34Y6     Clock_device/clk_256k_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[5]/C
Min Period        n/a     FDRE/C             n/a            1.000         39.062      38.062     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[6]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       39.062      120.938    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y6     Clock_device/clk_256k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y6     Clock_device/clk_256k_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[0]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[1]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[2]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[3]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y6     Clock_device/clk_256k_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y6     Clock_device/clk_256k_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X35Y7     Clock_device/clk_256k_s.count_reg[1]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[3]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         19.531      19.031     SLICE_X34Y7     Clock_device/clk_256k_s.count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_0_0_1
  To Clock:  clkfbout_mb_system_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_0_0_1
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.592         50.000      48.408     BUFGCTRL_X0Y6   FPGA_system/mb_system_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        50.000      2.633      PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       50.000      110.000    PLLE2_ADV_X1Y0  FPGA_system/mb_system_i/clk_wiz_0/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.812ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.623ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.699ns  (logic 0.597ns (22.118%)  route 2.102ns (77.882%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 35.895 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.238    21.911    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y86         LUT3 (Prop_lut3_I2_O)        0.108    22.019 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.289    22.308    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.245    35.895    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.277    36.172    
                         clock uncertainty           -0.035    36.137    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)       -0.206    35.931    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         35.931    
                         arrival time                         -22.308    
  -------------------------------------------------------------------
                         slack                                 13.623    

Slack (MET) :             13.813ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.747ns  (logic 0.594ns (21.622%)  route 2.153ns (78.378%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.562ns = ( 35.895 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.578    22.251    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y86         LUT6 (Prop_lut6_I4_O)        0.105    22.356 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    22.356    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1_n_0
    SLICE_X48Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.245    35.895    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.277    36.172    
                         clock uncertainty           -0.035    36.137    
    SLICE_X48Y86         FDRE (Setup_fdre_C_D)        0.032    36.169    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.169    
                         arrival time                         -22.356    
  -------------------------------------------------------------------
                         slack                                 13.813    

Slack (MET) :             14.347ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        2.093ns  (logic 0.643ns (30.718%)  route 1.450ns (69.282%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.625ns = ( 19.292 - 16.667 ) 
    Source Clock Delay      (SCD):    2.944ns
    Clock Pessimism Removal (CPR):    0.292ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447     1.447    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081     1.528 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.416     2.944    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X60Y83         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.433     3.377 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_block_reg/Q
                         net (fo=13, routed)          1.062     4.439    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X60Y80         LUT6 (Prop_lut6_I4_O)        0.105     4.544 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.122     4.666    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X60Y80         LUT5 (Prop_lut5_I0_O)        0.105     4.771 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.267     5.038    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/CE
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    17.906    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    17.983 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.308    19.292    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.292    19.584    
                         clock uncertainty           -0.035    19.548    
    SLICE_X59Y81         FDRE (Setup_fdre_C_CE)      -0.164    19.384    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         19.384    
                         arrival time                          -5.038    
  -------------------------------------------------------------------
                         slack                                 14.347    

Slack (MET) :             14.365ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.204ns  (logic 0.604ns (27.406%)  route 1.600ns (72.594%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.558ns = ( 35.891 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           1.024    21.698    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y81         LUT2 (Prop_lut2_I0_O)        0.115    21.813 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    21.813    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1_n_0
    SLICE_X48Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.241    35.891    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.277    36.168    
                         clock uncertainty           -0.035    36.133    
    SLICE_X48Y81         FDRE (Setup_fdre_C_D)        0.045    36.178    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.178    
                         arrival time                         -21.813    
  -------------------------------------------------------------------
                         slack                                 14.365    

Slack (MET) :             14.431ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.127ns  (logic 0.594ns (27.927%)  route 1.533ns (72.073%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.957    21.631    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y84         LUT6 (Prop_lut6_I4_O)        0.105    21.736 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    21.736    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.032    36.167    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.167    
                         arrival time                         -21.736    
  -------------------------------------------------------------------
                         slack                                 14.431    

Slack (MET) :             14.437ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.120ns  (logic 0.594ns (28.025%)  route 1.526ns (71.975%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.950    21.623    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y84         LUT4 (Prop_lut4_I2_O)        0.105    21.728 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    21.728    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.030    36.165    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.165    
                         arrival time                         -21.728    
  -------------------------------------------------------------------
                         slack                                 14.437    

Slack (MET) :             14.448ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.109ns  (logic 0.594ns (28.171%)  route 1.515ns (71.829%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.939    21.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y84         LUT3 (Prop_lut3_I1_O)        0.105    21.717 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    21.717    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)        0.030    36.165    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.165    
                         arrival time                         -21.717    
  -------------------------------------------------------------------
                         slack                                 14.448    

Slack (MET) :             14.473ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.123ns  (logic 0.597ns (28.127%)  route 1.526ns (71.873%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.950    21.623    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X48Y84         LUT5 (Prop_lut5_I3_O)        0.108    21.731 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    21.731    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1_n_0
    SLICE_X48Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X48Y84         FDRE (Setup_fdre_C_D)        0.069    36.204    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                         -21.731    
  -------------------------------------------------------------------
                         slack                                 14.473    

Slack (MET) :             14.484ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.112ns  (logic 0.597ns (28.273%)  route 1.515ns (71.727%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.560ns = ( 35.893 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.575    20.568    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I0_O)        0.105    20.673 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Dbg_Shift_0_INST_0/O
                         net (fo=8, routed)           0.939    21.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X49Y84         LUT4 (Prop_lut4_I2_O)        0.108    21.720 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    21.720    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1_n_0
    SLICE_X49Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.243    35.893    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X49Y84         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.277    36.170    
                         clock uncertainty           -0.035    36.135    
    SLICE_X49Y84         FDRE (Setup_fdre_C_D)        0.069    36.204    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.204    
                         arrival time                         -21.720    
  -------------------------------------------------------------------
                         slack                                 14.484    

Slack (MET) :             14.929ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        1.693ns  (logic 0.594ns (35.084%)  route 1.099ns (64.916%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.626ns = ( 35.959 - 33.333 ) 
    Source Clock Delay      (SCD):    2.942ns = ( 19.609 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.447    18.113    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.081    18.194 f  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.414    19.609    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native_0
    SLICE_X59Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y81         FDRE (Prop_fdre_C_Q)         0.384    19.993 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=4, routed)           0.243    20.236    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/sync
    SLICE_X58Y81         LUT6 (Prop_lut6_I4_O)        0.105    20.341 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_overrun_i_3/O
                         net (fo=2, routed)           0.856    21.197    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/mb_instr_overrun1__0
    SLICE_X62Y81         LUT6 (Prop_lut6_I1_O)        0.105    21.302 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Use_Serial_Unified_Completion.mb_instr_error_i_1/O
                         net (fo=1, routed)           0.000    21.302    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_31
    SLICE_X62Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.240    34.573    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.077    34.650 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         1.309    35.959    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Using_FPGA.Native
    SLICE_X62Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg/C
                         clock pessimism              0.277    36.236    
                         clock uncertainty           -0.035    36.201    
    SLICE_X62Y81         FDRE (Setup_fdre_C_D)        0.030    36.231    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.mb_instr_error_reg
  -------------------------------------------------------------------
                         required time                         36.231    
                         arrival time                         -21.302    
  -------------------------------------------------------------------
                         slack                                 14.929    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.562     1.274    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y85         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDCE (Prop_fdce_C_Q)         0.141     1.415 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.055     1.470    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X57Y85         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.829     1.654    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y85         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.381     1.274    
    SLICE_X57Y85         FDPE (Hold_fdpe_C_D)         0.075     1.349    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.349    
                         arrival time                           1.470    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.562     1.274    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y85         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDPE (Prop_fdpe_C_Q)         0.141     1.415 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.114     1.529    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X56Y85         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.829     1.654    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y85         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32/CLK
                         clock pessimism             -0.368     1.287    
    SLICE_X56Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.402    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_32
  -------------------------------------------------------------------
                         required time                         -1.402    
                         arrival time                           1.529    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.141ns (29.187%)  route 0.342ns (70.813%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.559     1.271    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[17]/Q
                         net (fo=2, routed)           0.342     1.754    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[17]
    SLICE_X36Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.827     1.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X36Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]/C
                         clock pessimism             -0.118     1.534    
    SLICE_X36Y88         FDRE (Hold_fdre_C_D)         0.075     1.609    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.059%)  route 0.344ns (70.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.118ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.559     1.271    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X40Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y89         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[29]/Q
                         net (fo=3, routed)           0.344     1.756    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[29]
    SLICE_X32Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.827     1.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y89         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                         clock pessimism             -0.118     1.534    
    SLICE_X32Y89         FDRE (Hold_fdre_C_D)         0.070     1.604    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.406%)  route 0.123ns (46.594%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.650ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.347ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.558     1.270    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X29Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[3]/Q
                         net (fo=2, routed)           0.123     1.534    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[3]
    SLICE_X30Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.825     1.650    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X30Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]/C
                         clock pessimism             -0.347     1.304    
    SLICE_X30Y87         FDRE (Hold_fdre_C_D)         0.076     1.380    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/D
                            (rising edge-triggered cell SRL16E clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.128ns (52.975%)  route 0.114ns (47.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.654ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.562     1.274    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X57Y85         FDPE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y85         FDPE (Prop_fdpe_C_Q)         0.128     1.402 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.114     1.515    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X56Y85         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.829     1.654    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Using_FPGA.Native
    SLICE_X56Y85         SRL16E                                       r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43/CLK
                         clock pessimism             -0.368     1.287    
    SLICE_X56Y85         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.350    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_43
  -------------------------------------------------------------------
                         required time                         -1.350    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.356%)  route 0.114ns (44.644%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.653ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.367ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.560     1.272    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Dbg_Clk
    SLICE_X48Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y86         FDRE (Prop_fdre_C_Q)         0.141     1.413 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.sync_sleep/Single_Synchronize.use_async_reset.sync_reg/Q
                         net (fo=1, routed)           0.114     1.526    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/sleep_synced
    SLICE_X48Y85         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.828     1.653    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X48Y85         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]/C
                         clock pessimism             -0.367     1.287    
    SLICE_X48Y85         FDRE (Hold_fdre_C_D)         0.072     1.359    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.status_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.359    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.930%)  route 0.116ns (45.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.271ns
    Clock Pessimism Removal (CPR):    0.369ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.559     1.271    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y88         FDRE (Prop_fdre_C_Q)         0.141     1.412 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[11]/Q
                         net (fo=2, routed)           0.116     1.527    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[11]
    SLICE_X33Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.827     1.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X33Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
                         clock pessimism             -0.369     1.284    
    SLICE_X33Y88         FDRE (Hold_fdre_C_D)         0.070     1.354    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.657%)  route 0.117ns (45.343%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.649ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.558     1.270    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[1]/Q
                         net (fo=1, routed)           0.117     1.528    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[1]
    SLICE_X32Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.824     1.649    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y86         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
                         clock pessimism             -0.366     1.284    
    SLICE_X32Y86         FDRE (Hold_fdre_C_D)         0.070     1.354    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.354    
                         arrival time                           1.528    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.235%)  route 0.124ns (46.765%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.652ns
    Source Clock Delay      (SCD):    1.270ns
    Clock Pessimism Removal (CPR):    0.366ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.686     0.686    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.712 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.558     1.270    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y87         FDRE (Prop_fdre_C_Q)         0.141     1.411 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/Q
                         net (fo=2, routed)           0.124     1.535    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg_n_0_[20]
    SLICE_X32Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.796     0.796    FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/DRCK
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.825 r  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=245, routed)         0.827     1.652    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X32Y88         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]/C
                         clock pessimism             -0.366     1.287    
    SLICE_X32Y88         FDRE (Hold_fdre_C_D)         0.071     1.358    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.535    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.333      31.741     BUFGCTRL_X0Y3  FPGA_system/mb_system_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X59Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.SYNC_FDRE/Using_FPGA.Native/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X48Y86   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X32Y89   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr2_TCK_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X48Y86   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Dbg_Instr_TCK_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X32Y86   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X33Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X33Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X41Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.333      32.333     SLICE_X41Y88   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[13]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_3/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_4/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[1].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.The_Cache_Addresses[2].SRL16E_Cache_I/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X52Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Config_SRL16E.SRL16E_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X56Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.854         16.666      15.812     SLICE_X50Y83   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.SRL16E_1/Use_unisim.MB_SRL16E_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.456ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.844ns  (logic 0.752ns (15.525%)  route 4.092ns (84.475%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 35.783 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.556    24.328    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.243    35.783    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y90         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.204    35.987    
                         clock uncertainty           -0.035    35.952    
    SLICE_X33Y90         FDCE (Setup_fdce_C_CE)      -0.168    35.784    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.784    
                         arrival time                         -24.328    
  -------------------------------------------------------------------
                         slack                                 11.456    

Slack (MET) :             11.569ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.729ns  (logic 0.752ns (15.902%)  route 3.977ns (84.098%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.165ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 35.781 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.441    24.213    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X31Y88         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.241    35.781    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X31Y88         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.204    35.985    
                         clock uncertainty           -0.035    35.950    
    SLICE_X31Y88         FDCE (Setup_fdce_C_CE)      -0.168    35.782    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.782    
                         arrival time                         -24.213    
  -------------------------------------------------------------------
                         slack                                 11.569    

Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.697ns  (logic 0.752ns (16.009%)  route 3.945ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.410    24.181    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.204    35.982    
                         clock uncertainty           -0.035    35.947    
    SLICE_X35Y87         FDRE (Setup_fdre_C_CE)      -0.168    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 11.598    

Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.697ns  (logic 0.752ns (16.009%)  route 3.945ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.410    24.181    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.204    35.982    
                         clock uncertainty           -0.035    35.947    
    SLICE_X35Y87         FDRE (Setup_fdre_C_CE)      -0.168    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 11.598    

Slack (MET) :             11.598ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.697ns  (logic 0.752ns (16.009%)  route 3.945ns (83.991%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.168ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.445ns = ( 35.778 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.410    24.181    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X35Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.238    35.778    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X35Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.204    35.982    
                         clock uncertainty           -0.035    35.947    
    SLICE_X35Y87         FDRE (Setup_fdre_C_CE)      -0.168    35.779    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         35.779    
                         arrival time                         -24.181    
  -------------------------------------------------------------------
                         slack                                 11.598    

Slack (MET) :             11.689ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.610ns  (logic 0.752ns (16.313%)  route 3.858ns (83.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 35.782 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.322    24.094    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X33Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.242    35.782    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X33Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.204    35.986    
                         clock uncertainty           -0.035    35.951    
    SLICE_X33Y89         FDCE (Setup_fdce_C_CE)      -0.168    35.783    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.783    
                         arrival time                         -24.094    
  -------------------------------------------------------------------
                         slack                                 11.689    

Slack (MET) :             12.055ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.335ns  (logic 0.752ns (17.346%)  route 3.583ns (82.654%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 35.782 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           1.048    23.819    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X38Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.242    35.782    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X38Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.263    36.045    
                         clock uncertainty           -0.035    36.010    
    SLICE_X38Y89         FDCE (Setup_fdce_C_CE)      -0.136    35.874    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         35.874    
                         arrival time                         -23.819    
  -------------------------------------------------------------------
                         slack                                 12.055    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.189ns  (logic 0.752ns (17.951%)  route 3.437ns (82.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 35.783 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.882    22.664    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.769 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.904    23.673    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X43Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.243    35.783    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.263    36.046    
                         clock uncertainty           -0.035    36.011    
    SLICE_X43Y89         FDCE (Setup_fdce_C_CE)      -0.168    35.843    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         35.843    
                         arrival time                         -23.673    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.170ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.189ns  (logic 0.752ns (17.951%)  route 3.437ns (82.049%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 35.783 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.882    22.664    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.769 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.904    23.673    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X43Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.243    35.783    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y89         FDCE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.263    36.046    
                         clock uncertainty           -0.035    36.011    
    SLICE_X43Y89         FDCE (Setup_fdce_C_CE)      -0.168    35.843    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         35.843    
                         arrival time                         -23.673    
  -------------------------------------------------------------------
                         slack                                 12.170    

Slack (MET) :             12.277ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.081ns  (logic 0.752ns (18.427%)  route 3.329ns (81.573%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.449ns = ( 35.782 - 33.333 ) 
    Source Clock Delay      (SCD):    2.817ns = ( 19.484 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.323    17.989    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.081    18.070 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.413    19.484    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/CLK
    SLICE_X60Y80         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y80         FDCE (Prop_fdce_C_Q)         0.437    19.921 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/Q
                         net (fo=16, routed)          1.100    21.021    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Q_0
    SLICE_X58Y82         LUT3 (Prop_lut3_I1_O)        0.105    21.126 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Reg_En_0[1]_INST_0/O
                         net (fo=2, routed)           0.552    21.678    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[1]
    SLICE_X58Y82         LUT4 (Prop_lut4_I1_O)        0.105    21.783 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_TDO_INST_0_i_14/O
                         net (fo=5, routed)           0.884    22.666    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Use_Serial_Unified_Completion.completion_block_reg_0
    SLICE_X57Y83         LUT5 (Prop_lut5_I4_O)        0.105    22.771 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_i_1/O
                         net (fo=8, routed)           0.793    23.565    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X43Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.130    34.463    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.077    34.540 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          1.242    35.782    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X43Y87         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.263    36.045    
                         clock uncertainty           -0.035    36.010    
    SLICE_X43Y87         FDRE (Setup_fdre_C_CE)      -0.168    35.842    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         35.842    
                         arrival time                         -23.565    
  -------------------------------------------------------------------
                         slack                                 12.277    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.208    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/Q
                         net (fo=2, routed)           0.166     1.515    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Dbg_Rst_0
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.560 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.560    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_34
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.582    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
                         clock pessimism             -0.375     1.208    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.091     1.299    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.299    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.186ns (52.857%)  route 0.166ns (47.143%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.586ns
    Source Clock Delay      (SCD):    1.212ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.587     1.212    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y83         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y83         FDRE (Prop_fdre_C_Q)         0.141     1.353 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.166     1.519    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl
    SLICE_X61Y83         LUT3 (Prop_lut3_I2_O)        0.045     1.564 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.564    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_36
    SLICE_X61Y83         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.855     1.586    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y83         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.375     1.212    
    SLICE_X61Y83         FDRE (Hold_fdre_C_D)         0.091     1.303    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.303    
                         arrival time                           1.564    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
                            (rising edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.480%)  route 0.232ns (55.520%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.582ns
    Source Clock Delay      (SCD):    1.208ns
    Clock Pessimism Removal (CPR):    0.375ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599     0.599    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.625 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.583     1.208    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y79         FDRE (Prop_fdre_C_Q)         0.141     1.349 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/Q
                         net (fo=3, routed)           0.232     1.581    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst
    SLICE_X61Y79         LUT6 (Prop_lut6_I5_O)        0.045     1.626 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Debug_SYS_Rst_i_i_1/O
                         net (fo=1, routed)           0.000     1.626    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I_n_35
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703     0.703    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029     0.732 r  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.850     1.582    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y79         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
                         clock pessimism             -0.375     1.208    
    SLICE_X61Y79         FDRE (Hold_fdre_C_D)         0.092     1.300    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg
  -------------------------------------------------------------------
                         required time                         -1.300    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.604ns  (logic 0.212ns (35.113%)  route 0.392ns (64.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.165    18.481    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.851    18.250    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.889    
    SLICE_X59Y80         FDRE (Hold_fdre_C_CE)       -0.032    17.857    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]
  -------------------------------------------------------------------
                         required time                        -17.857    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.604ns  (logic 0.212ns (35.113%)  route 0.392ns (64.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.165    18.481    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.851    18.250    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.889    
    SLICE_X59Y80         FDRE (Hold_fdre_C_CE)       -0.032    17.857    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]
  -------------------------------------------------------------------
                         required time                        -17.857    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.604ns  (logic 0.212ns (35.113%)  route 0.392ns (64.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.165    18.481    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.851    18.250    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.889    
    SLICE_X59Y80         FDRE (Hold_fdre_C_CE)       -0.032    17.857    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]
  -------------------------------------------------------------------
                         required time                        -17.857    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.604ns  (logic 0.212ns (35.113%)  route 0.392ns (64.887%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.583ns = ( 18.250 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.165    18.481    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.851    18.250    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X59Y80         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.889    
    SLICE_X59Y80         FDRE (Hold_fdre_C_CE)       -0.032    17.857    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]
  -------------------------------------------------------------------
                         required time                        -17.857    
                         arrival time                          18.481    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.497%)  route 0.403ns (65.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.251 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.176    18.492    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.251    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.890    
    SLICE_X61Y81         FDRE (Hold_fdre_C_CE)       -0.032    17.858    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.492    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.497%)  route 0.403ns (65.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.251 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.176    18.492    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.251    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.890    
    SLICE_X61Y81         FDRE (Hold_fdre_C_CE)       -0.032    17.858    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.492    
  -------------------------------------------------------------------
                         slack                                  0.634    

Slack (MET) :             0.634ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
                            (falling edge-triggered cell FDRE clocked by FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.615ns  (logic 0.212ns (34.497%)  route 0.403ns (65.503%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.584ns = ( 18.251 - 16.667 ) 
    Source Clock Delay      (SCD):    1.211ns = ( 17.877 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.361ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.599    17.265    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026    17.291 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.586    17.877    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X60Y82         FDCE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y82         FDCE (Prop_fdce_C_Q)         0.167    18.044 f  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/Q
                         net (fo=9, routed)           0.227    18.271    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Q[1]
    SLICE_X61Y81         LUT5 (Prop_lut5_I2_O)        0.045    18.316 r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1/O
                         net (fo=8, routed)           0.176    18.492    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command[0]_i_1_n_0
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.703    17.369    FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.029    17.398 f  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/O
                         net (fo=39, routed)          0.853    18.251    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X61Y81         FDRE                                         r  FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.361    17.890    
    SLICE_X61Y81         FDRE (Hold_fdre_C_CE)       -0.032    17.858    FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]
  -------------------------------------------------------------------
                         required time                        -17.858    
                         arrival time                          18.492    
  -------------------------------------------------------------------
                         slack                                  0.634    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         33.333      31.741     BUFGCTRL_X0Y4  FPGA_system/mb_system_i/mdm_1/U0/Use_E2.BSCAN_I/Dbg_Update_0_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y79   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_SYS_Rst_i_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X61Y81   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X59Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         33.333      32.333     SLICE_X59Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_1_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X61Y83   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.FDC_I/Using_FPGA.Native/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X59Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X59Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X59Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X59Y80   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.command_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X35Y87   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X35Y87   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         16.666      16.166     SLICE_X35Y87   FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y82   FPGA_system/mb_system_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        1.696ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.696ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.632ns  (logic 2.525ns (33.086%)  route 5.107ns (66.914%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 9.010 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.881     7.020    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.302     9.010    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y9          RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.335     9.346    
                         clock uncertainty           -0.243     9.103    
    RAMB36_X2Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.716    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.716    
                         arrival time                          -7.020    
  -------------------------------------------------------------------
                         slack                                  1.696    

Slack (MET) :             1.985ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.395ns  (logic 2.525ns (34.146%)  route 4.870ns (65.854%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.644     6.783    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.397    
                         clock uncertainty           -0.243     9.155    
    RAMB36_X1Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.768    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -6.783    
  -------------------------------------------------------------------
                         slack                                  1.985    

Slack (MET) :             2.024ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.356ns  (logic 2.525ns (34.328%)  route 4.831ns (65.672%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 8.996 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.605     6.744    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.288     8.996    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.397    
                         clock uncertainty           -0.243     9.155    
    RAMB36_X2Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.768    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.768    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  2.024    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.244ns  (logic 0.484ns (6.682%)  route 6.760ns (93.318%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 8.989 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.351    -0.606    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Clk
    SLICE_X55Y81         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y81         FDRE (Prop_fdre_C_Q)         0.379    -0.227 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Use_Async_Reset.sync_reset_reg/Q
                         net (fo=961, routed)         6.484     6.258    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/pwropt
    SLICE_X8Y67          LUT6 (Prop_lut6_I5_O)        0.105     6.363 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_gate_41_LOPT_REMAP/O
                         net (fo=1, routed)           0.275     6.638    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_ENBWREN_cooolgate_en_sig_21
    RAMB36_X0Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.281     8.989    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.342     9.331    
                         clock uncertainty           -0.243     9.088    
    RAMB36_X0Y13         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.387     8.701    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[28].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.701    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.098ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.375ns  (logic 2.525ns (34.237%)  route 4.850ns (65.763%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.852ns = ( 9.148 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.624     6.764    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y21         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.441     9.148    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y21         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.491    
                         clock uncertainty           -0.243     9.248    
    RAMB36_X0Y21         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.861    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[27].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.861    
                         arrival time                          -6.764    
  -------------------------------------------------------------------
                         slack                                  2.098    

Slack (MET) :             2.129ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.337ns  (logic 2.525ns (34.414%)  route 4.812ns (65.586%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.859ns = ( 9.141 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.586     6.726    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y23         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.434     9.141    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y23         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.484    
                         clock uncertainty           -0.243     9.241    
    RAMB36_X0Y23         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.854    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.854    
                         arrival time                          -6.726    
  -------------------------------------------------------------------
                         slack                                  2.129    

Slack (MET) :             2.137ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.333ns  (logic 2.525ns (34.433%)  route 4.808ns (65.567%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.855ns = ( 9.145 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.342ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.582     6.722    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X0Y22         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.438     9.145    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y22         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.342     9.488    
                         clock uncertainty           -0.243     9.245    
    RAMB36_X0Y22         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.858    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.858    
                         arrival time                          -6.722    
  -------------------------------------------------------------------
                         slack                                  2.137    

Slack (MET) :             2.210ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.168ns  (logic 2.525ns (35.228%)  route 4.643ns (64.772%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 8.995 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.417     6.556    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X1Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.287     8.995    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.396    
                         clock uncertainty           -0.243     9.154    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.767    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.767    
                         arrival time                          -6.556    
  -------------------------------------------------------------------
                         slack                                  2.210    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.142ns  (logic 2.525ns (35.356%)  route 4.617ns (64.644%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.007ns = ( 8.993 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.409     4.940    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.045 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1__0/O
                         net (fo=12, routed)          1.485     6.530    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_0
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.285     8.993    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y12         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.394    
                         clock uncertainty           -0.243     9.152    
    RAMB36_X2Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.765    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[22].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.765    
                         arrival time                          -6.530    
  -------------------------------------------------------------------
                         slack                                  2.235    

Slack (MET) :             2.235ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.137ns  (logic 2.525ns (35.378%)  route 4.612ns (64.622%))
  Logic Levels:           10  (AND2B1L=1 CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.011ns = ( 8.989 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.243ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.480ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.345    -0.612    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.398    -0.214 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[28]/Q
                         net (fo=3, routed)           0.666     0.453    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[28]
    SLICE_X38Y67         LUT4 (Prop_lut4_I2_O)        0.232     0.685 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72/O
                         net (fo=1, routed)           0.000     0.685    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i[30]_i_72_n_0
    SLICE_X38Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444     1.129 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49/CO[3]
                         net (fo=1, routed)           0.000     1.129    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_49_n_0
    SLICE_X38Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.229 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31/CO[3]
                         net (fo=1, routed)           0.000     1.229    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_31_n_0
    SLICE_X38Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.329 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13/CO[3]
                         net (fo=1, routed)           0.000     1.329    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_13_n_0
    SLICE_X38Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     1.429 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/wb_exception_kind_i_reg[30]_i_3/CO[3]
                         net (fo=4, routed)           0.973     2.402    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/CO[0]
    SLICE_X40Y81         LUT6 (Prop_lut6_I2_O)        0.105     2.507 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA.Native_i_3__50/O
                         net (fo=2, routed)           0.345     2.852    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_Stack_Protection.Check_Stack_Address_reg
    SLICE_X39Y81         LUT6 (Prop_lut6_I1_O)        0.105     2.957 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_load_store_instr_Inst/Using_FPGA.Native_i_2__52/O
                         net (fo=5, routed)           0.354     3.311    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/No_ECC.lmb_as_reg
    SLICE_X39Y81         LUT3 (Prop_lut3_I2_O)        0.105     3.416 f  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/Using_FPGA_2.ex_is_swx_instr_Inst/Using_FPGA.Native_i_1__33/O
                         net (fo=1, routed)           0.384     3.800    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/SRI
    SLICE_X36Y83         AND2B1L (Prop_and2b1l_SRI_O)
                                                      0.731     4.531 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.Using_Latch_AS_Logic.AND2B1L_I1/Using_FPGA.Native/O
                         net (fo=9, routed)           0.503     5.034    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ena
    SLICE_X35Y80         LUT2 (Prop_lut2_I1_O)        0.105     5.139 r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram_i_1/O
                         net (fo=20, routed)          1.386     6.526    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/ENA_I
    RAMB36_X2Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.281     8.989    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y13         RAMB36E1                                     r  FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
                         clock pessimism              0.401     9.390    
                         clock uncertainty           -0.243     9.148    
    RAMB36_X2Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387     8.761    FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.761    
                         arrival time                          -6.526    
  -------------------------------------------------------------------
                         slack                                  2.235    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.910%)  route 0.275ns (66.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.588    -0.586    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X59Y64         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y64         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[0]/Q
                         net (fo=26, routed)          0.275    -0.170    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/ADDRD0
    SLICE_X60Y65         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.855    -0.825    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y65         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.254    -0.572    
    SLICE_X60Y65         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.262    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.262    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.209ns (45.770%)  route 0.248ns (54.230%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.612ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.562    -0.612    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X30Y50         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.448 r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[0]/Q
                         net (fo=1, routed)           0.248    -0.200    FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/Sl_DBus[127]
    SLICE_X45Y52         LUT5 (Prop_lut5_I1_O)        0.045    -0.155 r  FPGA_system/mb_system_i/microblaze_0_local_memory/dlmb_v10/U0/LMB_ReadDBus[31]_INST_0/O
                         net (fo=1, routed)           0.000    -0.155    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Read[31]
    SLICE_X45Y52         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.833    -0.848    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Clk
    SLICE_X45Y52         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]/C
                         clock pessimism              0.502    -0.346    
    SLICE_X45Y52         FDRE (Hold_fdre_C_D)         0.092    -0.254    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_DLMB.wb_dlmb_valid_read_data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.164ns (38.414%)  route 0.263ns (61.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.556    -0.618    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X38Y66         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y66         FDRE (Prop_fdre_C_Q)         0.164    -0.454 r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg[16]/Q
                         net (fo=3, routed)           0.263    -0.191    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/slr_reg_reg_n_0_[16]
    SLICE_X34Y67         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.820    -0.860    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/Clk
    SLICE_X34Y67         FDRE                                         r  FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[16]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X34Y67         FDRE (Hold_fdre_C_D)         0.063    -0.295    FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Using_Stack_Protection.stack_protection_I/SLR_Value_DFF_reg[16]
  -------------------------------------------------------------------
                         required time                          0.295    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.104    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y12     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y15     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y15     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y23     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y23     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y14     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y10     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y10     FPGA_system/mb_system_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y80     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X42Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[10].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X38Y72     FPGA_system/mb_system_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[13].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       11.698ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.083ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.698ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.411ns  (logic 1.197ns (16.152%)  route 6.214ns (83.848%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 19.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.445ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.407    -0.549    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.319 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.505     1.824    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[4]
    SLICE_X9Y37          LUT4 (Prop_lut4_I2_O)        0.105     1.929 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.719     3.648    FIFO_BUFFERS/u_full_1
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.105     3.753 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     5.448    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     5.567 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.294     6.861    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.297    19.005    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.445    19.451    
                         clock uncertainty           -0.264    19.187    
    RAMB36_X1Y7          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.559    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.559    
                         arrival time                          -6.861    
  -------------------------------------------------------------------
                         slack                                 11.698    

Slack (MET) :             11.923ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 1.197ns (16.897%)  route 5.887ns (83.103%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.407    -0.549    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.319 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.505     1.824    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[4]
    SLICE_X9Y37          LUT4 (Prop_lut4_I2_O)        0.105     1.929 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.719     3.648    FIFO_BUFFERS/u_full_1
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.105     3.753 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     5.448    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     5.567 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.968     6.535    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.341    19.350    
                         clock uncertainty           -0.264    19.086    
    RAMB36_X0Y9          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.458    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.458    
                         arrival time                          -6.535    
  -------------------------------------------------------------------
                         slack                                 11.923    

Slack (MET) :             12.121ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.886ns  (logic 1.197ns (17.384%)  route 5.689ns (82.616%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 19.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.407    -0.549    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.319 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.505     1.824    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[4]
    SLICE_X9Y37          LUT4 (Prop_lut4_I2_O)        0.105     1.929 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.719     3.648    FIFO_BUFFERS/u_full_1
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.105     3.753 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     5.448    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     5.567 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.769     6.336    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.299    19.007    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.341    19.349    
                         clock uncertainty           -0.264    19.085    
    RAMB36_X0Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.457    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.457    
                         arrival time                          -6.336    
  -------------------------------------------------------------------
                         slack                                 12.121    

Slack (MET) :             12.475ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.529ns  (logic 1.197ns (18.334%)  route 5.332ns (81.666%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.996ns = ( 19.004 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.549ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.407    -0.549    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y7          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.319 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.505     1.824    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[4]
    SLICE_X9Y37          LUT4 (Prop_lut4_I2_O)        0.105     1.929 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.719     3.648    FIFO_BUFFERS/u_full_1
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.105     3.753 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     5.448    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     5.567 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.412     5.979    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.296    19.004    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.341    19.346    
                         clock uncertainty           -0.264    19.082    
    RAMB36_X0Y7          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.454    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.454    
                         arrival time                          -5.979    
  -------------------------------------------------------------------
                         slack                                 12.475    

Slack (MET) :             12.727ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.916ns  (logic 2.721ns (39.341%)  route 4.195ns (60.659%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.976ns = ( 19.024 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.401    -0.556    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.569 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.211     2.780    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.119     2.899 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.704     3.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.267     3.870 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.616     4.487    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.105     4.592 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          0.965     5.557    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X61Y56         LUT5 (Prop_lut5_I3_O)        0.105     5.662 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[1]_i_2/O
                         net (fo=2, routed)           0.699     6.360    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[1]
    SLICE_X61Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.316    19.024    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y55         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]/C
                         clock pessimism              0.401    19.425    
                         clock uncertainty           -0.264    19.162    
    SLICE_X61Y55         FDRE (Setup_fdre_C_D)       -0.074    19.088    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011_reg[1]
  -------------------------------------------------------------------
                         required time                         19.088    
                         arrival time                          -6.360    
  -------------------------------------------------------------------
                         slack                                 12.727    

Slack (MET) :             12.816ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.201ns  (logic 1.193ns (19.240%)  route 5.008ns (80.760%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 19.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.400    -0.556    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y6          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868     0.312 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.703     2.015    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[4]
    SLICE_X35Y13         LUT4 (Prop_lut4_I2_O)        0.105     2.120 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.832     2.952    FIFO_BUFFERS/u_full_2
    SLICE_X34Y19         LUT4 (Prop_lut4_I3_O)        0.105     3.057 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.903     3.960    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.115     4.075 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.569     5.644    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.302    19.010    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.341    19.352    
                         clock uncertainty           -0.264    19.088    
    RAMB36_X2Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.460    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.460    
                         arrival time                          -5.644    
  -------------------------------------------------------------------
                         slack                                 12.816    

Slack (MET) :             12.873ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.735ns (41.986%)  route 3.779ns (58.014%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.401    -0.556    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.569 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.211     2.780    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.119     2.899 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.704     3.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.267     3.870 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.466     4.336    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.105     4.441 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.901     5.342    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.119     5.461 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.497     5.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.315    19.023    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.264    19.161    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.330    18.831    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 12.873    

Slack (MET) :             12.873ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.735ns (41.986%)  route 3.779ns (58.014%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.401    -0.556    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.569 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.211     2.780    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.119     2.899 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.704     3.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.267     3.870 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.466     4.336    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.105     4.441 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.901     5.342    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.119     5.461 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.497     5.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.315    19.023    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.264    19.161    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.330    18.831    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 12.873    

Slack (MET) :             12.873ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.514ns  (logic 2.735ns (41.986%)  route 3.779ns (58.014%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.401    -0.556    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.569 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.211     2.780    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.119     2.899 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.704     3.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.267     3.870 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.466     4.336    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X58Y52         LUT6 (Prop_lut6_I3_O)        0.105     4.441 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_4/O
                         net (fo=7, routed)           0.901     5.342    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/mode_1__3
    SLICE_X59Y54         LUT3 (Prop_lut3_I2_O)        0.119     5.461 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int[0]_i_1/O
                         net (fo=8, routed)           0.497     5.958    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.315    19.023    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.264    19.161    
    SLICE_X59Y58         FDRE (Setup_fdre_C_CE)      -0.330    18.831    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         18.831    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                 12.873    

Slack (MET) :             12.881ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        6.776ns  (logic 2.721ns (40.154%)  route 4.055ns (59.846%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.977ns = ( 19.023 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.556ns
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.264ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.522ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.401    -0.556    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/clka
    RAMB18_X2Y20         RAMB18E1                                     r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X2Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      2.125     1.569 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/xpm_memory_base_inst/gen_rd_a.douta_reg_reg/DOADO[8]
                         net (fo=12, routed)          1.211     2.780    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/douta[5]
    SLICE_X58Y51         LUT5 (Prop_lut5_I3_O)        0.119     2.899 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_16/O
                         net (fo=2, routed)           0.704     3.603    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/stop_clock1__3
    SLICE_X59Y51         LUT6 (Prop_lut6_I4_O)        0.267     3.870 f  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_1_LUT_LOGIC_I/QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_mem_gen_QSPI_LOOK_UP_MODE_2_MEMORY_4.xpm_memory_inst/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_10/O
                         net (fo=3, routed)           0.616     4.487    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[0]_2
    SLICE_X59Y52         LUT6 (Prop_lut6_I4_O)        0.105     4.592 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.RATIO_2_CAP_QSPI_QUAD_MODE_MX_MEM_GEN.Serial_Dout_0_i_8/O
                         net (fo=18, routed)          0.807     5.399    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/receive_Data_int1__0
    SLICE_X61Y55         LUT3 (Prop_lut3_I1_O)        0.105     5.504 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RATIO_OF_2_GENERATE.rx_shft_reg_mode_0011[6]_i_1/O
                         net (fo=2, routed)           0.717     6.220    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/rx_shft_reg_mode_0011[6]
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.315    19.023    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]/C
                         clock pessimism              0.401    19.424    
                         clock uncertainty           -0.264    19.161    
    SLICE_X59Y58         FDRE (Setup_fdre_C_D)       -0.059    19.102    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[6]
  -------------------------------------------------------------------
                         required time                         19.102    
                         arrival time                          -6.220    
  -------------------------------------------------------------------
                         slack                                 12.881    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/WADR3
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/WADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMD32 (Hold_ramd32_CLK_WADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/ADR3
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.425%)  route 0.217ns (60.575%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X62Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/wrp_inst/count_value_i_reg[3]/Q
                         net (fo=22, routed)          0.217    -0.224    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/ADDRD3
    SLICE_X60Y57         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/WCLK
    SLICE_X60Y57         RAMS32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1/CLK
                         clock pessimism              0.274    -0.547    
    SLICE_X60Y57         RAMS32 (Hold_rams32_CLK_ADR3)
                                                      0.240    -0.307    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.592    -0.582    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X61Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[3]/Q
                         net (fo=1, routed)           0.115    -0.326    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIC0
    SLICE_X60Y58         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y58         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144    -0.423    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.326    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.401%)  route 0.100ns (41.599%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.591    -0.583    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/ext_spi_clk
    SLICE_X59Y58         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/LOGIC_FOR_MD_12_GEN.SPI_MODE_CONTROL_LOGIC_I/RX_DATA_SCK_RATIO_2_GEN1.receive_Data_int_reg[4]/Q
                         net (fo=1, routed)           0.100    -0.341    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/DIB1
    SLICE_X60Y58         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.860    -0.820    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/WCLK
    SLICE_X60Y58         RAMD32                                       r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.254    -0.567    
    SLICE_X60Y58         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124    -0.443    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.341    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y8      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y9      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y7      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y7      FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y1      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X2Y0      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y2      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X0Y6      FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y6      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Min Period        n/a     FIFO36E1/WRCLK      n/a            2.170         20.000      17.830     RAMB36_X1Y5      FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y57     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y57     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_6_7/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         10.000      8.870      SLICE_X60Y58     FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       28.447ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.146ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.447ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        71.128ns  (logic 33.143ns (46.597%)  route 37.985ns (53.403%))
  Logic Levels:           193  (CARRY4=155 LUT1=2 LUT2=5 LUT3=2 LUT4=5 LUT5=20 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          1.166    68.385    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.283    68.668 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.535    69.203    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_2_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.105    69.308 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_1/O
                         net (fo=3, routed)           0.453    69.761    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[0]
    SLICE_X49Y52         LUT4 (Prop_lut4_I2_O)        0.105    69.866 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_8/O
                         net (fo=1, routed)           0.000    69.866    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_8_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    70.306 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000    70.306    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    70.404 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000    70.404    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.132    70.536 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000    70.536    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X49Y54         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y54         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X49Y54         FDRE (Setup_fdre_C_D)        0.046    98.983    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         98.983    
                         arrival time                         -70.536    
  -------------------------------------------------------------------
                         slack                                 28.447    

Slack (MET) :             28.885ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.454ns  (logic 32.483ns (46.105%)  route 37.971ns (53.895%))
  Logic Levels:           190  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=22 LUT6=3)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.384    67.602    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.885 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.382    68.267    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I0_O)        0.105    68.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_7/O
                         net (fo=20, routed)          0.893    69.265    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_7_n_0
    SLICE_X48Y53         LUT5 (Prop_lut5_I4_O)        0.115    69.380 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_1/O
                         net (fo=1, routed)           0.484    69.863    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[10]
    SLICE_X50Y52         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y52         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)       -0.189    98.748    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]
  -------------------------------------------------------------------
                         required time                         98.748    
                         arrival time                         -69.863    
  -------------------------------------------------------------------
                         slack                                 28.885    

Slack (MET) :             29.177ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.335ns  (logic 32.368ns (46.020%)  route 37.967ns (53.980%))
  Logic Levels:           189  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          1.106    68.325    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.283    68.608 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_2/O
                         net (fo=1, routed)           0.533    69.140    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_2_n_0
    SLICE_X48Y50         LUT6 (Prop_lut6_I2_O)        0.105    69.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_1/O
                         net (fo=3, routed)           0.498    69.743    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[5]
    SLICE_X50Y50         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y50         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)       -0.017    98.920    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]
  -------------------------------------------------------------------
                         required time                         98.920    
                         arrival time                         -69.744    
  -------------------------------------------------------------------
                         slack                                 29.177    

Slack (MET) :             29.200ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.122ns  (logic 32.493ns (46.338%)  route 37.629ns (53.662%))
  Logic Levels:           190  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.384    67.602    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X48Y54         LUT6 (Prop_lut6_I0_O)        0.283    67.885 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4/O
                         net (fo=13, routed)          0.395    68.280    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_4_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I3_O)        0.105    68.385 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_2/O
                         net (fo=24, routed)          0.733    69.118    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_2_n_0
    SLICE_X50Y54         LUT5 (Prop_lut5_I0_O)        0.125    69.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_1/O
                         net (fo=1, routed)           0.289    69.531    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[13]
    SLICE_X51Y54         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X51Y54         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X51Y54         FDRE (Setup_fdre_C_D)       -0.206    98.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]
  -------------------------------------------------------------------
                         required time                         98.731    
                         arrival time                         -69.531    
  -------------------------------------------------------------------
                         slack                                 29.200    

Slack (MET) :             29.295ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.174ns  (logic 32.368ns (46.125%)  route 37.806ns (53.875%))
  Logic Levels:           189  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.992    68.210    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I0_O)        0.283    68.493 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_3/O
                         net (fo=1, routed)           0.478    68.970    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_3_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I2_O)        0.105    69.075 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[2]_i_2/O
                         net (fo=3, routed)           0.508    69.583    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[2]
    SLICE_X51Y52         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X51Y52         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X51Y52         FDRE (Setup_fdre_C_D)       -0.059    98.878    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]
  -------------------------------------------------------------------
                         required time                         98.878    
                         arrival time                         -69.583    
  -------------------------------------------------------------------
                         slack                                 29.295    

Slack (MET) :             29.319ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.197ns  (logic 32.368ns (46.110%)  route 37.829ns (53.890%))
  Logic Levels:           189  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          1.166    68.385    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.283    68.668 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_2/O
                         net (fo=1, routed)           0.535    69.203    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_2_n_0
    SLICE_X50Y51         LUT6 (Prop_lut6_I2_O)        0.105    69.308 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_1/O
                         net (fo=3, routed)           0.298    69.606    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[0]
    SLICE_X50Y50         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y50         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X50Y50         FDRE (Setup_fdre_C_D)       -0.012    98.925    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -69.606    
  -------------------------------------------------------------------
                         slack                                 29.319    

Slack (MET) :             29.392ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        70.125ns  (logic 32.368ns (46.158%)  route 37.756ns (53.842%))
  Logic Levels:           189  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          1.097    68.316    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I0_O)        0.283    68.599 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_2/O
                         net (fo=1, routed)           0.447    69.046    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_2_n_0
    SLICE_X48Y52         LUT6 (Prop_lut6_I0_O)        0.105    69.151 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_1/O
                         net (fo=3, routed)           0.382    69.533    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[6]
    SLICE_X50Y52         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X50Y52         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X50Y52         FDRE (Setup_fdre_C_D)       -0.012    98.925    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]
  -------------------------------------------------------------------
                         required time                         98.925    
                         arrival time                         -69.533    
  -------------------------------------------------------------------
                         slack                                 29.392    

Slack (MET) :             29.524ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.980ns  (logic 32.263ns (46.103%)  route 37.717ns (53.897%))
  Logic Levels:           188  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 98.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          1.499    68.717    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X49Y50         LUT6 (Prop_lut6_I3_O)        0.283    69.000 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_1/O
                         net (fo=3, routed)           0.389    69.389    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[3]
    SLICE_X49Y49         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.263    98.970    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y49         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]/C
                         clock pessimism              0.341    99.312    
                         clock uncertainty           -0.354    98.957    
    SLICE_X49Y49         FDRE (Setup_fdre_C_D)       -0.044    98.913    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]
  -------------------------------------------------------------------
                         required time                         98.913    
                         arrival time                         -69.389    
  -------------------------------------------------------------------
                         slack                                 29.524    

Slack (MET) :             29.682ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.799ns  (logic 32.368ns (46.373%)  route 37.431ns (53.627%))
  Logic Levels:           189  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=20 LUT6=4)
  Clock Path Skew:        -0.117ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.043ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.335ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.621    67.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X46Y51         LUT6 (Prop_lut6_I0_O)        0.283    68.123 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_2/O
                         net (fo=1, routed)           0.553    68.676    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_2_n_0
    SLICE_X48Y51         LUT6 (Prop_lut6_I2_O)        0.105    68.781 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_1/O
                         net (fo=3, routed)           0.428    69.208    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[1]
    SLICE_X48Y50         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.249    98.957    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X48Y50         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]/C
                         clock pessimism              0.335    99.292    
                         clock uncertainty           -0.354    98.937    
    SLICE_X48Y50         FDRE (Setup_fdre_C_D)       -0.047    98.890    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]
  -------------------------------------------------------------------
                         required time                         98.890    
                         arrival time                         -69.208    
  -------------------------------------------------------------------
                         slack                                 29.682    

Slack (MET) :             29.695ns  (required time - arrival time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        69.826ns  (logic 32.368ns (46.355%)  route 37.458ns (53.645%))
  Logic Levels:           189  (CARRY4=152 LUT1=2 LUT2=5 LUT3=2 LUT4=4 LUT5=21 LUT6=3)
  Clock Path Skew:        -0.097ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.029ns = ( 98.970 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.366    -0.591    PhaseHydrophones/u_Maximum_Hydro_Ref/clk
    SLICE_X34Y49         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.433    -0.158 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1_reg[1]/Q
                         net (fo=6, routed)           0.938     0.780    PhaseHydrophones/u_Maximum_Hydro_Ref/Delay1_out1[1]
    SLICE_X35Y52         LUT4 (Prop_lut4_I0_O)        0.105     0.885 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8/O
                         net (fo=1, routed)           0.000     0.885    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_i_8_n_0
    SLICE_X35Y52         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     1.325 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry/CO[3]
                         net (fo=1, routed)           0.000     1.325    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry_n_0
    SLICE_X35Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098     1.423 r  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.423    PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__0_n_0
    SLICE_X35Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.216     1.639 f  PhaseHydrophones/u_Maximum_Hydro_Ref/Logical_Operator1_out12_carry__1/CO[0]
                         net (fo=1, routed)           1.053     2.693    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/CO[0]
    SLICE_X28Y37         LUT5 (Prop_lut5_I2_O)        0.309     3.002 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3/O
                         net (fo=2, routed)           0.528     3.530    PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/Trigger_delayed_i_3_n_0
    SLICE_X28Y35         LUT6 (Prop_lut6_I4_O)        0.105     3.635 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_Subsystem/In_last_value[17]_i_2__0/O
                         net (fo=96, routed)          0.882     4.517    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value_reg[3]_0
    SLICE_X28Y49         LUT6 (Prop_lut6_I1_O)        0.105     4.622 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/In_last_value[0]_i_1__0/O
                         net (fo=39, routed)          0.866     5.487    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_0[0]
    SLICE_X39Y52         LUT1 (Prop_lut1_I0_O)        0.123     5.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_139/O
                         net (fo=1, routed)           0.415     6.025    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_137_0
    SLICE_X38Y51         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.663     6.688 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122/CO[3]
                         net (fo=1, routed)           0.000     6.688    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_122_n_0
    SLICE_X38Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.788 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91/CO[3]
                         net (fo=1, routed)           0.000     6.788    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_91_n_0
    SLICE_X38Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100     6.888 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59/CO[3]
                         net (fo=1, routed)           0.000     6.888    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_59_n_0
    SLICE_X38Y54         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178     7.066 f  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42/O[0]
                         net (fo=30, routed)          1.318     8.384    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1_reg[15]_i_42_n_7
    SLICE_X35Y67         LUT3 (Prop_lut3_I1_O)        0.238     8.622 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry__2_i_28/O
                         net (fo=1, routed)           0.000     8.622    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_45_0[1]
    SLICE_X35Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     9.079 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8/CO[3]
                         net (fo=1, routed)           0.000     9.079    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_8_n_0
    SLICE_X35Y68         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190     9.269 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_5/CO[2]
                         net (fo=29, routed)          0.711     9.980    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[27]
    SLICE_X37Y60         LUT4 (Prop_lut4_I0_O)        0.261    10.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138/O
                         net (fo=1, routed)           0.000    10.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_138_n_0
    SLICE_X37Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    10.698 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105/CO[3]
                         net (fo=1, routed)           0.000    10.698    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_105_n_0
    SLICE_X37Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.796 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75/CO[3]
                         net (fo=1, routed)           0.000    10.796    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_75_n_0
    SLICE_X37Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.894 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43/CO[3]
                         net (fo=1, routed)           0.000    10.894    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_43_n_0
    SLICE_X37Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    10.992 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.992    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_20_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.090 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_8/CO[3]
                         net (fo=33, routed)          1.124    12.213    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[26]
    SLICE_X36Y60         LUT4 (Prop_lut4_I0_O)        0.105    12.318 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134/O
                         net (fo=1, routed)           0.000    12.318    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_134_n_0
    SLICE_X36Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    12.775 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92/CO[3]
                         net (fo=1, routed)           0.000    12.775    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_92_n_0
    SLICE_X36Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.873 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65/CO[3]
                         net (fo=1, routed)           0.000    12.873    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_65_n_0
    SLICE_X36Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.971 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60/CO[3]
                         net (fo=1, routed)           0.000    12.971    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_60_n_0
    SLICE_X36Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.069 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    13.069    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_12_n_0
    SLICE_X36Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    13.167 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_6/CO[3]
                         net (fo=23, routed)          1.070    14.238    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[25]
    SLICE_X36Y67         LUT5 (Prop_lut5_I3_O)        0.105    14.343 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[15]_i_68/O
                         net (fo=1, routed)           0.000    14.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_57[1]
    SLICE_X36Y67         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    14.800 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36/CO[3]
                         net (fo=1, routed)           0.000    14.800    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_36_n_0
    SLICE_X36Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.898 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31/CO[3]
                         net (fo=1, routed)           0.000    14.898    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_31_n_0
    SLICE_X36Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    14.996 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_7/CO[3]
                         net (fo=23, routed)          0.955    15.950    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[24]
    SLICE_X44Y65         LUT5 (Prop_lut5_I0_O)        0.105    16.055 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121/O
                         net (fo=1, routed)           0.000    16.055    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_121_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    16.512 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81/CO[3]
                         net (fo=1, routed)           0.000    16.512    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_81_n_0
    SLICE_X44Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.610 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49/CO[3]
                         net (fo=1, routed)           0.000    16.610    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_49_n_0
    SLICE_X44Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.708 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26/CO[3]
                         net (fo=1, routed)           0.000    16.708    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_26_n_0
    SLICE_X44Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.806 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11/CO[3]
                         net (fo=1, routed)           0.000    16.806    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_11_n_0
    SLICE_X44Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    16.904 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_10/CO[3]
                         net (fo=23, routed)          1.005    17.909    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[23]
    SLICE_X41Y65         LUT5 (Prop_lut5_I0_O)        0.105    18.014 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117/O
                         net (fo=1, routed)           0.000    18.014    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[15]_i_117_n_0
    SLICE_X41Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    18.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80/CO[3]
                         net (fo=1, routed)           0.000    18.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_80_n_0
    SLICE_X41Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48/CO[3]
                         net (fo=1, routed)           0.000    18.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_48_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25/CO[3]
                         net (fo=1, routed)           0.000    18.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_25_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9/CO[3]
                         net (fo=1, routed)           0.000    18.765    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_9_n_0
    SLICE_X41Y69         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    18.863 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_4/CO[3]
                         net (fo=24, routed)          1.207    20.070    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[22]
    SLICE_X41Y59         LUT5 (Prop_lut5_I0_O)        0.105    20.175 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46/O
                         net (fo=1, routed)           0.000    20.175    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_46_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    20.632 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30/CO[3]
                         net (fo=1, routed)           0.000    20.632    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_30_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.730 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20/CO[3]
                         net (fo=1, routed)           0.000    20.730    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_20_n_0
    SLICE_X41Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.828 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10/CO[3]
                         net (fo=1, routed)           0.000    20.828    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_10_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    20.926 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4/CO[3]
                         net (fo=1, routed)           0.000    20.926    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_4_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    21.024 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[14]_i_9/CO[3]
                         net (fo=23, routed)          1.201    22.224    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[21]
    SLICE_X44Y59         LUT5 (Prop_lut5_I0_O)        0.105    22.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42/O
                         net (fo=1, routed)           0.000    22.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[13]_i_42_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    22.786 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29/CO[3]
                         net (fo=1, routed)           0.000    22.786    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_29_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.884 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19/CO[3]
                         net (fo=1, routed)           0.000    22.884    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_19_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    22.982 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9/CO[3]
                         net (fo=1, routed)           0.000    22.982    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_9_n_0
    SLICE_X44Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.080 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3/CO[3]
                         net (fo=1, routed)           0.000    23.080    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_3_n_0
    SLICE_X44Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    23.178 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[13]_i_2/CO[3]
                         net (fo=24, routed)          0.990    24.169    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[20]
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.105    24.274 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66/O
                         net (fo=1, routed)           0.000    24.274    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_66_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    24.731 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46/CO[3]
                         net (fo=1, routed)           0.000    24.731    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_46_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.829 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31/CO[3]
                         net (fo=1, routed)           0.000    24.829    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_31_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    24.927 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20/CO[3]
                         net (fo=1, routed)           0.000    24.927    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_20_n_0
    SLICE_X43Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.025 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4/CO[3]
                         net (fo=1, routed)           0.000    25.025    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_4_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    25.123 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[12]_i_3/CO[3]
                         net (fo=23, routed)          1.068    26.191    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[19]
    SLICE_X42Y60         LUT5 (Prop_lut5_I0_O)        0.105    26.296 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62/O
                         net (fo=1, routed)           0.000    26.296    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_62_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    26.740 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41/CO[3]
                         net (fo=1, routed)           0.000    26.740    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_41_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.840 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26/CO[3]
                         net (fo=1, routed)           0.000    26.840    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_26_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    26.940 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15/CO[3]
                         net (fo=1, routed)           0.000    26.940    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_15_n_0
    SLICE_X42Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.040 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9/CO[3]
                         net (fo=1, routed)           0.000    27.040    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_9_n_0
    SLICE_X42Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    27.140 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[11]_i_3/CO[3]
                         net (fo=23, routed)          0.997    28.137    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[18]
    SLICE_X40Y59         LUT5 (Prop_lut5_I0_O)        0.105    28.242 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58/O
                         net (fo=1, routed)           0.000    28.242    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[10]_i_58_n_0
    SLICE_X40Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    28.699 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40/CO[3]
                         net (fo=1, routed)           0.000    28.699    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_40_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.797 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25/CO[3]
                         net (fo=1, routed)           0.000    28.797    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_25_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.895 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14/CO[3]
                         net (fo=1, routed)           0.000    28.895    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_14_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    28.993 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8/CO[3]
                         net (fo=1, routed)           0.000    28.993    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_8_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    29.091 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_3/CO[3]
                         net (fo=24, routed)          1.101    30.192    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[17]
    SLICE_X35Y57         LUT5 (Prop_lut5_I3_O)        0.105    30.297 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[8]_i_47/O
                         net (fo=1, routed)           0.000    30.297    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_43[1]
    SLICE_X35Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    30.754 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30/CO[3]
                         net (fo=1, routed)           0.000    30.754    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_30_n_0
    SLICE_X35Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.852 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16/CO[3]
                         net (fo=1, routed)           0.000    30.852    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_16_n_0
    SLICE_X35Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    30.950 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5/CO[3]
                         net (fo=1, routed)           0.000    30.950    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_5_n_0
    SLICE_X35Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    31.048 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[9]_i_3/CO[3]
                         net (fo=23, routed)          0.939    31.987    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[16]
    SLICE_X31Y55         LUT5 (Prop_lut5_I0_O)        0.105    32.092 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52/O
                         net (fo=1, routed)           0.000    32.092    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[8]_i_52_n_0
    SLICE_X31Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    32.549 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39/CO[3]
                         net (fo=1, routed)           0.000    32.549    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_39_n_0
    SLICE_X31Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.647 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29/CO[3]
                         net (fo=1, routed)           0.000    32.647    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_29_n_0
    SLICE_X31Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.745 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15/CO[3]
                         net (fo=1, routed)           0.000    32.745    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_15_n_0
    SLICE_X31Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.843 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4/CO[3]
                         net (fo=1, routed)           0.000    32.843    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_4_n_0
    SLICE_X31Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    32.941 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_2/CO[3]
                         net (fo=24, routed)          0.969    33.911    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[15]
    SLICE_X30Y56         LUT5 (Prop_lut5_I0_O)        0.105    34.016 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39/O
                         net (fo=1, routed)           0.000    34.016    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_39_n_0
    SLICE_X30Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    34.460 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31/CO[3]
                         net (fo=1, routed)           0.000    34.460    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_31_n_0
    SLICE_X30Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.560 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26/CO[3]
                         net (fo=1, routed)           0.000    34.560    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_26_n_0
    SLICE_X30Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.660 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17/CO[3]
                         net (fo=1, routed)           0.000    34.660    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_17_n_0
    SLICE_X30Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.760 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7/CO[3]
                         net (fo=1, routed)           0.000    34.760    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_7_n_0
    SLICE_X30Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    34.860 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]_i_5/CO[3]
                         net (fo=23, routed)          0.824    35.683    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[14]
    SLICE_X33Y56         LUT5 (Prop_lut5_I0_O)        0.105    35.788 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28/O
                         net (fo=1, routed)           0.000    35.788    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[6]_i_28_n_0
    SLICE_X33Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    36.245 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20/CO[3]
                         net (fo=1, routed)           0.000    36.245    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_20_n_0
    SLICE_X33Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.343 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15/CO[3]
                         net (fo=1, routed)           0.000    36.343    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_15_n_0
    SLICE_X33Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.441 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10/CO[3]
                         net (fo=1, routed)           0.000    36.441    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_10_n_0
    SLICE_X33Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.539 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5/CO[3]
                         net (fo=1, routed)           0.000    36.539    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_5_n_0
    SLICE_X33Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    36.637 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[6]_i_4/CO[3]
                         net (fo=23, routed)          1.101    37.739    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[13]
    SLICE_X32Y54         LUT5 (Prop_lut5_I0_O)        0.105    37.844 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27/O
                         net (fo=1, routed)           0.000    37.844    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[5]_i_27_n_0
    SLICE_X32Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    38.301 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19/CO[3]
                         net (fo=1, routed)           0.000    38.301    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_19_n_0
    SLICE_X32Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.399 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14/CO[3]
                         net (fo=1, routed)           0.000    38.399    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_14_n_0
    SLICE_X32Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.497 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9/CO[3]
                         net (fo=1, routed)           0.000    38.497    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_9_n_0
    SLICE_X32Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.595 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000    38.595    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_4_n_0
    SLICE_X32Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    38.693 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[5]_i_3/CO[3]
                         net (fo=23, routed)          0.890    39.583    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[12]
    SLICE_X29Y55         LUT5 (Prop_lut5_I0_O)        0.105    39.688 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47/O
                         net (fo=1, routed)           0.000    39.688    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_47_n_0
    SLICE_X29Y55         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    40.145 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31/CO[3]
                         net (fo=1, routed)           0.000    40.145    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_31_n_0
    SLICE_X29Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.243 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21/CO[3]
                         net (fo=1, routed)           0.000    40.243    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_21_n_0
    SLICE_X29Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.341 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11/CO[3]
                         net (fo=1, routed)           0.000    40.341    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_11_n_0
    SLICE_X29Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.439 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5/CO[3]
                         net (fo=1, routed)           0.000    40.439    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_5_n_0
    SLICE_X29Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    40.537 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[4]_i_4/CO[3]
                         net (fo=23, routed)          1.144    41.680    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[11]
    SLICE_X30Y50         LUT5 (Prop_lut5_I0_O)        0.105    41.785 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43/O
                         net (fo=1, routed)           0.000    41.785    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[3]_i_43_n_0
    SLICE_X30Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    42.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30/CO[3]
                         net (fo=1, routed)           0.000    42.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_30_n_0
    SLICE_X30Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.329 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20/CO[3]
                         net (fo=1, routed)           0.000    42.329    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_20_n_0
    SLICE_X30Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.429 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10/CO[3]
                         net (fo=1, routed)           0.000    42.429    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_10_n_0
    SLICE_X30Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.529 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    42.529    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_4_n_0
    SLICE_X30Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    42.629 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[3]_i_3/CO[3]
                         net (fo=23, routed)          0.810    43.439    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[10]
    SLICE_X33Y50         LUT5 (Prop_lut5_I0_O)        0.105    43.544 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47/O
                         net (fo=1, routed)           0.000    43.544    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[1]_i_47_n_0
    SLICE_X33Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    44.001 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    44.001    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_31_n_0
    SLICE_X33Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.099 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21/CO[3]
                         net (fo=1, routed)           0.000    44.099    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_21_n_0
    SLICE_X33Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.197 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11/CO[3]
                         net (fo=1, routed)           0.000    44.197    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_11_n_0
    SLICE_X33Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.295 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.000    44.295    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_5_n_0
    SLICE_X33Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    44.393 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[2]_i_4/CO[3]
                         net (fo=23, routed)          0.945    45.338    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[9]
    SLICE_X34Y55         LUT5 (Prop_lut5_I3_O)        0.105    45.443 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay_out1[1]_i_32/O
                         net (fo=1, routed)           0.000    45.443    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_27[3]
    SLICE_X34Y55         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    45.757 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    45.757    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_20_n_0
    SLICE_X34Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.857 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10/CO[3]
                         net (fo=1, routed)           0.000    45.857    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_10_n_0
    SLICE_X34Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    45.957 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000    45.957    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_4_n_0
    SLICE_X34Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    46.057 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[1]_i_3/CO[3]
                         net (fo=23, routed)          1.068    47.124    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[8]
    SLICE_X37Y54         LUT5 (Prop_lut5_I0_O)        0.105    47.229 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32/O
                         net (fo=1, routed)           0.000    47.229    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[0]_i_32_n_0
    SLICE_X37Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    47.686 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24/CO[3]
                         net (fo=1, routed)           0.000    47.686    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_24_n_0
    SLICE_X37Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.784 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19/CO[3]
                         net (fo=1, routed)           0.000    47.784    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_19_n_0
    SLICE_X37Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.882 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000    47.882    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_14_n_0
    SLICE_X37Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    47.980 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5/CO[3]
                         net (fo=1, routed)           0.000    47.980    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_5_n_0
    SLICE_X37Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    48.078 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_3/CO[3]
                         net (fo=23, routed)          0.933    49.011    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[7]
    SLICE_X40Y53         LUT3 (Prop_lut3_I0_O)        0.105    49.116 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188/O
                         net (fo=1, routed)           0.000    49.116    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_188_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    49.573 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146/CO[3]
                         net (fo=1, routed)           0.000    49.573    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_146_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.671 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106/CO[3]
                         net (fo=1, routed)           0.000    49.671    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_106_n_0
    SLICE_X40Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.769 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66/CO[3]
                         net (fo=1, routed)           0.000    49.769    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_66_n_0
    SLICE_X40Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.867 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22/CO[3]
                         net (fo=1, routed)           0.000    49.867    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_22_n_0
    SLICE_X40Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    49.965 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_13/CO[3]
                         net (fo=24, routed)          0.905    50.870    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[6]
    SLICE_X46Y53         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.494    51.364 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151/CO[3]
                         net (fo=1, routed)           0.000    51.364    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_151_n_0
    SLICE_X46Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.464 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111/CO[3]
                         net (fo=1, routed)           0.000    51.464    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_111_n_0
    SLICE_X46Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.564 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71/CO[3]
                         net (fo=1, routed)           0.000    51.564    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_71_n_0
    SLICE_X46Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.664 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27/CO[3]
                         net (fo=1, routed)           0.000    51.664    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_27_n_0
    SLICE_X46Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    51.764 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_14/CO[3]
                         net (fo=24, routed)          1.037    52.801    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[5]
    SLICE_X45Y53         LUT2 (Prop_lut2_I1_O)        0.105    52.906 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196/O
                         net (fo=1, routed)           0.000    52.906    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_196_n_0
    SLICE_X45Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    53.363 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156/CO[3]
                         net (fo=1, routed)           0.000    53.363    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_156_n_0
    SLICE_X45Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.461 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116/CO[3]
                         net (fo=1, routed)           0.000    53.461    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_116_n_0
    SLICE_X45Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.559 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76/CO[3]
                         net (fo=1, routed)           0.000    53.559    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_76_n_0
    SLICE_X45Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.657 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32/CO[3]
                         net (fo=1, routed)           0.000    53.657    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_32_n_0
    SLICE_X45Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    53.755 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_15/CO[3]
                         net (fo=24, routed)          1.093    54.848    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[4]
    SLICE_X44Y53         LUT2 (Prop_lut2_I1_O)        0.105    54.953 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200/O
                         net (fo=1, routed)           0.000    54.953    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_200_n_0
    SLICE_X44Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    55.410 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    55.410    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_161_n_0
    SLICE_X44Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.508 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121/CO[3]
                         net (fo=1, routed)           0.000    55.508    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_121_n_0
    SLICE_X44Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.606 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81/CO[3]
                         net (fo=1, routed)           0.000    55.606    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_81_n_0
    SLICE_X44Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.704 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37/CO[3]
                         net (fo=1, routed)           0.000    55.704    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_37_n_0
    SLICE_X44Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    55.802 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_16/CO[3]
                         net (fo=24, routed)          1.009    56.811    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[3]
    SLICE_X41Y53         LUT2 (Prop_lut2_I1_O)        0.105    56.916 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204/O
                         net (fo=1, routed)           0.000    56.916    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_204_n_0
    SLICE_X41Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    57.373 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166/CO[3]
                         net (fo=1, routed)           0.000    57.373    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_166_n_0
    SLICE_X41Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.471 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126/CO[3]
                         net (fo=1, routed)           0.000    57.471    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_126_n_0
    SLICE_X41Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.569 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86/CO[3]
                         net (fo=1, routed)           0.000    57.569    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_86_n_0
    SLICE_X41Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.667 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47/CO[3]
                         net (fo=1, routed)           0.000    57.667    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_47_n_0
    SLICE_X41Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    57.765 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_18/CO[3]
                         net (fo=24, routed)          0.942    58.707    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[2]
    SLICE_X42Y54         LUT2 (Prop_lut2_I1_O)        0.105    58.812 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208/O
                         net (fo=1, routed)           0.000    58.812    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_208_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.444    59.256 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171/CO[3]
                         net (fo=1, routed)           0.000    59.256    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_171_n_0
    SLICE_X42Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.356 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131/CO[3]
                         net (fo=1, routed)           0.000    59.356    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_131_n_0
    SLICE_X42Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.456 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91/CO[3]
                         net (fo=1, routed)           0.000    59.456    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_91_n_0
    SLICE_X42Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.556 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52/CO[3]
                         net (fo=1, routed)           0.000    59.556    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_52_n_0
    SLICE_X42Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.100    59.656 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_19/CO[3]
                         net (fo=24, routed)          0.961    60.617    PhaseHydrophones/u_SNR_Check/u_Division/c40_in[1]
    SLICE_X43Y54         LUT2 (Prop_lut2_I1_O)        0.105    60.722 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217/O
                         net (fo=1, routed)           0.000    60.722    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_217_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    61.179 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181/CO[3]
                         net (fo=1, routed)           0.000    61.179    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_181_n_0
    SLICE_X43Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.277 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141/CO[3]
                         net (fo=1, routed)           0.000    61.277    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_141_n_0
    SLICE_X43Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.375 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101/CO[3]
                         net (fo=1, routed)           0.000    61.375    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_101_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.473 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61/CO[3]
                         net (fo=1, routed)           0.000    61.473    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_61_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    61.571 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_21/CO[3]
                         net (fo=24, routed)          0.786    62.357    PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/c40_in[0]
    SLICE_X39Y57         LUT5 (Prop_lut5_I3_O)        0.105    62.462 r  PhaseHydrophones/u_Maximum_Hydro_Ref/u_SampleHold2/u_Sample_and_Hold/Delay1_out10_carry_i_212/O
                         net (fo=1, routed)           0.000    62.462    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_0[0]
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    62.919 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176/CO[3]
                         net (fo=1, routed)           0.000    62.919    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_176_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.017 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136/CO[3]
                         net (fo=1, routed)           0.000    63.017    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_136_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.115 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96/CO[3]
                         net (fo=1, routed)           0.000    63.115    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_96_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    63.213 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57/CO[3]
                         net (fo=1, routed)           0.000    63.213    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_57_n_0
    SLICE_X39Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    63.403 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_20/CO[2]
                         net (fo=2, routed)           0.822    64.225    PhaseHydrophones/u_SNR_Check/u_Division/c40_in_0[0]
    SLICE_X46Y51         LUT1 (Prop_lut1_I0_O)        0.261    64.486 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42/O
                         net (fo=1, routed)           0.378    64.864    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_42_n_0
    SLICE_X47Y49         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.480    65.344 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17/CO[3]
                         net (fo=1, routed)           0.001    65.344    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry_i_17_n_0
    SLICE_X47Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.442 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    65.442    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[0]_i_4_n_0
    SLICE_X47Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.540 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10/CO[3]
                         net (fo=1, routed)           0.000    65.540    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_10_n_0
    SLICE_X47Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.638 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3/CO[3]
                         net (fo=1, routed)           0.000    65.638    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[8]_i_3_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.736 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000    65.736    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[10]_i_2_n_0
    SLICE_X47Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    65.834 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6/CO[3]
                         net (fo=1, routed)           0.000    65.834    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[15]_i_6_n_0
    SLICE_X47Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    66.094 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2_i_6/O[3]
                         net (fo=7, routed)           0.846    66.940    PhaseHydrophones/u_SNR_Check/u_Division/c4[28]
    SLICE_X50Y54         LUT4 (Prop_lut4_I0_O)        0.278    67.218 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3/O
                         net (fo=19, routed)          0.766    67.985    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_3_n_0
    SLICE_X46Y52         LUT6 (Prop_lut6_I5_O)        0.283    68.268 f  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_2/O
                         net (fo=1, routed)           0.443    68.711    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_2_n_0
    SLICE_X48Y51         LUT5 (Prop_lut5_I1_O)        0.105    68.816 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1[7]_i_1/O
                         net (fo=3, routed)           0.419    69.235    PhaseHydrophones/u_SNR_Check/u_Division/Data_Type_Conversion1_out1[7]
    SLICE_X49Y49         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.263    98.970    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y49         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]/C
                         clock pessimism              0.341    99.312    
                         clock uncertainty           -0.354    98.957    
    SLICE_X49Y49         FDRE (Setup_fdre_C_D)       -0.027    98.930    PhaseHydrophones/u_SNR_Check/u_Division/Delay_out1_reg[7]
  -------------------------------------------------------------------
                         required time                         98.930    
                         arrival time                         -69.235    
  -------------------------------------------------------------------
                         slack                                 29.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_Maximum_Hydro_3/Delay2_reg_reg[1][8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.954%)  route 0.164ns (42.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.865ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.550    -0.624    PhaseHydrophones/u_Maximum_Hydro_3/clk
    SLICE_X37Y25         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/Delay2_reg_reg[1][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.128    -0.496 r  PhaseHydrophones/u_Maximum_Hydro_3/Delay2_reg_reg[1][8]/Q
                         net (fo=2, routed)           0.164    -0.332    PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/Q[8]
    SLICE_X35Y26         LUT6 (Prop_lut6_I3_O)        0.098    -0.234 r  PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/In_last_value[8]_i_1__4/O
                         net (fo=2, routed)           0.000    -0.234    PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/D[8]
    SLICE_X35Y26         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.816    -0.865    PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/clk
    SLICE_X35Y26         FDRE                                         r  PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[8]/C
                         clock pessimism              0.502    -0.363    
    SLICE_X35Y26         FDRE (Hold_fdre_C_D)         0.092    -0.271    PhaseHydrophones/u_Maximum_Hydro_3/u_SampleHold6/u_Sample_and_Hold/In_last_value_reg[8]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.252ns (61.893%)  route 0.155ns (38.107%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg[10]/Q
                         net (fo=2, routed)           0.155    -0.314    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg_n_0_[10]
    SLICE_X35Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[11]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.203    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout11[10]
    SLICE_X35Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.832    -0.849    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[10]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X35Y49         FDRE (Hold_fdre_C_D)         0.105    -0.242    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[10]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.252ns (61.893%)  route 0.155ns (38.107%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.564    -0.610    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y48         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg[6]/Q
                         net (fo=2, routed)           0.155    -0.314    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin11_reg_n_0_[6]
    SLICE_X35Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.203 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[7]_i_1__2/O[2]
                         net (fo=1, routed)           0.000    -0.203    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout11[6]
    SLICE_X35Y48         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.832    -0.849    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y48         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[6]/C
                         clock pessimism              0.502    -0.347    
    SLICE_X35Y48         FDRE (Hold_fdre_C_D)         0.105    -0.242    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin12_reg[6]
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.203    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.001%)  route 0.161ns (38.999%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.550    -0.624    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y23         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[14]/Q
                         net (fo=2, routed)           0.161    -0.322    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg_n_0_[14]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[15]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.277    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[15]_i_3__1_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.211 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[15]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.211    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout10[14]
    SLICE_X36Y22         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.819    -0.862    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y22         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[14]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.105    -0.255    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[14]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.252ns (61.001%)  route 0.161ns (38.999%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.552    -0.622    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y22         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[10]/Q
                         net (fo=2, routed)           0.161    -0.320    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg_n_0_[10]
    SLICE_X36Y21         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[11]_i_3__1/O
                         net (fo=1, routed)           0.000    -0.275    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[11]_i_3__1_n_0
    SLICE_X36Y21         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066    -0.209 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[11]_i_1__1/O[2]
                         net (fo=1, routed)           0.000    -0.209    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout10[10]
    SLICE_X36Y21         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.820    -0.861    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y21         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[10]/C
                         clock pessimism              0.502    -0.359    
    SLICE_X36Y21         FDRE (Hold_fdre_C_D)         0.105    -0.254    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[10]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.209    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.256ns (61.381%)  route 0.161ns (38.619%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.552    -0.622    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y21         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.481 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[4]/Q
                         net (fo=2, routed)           0.161    -0.320    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg_n_0_[4]
    SLICE_X36Y20         LUT2 (Prop_lut2_I0_O)        0.045    -0.275 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[7]_i_4__1/O
                         net (fo=1, routed)           0.000    -0.275    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[7]_i_4__1_n_0
    SLICE_X36Y20         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.205 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[7]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.205    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout10[4]
    SLICE_X36Y20         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.821    -0.860    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y20         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]/C
                         clock pessimism              0.502    -0.358    
    SLICE_X36Y20         FDRE (Hold_fdre_C_D)         0.105    -0.253    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[4]
  -------------------------------------------------------------------
                         required time                          0.253    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.256ns (61.381%)  route 0.161ns (38.619%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.862ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.550    -0.624    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y23         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.483 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[12]/Q
                         net (fo=2, routed)           0.161    -0.322    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg_n_0_[12]
    SLICE_X36Y22         LUT2 (Prop_lut2_I0_O)        0.045    -0.277 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[15]_i_5__1/O
                         net (fo=1, routed)           0.000    -0.277    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11[15]_i_5__1_n_0
    SLICE_X36Y22         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.207 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[15]_i_1__1/O[0]
                         net (fo=1, routed)           0.000    -0.207    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout10[12]
    SLICE_X36Y22         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.819    -0.862    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X36Y22         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[12]/C
                         clock pessimism              0.502    -0.360    
    SLICE_X36Y22         FDRE (Hold_fdre_C_D)         0.105    -0.255    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[12]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin9_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.153%)  route 0.173ns (38.847%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.558    -0.616    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X34Y14         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin9_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y14         FDRE (Prop_fdre_C_Q)         0.164    -0.452 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin9_reg[12]/Q
                         net (fo=3, routed)           0.173    -0.279    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/yin9_reg_n_0_[12]
    SLICE_X38Y14         LUT3 (Prop_lut3_I1_O)        0.045    -0.234 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10[3]_i_2__1/O
                         net (fo=1, routed)           0.000    -0.234    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10[3]_i_2__1_n_0
    SLICE_X38Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.170 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[3]_i_1__1/O[3]
                         net (fo=1, routed)           0.000    -0.170    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xout9[3]
    SLICE_X38Y14         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.827    -0.854    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X38Y14         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[3]/C
                         clock pessimism              0.502    -0.352    
    SLICE_X38Y14         FDRE (Hold_fdre_C_D)         0.134    -0.218    PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_Complex_to_Magnitude_Angle_HDL_Optimized/xin10_reg[3]
  -------------------------------------------------------------------
                         required time                          0.218    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.265ns (62.537%)  route 0.159ns (37.463%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.563    -0.611    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X37Y46         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg[16]/Q
                         net (fo=2, routed)           0.159    -0.311    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin10_reg_n_0_[16]
    SLICE_X35Y44         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.187 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[17]_i_1__2/O[1]
                         net (fo=1, routed)           0.000    -0.187    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zout10[17]
    SLICE_X35Y44         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.831    -0.850    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/clk
    SLICE_X35Y44         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[17]/C
                         clock pessimism              0.502    -0.348    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105    -0.243    PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/zin11_reg[17]
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.187    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.128ns (37.404%)  route 0.214ns (62.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X31Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.128    -0.490 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_dOut2Re_Reg_reg[4]/Q
                         net (fo=1, routed)           0.214    -0.276    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][16]_0[4]
    SLICE_X36Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.823    -0.858    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/clk
    SLICE_X36Y18         FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][4]/C
                         clock pessimism              0.502    -0.356    
    SLICE_X36Y18         FDRE (Hold_fdre_C_D)         0.017    -0.339    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/intdelay_reg_1_reg[0][4]
  -------------------------------------------------------------------
                         required time                          0.339    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y18     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y2      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y8      PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y1      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_01/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y16     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y0      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y11     PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X1Y4      PhaseHydrophones/u_FFTs/u_FFT_Hydro_3/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_10/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X2Y17     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.472         100.000     97.528     RAMB18_X0Y1      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_MEMORY/u_dataMEM_im_11/ram_reg/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y44     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[5][0]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[5][16]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_3_reg[5][3]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y5       PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][16]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y5       PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][6]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y5       PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_4_reg[5][9]_srl7___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X8Y5       PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_BUTTERFLY/intdelay_reg_5_reg[7]_srl9___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_6/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y13     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y44     FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y13     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X30Y13     PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][1]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X6Y18      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X14Y5      PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y38     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][0]_srl12___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_9/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X42Y38     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X52Y49     PhaseHydrophones/u_FFTs/u_FFT_Hydro_Ref/u_Complex_to_Magnitude_Angle_HDL_Optimized/Delay_ValidIn_reg_reg[12]_srl14___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X34Y29     FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_fb_reg[1]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         50.000      49.146     SLICE_X56Y21     PhaseHydrophones/u_FFTs/u_FFT_Hydro_2/u_Complex_to_Magnitude_Angle_HDL_Optimized/DelayQC_Control_reg_reg[10][2]_srl11___u_FFTs_u_FFT_Hydro_1_u_Complex_to_Magnitude_Angle_HDL_Optimized_Delay_ValidIn_reg_reg_r_8/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_mb_system_clk_wiz_1_1
  To Clock:  clkfbout_mb_system_clk_wiz_1_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_mb_system_clk_wiz_1_1
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         83.333      81.741     BUFGCTRL_X0Y7    FPGA_system/mb_system_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       18.934ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             18.934ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.991ns  (logic 0.379ns (38.246%)  route 0.612ns (61.754%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.612     0.991    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X63Y68         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.991    
  -------------------------------------------------------------------
                         slack                                 18.934    

Slack (MET) :             18.969ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.821ns  (logic 0.348ns (42.370%)  route 0.473ns (57.630%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.473     0.821    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X63Y68         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)       -0.210    19.790    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.821    
  -------------------------------------------------------------------
                         slack                                 18.969    

Slack (MET) :             19.023ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.902ns  (logic 0.379ns (42.008%)  route 0.523ns (57.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.523     0.902    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[0]
    SLICE_X58Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.902    
  -------------------------------------------------------------------
                         slack                                 19.023    

Slack (MET) :             19.063ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.862ns  (logic 0.379ns (43.954%)  route 0.483ns (56.046%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.483     0.862    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[4]
    SLICE_X59Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X59Y56         FDRE (Setup_fdre_C_D)       -0.075    19.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.925    
                         arrival time                          -0.862    
  -------------------------------------------------------------------
                         slack                                 19.063    

Slack (MET) :             19.074ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.853ns  (logic 0.379ns (44.437%)  route 0.474ns (55.563%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.474     0.853    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X63Y68         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X63Y68         FDRE (Setup_fdre_C_D)       -0.073    19.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.927    
                         arrival time                          -0.853    
  -------------------------------------------------------------------
                         slack                                 19.074    

Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.702ns  (logic 0.348ns (49.589%)  route 0.354ns (50.411%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.354     0.702    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[1]
    SLICE_X58Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X58Y57         FDRE (Setup_fdre_C_D)       -0.210    19.790    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.790    
                         arrival time                          -0.702    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.088ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.744ns  (logic 0.348ns (46.796%)  route 0.396ns (53.204%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.396     0.744    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[3]
    SLICE_X60Y67         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X60Y67         FDRE (Setup_fdre_C_D)       -0.168    19.832    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         19.832    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                 19.088    

Slack (MET) :             19.093ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.698ns  (logic 0.348ns (49.883%)  route 0.350ns (50.117%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y68                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/C
    SLICE_X62Y68         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/src_gray_ff_reg[4]/Q
                         net (fo=1, routed)           0.350     0.698    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/async_path[4]
    SLICE_X62Y70         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X62Y70         FDRE (Setup_fdre_C_D)       -0.209    19.791    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][4]
  -------------------------------------------------------------------
                         required time                         19.791    
                         arrival time                          -0.698    
  -------------------------------------------------------------------
                         slack                                 19.093    

Slack (MET) :             19.098ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.869ns  (logic 0.379ns (43.616%)  route 0.490ns (56.384%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y57         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.490     0.869    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/async_path[2]
    SLICE_X60Y56         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X60Y56         FDRE (Setup_fdre_C_D)       -0.033    19.967    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         19.967    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                 19.098    

Slack (MET) :             19.103ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MaxDelay Path 20.000ns)
  Data Path Delay:        0.731ns  (logic 0.348ns (47.577%)  route 0.383ns (52.423%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 20.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y57                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X65Y57         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.383     0.731    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X64Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   20.000    20.000    
    SLICE_X64Y57         FDRE (Setup_fdre_C_D)       -0.166    19.834    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         19.834    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                 19.103    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out1_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        5.096ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.096ns  (required time - arrival time)
  Source:                 Automatic_Gain_Control/error_agc_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.017ns  (logic 0.505ns (12.571%)  route 3.512ns (87.429%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    Automatic_Gain_Control/clk
    SLICE_X48Y59         FDRE                                         r  Automatic_Gain_Control/error_agc_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y59         FDRE (Prop_fdre_C_Q)         0.379    -0.220 f  Automatic_Gain_Control/error_agc_reg/Q
                         net (fo=8, routed)           2.057     1.837    Automatic_Gain_Control/error
    SLICE_X48Y57         LUT2 (Prop_lut2_I1_O)        0.126     1.963 r  Automatic_Gain_Control/agc_on_INST_0/O
                         net (fo=3, routed)           1.455     3.419    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[1]
    SLICE_X47Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.246     8.954    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X47Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]/C
                         clock pessimism              0.264     9.218    
                         clock uncertainty           -0.474     8.744    
    SLICE_X47Y55         FDRE (Setup_fdre_C_D)       -0.229     8.515    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[1]
  -------------------------------------------------------------------
                         required time                          8.515    
                         arrival time                          -3.419    
  -------------------------------------------------------------------
                         slack                                  5.096    

Slack (MET) :             6.617ns  (required time - arrival time)
  Source:                 index_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 0.379ns (14.293%)  route 2.273ns (85.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.048ns = ( 8.952 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.360    -0.597    u_clk_10mhz
    SLICE_X32Y34         FDRE                                         r  index_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.379    -0.218 r  index_reg[8]/Q
                         net (fo=1, routed)           2.273     2.055    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/GPI1[8]
    SLICE_X31Y50         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.244     8.952    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X31Y50         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[8]/C
                         clock pessimism              0.264     9.216    
                         clock uncertainty           -0.474     8.742    
    SLICE_X31Y50         FDRE (Setup_fdre_C_D)       -0.070     8.672    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[8]
  -------------------------------------------------------------------
                         required time                          8.672    
                         arrival time                          -2.055    
  -------------------------------------------------------------------
                         slack                                  6.617    

Slack (MET) :             6.733ns  (required time - arrival time)
  Source:                 phase_ref_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.542ns  (logic 0.433ns (17.031%)  route 2.109ns (82.969%))
  Logic Levels:           0  
  Clock Path Skew:        -0.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.038ns = ( 8.962 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.363    -0.594    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_ref_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.433    -0.161 r  phase_ref_reg[23]/Q
                         net (fo=1, routed)           2.109     1.948    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[23]
    SLICE_X45Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.254     8.962    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X45Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[23]/C
                         clock pessimism              0.264     9.226    
                         clock uncertainty           -0.474     8.751    
    SLICE_X45Y34         FDRE (Setup_fdre_C_D)       -0.070     8.681    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[23]
  -------------------------------------------------------------------
                         required time                          8.681    
                         arrival time                          -1.948    
  -------------------------------------------------------------------
                         slack                                  6.733    

Slack (MET) :             6.784ns  (required time - arrival time)
  Source:                 phase_2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.362ns  (logic 0.398ns (16.850%)  route 1.964ns (83.150%))
  Logic Levels:           0  
  Clock Path Skew:        -0.178ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.036ns = ( 8.964 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.363    -0.594    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.398    -0.196 r  phase_2_reg[15]/Q
                         net (fo=1, routed)           1.964     1.768    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[15]
    SLICE_X44Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.256     8.964    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X44Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.264     9.228    
                         clock uncertainty           -0.474     8.753    
    SLICE_X44Y36         FDRE (Setup_fdre_C_D)       -0.201     8.552    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                          8.552    
                         arrival time                          -1.768    
  -------------------------------------------------------------------
                         slack                                  6.784    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.479ns  (logic 0.433ns (17.465%)  route 2.046ns (82.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.360    -0.597    PhaseHydrophones/clk
    SLICE_X50Y51         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y51         FDRE (Prop_fdre_C_Q)         0.433    -0.164 r  PhaseHydrophones/Delay1_out1_reg[2]/Q
                         net (fo=1, routed)           2.046     1.883    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[5]
    SLICE_X47Y51         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.246     8.954    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X47Y51         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]/C
                         clock pessimism              0.264     9.218    
                         clock uncertainty           -0.474     8.744    
    SLICE_X47Y51         FDRE (Setup_fdre_C_D)       -0.070     8.674    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[5]
  -------------------------------------------------------------------
                         required time                          8.674    
                         arrival time                          -1.883    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.810ns  (required time - arrival time)
  Source:                 u_out_register_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.456ns  (logic 0.379ns (15.431%)  route 2.077ns (84.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.032ns = ( 8.968 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.374    -0.583    u_clk_10mhz
    SLICE_X48Y49         FDRE                                         r  u_out_register_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.379    -0.204 r  u_out_register_reg[0]/Q
                         net (fo=1, routed)           2.077     1.873    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[0]
    SLICE_X47Y49         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.260     8.968    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X47Y49         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.232    
                         clock uncertainty           -0.474     8.757    
    SLICE_X47Y49         FDRE (Setup_fdre_C_D)       -0.074     8.683    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.683    
                         arrival time                          -1.873    
  -------------------------------------------------------------------
                         slack                                  6.810    

Slack (MET) :             6.819ns  (required time - arrival time)
  Source:                 index_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.379ns (15.518%)  route 2.063ns (84.482%))
  Logic Levels:           0  
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.046ns = ( 8.954 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.359    -0.598    u_clk_10mhz
    SLICE_X32Y33         FDRE                                         r  index_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.219 r  index_reg[12]/Q
                         net (fo=1, routed)           2.063     1.844    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/GPI1[12]
    SLICE_X47Y54         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.246     8.954    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X47Y54         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]/C
                         clock pessimism              0.264     9.218    
                         clock uncertainty           -0.474     8.744    
    SLICE_X47Y54         FDRE (Setup_fdre_C_D)       -0.080     8.664    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[12]
  -------------------------------------------------------------------
                         required time                          8.664    
                         arrival time                          -1.844    
  -------------------------------------------------------------------
                         slack                                  6.819    

Slack (MET) :             6.824ns  (required time - arrival time)
  Source:                 phase_3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 0.348ns (14.842%)  route 1.997ns (85.158%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.035ns = ( 8.965 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.362    -0.595    u_clk_10mhz
    SLICE_X43Y35         FDRE                                         r  phase_3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y35         FDRE (Prop_fdre_C_Q)         0.348    -0.247 r  phase_3_reg[0]/Q
                         net (fo=1, routed)           1.997     1.750    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[0]
    SLICE_X45Y37         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.257     8.965    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X45Y37         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.264     9.229    
                         clock uncertainty           -0.474     8.754    
    SLICE_X45Y37         FDRE (Setup_fdre_C_D)       -0.181     8.573    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                          8.573    
                         arrival time                          -1.750    
  -------------------------------------------------------------------
                         slack                                  6.824    

Slack (MET) :             6.828ns  (required time - arrival time)
  Source:                 index_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 0.379ns (15.546%)  route 2.059ns (84.454%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.049ns = ( 8.951 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    u_clk_10mhz
    SLICE_X35Y34         FDRE                                         r  index_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  index_reg[9]/Q
                         net (fo=1, routed)           2.059     1.839    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/GPI1[9]
    SLICE_X36Y58         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.243     8.951    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X36Y58         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[9]/C
                         clock pessimism              0.264     9.215    
                         clock uncertainty           -0.474     8.741    
    SLICE_X36Y58         FDRE (Setup_fdre_C_D)       -0.074     8.667    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[9]
  -------------------------------------------------------------------
                         required time                          8.667    
                         arrival time                          -1.839    
  -------------------------------------------------------------------
                         slack                                  6.828    

Slack (MET) :             6.852ns  (required time - arrival time)
  Source:                 index_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@10.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 0.379ns (15.802%)  route 2.019ns (84.198%))
  Logic Levels:           0  
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.053ns = ( 8.947 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.359    -0.598    u_clk_10mhz
    SLICE_X31Y33         FDRE                                         r  index_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.379    -0.219 r  index_reg[2]/Q
                         net (fo=1, routed)           2.019     1.800    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/GPI1[2]
    SLICE_X37Y64         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     10.000    10.000 r  
    H11                                               0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    11.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    12.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.061     6.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.357     7.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077     7.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.239     8.947    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X37Y64         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]/C
                         clock pessimism              0.264     9.211    
                         clock uncertainty           -0.474     8.737    
    SLICE_X37Y64         FDRE (Setup_fdre_C_D)       -0.084     8.653    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[2]
  -------------------------------------------------------------------
                         required time                          8.653    
                         arrival time                          -1.800    
  -------------------------------------------------------------------
                         slack                                  6.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 phase_3_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.141ns (15.536%)  route 0.767ns (84.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.857ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.558    -0.616    u_clk_10mhz
    SLICE_X35Y34         FDRE                                         r  phase_3_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  phase_3_reg[17]/Q
                         net (fo=1, routed)           0.767     0.292    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[17]
    SLICE_X35Y33         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.824    -0.857    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X35Y33         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]/C
                         clock pessimism              0.555    -0.302    
                         clock uncertainty            0.474     0.172    
    SLICE_X35Y33         FDRE (Hold_fdre_C_D)         0.059     0.231    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[17]
  -------------------------------------------------------------------
                         required time                         -0.231    
                         arrival time                           0.292    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 index_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.921ns  (logic 0.141ns (15.313%)  route 0.780ns (84.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.559    -0.615    u_clk_10mhz
    SLICE_X32Y34         FDRE                                         r  index_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.474 r  index_reg[11]/Q
                         net (fo=1, routed)           0.780     0.306    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/GPI1[11]
    SLICE_X47Y54         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.831    -0.849    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X47Y54         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]/C
                         clock pessimism              0.555    -0.294    
                         clock uncertainty            0.474     0.180    
    SLICE_X47Y54         FDRE (Hold_fdre_C_D)         0.061     0.241    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.241    
                         arrival time                           0.306    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 phase_3_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.867ns  (logic 0.128ns (14.761%)  route 0.739ns (85.239%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.558    -0.616    u_clk_10mhz
    SLICE_X41Y33         FDRE                                         r  phase_3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  phase_3_reg[15]/Q
                         net (fo=1, routed)           0.739     0.251    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[15]
    SLICE_X41Y35         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.828    -0.853    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X41Y35         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.474     0.176    
    SLICE_X41Y35         FDRE (Hold_fdre_C_D)         0.010     0.186    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.186    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 index_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.923ns  (logic 0.141ns (15.269%)  route 0.782ns (84.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.558    -0.616    u_clk_10mhz
    SLICE_X29Y33         FDRE                                         r  index_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.475 r  index_reg[6]/Q
                         net (fo=1, routed)           0.782     0.307    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/GPI1[6]
    SLICE_X31Y51         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.830    -0.850    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X31Y51         FDRE                                         r  FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[6]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X31Y51         FDRE (Hold_fdre_C_D)         0.057     0.236    FPGA_system/mb_system_i/Data_Module_2/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.236    
                         arrival time                           0.307    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 phase_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.148ns (16.856%)  route 0.730ns (83.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.614ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.560    -0.614    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.148    -0.466 r  phase_2_reg[0]/Q
                         net (fo=1, routed)           0.730     0.264    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/GPI3[0]
    SLICE_X44Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.829    -0.852    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Clk
    SLICE_X44Y36         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X44Y36         FDRE (Hold_fdre_C_D)         0.006     0.183    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I3/Using_GPI.GPI_In_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.183    
                         arrival time                           0.264    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 PhaseHydrophones/Delay1_out1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.933ns  (logic 0.141ns (15.114%)  route 0.792ns (84.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.565    -0.609    PhaseHydrophones/clk
    SLICE_X48Y51         FDRE                                         r  PhaseHydrophones/Delay1_out1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y51         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  PhaseHydrophones/Delay1_out1_reg[6]/Q
                         net (fo=1, routed)           0.792     0.324    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/GPI4[9]
    SLICE_X47Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.833    -0.848    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Clk
    SLICE_X47Y52         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[9]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X47Y52         FDRE (Hold_fdre_C_D)         0.059     0.240    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPI_I4/Using_GPI.GPI_In_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.324    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 phase_ref_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.920ns  (logic 0.128ns (13.908%)  route 0.792ns (86.092%))
  Logic Levels:           0  
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.559    -0.615    u_clk_10mhz
    SLICE_X41Y36         FDRE                                         r  phase_ref_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y36         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  phase_ref_reg[16]/Q
                         net (fo=1, routed)           0.792     0.305    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/GPI1[16]
    SLICE_X38Y35         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.827    -0.854    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Clk
    SLICE_X38Y35         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]/C
                         clock pessimism              0.555    -0.299    
                         clock uncertainty            0.474     0.175    
    SLICE_X38Y35         FDRE (Hold_fdre_C_D)         0.036     0.211    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I1/Using_GPI.GPI_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.211    
                         arrival time                           0.305    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 phase_1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.128ns (14.491%)  route 0.755ns (85.509%))
  Logic Levels:           0  
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.558    -0.616    u_clk_10mhz
    SLICE_X31Y33         FDRE                                         r  phase_1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y33         FDRE (Prop_fdre_C_Q)         0.128    -0.488 r  phase_1_reg[10]/Q
                         net (fo=1, routed)           0.755     0.267    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[10]
    SLICE_X33Y33         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.825    -0.856    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X33Y33         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.474     0.173    
    SLICE_X33Y33         FDRE (Hold_fdre_C_D)        -0.007     0.166    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.166    
                         arrival time                           0.267    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 phase_1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.930ns  (logic 0.128ns (13.771%)  route 0.802ns (86.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.856ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.559    -0.615    u_clk_10mhz
    SLICE_X29Y34         FDRE                                         r  phase_1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y34         FDRE (Prop_fdre_C_Q)         0.128    -0.487 r  phase_1_reg[15]/Q
                         net (fo=1, routed)           0.802     0.315    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[15]
    SLICE_X34Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.825    -0.856    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X34Y34         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]/C
                         clock pessimism              0.555    -0.301    
                         clock uncertainty            0.474     0.173    
    SLICE_X34Y34         FDRE (Hold_fdre_C_D)         0.035     0.208    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.208    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 phase_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.965ns  (logic 0.141ns (14.614%)  route 0.824ns (85.386%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.555    -0.619    u_clk_10mhz
    SLICE_X39Y30         FDRE                                         r  phase_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  phase_1_reg[16]/Q
                         net (fo=1, routed)           0.824     0.346    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/GPI2[16]
    SLICE_X40Y35         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.828    -0.853    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Clk
    SLICE_X40Y35         FDRE                                         r  FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]/C
                         clock pessimism              0.555    -0.298    
                         clock uncertainty            0.474     0.176    
    SLICE_X40Y35         FDRE (Hold_fdre_C_D)         0.061     0.237    FPGA_system/mb_system_i/Data_Module/U0/IOModule_Core_I1/GPI_I2/Using_GPI.GPI_In_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.346    
  -------------------------------------------------------------------
                         slack                                  0.109    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        8.886ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.886ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.040ns  (logic 0.379ns (36.442%)  route 0.661ns (63.558%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.661     1.040    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[0]
    SLICE_X63Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y59         FDRE (Setup_fdre_C_D)       -0.074     9.926    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.926    
                         arrival time                          -1.040    
  -------------------------------------------------------------------
                         slack                                  8.886    

Slack (MET) :             8.966ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.826ns  (logic 0.348ns (42.119%)  route 0.478ns (57.881%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.478     0.826    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[3]
    SLICE_X63Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X63Y59         FDRE (Setup_fdre_C_D)       -0.208     9.792    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.792    
                         arrival time                          -0.826    
  -------------------------------------------------------------------
                         slack                                  8.966    

Slack (MET) :             9.070ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.720ns  (logic 0.348ns (48.301%)  route 0.372ns (51.699%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.372     0.720    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[1]
    SLICE_X62Y66         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y66         FDRE (Setup_fdre_C_D)       -0.210     9.790    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.790    
                         arrival time                          -0.720    
  -------------------------------------------------------------------
                         slack                                  9.070    

Slack (MET) :             9.082ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.934%)  route 0.363ns (51.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.363     0.711    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[3]
    SLICE_X62Y67         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)       -0.207     9.793    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                          9.793    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                  9.082    

Slack (MET) :             9.122ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.708ns  (logic 0.348ns (49.156%)  route 0.360ns (50.844%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.360     0.708    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[1]
    SLICE_X64Y59         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X64Y59         FDRE (Setup_fdre_C_D)       -0.170     9.830    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          9.830    
                         arrival time                          -0.708    
  -------------------------------------------------------------------
                         slack                                  9.122    

Slack (MET) :             9.180ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.745ns  (logic 0.379ns (50.885%)  route 0.366ns (49.115%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.366     0.745    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/async_path[2]
    SLICE_X62Y57         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y57         FDRE (Setup_fdre_C_D)       -0.075     9.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.745    
  -------------------------------------------------------------------
                         slack                                  9.180    

Slack (MET) :             9.189ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.736ns  (logic 0.379ns (51.495%)  route 0.357ns (48.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X61Y66         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.357     0.736    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[0]
    SLICE_X62Y66         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y66         FDRE (Setup_fdre_C_D)       -0.075     9.925    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                          9.925    
                         arrival time                          -0.736    
  -------------------------------------------------------------------
                         slack                                  9.189    

Slack (MET) :             9.197ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.730ns  (logic 0.379ns (51.921%)  route 0.351ns (48.079%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67                                      0.000     0.000 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.379     0.379 r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.351     0.730    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/async_path[2]
    SLICE_X62Y67         FDRE                                         r  FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X62Y67         FDRE (Setup_fdre_C_D)       -0.073     9.927    FPGA_system/mb_system_i/axi_quad_spi_0/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                          9.927    
                         arrival time                          -0.730    
  -------------------------------------------------------------------
                         slack                                  9.197    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out2_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.419ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.220ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.546ns  (logic 0.603ns (13.264%)  route 3.943ns (86.736%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.995ns = ( 19.005 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.954     0.733    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I2_O)        0.105     0.838 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     2.534    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     2.653 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.294     3.947    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.297    19.005    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.269    
                         clock uncertainty           -0.474    18.795    
    RAMB36_X1Y7          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.167    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.167    
                         arrival time                          -3.947    
  -------------------------------------------------------------------
                         slack                                 14.220    

Slack (MET) :             14.354ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.603ns (13.697%)  route 3.799ns (86.303%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.006ns = ( 18.994 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.430     1.210    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.105     1.315 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           1.004     2.319    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.119     2.438 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.365     3.803    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.286    18.994    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.258    
                         clock uncertainty           -0.474    18.784    
    RAMB36_X0Y5          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.157    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.157    
                         arrival time                          -3.803    
  -------------------------------------------------------------------
                         slack                                 14.354    

Slack (MET) :             14.550ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 0.603ns (14.291%)  route 3.616ns (85.709%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.992ns = ( 19.008 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.954     0.733    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I2_O)        0.105     0.838 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     2.534    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     2.653 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.968     3.620    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.300    19.008    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y9          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.272    
                         clock uncertainty           -0.474    18.798    
    RAMB36_X0Y9          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.170    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.170    
                         arrival time                          -3.620    
  -------------------------------------------------------------------
                         slack                                 14.550    

Slack (MET) :             14.680ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.079ns  (logic 0.603ns (14.785%)  route 3.476ns (85.215%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.003ns = ( 18.997 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.430     1.210    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.105     1.315 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           1.004     2.319    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.119     2.438 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.041     3.479    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.289    18.997    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.261    
                         clock uncertainty           -0.474    18.787    
    RAMB36_X1Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.160    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.160    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                 14.680    

Slack (MET) :             14.747ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.603ns (14.996%)  route 3.418ns (85.004%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.993ns = ( 19.007 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.954     0.733    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I2_O)        0.105     0.838 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           1.695     2.534    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.119     2.653 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.769     3.422    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.299    19.007    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y8          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.271    
                         clock uncertainty           -0.474    18.797    
    RAMB36_X0Y8          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.169    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.169    
                         arrival time                          -3.422    
  -------------------------------------------------------------------
                         slack                                 14.747    

Slack (MET) :             14.871ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.602ns (15.446%)  route 3.295ns (84.554%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.004ns = ( 18.996 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.072     0.852    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I2_O)        0.105     0.957 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.676     1.633    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.118     1.751 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.548     3.298    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.288    18.996    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.260    
                         clock uncertainty           -0.474    18.786    
    RAMB36_X0Y4          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.617    18.169    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.169    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 14.871    

Slack (MET) :             14.873ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.599ns (15.367%)  route 3.299ns (84.633%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.990ns = ( 19.010 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.827     0.606    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.105     0.711 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.903     1.615    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.115     1.730 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.569     3.299    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.302    19.010    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y0          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.274    
                         clock uncertainty           -0.474    18.800    
    RAMB36_X2Y0          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.172    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.172    
                         arrival time                          -3.299    
  -------------------------------------------------------------------
                         slack                                 14.873    

Slack (MET) :             14.962ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.801ns  (logic 0.603ns (15.866%)  route 3.198ns (84.134%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.999ns = ( 19.001 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.430     1.210    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.105     1.315 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           1.004     2.319    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.119     2.438 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.763     3.202    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.293    19.001    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.265    
                         clock uncertainty           -0.474    18.791    
    RAMB36_X1Y6          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.164    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.164    
                         arrival time                          -3.202    
  -------------------------------------------------------------------
                         slack                                 14.962    

Slack (MET) :             14.985ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.772ns  (logic 0.603ns (15.986%)  route 3.169ns (84.014%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.005ns = ( 18.995 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           1.430     1.210    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I2_O)        0.105     1.315 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           1.004     2.319    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.119     2.438 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.735     3.173    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.287    18.995    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.259    
                         clock uncertainty           -0.474    18.785    
    RAMB36_X1Y5          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.627    18.158    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.158    
                         arrival time                          -3.173    
  -------------------------------------------------------------------
                         slack                                 14.985    

Slack (MET) :             14.992ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@20.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        3.769ns  (logic 0.599ns (15.894%)  route 3.170ns (84.106%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.000ns = ( 19.000 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.358    -0.599    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.379    -0.220 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.827     0.606    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.105     0.711 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.903     1.615    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.115     1.730 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           1.440     3.170    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     20.000    20.000 r  
    H11                                               0.000    20.000 r  clk_in (IN)
                         net (fo=0)                   0.000    20.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331    21.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004    22.335    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.061    16.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.357    17.631    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    17.708 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.292    19.000    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.264    19.264    
                         clock uncertainty           -0.474    18.790    
    RAMB36_X0Y6          FIFO36E1 (Setup_fifo36e1_WRCLK_WREN)
                                                     -0.628    18.162    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         18.162    
                         arrival time                          -3.170    
  -------------------------------------------------------------------
                         slack                                 14.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.230ns (17.783%)  route 1.063ns (82.217%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.356    -0.121    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.076 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.284     0.208    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.252 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.423     0.675    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.867    -0.814    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.474     0.216    
    RAMB36_X1Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.041     0.257    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.675    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.561ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.439ns  (logic 0.229ns (15.910%)  route 1.210ns (84.090%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.364ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.809ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.264    -0.213    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.395     0.228    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.043     0.271 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.551     0.821    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.872    -0.809    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y2          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.254    
                         clock uncertainty            0.474     0.221    
    RAMB36_X0Y2          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.261    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.261    
                         arrival time                           0.821    
  -------------------------------------------------------------------
                         slack                                  0.561    

Slack (MET) :             0.605ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.481ns  (logic 0.230ns (15.533%)  route 1.251ns (84.467%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.356    -0.121    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.076 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.284     0.208    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.252 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.611     0.863    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.868    -0.813    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.258    
                         clock uncertainty            0.474     0.217    
    RAMB36_X2Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.041     0.258    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           0.863    
  -------------------------------------------------------------------
                         slack                                  0.605    

Slack (MET) :             0.637ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.511ns  (logic 0.230ns (15.218%)  route 1.281ns (84.782%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.356    -0.121    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.076 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.284     0.208    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.252 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.641     0.893    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.867    -0.814    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.259    
                         clock uncertainty            0.474     0.216    
    RAMB36_X0Y3          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.041     0.257    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.257    
                         arrival time                           0.893    
  -------------------------------------------------------------------
                         slack                                  0.637    

Slack (MET) :             0.679ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.561ns  (logic 0.229ns (14.674%)  route 1.332ns (85.326%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.264    -0.213    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.395     0.228    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.043     0.271 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.672     0.943    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X2Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.875    -0.806    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X2Y1          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.251    
                         clock uncertainty            0.474     0.224    
    RAMB36_X2Y1          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.264    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.264    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.679    

Slack (MET) :             0.780ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.656ns  (logic 0.231ns (13.951%)  route 1.425ns (86.049%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.348    -0.129    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I1_O)        0.045    -0.084 r  FIFO_BUFFERS/write_enable_INST_0/O
                         net (fo=1, routed)           0.853     0.770    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X9Y37          LUT5 (Prop_lut5_I0_O)        0.045     0.815 r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.223     1.038    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.869    -0.812    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y7          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.257    
                         clock uncertainty            0.474     0.218    
    RAMB36_X0Y7          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.258    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.258    
                         arrival time                           1.038    
  -------------------------------------------------------------------
                         slack                                  0.780    

Slack (MET) :             0.814ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.684ns  (logic 0.230ns (13.662%)  route 1.454ns (86.338%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.356    -0.121    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X47Y19         LUT4 (Prop_lut4_I3_O)        0.045    -0.076 r  FIFO_BUFFERS/FIFO_buffer_4_i_1/O
                         net (fo=1, routed)           0.284     0.208    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X46Y18         LUT5 (Prop_lut5_I0_O)        0.044     0.252 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.814     1.066    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.862    -0.819    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y4          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.264    
                         clock uncertainty            0.474     0.211    
    RAMB36_X0Y4          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.041     0.252    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.252    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                  0.814    

Slack (MET) :             0.828ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_normal_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.699ns  (logic 0.229ns (13.476%)  route 1.470ns (86.524%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_normal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_normal_reg/Q
                         net (fo=5, routed)           0.264    -0.213    FIFO_BUFFERS/write_enable_normal_reg_n_0
    SLICE_X34Y19         LUT4 (Prop_lut4_I0_O)        0.045    -0.168 r  FIFO_BUFFERS/FIFO_buffer_2_i_1/O
                         net (fo=1, routed)           0.395     0.228    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X35Y13         LUT5 (Prop_lut5_I0_O)        0.043     0.271 r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.811     1.081    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X0Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.254    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           1.081    
  -------------------------------------------------------------------
                         slack                                  0.828    

Slack (MET) :             0.866ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.738ns  (logic 0.230ns (13.235%)  route 1.508ns (86.765%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.578     0.101    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.146 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.461     0.608    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.044     0.652 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.468     1.120    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.865    -0.816    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y6          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.261    
                         clock uncertainty            0.474     0.214    
    RAMB36_X1Y6          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.254    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.254    
                         arrival time                           1.120    
  -------------------------------------------------------------------
                         slack                                  0.866    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/write_enable_uart_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.741ns  (logic 0.230ns (13.210%)  route 1.511ns (86.790%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.556    -0.618    FIFO_BUFFERS/clk_read
    SLICE_X40Y18         FDRE                                         r  FIFO_BUFFERS/write_enable_uart_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y18         FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  FIFO_BUFFERS/write_enable_uart_reg/Q
                         net (fo=5, routed)           0.578     0.101    FIFO_BUFFERS/write_enable_uart_reg_n_0
    SLICE_X49Y24         LUT4 (Prop_lut4_I3_O)        0.045     0.146 r  FIFO_BUFFERS/FIFO_buffer_3_i_1/O
                         net (fo=1, routed)           0.461     0.608    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_en
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.044     0.652 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1_i_3/O
                         net (fo=4, routed)           0.472     1.123    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/WR_EN
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.859    -0.822    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                         clock pessimism              0.555    -0.267    
                         clock uncertainty            0.474     0.208    
    RAMB36_X1Y5          FIFO36E1 (Hold_fifo36e1_WRCLK_WREN)
                                                      0.040     0.248    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1
  -------------------------------------------------------------------
                         required time                         -0.248    
                         arrival time                           1.123    
  -------------------------------------------------------------------
                         slack                                  0.875    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack        2.537ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.087ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.537ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.858ns  (logic 1.459ns (21.275%)  route 5.399ns (78.725%))
  Logic Levels:           7  (CARRY4=2 LUT4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 98.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 89.396 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.353    89.396    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X40Y59         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.379    89.775 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.673    90.448    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.105    90.553 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.553    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    91.010 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.010    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.108 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.430    92.537    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.642 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.464    95.106    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X11Y2          LUT4 (Prop_lut4_I2_O)        0.105    95.211 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.352    95.563    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.105    95.668 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.481    96.149    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X9Y3           LUT4 (Prop_lut4_I2_O)        0.105    96.254 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1/O
                         net (fo=1, routed)           0.000    96.254    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[1]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.262    98.969    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X9Y3           FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]/C
                         clock pessimism              0.264    99.233    
                         clock uncertainty           -0.474    98.759    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.032    98.791    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[1]
  -------------------------------------------------------------------
                         required time                         98.791    
                         arrival time                         -96.254    
  -------------------------------------------------------------------
                         slack                                  2.537    

Slack (MET) :             2.553ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.879ns  (logic 1.480ns (21.515%)  route 5.399ns (78.485%))
  Logic Levels:           7  (CARRY4=2 LUT4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 98.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 89.396 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.353    89.396    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X40Y59         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.379    89.775 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.673    90.448    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.105    90.553 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.553    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    91.010 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.010    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.108 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.430    92.537    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.642 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.464    95.106    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X11Y2          LUT4 (Prop_lut4_I2_O)        0.105    95.211 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.352    95.563    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.105    95.668 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.481    96.149    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X9Y3           LUT5 (Prop_lut5_I3_O)        0.126    96.275 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1/O
                         net (fo=1, routed)           0.000    96.275    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_1_n_0
    SLICE_X9Y3           FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.262    98.969    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X9Y3           FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]/C
                         clock pessimism              0.264    99.233    
                         clock uncertainty           -0.474    98.759    
    SLICE_X9Y3           FDRE (Setup_fdre_C_D)        0.069    98.828    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[2]
  -------------------------------------------------------------------
                         required time                         98.828    
                         arrival time                         -96.275    
  -------------------------------------------------------------------
                         slack                                  2.553    

Slack (MET) :             2.569ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.839ns  (logic 1.462ns (21.378%)  route 5.377ns (78.622%))
  Logic Levels:           7  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.163ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 98.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.604ns = ( 89.396 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.353    89.396    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X40Y59         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y59         FDRE (Prop_fdre_C_Q)         0.379    89.775 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[19]/Q
                         net (fo=2, routed)           0.673    90.448    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[3]
    SLICE_X39Y63         LUT4 (Prop_lut4_I0_O)        0.105    90.553 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7/O
                         net (fo=1, routed)           0.000    90.553    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_7_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    91.010 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    91.010    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    91.108 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           1.430    92.537    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.105    92.642 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/i___163_i_1/O
                         net (fo=56, routed)          2.464    95.106    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/Trigger_out1
    SLICE_X11Y2          LUT4 (Prop_lut4_I2_O)        0.105    95.211 f  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2/O
                         net (fo=2, routed)           0.352    95.563    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/FSM_onehot_minResRX2FFTCtrl_state[1]_i_2_n_0
    SLICE_X11Y3          LUT5 (Prop_lut5_I2_O)        0.105    95.668 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[2]_i_2/O
                         net (fo=3, routed)           0.458    96.127    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg
    SLICE_X13Y3          LUT3 (Prop_lut3_I1_O)        0.108    96.235 r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1/O
                         net (fo=1, routed)           0.000    96.235    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg[0]_i_1_n_0
    SLICE_X13Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.262    98.969    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/clk
    SLICE_X13Y3          FDRE                                         r  PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]/C
                         clock pessimism              0.264    99.233    
                         clock uncertainty           -0.474    98.759    
    SLICE_X13Y3          FDRE (Setup_fdre_C_D)        0.045    98.804    PhaseHydrophones/u_FFTs/u_FFT_Hydro_1/u_FFT_HDL_Optimized/u_MinResRX2FFT_CTRL/minResRX2FFTCtrl_stageReg_reg[0]
  -------------------------------------------------------------------
                         required time                         98.804    
                         arrival time                         -96.235    
  -------------------------------------------------------------------
                         slack                                  2.569    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            index_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  index_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  index_reg[16]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    index_reg[16]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_1_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  phase_1_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_1_reg[23]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    phase_1_reg[23]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_1_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  phase_1_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_1_reg[30]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    phase_1_reg[30]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[0]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    phase_2_reg[0]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_2_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[15]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    phase_2_reg[15]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_2_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_2_reg[7]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    phase_2_reg[7]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    

Slack (MET) :             2.576ns  (required time - arrival time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_ref_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@90.000ns)
  Data Path Delay:        6.637ns  (logic 0.484ns (7.292%)  route 6.153ns (92.708%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.597ns = ( 89.403 - 90.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                     90.000    90.000 r  
    H11                                               0.000    90.000 r  clk_in (IN)
                         net (fo=0)                   0.000    90.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    91.396 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    92.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.924    86.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.425    87.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.081    88.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        1.360    89.403    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X49Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y55         FDRE (Prop_fdre_C_Q)         0.379    89.782 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[4]/Q
                         net (fo=153, routed)         4.303    94.085    L[4]
    SLICE_X33Y31         LUT2 (Prop_lut2_I1_O)        0.105    94.190 r  index[16]_i_1/O
                         net (fo=145, routed)         1.850    96.040    index
    SLICE_X46Y35         FDRE                                         r  phase_ref_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    u_clk_10mhz
    SLICE_X46Y35         FDRE                                         r  phase_ref_reg[23]/C
                         clock pessimism              0.264    99.226    
                         clock uncertainty           -0.474    98.752    
    SLICE_X46Y35         FDRE (Setup_fdre_C_CE)      -0.136    98.616    phase_ref_reg[23]
  -------------------------------------------------------------------
                         required time                         98.616    
                         arrival time                         -96.040    
  -------------------------------------------------------------------
                         slack                                  2.576    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.971ns  (logic 0.186ns (19.152%)  route 0.785ns (80.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[0]/Q
                         net (fo=1, routed)           0.785     0.315    Automatic_Gain_Control/user_gain[0]
    SLICE_X48Y59         LUT4 (Prop_lut4_I3_O)        0.045     0.360 r  Automatic_Gain_Control/gain[0]_i_1/O
                         net (fo=1, routed)           0.000     0.360    Automatic_Gain_Control/gain[0]_i_1_n_0
    SLICE_X48Y59         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.832    -0.848    Automatic_Gain_Control/clk
    SLICE_X48Y59         FDRE                                         r  Automatic_Gain_Control/gain_reg[0]/C
                         clock pessimism              0.555    -0.293    
                         clock uncertainty            0.474     0.181    
    SLICE_X48Y59         FDRE (Hold_fdre_C_D)         0.092     0.273    Automatic_Gain_Control/gain_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.273    
                         arrival time                           0.360    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_out_register_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.226ns (22.907%)  route 0.761ns (77.093%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.483 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[5]/Q
                         net (fo=153, routed)         0.761     0.278    L[5]
    SLICE_X48Y49         LUT4 (Prop_lut4_I0_O)        0.098     0.376 r  u_out_register[0]_i_1/O
                         net (fo=1, routed)           0.000     0.376    u_out_register[0]_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  u_out_register_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.837    -0.844    u_clk_10mhz
    SLICE_X48Y49         FDRE                                         r  u_out_register_reg[0]/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.474     0.185    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.092     0.277    u_out_register_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.277    
                         arrival time                           0.376    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.026ns  (logic 0.383ns (37.338%)  route 0.643ns (62.662%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.564    -0.610    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X50Y55         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y55         FDRE (Prop_fdre_C_Q)         0.164    -0.446 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[12]/Q
                         net (fo=2, routed)           0.643     0.197    PhaseHydrophones/u_SNR_Check/u_Division/SNR_Threshold[6]
    SLICE_X49Y52         LUT4 (Prop_lut4_I3_O)        0.044     0.241 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_1/O
                         net (fo=1, routed)           0.000     0.241    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_i_1_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.092     0.333 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0/CO[3]
                         net (fo=1, routed)           0.000     0.333    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__0_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     0.372 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1/CO[3]
                         net (fo=1, routed)           0.000     0.372    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__1_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.044     0.416 r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out10_carry__2/CO[1]
                         net (fo=1, routed)           0.000     0.416    PhaseHydrophones/u_SNR_Check/u_Division/Relational_Operator_relop1
    SLICE_X49Y54         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.833    -0.847    PhaseHydrophones/u_SNR_Check/u_Division/clk
    SLICE_X49Y54         FDRE                                         r  PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg/C
                         clock pessimism              0.555    -0.292    
                         clock uncertainty            0.474     0.182    
    SLICE_X49Y54         FDRE (Hold_fdre_C_D)         0.100     0.282    PhaseHydrophones/u_SNR_Check/u_Division/Delay1_out1_reg
  -------------------------------------------------------------------
                         required time                         -0.282    
                         arrival time                           0.416    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.186ns (18.171%)  route 0.838ns (81.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.852ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[1]/Q
                         net (fo=1, routed)           0.283    -0.187    Automatic_Gain_Control/user_gain[1]
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.045    -0.142 r  Automatic_Gain_Control/gain[1]_i_1/O
                         net (fo=1, routed)           0.554     0.413    Automatic_Gain_Control/gain[1]_i_1_n_0
    SLICE_X36Y57         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.828    -0.852    Automatic_Gain_Control/clk
    SLICE_X36Y57         FDRE                                         r  Automatic_Gain_Control/gain_reg[1]/C
                         clock pessimism              0.555    -0.297    
                         clock uncertainty            0.474     0.177    
    SLICE_X36Y57         FDRE (Hold_fdre_C_D)         0.063     0.240    Automatic_Gain_Control/gain_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.240    
                         arrival time                           0.413    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/gain_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.118ns  (logic 0.186ns (16.633%)  route 0.932ns (83.367%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.315ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.851ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.141    -0.470 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[2]/Q
                         net (fo=1, routed)           0.390    -0.080    Automatic_Gain_Control/user_gain[2]
    SLICE_X48Y57         LUT4 (Prop_lut4_I3_O)        0.045    -0.035 r  Automatic_Gain_Control/gain[2]_i_1/O
                         net (fo=1, routed)           0.542     0.507    Automatic_Gain_Control/gain[2]_i_1_n_0
    SLICE_X41Y57         FDRE                                         r  Automatic_Gain_Control/gain_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.830    -0.851    Automatic_Gain_Control/clk
    SLICE_X41Y57         FDRE                                         r  Automatic_Gain_Control/gain_reg[2]/C
                         clock pessimism              0.555    -0.296    
                         clock uncertainty            0.474     0.178    
    SLICE_X41Y57         FDRE (Hold_fdre_C_D)         0.059     0.237    Automatic_Gain_Control/gain_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.507    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.188ns  (logic 0.393ns (33.093%)  route 0.795ns (66.907%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT6=1)
  Clock Path Skew:        0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.617ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.557    -0.617    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/Clk
    SLICE_X38Y63         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y63         FDRE (Prop_fdre_C_Q)         0.164    -0.453 r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I2/TMR_No.gpo_io_i_reg[20]/Q
                         net (fo=2, routed)           0.168    -0.285    PhaseHydrophones/u_FFTs/u_Trigger/LowThreshold[4]
    SLICE_X39Y63         LUT4 (Prop_lut4_I2_O)        0.051    -0.234 r  PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_2__2/O
                         net (fo=1, routed)           0.000    -0.234    PhaseHydrophones/u_FFTs/u_Trigger/i__carry_i_2__2_n_0
    SLICE_X39Y63         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.094    -0.140 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    -0.140    PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry_n_0
    SLICE_X39Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.101 r  PhaseHydrophones/u_FFTs/u_Trigger/Logical_Operator4_out10_inferred__0/i__carry__0/CO[3]
                         net (fo=3, routed)           0.627     0.526    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/CO[0]
    SLICE_X48Y49         LUT6 (Prop_lut6_I2_O)        0.045     0.571 r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_i_1/O
                         net (fo=1, routed)           0.000     0.571    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_i_1_n_0
    SLICE_X48Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.837    -0.844    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/clk
    SLICE_X48Y49         FDRE                                         r  PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg/C
                         clock pessimism              0.555    -0.289    
                         clock uncertainty            0.474     0.185    
    SLICE_X48Y49         FDRE (Hold_fdre_C_D)         0.091     0.276    PhaseHydrophones/u_FFTs/u_Trigger/u_SampleHold/u_Sample_and_Hold/In_last_value_reg
  -------------------------------------------------------------------
                         required time                         -0.276    
                         arrival time                           0.571    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/highest_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.226ns (20.934%)  route 0.854ns (79.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.483 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=7, routed)           0.533     0.050    Automatic_Gain_Control/enable
    SLICE_X47Y58         LUT3 (Prop_lut3_I1_O)        0.098     0.148 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_1/O
                         net (fo=27, routed)          0.320     0.469    Automatic_Gain_Control/FSM_onehot_receive[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.831    -0.850    Automatic_Gain_Control/clk
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[14]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X45Y58         FDRE (Hold_fdre_C_R)        -0.018     0.161    Automatic_Gain_Control/highest_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/highest_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.226ns (20.934%)  route 0.854ns (79.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.483 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=7, routed)           0.533     0.050    Automatic_Gain_Control/enable
    SLICE_X47Y58         LUT3 (Prop_lut3_I1_O)        0.098     0.148 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_1/O
                         net (fo=27, routed)          0.320     0.469    Automatic_Gain_Control/FSM_onehot_receive[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.831    -0.850    Automatic_Gain_Control/clk
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[15]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X45Y58         FDRE (Hold_fdre_C_R)        -0.018     0.161    Automatic_Gain_Control/highest_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/highest_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.226ns (20.934%)  route 0.854ns (79.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.483 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=7, routed)           0.533     0.050    Automatic_Gain_Control/enable
    SLICE_X47Y58         LUT3 (Prop_lut3_I1_O)        0.098     0.148 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_1/O
                         net (fo=27, routed)          0.320     0.469    Automatic_Gain_Control/FSM_onehot_receive[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.831    -0.850    Automatic_Gain_Control/clk
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[8]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X45Y58         FDRE (Hold_fdre_C_R)        -0.018     0.161    Automatic_Gain_Control/highest_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_mb_system_clk_wiz_1_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Automatic_Gain_Control/highest_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out1_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.080ns  (logic 0.226ns (20.934%)  route 0.854ns (79.066%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.316ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out1_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=2670, routed)        0.563    -0.611    FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/Clk
    SLICE_X48Y57         FDRE                                         r  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y57         FDRE (Prop_fdre_C_Q)         0.128    -0.483 f  FPGA_system/mb_system_i/Parameter_Module/U0/IOModule_Core_I1/GPO_I1/TMR_No.gpo_io_i_reg[3]/Q
                         net (fo=7, routed)           0.533     0.050    Automatic_Gain_Control/enable
    SLICE_X47Y58         LUT3 (Prop_lut3_I1_O)        0.098     0.148 r  Automatic_Gain_Control/FSM_onehot_receive[2]_i_1/O
                         net (fo=27, routed)          0.320     0.469    Automatic_Gain_Control/FSM_onehot_receive[2]_i_1_n_0
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.831    -0.850    Automatic_Gain_Control/clk
    SLICE_X45Y58         FDRE                                         r  Automatic_Gain_Control/highest_reg[9]/C
                         clock pessimism              0.555    -0.295    
                         clock uncertainty            0.474     0.179    
    SLICE_X45Y58         FDRE (Hold_fdre_C_R)        -0.018     0.161    Automatic_Gain_Control/highest_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.161    
                         arrival time                           0.469    
  -------------------------------------------------------------------
                         slack                                  0.308    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       14.822ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.822ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@80.000ns)
  Data Path Delay:        4.521ns  (logic 1.183ns (26.169%)  route 3.338ns (73.831%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.042ns = ( 98.957 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.563ns = ( 79.436 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.264ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                     80.000    80.000 r  
    H11                                               0.000    80.000 r  clk_in (IN)
                         net (fo=0)                   0.000    80.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397    81.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065    82.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -5.924    76.537 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.425    77.962    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081    78.043 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         1.393    79.436    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X0Y5          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y5          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.868    80.304 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           1.532    81.836    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[3]
    SLICE_X48Y27         LUT4 (Prop_lut4_I3_O)        0.105    81.941 r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           1.259    83.201    FIFO_BUFFERS/u_full_3
    SLICE_X37Y18         LUT4 (Prop_lut4_I2_O)        0.105    83.306 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.546    83.852    FIFO_BUFFERS/fifo_full
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.105    83.957 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000    83.957    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.250    98.957    FIFO_BUFFERS/clk_read
    SLICE_X37Y18         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.264    99.221    
                         clock uncertainty           -0.474    98.747    
    SLICE_X37Y18         FDRE (Setup_fdre_C_D)        0.032    98.779    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         98.779    
                         arrival time                         -83.957    
  -------------------------------------------------------------------
                         slack                                 14.822    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
                            (rising edge-triggered cell FIFO36E1 clocked by clk_out2_mb_system_clk_wiz_1_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out3_mb_system_clk_wiz_1_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out2_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        1.389ns  (logic 0.401ns (28.860%)  route 0.988ns (71.140%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.555ns
  Clock Uncertainty:      0.474ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out2_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout2_buf/O
                         net (fo=402, routed)         0.599    -0.574    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/wr_clk
    RAMB36_X1Y3          FIFO36E1                                     r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/WRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          FIFO36E1 (Prop_fifo36e1_WRCLK_FULL)
                                                      0.266    -0.308 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/FULL
                         net (fo=2, routed)           0.372     0.064    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/ful[2]
    SLICE_X46Y18         LUT4 (Prop_lut4_I0_O)        0.045     0.109 r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/full_i/O
                         net (fo=2, routed)           0.398     0.507    FIFO_BUFFERS/u_full_4
    SLICE_X37Y18         LUT4 (Prop_lut4_I3_O)        0.045     0.552 r  FIFO_BUFFERS/fifo_full_INST_0/O
                         net (fo=1, routed)           0.218     0.770    FIFO_BUFFERS/fifo_full
    SLICE_X37Y18         LUT6 (Prop_lut6_I1_O)        0.045     0.815 r  FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1/O
                         net (fo=1, routed)           0.000     0.815    FIFO_BUFFERS/FSM_sequential_uart_progress[1]_i_1_n_0
    SLICE_X37Y18         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.823    -0.858    FIFO_BUFFERS/clk_read
    SLICE_X37Y18         FDRE                                         r  FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]/C
                         clock pessimism              0.555    -0.303    
                         clock uncertainty            0.474     0.171    
    SLICE_X37Y18         FDRE (Hold_fdre_C_D)         0.092     0.263    FIFO_BUFFERS/FSM_sequential_uart_progress_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.263    
                         arrival time                           0.815    
  -------------------------------------------------------------------
                         slack                                  0.552    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_mb_system_clk_wiz_1_1
  To Clock:  clk_out3_mb_system_clk_wiz_1_1

Setup :            0  Failing Endpoints,  Worst Slack       98.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             98.407ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.348ns (44.345%)  route 0.437ns (55.655%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.044ns = ( 98.955 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.602ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.355    -0.602    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X32Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDPE (Prop_fdpe_C_Q)         0.348    -0.254 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.437     0.183    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X33Y29         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.248    98.955    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X33Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.374    
                         clock uncertainty           -0.354    99.019    
    SLICE_X33Y29         FDPE (Recov_fdpe_C_PRE)     -0.429    98.590    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.590    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                 98.407    

Slack (MET) :             98.458ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.730ns  (logic 0.348ns (47.647%)  route 0.382ns (52.353%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.030ns = ( 98.969 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.373    -0.584    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X13Y45         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.348    -0.236 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.382     0.146    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X13Y44         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.262    98.969    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X13Y44         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.388    
                         clock uncertainty           -0.354    99.033    
    SLICE_X13Y44         FDPE (Recov_fdpe_C_PRE)     -0.429    98.604    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.604    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                 98.458    

Slack (MET) :             98.458ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.734ns  (logic 0.348ns (47.404%)  route 0.386ns (52.596%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.037ns = ( 98.962 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    0.418ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.362    -0.595    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X48Y19         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDPE (Prop_fdpe_C_Q)         0.348    -0.247 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.386     0.139    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X48Y18         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.255    98.962    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X48Y18         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.418    99.381    
                         clock uncertainty           -0.354    99.026    
    SLICE_X48Y18         FDPE (Recov_fdpe_C_PRE)     -0.429    98.597    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.597    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                 98.458    

Slack (MET) :             98.577ns  (required time - arrival time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (recovery check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@100.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.348ns (56.939%)  route 0.263ns (43.061%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.034ns = ( 98.965 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.354ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.705ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.397     1.397 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.065     2.462    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -5.924    -3.463 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.425    -2.038    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.081    -1.957 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.368    -0.589    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X33Y4          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDPE (Prop_fdpe_C_Q)         0.348    -0.241 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.263     0.022    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X33Y5          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                    100.000   100.000 r  
    H11                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         1.331   101.331 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.004   102.334    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.061    96.273 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           1.357    97.630    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    97.707 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        1.258    98.965    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X33Y5          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.417    99.383    
                         clock uncertainty           -0.354    99.028    
    SLICE_X33Y5          FDPE (Recov_fdpe_C_PRE)     -0.429    98.599    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                         98.599    
                         arrival time                          -0.022    
  -------------------------------------------------------------------
                         slack                                 98.577    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.611ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.563    -0.611    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X33Y4          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y4          FDPE (Prop_fdpe_C_Q)         0.128    -0.483 f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.116    -0.367    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X33Y5          FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.832    -0.849    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X33Y5          FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.254    -0.595    
    SLICE_X33Y5          FDPE (Remov_fdpe_C_PRE)     -0.149    -0.744    FIFO_BUFFERS/FIFO_buffer_2/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.744    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.128ns (42.331%)  route 0.174ns (57.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.608ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.566    -0.608    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X13Y45         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y45         FDPE (Prop_fdpe_C_Q)         0.128    -0.480 f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.174    -0.306    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X13Y44         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.836    -0.845    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X13Y44         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.592    
    SLICE_X13Y44         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.741    FIFO_BUFFERS/FIFO_buffer_1/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.440ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.815%)  route 0.178ns (58.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.854ns
    Source Clock Delay      (SCD):    -0.616ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.558    -0.616    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X48Y19         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y19         FDPE (Prop_fdpe_C_Q)         0.128    -0.488 f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.310    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X48Y18         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.827    -0.854    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X48Y18         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.601    
    SLICE_X48Y18         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.750    FIFO_BUFFERS/FIFO_buffer_4/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.750    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
                            (removal check against rising-edge clock clk_out3_mb_system_clk_wiz_1_1  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns - clk_out3_mb_system_clk_wiz_1_1 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.128ns (41.863%)  route 0.178ns (58.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.860ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.674    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.362    -1.689 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.489    -1.200    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.174 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.554    -0.620    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X32Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y29         FDPE (Prop_fdpe_C_Q)         0.128    -0.492 f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg2_reg/Q
                         net (fo=1, routed)           0.178    -0.314    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_rst_reg2
    SLICE_X33Y29         FDPE                                         f  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_mb_system_clk_wiz_1_1 rise edge)
                                                      0.000     0.000 r  
    H11                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1
    H11                  IBUF (Prop_ibuf_I_O)         0.422     0.422 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.902    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_in1_mb_system_clk_wiz_1_1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.145    -2.244 r  FPGA_system/mb_system_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.534    -1.710    FPGA_system/mb_system_i/clk_wiz_1/inst/clk_out3_mb_system_clk_wiz_1_1
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.681 r  FPGA_system/mb_system_i/clk_wiz_1/inst/clkout3_buf/O
                         net (fo=9441, routed)        0.821    -0.860    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rd_clk
    SLICE_X33Y29         FDPE                                         r  FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg/C
                         clock pessimism              0.253    -0.607    
    SLICE_X33Y29         FDPE (Remov_fdpe_C_PRE)     -0.149    -0.756    FIFO_BUFFERS/FIFO_buffer_3/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.rd_rst_reg_reg
  -------------------------------------------------------------------
                         required time                          0.756    
                         arrival time                          -0.314    
  -------------------------------------------------------------------
                         slack                                  0.442    





