Return-Path: <linux-kernel-owner@kernel.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from vger.kernel.org (vger.kernel.org [23.128.96.18])
	by smtp.lore.kernel.org (Postfix) with ESMTP id D625BC433F5
	for <linux-kernel@archiver.kernel.org>; Thu, 24 Mar 2022 19:07:17 +0000 (UTC)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1352841AbiCXTIr (ORCPT
        <rfc822;linux-kernel@archiver.kernel.org>);
        Thu, 24 Mar 2022 15:08:47 -0400
Received: from lindbergh.monkeyblade.net ([23.128.96.19]:50750 "EHLO
        lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1352832AbiCXTIo (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Thu, 24 Mar 2022 15:08:44 -0400
Received: from mail-yw1-x112e.google.com (mail-yw1-x112e.google.com [IPv6:2607:f8b0:4864:20::112e])
        by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 1C86FB82D8
        for <linux-kernel@vger.kernel.org>; Thu, 24 Mar 2022 12:07:12 -0700 (PDT)
Received: by mail-yw1-x112e.google.com with SMTP id 00721157ae682-2d07ae0b1c0so61450547b3.2
        for <linux-kernel@vger.kernel.org>; Thu, 24 Mar 2022 12:07:12 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=linaro.org; s=google;
        h=mime-version:references:in-reply-to:from:date:message-id:subject:to
         :cc;
        bh=pseG2z7S6drXw7B6bZFmu5Aq0qIPkTegmGqNFv03N28=;
        b=YV8zjBbDPKhPuua63RB0aEnfwtnQRi2RXudWvZLwzJ6TbcetrLsgZP2EXKryNkqqNs
         WzObgFsfIMMm8KL8SyoRILWYW3dOaaD2QUYX9QCWsy+YSBLUgn0t8woNrgmak24MCpeA
         bkXHLnIYyUWVOmJitwEmeQ8kfrl88nff9tzE+TnhF+NmDe4vc/B0KtfInUxKdfHFEvPf
         jAtgjS6GqSAV5VDDLJfTHZHWKdteM1is/qGpgTzJElZ8oryga8khQztvmc1tTSETeHAR
         DX0HC6lRwhkVx3TZIxVjZmCzbX/lTTQOGTUFrPuhAKObpAh2f7sUYrS67XpgBlBd6RDJ
         bn5A==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20210112;
        h=x-gm-message-state:mime-version:references:in-reply-to:from:date
         :message-id:subject:to:cc;
        bh=pseG2z7S6drXw7B6bZFmu5Aq0qIPkTegmGqNFv03N28=;
        b=AEPl5G6lBoCgSggRTF3v0zH/ViKeRbQ4jFF+lLDOifmbm49ijDA0hTtj7LoLzlSYfA
         9XL6j9weMagmcTiJLhgO8mwOWo1I9cEGp0vSx6MNk+MPwxuae9GSKIBOXU7zG0VEOBt+
         9UmZ5r7y4p9QfD4cEj4+dcSMlaBHcdGJ6vCwGHCAAeEbnYHMv8w7ih9uX/ssjkeujKkQ
         Rjrq/a5ZBHDlAj/jpXterBL+RT/bVE4agY186d3FcuC43HMsAd8gngfrCHgNcOs1exga
         9amo1qFiMkeem6o3wy6isG6JpJrxxLFpOeVbK67eWwRArzN1gQa0GQS7VCeGyimznM3h
         a04g==
X-Gm-Message-State: AOAM531SeJGX9W2+O5HTQ6LB34Fu35pF3YKqTuelWXeFQTHLDkKhbLpM
        rE7YIs+4k2J4ISmFp9xFURqlVDg2KCZrPR4rPxY/mA==
X-Google-Smtp-Source: ABdhPJy3Tun+JOoRB0PYnpMrTm04joB8Ft64Szzjf/r0Dh8SbNJEXf+JKX1agsVDSy3HORuyZGHZFxe9asZz1qxEwjw=
X-Received: by 2002:a81:d542:0:b0:2e5:c060:a0ac with SMTP id
 l2-20020a81d542000000b002e5c060a0acmr6382708ywj.118.1648148831342; Thu, 24
 Mar 2022 12:07:11 -0700 (PDT)
MIME-Version: 1.0
References: <20220317000740.1045204-1-aidanmacdonald.0x0@gmail.com>
In-Reply-To: <20220317000740.1045204-1-aidanmacdonald.0x0@gmail.com>
From:   Linus Walleij <linus.walleij@linaro.org>
Date:   Thu, 24 Mar 2022 20:07:00 +0100
Message-ID: <CACRpkdbEukaSdZDbA0JRuwCFjK5WLdMWB1Rs2VLe=WNSvfjBZA@mail.gmail.com>
Subject: Re: [PATCH v4] pinctrl: ingenic: Fix regmap on X series SoCs
To:     Aidan MacDonald <aidanmacdonald.0x0@gmail.com>
Cc:     paul@crapouillou.net, linux-mips@vger.kernel.org,
        linux-gpio@vger.kernel.org, linux-kernel@vger.kernel.org
Content-Type: text/plain; charset="UTF-8"
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

On Thu, Mar 17, 2022 at 1:07 AM Aidan MacDonald
<aidanmacdonald.0x0@gmail.com> wrote:

> The X series Ingenic SoCs have a shadow GPIO group which is at a higher
> offset than the other groups, and is used for all GPIO configuration.
> The regmap did not take this offset into account and set max_register
> too low, so the regmap API blocked writes to the shadow group, which
> made the pinctrl driver unable to configure any pins.
>
> Fix this by adding regmap access tables to the chip info. The way that
> max_register was computed was also off by one, since max_register is an
> inclusive bound, not an exclusive bound; this has been fixed.
>
> Signed-off-by: Aidan MacDonald <aidanmacdonald.0x0@gmail.com>
> ---
> v1 -> v2: use regmap_access_table
> v2 -> v3: compute max_register instead of putting it in chip_info
> v3 -> v4: explain the fix to the max_register calculation

Patch applied!

Yours,
Linus Walleij
