Assigment 1 : Implement parallel matrix multiplication and addition using CUDA for matrices up to size 1024Ã—1024.
Optimize the implementation to minimize memory access time by utilizing memory coalescing and shared memory techniques.
Measure and compare the performance improvement over a naive global memory-based implementation.
Provide analysis, code documentation, and performance graphs as part of your submission.
