Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto ec5309106a8a4810bc9161455e0fc1e3 --incr --debug typical --relax --mt 2 --maxdelay -L xil_defaultlib -L simprims_ver -L secureip --snapshot cache_controller_tb_time_synth -transport_int_delays -pulse_r 0 -pulse_int_r 0 -pulse_e 0 -pulse_int_e 0 xil_defaultlib.cache_controller_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
INFO: [XSIM 43-3451] SDF backannotation process started with SDF file "cache_controller_tb_time_synth.sdf", for root module "cache_controller_tb/DUT".
INFO: [XSIM 43-3452] SDF backannotation was successful for SDF file "cache_controller_tb_time_synth.sdf", for root module "cache_controller_tb/DUT".
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package vl.vl_types
Compiling module xil_defaultlib.glbl
Compiling module simprims_ver.IBUF
Compiling module simprims_ver.BUFG
Compiling module simprims_ver.OBUF
Compiling module simprims_ver.FDRE_default
Compiling module simprims_ver.x_lut2_mux4
Compiling module simprims_ver.LUT2
Compiling module simprims_ver.LUT6
Compiling module simprims_ver.FDSE_default
Compiling module simprims_ver.LUT5
Compiling module simprims_ver.x_lut3_mux8
Compiling module simprims_ver.LUT3
Compiling module simprims_ver.MUXF8
Compiling module simprims_ver.MUXF7
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b11)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b10)
Compiling module simprims_ver.RAMS64E(RAM_ADDRESS_SPACE=2'b01)
Compiling module simprims_ver.RAMS64E
Compiling module xil_defaultlib.RAM256X1S_UNIQ_BASE_
Compiling module xil_defaultlib.RAM256X1S_HD32
Compiling module xil_defaultlib.RAM256X1S_HD33
Compiling module xil_defaultlib.RAM256X1S_HD34
Compiling module xil_defaultlib.RAM256X1S_HD35
Compiling module xil_defaultlib.RAM256X1S_HD36
Compiling module xil_defaultlib.RAM256X1S_HD37
Compiling module xil_defaultlib.RAM256X1S_HD38
Compiling module xil_defaultlib.RAM256X1S_HD39
Compiling module xil_defaultlib.RAM256X1S_HD40
Compiling module xil_defaultlib.RAM256X1S_HD41
Compiling module xil_defaultlib.RAM256X1S_HD42
Compiling module xil_defaultlib.RAM256X1S_HD43
Compiling module xil_defaultlib.RAM256X1S_HD44
Compiling module xil_defaultlib.RAM256X1S_HD45
Compiling module xil_defaultlib.RAM256X1S_HD46
Compiling module xil_defaultlib.RAM256X1S_HD47
Compiling module xil_defaultlib.RAM256X1S_HD48
Compiling module xil_defaultlib.RAM256X1S_HD49
Compiling module xil_defaultlib.RAM256X1S_HD50
Compiling module xil_defaultlib.RAM256X1S_HD51
Compiling module xil_defaultlib.RAM256X1S_HD52
Compiling module xil_defaultlib.RAM256X1S_HD53
Compiling module xil_defaultlib.RAM256X1S_HD54
Compiling module xil_defaultlib.RAM256X1S_HD55
Compiling module xil_defaultlib.RAM256X1S_HD56
Compiling module xil_defaultlib.RAM256X1S_HD57
Compiling module xil_defaultlib.RAM256X1S_HD58
Compiling module xil_defaultlib.RAM256X1S_HD59
Compiling module xil_defaultlib.RAM256X1S_HD60
Compiling module xil_defaultlib.RAM256X1S_HD61
Compiling module xil_defaultlib.RAM256X1S_HD62
Compiling module simprims_ver.LUT4
Compiling module simprims_ver.FDCE_default
Compiling module simprims_ver.CARRY4
Compiling module simprims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module simprims_ver.RAMB36E1(INIT_00=256'b0111000000...
Compiling module xil_defaultlib.ram
Compiling module xil_defaultlib.cache_controller
Compiling architecture behavioral of entity xil_defaultlib.cache_controller_tb
Built simulation snapshot cache_controller_tb_time_synth
