`include "dff.v" 
module Tt (T,Q,nQ);

input T;

output Q, nQ;

wire D;

ddff DUT1 (.clk(T),.Q(Q),.nQ(nQ),.D(D));

assign D = nQ;

endmodule 