2:10:23 PM
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Prototype2_syn.prj" -log "D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt/Prototype2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt/Prototype2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-DTPKTC7I

# Sat Oct 12 14:51:01 2024

#Implementation: Prototype2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\AUDCTL_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IO_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IRQ_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\POT_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SERIN_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SEROUT_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SER_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKCTLS_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKSTAT_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control_hp.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cel11.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell15.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell16.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell17.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell20.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell23.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24option1.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell25.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2p.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2pr.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2r.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell3.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell4.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell6.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\clock_gen_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\freq_control.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v" (library work)
Verilog syntax check successful!
Selecting top level module poly_core
@N: CG364 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Synthesizing module poly_core in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 14:51:02 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 14:51:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 14:51:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 14:51:04 2024

###########################################################]
Pre-mapping Report

# Sat Oct 12 14:51:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2_scck.rpt 
Printing clock  summary report in "D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist poly_core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
poly_core|clk     450.9 MHz     2.218         inferred     Autoconstr_clkgroup_0     29   
==========================================================================================

@W: MT529 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":38:4:38:9|Found inferred clock poly_core|clk which controls 29 sequential elements including norsDelayed[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 12 14:51:04 2024

###########################################################]
Map & Optimize Report

# Sat Oct 12 14:51:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  17 /        31
@N: FX271 :|Replicating instance lfsr9bit_i[6] (in view: work.poly_core(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance lfsr9bit_i[1] (in view: work.poly_core(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":8:11:8:13|SB_GB_IO inserted on the port clk.
@N: FX1016 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":7:11:7:13|SB_GB_IO inserted on the port enn.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               31         feedback4      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock poly_core|clk with period 3.57ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 12 14:51:05 2024
#


Top view:               poly_core
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.630

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
poly_core|clk      280.1 MHz     238.1 MHz     3.570         4.200         -0.630     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
poly_core|clk  poly_core|clk  |  No paths    -      |  3.570       -0.630  |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: poly_core|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                Arrival           
Instance         Reference         Type         Pin     Net              Time        Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
lfsr4bit[1]      poly_core|clk     SB_DFFNE     Q       lfsr4bit[1]      0.540       -0.630
lfsr5bit[0]      poly_core|clk     SB_DFFNE     Q       lfsr5bit[0]      0.540       -0.630
lfsr9bit[1]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[1]      0.540       -0.630
lfsr9bit[5]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[5]      0.540       -0.630
lfsr9bit[6]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[6]      0.540       -0.630
lfsr17bit[0]     poly_core|clk     SB_DFFNE     Q       lfsr17bit[0]     0.540       -0.630
feedback4        poly_core|clk     SB_DFFNE     Q       feedback4        0.540       -0.581
feedback5        poly_core|clk     SB_DFFNE     Q       feedback5        0.540       -0.581
lfsr4bit[0]      poly_core|clk     SB_DFFNE     Q       poly4bit_c       0.540       -0.581
lfsr5bit[2]      poly_core|clk     SB_DFFNE     Q       lfsr5bit[2]      0.540       -0.581
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                     Required           
Instance               Reference         Type         Pin     Net                   Time         Slack 
                       Clock                                                                           
-------------------------------------------------------------------------------------------------------
feedback4              poly_core|clk     SB_DFFNE     D       feedback4_2           3.465        -0.630
feedback5              poly_core|clk     SB_DFFNE     D       feedback5_2           3.465        -0.630
lfsr9bit_rep0_i[0]     poly_core|clk     SB_DFFNE     D       lfsr9bit_i_1_rep1     3.465        -0.630
lfsr9bit_rep0_i[5]     poly_core|clk     SB_DFFNE     D       lfsr9bit_i_6_rep1     3.465        -0.630
lfsr17bit[7]           poly_core|clk     SB_DFFNE     D       un1_feedback917_i     3.465        -0.630
norsDelayed[0]         poly_core|clk     SB_DFFNE     D       nors[0]               3.465        -0.630
norsDelayed[2]         poly_core|clk     SB_DFFNE     D       nors[2]               3.465        -0.630
lfsr4bit[2]            poly_core|clk     SB_DFFNE     D       lfsr4msb              3.465        -0.581
lfsr5bit[3]            poly_core|clk     SB_DFFNE     D       lfsr5msb              3.465        -0.581
lfsr9bit[7]            poly_core|clk     SB_DFFNE     D       swOut                 3.465        -0.581
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr4bit[1] / Q
    Ending point:                            feedback4 / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
lfsr4bit[1]        SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr4bit[1]        Net          -        -       1.599     -           2         
feedback4_RNO      SB_LUT4      I0       In      -         2.139       -         
feedback4_RNO      SB_LUT4      O        Out     0.449     2.588       -         
feedback4_2        Net          -        -       1.507     -           1         
feedback4          SB_DFFNE     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr5bit[0] / Q
    Ending point:                            feedback5 / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
lfsr5bit[0]        SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr5bit[0]        Net          -        -       1.599     -           2         
feedback5_RNO      SB_LUT4      I0       In      -         2.139       -         
feedback5_RNO      SB_LUT4      O        Out     0.449     2.588       -         
feedback5_2        Net          -        -       1.507     -           1         
feedback5          SB_DFFNE     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[1] / Q
    Ending point:                            lfsr9bit_rep0_i[0] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
lfsr9bit[1]                SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[1]                Net          -        -       1.599     -           3         
lfsr9bit_rep0_i_RNO[0]     SB_LUT4      I0       In      -         2.139       -         
lfsr9bit_rep0_i_RNO[0]     SB_LUT4      O        Out     0.449     2.588       -         
lfsr9bit_i_1_rep1          Net          -        -       1.507     -           1         
lfsr9bit_rep0_i[0]         SB_DFFNE     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[5] / Q
    Ending point:                            lfsr17bit[7] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
lfsr9bit[5]           SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[5]           Net          -        -       1.599     -           3         
lfsr17bit_RNO[7]      SB_LUT4      I0       In      -         2.139       -         
lfsr17bit_RNO[7]      SB_LUT4      O        Out     0.449     2.588       -         
un1_feedback917_i     Net          -        -       1.507     -           1         
lfsr17bit[7]          SB_DFFNE     D        In      -         4.095       -         
====================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[6] / Q
    Ending point:                            lfsr9bit_rep0_i[5] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
lfsr9bit[6]                SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[6]                Net          -        -       1.599     -           3         
lfsr9bit_rep0_i_RNO[5]     SB_LUT4      I0       In      -         2.139       -         
lfsr9bit_rep0_i_RNO[5]     SB_LUT4      O        Out     0.449     2.588       -         
lfsr9bit_i_6_rep1          Net          -        -       1.507     -           1         
lfsr9bit_rep0_i[5]         SB_DFFNE     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for poly_core 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_DFFNE        31 uses
SB_LUT4         18 uses

I/O ports: 15
I/O primitives: 15
SB_GB_IO       2 uses
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (0%)
Total load per clock:
   poly_core|clk: 1

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 12 14:51:05 2024

###########################################################]


Synthesis exit by 0.
Current Implementation Prototype2_Implmnt its sbt path: D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Prototype2_syn.prj" -log "Prototype2_Implmnt/Prototype2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Prototype2_Implmnt/Prototype2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-DTPKTC7I

# Sat Oct 12 15:21:36 2024

#Implementation: Prototype2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\AUDCTL_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IO_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IRQ_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\POT_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SERIN_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SEROUT_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SER_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKCTLS_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKSTAT_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control_hp.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cel11.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell15.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell16.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell17.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell20.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell23.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24option1.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell25.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2p.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2pr.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2r.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell3.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell4.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell6.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\clock_gen_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\freq_control.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module poly_core
@N: CG364 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Synthesizing module poly_core in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:21:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:21:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:21:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_comp.srs changed - recompiling
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:21:37 2024

###########################################################]
Pre-mapping Report

# Sat Oct 12 15:21:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\clocks.sdc
@L: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2_scck.rpt 
Printing clock  summary report in "D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist poly_core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
poly_core|clk     450.9 MHz     2.218         inferred     Autoconstr_clkgroup_0     29   
==========================================================================================

@W: MT529 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":38:4:38:9|Found inferred clock poly_core|clk which controls 29 sequential elements including norsDelayed[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 12 15:21:38 2024

###########################################################]
Map & Optimize Report

# Sat Oct 12 15:21:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  17 /        31
@N: FX271 :|Replicating instance lfsr9bit_i[6] (in view: work.poly_core(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance lfsr9bit_i[1] (in view: work.poly_core(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":8:11:8:13|SB_GB_IO inserted on the port clk.
@N: FX1016 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":7:11:7:13|SB_GB_IO inserted on the port enn.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               31         feedback4      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock poly_core|clk with period 3.57ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 12 15:21:39 2024
#


Top view:               poly_core
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\clocks.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.630

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
poly_core|clk      280.1 MHz     238.1 MHz     3.570         4.200         -0.630     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
poly_core|clk  poly_core|clk  |  No paths    -      |  3.570       -0.630  |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: poly_core|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                Arrival           
Instance         Reference         Type         Pin     Net              Time        Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
lfsr4bit[1]      poly_core|clk     SB_DFFNE     Q       lfsr4bit[1]      0.540       -0.630
lfsr5bit[0]      poly_core|clk     SB_DFFNE     Q       lfsr5bit[0]      0.540       -0.630
lfsr9bit[1]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[1]      0.540       -0.630
lfsr9bit[5]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[5]      0.540       -0.630
lfsr9bit[6]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[6]      0.540       -0.630
lfsr17bit[0]     poly_core|clk     SB_DFFNE     Q       lfsr17bit[0]     0.540       -0.630
feedback4        poly_core|clk     SB_DFFNE     Q       feedback4        0.540       -0.581
feedback5        poly_core|clk     SB_DFFNE     Q       feedback5        0.540       -0.581
lfsr4bit[0]      poly_core|clk     SB_DFFNE     Q       poly4bit_c       0.540       -0.581
lfsr5bit[2]      poly_core|clk     SB_DFFNE     Q       lfsr5bit[2]      0.540       -0.581
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                     Required           
Instance               Reference         Type         Pin     Net                   Time         Slack 
                       Clock                                                                           
-------------------------------------------------------------------------------------------------------
feedback4              poly_core|clk     SB_DFFNE     D       feedback4_2           3.465        -0.630
feedback5              poly_core|clk     SB_DFFNE     D       feedback5_2           3.465        -0.630
lfsr9bit_rep0_i[0]     poly_core|clk     SB_DFFNE     D       lfsr9bit_i_1_rep1     3.465        -0.630
lfsr9bit_rep0_i[5]     poly_core|clk     SB_DFFNE     D       lfsr9bit_i_6_rep1     3.465        -0.630
lfsr17bit[7]           poly_core|clk     SB_DFFNE     D       un1_feedback917_i     3.465        -0.630
norsDelayed[0]         poly_core|clk     SB_DFFNE     D       nors[0]               3.465        -0.630
norsDelayed[2]         poly_core|clk     SB_DFFNE     D       nors[2]               3.465        -0.630
lfsr4bit[2]            poly_core|clk     SB_DFFNE     D       lfsr4msb              3.465        -0.581
lfsr5bit[3]            poly_core|clk     SB_DFFNE     D       lfsr5msb              3.465        -0.581
lfsr9bit[7]            poly_core|clk     SB_DFFNE     D       swOut                 3.465        -0.581
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr4bit[1] / Q
    Ending point:                            feedback4 / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
lfsr4bit[1]        SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr4bit[1]        Net          -        -       1.599     -           2         
feedback4_RNO      SB_LUT4      I0       In      -         2.139       -         
feedback4_RNO      SB_LUT4      O        Out     0.449     2.588       -         
feedback4_2        Net          -        -       1.507     -           1         
feedback4          SB_DFFNE     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr5bit[0] / Q
    Ending point:                            feedback5 / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
lfsr5bit[0]        SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr5bit[0]        Net          -        -       1.599     -           2         
feedback5_RNO      SB_LUT4      I0       In      -         2.139       -         
feedback5_RNO      SB_LUT4      O        Out     0.449     2.588       -         
feedback5_2        Net          -        -       1.507     -           1         
feedback5          SB_DFFNE     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[1] / Q
    Ending point:                            lfsr9bit_rep0_i[0] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
lfsr9bit[1]                SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[1]                Net          -        -       1.599     -           3         
lfsr9bit_rep0_i_RNO[0]     SB_LUT4      I0       In      -         2.139       -         
lfsr9bit_rep0_i_RNO[0]     SB_LUT4      O        Out     0.449     2.588       -         
lfsr9bit_i_1_rep1          Net          -        -       1.507     -           1         
lfsr9bit_rep0_i[0]         SB_DFFNE     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[5] / Q
    Ending point:                            lfsr17bit[7] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
lfsr9bit[5]           SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[5]           Net          -        -       1.599     -           3         
lfsr17bit_RNO[7]      SB_LUT4      I0       In      -         2.139       -         
lfsr17bit_RNO[7]      SB_LUT4      O        Out     0.449     2.588       -         
un1_feedback917_i     Net          -        -       1.507     -           1         
lfsr17bit[7]          SB_DFFNE     D        In      -         4.095       -         
====================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[6] / Q
    Ending point:                            lfsr9bit_rep0_i[5] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
lfsr9bit[6]                SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[6]                Net          -        -       1.599     -           3         
lfsr9bit_rep0_i_RNO[5]     SB_LUT4      I0       In      -         2.139       -         
lfsr9bit_rep0_i_RNO[5]     SB_LUT4      O        Out     0.449     2.588       -         
lfsr9bit_i_6_rep1          Net          -        -       1.507     -           1         
lfsr9bit_rep0_i[5]         SB_DFFNE     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for poly_core 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_DFFNE        31 uses
SB_LUT4         18 uses

I/O ports: 15
I/O primitives: 15
SB_GB_IO       2 uses
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (0%)
Total load per clock:
   poly_core|clk: 1

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 12 15:21:39 2024

###########################################################]


Synthesis exit by 0.
Current Implementation Prototype2_Implmnt its sbt path: D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "Prototype2_syn.prj" -log "Prototype2_Implmnt/Prototype2.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of Prototype2_Implmnt/Prototype2.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: LAPTOP-DTPKTC7I

# Sat Oct 12 15:24:34 2024

#Implementation: Prototype2_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\AUDCTL_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IO_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\IRQ_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\KEY_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\POT_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SERIN_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SEROUT_PLA.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SER_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKCTLS_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\SKSTAT_reg.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\aud_control_hp.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cel11.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell15.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell16.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell17.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell20.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell23.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell24option1.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell25.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2p.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2pr.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell2r.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell3.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell4.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\cell6.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\clock_gen_core.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\freq_control.v" (library work)
@I::"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module poly_core
@N: CG364 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Synthesizing module poly_core in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:24:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:24:34 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:24:34 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_comp.srs changed - recompiling
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level
@N: NF107 :"D:\work\Arcade+Projects\atari_pokey\HDL\Verilog\source\poly_core.v":5:7:5:15|Selected library: work cell: poly_core view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 12 15:24:35 2024

###########################################################]
Pre-mapping Report

# Sat Oct 12 15:24:35 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

Reading constraint file: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\clocks.sdc
@L: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2_scck.rpt 
Printing clock  summary report in "D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist poly_core

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
poly_core|clk     450.9 MHz     2.218         inferred     Autoconstr_clkgroup_0     29   
==========================================================================================

@W: MT529 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":38:4:38:9|Found inferred clock poly_core|clk which controls 29 sequential elements including norsDelayed[2:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 12 15:24:36 2024

###########################################################]
Map & Optimize Report

# Sat Oct 12 15:24:36 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		  17 /        31
@N: FX271 :|Replicating instance lfsr9bit_i[6] (in view: work.poly_core(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :|Replicating instance lfsr9bit_i[1] (in view: work.poly_core(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication



@N: FX1016 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":8:11:8:13|SB_GB_IO inserted on the port clk.
@N: FX1016 :"d:\work\arcade+projects\atari_pokey\hdl\verilog\source\poly_core.v":7:11:7:13|SB_GB_IO inserted on the port enn.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 31 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               31         feedback4      
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 134MB)

Writing Analyst data base D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\synwork\Prototype2_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\Prototype2_Implmnt\Prototype2.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@W: MT420 |Found inferred clock poly_core|clk with period 3.57ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Oct 12 15:24:37 2024
#


Top view:               poly_core
Requested Frequency:    280.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\work\Arcade+Projects\atari_pokey\FPGA\Prototype2\Prototype2\clocks.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -0.630

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
poly_core|clk      280.1 MHz     238.1 MHz     3.570         4.200         -0.630     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise   |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack  |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
poly_core|clk  poly_core|clk  |  No paths    -      |  3.570       -0.630  |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: poly_core|clk
====================================



Starting Points with Worst Slack
********************************

                 Starting                                                Arrival           
Instance         Reference         Type         Pin     Net              Time        Slack 
                 Clock                                                                     
-------------------------------------------------------------------------------------------
lfsr4bit[1]      poly_core|clk     SB_DFFNE     Q       lfsr4bit[1]      0.540       -0.630
lfsr5bit[0]      poly_core|clk     SB_DFFNE     Q       lfsr5bit[0]      0.540       -0.630
lfsr9bit[1]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[1]      0.540       -0.630
lfsr9bit[5]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[5]      0.540       -0.630
lfsr9bit[6]      poly_core|clk     SB_DFFNE     Q       lfsr9bit[6]      0.540       -0.630
lfsr17bit[0]     poly_core|clk     SB_DFFNE     Q       lfsr17bit[0]     0.540       -0.630
feedback4        poly_core|clk     SB_DFFNE     Q       feedback4        0.540       -0.581
feedback5        poly_core|clk     SB_DFFNE     Q       feedback5        0.540       -0.581
lfsr4bit[0]      poly_core|clk     SB_DFFNE     Q       poly4bit_c       0.540       -0.581
lfsr5bit[2]      poly_core|clk     SB_DFFNE     Q       lfsr5bit[2]      0.540       -0.581
===========================================================================================


Ending Points with Worst Slack
******************************

                       Starting                                                     Required           
Instance               Reference         Type         Pin     Net                   Time         Slack 
                       Clock                                                                           
-------------------------------------------------------------------------------------------------------
feedback4              poly_core|clk     SB_DFFNE     D       feedback4_2           3.465        -0.630
feedback5              poly_core|clk     SB_DFFNE     D       feedback5_2           3.465        -0.630
lfsr9bit_rep0_i[0]     poly_core|clk     SB_DFFNE     D       lfsr9bit_i_1_rep1     3.465        -0.630
lfsr9bit_rep0_i[5]     poly_core|clk     SB_DFFNE     D       lfsr9bit_i_6_rep1     3.465        -0.630
lfsr17bit[7]           poly_core|clk     SB_DFFNE     D       un1_feedback917_i     3.465        -0.630
norsDelayed[0]         poly_core|clk     SB_DFFNE     D       nors[0]               3.465        -0.630
norsDelayed[2]         poly_core|clk     SB_DFFNE     D       nors[2]               3.465        -0.630
lfsr4bit[2]            poly_core|clk     SB_DFFNE     D       lfsr4msb              3.465        -0.581
lfsr5bit[3]            poly_core|clk     SB_DFFNE     D       lfsr5msb              3.465        -0.581
lfsr9bit[7]            poly_core|clk     SB_DFFNE     D       swOut                 3.465        -0.581
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr4bit[1] / Q
    Ending point:                            feedback4 / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
lfsr4bit[1]        SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr4bit[1]        Net          -        -       1.599     -           2         
feedback4_RNO      SB_LUT4      I0       In      -         2.139       -         
feedback4_RNO      SB_LUT4      O        Out     0.449     2.588       -         
feedback4_2        Net          -        -       1.507     -           1         
feedback4          SB_DFFNE     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr5bit[0] / Q
    Ending point:                            feedback5 / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                  Pin      Pin               Arrival     No. of    
Name               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------
lfsr5bit[0]        SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr5bit[0]        Net          -        -       1.599     -           2         
feedback5_RNO      SB_LUT4      I0       In      -         2.139       -         
feedback5_RNO      SB_LUT4      O        Out     0.449     2.588       -         
feedback5_2        Net          -        -       1.507     -           1         
feedback5          SB_DFFNE     D        In      -         4.095       -         
=================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[1] / Q
    Ending point:                            lfsr9bit_rep0_i[0] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
lfsr9bit[1]                SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[1]                Net          -        -       1.599     -           3         
lfsr9bit_rep0_i_RNO[0]     SB_LUT4      I0       In      -         2.139       -         
lfsr9bit_rep0_i_RNO[0]     SB_LUT4      O        Out     0.449     2.588       -         
lfsr9bit_i_1_rep1          Net          -        -       1.507     -           1         
lfsr9bit_rep0_i[0]         SB_DFFNE     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[5] / Q
    Ending point:                            lfsr17bit[7] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                     Pin      Pin               Arrival     No. of    
Name                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------
lfsr9bit[5]           SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[5]           Net          -        -       1.599     -           3         
lfsr17bit_RNO[7]      SB_LUT4      I0       In      -         2.139       -         
lfsr17bit_RNO[7]      SB_LUT4      O        Out     0.449     2.588       -         
un1_feedback917_i     Net          -        -       1.507     -           1         
lfsr17bit[7]          SB_DFFNE     D        In      -         4.095       -         
====================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -0.630

    Number of logic level(s):                1
    Starting point:                          lfsr9bit[6] / Q
    Ending point:                            lfsr9bit_rep0_i[5] / D
    The start point is clocked by            poly_core|clk [falling] on pin C
    The end   point is clocked by            poly_core|clk [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
lfsr9bit[6]                SB_DFFNE     Q        Out     0.540     0.540       -         
lfsr9bit[6]                Net          -        -       1.599     -           3         
lfsr9bit_rep0_i_RNO[5]     SB_LUT4      I0       In      -         2.139       -         
lfsr9bit_rep0_i_RNO[5]     SB_LUT4      O        Out     0.449     2.588       -         
lfsr9bit_i_6_rep1          Net          -        -       1.507     -           1         
lfsr9bit_rep0_i[5]         SB_DFFNE     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for poly_core 

Mapping to part: ice40hx8kcb132
Cell usage:
SB_DFFNE        31 uses
SB_LUT4         18 uses

I/O ports: 15
I/O primitives: 15
SB_GB_IO       2 uses
SB_IO          13 uses

I/O Register bits:                  0
Register bits not including I/Os:   31 (0%)
Total load per clock:
   poly_core|clk: 1

@S |Mapping Summary:
Total  LUTs: 18 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 18 = 18 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 12 15:24:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation Prototype2_Implmnt its sbt path: D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds
Current Implementation Prototype2_Implmnt its sbt path: D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt\sbt
Prototype2_Implmnt: newer file D:/work/Arcade+Projects/atari_pokey/FPGA/Prototype2/Prototype2/Prototype2_Implmnt/Prototype2.edf detected. Need to run "Import P&R Input Files"
3:28:05 PM
