// Seed: 2200250075
module module_0 (
    output id_0,
    input  id_1
    , id_3,
    output id_2
);
  assign id_0 = id_1;
  logic id_4;
  type_6(
      1, id_1, id_3, 1, 1, id_0 && 1
  );
endmodule
