// Seed: 1804425308
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  inout logic [7:0] id_2;
  input wire id_1;
  assign id_2[-1'b0] = -1'b0;
  wire id_8, id_9, id_10, id_11, id_12, id_13, id_14, id_15, id_16, id_17, id_18, id_19, id_20;
  wire id_21;
  ;
  wire id_22;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  output supply1 id_4;
  inout logic [7:0] id_3;
  inout wire id_2;
  module_0 modCall_1 (
      id_5,
      id_6,
      id_7,
      id_2,
      id_7,
      id_2,
      id_2
  );
  output wire id_1;
  assign id_6[-1] = id_3[1 : 1];
  logic id_8;
  assign id_4 = 1;
endmodule
