
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.033658                       # Number of seconds simulated
sim_ticks                                 33657617904                       # Number of ticks simulated
final_tick                               605160541023                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 284106                       # Simulator instruction rate (inst/s)
host_op_rate                                   363893                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2059570                       # Simulator tick rate (ticks/s)
host_mem_usage                               16939436                       # Number of bytes of host memory used
host_seconds                                 16342.06                       # Real time elapsed on the host
sim_insts                                  4642885032                       # Number of instructions simulated
sim_ops                                    5946766964                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1577728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       374400                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         2432                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       351360                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       769920                       # Number of bytes read from this memory
system.physmem.bytes_read::total              3081344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         2432                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1371648                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1371648                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        12326                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         2925                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2745                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6015                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 24073                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10716                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10716                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        60848                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     46875807                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        53242                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     11123782                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        72257                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     10439241                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        49439                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     22875059                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                91549676                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        60848                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        53242                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        72257                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        49439                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             235786                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          40752973                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               40752973                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          40752973                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        60848                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     46875807                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        53242                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     11123782                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        72257                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     10439241                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        49439                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     22875059                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              132302649                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                80713713                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28432139                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24860869                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802343                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14186010                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674663                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2047043                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56767                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33534383                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158164124                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28432139                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15721706                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32566206                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8849113                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       4066864                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16531789                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       716438                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     77203977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.358759                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.169265                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44637771     57.82%     57.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1615087      2.09%     59.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2951188      3.82%     63.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2768457      3.59%     67.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4552062      5.90%     73.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4749651      6.15%     79.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1130493      1.46%     80.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          850850      1.10%     81.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13948418     18.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     77203977                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.352259                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.959569                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34586914                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3940749                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31518849                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126139                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7031316                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093340                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5207                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     177008045                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1387                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7031316                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36035958                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1517251                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       436739                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30181673                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2001031                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172363870                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689370                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       801454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228861103                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784551705                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784551705                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79964931                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20347                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9938                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5364323                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26517552                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5765019                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        99882                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2122563                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163117034                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19860                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137666203                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       182201                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48957222                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134431793                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     77203977                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.783149                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.839458                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26843635     34.77%     34.77% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14309052     18.53%     53.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12631192     16.36%     69.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7671158      9.94%     79.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8002613     10.37%     89.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4726268      6.12%     96.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2082618      2.70%     98.79% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555735      0.72%     99.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       381706      0.49%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     77203977                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         542529     66.22%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.22% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        176768     21.57%     87.79% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100022     12.21%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107996102     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085404      0.79%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23689077     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4885699      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137666203                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.705611                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819319                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005951                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353537903                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212094544                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133174851                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138485522                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338718                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7587481                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          809                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          428                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1411664                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7031316                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         945545                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        56656                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163136897                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       191012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26517552                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5765019                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9938                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          203                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          428                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       959328                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1063385                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2022713                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135095745                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22768255                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2570458                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27537050                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20417931                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4768795                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.673764                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133324541                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133174851                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81845176                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199768149                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.649966                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409701                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49525987                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807099                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     70172661                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.619029                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.317211                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32363183     46.12%     46.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14843658     21.15%     67.27% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8301133     11.83%     79.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2810908      4.01%     83.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2698267      3.85%     86.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1131744      1.61%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3015886      4.30%     92.86% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877220      1.25%     94.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4130662      5.89%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     70172661                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4130662                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           229179574                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333312200                       # The number of ROB writes
system.switch_cpus0.timesIdled                  28549                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3509736                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.807137                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.807137                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.238947                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.238947                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624892491                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174582636                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182386053                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                80713713                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29700280                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24213748                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1983265                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12494000                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11593652                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3201365                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        87860                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     29715661                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             163167995                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29700280                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14795017                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             36228022                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10545692                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4848117                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           61                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14664858                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       958691                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     79329856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.548457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.295896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        43101834     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2400655      3.03%     57.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4461237      5.62%     62.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         4466575      5.63%     68.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2767228      3.49%     72.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2208593      2.78%     74.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1378418      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1299025      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17246291     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     79329856                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.367971                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.021565                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        30977994                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4792943                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         34808194                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       213029                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8537695                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5025324                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     195761176                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1610                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8537695                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33219345                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         940835                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       777395                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         32736259                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3118323                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     188815711                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1298244                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       953361                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    265190237                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    880864267                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    880864267                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    163854021                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       101336139                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33634                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16134                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8679401                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17455318                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8924025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       112146                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      3133581                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         177966876                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32268                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        141732449                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       279143                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     60240008                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    184219175                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples     79329856                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.786622                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.897188                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27006667     34.04%     34.04% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17276736     21.78%     55.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11465752     14.45%     70.28% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7484893      9.44%     79.71% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7896326      9.95%     89.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3797208      4.79%     94.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3017746      3.80%     98.25% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       684514      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       700014      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     79329856                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         882208     72.57%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     72.57% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        167172     13.75%     86.33% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       166229     13.67%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    118556146     83.65%     83.65% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1903904      1.34%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16133      0.01%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13712200      9.67%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7544066      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     141732449                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.755990                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1215609                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008577                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    364289503                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    238239468                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    138479647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     142948058                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       441634                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6773802                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         1851                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          316                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2157413                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8537695                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         480739                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        84654                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    177999151                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       351497                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17455318                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8924025                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16134                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         66366                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          316                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240442                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1101047                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2341489                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    139847950                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13084022                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1884496                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20450215                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19830555                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7366193                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.732642                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             138523551                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            138479647                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         88244847                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        253248760                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.715689                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.348451                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95428655                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    117500468                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     60499094                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2007167                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     70792160                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.659795                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.150371                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26694046     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19904565     28.12%     65.82% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8269260     11.68%     77.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4128710      5.83%     83.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4115543      5.81%     89.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1665192      2.35%     91.50% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1671136      2.36%     93.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       893359      1.26%     95.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3450349      4.87%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     70792160                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95428655                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     117500468                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17448116                       # Number of memory references committed
system.switch_cpus1.commit.loads             10681507                       # Number of loads committed
system.switch_cpus1.commit.membars              16134                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16960007                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        105858795                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2423482                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3450349                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           245341373                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          364542466                       # The number of ROB writes
system.switch_cpus1.timesIdled                  29624                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                1383857                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95428655                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            117500468                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95428655                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.845802                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.845802                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.182310                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.182310                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       628210366                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      192383675                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      179829772                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32268                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                80713713                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30274012                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     24704399                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2018618                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12656964                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        11946377                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3126660                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        88758                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     31349170                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             164502475                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30274012                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15073037                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35666170                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10529407                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4928258                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15261006                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       777182                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     80437638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528480                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.335516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        44771468     55.66%     55.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2915462      3.62%     59.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4397164      5.47%     64.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3038001      3.78%     68.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2132281      2.65%     71.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2083493      2.59%     73.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1247686      1.55%     75.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2688187      3.34%     78.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        17163896     21.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     80437638                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.375079                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.038098                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        32244077                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5147222                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34053287                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       499440                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8493599                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5095886                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          740                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     196975345                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         2420                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8493599                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        34046187                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         474034                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2066430                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32713797                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2643580                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     191106762                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           20                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1108191                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       896535                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    267957012                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    889520841                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    889520841                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    165161299                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       102795657                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34422                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16454                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7855148                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     17545477                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      8974301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       112510                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      2460532                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         178172012                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142397136                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       283948                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59325870                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    181418060                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           65                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     80437638                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.770280                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.919409                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28928132     35.96%     35.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     16119779     20.04%     56.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11453592     14.24%     70.24% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      7679595      9.55%     79.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7809650      9.71%     89.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3734844      4.64%     94.14% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3322863      4.13%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       632074      0.79%     99.06% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       757109      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     80437638                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         774610     70.84%     70.84% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             9      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     70.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        154031     14.09%     84.93% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       164747     15.07%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119079336     83.62%     83.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1803207      1.27%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16386      0.01%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14000145      9.83%     94.73% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7498062      5.27%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142397136                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.764225                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1093397                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007679                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    366609252                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    237531146                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    138460078                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143490533                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       447507                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6797740                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         5954                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2145597                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked           15                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8493599                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         244774                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        46798                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    178204851                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       618370                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     17545477                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      8974301                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16451                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         39697                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1226927                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1101494                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2328421                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    139779970                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13088812                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2617163                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20400664                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19865221                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7311852                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.731800                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             138519401                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            138460078                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         89698831                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        254747647                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.715447                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.352109                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     96055997                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    118399233                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59805776                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        32772                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2034647                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     71944039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645713                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.175787                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     27657379     38.44%     38.44% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     20535257     28.54%     66.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7769239     10.80%     77.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4351640      6.05%     83.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3661548      5.09%     88.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1640826      2.28%     91.20% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1563916      2.17%     93.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1077112      1.50%     94.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3687122      5.12%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     71944039                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     96055997                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     118399233                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              17576437                       # Number of memory references committed
system.switch_cpus2.commit.loads             10747733                       # Number of loads committed
system.switch_cpus2.commit.membars              16386                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17172376                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        106590322                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2446433                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3687122                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           246461926                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          364909300                       # The number of ROB writes
system.switch_cpus2.timesIdled                  16297                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 276075                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           96055997                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            118399233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     96055997                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.840278                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.840278                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.190083                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.190083                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       627829648                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      192510299                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      181130659                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         32772                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                80713713                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        29129891                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     23708676                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1945789                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     12431822                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        11483298                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3000016                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        85903                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     32208094                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             159123869                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           29129891                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     14483314                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             33435387                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        9991272                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       5210437                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         15740487                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       776868                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     78866122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.485374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.297938                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        45430735     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1804438      2.29%     59.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2349809      2.98%     62.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3541784      4.49%     67.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         3435345      4.36%     71.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2614774      3.32%     75.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1558360      1.98%     77.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2329998      2.95%     79.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        15800879     20.04%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     78866122                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.360904                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.971460                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        33267953                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5102914                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         32231649                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       251631                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       8011973                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      4930644                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          261                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     190394837                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1288                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       8011973                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        35030292                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         947598                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1591851                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         30679616                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2604790                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     184861184                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          716                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents       1122315                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       820385                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           19                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    257566117                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    860972413                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    860972413                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    160141668                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        97424389                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        39071                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        21979                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          7370733                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     17142135                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9078276                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175795                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      2800409                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         171817804                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        37118                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        138393886                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       256441                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     55884899                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    169972803                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         5850                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     78866122                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.754795                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.898431                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     27512359     34.88%     34.88% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17297278     21.93%     56.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11118857     14.10%     70.92% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7635434      9.68%     80.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7148812      9.06%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3805750      4.83%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      2805924      3.56%     98.05% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       840614      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       701094      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     78866122                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         680977     69.12%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             8      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.12% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        139565     14.17%     83.28% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       164722     16.72%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    115146140     83.20%     83.20% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1955983      1.41%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        15633      0.01%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     13663361      9.87%     94.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7612769      5.50%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     138393886                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.714627                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             985272                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007119                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    356895606                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    227740603                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    134508760                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     139379158                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       465967                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      6574463                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         2081                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          818                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2305185                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          458                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       8011973                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         561414                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        91207                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    171854922                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1167006                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     17142135                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9078276                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        21484                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         69158                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          818                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1191753                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1093966                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2285719                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    135741701                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12859141                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2652184                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            20299144                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        19010551                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7440003                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.681768                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             134544214                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            134508760                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         86424498                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        242707536                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.666492                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.356085                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     93789124                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    115270176                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     56584973                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        31268                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1977811                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     70854149                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.626866                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.153312                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     27397659     38.67%     38.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20313370     28.67%     67.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      7493484     10.58%     77.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4288500      6.05%     83.97% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3573982      5.04%     89.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1736876      2.45%     91.46% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1764037      2.49%     93.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       750120      1.06%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      3536121      4.99%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     70854149                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     93789124                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     115270176                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              17340760                       # Number of memory references committed
system.switch_cpus3.commit.loads             10567669                       # Number of loads committed
system.switch_cpus3.commit.membars              15634                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          16533031                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        103899747                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2352015                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      3536121                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           239173177                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          351726476                       # The number of ROB writes
system.switch_cpus3.timesIdled                  29236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1847591                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           93789124                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            115270176                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     93789124                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.860587                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.860587                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.161997                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.161997                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       610865275                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      185764166                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      175838055                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         31268                       # number of misc regfile writes
system.l20.replacements                         12342                       # number of replacements
system.l20.tagsinuse                            16384                       # Cycle average of tags in use
system.l20.total_refs                          252351                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28726                       # Sample count of references to valid blocks.
system.l20.avg_refs                          8.784759                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          829.262079                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.207991                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  6024.334283                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          9516.195647                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.050614                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000867                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.367696                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.580822                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        37281                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  37281                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           11486                       # number of Writeback hits
system.l20.Writeback_hits::total                11486                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        37281                       # number of demand (read+write) hits
system.l20.demand_hits::total                   37281                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        37281                       # number of overall hits
system.l20.overall_hits::total                  37281                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        12326                       # number of ReadReq misses
system.l20.ReadReq_misses::total                12342                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        12326                       # number of demand (read+write) misses
system.l20.demand_misses::total                 12342                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        12326                       # number of overall misses
system.l20.overall_misses::total                12342                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2784708                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   1977963050                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     1980747758                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2784708                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   1977963050                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      1980747758                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2784708                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   1977963050                       # number of overall miss cycles
system.l20.overall_miss_latency::total     1980747758                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        49607                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              49623                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        11486                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            11486                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        49607                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               49623                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        49607                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              49623                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.248473                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248715                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.248473                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248715                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.248473                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248715                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 160470.797501                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 160488.393939                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 160470.797501                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 160488.393939                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 174044.250000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 160470.797501                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 160488.393939                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2016                       # number of writebacks
system.l20.writebacks::total                     2016                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        12326                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           12342                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        12326                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            12342                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        12326                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           12342                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2602406                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   1837213370                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   1839815776                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2602406                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   1837213370                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   1839815776                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2602406                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   1837213370                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   1839815776                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.248473                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248715                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.248473                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248715                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.248473                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248715                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 162650.375000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149051.871653                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 149069.500567                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 162650.375000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149051.871653                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 149069.500567                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 162650.375000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149051.871653                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 149069.500567                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          2939                       # number of replacements
system.l21.tagsinuse                            16384                       # Cycle average of tags in use
system.l21.total_refs                          458917                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19323                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.749780                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         1023.764863                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    13.995707                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  1436.758495                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13909.480935                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.062486                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000854                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.087693                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.848967                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        34174                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  34174                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           10184                       # number of Writeback hits
system.l21.Writeback_hits::total                10184                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        34174                       # number of demand (read+write) hits
system.l21.demand_hits::total                   34174                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        34174                       # number of overall hits
system.l21.overall_hits::total                  34174                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         2925                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 2939                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         2925                       # number of demand (read+write) misses
system.l21.demand_misses::total                  2939                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         2925                       # number of overall misses
system.l21.overall_misses::total                 2939                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      3315399                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    515507712                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      518823111                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      3315399                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    515507712                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       518823111                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      3315399                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    515507712                       # number of overall miss cycles
system.l21.overall_miss_latency::total      518823111                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        37099                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              37113                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        10184                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            10184                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        37099                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               37113                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        37099                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              37113                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.078843                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.079191                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.078843                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.079191                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.078843                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.079191                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 236814.214286                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 176241.952821                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 176530.490303                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 236814.214286                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 176241.952821                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 176530.490303                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 236814.214286                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 176241.952821                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 176530.490303                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2396                       # number of writebacks
system.l21.writebacks::total                     2396                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         2925                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            2939                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         2925                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             2939                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         2925                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            2939                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3154285                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    481770045                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    484924330                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3154285                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    481770045                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    484924330                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3154285                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    481770045                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    484924330                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.078843                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.079191                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.078843                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.079191                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.078843                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.079191                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 225306.071429                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 164707.707692                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 164996.369513                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 225306.071429                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 164707.707692                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 164996.369513                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 225306.071429                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 164707.707692                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 164996.369513                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2764                       # number of replacements
system.l22.tagsinuse                     16383.889905                       # Cycle average of tags in use
system.l22.total_refs                          387018                       # Total number of references to valid blocks.
system.l22.sampled_refs                         19148                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.211928                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks         1290.018395                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    17.423714                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1323.626393                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             9.753196                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data         13743.068207                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.078736                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001063                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.080788                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000595                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.838810                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999993                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29157                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29158                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9573                       # number of Writeback hits
system.l22.Writeback_hits::total                 9573                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            1                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    1                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        29158                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29159                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        29158                       # number of overall hits
system.l22.overall_hits::total                  29159                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2727                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2746                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data           18                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                 18                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2745                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2764                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2745                       # number of overall misses
system.l22.overall_misses::total                 2764                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      3666093                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    453927439                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      457593532                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data      3826085                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total      3826085                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      3666093                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    457753524                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       461419617                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      3666093                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    457753524                       # number of overall miss cycles
system.l22.overall_miss_latency::total      461419617                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           20                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        31884                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              31904                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9573                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9573                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           19                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               19                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           20                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        31903                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               31923                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           20                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        31903                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              31923                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.085529                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.086071                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.947368                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.947368                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.086042                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.086583                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.950000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.086042                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.086583                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 192952.263158                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 166456.706637                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 166640.033503                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data 212560.277778                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total 212560.277778                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 192952.263158                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 166759.025137                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 166939.079957                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 192952.263158                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 166759.025137                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 166939.079957                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2040                       # number of writebacks
system.l22.writebacks::total                     2040                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           19                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2727                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2746                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data           18                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total            18                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           19                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2745                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2764                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           19                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2745                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2764                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3449869                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    422784394                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    426234263                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data      3621954                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total      3621954                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3449869                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    426406348                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    429856217                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3449869                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    426406348                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    429856217                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.085529                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.086071                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.947368                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.086042                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.086583                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.950000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.086042                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.086583                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 181572.052632                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 155036.448111                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 155220.052076                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data 201219.666667                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total 201219.666667                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 181572.052632                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 155339.288889                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 155519.615412                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 181572.052632                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 155339.288889                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 155519.615412                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6028                       # number of replacements
system.l23.tagsinuse                     16383.993350                       # Cycle average of tags in use
system.l23.total_refs                          692426                       # Total number of references to valid blocks.
system.l23.sampled_refs                         22412                       # Sample count of references to valid blocks.
system.l23.avg_refs                         30.895324                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks         1976.677329                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    12.980368                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2958.107380                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data         11436.228272                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.120647                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000792                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.180549                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.698012                       # Average percentage of cache occupancy
system.l23.occ_percent::total                1.000000                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        42753                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  42753                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           24888                       # number of Writeback hits
system.l23.Writeback_hits::total                24888                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        42753                       # number of demand (read+write) hits
system.l23.demand_hits::total                   42753                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        42753                       # number of overall hits
system.l23.overall_hits::total                  42753                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           13                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6015                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6028                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           13                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6015                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6028                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           13                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6015                       # number of overall misses
system.l23.overall_misses::total                 6028                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      2094803                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    919655796                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      921750599                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      2094803                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    919655796                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       921750599                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      2094803                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    919655796                       # number of overall miss cycles
system.l23.overall_miss_latency::total      921750599                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           13                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        48768                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              48781                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        24888                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            24888                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           13                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        48768                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               48781                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           13                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        48768                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              48781                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.123339                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.123573                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.123339                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.123573                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.123339                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.123573                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 161138.692308                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 152893.731671                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 152911.512774                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 161138.692308                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 152893.731671                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 152911.512774                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 161138.692308                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 152893.731671                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 152911.512774                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                4264                       # number of writebacks
system.l23.writebacks::total                     4264                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6015                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6028                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6015                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6028                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6015                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6028                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      1946048                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    851010250                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    852956298                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      1946048                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    851010250                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    852956298                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      1946048                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    851010250                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    852956298                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.123339                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.123573                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.123339                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.123573                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.123339                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.123573                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst       149696                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 141481.338321                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 141499.054081                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst       149696                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 141481.338321                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 141499.054081                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst       149696                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 141481.338321                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 141499.054081                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.985465                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016563883                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872125.014733                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.985465                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025618                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870169                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16531769                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16531769                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16531769                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16531769                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16531769                       # number of overall hits
system.cpu0.icache.overall_hits::total       16531769                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4033920                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4033920                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4033920                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4033920                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16531789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16531789                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16531789                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16531789                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16531789                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16531789                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst       201696                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total       201696                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst       201696                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total       201696                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2800985                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2800985                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2800985                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 175061.562500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 175061.562500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49607                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246456733                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49863                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4942.677597                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.300330                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.699670                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.825392                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.174608                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20673965                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20673965                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9938                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25007457                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25007457                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25007457                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25007457                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       152136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       152136                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       152136                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        152136                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       152136                       # number of overall misses
system.cpu0.dcache.overall_misses::total       152136                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  13596677296                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  13596677296                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  13596677296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  13596677296                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  13596677296                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  13596677296                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20826101                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20826101                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25159593                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25159593                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25159593                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25159593                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007305                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007305                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.006047                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.006047                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.006047                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.006047                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 89371.860020                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 89371.860020                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 89371.860020                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 89371.860020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 89371.860020                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 89371.860020                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        11486                       # number of writebacks
system.cpu0.dcache.writebacks::total            11486                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       102529                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       102529                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       102529                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       102529                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       102529                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       102529                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49607                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49607                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49607                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49607                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49607                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   2245628804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   2245628804                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   2245628804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   2245628804                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   2245628804                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   2245628804                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 45268.385591                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 45268.385591                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 45268.385591                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 45268.385591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 45268.385591                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 45268.385591                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.995702                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1099304526                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2374307.831533                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995702                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14664842                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14664842                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14664842                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14664842                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14664842                       # number of overall hits
system.cpu1.icache.overall_hits::total       14664842                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3816949                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3816949                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3816949                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3816949                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3816949                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3816949                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14664858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14664858                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14664858                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14664858                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14664858                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14664858                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 238559.312500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 238559.312500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 238559.312500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 238559.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 238559.312500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 238559.312500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      3329399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      3329399                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      3329399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      3329399                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      3329399                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      3329399                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 237814.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 237814.214286                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 237814.214286                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 37099                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               181309735                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 37355                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4853.693883                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   232.456892                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    23.543108                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.908035                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.091965                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9986165                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9986165                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6734860                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6734860                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16134                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16134                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16134                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16134                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16721025                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16721025                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16721025                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16721025                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        95889                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        95889                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        95889                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         95889                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        95889                       # number of overall misses
system.cpu1.dcache.overall_misses::total        95889                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4374900942                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4374900942                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4374900942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4374900942                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4374900942                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4374900942                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10082054                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10082054                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6734860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6734860                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16134                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16134                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16816914                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16816914                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16816914                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16816914                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009511                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009511                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.005702                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 45624.638301                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 45624.638301                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 45624.638301                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 45624.638301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 45624.638301                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 45624.638301                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        10184                       # number of writebacks
system.cpu1.dcache.writebacks::total            10184                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        58790                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        58790                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        58790                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        58790                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        58790                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        58790                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        37099                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        37099                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        37099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        37099                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        37099                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        37099                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    743338796                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    743338796                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    743338796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    743338796                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    743338796                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    743338796                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003680                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 20036.626216                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 20036.626216                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 20036.626216                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 20036.626216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 20036.626216                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 20036.626216                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               463.765470                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1103202267                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   466                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2367386.839056                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    17.765470                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.028470                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.743214                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15260980                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15260980                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15260980                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15260980                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15260980                       # number of overall hits
system.cpu2.icache.overall_hits::total       15260980                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           26                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           26                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           26                       # number of overall misses
system.cpu2.icache.overall_misses::total           26                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4627192                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4627192                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4627192                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4627192                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4627192                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4627192                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15261006                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15261006                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15261006                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15261006                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15261006                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15261006                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 177968.923077                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 177968.923077                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 177968.923077                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 177968.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 177968.923077                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 177968.923077                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           20                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           20                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           20                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           20                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           20                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3692908                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3692908                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3692908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3692908                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3692908                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3692908                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 184645.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 184645.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 184645.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 31903                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               176380811                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 32159                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               5484.648497                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.952972                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.047028                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902160                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097840                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9966818                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9966818                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6795516                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6795516                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16422                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16422                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16386                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16386                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16762334                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16762334                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16762334                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16762334                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        64197                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        64197                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          146                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          146                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        64343                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         64343                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        64343                       # number of overall misses
system.cpu2.dcache.overall_misses::total        64343                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   2163035503                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   2163035503                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     29263340                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     29263340                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   2192298843                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   2192298843                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   2192298843                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   2192298843                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10031015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10031015                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6795662                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6795662                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16422                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16386                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16826677                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16826677                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16826677                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16826677                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006400                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006400                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.003824                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.003824                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.003824                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.003824                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 33693.716264                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 33693.716264                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 200433.835616                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 200433.835616                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 34072.064451                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 34072.064451                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 34072.064451                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 34072.064451                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       257072                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets       257072                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9573                       # number of writebacks
system.cpu2.dcache.writebacks::total             9573                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        32313                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        32313                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          127                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        32440                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        32440                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        32440                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        32440                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        31884                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        31884                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        31903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        31903                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        31903                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        31903                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    685913823                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    685913823                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      3857942                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      3857942                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    689771765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    689771765                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    689771765                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    689771765                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003179                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.001896                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.001896                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 21512.790836                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 21512.790836                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 203049.578947                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 203049.578947                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 21620.906028                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 21620.906028                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 21620.906028                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 21620.906028                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.997003                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1100793661                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2219342.058468                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    12.997003                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.020829                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     15740466                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       15740466                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     15740466                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        15740466                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     15740466                       # number of overall hits
system.cpu3.icache.overall_hits::total       15740466                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           21                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           21                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           21                       # number of overall misses
system.cpu3.icache.overall_misses::total           21                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3130680                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3130680                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3130680                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3130680                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3130680                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3130680                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     15740487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     15740487                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     15740487                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     15740487                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     15740487                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     15740487                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       149080                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       149080                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       149080                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       149080                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       149080                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       149080                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            8                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            8                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           13                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           13                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2107803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2107803                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2107803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2107803                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2107803                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2107803                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 162138.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 162138.692308                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 162138.692308                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 48768                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               185638724                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 49024                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3786.690682                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.583034                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.416966                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.912434                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.087566                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9787985                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9787985                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6737366                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6737366                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16560                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16560                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15634                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15634                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     16525351                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        16525351                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     16525351                       # number of overall hits
system.cpu3.dcache.overall_hits::total       16525351                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       123036                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       123036                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3556                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3556                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       126592                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        126592                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       126592                       # number of overall misses
system.cpu3.dcache.overall_misses::total       126592                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   5542324804                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   5542324804                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    508484613                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    508484613                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   6050809417                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   6050809417                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   6050809417                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   6050809417                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9911021                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9911021                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6740922                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6740922                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16560                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15634                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15634                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16651943                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16651943                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16651943                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16651943                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.012414                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.012414                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000528                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000528                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.007602                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.007602                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.007602                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.007602                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 45046.366950                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 45046.366950                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 142993.423228                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 142993.423228                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 47797.723529                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 47797.723529                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 47797.723529                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 47797.723529                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      2146907                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             14                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 153350.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        24888                       # number of writebacks
system.cpu3.dcache.writebacks::total            24888                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        74268                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        74268                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3556                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3556                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        77824                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        77824                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        77824                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        77824                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        48768                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        48768                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        48768                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        48768                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        48768                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        48768                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1276984023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1276984023                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1276984023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1276984023                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1276984023                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1276984023                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.004921                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002929                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002929                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 26184.875800                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 26184.875800                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 26184.875800                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 26184.875800                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 26184.875800                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 26184.875800                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
