

================================================================
== Vivado HLS Report for 'astroSim'
================================================================
* Date:           Fri Nov 24 17:38:45 2017

* Version:        2017.1 (Build 1846317 on Fri Apr 14 19:19:38 MDT 2017)
* Project:        zedAstroSim
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu19eg-ffve1924-3-e-es2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     17.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  534177|  534177|  534178|  534178|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |                      |           |     Latency     |     Interval    | Pipeline|
        |       Instance       |   Module  |   min  |   max  |   min  |   max  |   Type  |
        +----------------------+-----------+--------+--------+--------+--------+---------+
        |grp_janus_run_fu_120  |janus_run  |  534176|  534176|  534176|  534176|   none  |
        +----------------------+-----------+--------+--------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+--------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT  | URAM|
+-----------------+---------+-------+---------+--------+-----+
|DSP              |        -|      -|        -|       -|    -|
|Expression       |        -|      -|        -|       -|    -|
|FIFO             |        -|      -|        -|       -|    -|
|Instance         |        -|    650|   100463|  111699|    -|
|Memory           |        -|      -|        -|       -|    -|
|Multiplexer      |        -|      -|        -|      15|    -|
|Register         |        -|      -|        3|       -|    -|
+-----------------+---------+-------+---------+--------+-----+
|Total            |        0|    650|   100466|  111714|    0|
+-----------------+---------+-------+---------+--------+-----+
|Available        |     1968|   1968|  1045440|  522720|  128|
+-----------------+---------+-------+---------+--------+-----+
|Utilization (%)  |        0|     33|        9|      21|    0|
+-----------------+---------+-------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------------+-----------+---------+-------+--------+--------+
    |       Instance       |   Module  | BRAM_18K| DSP48E|   FF   |   LUT  |
    +----------------------+-----------+---------+-------+--------+--------+
    |grp_janus_run_fu_120  |janus_run  |        0|    650|  100463|  111699|
    +----------------------+-----------+---------+-------+--------+--------+
    |Total                 |           |        0|    650|  100463|  111699|
    +----------------------+-----------+---------+-------+--------+--------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+
    |Total      |  15|          3|    1|          3|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------+---+----+-----+-----------+
    |                 Name                 | FF| LUT| Bits| Const Bits|
    +--------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                             |  2|   0|    2|          0|
    |ap_reg_grp_janus_run_fu_120_ap_start  |  1|   0|    1|          0|
    +--------------------------------------+---+----+-----+-----------+
    |Total                                 |  3|   0|    3|          0|
    +--------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_done          | out |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |   astroSim   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |   astroSim   | return value |
|result_address0  | out |    6|  ap_memory |    result    |     array    |
|result_ce0       | out |    1|  ap_memory |    result    |     array    |
|result_we0       | out |    1|  ap_memory |    result    |     array    |
|result_d0        | out |   64|  ap_memory |    result    |     array    |
|result_address1  | out |    6|  ap_memory |    result    |     array    |
|result_ce1       | out |    1|  ap_memory |    result    |     array    |
|result_we1       | out |    1|  ap_memory |    result    |     array    |
|result_d1        | out |   64|  ap_memory |    result    |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

