library IEEE;
use IEEE.STD_LOGIC_1164.all;

entity shu1 is port (
	Di : in STD_LOGIC;
	D_i_plus_1 : in STD_LOGIC;
	FSH : out STD_LOGIC
	);
end entity;