\hypertarget{include_2gpio_8h}{}\section{le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/include/gpio.h File Reference}
\label{include_2gpio_8h}\index{le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/include/gpio.\+h@{le\+J\+O\+S\+\_\+\+E\+V3/src/ev3/include/gpio.\+h}}


This file contains the function prototypes for the device abstraction layer for G\+P\+I\+O and some related macros.  


{\ttfamily \#include \char`\"{}hw\+\_\+gpio.\+h\char`\"{}}\\*
Include dependency graph for gpio.\+h\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{include_2gpio_8h__incl}
\end{center}
\end{figure}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=217pt]{include_2gpio_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{include_2gpio_8h_a4956087e24b3fc0ccf1f667b74cb967f}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+U\+T}~1\label{include_2gpio_8h_a4956087e24b3fc0ccf1f667b74cb967f}

\item 
\hypertarget{include_2gpio_8h_ae9bb804807d0819629660c6e97934e37}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T}~0\label{include_2gpio_8h_ae9bb804807d0819629660c6e97934e37}

\item 
\hypertarget{include_2gpio_8h_ac05f7fffd43ba24642c18335dabf60c6}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+O\+E\+D\+G\+E}~0\label{include_2gpio_8h_ac05f7fffd43ba24642c18335dabf60c6}

\item 
\hypertarget{include_2gpio_8h_ab7a1b535611018bf5ac8ea80ebb87f13}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+F\+A\+L\+L\+E\+D\+G\+E}~1\label{include_2gpio_8h_ab7a1b535611018bf5ac8ea80ebb87f13}

\item 
\hypertarget{include_2gpio_8h_a0a3caf7a3bcea685986fa4b322e64584}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+R\+I\+S\+E\+D\+G\+E}~2\label{include_2gpio_8h_a0a3caf7a3bcea685986fa4b322e64584}

\item 
\hypertarget{include_2gpio_8h_ab4ae68248e92d7a93abde4c8c8b72652}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E}~3\label{include_2gpio_8h_ab4ae68248e92d7a93abde4c8c8b72652}

\item 
\hypertarget{include_2gpio_8h_aef45f96981d7af81e95016af076f3e8f}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+N\+O\+P\+E\+N\+D}~0\label{include_2gpio_8h_aef45f96981d7af81e95016af076f3e8f}

\item 
\hypertarget{include_2gpio_8h_a494b2e5c23b5a5a3d9265de62a7386cc}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+P\+E\+N\+D}~1\label{include_2gpio_8h_a494b2e5c23b5a5a3d9265de62a7386cc}

\item 
\hypertarget{include_2gpio_8h_aad2f86d2d324c35f49f90fe0d4a262af}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+L\+O\+W}~0\label{include_2gpio_8h_aad2f86d2d324c35f49f90fe0d4a262af}

\item 
\hypertarget{include_2gpio_8h_a9ae19577951cc497ee2ed22d1911c680}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+H\+I\+G\+H}~1\label{include_2gpio_8h_a9ae19577951cc497ee2ed22d1911c680}

\item 
\hypertarget{include_2gpio_8h_ac884fef4e397b86972696218b3ee9f4e}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+0}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R0\label{include_2gpio_8h_ac884fef4e397b86972696218b3ee9f4e}

\item 
\hypertarget{include_2gpio_8h_aa7806333cc68dac9534a53e0eb1525da}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+1}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R1\label{include_2gpio_8h_aa7806333cc68dac9534a53e0eb1525da}

\item 
\hypertarget{include_2gpio_8h_af3c8e3edde9bc563af0dff1005bf492f}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+2}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R2\label{include_2gpio_8h_af3c8e3edde9bc563af0dff1005bf492f}

\item 
\hypertarget{include_2gpio_8h_a9c15aff38cb1fb7b4fdeb2e83ce13efb}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+3}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R3\label{include_2gpio_8h_a9c15aff38cb1fb7b4fdeb2e83ce13efb}

\item 
\hypertarget{include_2gpio_8h_a03f44c756d311a8f764ef091f38246ce}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+4}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R4\label{include_2gpio_8h_a03f44c756d311a8f764ef091f38246ce}

\item 
\hypertarget{include_2gpio_8h_a6e5bad4b600b94e37d40682b1845d394}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+5}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R5\label{include_2gpio_8h_a6e5bad4b600b94e37d40682b1845d394}

\item 
\hypertarget{include_2gpio_8h_ac35d2412cfca7edd3a69188529dfa821}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+6}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R6\label{include_2gpio_8h_ac35d2412cfca7edd3a69188529dfa821}

\item 
\hypertarget{include_2gpio_8h_abf73df3d458bebfc76da826129e1e41a}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+7}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R7\label{include_2gpio_8h_abf73df3d458bebfc76da826129e1e41a}

\item 
\hypertarget{include_2gpio_8h_a6e67f4a2673a6a14afb7c2e1de81d1be}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+8}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R8\label{include_2gpio_8h_a6e67f4a2673a6a14afb7c2e1de81d1be}

\item 
\hypertarget{include_2gpio_8h_a146bcee7f9a1bf3b34d3e8e6963b59a4}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+9}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R9\label{include_2gpio_8h_a146bcee7f9a1bf3b34d3e8e6963b59a4}

\item 
\hypertarget{include_2gpio_8h_a2d05a3aaaf5b26128f351abac548318e}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+10}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R10\label{include_2gpio_8h_a2d05a3aaaf5b26128f351abac548318e}

\item 
\hypertarget{include_2gpio_8h_a768f966998d524b0144610d7850afecc}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+11}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R11\label{include_2gpio_8h_a768f966998d524b0144610d7850afecc}

\item 
\hypertarget{include_2gpio_8h_ac60e325e79857342a9c1d001c60e9d97}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+12}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R12\label{include_2gpio_8h_ac60e325e79857342a9c1d001c60e9d97}

\item 
\hypertarget{include_2gpio_8h_adaa1813242947e60d34e90bdc82bf956}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+13}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R13\label{include_2gpio_8h_adaa1813242947e60d34e90bdc82bf956}

\item 
\hypertarget{include_2gpio_8h_a127fdb1d51d7d0c242458e68295ac115}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+14}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R14\label{include_2gpio_8h_a127fdb1d51d7d0c242458e68295ac115}

\item 
\hypertarget{include_2gpio_8h_a321d1561f72e087d446723813fe2784f}{}\#define {\bfseries G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+15}~G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+D\+I\+R15\label{include_2gpio_8h_a321d1561f72e087d446723813fe2784f}

\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{include_2gpio_8h_aa87453cad789a75e11d027c9bf2f921c}{G\+P\+I\+O\+Dir\+Mode\+Set} (unsigned int base\+Add, unsigned int pin\+Number, unsigned int pin\+Dir)
\begin{DoxyCompactList}\small\item\em This function configures the direction of a pin as input or output. \end{DoxyCompactList}\item 
unsigned int \hyperlink{include_2gpio_8h_aedea493fe4ba6686abd467e40dd87ca3}{G\+P\+I\+O\+Dir\+Mode\+Get} (unsigned int base\+Add, unsigned int pin\+Number)
\begin{DoxyCompactList}\small\item\em This function gets the direction of a pin which has been configured as an input or an output pin. \end{DoxyCompactList}\item 
void \hyperlink{include_2gpio_8h_a44853c765932160929c2b4186a0d5e74}{G\+P\+I\+O\+Pin\+Write} (unsigned int base\+Add, unsigned int pin\+Number, unsigned int bit\+Value)
\begin{DoxyCompactList}\small\item\em This function writes a logic 1 or a logic 0 to the specified pin. \end{DoxyCompactList}\item 
int \hyperlink{include_2gpio_8h_ace52d83782c7357d4d06d77ce46886c1}{G\+P\+I\+O\+Pin\+Read} (unsigned int base\+Add, unsigned int pin\+Number)
\begin{DoxyCompactList}\small\item\em This function reads the value(logic level) of an input or an output pin. \end{DoxyCompactList}\item 
void \hyperlink{include_2gpio_8h_afb6a35e6e5aadb581c70222c4c308be8}{G\+P\+I\+O\+Int\+Type\+Set} (unsigned int base\+Add, unsigned int pin\+Number, unsigned int int\+Type)
\begin{DoxyCompactList}\small\item\em This function configures the trigger level type for which an interrupt is required to occur. \end{DoxyCompactList}\item 
unsigned int \hyperlink{include_2gpio_8h_af0f47677a488ac8c0e0d0a10d75d9c3e}{G\+P\+I\+O\+Int\+Type\+Get} (unsigned int base\+Add, unsigned int pin\+Number)
\begin{DoxyCompactList}\small\item\em This function reads the trigger level type being set for interrupts to be generated. \end{DoxyCompactList}\item 
unsigned int \hyperlink{include_2gpio_8h_aed676071b47db9df0593ff0cdfd9a3c9}{G\+P\+I\+O\+Pin\+Int\+Status} (unsigned int base\+Add, unsigned int pin\+Number)
\begin{DoxyCompactList}\small\item\em This function determines the status of interrupt on a specified pin. \end{DoxyCompactList}\item 
void \hyperlink{include_2gpio_8h_a6d197e8b7383dbb4fd4fbca9d76c1c9d}{G\+P\+I\+O\+Pin\+Int\+Clear} (unsigned int base\+Add, unsigned int pin\+Number)
\begin{DoxyCompactList}\small\item\em This function clears the interrupt status of the pin being accessed. \end{DoxyCompactList}\item 
void \hyperlink{include_2gpio_8h_adf47f3ee9153ac3dc323b423c5c921d5}{G\+P\+I\+O\+Bank\+Int\+Enable} (unsigned int base\+Add, unsigned int bank\+Number)
\begin{DoxyCompactList}\small\item\em This function enables the interrupt generation capability for the bank of G\+P\+I\+O pins specified. \end{DoxyCompactList}\item 
void \hyperlink{include_2gpio_8h_ac82e9f0cd76464c789391821b7b3fb27}{G\+P\+I\+O\+Bank\+Int\+Disable} (unsigned int base\+Add, unsigned int bank\+Number)
\begin{DoxyCompactList}\small\item\em This function disables the interrupt generation capability for the bank of G\+P\+I\+O pins specified. \end{DoxyCompactList}\item 
void \hyperlink{include_2gpio_8h_ab84d4431fdd2f41ae902b2f2ff24e947}{G\+P\+I\+O\+Bank\+Pins\+Write} (unsigned int base\+Add, unsigned int bank\+Number, unsigned int set\+Pins, unsigned int clr\+Pins)
\begin{DoxyCompactList}\small\item\em This function is used to collectively set and collectively clear the specified bits. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
This file contains the function prototypes for the device abstraction layer for G\+P\+I\+O and some related macros. 



\subsection{Function Documentation}
\hypertarget{include_2gpio_8h_ac82e9f0cd76464c789391821b7b3fb27}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Bank\+Int\+Disable@{G\+P\+I\+O\+Bank\+Int\+Disable}}
\index{G\+P\+I\+O\+Bank\+Int\+Disable@{G\+P\+I\+O\+Bank\+Int\+Disable}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Bank\+Int\+Disable(unsigned int base\+Add, unsigned int bank\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Bank\+Int\+Disable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{bank\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_ac82e9f0cd76464c789391821b7b3fb27}


This function disables the interrupt generation capability for the bank of G\+P\+I\+O pins specified. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em bank\+Number} & This is the bank for whose pins interrupt generation capability needs to be disabled. bank\+Number is 0 for bank 0, 1 for bank 1 and so on. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\hypertarget{include_2gpio_8h_adf47f3ee9153ac3dc323b423c5c921d5}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Bank\+Int\+Enable@{G\+P\+I\+O\+Bank\+Int\+Enable}}
\index{G\+P\+I\+O\+Bank\+Int\+Enable@{G\+P\+I\+O\+Bank\+Int\+Enable}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Bank\+Int\+Enable(unsigned int base\+Add, unsigned int bank\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Bank\+Int\+Enable (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{bank\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_adf47f3ee9153ac3dc323b423c5c921d5}


This function enables the interrupt generation capability for the bank of G\+P\+I\+O pins specified. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em bank\+Number} & This is the bank for whose pins interrupt generation capabiility needs to be enabled. bank\+Number is 0 for bank 0, 1 for bank 1 and so on. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\hypertarget{include_2gpio_8h_ab84d4431fdd2f41ae902b2f2ff24e947}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Bank\+Pins\+Write@{G\+P\+I\+O\+Bank\+Pins\+Write}}
\index{G\+P\+I\+O\+Bank\+Pins\+Write@{G\+P\+I\+O\+Bank\+Pins\+Write}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Bank\+Pins\+Write(unsigned int base\+Add, unsigned int bank\+Number, unsigned int set\+Pins, unsigned int clr\+Pins)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Bank\+Pins\+Write (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{bank\+Number, }
\item[{unsigned int}]{set\+Pins, }
\item[{unsigned int}]{clr\+Pins}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_ab84d4431fdd2f41ae902b2f2ff24e947}


This function is used to collectively set and collectively clear the specified bits. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em bank\+Number} & Numerical value of the bank whose pins are to be modified.\\
\hline
{\em set\+Pins} & The bit-\/mask of the pins whose values have to be set. This could be the bitwise O\+R of the following macros\+: -\/$>$ G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+n where n $>$= 0 and n $<$= 15.\\
\hline
{\em clr\+Pins} & The bit-\/mask of the pins whose values have to be cleared. This could be the bitwise O\+R of the following macros\+: -\/$>$ G\+P\+I\+O\+\_\+\+B\+A\+N\+K\+\_\+\+P\+I\+N\+\_\+n where n $>$= 0 and n $<$= 15.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None.
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The pre-\/requisite to write to any pins is that the pins have to be configured as output pins. 
\end{DoxyNote}
\hypertarget{include_2gpio_8h_aedea493fe4ba6686abd467e40dd87ca3}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Dir\+Mode\+Get@{G\+P\+I\+O\+Dir\+Mode\+Get}}
\index{G\+P\+I\+O\+Dir\+Mode\+Get@{G\+P\+I\+O\+Dir\+Mode\+Get}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Dir\+Mode\+Get(unsigned int base\+Add, unsigned int pin\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int G\+P\+I\+O\+Dir\+Mode\+Get (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_aedea493fe4ba6686abd467e40dd87ca3}


This function gets the direction of a pin which has been configured as an input or an output pin. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
This returns one of the following two values\+: 1$>$ G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+U\+T, if the pin is configured as an input pin. 2$>$ G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T, if the pin is configured as an output pin. 
\end{DoxyReturn}
\hypertarget{include_2gpio_8h_aa87453cad789a75e11d027c9bf2f921c}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Dir\+Mode\+Set@{G\+P\+I\+O\+Dir\+Mode\+Set}}
\index{G\+P\+I\+O\+Dir\+Mode\+Set@{G\+P\+I\+O\+Dir\+Mode\+Set}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Dir\+Mode\+Set(unsigned int base\+Add, unsigned int pin\+Number, unsigned int pin\+Dir)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Dir\+Mode\+Set (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number, }
\item[{unsigned int}]{pin\+Dir}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_aa87453cad789a75e11d027c9bf2f921c}


This function configures the direction of a pin as input or output. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
{\em pin\+Dir} & The direction to be set for the pin. This can take the values\+: 1$>$ G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+I\+N\+P\+U\+T, for configuring the pin as input. 2$>$ G\+P\+I\+O\+\_\+\+D\+I\+R\+\_\+\+O\+U\+T\+P\+U\+T, for configuring the pin as output.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None.
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Here we write to the D\+I\+Rn register. Writing a logic 1 configures the pin as input and writing logic 0 as output. By default, all the pins are set as input pins. 
\end{DoxyNote}
\hypertarget{include_2gpio_8h_af0f47677a488ac8c0e0d0a10d75d9c3e}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Int\+Type\+Get@{G\+P\+I\+O\+Int\+Type\+Get}}
\index{G\+P\+I\+O\+Int\+Type\+Get@{G\+P\+I\+O\+Int\+Type\+Get}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Int\+Type\+Get(unsigned int base\+Add, unsigned int pin\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int G\+P\+I\+O\+Int\+Type\+Get (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_af0f47677a488ac8c0e0d0a10d75d9c3e}


This function reads the trigger level type being set for interrupts to be generated. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used.\\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin to be accessed. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
This returns a value which indicates the type of trigger level type being set. One of the following values is returned. 1$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+O\+E\+D\+G\+E, indicating no interrupts will be generated over the corresponding pin. 2$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+F\+A\+L\+L\+E\+D\+G\+E, indicating a falling edge on the corresponding pin signifies an interrupt generation. 3$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+R\+I\+S\+E\+D\+G\+E, indicating a rising edge on the corresponding pin signifies an interrupt generation. 4$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E, indicating both edges on the corresponding pin signifies an interrupt each being generated. 
\end{DoxyReturn}
\hypertarget{include_2gpio_8h_afb6a35e6e5aadb581c70222c4c308be8}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Int\+Type\+Set@{G\+P\+I\+O\+Int\+Type\+Set}}
\index{G\+P\+I\+O\+Int\+Type\+Set@{G\+P\+I\+O\+Int\+Type\+Set}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Int\+Type\+Set(unsigned int base\+Add, unsigned int pin\+Number, unsigned int int\+Type)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Int\+Type\+Set (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number, }
\item[{unsigned int}]{int\+Type}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_afb6a35e6e5aadb581c70222c4c308be8}


This function configures the trigger level type for which an interrupt is required to occur. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used.\\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
{\em int\+Type} & This specifies the trigger level type. This can take one of the following four values\+: 1$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+N\+O\+E\+D\+G\+E, to not generate any interrupts. 2$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+F\+A\+L\+L\+E\+D\+G\+E, to generate an interrupt on the falling edge of a signal on that pin. 3$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+R\+I\+S\+E\+D\+G\+E, to generate an interrupt on the rising edge of a signal on that pin. 4$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+T\+Y\+P\+E\+\_\+\+B\+O\+T\+H\+E\+D\+G\+E, to generate interrupts on both rising and falling edges of a signal on that pin.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None.
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Configuring the trigger level type for generating interrupts is not enough for the G\+P\+I\+O module to generate interrupts. The user should also enable the interrupt generation capability for the bank to which the pin belongs to. Use the function \hyperlink{drivers_2gpio_8c_adf47f3ee9153ac3dc323b423c5c921d5}{G\+P\+I\+O\+Bank\+Int\+Enable()} to do the same. 
\end{DoxyNote}
\hypertarget{include_2gpio_8h_a6d197e8b7383dbb4fd4fbca9d76c1c9d}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Pin\+Int\+Clear@{G\+P\+I\+O\+Pin\+Int\+Clear}}
\index{G\+P\+I\+O\+Pin\+Int\+Clear@{G\+P\+I\+O\+Pin\+Int\+Clear}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Pin\+Int\+Clear(unsigned int base\+Add, unsigned int pin\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Pin\+Int\+Clear (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_a6d197e8b7383dbb4fd4fbca9d76c1c9d}


This function clears the interrupt status of the pin being accessed. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin to be accessed. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144. \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None. 
\end{DoxyReturn}
\hypertarget{include_2gpio_8h_aed676071b47db9df0593ff0cdfd9a3c9}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Pin\+Int\+Status@{G\+P\+I\+O\+Pin\+Int\+Status}}
\index{G\+P\+I\+O\+Pin\+Int\+Status@{G\+P\+I\+O\+Pin\+Int\+Status}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Pin\+Int\+Status(unsigned int base\+Add, unsigned int pin\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}unsigned int G\+P\+I\+O\+Pin\+Int\+Status (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_aed676071b47db9df0593ff0cdfd9a3c9}


This function determines the status of interrupt on a specified pin. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used.\\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin to be accessed. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
This returns a value which expresses the status of an interrupt raised over the specified pin. 1$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+N\+O\+P\+E\+N\+D, if no interrupts are left to be serviced. 2$>$ G\+P\+I\+O\+\_\+\+I\+N\+T\+\_\+\+P\+E\+N\+D, if the interrupt raised over that pin is yet to be cleared and serviced.
\end{DoxyReturn}
\begin{DoxyNote}{Note}
If an interrupt over a pin is found to be pending, then the application can call \hyperlink{drivers_2gpio_8c_a6d197e8b7383dbb4fd4fbca9d76c1c9d}{G\+P\+I\+O\+Pin\+Int\+Clear()} to clear the interrupt status. 
\end{DoxyNote}
\hypertarget{include_2gpio_8h_ace52d83782c7357d4d06d77ce46886c1}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Pin\+Read@{G\+P\+I\+O\+Pin\+Read}}
\index{G\+P\+I\+O\+Pin\+Read@{G\+P\+I\+O\+Pin\+Read}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Pin\+Read(unsigned int base\+Add, unsigned int pin\+Number)}]{\setlength{\rightskip}{0pt plus 5cm}int G\+P\+I\+O\+Pin\+Read (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_ace52d83782c7357d4d06d77ce46886c1}


This function reads the value(logic level) of an input or an output pin. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
This returns the value present on the specified pin. This returns one of the following values\+: 1$>$ G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+L\+O\+W, if the value on the pin is logic 0. 2$>$ G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+H\+I\+G\+H, if the value on the pin is logic 1.
\end{DoxyReturn}
\begin{DoxyNote}{Note}
Using this function, we can read the values of both input and output pins. 
\end{DoxyNote}
\hypertarget{include_2gpio_8h_a44853c765932160929c2b4186a0d5e74}{}\index{include/gpio.\+h@{include/gpio.\+h}!G\+P\+I\+O\+Pin\+Write@{G\+P\+I\+O\+Pin\+Write}}
\index{G\+P\+I\+O\+Pin\+Write@{G\+P\+I\+O\+Pin\+Write}!include/gpio.\+h@{include/gpio.\+h}}
\subsubsection[{G\+P\+I\+O\+Pin\+Write(unsigned int base\+Add, unsigned int pin\+Number, unsigned int bit\+Value)}]{\setlength{\rightskip}{0pt plus 5cm}void G\+P\+I\+O\+Pin\+Write (
\begin{DoxyParamCaption}
\item[{unsigned int}]{base\+Add, }
\item[{unsigned int}]{pin\+Number, }
\item[{unsigned int}]{bit\+Value}
\end{DoxyParamCaption}
)}\label{include_2gpio_8h_a44853c765932160929c2b4186a0d5e74}


This function writes a logic 1 or a logic 0 to the specified pin. 


\begin{DoxyParams}{Parameters}
{\em base\+Add} & The memory address of the G\+P\+I\+O instance being used. \\
\hline
{\em pin\+Number} & The serial number of the G\+P\+I\+O pin. The 144 G\+P\+I\+O pins have serial numbers from 1 to 144.\\
\hline
{\em bit\+Value} & This signifies whether to write a logic 0 or logic 1 to the specified pin.\+This variable can take any of the following two values\+: 1$>$ G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+L\+O\+W, which indicates to clear(logic 0) the bit. 2$>$ G\+P\+I\+O\+\_\+\+P\+I\+N\+\_\+\+H\+I\+G\+H, which indicates to set(logic 1) the bit.\\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
None.
\end{DoxyReturn}
\begin{DoxyNote}{Note}
The pre-\/requisite to write to any pin is that the pin has to be configured as an output pin. 
\end{DoxyNote}
