# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:20 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 11:32:20 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:32:20 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht(26): near "input_s": syntax error
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht(30): VHDL Compiler exiting
# End time: 11:32:20 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Sevenseg_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}"
do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:52 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 11:33:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:33:52 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# End time: 11:33:52 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sevenseg_tb
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sevenseg_tb 
# Start time: 11:33:52 on Apr 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sevenseg_tb(tb)
# Loading work.sevenseg(gate)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:48 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 11:35:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:35:48 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# End time: 11:35:48 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sevenseg_tb
# End time: 11:36:00 on Apr 21,2022, Elapsed time: 0:02:08
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sevenseg_tb 
# Start time: 11:36:00 on Apr 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sevenseg_tb(tb)
# Loading work.sevenseg(gate)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:42 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 11:44:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:42 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht(27): (vcom-1136) Unknown identifier "o".
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht(27): Cannot resolve expression type.
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht(28): ** Error: (vcom-1583) Illegal type converson from 'unknown' to 'ieee.std_logic_1164.STD_LOGIC_VECTOR' (operand type is not known).
# ** Error: C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht(33): VHDL Compiler exiting
# End time: 11:44:42 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./Sevenseg_run_msim_rtl_vhdl.do line 10
# C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}"
do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 11:44:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:44:58 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# End time: 11:44:58 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sevenseg_tb
# End time: 11:45:11 on Apr 21,2022, Elapsed time: 0:09:11
# Errors: 7, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sevenseg_tb 
# Start time: 11:45:11 on Apr 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sevenseg_tb(tb)
# Loading work.sevenseg(gate)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
do Sevenseg_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Sevenseg
# -- Compiling architecture gate of Sevenseg
# End time: 11:46:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 11:46:47 on Apr 21,2022
# vcom -reportprogress 300 -93 -work work C:/Users/46704/git/Digital konstruktion GIT repo/quartus-prime/Lektion 4 Sevenseg/Sevenseg_tb.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Sevenseg_tb
# -- Compiling architecture tb of Sevenseg_tb
# End time: 11:46:47 on Apr 21,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs="+acc"  sevenseg_tb
# End time: 11:46:49 on Apr 21,2022, Elapsed time: 0:01:38
# Errors: 0, Warnings: 1
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L cyclonev -L rtl_work -L work -voptargs=""+acc"" sevenseg_tb 
# Start time: 11:46:49 on Apr 21,2022
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.sevenseg_tb(tb)
# Loading work.sevenseg(gate)
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
run
# End time: 11:53:13 on Apr 21,2022, Elapsed time: 0:06:24
# Errors: 0, Warnings: 1
