
REPS.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         000098dc  00400000  00400000  00010000  2**6
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  004098dc  004098dc  000198dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     000009b4  20400000  004098e4  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000001bc  204009b4  0040a298  000209b4  2**2
                  ALLOC
  4 .stack        00002000  20400b70  0040a454  000209b4  2**0
                  ALLOC
  5 .heap         00000200  20402b70  0040c454  000209b4  2**0
                  ALLOC
  6 .ARM.attributes 0000002e  00000000  00000000  000209b4  2**0
                  CONTENTS, READONLY
  7 .comment      00000059  00000000  00000000  000209e2  2**0
                  CONTENTS, READONLY
  8 .debug_info   00017694  00000000  00000000  00020a3b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_abbrev 00002cd1  00000000  00000000  000380cf  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00007d74  00000000  00000000  0003ada0  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 00000d78  00000000  00000000  00042b14  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000cd0  00000000  00000000  0004388c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macro  0002119e  00000000  00000000  0004455c  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   0000e0e2  00000000  00000000  000656fa  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0008f561  00000000  00000000  000737dc  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_frame  00004ce0  00000000  00000000  00102d40  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00400000 <exception_table>:
  400000:	70 2b 40 20 79 22 40 00 29 23 40 00 29 23 40 00     p+@ y"@.)#@.)#@.
  400010:	29 23 40 00 29 23 40 00 29 23 40 00 00 00 00 00     )#@.)#@.)#@.....
	...
  40002c:	29 23 40 00 29 23 40 00 00 00 00 00 29 23 40 00     )#@.)#@.....)#@.
  40003c:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  40004c:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  40005c:	29 23 40 00 29 23 40 00 00 00 00 00 ad 15 40 00     )#@.)#@.......@.
  40006c:	c5 15 40 00 dd 15 40 00 29 23 40 00 65 2b 40 00     ..@...@.)#@.e+@.
  40007c:	29 23 40 00 f5 15 40 00 0d 16 40 00 29 23 40 00     )#@...@...@.)#@.
  40008c:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  40009c:	29 23 40 00 9d 2b 40 00 29 23 40 00 29 23 40 00     )#@..+@.)#@.)#@.
  4000ac:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  4000bc:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  4000cc:	29 23 40 00 00 00 00 00 29 23 40 00 00 00 00 00     )#@.....)#@.....
  4000dc:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  4000ec:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  4000fc:	29 23 40 00 29 23 40 00 29 23 40 00 29 23 40 00     )#@.)#@.)#@.)#@.
  40010c:	29 23 40 00 29 23 40 00 00 00 00 00 00 00 00 00     )#@.)#@.........
  40011c:	00 00 00 00 29 23 40 00 29 23 40 00 29 23 40 00     ....)#@.)#@.)#@.
  40012c:	29 23 40 00 29 23 40 00 00 00 00 00 29 23 40 00     )#@.)#@.....)#@.
  40013c:	29 23 40 00                                         )#@.

00400140 <__do_global_dtors_aux>:
  400140:	b510      	push	{r4, lr}
  400142:	4c05      	ldr	r4, [pc, #20]	; (400158 <__do_global_dtors_aux+0x18>)
  400144:	7823      	ldrb	r3, [r4, #0]
  400146:	b933      	cbnz	r3, 400156 <__do_global_dtors_aux+0x16>
  400148:	4b04      	ldr	r3, [pc, #16]	; (40015c <__do_global_dtors_aux+0x1c>)
  40014a:	b113      	cbz	r3, 400152 <__do_global_dtors_aux+0x12>
  40014c:	4804      	ldr	r0, [pc, #16]	; (400160 <__do_global_dtors_aux+0x20>)
  40014e:	f3af 8000 	nop.w
  400152:	2301      	movs	r3, #1
  400154:	7023      	strb	r3, [r4, #0]
  400156:	bd10      	pop	{r4, pc}
  400158:	204009b4 	.word	0x204009b4
  40015c:	00000000 	.word	0x00000000
  400160:	004098e4 	.word	0x004098e4

00400164 <frame_dummy>:
  400164:	4b0c      	ldr	r3, [pc, #48]	; (400198 <frame_dummy+0x34>)
  400166:	b143      	cbz	r3, 40017a <frame_dummy+0x16>
  400168:	480c      	ldr	r0, [pc, #48]	; (40019c <frame_dummy+0x38>)
  40016a:	490d      	ldr	r1, [pc, #52]	; (4001a0 <frame_dummy+0x3c>)
  40016c:	b510      	push	{r4, lr}
  40016e:	f3af 8000 	nop.w
  400172:	480c      	ldr	r0, [pc, #48]	; (4001a4 <frame_dummy+0x40>)
  400174:	6803      	ldr	r3, [r0, #0]
  400176:	b923      	cbnz	r3, 400182 <frame_dummy+0x1e>
  400178:	bd10      	pop	{r4, pc}
  40017a:	480a      	ldr	r0, [pc, #40]	; (4001a4 <frame_dummy+0x40>)
  40017c:	6803      	ldr	r3, [r0, #0]
  40017e:	b933      	cbnz	r3, 40018e <frame_dummy+0x2a>
  400180:	4770      	bx	lr
  400182:	4b09      	ldr	r3, [pc, #36]	; (4001a8 <frame_dummy+0x44>)
  400184:	2b00      	cmp	r3, #0
  400186:	d0f7      	beq.n	400178 <frame_dummy+0x14>
  400188:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40018c:	4718      	bx	r3
  40018e:	4b06      	ldr	r3, [pc, #24]	; (4001a8 <frame_dummy+0x44>)
  400190:	2b00      	cmp	r3, #0
  400192:	d0f5      	beq.n	400180 <frame_dummy+0x1c>
  400194:	4718      	bx	r3
  400196:	bf00      	nop
  400198:	00000000 	.word	0x00000000
  40019c:	004098e4 	.word	0x004098e4
  4001a0:	204009b8 	.word	0x204009b8
  4001a4:	004098e4 	.word	0x004098e4
  4001a8:	00000000 	.word	0x00000000

004001ac <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
  4001ac:	b480      	push	{r7}
  4001ae:	b083      	sub	sp, #12
  4001b0:	af00      	add	r7, sp, #0
  4001b2:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4001b4:	687b      	ldr	r3, [r7, #4]
  4001b6:	2b07      	cmp	r3, #7
  4001b8:	d825      	bhi.n	400206 <osc_get_rate+0x5a>
  4001ba:	a201      	add	r2, pc, #4	; (adr r2, 4001c0 <osc_get_rate+0x14>)
  4001bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4001c0:	004001e1 	.word	0x004001e1
  4001c4:	004001e7 	.word	0x004001e7
  4001c8:	004001ed 	.word	0x004001ed
  4001cc:	004001f3 	.word	0x004001f3
  4001d0:	004001f7 	.word	0x004001f7
  4001d4:	004001fb 	.word	0x004001fb
  4001d8:	004001ff 	.word	0x004001ff
  4001dc:	00400203 	.word	0x00400203
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
  4001e0:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4001e4:	e010      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
  4001e6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001ea:	e00d      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
  4001ec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4001f0:	e00a      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
  4001f2:	4b08      	ldr	r3, [pc, #32]	; (400214 <osc_get_rate+0x68>)
  4001f4:	e008      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
  4001f6:	4b08      	ldr	r3, [pc, #32]	; (400218 <osc_get_rate+0x6c>)
  4001f8:	e006      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
  4001fa:	4b08      	ldr	r3, [pc, #32]	; (40021c <osc_get_rate+0x70>)
  4001fc:	e004      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
  4001fe:	4b07      	ldr	r3, [pc, #28]	; (40021c <osc_get_rate+0x70>)
  400200:	e002      	b.n	400208 <osc_get_rate+0x5c>

	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
  400202:	4b06      	ldr	r3, [pc, #24]	; (40021c <osc_get_rate+0x70>)
  400204:	e000      	b.n	400208 <osc_get_rate+0x5c>
	}

	return 0;
  400206:	2300      	movs	r3, #0
}
  400208:	4618      	mov	r0, r3
  40020a:	370c      	adds	r7, #12
  40020c:	46bd      	mov	sp, r7
  40020e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400212:	4770      	bx	lr
  400214:	003d0900 	.word	0x003d0900
  400218:	007a1200 	.word	0x007a1200
  40021c:	00b71b00 	.word	0x00b71b00

00400220 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
  400220:	b580      	push	{r7, lr}
  400222:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
  400224:	2006      	movs	r0, #6
  400226:	4b05      	ldr	r3, [pc, #20]	; (40023c <sysclk_get_main_hz+0x1c>)
  400228:	4798      	blx	r3
  40022a:	4602      	mov	r2, r0
  40022c:	4613      	mov	r3, r2
  40022e:	009b      	lsls	r3, r3, #2
  400230:	4413      	add	r3, r2
  400232:	009a      	lsls	r2, r3, #2
  400234:	4413      	add	r3, r2
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
  400236:	4618      	mov	r0, r3
  400238:	bd80      	pop	{r7, pc}
  40023a:	bf00      	nop
  40023c:	004001ad 	.word	0x004001ad

00400240 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
  400240:	b580      	push	{r7, lr}
  400242:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
  400244:	4b02      	ldr	r3, [pc, #8]	; (400250 <sysclk_get_peripheral_hz+0x10>)
  400246:	4798      	blx	r3
  400248:	4603      	mov	r3, r0
  40024a:	085b      	lsrs	r3, r3, #1
		(((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 : (1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos))) * CONFIG_SYSCLK_DIV);
}
  40024c:	4618      	mov	r0, r3
  40024e:	bd80      	pop	{r7, pc}
  400250:	00400221 	.word	0x00400221

00400254 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
  400254:	b580      	push	{r7, lr}
  400256:	b082      	sub	sp, #8
  400258:	af00      	add	r7, sp, #0
  40025a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40025c:	6878      	ldr	r0, [r7, #4]
  40025e:	4b03      	ldr	r3, [pc, #12]	; (40026c <sysclk_enable_peripheral_clock+0x18>)
  400260:	4798      	blx	r3
}
  400262:	bf00      	nop
  400264:	3708      	adds	r7, #8
  400266:	46bd      	mov	sp, r7
  400268:	bd80      	pop	{r7, pc}
  40026a:	bf00      	nop
  40026c:	004018e9 	.word	0x004018e9

00400270 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
  400270:	b580      	push	{r7, lr}
  400272:	b082      	sub	sp, #8
  400274:	af00      	add	r7, sp, #0
  400276:	6078      	str	r0, [r7, #4]
  400278:	460b      	mov	r3, r1
  40027a:	70fb      	strb	r3, [r7, #3]
		while (uart_write((Uart*)p_usart, c)!=0);
		return 1;
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40027c:	687b      	ldr	r3, [r7, #4]
  40027e:	4a36      	ldr	r2, [pc, #216]	; (400358 <usart_serial_putchar+0xe8>)
  400280:	4293      	cmp	r3, r2
  400282:	d10a      	bne.n	40029a <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  400284:	bf00      	nop
  400286:	78fb      	ldrb	r3, [r7, #3]
  400288:	4619      	mov	r1, r3
  40028a:	6878      	ldr	r0, [r7, #4]
  40028c:	4b33      	ldr	r3, [pc, #204]	; (40035c <usart_serial_putchar+0xec>)
  40028e:	4798      	blx	r3
  400290:	4603      	mov	r3, r0
  400292:	2b00      	cmp	r3, #0
  400294:	d1f7      	bne.n	400286 <usart_serial_putchar+0x16>
		return 1;
  400296:	2301      	movs	r3, #1
  400298:	e05a      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  40029a:	687b      	ldr	r3, [r7, #4]
  40029c:	4a30      	ldr	r2, [pc, #192]	; (400360 <usart_serial_putchar+0xf0>)
  40029e:	4293      	cmp	r3, r2
  4002a0:	d10a      	bne.n	4002b8 <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002a2:	bf00      	nop
  4002a4:	78fb      	ldrb	r3, [r7, #3]
  4002a6:	4619      	mov	r1, r3
  4002a8:	6878      	ldr	r0, [r7, #4]
  4002aa:	4b2c      	ldr	r3, [pc, #176]	; (40035c <usart_serial_putchar+0xec>)
  4002ac:	4798      	blx	r3
  4002ae:	4603      	mov	r3, r0
  4002b0:	2b00      	cmp	r3, #0
  4002b2:	d1f7      	bne.n	4002a4 <usart_serial_putchar+0x34>
		return 1;
  4002b4:	2301      	movs	r3, #1
  4002b6:	e04b      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4002b8:	687b      	ldr	r3, [r7, #4]
  4002ba:	4a2a      	ldr	r2, [pc, #168]	; (400364 <usart_serial_putchar+0xf4>)
  4002bc:	4293      	cmp	r3, r2
  4002be:	d10a      	bne.n	4002d6 <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002c0:	bf00      	nop
  4002c2:	78fb      	ldrb	r3, [r7, #3]
  4002c4:	4619      	mov	r1, r3
  4002c6:	6878      	ldr	r0, [r7, #4]
  4002c8:	4b24      	ldr	r3, [pc, #144]	; (40035c <usart_serial_putchar+0xec>)
  4002ca:	4798      	blx	r3
  4002cc:	4603      	mov	r3, r0
  4002ce:	2b00      	cmp	r3, #0
  4002d0:	d1f7      	bne.n	4002c2 <usart_serial_putchar+0x52>
		return 1;
  4002d2:	2301      	movs	r3, #1
  4002d4:	e03c      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4002d6:	687b      	ldr	r3, [r7, #4]
  4002d8:	4a23      	ldr	r2, [pc, #140]	; (400368 <usart_serial_putchar+0xf8>)
  4002da:	4293      	cmp	r3, r2
  4002dc:	d10a      	bne.n	4002f4 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  4002de:	bf00      	nop
  4002e0:	78fb      	ldrb	r3, [r7, #3]
  4002e2:	4619      	mov	r1, r3
  4002e4:	6878      	ldr	r0, [r7, #4]
  4002e6:	4b1d      	ldr	r3, [pc, #116]	; (40035c <usart_serial_putchar+0xec>)
  4002e8:	4798      	blx	r3
  4002ea:	4603      	mov	r3, r0
  4002ec:	2b00      	cmp	r3, #0
  4002ee:	d1f7      	bne.n	4002e0 <usart_serial_putchar+0x70>
		return 1;
  4002f0:	2301      	movs	r3, #1
  4002f2:	e02d      	b.n	400350 <usart_serial_putchar+0xe0>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4002f4:	687b      	ldr	r3, [r7, #4]
  4002f6:	4a1d      	ldr	r2, [pc, #116]	; (40036c <usart_serial_putchar+0xfc>)
  4002f8:	4293      	cmp	r3, r2
  4002fa:	d10a      	bne.n	400312 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  4002fc:	bf00      	nop
  4002fe:	78fb      	ldrb	r3, [r7, #3]
  400300:	4619      	mov	r1, r3
  400302:	6878      	ldr	r0, [r7, #4]
  400304:	4b1a      	ldr	r3, [pc, #104]	; (400370 <usart_serial_putchar+0x100>)
  400306:	4798      	blx	r3
  400308:	4603      	mov	r3, r0
  40030a:	2b00      	cmp	r3, #0
  40030c:	d1f7      	bne.n	4002fe <usart_serial_putchar+0x8e>
		return 1;
  40030e:	2301      	movs	r3, #1
  400310:	e01e      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  400312:	687b      	ldr	r3, [r7, #4]
  400314:	4a17      	ldr	r2, [pc, #92]	; (400374 <usart_serial_putchar+0x104>)
  400316:	4293      	cmp	r3, r2
  400318:	d10a      	bne.n	400330 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40031a:	bf00      	nop
  40031c:	78fb      	ldrb	r3, [r7, #3]
  40031e:	4619      	mov	r1, r3
  400320:	6878      	ldr	r0, [r7, #4]
  400322:	4b13      	ldr	r3, [pc, #76]	; (400370 <usart_serial_putchar+0x100>)
  400324:	4798      	blx	r3
  400326:	4603      	mov	r3, r0
  400328:	2b00      	cmp	r3, #0
  40032a:	d1f7      	bne.n	40031c <usart_serial_putchar+0xac>
		return 1;
  40032c:	2301      	movs	r3, #1
  40032e:	e00f      	b.n	400350 <usart_serial_putchar+0xe0>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400330:	687b      	ldr	r3, [r7, #4]
  400332:	4a11      	ldr	r2, [pc, #68]	; (400378 <usart_serial_putchar+0x108>)
  400334:	4293      	cmp	r3, r2
  400336:	d10a      	bne.n	40034e <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  400338:	bf00      	nop
  40033a:	78fb      	ldrb	r3, [r7, #3]
  40033c:	4619      	mov	r1, r3
  40033e:	6878      	ldr	r0, [r7, #4]
  400340:	4b0b      	ldr	r3, [pc, #44]	; (400370 <usart_serial_putchar+0x100>)
  400342:	4798      	blx	r3
  400344:	4603      	mov	r3, r0
  400346:	2b00      	cmp	r3, #0
  400348:	d1f7      	bne.n	40033a <usart_serial_putchar+0xca>
		return 1;
  40034a:	2301      	movs	r3, #1
  40034c:	e000      	b.n	400350 <usart_serial_putchar+0xe0>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
  40034e:	2300      	movs	r3, #0
}
  400350:	4618      	mov	r0, r3
  400352:	3708      	adds	r7, #8
  400354:	46bd      	mov	sp, r7
  400356:	bd80      	pop	{r7, pc}
  400358:	400e0800 	.word	0x400e0800
  40035c:	00401eed 	.word	0x00401eed
  400360:	400e0a00 	.word	0x400e0a00
  400364:	400e1a00 	.word	0x400e1a00
  400368:	400e1c00 	.word	0x400e1c00
  40036c:	40024000 	.word	0x40024000
  400370:	00402169 	.word	0x00402169
  400374:	40028000 	.word	0x40028000
  400378:	4002c000 	.word	0x4002c000

0040037c <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
  40037c:	b580      	push	{r7, lr}
  40037e:	b084      	sub	sp, #16
  400380:	af00      	add	r7, sp, #0
  400382:	6078      	str	r0, [r7, #4]
  400384:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  400386:	2300      	movs	r3, #0
  400388:	60fb      	str	r3, [r7, #12]
	if (UART == (Uart*)p_usart) {
		while (uart_read((Uart*)p_usart, data));
	}
#else
# ifdef UART0
	if (UART0 == (Uart*)p_usart) {
  40038a:	687b      	ldr	r3, [r7, #4]
  40038c:	4a34      	ldr	r2, [pc, #208]	; (400460 <usart_serial_getchar+0xe4>)
  40038e:	4293      	cmp	r3, r2
  400390:	d107      	bne.n	4003a2 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  400392:	bf00      	nop
  400394:	6839      	ldr	r1, [r7, #0]
  400396:	6878      	ldr	r0, [r7, #4]
  400398:	4b32      	ldr	r3, [pc, #200]	; (400464 <usart_serial_getchar+0xe8>)
  40039a:	4798      	blx	r3
  40039c:	4603      	mov	r3, r0
  40039e:	2b00      	cmp	r3, #0
  4003a0:	d1f8      	bne.n	400394 <usart_serial_getchar+0x18>
	}
# endif
# ifdef UART1
	if (UART1 == (Uart*)p_usart) {
  4003a2:	687b      	ldr	r3, [r7, #4]
  4003a4:	4a30      	ldr	r2, [pc, #192]	; (400468 <usart_serial_getchar+0xec>)
  4003a6:	4293      	cmp	r3, r2
  4003a8:	d107      	bne.n	4003ba <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4003aa:	bf00      	nop
  4003ac:	6839      	ldr	r1, [r7, #0]
  4003ae:	6878      	ldr	r0, [r7, #4]
  4003b0:	4b2c      	ldr	r3, [pc, #176]	; (400464 <usart_serial_getchar+0xe8>)
  4003b2:	4798      	blx	r3
  4003b4:	4603      	mov	r3, r0
  4003b6:	2b00      	cmp	r3, #0
  4003b8:	d1f8      	bne.n	4003ac <usart_serial_getchar+0x30>
	}
# endif
# ifdef UART2
	if (UART2 == (Uart*)p_usart) {
  4003ba:	687b      	ldr	r3, [r7, #4]
  4003bc:	4a2b      	ldr	r2, [pc, #172]	; (40046c <usart_serial_getchar+0xf0>)
  4003be:	4293      	cmp	r3, r2
  4003c0:	d107      	bne.n	4003d2 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  4003c2:	bf00      	nop
  4003c4:	6839      	ldr	r1, [r7, #0]
  4003c6:	6878      	ldr	r0, [r7, #4]
  4003c8:	4b26      	ldr	r3, [pc, #152]	; (400464 <usart_serial_getchar+0xe8>)
  4003ca:	4798      	blx	r3
  4003cc:	4603      	mov	r3, r0
  4003ce:	2b00      	cmp	r3, #0
  4003d0:	d1f8      	bne.n	4003c4 <usart_serial_getchar+0x48>
	}
# endif
# ifdef UART3
	if (UART3 == (Uart*)p_usart) {
  4003d2:	687b      	ldr	r3, [r7, #4]
  4003d4:	4a26      	ldr	r2, [pc, #152]	; (400470 <usart_serial_getchar+0xf4>)
  4003d6:	4293      	cmp	r3, r2
  4003d8:	d107      	bne.n	4003ea <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  4003da:	bf00      	nop
  4003dc:	6839      	ldr	r1, [r7, #0]
  4003de:	6878      	ldr	r0, [r7, #4]
  4003e0:	4b20      	ldr	r3, [pc, #128]	; (400464 <usart_serial_getchar+0xe8>)
  4003e2:	4798      	blx	r3
  4003e4:	4603      	mov	r3, r0
  4003e6:	2b00      	cmp	r3, #0
  4003e8:	d1f8      	bne.n	4003dc <usart_serial_getchar+0x60>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
  4003ea:	687b      	ldr	r3, [r7, #4]
  4003ec:	4a21      	ldr	r2, [pc, #132]	; (400474 <usart_serial_getchar+0xf8>)
  4003ee:	4293      	cmp	r3, r2
  4003f0:	d10d      	bne.n	40040e <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  4003f2:	bf00      	nop
  4003f4:	f107 030c 	add.w	r3, r7, #12
  4003f8:	4619      	mov	r1, r3
  4003fa:	6878      	ldr	r0, [r7, #4]
  4003fc:	4b1e      	ldr	r3, [pc, #120]	; (400478 <usart_serial_getchar+0xfc>)
  4003fe:	4798      	blx	r3
  400400:	4603      	mov	r3, r0
  400402:	2b00      	cmp	r3, #0
  400404:	d1f6      	bne.n	4003f4 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  400406:	68fb      	ldr	r3, [r7, #12]
  400408:	b2da      	uxtb	r2, r3
  40040a:	683b      	ldr	r3, [r7, #0]
  40040c:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
  40040e:	687b      	ldr	r3, [r7, #4]
  400410:	4a1a      	ldr	r2, [pc, #104]	; (40047c <usart_serial_getchar+0x100>)
  400412:	4293      	cmp	r3, r2
  400414:	d10d      	bne.n	400432 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  400416:	bf00      	nop
  400418:	f107 030c 	add.w	r3, r7, #12
  40041c:	4619      	mov	r1, r3
  40041e:	6878      	ldr	r0, [r7, #4]
  400420:	4b15      	ldr	r3, [pc, #84]	; (400478 <usart_serial_getchar+0xfc>)
  400422:	4798      	blx	r3
  400424:	4603      	mov	r3, r0
  400426:	2b00      	cmp	r3, #0
  400428:	d1f6      	bne.n	400418 <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  40042a:	68fb      	ldr	r3, [r7, #12]
  40042c:	b2da      	uxtb	r2, r3
  40042e:	683b      	ldr	r3, [r7, #0]
  400430:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
  400432:	687b      	ldr	r3, [r7, #4]
  400434:	4a12      	ldr	r2, [pc, #72]	; (400480 <usart_serial_getchar+0x104>)
  400436:	4293      	cmp	r3, r2
  400438:	d10d      	bne.n	400456 <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  40043a:	bf00      	nop
  40043c:	f107 030c 	add.w	r3, r7, #12
  400440:	4619      	mov	r1, r3
  400442:	6878      	ldr	r0, [r7, #4]
  400444:	4b0c      	ldr	r3, [pc, #48]	; (400478 <usart_serial_getchar+0xfc>)
  400446:	4798      	blx	r3
  400448:	4603      	mov	r3, r0
  40044a:	2b00      	cmp	r3, #0
  40044c:	d1f6      	bne.n	40043c <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  40044e:	68fb      	ldr	r3, [r7, #12]
  400450:	b2da      	uxtb	r2, r3
  400452:	683b      	ldr	r3, [r7, #0]
  400454:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
  400456:	bf00      	nop
  400458:	3710      	adds	r7, #16
  40045a:	46bd      	mov	sp, r7
  40045c:	bd80      	pop	{r7, pc}
  40045e:	bf00      	nop
  400460:	400e0800 	.word	0x400e0800
  400464:	00401f1d 	.word	0x00401f1d
  400468:	400e0a00 	.word	0x400e0a00
  40046c:	400e1a00 	.word	0x400e1a00
  400470:	400e1c00 	.word	0x400e1c00
  400474:	40024000 	.word	0x40024000
  400478:	0040219b 	.word	0x0040219b
  40047c:	40028000 	.word	0x40028000
  400480:	4002c000 	.word	0x4002c000

00400484 <USART0_init>:
#include "asf.h"

/**
 * \brief Configure UART console.
 */
 void USART0_init(void){
  400484:	b580      	push	{r7, lr}
  400486:	b086      	sub	sp, #24
  400488:	af00      	add	r7, sp, #0
  
	/* Configura USART0 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  40048a:	200b      	movs	r0, #11
  40048c:	4b19      	ldr	r3, [pc, #100]	; (4004f4 <USART0_init+0x70>)
  40048e:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB0);
  400490:	2201      	movs	r2, #1
  400492:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  400496:	4818      	ldr	r0, [pc, #96]	; (4004f8 <USART0_init+0x74>)
  400498:	4b18      	ldr	r3, [pc, #96]	; (4004fc <USART0_init+0x78>)
  40049a:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_C, PIO_PB1);
  40049c:	2202      	movs	r2, #2
  40049e:	f04f 51c0 	mov.w	r1, #402653184	; 0x18000000
  4004a2:	4815      	ldr	r0, [pc, #84]	; (4004f8 <USART0_init+0x74>)
  4004a4:	4b15      	ldr	r3, [pc, #84]	; (4004fc <USART0_init+0x78>)
  4004a6:	4798      	blx	r3
  
	/* Configura opcoes USART */
	const sam_usart_opt_t usart_settings = {
  4004a8:	463b      	mov	r3, r7
  4004aa:	2200      	movs	r2, #0
  4004ac:	601a      	str	r2, [r3, #0]
  4004ae:	605a      	str	r2, [r3, #4]
  4004b0:	609a      	str	r2, [r3, #8]
  4004b2:	60da      	str	r2, [r3, #12]
  4004b4:	611a      	str	r2, [r3, #16]
  4004b6:	615a      	str	r2, [r3, #20]
  4004b8:	f44f 5316 	mov.w	r3, #9600	; 0x2580
  4004bc:	603b      	str	r3, [r7, #0]
  4004be:	23c0      	movs	r3, #192	; 0xc0
  4004c0:	607b      	str	r3, [r7, #4]
  4004c2:	f44f 6300 	mov.w	r3, #2048	; 0x800
  4004c6:	60bb      	str	r3, [r7, #8]
		.stop_bits    = US_MR_NBSTOP_1_BIT,
		.channel_mode = US_MR_CHMODE_NORMAL
	};

	/* Ativa Clock periferico USART0 */
	sysclk_enable_peripheral_clock(ID_USART0);
  4004c8:	200d      	movs	r0, #13
  4004ca:	4b0a      	ldr	r3, [pc, #40]	; (4004f4 <USART0_init+0x70>)
  4004cc:	4798      	blx	r3
  
	/* Configura USART para operar em modo RS232 */
	usart_init_rs232(USART0, &usart_settings, sysclk_get_peripheral_hz());
  4004ce:	4b0c      	ldr	r3, [pc, #48]	; (400500 <USART0_init+0x7c>)
  4004d0:	4798      	blx	r3
  4004d2:	4602      	mov	r2, r0
  4004d4:	463b      	mov	r3, r7
  4004d6:	4619      	mov	r1, r3
  4004d8:	480a      	ldr	r0, [pc, #40]	; (400504 <USART0_init+0x80>)
  4004da:	4b0b      	ldr	r3, [pc, #44]	; (400508 <USART0_init+0x84>)
  4004dc:	4798      	blx	r3
  
	/* Enable the receiver and transmitter. */
		usart_enable_tx(USART0);
  4004de:	4809      	ldr	r0, [pc, #36]	; (400504 <USART0_init+0x80>)
  4004e0:	4b0a      	ldr	r3, [pc, #40]	; (40050c <USART0_init+0x88>)
  4004e2:	4798      	blx	r3
		usart_enable_rx(USART0);
  4004e4:	4807      	ldr	r0, [pc, #28]	; (400504 <USART0_init+0x80>)
  4004e6:	4b0a      	ldr	r3, [pc, #40]	; (400510 <USART0_init+0x8c>)
  4004e8:	4798      	blx	r3
 }
  4004ea:	bf00      	nop
  4004ec:	3718      	adds	r7, #24
  4004ee:	46bd      	mov	sp, r7
  4004f0:	bd80      	pop	{r7, pc}
  4004f2:	bf00      	nop
  4004f4:	00400255 	.word	0x00400255
  4004f8:	400e1000 	.word	0x400e1000
  4004fc:	00401169 	.word	0x00401169
  400500:	00400241 	.word	0x00400241
  400504:	40024000 	.word	0x40024000
  400508:	0040202d 	.word	0x0040202d
  40050c:	004020b1 	.word	0x004020b1
  400510:	004020e5 	.word	0x004020e5

00400514 <usart_putString>:
 

 /**
 *  Envia para o UART uma string
 */
uint32_t usart_putString(uint8_t *pstring){
  400514:	b580      	push	{r7, lr}
  400516:	b084      	sub	sp, #16
  400518:	af00      	add	r7, sp, #0
  40051a:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  40051c:	2300      	movs	r3, #0
  40051e:	60fb      	str	r3, [r7, #12]

	while(*(pstring + i)){
  400520:	e010      	b.n	400544 <usart_putString+0x30>
		usart_serial_putchar(USART0, *(pstring+i++));
  400522:	68fb      	ldr	r3, [r7, #12]
  400524:	1c5a      	adds	r2, r3, #1
  400526:	60fa      	str	r2, [r7, #12]
  400528:	687a      	ldr	r2, [r7, #4]
  40052a:	4413      	add	r3, r2
  40052c:	781b      	ldrb	r3, [r3, #0]
  40052e:	4619      	mov	r1, r3
  400530:	480a      	ldr	r0, [pc, #40]	; (40055c <usart_putString+0x48>)
  400532:	4b0b      	ldr	r3, [pc, #44]	; (400560 <usart_putString+0x4c>)
  400534:	4798      	blx	r3
		while(!uart_is_tx_empty(USART0)){};
  400536:	bf00      	nop
  400538:	4808      	ldr	r0, [pc, #32]	; (40055c <usart_putString+0x48>)
  40053a:	4b0a      	ldr	r3, [pc, #40]	; (400564 <usart_putString+0x50>)
  40053c:	4798      	blx	r3
  40053e:	4603      	mov	r3, r0
  400540:	2b00      	cmp	r3, #0
  400542:	d0f9      	beq.n	400538 <usart_putString+0x24>
	while(*(pstring + i)){
  400544:	687a      	ldr	r2, [r7, #4]
  400546:	68fb      	ldr	r3, [r7, #12]
  400548:	4413      	add	r3, r2
  40054a:	781b      	ldrb	r3, [r3, #0]
  40054c:	2b00      	cmp	r3, #0
  40054e:	d1e8      	bne.n	400522 <usart_putString+0xe>
	}  
     
	return(i);
  400550:	68fb      	ldr	r3, [r7, #12]
}
  400552:	4618      	mov	r0, r3
  400554:	3710      	adds	r7, #16
  400556:	46bd      	mov	sp, r7
  400558:	bd80      	pop	{r7, pc}
  40055a:	bf00      	nop
  40055c:	40024000 	.word	0x40024000
  400560:	00400271 	.word	0x00400271
  400564:	00401ec7 	.word	0x00401ec7

00400568 <usart_getString>:


/*
 * Busca do UART uma string
 */
uint32_t usart_getString(uint8_t *pstring){
  400568:	b580      	push	{r7, lr}
  40056a:	b084      	sub	sp, #16
  40056c:	af00      	add	r7, sp, #0
  40056e:	6078      	str	r0, [r7, #4]
	uint32_t i = 0 ;
  400570:	2300      	movs	r3, #0
  400572:	60fb      	str	r3, [r7, #12]
	
	usart_serial_getchar(USART0, (pstring+i));
  400574:	687a      	ldr	r2, [r7, #4]
  400576:	68fb      	ldr	r3, [r7, #12]
  400578:	4413      	add	r3, r2
  40057a:	4619      	mov	r1, r3
  40057c:	480f      	ldr	r0, [pc, #60]	; (4005bc <usart_getString+0x54>)
  40057e:	4b10      	ldr	r3, [pc, #64]	; (4005c0 <usart_getString+0x58>)
  400580:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400582:	e009      	b.n	400598 <usart_getString+0x30>
		usart_serial_getchar(USART0, (pstring+(++i)));
  400584:	68fb      	ldr	r3, [r7, #12]
  400586:	3301      	adds	r3, #1
  400588:	60fb      	str	r3, [r7, #12]
  40058a:	687a      	ldr	r2, [r7, #4]
  40058c:	68fb      	ldr	r3, [r7, #12]
  40058e:	4413      	add	r3, r2
  400590:	4619      	mov	r1, r3
  400592:	480a      	ldr	r0, [pc, #40]	; (4005bc <usart_getString+0x54>)
  400594:	4b0a      	ldr	r3, [pc, #40]	; (4005c0 <usart_getString+0x58>)
  400596:	4798      	blx	r3
	while(*(pstring+i) != '\n'){
  400598:	687a      	ldr	r2, [r7, #4]
  40059a:	68fb      	ldr	r3, [r7, #12]
  40059c:	4413      	add	r3, r2
  40059e:	781b      	ldrb	r3, [r3, #0]
  4005a0:	2b0a      	cmp	r3, #10
  4005a2:	d1ef      	bne.n	400584 <usart_getString+0x1c>
	}
	*(pstring+i+1)= 0x00;
  4005a4:	68fb      	ldr	r3, [r7, #12]
  4005a6:	3301      	adds	r3, #1
  4005a8:	687a      	ldr	r2, [r7, #4]
  4005aa:	4413      	add	r3, r2
  4005ac:	2200      	movs	r2, #0
  4005ae:	701a      	strb	r2, [r3, #0]
	return(i);
  4005b0:	68fb      	ldr	r3, [r7, #12]
  4005b2:	4618      	mov	r0, r3
  4005b4:	3710      	adds	r7, #16
  4005b6:	46bd      	mov	sp, r7
  4005b8:	bd80      	pop	{r7, pc}
  4005ba:	bf00      	nop
  4005bc:	40024000 	.word	0x40024000
  4005c0:	0040037d 	.word	0x0040037d

004005c4 <osc_get_rate>:
{
  4005c4:	b480      	push	{r7}
  4005c6:	b083      	sub	sp, #12
  4005c8:	af00      	add	r7, sp, #0
  4005ca:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4005cc:	687b      	ldr	r3, [r7, #4]
  4005ce:	2b07      	cmp	r3, #7
  4005d0:	d825      	bhi.n	40061e <osc_get_rate+0x5a>
  4005d2:	a201      	add	r2, pc, #4	; (adr r2, 4005d8 <osc_get_rate+0x14>)
  4005d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4005d8:	004005f9 	.word	0x004005f9
  4005dc:	004005ff 	.word	0x004005ff
  4005e0:	00400605 	.word	0x00400605
  4005e4:	0040060b 	.word	0x0040060b
  4005e8:	0040060f 	.word	0x0040060f
  4005ec:	00400613 	.word	0x00400613
  4005f0:	00400617 	.word	0x00400617
  4005f4:	0040061b 	.word	0x0040061b
		return OSC_SLCK_32K_RC_HZ;
  4005f8:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4005fc:	e010      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4005fe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400602:	e00d      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400604:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400608:	e00a      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40060a:	4b08      	ldr	r3, [pc, #32]	; (40062c <osc_get_rate+0x68>)
  40060c:	e008      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  40060e:	4b08      	ldr	r3, [pc, #32]	; (400630 <osc_get_rate+0x6c>)
  400610:	e006      	b.n	400620 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  400612:	4b08      	ldr	r3, [pc, #32]	; (400634 <osc_get_rate+0x70>)
  400614:	e004      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  400616:	4b07      	ldr	r3, [pc, #28]	; (400634 <osc_get_rate+0x70>)
  400618:	e002      	b.n	400620 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  40061a:	4b06      	ldr	r3, [pc, #24]	; (400634 <osc_get_rate+0x70>)
  40061c:	e000      	b.n	400620 <osc_get_rate+0x5c>
	return 0;
  40061e:	2300      	movs	r3, #0
}
  400620:	4618      	mov	r0, r3
  400622:	370c      	adds	r7, #12
  400624:	46bd      	mov	sp, r7
  400626:	f85d 7b04 	ldr.w	r7, [sp], #4
  40062a:	4770      	bx	lr
  40062c:	003d0900 	.word	0x003d0900
  400630:	007a1200 	.word	0x007a1200
  400634:	00b71b00 	.word	0x00b71b00

00400638 <sysclk_get_main_hz>:
{
  400638:	b580      	push	{r7, lr}
  40063a:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  40063c:	2006      	movs	r0, #6
  40063e:	4b05      	ldr	r3, [pc, #20]	; (400654 <sysclk_get_main_hz+0x1c>)
  400640:	4798      	blx	r3
  400642:	4602      	mov	r2, r0
  400644:	4613      	mov	r3, r2
  400646:	009b      	lsls	r3, r3, #2
  400648:	4413      	add	r3, r2
  40064a:	009a      	lsls	r2, r3, #2
  40064c:	4413      	add	r3, r2
}
  40064e:	4618      	mov	r0, r3
  400650:	bd80      	pop	{r7, pc}
  400652:	bf00      	nop
  400654:	004005c5 	.word	0x004005c5

00400658 <sysclk_get_cpu_hz>:
{
  400658:	b580      	push	{r7, lr}
  40065a:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  40065c:	4b02      	ldr	r3, [pc, #8]	; (400668 <sysclk_get_cpu_hz+0x10>)
  40065e:	4798      	blx	r3
  400660:	4603      	mov	r3, r0
}
  400662:	4618      	mov	r0, r3
  400664:	bd80      	pop	{r7, pc}
  400666:	bf00      	nop
  400668:	00400639 	.word	0x00400639

0040066c <mcu6050_i2c_bus_init>:
#include "asf.h"
/*	
 *  \Brief: The function is used as I2C bus init
 */
void mcu6050_i2c_bus_init(void)
{
  40066c:	b580      	push	{r7, lr}
  40066e:	b084      	sub	sp, #16
  400670:	af00      	add	r7, sp, #0
	twihs_options_t mcu6050_option;
	pmc_enable_periph_clk(TWIHS_MCU6050_ID);
  400672:	2013      	movs	r0, #19
  400674:	4b08      	ldr	r3, [pc, #32]	; (400698 <mcu6050_i2c_bus_init+0x2c>)
  400676:	4798      	blx	r3

	/* Configure the options of TWI driver */
	mcu6050_option.master_clk = sysclk_get_cpu_hz();
  400678:	4b08      	ldr	r3, [pc, #32]	; (40069c <mcu6050_i2c_bus_init+0x30>)
  40067a:	4798      	blx	r3
  40067c:	4603      	mov	r3, r0
  40067e:	607b      	str	r3, [r7, #4]
	mcu6050_option.speed      = 40000;
  400680:	f649 4340 	movw	r3, #40000	; 0x9c40
  400684:	60bb      	str	r3, [r7, #8]
	twihs_master_init(TWIHS_MCU6050, &mcu6050_option);
  400686:	1d3b      	adds	r3, r7, #4
  400688:	4619      	mov	r1, r3
  40068a:	4805      	ldr	r0, [pc, #20]	; (4006a0 <mcu6050_i2c_bus_init+0x34>)
  40068c:	4b05      	ldr	r3, [pc, #20]	; (4006a4 <mcu6050_i2c_bus_init+0x38>)
  40068e:	4798      	blx	r3
}
  400690:	bf00      	nop
  400692:	3710      	adds	r7, #16
  400694:	46bd      	mov	sp, r7
  400696:	bd80      	pop	{r7, pc}
  400698:	004018e9 	.word	0x004018e9
  40069c:	00400659 	.word	0x00400659
  4006a0:	40018000 	.word	0x40018000
  4006a4:	00401ae5 	.word	0x00401ae5

004006a8 <mcu6050_i2c_bus_write>:
 *	\param reg_data : It is a value hold in the array,
 *		will be used for write the value into the register
 *	\param cnt : The no of byte of data to be write
 */
int8_t mcu6050_i2c_bus_write(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006a8:	b580      	push	{r7, lr}
  4006aa:	b088      	sub	sp, #32
  4006ac:	af00      	add	r7, sp, #0
  4006ae:	603a      	str	r2, [r7, #0]
  4006b0:	461a      	mov	r2, r3
  4006b2:	4603      	mov	r3, r0
  4006b4:	71fb      	strb	r3, [r7, #7]
  4006b6:	460b      	mov	r3, r1
  4006b8:	71bb      	strb	r3, [r7, #6]
  4006ba:	4613      	mov	r3, r2
  4006bc:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  4006be:	2300      	movs	r3, #0
  4006c0:	61fb      	str	r3, [r7, #28]

	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  4006c2:	79fb      	ldrb	r3, [r7, #7]
  4006c4:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  4006c6:	79bb      	ldrb	r3, [r7, #6]
  4006c8:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  4006ca:	2301      	movs	r3, #1
  4006cc:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  4006ce:	683b      	ldr	r3, [r7, #0]
  4006d0:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  4006d2:	797b      	ldrb	r3, [r7, #5]
  4006d4:	617b      	str	r3, [r7, #20]
	
	ierror = twihs_master_write(TWIHS_MCU6050, &p_packet);
  4006d6:	f107 0308 	add.w	r3, r7, #8
  4006da:	4619      	mov	r1, r3
  4006dc:	4805      	ldr	r0, [pc, #20]	; (4006f4 <mcu6050_i2c_bus_write+0x4c>)
  4006de:	4b06      	ldr	r3, [pc, #24]	; (4006f8 <mcu6050_i2c_bus_write+0x50>)
  4006e0:	4798      	blx	r3
  4006e2:	4603      	mov	r3, r0
  4006e4:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  4006e6:	69fb      	ldr	r3, [r7, #28]
  4006e8:	b25b      	sxtb	r3, r3
}
  4006ea:	4618      	mov	r0, r3
  4006ec:	3720      	adds	r7, #32
  4006ee:	46bd      	mov	sp, r7
  4006f0:	bd80      	pop	{r7, pc}
  4006f2:	bf00      	nop
  4006f4:	40018000 	.word	0x40018000
  4006f8:	00401d75 	.word	0x00401d75

004006fc <mcu6050_i2c_bus_read>:
 *	\param reg_addr : Address of the first register, will data is going to be read
 *	\param reg_data : This data read from the sensor, which is hold in an array
 *	\param cnt : The no of byte of data to be read
 */
int8_t mcu6050_i2c_bus_read(uint8_t dev_addr, uint8_t reg_addr, uint8_t *reg_data, uint8_t cnt)
{
  4006fc:	b580      	push	{r7, lr}
  4006fe:	b088      	sub	sp, #32
  400700:	af00      	add	r7, sp, #0
  400702:	603a      	str	r2, [r7, #0]
  400704:	461a      	mov	r2, r3
  400706:	4603      	mov	r3, r0
  400708:	71fb      	strb	r3, [r7, #7]
  40070a:	460b      	mov	r3, r1
  40070c:	71bb      	strb	r3, [r7, #6]
  40070e:	4613      	mov	r3, r2
  400710:	717b      	strb	r3, [r7, #5]
	int32_t ierror = 0x00;
  400712:	2300      	movs	r3, #0
  400714:	61fb      	str	r3, [r7, #28]
	
	twihs_packet_t p_packet;
	p_packet.chip         = dev_addr;
  400716:	79fb      	ldrb	r3, [r7, #7]
  400718:	763b      	strb	r3, [r7, #24]
	p_packet.addr[0]      = reg_addr;
  40071a:	79bb      	ldrb	r3, [r7, #6]
  40071c:	723b      	strb	r3, [r7, #8]
	p_packet.addr_length  = 1;
  40071e:	2301      	movs	r3, #1
  400720:	60fb      	str	r3, [r7, #12]
	p_packet.buffer       = reg_data;
  400722:	683b      	ldr	r3, [r7, #0]
  400724:	613b      	str	r3, [r7, #16]
	p_packet.length       = cnt;
  400726:	797b      	ldrb	r3, [r7, #5]
  400728:	617b      	str	r3, [r7, #20]
	
  // TODO: Algum problema no SPI faz com que devemos ler duas vezes o registrador para
  //       conseguirmos pegar o valor correto.
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40072a:	f107 0308 	add.w	r3, r7, #8
  40072e:	4619      	mov	r1, r3
  400730:	4809      	ldr	r0, [pc, #36]	; (400758 <mcu6050_i2c_bus_read+0x5c>)
  400732:	4b0a      	ldr	r3, [pc, #40]	; (40075c <mcu6050_i2c_bus_read+0x60>)
  400734:	4798      	blx	r3
  400736:	4603      	mov	r3, r0
  400738:	61fb      	str	r3, [r7, #28]
	ierror = twihs_master_read(TWIHS_MCU6050, &p_packet);
  40073a:	f107 0308 	add.w	r3, r7, #8
  40073e:	4619      	mov	r1, r3
  400740:	4805      	ldr	r0, [pc, #20]	; (400758 <mcu6050_i2c_bus_read+0x5c>)
  400742:	4b06      	ldr	r3, [pc, #24]	; (40075c <mcu6050_i2c_bus_read+0x60>)
  400744:	4798      	blx	r3
  400746:	4603      	mov	r3, r0
  400748:	61fb      	str	r3, [r7, #28]

	return (int8_t)ierror;
  40074a:	69fb      	ldr	r3, [r7, #28]
  40074c:	b25b      	sxtb	r3, r3
  40074e:	4618      	mov	r0, r3
  400750:	3720      	adds	r7, #32
  400752:	46bd      	mov	sp, r7
  400754:	bd80      	pop	{r7, pc}
  400756:	bf00      	nop
  400758:	40018000 	.word	0x40018000
  40075c:	00401c8d 	.word	0x00401c8d

00400760 <osc_enable>:
{
  400760:	b580      	push	{r7, lr}
  400762:	b082      	sub	sp, #8
  400764:	af00      	add	r7, sp, #0
  400766:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400768:	687b      	ldr	r3, [r7, #4]
  40076a:	2b07      	cmp	r3, #7
  40076c:	d831      	bhi.n	4007d2 <osc_enable+0x72>
  40076e:	a201      	add	r2, pc, #4	; (adr r2, 400774 <osc_enable+0x14>)
  400770:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400774:	004007d1 	.word	0x004007d1
  400778:	00400795 	.word	0x00400795
  40077c:	0040079d 	.word	0x0040079d
  400780:	004007a5 	.word	0x004007a5
  400784:	004007ad 	.word	0x004007ad
  400788:	004007b5 	.word	0x004007b5
  40078c:	004007bd 	.word	0x004007bd
  400790:	004007c7 	.word	0x004007c7
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
  400794:	2000      	movs	r0, #0
  400796:	4b11      	ldr	r3, [pc, #68]	; (4007dc <osc_enable+0x7c>)
  400798:	4798      	blx	r3
		break;
  40079a:	e01a      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
  40079c:	2001      	movs	r0, #1
  40079e:	4b0f      	ldr	r3, [pc, #60]	; (4007dc <osc_enable+0x7c>)
  4007a0:	4798      	blx	r3
		break;
  4007a2:	e016      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
  4007a4:	2000      	movs	r0, #0
  4007a6:	4b0e      	ldr	r3, [pc, #56]	; (4007e0 <osc_enable+0x80>)
  4007a8:	4798      	blx	r3
		break;
  4007aa:	e012      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
  4007ac:	2010      	movs	r0, #16
  4007ae:	4b0c      	ldr	r3, [pc, #48]	; (4007e0 <osc_enable+0x80>)
  4007b0:	4798      	blx	r3
		break;
  4007b2:	e00e      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
  4007b4:	2020      	movs	r0, #32
  4007b6:	4b0a      	ldr	r3, [pc, #40]	; (4007e0 <osc_enable+0x80>)
  4007b8:	4798      	blx	r3
		break;
  4007ba:	e00a      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
  4007bc:	213e      	movs	r1, #62	; 0x3e
  4007be:	2000      	movs	r0, #0
  4007c0:	4b08      	ldr	r3, [pc, #32]	; (4007e4 <osc_enable+0x84>)
  4007c2:	4798      	blx	r3
		break;
  4007c4:	e005      	b.n	4007d2 <osc_enable+0x72>
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
  4007c6:	213e      	movs	r1, #62	; 0x3e
  4007c8:	2001      	movs	r0, #1
  4007ca:	4b06      	ldr	r3, [pc, #24]	; (4007e4 <osc_enable+0x84>)
  4007cc:	4798      	blx	r3
		break;
  4007ce:	e000      	b.n	4007d2 <osc_enable+0x72>
		break;
  4007d0:	bf00      	nop
}
  4007d2:	bf00      	nop
  4007d4:	3708      	adds	r7, #8
  4007d6:	46bd      	mov	sp, r7
  4007d8:	bd80      	pop	{r7, pc}
  4007da:	bf00      	nop
  4007dc:	00401725 	.word	0x00401725
  4007e0:	00401791 	.word	0x00401791
  4007e4:	00401801 	.word	0x00401801

004007e8 <osc_is_ready>:
{
  4007e8:	b580      	push	{r7, lr}
  4007ea:	b082      	sub	sp, #8
  4007ec:	af00      	add	r7, sp, #0
  4007ee:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  4007f0:	687b      	ldr	r3, [r7, #4]
  4007f2:	2b07      	cmp	r3, #7
  4007f4:	d826      	bhi.n	400844 <osc_is_ready+0x5c>
  4007f6:	a201      	add	r2, pc, #4	; (adr r2, 4007fc <osc_is_ready+0x14>)
  4007f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  4007fc:	0040081d 	.word	0x0040081d
  400800:	00400821 	.word	0x00400821
  400804:	00400821 	.word	0x00400821
  400808:	00400833 	.word	0x00400833
  40080c:	00400833 	.word	0x00400833
  400810:	00400833 	.word	0x00400833
  400814:	00400833 	.word	0x00400833
  400818:	00400833 	.word	0x00400833
		return 1;
  40081c:	2301      	movs	r3, #1
  40081e:	e012      	b.n	400846 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_32kxtal();
  400820:	4b0b      	ldr	r3, [pc, #44]	; (400850 <osc_is_ready+0x68>)
  400822:	4798      	blx	r3
  400824:	4603      	mov	r3, r0
  400826:	2b00      	cmp	r3, #0
  400828:	bf14      	ite	ne
  40082a:	2301      	movne	r3, #1
  40082c:	2300      	moveq	r3, #0
  40082e:	b2db      	uxtb	r3, r3
  400830:	e009      	b.n	400846 <osc_is_ready+0x5e>
		return pmc_osc_is_ready_mainck();
  400832:	4b08      	ldr	r3, [pc, #32]	; (400854 <osc_is_ready+0x6c>)
  400834:	4798      	blx	r3
  400836:	4603      	mov	r3, r0
  400838:	2b00      	cmp	r3, #0
  40083a:	bf14      	ite	ne
  40083c:	2301      	movne	r3, #1
  40083e:	2300      	moveq	r3, #0
  400840:	b2db      	uxtb	r3, r3
  400842:	e000      	b.n	400846 <osc_is_ready+0x5e>
	return 0;
  400844:	2300      	movs	r3, #0
}
  400846:	4618      	mov	r0, r3
  400848:	3708      	adds	r7, #8
  40084a:	46bd      	mov	sp, r7
  40084c:	bd80      	pop	{r7, pc}
  40084e:	bf00      	nop
  400850:	0040175d 	.word	0x0040175d
  400854:	00401879 	.word	0x00401879

00400858 <osc_get_rate>:
{
  400858:	b480      	push	{r7}
  40085a:	b083      	sub	sp, #12
  40085c:	af00      	add	r7, sp, #0
  40085e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  400860:	687b      	ldr	r3, [r7, #4]
  400862:	2b07      	cmp	r3, #7
  400864:	d825      	bhi.n	4008b2 <osc_get_rate+0x5a>
  400866:	a201      	add	r2, pc, #4	; (adr r2, 40086c <osc_get_rate+0x14>)
  400868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40086c:	0040088d 	.word	0x0040088d
  400870:	00400893 	.word	0x00400893
  400874:	00400899 	.word	0x00400899
  400878:	0040089f 	.word	0x0040089f
  40087c:	004008a3 	.word	0x004008a3
  400880:	004008a7 	.word	0x004008a7
  400884:	004008ab 	.word	0x004008ab
  400888:	004008af 	.word	0x004008af
		return OSC_SLCK_32K_RC_HZ;
  40088c:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  400890:	e010      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  400892:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  400896:	e00d      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  400898:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  40089c:	e00a      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  40089e:	4b08      	ldr	r3, [pc, #32]	; (4008c0 <osc_get_rate+0x68>)
  4008a0:	e008      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4008a2:	4b08      	ldr	r3, [pc, #32]	; (4008c4 <osc_get_rate+0x6c>)
  4008a4:	e006      	b.n	4008b4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4008a6:	4b08      	ldr	r3, [pc, #32]	; (4008c8 <osc_get_rate+0x70>)
  4008a8:	e004      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4008aa:	4b07      	ldr	r3, [pc, #28]	; (4008c8 <osc_get_rate+0x70>)
  4008ac:	e002      	b.n	4008b4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4008ae:	4b06      	ldr	r3, [pc, #24]	; (4008c8 <osc_get_rate+0x70>)
  4008b0:	e000      	b.n	4008b4 <osc_get_rate+0x5c>
	return 0;
  4008b2:	2300      	movs	r3, #0
}
  4008b4:	4618      	mov	r0, r3
  4008b6:	370c      	adds	r7, #12
  4008b8:	46bd      	mov	sp, r7
  4008ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4008be:	4770      	bx	lr
  4008c0:	003d0900 	.word	0x003d0900
  4008c4:	007a1200 	.word	0x007a1200
  4008c8:	00b71b00 	.word	0x00b71b00

004008cc <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
  4008cc:	b580      	push	{r7, lr}
  4008ce:	b082      	sub	sp, #8
  4008d0:	af00      	add	r7, sp, #0
  4008d2:	4603      	mov	r3, r0
  4008d4:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
  4008d6:	bf00      	nop
  4008d8:	79fb      	ldrb	r3, [r7, #7]
  4008da:	4618      	mov	r0, r3
  4008dc:	4b05      	ldr	r3, [pc, #20]	; (4008f4 <osc_wait_ready+0x28>)
  4008de:	4798      	blx	r3
  4008e0:	4603      	mov	r3, r0
  4008e2:	f083 0301 	eor.w	r3, r3, #1
  4008e6:	b2db      	uxtb	r3, r3
  4008e8:	2b00      	cmp	r3, #0
  4008ea:	d1f5      	bne.n	4008d8 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
  4008ec:	bf00      	nop
  4008ee:	3708      	adds	r7, #8
  4008f0:	46bd      	mov	sp, r7
  4008f2:	bd80      	pop	{r7, pc}
  4008f4:	004007e9 	.word	0x004007e9

004008f8 <pll_config_init>:
 * hardware mul+1 is hidden in this implementation. Use mul as mul effective
 * value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
  4008f8:	b580      	push	{r7, lr}
  4008fa:	b086      	sub	sp, #24
  4008fc:	af00      	add	r7, sp, #0
  4008fe:	60f8      	str	r0, [r7, #12]
  400900:	607a      	str	r2, [r7, #4]
  400902:	603b      	str	r3, [r7, #0]
  400904:	460b      	mov	r3, r1
  400906:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
  400908:	687b      	ldr	r3, [r7, #4]
  40090a:	2b00      	cmp	r3, #0
  40090c:	d107      	bne.n	40091e <pll_config_init+0x26>
  40090e:	683b      	ldr	r3, [r7, #0]
  400910:	2b00      	cmp	r3, #0
  400912:	d104      	bne.n	40091e <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
  400914:	68fb      	ldr	r3, [r7, #12]
  400916:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
  40091a:	601a      	str	r2, [r3, #0]
  40091c:	e019      	b.n	400952 <pll_config_init+0x5a>
	} else { /* PLLA */
	/* Calculate internal VCO frequency */
	vco_hz = osc_get_rate(e_src) / ul_div;
  40091e:	7afb      	ldrb	r3, [r7, #11]
  400920:	4618      	mov	r0, r3
  400922:	4b0e      	ldr	r3, [pc, #56]	; (40095c <pll_config_init+0x64>)
  400924:	4798      	blx	r3
  400926:	4602      	mov	r2, r0
  400928:	687b      	ldr	r3, [r7, #4]
  40092a:	fbb2 f3f3 	udiv	r3, r2, r3
  40092e:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_INPUT_MIN_HZ);
	Assert(vco_hz <= PLL_INPUT_MAX_HZ);

	vco_hz *= ul_mul;
  400930:	697b      	ldr	r3, [r7, #20]
  400932:	683a      	ldr	r2, [r7, #0]
  400934:	fb02 f303 	mul.w	r3, r2, r3
  400938:	617b      	str	r3, [r7, #20]
	Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
	Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

	/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40093a:	683b      	ldr	r3, [r7, #0]
  40093c:	3b01      	subs	r3, #1
  40093e:	041a      	lsls	r2, r3, #16
  400940:	4b07      	ldr	r3, [pc, #28]	; (400960 <pll_config_init+0x68>)
  400942:	4013      	ands	r3, r2
  400944:	687a      	ldr	r2, [r7, #4]
  400946:	b2d2      	uxtb	r2, r2
  400948:	4313      	orrs	r3, r2
		| CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
  40094a:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div)  \
  40094e:	68fb      	ldr	r3, [r7, #12]
  400950:	601a      	str	r2, [r3, #0]
	}
}
  400952:	bf00      	nop
  400954:	3718      	adds	r7, #24
  400956:	46bd      	mov	sp, r7
  400958:	bd80      	pop	{r7, pc}
  40095a:	bf00      	nop
  40095c:	00400859 	.word	0x00400859
  400960:	07ff0000 	.word	0x07ff0000

00400964 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
  400964:	b580      	push	{r7, lr}
  400966:	b082      	sub	sp, #8
  400968:	af00      	add	r7, sp, #0
  40096a:	6078      	str	r0, [r7, #4]
  40096c:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  40096e:	683b      	ldr	r3, [r7, #0]
  400970:	2b00      	cmp	r3, #0
  400972:	d108      	bne.n	400986 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
  400974:	4b09      	ldr	r3, [pc, #36]	; (40099c <pll_enable+0x38>)
  400976:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
  400978:	4a09      	ldr	r2, [pc, #36]	; (4009a0 <pll_enable+0x3c>)
  40097a:	687b      	ldr	r3, [r7, #4]
  40097c:	681b      	ldr	r3, [r3, #0]
  40097e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
  400982:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
  400984:	e005      	b.n	400992 <pll_enable+0x2e>
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
  400986:	4a06      	ldr	r2, [pc, #24]	; (4009a0 <pll_enable+0x3c>)
  400988:	687b      	ldr	r3, [r7, #4]
  40098a:	681b      	ldr	r3, [r3, #0]
  40098c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400990:	61d3      	str	r3, [r2, #28]
}
  400992:	bf00      	nop
  400994:	3708      	adds	r7, #8
  400996:	46bd      	mov	sp, r7
  400998:	bd80      	pop	{r7, pc}
  40099a:	bf00      	nop
  40099c:	00401895 	.word	0x00401895
  4009a0:	400e0600 	.word	0x400e0600

004009a4 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
  4009a4:	b580      	push	{r7, lr}
  4009a6:	b082      	sub	sp, #8
  4009a8:	af00      	add	r7, sp, #0
  4009aa:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
  4009ac:	687b      	ldr	r3, [r7, #4]
  4009ae:	2b00      	cmp	r3, #0
  4009b0:	d103      	bne.n	4009ba <pll_is_locked+0x16>
	return pmc_is_locked_pllack();
  4009b2:	4b05      	ldr	r3, [pc, #20]	; (4009c8 <pll_is_locked+0x24>)
  4009b4:	4798      	blx	r3
  4009b6:	4603      	mov	r3, r0
  4009b8:	e002      	b.n	4009c0 <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
  4009ba:	4b04      	ldr	r3, [pc, #16]	; (4009cc <pll_is_locked+0x28>)
  4009bc:	4798      	blx	r3
  4009be:	4603      	mov	r3, r0
	}
}
  4009c0:	4618      	mov	r0, r3
  4009c2:	3708      	adds	r7, #8
  4009c4:	46bd      	mov	sp, r7
  4009c6:	bd80      	pop	{r7, pc}
  4009c8:	004018b1 	.word	0x004018b1
  4009cc:	004018cd 	.word	0x004018cd

004009d0 <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
  4009d0:	b580      	push	{r7, lr}
  4009d2:	b082      	sub	sp, #8
  4009d4:	af00      	add	r7, sp, #0
  4009d6:	4603      	mov	r3, r0
  4009d8:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
  4009da:	79fb      	ldrb	r3, [r7, #7]
  4009dc:	3b03      	subs	r3, #3
  4009de:	2b04      	cmp	r3, #4
  4009e0:	d808      	bhi.n	4009f4 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
  4009e2:	79fb      	ldrb	r3, [r7, #7]
  4009e4:	4618      	mov	r0, r3
  4009e6:	4b06      	ldr	r3, [pc, #24]	; (400a00 <pll_enable_source+0x30>)
  4009e8:	4798      	blx	r3
		osc_wait_ready(e_src);
  4009ea:	79fb      	ldrb	r3, [r7, #7]
  4009ec:	4618      	mov	r0, r3
  4009ee:	4b05      	ldr	r3, [pc, #20]	; (400a04 <pll_enable_source+0x34>)
  4009f0:	4798      	blx	r3
		break;
  4009f2:	e000      	b.n	4009f6 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
  4009f4:	bf00      	nop
	}
}
  4009f6:	bf00      	nop
  4009f8:	3708      	adds	r7, #8
  4009fa:	46bd      	mov	sp, r7
  4009fc:	bd80      	pop	{r7, pc}
  4009fe:	bf00      	nop
  400a00:	00400761 	.word	0x00400761
  400a04:	004008cd 	.word	0x004008cd

00400a08 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
  400a08:	b580      	push	{r7, lr}
  400a0a:	b082      	sub	sp, #8
  400a0c:	af00      	add	r7, sp, #0
  400a0e:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
  400a10:	bf00      	nop
  400a12:	6878      	ldr	r0, [r7, #4]
  400a14:	4b04      	ldr	r3, [pc, #16]	; (400a28 <pll_wait_for_lock+0x20>)
  400a16:	4798      	blx	r3
  400a18:	4603      	mov	r3, r0
  400a1a:	2b00      	cmp	r3, #0
  400a1c:	d0f9      	beq.n	400a12 <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
  400a1e:	2300      	movs	r3, #0
}
  400a20:	4618      	mov	r0, r3
  400a22:	3708      	adds	r7, #8
  400a24:	46bd      	mov	sp, r7
  400a26:	bd80      	pop	{r7, pc}
  400a28:	004009a5 	.word	0x004009a5

00400a2c <sysclk_get_main_hz>:
{
  400a2c:	b580      	push	{r7, lr}
  400a2e:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  400a30:	2006      	movs	r0, #6
  400a32:	4b05      	ldr	r3, [pc, #20]	; (400a48 <sysclk_get_main_hz+0x1c>)
  400a34:	4798      	blx	r3
  400a36:	4602      	mov	r2, r0
  400a38:	4613      	mov	r3, r2
  400a3a:	009b      	lsls	r3, r3, #2
  400a3c:	4413      	add	r3, r2
  400a3e:	009a      	lsls	r2, r3, #2
  400a40:	4413      	add	r3, r2
}
  400a42:	4618      	mov	r0, r3
  400a44:	bd80      	pop	{r7, pc}
  400a46:	bf00      	nop
  400a48:	00400859 	.word	0x00400859

00400a4c <sysclk_get_cpu_hz>:
{
  400a4c:	b580      	push	{r7, lr}
  400a4e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  400a50:	4b02      	ldr	r3, [pc, #8]	; (400a5c <sysclk_get_cpu_hz+0x10>)
  400a52:	4798      	blx	r3
  400a54:	4603      	mov	r3, r0
}
  400a56:	4618      	mov	r0, r3
  400a58:	bd80      	pop	{r7, pc}
  400a5a:	bf00      	nop
  400a5c:	00400a2d 	.word	0x00400a2d

00400a60 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
  400a60:	b590      	push	{r4, r7, lr}
  400a62:	b083      	sub	sp, #12
  400a64:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set flash wait state to max in case the below clock switching. */
	system_init_flash(CHIP_FREQ_CPU_MAX);
  400a66:	4813      	ldr	r0, [pc, #76]	; (400ab4 <sysclk_init+0x54>)
  400a68:	4b13      	ldr	r3, [pc, #76]	; (400ab8 <sysclk_init+0x58>)
  400a6a:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
  400a6c:	2006      	movs	r0, #6
  400a6e:	4b13      	ldr	r3, [pc, #76]	; (400abc <sysclk_init+0x5c>)
  400a70:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
  400a72:	1d38      	adds	r0, r7, #4
  400a74:	2319      	movs	r3, #25
  400a76:	2201      	movs	r2, #1
  400a78:	2106      	movs	r1, #6
  400a7a:	4c11      	ldr	r4, [pc, #68]	; (400ac0 <sysclk_init+0x60>)
  400a7c:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
  400a7e:	1d3b      	adds	r3, r7, #4
  400a80:	2100      	movs	r1, #0
  400a82:	4618      	mov	r0, r3
  400a84:	4b0f      	ldr	r3, [pc, #60]	; (400ac4 <sysclk_init+0x64>)
  400a86:	4798      	blx	r3
		pll_wait_for_lock(0);
  400a88:	2000      	movs	r0, #0
  400a8a:	4b0f      	ldr	r3, [pc, #60]	; (400ac8 <sysclk_init+0x68>)
  400a8c:	4798      	blx	r3
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
  400a8e:	2002      	movs	r0, #2
  400a90:	4b0e      	ldr	r3, [pc, #56]	; (400acc <sysclk_init+0x6c>)
  400a92:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
  400a94:	2000      	movs	r0, #0
  400a96:	4b0e      	ldr	r3, [pc, #56]	; (400ad0 <sysclk_init+0x70>)
  400a98:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_mck_set_division(CONFIG_SYSCLK_DIV);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}
	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
  400a9a:	4b0e      	ldr	r3, [pc, #56]	; (400ad4 <sysclk_init+0x74>)
  400a9c:	4798      	blx	r3

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
  400a9e:	4b0e      	ldr	r3, [pc, #56]	; (400ad8 <sysclk_init+0x78>)
  400aa0:	4798      	blx	r3
  400aa2:	4603      	mov	r3, r0
  400aa4:	4618      	mov	r0, r3
  400aa6:	4b04      	ldr	r3, [pc, #16]	; (400ab8 <sysclk_init+0x58>)
  400aa8:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
  400aaa:	bf00      	nop
  400aac:	370c      	adds	r7, #12
  400aae:	46bd      	mov	sp, r7
  400ab0:	bd90      	pop	{r4, r7, pc}
  400ab2:	bf00      	nop
  400ab4:	11e1a300 	.word	0x11e1a300
  400ab8:	00402499 	.word	0x00402499
  400abc:	004009d1 	.word	0x004009d1
  400ac0:	004008f9 	.word	0x004008f9
  400ac4:	00400965 	.word	0x00400965
  400ac8:	00400a09 	.word	0x00400a09
  400acc:	00401625 	.word	0x00401625
  400ad0:	004016a1 	.word	0x004016a1
  400ad4:	00402331 	.word	0x00402331
  400ad8:	00400a4d 	.word	0x00400a4d

00400adc <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
  400adc:	b580      	push	{r7, lr}
  400ade:	b086      	sub	sp, #24
  400ae0:	af00      	add	r7, sp, #0
  400ae2:	60f8      	str	r0, [r7, #12]
  400ae4:	60b9      	str	r1, [r7, #8]
  400ae6:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400ae8:	2300      	movs	r3, #0
  400aea:	617b      	str	r3, [r7, #20]

	if (file != 0) {
  400aec:	68fb      	ldr	r3, [r7, #12]
  400aee:	2b00      	cmp	r3, #0
  400af0:	d012      	beq.n	400b18 <_read+0x3c>
		return -1;
  400af2:	f04f 33ff 	mov.w	r3, #4294967295
  400af6:	e013      	b.n	400b20 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
  400af8:	4b0b      	ldr	r3, [pc, #44]	; (400b28 <_read+0x4c>)
  400afa:	681b      	ldr	r3, [r3, #0]
  400afc:	4a0b      	ldr	r2, [pc, #44]	; (400b2c <_read+0x50>)
  400afe:	6812      	ldr	r2, [r2, #0]
  400b00:	68b9      	ldr	r1, [r7, #8]
  400b02:	4610      	mov	r0, r2
  400b04:	4798      	blx	r3
		ptr++;
  400b06:	68bb      	ldr	r3, [r7, #8]
  400b08:	3301      	adds	r3, #1
  400b0a:	60bb      	str	r3, [r7, #8]
		nChars++;
  400b0c:	697b      	ldr	r3, [r7, #20]
  400b0e:	3301      	adds	r3, #1
  400b10:	617b      	str	r3, [r7, #20]
	for (; len > 0; --len) {
  400b12:	687b      	ldr	r3, [r7, #4]
  400b14:	3b01      	subs	r3, #1
  400b16:	607b      	str	r3, [r7, #4]
  400b18:	687b      	ldr	r3, [r7, #4]
  400b1a:	2b00      	cmp	r3, #0
  400b1c:	dcec      	bgt.n	400af8 <_read+0x1c>
	}
	return nChars;
  400b1e:	697b      	ldr	r3, [r7, #20]
}
  400b20:	4618      	mov	r0, r3
  400b22:	3718      	adds	r7, #24
  400b24:	46bd      	mov	sp, r7
  400b26:	bd80      	pop	{r7, pc}
  400b28:	20400a80 	.word	0x20400a80
  400b2c:	20400a88 	.word	0x20400a88

00400b30 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
  400b30:	b580      	push	{r7, lr}
  400b32:	b086      	sub	sp, #24
  400b34:	af00      	add	r7, sp, #0
  400b36:	60f8      	str	r0, [r7, #12]
  400b38:	60b9      	str	r1, [r7, #8]
  400b3a:	607a      	str	r2, [r7, #4]
	int nChars = 0;
  400b3c:	2300      	movs	r3, #0
  400b3e:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
  400b40:	68fb      	ldr	r3, [r7, #12]
  400b42:	2b01      	cmp	r3, #1
  400b44:	d01e      	beq.n	400b84 <_write+0x54>
  400b46:	68fb      	ldr	r3, [r7, #12]
  400b48:	2b02      	cmp	r3, #2
  400b4a:	d01b      	beq.n	400b84 <_write+0x54>
  400b4c:	68fb      	ldr	r3, [r7, #12]
  400b4e:	2b03      	cmp	r3, #3
  400b50:	d018      	beq.n	400b84 <_write+0x54>
		return -1;
  400b52:	f04f 33ff 	mov.w	r3, #4294967295
  400b56:	e019      	b.n	400b8c <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
  400b58:	4b0e      	ldr	r3, [pc, #56]	; (400b94 <_write+0x64>)
  400b5a:	681a      	ldr	r2, [r3, #0]
  400b5c:	4b0e      	ldr	r3, [pc, #56]	; (400b98 <_write+0x68>)
  400b5e:	6818      	ldr	r0, [r3, #0]
  400b60:	68bb      	ldr	r3, [r7, #8]
  400b62:	1c59      	adds	r1, r3, #1
  400b64:	60b9      	str	r1, [r7, #8]
  400b66:	781b      	ldrb	r3, [r3, #0]
  400b68:	4619      	mov	r1, r3
  400b6a:	4790      	blx	r2
  400b6c:	4603      	mov	r3, r0
  400b6e:	2b00      	cmp	r3, #0
  400b70:	da02      	bge.n	400b78 <_write+0x48>
			return -1;
  400b72:	f04f 33ff 	mov.w	r3, #4294967295
  400b76:	e009      	b.n	400b8c <_write+0x5c>
		}
		++nChars;
  400b78:	697b      	ldr	r3, [r7, #20]
  400b7a:	3301      	adds	r3, #1
  400b7c:	617b      	str	r3, [r7, #20]
	for (; len != 0; --len) {
  400b7e:	687b      	ldr	r3, [r7, #4]
  400b80:	3b01      	subs	r3, #1
  400b82:	607b      	str	r3, [r7, #4]
  400b84:	687b      	ldr	r3, [r7, #4]
  400b86:	2b00      	cmp	r3, #0
  400b88:	d1e6      	bne.n	400b58 <_write+0x28>
	}
	return nChars;
  400b8a:	697b      	ldr	r3, [r7, #20]
}
  400b8c:	4618      	mov	r0, r3
  400b8e:	3718      	adds	r7, #24
  400b90:	46bd      	mov	sp, r7
  400b92:	bd80      	pop	{r7, pc}
  400b94:	20400a84 	.word	0x20400a84
  400b98:	20400a88 	.word	0x20400a88

00400b9c <SCB_EnableICache>:
/** \brief Enable I-Cache

    The function turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache(void)
{
  400b9c:	b480      	push	{r7}
  400b9e:	af00      	add	r7, sp, #0
    This function acts as a special kind of Data Memory Barrier.
    It completes when all explicit memory accesses before this instruction complete.
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE void __DSB(void)
{
  __ASM volatile ("dsb");
  400ba0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ba4:	f3bf 8f6f 	isb	sy
  #if (__ICACHE_PRESENT == 1)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0;                       // invalidate I-Cache
  400ba8:	4b09      	ldr	r3, [pc, #36]	; (400bd0 <SCB_EnableICache+0x34>)
  400baa:	2200      	movs	r2, #0
  400bac:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
    SCB->CCR |=  SCB_CCR_IC_Msk;            // enable I-Cache
  400bb0:	4a07      	ldr	r2, [pc, #28]	; (400bd0 <SCB_EnableICache+0x34>)
  400bb2:	4b07      	ldr	r3, [pc, #28]	; (400bd0 <SCB_EnableICache+0x34>)
  400bb4:	695b      	ldr	r3, [r3, #20]
  400bb6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  400bba:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb");
  400bbc:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400bc0:	f3bf 8f6f 	isb	sy
    __DSB();
    __ISB();
  #endif
}
  400bc4:	bf00      	nop
  400bc6:	46bd      	mov	sp, r7
  400bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
  400bcc:	4770      	bx	lr
  400bce:	bf00      	nop
  400bd0:	e000ed00 	.word	0xe000ed00

00400bd4 <SCB_EnableDCache>:
/** \brief Enable D-Cache

    The function turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache(void)
{
  400bd4:	b480      	push	{r7}
  400bd6:	b08b      	sub	sp, #44	; 0x2c
  400bd8:	af00      	add	r7, sp, #0
  #if (__DCACHE_PRESENT == 1)
    uint32_t ccsidr, sshift, wshift, sw;
    uint32_t sets, ways;

    ccsidr  = SCB->CCSIDR;
  400bda:	4b26      	ldr	r3, [pc, #152]	; (400c74 <SCB_EnableDCache+0xa0>)
  400bdc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
  400be0:	61fb      	str	r3, [r7, #28]
    sets    = CCSIDR_SETS(ccsidr);
  400be2:	69fb      	ldr	r3, [r7, #28]
  400be4:	0b5b      	lsrs	r3, r3, #13
  400be6:	f3c3 030e 	ubfx	r3, r3, #0, #15
  400bea:	627b      	str	r3, [r7, #36]	; 0x24
    sshift  = CCSIDR_LSSHIFT(ccsidr) + 4;
  400bec:	69fb      	ldr	r3, [r7, #28]
  400bee:	f003 0307 	and.w	r3, r3, #7
  400bf2:	3304      	adds	r3, #4
  400bf4:	61bb      	str	r3, [r7, #24]
    ways    = CCSIDR_WAYS(ccsidr);
  400bf6:	69fb      	ldr	r3, [r7, #28]
  400bf8:	08db      	lsrs	r3, r3, #3
  400bfa:	f3c3 0309 	ubfx	r3, r3, #0, #10
  400bfe:	617b      	str	r3, [r7, #20]
  400c00:	697b      	ldr	r3, [r7, #20]
  400c02:	60bb      	str	r3, [r7, #8]
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint8_t __CLZ(uint32_t value)
{
  uint32_t result;

  __ASM volatile ("clz %0, %1" : "=r" (result) : "r" (value) );
  400c04:	68bb      	ldr	r3, [r7, #8]
  400c06:	fab3 f383 	clz	r3, r3
  400c0a:	607b      	str	r3, [r7, #4]
   return ((uint8_t) result);    /* Add explicit type cast here */
  400c0c:	687b      	ldr	r3, [r7, #4]
  400c0e:	b2db      	uxtb	r3, r3
    wshift  = __CLZ(ways) & 0x1f;
  400c10:	f003 031f 	and.w	r3, r3, #31
  400c14:	613b      	str	r3, [r7, #16]
  __ASM volatile ("dsb");
  400c16:	f3bf 8f4f 	dsb	sy

    __DSB();

    do {                                    // invalidate D-Cache
         int32_t tmpways = ways;
  400c1a:	697b      	ldr	r3, [r7, #20]
  400c1c:	623b      	str	r3, [r7, #32]
         do {
              sw = ((tmpways << wshift) | (sets << sshift));
  400c1e:	6a3a      	ldr	r2, [r7, #32]
  400c20:	693b      	ldr	r3, [r7, #16]
  400c22:	fa02 f303 	lsl.w	r3, r2, r3
  400c26:	4619      	mov	r1, r3
  400c28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
  400c2a:	69bb      	ldr	r3, [r7, #24]
  400c2c:	fa02 f303 	lsl.w	r3, r2, r3
  400c30:	430b      	orrs	r3, r1
  400c32:	60fb      	str	r3, [r7, #12]
              SCB->DCISW = sw;
  400c34:	4a0f      	ldr	r2, [pc, #60]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c36:	68fb      	ldr	r3, [r7, #12]
  400c38:	f8c2 3260 	str.w	r3, [r2, #608]	; 0x260
            } while(tmpways--);
  400c3c:	6a3b      	ldr	r3, [r7, #32]
  400c3e:	1e5a      	subs	r2, r3, #1
  400c40:	623a      	str	r2, [r7, #32]
  400c42:	2b00      	cmp	r3, #0
  400c44:	d1eb      	bne.n	400c1e <SCB_EnableDCache+0x4a>
        } while(sets--);
  400c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400c48:	1e5a      	subs	r2, r3, #1
  400c4a:	627a      	str	r2, [r7, #36]	; 0x24
  400c4c:	2b00      	cmp	r3, #0
  400c4e:	d1e4      	bne.n	400c1a <SCB_EnableDCache+0x46>
  400c50:	f3bf 8f4f 	dsb	sy
    __DSB();

    SCB->CCR |=  SCB_CCR_DC_Msk;            // enable D-Cache
  400c54:	4a07      	ldr	r2, [pc, #28]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c56:	4b07      	ldr	r3, [pc, #28]	; (400c74 <SCB_EnableDCache+0xa0>)
  400c58:	695b      	ldr	r3, [r3, #20]
  400c5a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
  400c5e:	6153      	str	r3, [r2, #20]
  400c60:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400c64:	f3bf 8f6f 	isb	sy

    __DSB();
    __ISB();
  #endif
}
  400c68:	bf00      	nop
  400c6a:	372c      	adds	r7, #44	; 0x2c
  400c6c:	46bd      	mov	sp, r7
  400c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400c72:	4770      	bx	lr
  400c74:	e000ed00 	.word	0xe000ed00

00400c78 <sysclk_enable_peripheral_clock>:
{
  400c78:	b580      	push	{r7, lr}
  400c7a:	b082      	sub	sp, #8
  400c7c:	af00      	add	r7, sp, #0
  400c7e:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  400c80:	6878      	ldr	r0, [r7, #4]
  400c82:	4b03      	ldr	r3, [pc, #12]	; (400c90 <sysclk_enable_peripheral_clock+0x18>)
  400c84:	4798      	blx	r3
}
  400c86:	bf00      	nop
  400c88:	3708      	adds	r7, #8
  400c8a:	46bd      	mov	sp, r7
  400c8c:	bd80      	pop	{r7, pc}
  400c8e:	bf00      	nop
  400c90:	004018e9 	.word	0x004018e9

00400c94 <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
  400c94:	b580      	push	{r7, lr}
  400c96:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
  400c98:	200a      	movs	r0, #10
  400c9a:	4b08      	ldr	r3, [pc, #32]	; (400cbc <ioport_init+0x28>)
  400c9c:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
  400c9e:	200b      	movs	r0, #11
  400ca0:	4b06      	ldr	r3, [pc, #24]	; (400cbc <ioport_init+0x28>)
  400ca2:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
  400ca4:	200c      	movs	r0, #12
  400ca6:	4b05      	ldr	r3, [pc, #20]	; (400cbc <ioport_init+0x28>)
  400ca8:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
  400caa:	2010      	movs	r0, #16
  400cac:	4b03      	ldr	r3, [pc, #12]	; (400cbc <ioport_init+0x28>)
  400cae:	4798      	blx	r3
#endif
#ifdef ID_PIOE
	sysclk_enable_peripheral_clock(ID_PIOE);
  400cb0:	2011      	movs	r0, #17
  400cb2:	4b02      	ldr	r3, [pc, #8]	; (400cbc <ioport_init+0x28>)
  400cb4:	4798      	blx	r3
	arch_ioport_init();
}
  400cb6:	bf00      	nop
  400cb8:	bd80      	pop	{r7, pc}
  400cba:	bf00      	nop
  400cbc:	00400c79 	.word	0x00400c79

00400cc0 <ioport_disable_pin>:
 *        IOPORT_CREATE_PIN().
 *
 * \param pin IOPORT pin to disable
 */
static inline void ioport_disable_pin(ioport_pin_t pin)
{
  400cc0:	b480      	push	{r7}
  400cc2:	b089      	sub	sp, #36	; 0x24
  400cc4:	af00      	add	r7, sp, #0
  400cc6:	6078      	str	r0, [r7, #4]
  400cc8:	687b      	ldr	r3, [r7, #4]
  400cca:	61fb      	str	r3, [r7, #28]
  400ccc:	69fb      	ldr	r3, [r7, #28]
  400cce:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400cd0:	69bb      	ldr	r3, [r7, #24]
  400cd2:	095a      	lsrs	r2, r3, #5
  400cd4:	69fb      	ldr	r3, [r7, #28]
  400cd6:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400cd8:	697b      	ldr	r3, [r7, #20]
  400cda:	f003 031f 	and.w	r3, r3, #31
  400cde:	2101      	movs	r1, #1
  400ce0:	fa01 f303 	lsl.w	r3, r1, r3
  400ce4:	613a      	str	r2, [r7, #16]
  400ce6:	60fb      	str	r3, [r7, #12]
  400ce8:	693b      	ldr	r3, [r7, #16]
  400cea:	60bb      	str	r3, [r7, #8]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400cec:	68ba      	ldr	r2, [r7, #8]
  400cee:	4b06      	ldr	r3, [pc, #24]	; (400d08 <ioport_disable_pin+0x48>)
  400cf0:	4413      	add	r3, r2
  400cf2:	025b      	lsls	r3, r3, #9
  400cf4:	461a      	mov	r2, r3
}

__always_inline static void arch_ioport_disable_port(ioport_port_t port,
		ioport_port_mask_t mask)
{
	arch_ioport_port_to_base(port)->PIO_PDR = mask;
  400cf6:	68fb      	ldr	r3, [r7, #12]
  400cf8:	6053      	str	r3, [r2, #4]
	arch_ioport_disable_pin(pin);
}
  400cfa:	bf00      	nop
  400cfc:	3724      	adds	r7, #36	; 0x24
  400cfe:	46bd      	mov	sp, r7
  400d00:	f85d 7b04 	ldr.w	r7, [sp], #4
  400d04:	4770      	bx	lr
  400d06:	bf00      	nop
  400d08:	00200707 	.word	0x00200707

00400d0c <ioport_set_pin_mode>:
 *
 * \param pin IOPORT pin to configure
 * \param mode Mode masks to configure for the specified pin (\ref ioport_modes)
 */
static inline void ioport_set_pin_mode(ioport_pin_t pin, ioport_mode_t mode)
{
  400d0c:	b480      	push	{r7}
  400d0e:	b08d      	sub	sp, #52	; 0x34
  400d10:	af00      	add	r7, sp, #0
  400d12:	6078      	str	r0, [r7, #4]
  400d14:	6039      	str	r1, [r7, #0]
  400d16:	687b      	ldr	r3, [r7, #4]
  400d18:	62fb      	str	r3, [r7, #44]	; 0x2c
  400d1a:	683b      	ldr	r3, [r7, #0]
  400d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  400d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d20:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400d24:	095a      	lsrs	r2, r3, #5
  400d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400d28:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400d2a:	6a3b      	ldr	r3, [r7, #32]
  400d2c:	f003 031f 	and.w	r3, r3, #31
  400d30:	2101      	movs	r1, #1
  400d32:	fa01 f303 	lsl.w	r3, r1, r3
  400d36:	61fa      	str	r2, [r7, #28]
  400d38:	61bb      	str	r3, [r7, #24]
  400d3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
  400d3c:	617b      	str	r3, [r7, #20]
  400d3e:	69fb      	ldr	r3, [r7, #28]
  400d40:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400d42:	693a      	ldr	r2, [r7, #16]
  400d44:	4b37      	ldr	r3, [pc, #220]	; (400e24 <ioport_set_pin_mode+0x118>)
  400d46:	4413      	add	r3, r2
  400d48:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_mode(ioport_port_t port,
		ioport_port_mask_t mask, ioport_mode_t mode)
{
	Pio *base = arch_ioport_port_to_base(port);
  400d4a:	60fb      	str	r3, [r7, #12]

	if (mode & IOPORT_MODE_PULLUP) {
  400d4c:	697b      	ldr	r3, [r7, #20]
  400d4e:	f003 0308 	and.w	r3, r3, #8
  400d52:	2b00      	cmp	r3, #0
  400d54:	d003      	beq.n	400d5e <ioport_set_pin_mode+0x52>
		base->PIO_PUER = mask;
  400d56:	68fb      	ldr	r3, [r7, #12]
  400d58:	69ba      	ldr	r2, [r7, #24]
  400d5a:	665a      	str	r2, [r3, #100]	; 0x64
  400d5c:	e002      	b.n	400d64 <ioport_set_pin_mode+0x58>
	} else {
		base->PIO_PUDR = mask;
  400d5e:	68fb      	ldr	r3, [r7, #12]
  400d60:	69ba      	ldr	r2, [r7, #24]
  400d62:	661a      	str	r2, [r3, #96]	; 0x60
	}

#if defined(IOPORT_MODE_PULLDOWN)
	if (mode & IOPORT_MODE_PULLDOWN) {
  400d64:	697b      	ldr	r3, [r7, #20]
  400d66:	f003 0310 	and.w	r3, r3, #16
  400d6a:	2b00      	cmp	r3, #0
  400d6c:	d004      	beq.n	400d78 <ioport_set_pin_mode+0x6c>
		base->PIO_PPDER = mask;
  400d6e:	68fb      	ldr	r3, [r7, #12]
  400d70:	69ba      	ldr	r2, [r7, #24]
  400d72:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
  400d76:	e003      	b.n	400d80 <ioport_set_pin_mode+0x74>
	} else {
		base->PIO_PPDDR = mask;
  400d78:	68fb      	ldr	r3, [r7, #12]
  400d7a:	69ba      	ldr	r2, [r7, #24]
  400d7c:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
	}
#endif

	if (mode & IOPORT_MODE_OPEN_DRAIN) {
  400d80:	697b      	ldr	r3, [r7, #20]
  400d82:	f003 0320 	and.w	r3, r3, #32
  400d86:	2b00      	cmp	r3, #0
  400d88:	d003      	beq.n	400d92 <ioport_set_pin_mode+0x86>
		base->PIO_MDER = mask;
  400d8a:	68fb      	ldr	r3, [r7, #12]
  400d8c:	69ba      	ldr	r2, [r7, #24]
  400d8e:	651a      	str	r2, [r3, #80]	; 0x50
  400d90:	e002      	b.n	400d98 <ioport_set_pin_mode+0x8c>
	} else {
		base->PIO_MDDR = mask;
  400d92:	68fb      	ldr	r3, [r7, #12]
  400d94:	69ba      	ldr	r2, [r7, #24]
  400d96:	655a      	str	r2, [r3, #84]	; 0x54
	}

	if (mode & (IOPORT_MODE_GLITCH_FILTER | IOPORT_MODE_DEBOUNCE)) {
  400d98:	697b      	ldr	r3, [r7, #20]
  400d9a:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
  400d9e:	2b00      	cmp	r3, #0
  400da0:	d003      	beq.n	400daa <ioport_set_pin_mode+0x9e>
		base->PIO_IFER = mask;
  400da2:	68fb      	ldr	r3, [r7, #12]
  400da4:	69ba      	ldr	r2, [r7, #24]
  400da6:	621a      	str	r2, [r3, #32]
  400da8:	e002      	b.n	400db0 <ioport_set_pin_mode+0xa4>
	} else {
		base->PIO_IFDR = mask;
  400daa:	68fb      	ldr	r3, [r7, #12]
  400dac:	69ba      	ldr	r2, [r7, #24]
  400dae:	625a      	str	r2, [r3, #36]	; 0x24
	}

	if (mode & IOPORT_MODE_DEBOUNCE) {
  400db0:	697b      	ldr	r3, [r7, #20]
  400db2:	f003 0380 	and.w	r3, r3, #128	; 0x80
  400db6:	2b00      	cmp	r3, #0
  400db8:	d004      	beq.n	400dc4 <ioport_set_pin_mode+0xb8>
#if SAM3U || SAM3XA
		base->PIO_DIFSR = mask;
#else
		base->PIO_IFSCER = mask;
  400dba:	68fb      	ldr	r3, [r7, #12]
  400dbc:	69ba      	ldr	r2, [r7, #24]
  400dbe:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  400dc2:	e003      	b.n	400dcc <ioport_set_pin_mode+0xc0>
#endif
	} else {
#if SAM3U || SAM3XA
		base->PIO_SCIFSR = mask;
#else
		base->PIO_IFSCDR = mask;
  400dc4:	68fb      	ldr	r3, [r7, #12]
  400dc6:	69ba      	ldr	r2, [r7, #24]
  400dc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		base->PIO_ABSR |= mask;
	} else {
		base->PIO_ABSR &= ~mask;
	}
#else
	if (mode & IOPORT_MODE_MUX_BIT0) {
  400dcc:	697b      	ldr	r3, [r7, #20]
  400dce:	f003 0301 	and.w	r3, r3, #1
  400dd2:	2b00      	cmp	r3, #0
  400dd4:	d006      	beq.n	400de4 <ioport_set_pin_mode+0xd8>
		base->PIO_ABCDSR[0] |= mask;
  400dd6:	68fb      	ldr	r3, [r7, #12]
  400dd8:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400dda:	69bb      	ldr	r3, [r7, #24]
  400ddc:	431a      	orrs	r2, r3
  400dde:	68fb      	ldr	r3, [r7, #12]
  400de0:	671a      	str	r2, [r3, #112]	; 0x70
  400de2:	e006      	b.n	400df2 <ioport_set_pin_mode+0xe6>
	} else {
		base->PIO_ABCDSR[0] &= ~mask;
  400de4:	68fb      	ldr	r3, [r7, #12]
  400de6:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  400de8:	69bb      	ldr	r3, [r7, #24]
  400dea:	43db      	mvns	r3, r3
  400dec:	401a      	ands	r2, r3
  400dee:	68fb      	ldr	r3, [r7, #12]
  400df0:	671a      	str	r2, [r3, #112]	; 0x70
	}

	if (mode & IOPORT_MODE_MUX_BIT1) {
  400df2:	697b      	ldr	r3, [r7, #20]
  400df4:	f003 0302 	and.w	r3, r3, #2
  400df8:	2b00      	cmp	r3, #0
  400dfa:	d006      	beq.n	400e0a <ioport_set_pin_mode+0xfe>
		base->PIO_ABCDSR[1] |= mask;
  400dfc:	68fb      	ldr	r3, [r7, #12]
  400dfe:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e00:	69bb      	ldr	r3, [r7, #24]
  400e02:	431a      	orrs	r2, r3
  400e04:	68fb      	ldr	r3, [r7, #12]
  400e06:	675a      	str	r2, [r3, #116]	; 0x74
	arch_ioport_set_pin_mode(pin, mode);
}
  400e08:	e006      	b.n	400e18 <ioport_set_pin_mode+0x10c>
	} else {
		base->PIO_ABCDSR[1] &= ~mask;
  400e0a:	68fb      	ldr	r3, [r7, #12]
  400e0c:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  400e0e:	69bb      	ldr	r3, [r7, #24]
  400e10:	43db      	mvns	r3, r3
  400e12:	401a      	ands	r2, r3
  400e14:	68fb      	ldr	r3, [r7, #12]
  400e16:	675a      	str	r2, [r3, #116]	; 0x74
  400e18:	bf00      	nop
  400e1a:	3734      	adds	r7, #52	; 0x34
  400e1c:	46bd      	mov	sp, r7
  400e1e:	f85d 7b04 	ldr.w	r7, [sp], #4
  400e22:	4770      	bx	lr
  400e24:	00200707 	.word	0x00200707

00400e28 <ioport_set_pin_dir>:
 * \param pin IOPORT pin to configure
 * \param dir Direction to set for the specified pin (\ref ioport_direction)
 */
static inline void ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
  400e28:	b480      	push	{r7}
  400e2a:	b08d      	sub	sp, #52	; 0x34
  400e2c:	af00      	add	r7, sp, #0
  400e2e:	6078      	str	r0, [r7, #4]
  400e30:	460b      	mov	r3, r1
  400e32:	70fb      	strb	r3, [r7, #3]
  400e34:	687b      	ldr	r3, [r7, #4]
  400e36:	62fb      	str	r3, [r7, #44]	; 0x2c
  400e38:	78fb      	ldrb	r3, [r7, #3]
  400e3a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400e3e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e40:	627b      	str	r3, [r7, #36]	; 0x24
  400e42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400e44:	623b      	str	r3, [r7, #32]
	return pin >> 5;
  400e46:	6a3b      	ldr	r3, [r7, #32]
  400e48:	095b      	lsrs	r3, r3, #5
  400e4a:	61fb      	str	r3, [r7, #28]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400e4c:	69fa      	ldr	r2, [r7, #28]
  400e4e:	4b17      	ldr	r3, [pc, #92]	; (400eac <ioport_set_pin_dir+0x84>)
  400e50:	4413      	add	r3, r2
  400e52:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_dir(ioport_pin_t pin,
		enum ioport_direction dir)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400e54:	61bb      	str	r3, [r7, #24]

	if (dir == IOPORT_DIR_OUTPUT) {
  400e56:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e5a:	2b01      	cmp	r3, #1
  400e5c:	d109      	bne.n	400e72 <ioport_set_pin_dir+0x4a>
  400e5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e60:	617b      	str	r3, [r7, #20]
	return 1U << (pin & 0x1F);
  400e62:	697b      	ldr	r3, [r7, #20]
  400e64:	f003 031f 	and.w	r3, r3, #31
  400e68:	2201      	movs	r2, #1
  400e6a:	409a      	lsls	r2, r3
		base->PIO_OER = arch_ioport_pin_to_mask(pin);
  400e6c:	69bb      	ldr	r3, [r7, #24]
  400e6e:	611a      	str	r2, [r3, #16]
  400e70:	e00c      	b.n	400e8c <ioport_set_pin_dir+0x64>
	} else if (dir == IOPORT_DIR_INPUT) {
  400e72:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400e76:	2b00      	cmp	r3, #0
  400e78:	d108      	bne.n	400e8c <ioport_set_pin_dir+0x64>
  400e7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e7c:	613b      	str	r3, [r7, #16]
	return 1U << (pin & 0x1F);
  400e7e:	693b      	ldr	r3, [r7, #16]
  400e80:	f003 031f 	and.w	r3, r3, #31
  400e84:	2201      	movs	r2, #1
  400e86:	409a      	lsls	r2, r3
		base->PIO_ODR = arch_ioport_pin_to_mask(pin);
  400e88:	69bb      	ldr	r3, [r7, #24]
  400e8a:	615a      	str	r2, [r3, #20]
  400e8c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400e8e:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400e90:	68fb      	ldr	r3, [r7, #12]
  400e92:	f003 031f 	and.w	r3, r3, #31
  400e96:	2201      	movs	r2, #1
  400e98:	409a      	lsls	r2, r3
	}

	base->PIO_OWER = arch_ioport_pin_to_mask(pin);
  400e9a:	69bb      	ldr	r3, [r7, #24]
  400e9c:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
	arch_ioport_set_pin_dir(pin, dir);
}
  400ea0:	bf00      	nop
  400ea2:	3734      	adds	r7, #52	; 0x34
  400ea4:	46bd      	mov	sp, r7
  400ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
  400eaa:	4770      	bx	lr
  400eac:	00200707 	.word	0x00200707

00400eb0 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
  400eb0:	b480      	push	{r7}
  400eb2:	b08b      	sub	sp, #44	; 0x2c
  400eb4:	af00      	add	r7, sp, #0
  400eb6:	6078      	str	r0, [r7, #4]
  400eb8:	460b      	mov	r3, r1
  400eba:	70fb      	strb	r3, [r7, #3]
  400ebc:	687b      	ldr	r3, [r7, #4]
  400ebe:	627b      	str	r3, [r7, #36]	; 0x24
  400ec0:	78fb      	ldrb	r3, [r7, #3]
  400ec2:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  400ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ec8:	61fb      	str	r3, [r7, #28]
  400eca:	69fb      	ldr	r3, [r7, #28]
  400ecc:	61bb      	str	r3, [r7, #24]
	return pin >> 5;
  400ece:	69bb      	ldr	r3, [r7, #24]
  400ed0:	095b      	lsrs	r3, r3, #5
  400ed2:	617b      	str	r3, [r7, #20]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400ed4:	697a      	ldr	r2, [r7, #20]
  400ed6:	4b10      	ldr	r3, [pc, #64]	; (400f18 <ioport_set_pin_level+0x68>)
  400ed8:	4413      	add	r3, r2
  400eda:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
  400edc:	613b      	str	r3, [r7, #16]

	if (level) {
  400ede:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
  400ee2:	2b00      	cmp	r3, #0
  400ee4:	d009      	beq.n	400efa <ioport_set_pin_level+0x4a>
  400ee6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400ee8:	60fb      	str	r3, [r7, #12]
	return 1U << (pin & 0x1F);
  400eea:	68fb      	ldr	r3, [r7, #12]
  400eec:	f003 031f 	and.w	r3, r3, #31
  400ef0:	2201      	movs	r2, #1
  400ef2:	409a      	lsls	r2, r3
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
  400ef4:	693b      	ldr	r3, [r7, #16]
  400ef6:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
  400ef8:	e008      	b.n	400f0c <ioport_set_pin_level+0x5c>
  400efa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400efc:	60bb      	str	r3, [r7, #8]
	return 1U << (pin & 0x1F);
  400efe:	68bb      	ldr	r3, [r7, #8]
  400f00:	f003 031f 	and.w	r3, r3, #31
  400f04:	2201      	movs	r2, #1
  400f06:	409a      	lsls	r2, r3
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
  400f08:	693b      	ldr	r3, [r7, #16]
  400f0a:	635a      	str	r2, [r3, #52]	; 0x34
  400f0c:	bf00      	nop
  400f0e:	372c      	adds	r7, #44	; 0x2c
  400f10:	46bd      	mov	sp, r7
  400f12:	f85d 7b04 	ldr.w	r7, [sp], #4
  400f16:	4770      	bx	lr
  400f18:	00200707 	.word	0x00200707

00400f1c <ioport_set_pin_sense_mode>:
 * \param pin IOPORT pin to configure
 * \param pin_sense Edge to sense for the pin (\ref ioport_sense)
 */
static inline void ioport_set_pin_sense_mode(ioport_pin_t pin,
		enum ioport_sense pin_sense)
{
  400f1c:	b480      	push	{r7}
  400f1e:	b08d      	sub	sp, #52	; 0x34
  400f20:	af00      	add	r7, sp, #0
  400f22:	6078      	str	r0, [r7, #4]
  400f24:	460b      	mov	r3, r1
  400f26:	70fb      	strb	r3, [r7, #3]
  400f28:	687b      	ldr	r3, [r7, #4]
  400f2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  400f2c:	78fb      	ldrb	r3, [r7, #3]
  400f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
  400f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f34:	627b      	str	r3, [r7, #36]	; 0x24
	return pin >> 5;
  400f36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  400f38:	095a      	lsrs	r2, r3, #5
  400f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  400f3c:	623b      	str	r3, [r7, #32]
	return 1U << (pin & 0x1F);
  400f3e:	6a3b      	ldr	r3, [r7, #32]
  400f40:	f003 031f 	and.w	r3, r3, #31
  400f44:	2101      	movs	r1, #1
  400f46:	fa01 f303 	lsl.w	r3, r1, r3
  400f4a:	61fa      	str	r2, [r7, #28]
  400f4c:	61bb      	str	r3, [r7, #24]
  400f4e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
  400f52:	75fb      	strb	r3, [r7, #23]
  400f54:	69fb      	ldr	r3, [r7, #28]
  400f56:	613b      	str	r3, [r7, #16]
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
  400f58:	693a      	ldr	r2, [r7, #16]
  400f5a:	4b23      	ldr	r3, [pc, #140]	; (400fe8 <ioport_set_pin_sense_mode+0xcc>)
  400f5c:	4413      	add	r3, r2
  400f5e:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_port_sense_mode(ioport_port_t port,
		ioport_port_mask_t mask, enum ioport_sense pin_sense)
{
	Pio *base = arch_ioport_port_to_base(port);
  400f60:	60fb      	str	r3, [r7, #12]
	 *       1       0         0    IOPORT_SENSE_FALLING
	 *       1       0         1    IOPORT_SENSE_RISING
	 *       1       1         0    IOPORT_SENSE_LEVEL_LOW
	 *       1       1         1    IOPORT_SENSE_LEVEL_HIGH
	 */
	switch(pin_sense) {
  400f62:	7dfb      	ldrb	r3, [r7, #23]
  400f64:	3b01      	subs	r3, #1
  400f66:	2b03      	cmp	r3, #3
  400f68:	d82e      	bhi.n	400fc8 <ioport_set_pin_sense_mode+0xac>
  400f6a:	a201      	add	r2, pc, #4	; (adr r2, 400f70 <ioport_set_pin_sense_mode+0x54>)
  400f6c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  400f70:	00400fa5 	.word	0x00400fa5
  400f74:	00400fb7 	.word	0x00400fb7
  400f78:	00400f81 	.word	0x00400f81
  400f7c:	00400f93 	.word	0x00400f93
	case IOPORT_SENSE_LEVEL_LOW:
		base->PIO_LSR = mask;
  400f80:	68fb      	ldr	r3, [r7, #12]
  400f82:	69ba      	ldr	r2, [r7, #24]
  400f84:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_FELLSR = mask;
  400f88:	68fb      	ldr	r3, [r7, #12]
  400f8a:	69ba      	ldr	r2, [r7, #24]
  400f8c:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400f90:	e01f      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_LEVEL_HIGH:
		base->PIO_LSR = mask;
  400f92:	68fb      	ldr	r3, [r7, #12]
  400f94:	69ba      	ldr	r2, [r7, #24]
  400f96:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		base->PIO_REHLSR = mask;
  400f9a:	68fb      	ldr	r3, [r7, #12]
  400f9c:	69ba      	ldr	r2, [r7, #24]
  400f9e:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fa2:	e016      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_FALLING:
		base->PIO_ESR = mask;
  400fa4:	68fb      	ldr	r3, [r7, #12]
  400fa6:	69ba      	ldr	r2, [r7, #24]
  400fa8:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_FELLSR = mask;
  400fac:	68fb      	ldr	r3, [r7, #12]
  400fae:	69ba      	ldr	r2, [r7, #24]
  400fb0:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
  400fb4:	e00d      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	case IOPORT_SENSE_RISING:
		base->PIO_ESR = mask;
  400fb6:	68fb      	ldr	r3, [r7, #12]
  400fb8:	69ba      	ldr	r2, [r7, #24]
  400fba:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		base->PIO_REHLSR = mask;
  400fbe:	68fb      	ldr	r3, [r7, #12]
  400fc0:	69ba      	ldr	r2, [r7, #24]
  400fc2:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  400fc6:	e004      	b.n	400fd2 <ioport_set_pin_sense_mode+0xb6>
		break;
	default:
		base->PIO_AIMDR = mask;
  400fc8:	68fb      	ldr	r3, [r7, #12]
  400fca:	69ba      	ldr	r2, [r7, #24]
  400fcc:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
	arch_ioport_set_pin_sense_mode(pin, pin_sense);
}
  400fd0:	e003      	b.n	400fda <ioport_set_pin_sense_mode+0xbe>
		return;
	}
	base->PIO_AIMER = mask;
  400fd2:	68fb      	ldr	r3, [r7, #12]
  400fd4:	69ba      	ldr	r2, [r7, #24]
  400fd6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
  400fda:	bf00      	nop
  400fdc:	3734      	adds	r7, #52	; 0x34
  400fde:	46bd      	mov	sp, r7
  400fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
  400fe4:	4770      	bx	lr
  400fe6:	bf00      	nop
  400fe8:	00200707 	.word	0x00200707

00400fec <tcm_disable>:
/** \brief  TCM memory Disable

	The function enables TCM memories
 */
static inline void tcm_disable(void) 
{
  400fec:	b480      	push	{r7}
  400fee:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb");
  400ff0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  400ff4:	f3bf 8f6f 	isb	sy

	__DSB();
	__ISB();
	SCB->ITCMCR &= ~(uint32_t)(1UL);
  400ff8:	4a0c      	ldr	r2, [pc, #48]	; (40102c <tcm_disable+0x40>)
  400ffa:	4b0c      	ldr	r3, [pc, #48]	; (40102c <tcm_disable+0x40>)
  400ffc:	f8d3 3290 	ldr.w	r3, [r3, #656]	; 0x290
  401000:	f023 0301 	bic.w	r3, r3, #1
  401004:	f8c2 3290 	str.w	r3, [r2, #656]	; 0x290
	SCB->DTCMCR &= ~(uint32_t)SCB_DTCMCR_EN_Msk;
  401008:	4a08      	ldr	r2, [pc, #32]	; (40102c <tcm_disable+0x40>)
  40100a:	4b08      	ldr	r3, [pc, #32]	; (40102c <tcm_disable+0x40>)
  40100c:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
  401010:	f023 0301 	bic.w	r3, r3, #1
  401014:	f8c2 3294 	str.w	r3, [r2, #660]	; 0x294
  __ASM volatile ("dsb");
  401018:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  40101c:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
}
  401020:	bf00      	nop
  401022:	46bd      	mov	sp, r7
  401024:	f85d 7b04 	ldr.w	r7, [sp], #4
  401028:	4770      	bx	lr
  40102a:	bf00      	nop
  40102c:	e000ed00 	.word	0xe000ed00

00401030 <board_init>:
#endif

void board_init(void)
{
  401030:	b580      	push	{r7, lr}
  401032:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  401034:	4b25      	ldr	r3, [pc, #148]	; (4010cc <board_init+0x9c>)
  401036:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40103a:	605a      	str	r2, [r3, #4]
	_setup_memory_region();
#endif

#ifdef CONF_BOARD_ENABLE_CACHE
	/* Enabling the Cache */
	SCB_EnableICache(); 
  40103c:	4b24      	ldr	r3, [pc, #144]	; (4010d0 <board_init+0xa0>)
  40103e:	4798      	blx	r3
	SCB_EnableDCache();
  401040:	4b24      	ldr	r3, [pc, #144]	; (4010d4 <board_init+0xa4>)
  401042:	4798      	blx	r3
		*dst++ = *src++;
	}
#endif
#else
	/* TCM Configuration */
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  401044:	4b24      	ldr	r3, [pc, #144]	; (4010d8 <board_init+0xa8>)
  401046:	4a25      	ldr	r2, [pc, #148]	; (4010dc <board_init+0xac>)
  401048:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(8));
	EFC->EEFC_FCR = (EEFC_FCR_FKEY_PASSWD | EEFC_FCR_FCMD_CGPB 
  40104a:	4b23      	ldr	r3, [pc, #140]	; (4010d8 <board_init+0xa8>)
  40104c:	4a24      	ldr	r2, [pc, #144]	; (4010e0 <board_init+0xb0>)
  40104e:	605a      	str	r2, [r3, #4]
					| EEFC_FCR_FARG(7));
	
	tcm_disable();
  401050:	4b24      	ldr	r3, [pc, #144]	; (4010e4 <board_init+0xb4>)
  401052:	4798      	blx	r3
#endif

	/* Initialize IOPORTs */
	ioport_init();
  401054:	4b24      	ldr	r3, [pc, #144]	; (4010e8 <board_init+0xb8>)
  401056:	4798      	blx	r3

	/* Configure the pins connected to LED as output and set their
	 * default initial state to high (LED off).
	 */
	ioport_set_pin_dir(LED0_GPIO, IOPORT_DIR_OUTPUT);
  401058:	2101      	movs	r1, #1
  40105a:	2048      	movs	r0, #72	; 0x48
  40105c:	4b23      	ldr	r3, [pc, #140]	; (4010ec <board_init+0xbc>)
  40105e:	4798      	blx	r3
	ioport_set_pin_level(LED0_GPIO, LED0_INACTIVE_LEVEL);
  401060:	2101      	movs	r1, #1
  401062:	2048      	movs	r0, #72	; 0x48
  401064:	4b22      	ldr	r3, [pc, #136]	; (4010f0 <board_init+0xc0>)
  401066:	4798      	blx	r3

	/* Configure Push Button pins */
	ioport_set_pin_input_mode(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS,
  401068:	2100      	movs	r1, #0
  40106a:	200b      	movs	r0, #11
  40106c:	4b1f      	ldr	r3, [pc, #124]	; (4010ec <board_init+0xbc>)
  40106e:	4798      	blx	r3
  401070:	2188      	movs	r1, #136	; 0x88
  401072:	200b      	movs	r0, #11
  401074:	4b1f      	ldr	r3, [pc, #124]	; (4010f4 <board_init+0xc4>)
  401076:	4798      	blx	r3
  401078:	2102      	movs	r1, #2
  40107a:	200b      	movs	r0, #11
  40107c:	4b1e      	ldr	r3, [pc, #120]	; (4010f8 <board_init+0xc8>)
  40107e:	4798      	blx	r3
			GPIO_PUSH_BUTTON_1_SENSE);

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	ioport_set_pin_peripheral_mode(USART1_RXD_GPIO, USART1_RXD_FLAGS);
  401080:	2100      	movs	r1, #0
  401082:	2015      	movs	r0, #21
  401084:	4b1b      	ldr	r3, [pc, #108]	; (4010f4 <board_init+0xc4>)
  401086:	4798      	blx	r3
  401088:	2015      	movs	r0, #21
  40108a:	4b1c      	ldr	r3, [pc, #112]	; (4010fc <board_init+0xcc>)
  40108c:	4798      	blx	r3
	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  40108e:	4a1c      	ldr	r2, [pc, #112]	; (401100 <board_init+0xd0>)
  401090:	4b1b      	ldr	r3, [pc, #108]	; (401100 <board_init+0xd0>)
  401092:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  401096:	f043 0310 	orr.w	r3, r3, #16
  40109a:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
	ioport_set_pin_peripheral_mode(USART1_TXD_GPIO, USART1_TXD_FLAGS);
  40109e:	2103      	movs	r1, #3
  4010a0:	2024      	movs	r0, #36	; 0x24
  4010a2:	4b14      	ldr	r3, [pc, #80]	; (4010f4 <board_init+0xc4>)
  4010a4:	4798      	blx	r3
  4010a6:	2024      	movs	r0, #36	; 0x24
  4010a8:	4b14      	ldr	r3, [pc, #80]	; (4010fc <board_init+0xcc>)
  4010aa:	4798      	blx	r3
#endif

#ifdef CONF_BOARD_TWIHS0
	ioport_set_pin_peripheral_mode(TWIHS0_DATA_GPIO, TWIHS0_DATA_FLAGS);
  4010ac:	2100      	movs	r1, #0
  4010ae:	2003      	movs	r0, #3
  4010b0:	4b10      	ldr	r3, [pc, #64]	; (4010f4 <board_init+0xc4>)
  4010b2:	4798      	blx	r3
  4010b4:	2003      	movs	r0, #3
  4010b6:	4b11      	ldr	r3, [pc, #68]	; (4010fc <board_init+0xcc>)
  4010b8:	4798      	blx	r3
	ioport_set_pin_peripheral_mode(TWIHS0_CLK_GPIO, TWIHS0_CLK_FLAGS);
  4010ba:	2100      	movs	r1, #0
  4010bc:	2004      	movs	r0, #4
  4010be:	4b0d      	ldr	r3, [pc, #52]	; (4010f4 <board_init+0xc4>)
  4010c0:	4798      	blx	r3
  4010c2:	2004      	movs	r0, #4
  4010c4:	4b0d      	ldr	r3, [pc, #52]	; (4010fc <board_init+0xcc>)
  4010c6:	4798      	blx	r3
	pio_configure_pin(LCD_SPI_CDS_PIO, LCD_SPI_CDS_FLAGS);
	pio_configure_pin(LCD_SPI_BACKLIGHT_PIO, LCD_SPI_BACKLIGHT_FLAGS);
	pio_set_pin_high(LCD_SPI_BACKLIGHT_PIO);

#endif
}
  4010c8:	bf00      	nop
  4010ca:	bd80      	pop	{r7, pc}
  4010cc:	400e1850 	.word	0x400e1850
  4010d0:	00400b9d 	.word	0x00400b9d
  4010d4:	00400bd5 	.word	0x00400bd5
  4010d8:	400e0c00 	.word	0x400e0c00
  4010dc:	5a00080c 	.word	0x5a00080c
  4010e0:	5a00070c 	.word	0x5a00070c
  4010e4:	00400fed 	.word	0x00400fed
  4010e8:	00400c95 	.word	0x00400c95
  4010ec:	00400e29 	.word	0x00400e29
  4010f0:	00400eb1 	.word	0x00400eb1
  4010f4:	00400d0d 	.word	0x00400d0d
  4010f8:	00400f1d 	.word	0x00400f1d
  4010fc:	00400cc1 	.word	0x00400cc1
  401100:	40088000 	.word	0x40088000

00401104 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
  401104:	b480      	push	{r7}
  401106:	b085      	sub	sp, #20
  401108:	af00      	add	r7, sp, #0
  40110a:	60f8      	str	r0, [r7, #12]
  40110c:	60b9      	str	r1, [r7, #8]
  40110e:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
  401110:	687b      	ldr	r3, [r7, #4]
  401112:	2b00      	cmp	r3, #0
  401114:	d003      	beq.n	40111e <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
  401116:	68fb      	ldr	r3, [r7, #12]
  401118:	68ba      	ldr	r2, [r7, #8]
  40111a:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
  40111c:	e002      	b.n	401124 <pio_pull_up+0x20>
		p_pio->PIO_PUDR = ul_mask;
  40111e:	68fb      	ldr	r3, [r7, #12]
  401120:	68ba      	ldr	r2, [r7, #8]
  401122:	661a      	str	r2, [r3, #96]	; 0x60
}
  401124:	bf00      	nop
  401126:	3714      	adds	r7, #20
  401128:	46bd      	mov	sp, r7
  40112a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40112e:	4770      	bx	lr

00401130 <pio_set>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set(Pio *p_pio, const uint32_t ul_mask)
{
  401130:	b480      	push	{r7}
  401132:	b083      	sub	sp, #12
  401134:	af00      	add	r7, sp, #0
  401136:	6078      	str	r0, [r7, #4]
  401138:	6039      	str	r1, [r7, #0]
	p_pio->PIO_SODR = ul_mask;
  40113a:	687b      	ldr	r3, [r7, #4]
  40113c:	683a      	ldr	r2, [r7, #0]
  40113e:	631a      	str	r2, [r3, #48]	; 0x30
}
  401140:	bf00      	nop
  401142:	370c      	adds	r7, #12
  401144:	46bd      	mov	sp, r7
  401146:	f85d 7b04 	ldr.w	r7, [sp], #4
  40114a:	4770      	bx	lr

0040114c <pio_clear>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_clear(Pio *p_pio, const uint32_t ul_mask)
{
  40114c:	b480      	push	{r7}
  40114e:	b083      	sub	sp, #12
  401150:	af00      	add	r7, sp, #0
  401152:	6078      	str	r0, [r7, #4]
  401154:	6039      	str	r1, [r7, #0]
	p_pio->PIO_CODR = ul_mask;
  401156:	687b      	ldr	r3, [r7, #4]
  401158:	683a      	ldr	r2, [r7, #0]
  40115a:	635a      	str	r2, [r3, #52]	; 0x34
}
  40115c:	bf00      	nop
  40115e:	370c      	adds	r7, #12
  401160:	46bd      	mov	sp, r7
  401162:	f85d 7b04 	ldr.w	r7, [sp], #4
  401166:	4770      	bx	lr

00401168 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
  401168:	b480      	push	{r7}
  40116a:	b087      	sub	sp, #28
  40116c:	af00      	add	r7, sp, #0
  40116e:	60f8      	str	r0, [r7, #12]
  401170:	60b9      	str	r1, [r7, #8]
  401172:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
  401174:	68fb      	ldr	r3, [r7, #12]
  401176:	687a      	ldr	r2, [r7, #4]
  401178:	645a      	str	r2, [r3, #68]	; 0x44

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	switch (ul_type) {
  40117a:	68bb      	ldr	r3, [r7, #8]
  40117c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401180:	d04a      	beq.n	401218 <pio_set_peripheral+0xb0>
  401182:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
  401186:	d808      	bhi.n	40119a <pio_set_peripheral+0x32>
  401188:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
  40118c:	d016      	beq.n	4011bc <pio_set_peripheral+0x54>
  40118e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
  401192:	d02c      	beq.n	4011ee <pio_set_peripheral+0x86>
  401194:	2b00      	cmp	r3, #0
  401196:	d069      	beq.n	40126c <pio_set_peripheral+0x104>
  401198:	e064      	b.n	401264 <pio_set_peripheral+0xfc>
  40119a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  40119e:	d065      	beq.n	40126c <pio_set_peripheral+0x104>
  4011a0:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
  4011a4:	d803      	bhi.n	4011ae <pio_set_peripheral+0x46>
  4011a6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
  4011aa:	d04a      	beq.n	401242 <pio_set_peripheral+0xda>
  4011ac:	e05a      	b.n	401264 <pio_set_peripheral+0xfc>
  4011ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
  4011b2:	d05b      	beq.n	40126c <pio_set_peripheral+0x104>
  4011b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
  4011b8:	d058      	beq.n	40126c <pio_set_peripheral+0x104>
  4011ba:	e053      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011bc:	68fb      	ldr	r3, [r7, #12]
  4011be:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011c0:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  4011c2:	68fb      	ldr	r3, [r7, #12]
  4011c4:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  4011c6:	687b      	ldr	r3, [r7, #4]
  4011c8:	43d9      	mvns	r1, r3
  4011ca:	697b      	ldr	r3, [r7, #20]
  4011cc:	400b      	ands	r3, r1
  4011ce:	401a      	ands	r2, r3
  4011d0:	68fb      	ldr	r3, [r7, #12]
  4011d2:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011d4:	68fb      	ldr	r3, [r7, #12]
  4011d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  4011d8:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  4011da:	68fb      	ldr	r3, [r7, #12]
  4011dc:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  4011de:	687b      	ldr	r3, [r7, #4]
  4011e0:	43d9      	mvns	r1, r3
  4011e2:	697b      	ldr	r3, [r7, #20]
  4011e4:	400b      	ands	r3, r1
  4011e6:	401a      	ands	r2, r3
  4011e8:	68fb      	ldr	r3, [r7, #12]
  4011ea:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  4011ec:	e03a      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABCDSR[0];
  4011ee:	68fb      	ldr	r3, [r7, #12]
  4011f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  4011f2:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  4011f4:	687a      	ldr	r2, [r7, #4]
  4011f6:	697b      	ldr	r3, [r7, #20]
  4011f8:	431a      	orrs	r2, r3
  4011fa:	68fb      	ldr	r3, [r7, #12]
  4011fc:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  4011fe:	68fb      	ldr	r3, [r7, #12]
  401200:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401202:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] &= (~ul_mask & ul_sr);
  401204:	68fb      	ldr	r3, [r7, #12]
  401206:	6f5a      	ldr	r2, [r3, #116]	; 0x74
  401208:	687b      	ldr	r3, [r7, #4]
  40120a:	43d9      	mvns	r1, r3
  40120c:	697b      	ldr	r3, [r7, #20]
  40120e:	400b      	ands	r3, r1
  401210:	401a      	ands	r2, r3
  401212:	68fb      	ldr	r3, [r7, #12]
  401214:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401216:	e025      	b.n	401264 <pio_set_peripheral+0xfc>
#if (!SAMG)
	case PIO_PERIPH_C:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401218:	68fb      	ldr	r3, [r7, #12]
  40121a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  40121c:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] &= (~ul_mask & ul_sr);
  40121e:	68fb      	ldr	r3, [r7, #12]
  401220:	6f1a      	ldr	r2, [r3, #112]	; 0x70
  401222:	687b      	ldr	r3, [r7, #4]
  401224:	43d9      	mvns	r1, r3
  401226:	697b      	ldr	r3, [r7, #20]
  401228:	400b      	ands	r3, r1
  40122a:	401a      	ands	r2, r3
  40122c:	68fb      	ldr	r3, [r7, #12]
  40122e:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401230:	68fb      	ldr	r3, [r7, #12]
  401232:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401234:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401236:	687a      	ldr	r2, [r7, #4]
  401238:	697b      	ldr	r3, [r7, #20]
  40123a:	431a      	orrs	r2, r3
  40123c:	68fb      	ldr	r3, [r7, #12]
  40123e:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401240:	e010      	b.n	401264 <pio_set_peripheral+0xfc>
	case PIO_PERIPH_D:
		ul_sr = p_pio->PIO_ABCDSR[0];
  401242:	68fb      	ldr	r3, [r7, #12]
  401244:	6f1b      	ldr	r3, [r3, #112]	; 0x70
  401246:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[0] = (ul_mask | ul_sr);
  401248:	687a      	ldr	r2, [r7, #4]
  40124a:	697b      	ldr	r3, [r7, #20]
  40124c:	431a      	orrs	r2, r3
  40124e:	68fb      	ldr	r3, [r7, #12]
  401250:	671a      	str	r2, [r3, #112]	; 0x70

		ul_sr = p_pio->PIO_ABCDSR[1];
  401252:	68fb      	ldr	r3, [r7, #12]
  401254:	6f5b      	ldr	r3, [r3, #116]	; 0x74
  401256:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABCDSR[1] = (ul_mask | ul_sr);
  401258:	687a      	ldr	r2, [r7, #4]
  40125a:	697b      	ldr	r3, [r7, #20]
  40125c:	431a      	orrs	r2, r3
  40125e:	68fb      	ldr	r3, [r7, #12]
  401260:	675a      	str	r2, [r3, #116]	; 0x74
		break;
  401262:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
  401264:	68fb      	ldr	r3, [r7, #12]
  401266:	687a      	ldr	r2, [r7, #4]
  401268:	605a      	str	r2, [r3, #4]
  40126a:	e000      	b.n	40126e <pio_set_peripheral+0x106>
		return;
  40126c:	bf00      	nop
}
  40126e:	371c      	adds	r7, #28
  401270:	46bd      	mov	sp, r7
  401272:	f85d 7b04 	ldr.w	r7, [sp], #4
  401276:	4770      	bx	lr

00401278 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
  401278:	b580      	push	{r7, lr}
  40127a:	b084      	sub	sp, #16
  40127c:	af00      	add	r7, sp, #0
  40127e:	60f8      	str	r0, [r7, #12]
  401280:	60b9      	str	r1, [r7, #8]
  401282:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
  401284:	68b9      	ldr	r1, [r7, #8]
  401286:	68f8      	ldr	r0, [r7, #12]
  401288:	4b19      	ldr	r3, [pc, #100]	; (4012f0 <pio_set_input+0x78>)
  40128a:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
  40128c:	687b      	ldr	r3, [r7, #4]
  40128e:	f003 0301 	and.w	r3, r3, #1
  401292:	461a      	mov	r2, r3
  401294:	68b9      	ldr	r1, [r7, #8]
  401296:	68f8      	ldr	r0, [r7, #12]
  401298:	4b16      	ldr	r3, [pc, #88]	; (4012f4 <pio_set_input+0x7c>)
  40129a:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
  40129c:	687b      	ldr	r3, [r7, #4]
  40129e:	f003 030a 	and.w	r3, r3, #10
  4012a2:	2b00      	cmp	r3, #0
  4012a4:	d003      	beq.n	4012ae <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
  4012a6:	68fb      	ldr	r3, [r7, #12]
  4012a8:	68ba      	ldr	r2, [r7, #8]
  4012aa:	621a      	str	r2, [r3, #32]
  4012ac:	e002      	b.n	4012b4 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
  4012ae:	68fb      	ldr	r3, [r7, #12]
  4012b0:	68ba      	ldr	r2, [r7, #8]
  4012b2:	625a      	str	r2, [r3, #36]	; 0x24
	}

#if (SAM3S || SAM3N || SAM4S || SAM4E || SAM4N || SAM4C || SAMG || SAM4CP || SAM4CM || SAMV71 || SAMV70 || SAME70 || SAMS70)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
  4012b4:	687b      	ldr	r3, [r7, #4]
  4012b6:	f003 0302 	and.w	r3, r3, #2
  4012ba:	2b00      	cmp	r3, #0
  4012bc:	d004      	beq.n	4012c8 <pio_set_input+0x50>
		p_pio->PIO_IFSCDR = ul_mask;
  4012be:	68fb      	ldr	r3, [r7, #12]
  4012c0:	68ba      	ldr	r2, [r7, #8]
  4012c2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  4012c6:	e008      	b.n	4012da <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
  4012c8:	687b      	ldr	r3, [r7, #4]
  4012ca:	f003 0308 	and.w	r3, r3, #8
  4012ce:	2b00      	cmp	r3, #0
  4012d0:	d003      	beq.n	4012da <pio_set_input+0x62>
			p_pio->PIO_IFSCER = ul_mask;
  4012d2:	68fb      	ldr	r3, [r7, #12]
  4012d4:	68ba      	ldr	r2, [r7, #8]
  4012d6:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
  4012da:	68fb      	ldr	r3, [r7, #12]
  4012dc:	68ba      	ldr	r2, [r7, #8]
  4012de:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
  4012e0:	68fb      	ldr	r3, [r7, #12]
  4012e2:	68ba      	ldr	r2, [r7, #8]
  4012e4:	601a      	str	r2, [r3, #0]
}
  4012e6:	bf00      	nop
  4012e8:	3710      	adds	r7, #16
  4012ea:	46bd      	mov	sp, r7
  4012ec:	bd80      	pop	{r7, pc}
  4012ee:	bf00      	nop
  4012f0:	0040140d 	.word	0x0040140d
  4012f4:	00401105 	.word	0x00401105

004012f8 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
  4012f8:	b580      	push	{r7, lr}
  4012fa:	b084      	sub	sp, #16
  4012fc:	af00      	add	r7, sp, #0
  4012fe:	60f8      	str	r0, [r7, #12]
  401300:	60b9      	str	r1, [r7, #8]
  401302:	607a      	str	r2, [r7, #4]
  401304:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
  401306:	68b9      	ldr	r1, [r7, #8]
  401308:	68f8      	ldr	r0, [r7, #12]
  40130a:	4b12      	ldr	r3, [pc, #72]	; (401354 <pio_set_output+0x5c>)
  40130c:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
  40130e:	69ba      	ldr	r2, [r7, #24]
  401310:	68b9      	ldr	r1, [r7, #8]
  401312:	68f8      	ldr	r0, [r7, #12]
  401314:	4b10      	ldr	r3, [pc, #64]	; (401358 <pio_set_output+0x60>)
  401316:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
  401318:	683b      	ldr	r3, [r7, #0]
  40131a:	2b00      	cmp	r3, #0
  40131c:	d003      	beq.n	401326 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
  40131e:	68fb      	ldr	r3, [r7, #12]
  401320:	68ba      	ldr	r2, [r7, #8]
  401322:	651a      	str	r2, [r3, #80]	; 0x50
  401324:	e002      	b.n	40132c <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
  401326:	68fb      	ldr	r3, [r7, #12]
  401328:	68ba      	ldr	r2, [r7, #8]
  40132a:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
  40132c:	687b      	ldr	r3, [r7, #4]
  40132e:	2b00      	cmp	r3, #0
  401330:	d003      	beq.n	40133a <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
  401332:	68fb      	ldr	r3, [r7, #12]
  401334:	68ba      	ldr	r2, [r7, #8]
  401336:	631a      	str	r2, [r3, #48]	; 0x30
  401338:	e002      	b.n	401340 <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
  40133a:	68fb      	ldr	r3, [r7, #12]
  40133c:	68ba      	ldr	r2, [r7, #8]
  40133e:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
  401340:	68fb      	ldr	r3, [r7, #12]
  401342:	68ba      	ldr	r2, [r7, #8]
  401344:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
  401346:	68fb      	ldr	r3, [r7, #12]
  401348:	68ba      	ldr	r2, [r7, #8]
  40134a:	601a      	str	r2, [r3, #0]
}
  40134c:	bf00      	nop
  40134e:	3710      	adds	r7, #16
  401350:	46bd      	mov	sp, r7
  401352:	bd80      	pop	{r7, pc}
  401354:	0040140d 	.word	0x0040140d
  401358:	00401105 	.word	0x00401105

0040135c <pio_get_output_data_status>:
 * \retval 1 At least one PIO is configured to output a high level.
 * \retval 0 All PIOs are configured to output a low level.
 */
uint32_t pio_get_output_data_status(const Pio *p_pio,
		const uint32_t ul_mask)
{
  40135c:	b480      	push	{r7}
  40135e:	b083      	sub	sp, #12
  401360:	af00      	add	r7, sp, #0
  401362:	6078      	str	r0, [r7, #4]
  401364:	6039      	str	r1, [r7, #0]
	if ((p_pio->PIO_ODSR & ul_mask) == 0) {
  401366:	687b      	ldr	r3, [r7, #4]
  401368:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  40136a:	683b      	ldr	r3, [r7, #0]
  40136c:	4013      	ands	r3, r2
  40136e:	2b00      	cmp	r3, #0
  401370:	d101      	bne.n	401376 <pio_get_output_data_status+0x1a>
		return 0;
  401372:	2300      	movs	r3, #0
  401374:	e000      	b.n	401378 <pio_get_output_data_status+0x1c>
	} else {
		return 1;
  401376:	2301      	movs	r3, #1
	}
}
  401378:	4618      	mov	r0, r3
  40137a:	370c      	adds	r7, #12
  40137c:	46bd      	mov	sp, r7
  40137e:	f85d 7b04 	ldr.w	r7, [sp], #4
  401382:	4770      	bx	lr

00401384 <pio_configure_interrupt>:
 * \param ul_mask Interrupt source bit map.
 * \param ul_attr Interrupt source attributes.
 */
void pio_configure_interrupt(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attr)
{
  401384:	b480      	push	{r7}
  401386:	b085      	sub	sp, #20
  401388:	af00      	add	r7, sp, #0
  40138a:	60f8      	str	r0, [r7, #12]
  40138c:	60b9      	str	r1, [r7, #8]
  40138e:	607a      	str	r2, [r7, #4]
	/* Configure additional interrupt mode registers. */
	if (ul_attr & PIO_IT_AIME) {
  401390:	687b      	ldr	r3, [r7, #4]
  401392:	f003 0310 	and.w	r3, r3, #16
  401396:	2b00      	cmp	r3, #0
  401398:	d020      	beq.n	4013dc <pio_configure_interrupt+0x58>
		/* Enable additional interrupt mode. */
		p_pio->PIO_AIMER = ul_mask;
  40139a:	68fb      	ldr	r3, [r7, #12]
  40139c:	68ba      	ldr	r2, [r7, #8]
  40139e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0

		/* If bit field of the selected pin is 1, set as
		   Rising Edge/High level detection event. */
		if (ul_attr & PIO_IT_RE_OR_HL) {
  4013a2:	687b      	ldr	r3, [r7, #4]
  4013a4:	f003 0320 	and.w	r3, r3, #32
  4013a8:	2b00      	cmp	r3, #0
  4013aa:	d004      	beq.n	4013b6 <pio_configure_interrupt+0x32>
			/* Rising Edge or High Level */
			p_pio->PIO_REHLSR = ul_mask;
  4013ac:	68fb      	ldr	r3, [r7, #12]
  4013ae:	68ba      	ldr	r2, [r7, #8]
  4013b0:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
  4013b4:	e003      	b.n	4013be <pio_configure_interrupt+0x3a>
		} else {
			/* Falling Edge or Low Level */
			p_pio->PIO_FELLSR = ul_mask;
  4013b6:	68fb      	ldr	r3, [r7, #12]
  4013b8:	68ba      	ldr	r2, [r7, #8]
  4013ba:	f8c3 20d0 	str.w	r2, [r3, #208]	; 0xd0
		}

		/* If bit field of the selected pin is 1, set as
		   edge detection source. */
		if (ul_attr & PIO_IT_EDGE) {
  4013be:	687b      	ldr	r3, [r7, #4]
  4013c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
  4013c4:	2b00      	cmp	r3, #0
  4013c6:	d004      	beq.n	4013d2 <pio_configure_interrupt+0x4e>
			/* Edge select */
			p_pio->PIO_ESR = ul_mask;
  4013c8:	68fb      	ldr	r3, [r7, #12]
  4013ca:	68ba      	ldr	r2, [r7, #8]
  4013cc:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
		}
	} else {
		/* Disable additional interrupt mode. */
		p_pio->PIO_AIMDR = ul_mask;
	}
}
  4013d0:	e008      	b.n	4013e4 <pio_configure_interrupt+0x60>
			p_pio->PIO_LSR = ul_mask;
  4013d2:	68fb      	ldr	r3, [r7, #12]
  4013d4:	68ba      	ldr	r2, [r7, #8]
  4013d6:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
  4013da:	e003      	b.n	4013e4 <pio_configure_interrupt+0x60>
		p_pio->PIO_AIMDR = ul_mask;
  4013dc:	68fb      	ldr	r3, [r7, #12]
  4013de:	68ba      	ldr	r2, [r7, #8]
  4013e0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
}
  4013e4:	bf00      	nop
  4013e6:	3714      	adds	r7, #20
  4013e8:	46bd      	mov	sp, r7
  4013ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4013ee:	4770      	bx	lr

004013f0 <pio_enable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_enable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  4013f0:	b480      	push	{r7}
  4013f2:	b083      	sub	sp, #12
  4013f4:	af00      	add	r7, sp, #0
  4013f6:	6078      	str	r0, [r7, #4]
  4013f8:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IER = ul_mask;
  4013fa:	687b      	ldr	r3, [r7, #4]
  4013fc:	683a      	ldr	r2, [r7, #0]
  4013fe:	641a      	str	r2, [r3, #64]	; 0x40
}
  401400:	bf00      	nop
  401402:	370c      	adds	r7, #12
  401404:	46bd      	mov	sp, r7
  401406:	f85d 7b04 	ldr.w	r7, [sp], #4
  40140a:	4770      	bx	lr

0040140c <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
  40140c:	b480      	push	{r7}
  40140e:	b083      	sub	sp, #12
  401410:	af00      	add	r7, sp, #0
  401412:	6078      	str	r0, [r7, #4]
  401414:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
  401416:	687b      	ldr	r3, [r7, #4]
  401418:	683a      	ldr	r2, [r7, #0]
  40141a:	645a      	str	r2, [r3, #68]	; 0x44
}
  40141c:	bf00      	nop
  40141e:	370c      	adds	r7, #12
  401420:	46bd      	mov	sp, r7
  401422:	f85d 7b04 	ldr.w	r7, [sp], #4
  401426:	4770      	bx	lr

00401428 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
  401428:	b480      	push	{r7}
  40142a:	b083      	sub	sp, #12
  40142c:	af00      	add	r7, sp, #0
  40142e:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
  401430:	687b      	ldr	r3, [r7, #4]
  401432:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
  401434:	4618      	mov	r0, r3
  401436:	370c      	adds	r7, #12
  401438:	46bd      	mov	sp, r7
  40143a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40143e:	4770      	bx	lr

00401440 <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
  401440:	b480      	push	{r7}
  401442:	b083      	sub	sp, #12
  401444:	af00      	add	r7, sp, #0
  401446:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
  401448:	687b      	ldr	r3, [r7, #4]
  40144a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
  40144c:	4618      	mov	r0, r3
  40144e:	370c      	adds	r7, #12
  401450:	46bd      	mov	sp, r7
  401452:	f85d 7b04 	ldr.w	r7, [sp], #4
  401456:	4770      	bx	lr

00401458 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
  401458:	b580      	push	{r7, lr}
  40145a:	b084      	sub	sp, #16
  40145c:	af00      	add	r7, sp, #0
  40145e:	6078      	str	r0, [r7, #4]
  401460:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
  401462:	6878      	ldr	r0, [r7, #4]
  401464:	4b26      	ldr	r3, [pc, #152]	; (401500 <pio_handler_process+0xa8>)
  401466:	4798      	blx	r3
  401468:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
  40146a:	6878      	ldr	r0, [r7, #4]
  40146c:	4b25      	ldr	r3, [pc, #148]	; (401504 <pio_handler_process+0xac>)
  40146e:	4798      	blx	r3
  401470:	4602      	mov	r2, r0
  401472:	68fb      	ldr	r3, [r7, #12]
  401474:	4013      	ands	r3, r2
  401476:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
  401478:	68fb      	ldr	r3, [r7, #12]
  40147a:	2b00      	cmp	r3, #0
  40147c:	d03c      	beq.n	4014f8 <pio_handler_process+0xa0>
		/* Find triggering source */
		i = 0;
  40147e:	2300      	movs	r3, #0
  401480:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
  401482:	e034      	b.n	4014ee <pio_handler_process+0x96>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
  401484:	4a20      	ldr	r2, [pc, #128]	; (401508 <pio_handler_process+0xb0>)
  401486:	68bb      	ldr	r3, [r7, #8]
  401488:	011b      	lsls	r3, r3, #4
  40148a:	4413      	add	r3, r2
  40148c:	681a      	ldr	r2, [r3, #0]
  40148e:	683b      	ldr	r3, [r7, #0]
  401490:	429a      	cmp	r2, r3
  401492:	d126      	bne.n	4014e2 <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
  401494:	4a1c      	ldr	r2, [pc, #112]	; (401508 <pio_handler_process+0xb0>)
  401496:	68bb      	ldr	r3, [r7, #8]
  401498:	011b      	lsls	r3, r3, #4
  40149a:	4413      	add	r3, r2
  40149c:	3304      	adds	r3, #4
  40149e:	681a      	ldr	r2, [r3, #0]
  4014a0:	68fb      	ldr	r3, [r7, #12]
  4014a2:	4013      	ands	r3, r2
  4014a4:	2b00      	cmp	r3, #0
  4014a6:	d01c      	beq.n	4014e2 <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
  4014a8:	4a17      	ldr	r2, [pc, #92]	; (401508 <pio_handler_process+0xb0>)
  4014aa:	68bb      	ldr	r3, [r7, #8]
  4014ac:	011b      	lsls	r3, r3, #4
  4014ae:	4413      	add	r3, r2
  4014b0:	330c      	adds	r3, #12
  4014b2:	681b      	ldr	r3, [r3, #0]
  4014b4:	4914      	ldr	r1, [pc, #80]	; (401508 <pio_handler_process+0xb0>)
  4014b6:	68ba      	ldr	r2, [r7, #8]
  4014b8:	0112      	lsls	r2, r2, #4
  4014ba:	440a      	add	r2, r1
  4014bc:	6810      	ldr	r0, [r2, #0]
  4014be:	4912      	ldr	r1, [pc, #72]	; (401508 <pio_handler_process+0xb0>)
  4014c0:	68ba      	ldr	r2, [r7, #8]
  4014c2:	0112      	lsls	r2, r2, #4
  4014c4:	440a      	add	r2, r1
  4014c6:	3204      	adds	r2, #4
  4014c8:	6812      	ldr	r2, [r2, #0]
  4014ca:	4611      	mov	r1, r2
  4014cc:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
  4014ce:	4a0e      	ldr	r2, [pc, #56]	; (401508 <pio_handler_process+0xb0>)
  4014d0:	68bb      	ldr	r3, [r7, #8]
  4014d2:	011b      	lsls	r3, r3, #4
  4014d4:	4413      	add	r3, r2
  4014d6:	3304      	adds	r3, #4
  4014d8:	681b      	ldr	r3, [r3, #0]
  4014da:	43db      	mvns	r3, r3
  4014dc:	68fa      	ldr	r2, [r7, #12]
  4014de:	4013      	ands	r3, r2
  4014e0:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
  4014e2:	68bb      	ldr	r3, [r7, #8]
  4014e4:	3301      	adds	r3, #1
  4014e6:	60bb      	str	r3, [r7, #8]
			if (i >= MAX_INTERRUPT_SOURCES) {
  4014e8:	68bb      	ldr	r3, [r7, #8]
  4014ea:	2b06      	cmp	r3, #6
  4014ec:	d803      	bhi.n	4014f6 <pio_handler_process+0x9e>
		while (status != 0) {
  4014ee:	68fb      	ldr	r3, [r7, #12]
  4014f0:	2b00      	cmp	r3, #0
  4014f2:	d1c7      	bne.n	401484 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
  4014f4:	e000      	b.n	4014f8 <pio_handler_process+0xa0>
				break;
  4014f6:	bf00      	nop
}
  4014f8:	bf00      	nop
  4014fa:	3710      	adds	r7, #16
  4014fc:	46bd      	mov	sp, r7
  4014fe:	bd80      	pop	{r7, pc}
  401500:	00401429 	.word	0x00401429
  401504:	00401441 	.word	0x00401441
  401508:	204009d0 	.word	0x204009d0

0040150c <pio_handler_set>:
 *
 * \return 0 if successful, 1 if the maximum number of sources has been defined.
 */
uint32_t pio_handler_set(Pio *p_pio, uint32_t ul_id, uint32_t ul_mask,
		uint32_t ul_attr, void (*p_handler) (uint32_t, uint32_t))
{
  40150c:	b580      	push	{r7, lr}
  40150e:	b086      	sub	sp, #24
  401510:	af00      	add	r7, sp, #0
  401512:	60f8      	str	r0, [r7, #12]
  401514:	60b9      	str	r1, [r7, #8]
  401516:	607a      	str	r2, [r7, #4]
  401518:	603b      	str	r3, [r7, #0]
    uint8_t i;
	struct s_interrupt_source *pSource;

	if (gs_ul_nb_sources >= MAX_INTERRUPT_SOURCES)
  40151a:	4b21      	ldr	r3, [pc, #132]	; (4015a0 <pio_handler_set+0x94>)
  40151c:	681b      	ldr	r3, [r3, #0]
  40151e:	2b06      	cmp	r3, #6
  401520:	d901      	bls.n	401526 <pio_handler_set+0x1a>
		return 1;
  401522:	2301      	movs	r3, #1
  401524:	e038      	b.n	401598 <pio_handler_set+0x8c>

    /* Check interrupt for this pin, if already defined, redefine it. */
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  401526:	2300      	movs	r3, #0
  401528:	75fb      	strb	r3, [r7, #23]
  40152a:	e011      	b.n	401550 <pio_handler_set+0x44>
		pSource = &(gs_interrupt_sources[i]);
  40152c:	7dfb      	ldrb	r3, [r7, #23]
  40152e:	011b      	lsls	r3, r3, #4
  401530:	4a1c      	ldr	r2, [pc, #112]	; (4015a4 <pio_handler_set+0x98>)
  401532:	4413      	add	r3, r2
  401534:	613b      	str	r3, [r7, #16]
		if (pSource->id == ul_id && pSource->mask == ul_mask) {
  401536:	693b      	ldr	r3, [r7, #16]
  401538:	681a      	ldr	r2, [r3, #0]
  40153a:	68bb      	ldr	r3, [r7, #8]
  40153c:	429a      	cmp	r2, r3
  40153e:	d104      	bne.n	40154a <pio_handler_set+0x3e>
  401540:	693b      	ldr	r3, [r7, #16]
  401542:	685a      	ldr	r2, [r3, #4]
  401544:	687b      	ldr	r3, [r7, #4]
  401546:	429a      	cmp	r2, r3
  401548:	d008      	beq.n	40155c <pio_handler_set+0x50>
	for (i = 0; i <= gs_ul_nb_sources; i++) {
  40154a:	7dfb      	ldrb	r3, [r7, #23]
  40154c:	3301      	adds	r3, #1
  40154e:	75fb      	strb	r3, [r7, #23]
  401550:	7dfa      	ldrb	r2, [r7, #23]
  401552:	4b13      	ldr	r3, [pc, #76]	; (4015a0 <pio_handler_set+0x94>)
  401554:	681b      	ldr	r3, [r3, #0]
  401556:	429a      	cmp	r2, r3
  401558:	d9e8      	bls.n	40152c <pio_handler_set+0x20>
  40155a:	e000      	b.n	40155e <pio_handler_set+0x52>
			break;
  40155c:	bf00      	nop
		}
	}

	/* Define new source */
	pSource->id = ul_id;
  40155e:	693b      	ldr	r3, [r7, #16]
  401560:	68ba      	ldr	r2, [r7, #8]
  401562:	601a      	str	r2, [r3, #0]
	pSource->mask = ul_mask;
  401564:	693b      	ldr	r3, [r7, #16]
  401566:	687a      	ldr	r2, [r7, #4]
  401568:	605a      	str	r2, [r3, #4]
	pSource->attr = ul_attr;
  40156a:	693b      	ldr	r3, [r7, #16]
  40156c:	683a      	ldr	r2, [r7, #0]
  40156e:	609a      	str	r2, [r3, #8]
	pSource->handler = p_handler;
  401570:	693b      	ldr	r3, [r7, #16]
  401572:	6a3a      	ldr	r2, [r7, #32]
  401574:	60da      	str	r2, [r3, #12]
	if (i == gs_ul_nb_sources + 1) {
  401576:	7dfa      	ldrb	r2, [r7, #23]
  401578:	4b09      	ldr	r3, [pc, #36]	; (4015a0 <pio_handler_set+0x94>)
  40157a:	681b      	ldr	r3, [r3, #0]
  40157c:	3301      	adds	r3, #1
  40157e:	429a      	cmp	r2, r3
  401580:	d104      	bne.n	40158c <pio_handler_set+0x80>
		gs_ul_nb_sources++;
  401582:	4b07      	ldr	r3, [pc, #28]	; (4015a0 <pio_handler_set+0x94>)
  401584:	681b      	ldr	r3, [r3, #0]
  401586:	3301      	adds	r3, #1
  401588:	4a05      	ldr	r2, [pc, #20]	; (4015a0 <pio_handler_set+0x94>)
  40158a:	6013      	str	r3, [r2, #0]
	}

	/* Configure interrupt mode */
	pio_configure_interrupt(p_pio, ul_mask, ul_attr);
  40158c:	683a      	ldr	r2, [r7, #0]
  40158e:	6879      	ldr	r1, [r7, #4]
  401590:	68f8      	ldr	r0, [r7, #12]
  401592:	4b05      	ldr	r3, [pc, #20]	; (4015a8 <pio_handler_set+0x9c>)
  401594:	4798      	blx	r3

	return 0;
  401596:	2300      	movs	r3, #0
}
  401598:	4618      	mov	r0, r3
  40159a:	3718      	adds	r7, #24
  40159c:	46bd      	mov	sp, r7
  40159e:	bd80      	pop	{r7, pc}
  4015a0:	20400a40 	.word	0x20400a40
  4015a4:	204009d0 	.word	0x204009d0
  4015a8:	00401385 	.word	0x00401385

004015ac <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
  4015ac:	b580      	push	{r7, lr}
  4015ae:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
  4015b0:	210a      	movs	r1, #10
  4015b2:	4802      	ldr	r0, [pc, #8]	; (4015bc <PIOA_Handler+0x10>)
  4015b4:	4b02      	ldr	r3, [pc, #8]	; (4015c0 <PIOA_Handler+0x14>)
  4015b6:	4798      	blx	r3
}
  4015b8:	bf00      	nop
  4015ba:	bd80      	pop	{r7, pc}
  4015bc:	400e0e00 	.word	0x400e0e00
  4015c0:	00401459 	.word	0x00401459

004015c4 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
  4015c4:	b580      	push	{r7, lr}
  4015c6:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
  4015c8:	210b      	movs	r1, #11
  4015ca:	4802      	ldr	r0, [pc, #8]	; (4015d4 <PIOB_Handler+0x10>)
  4015cc:	4b02      	ldr	r3, [pc, #8]	; (4015d8 <PIOB_Handler+0x14>)
  4015ce:	4798      	blx	r3
}
  4015d0:	bf00      	nop
  4015d2:	bd80      	pop	{r7, pc}
  4015d4:	400e1000 	.word	0x400e1000
  4015d8:	00401459 	.word	0x00401459

004015dc <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
  4015dc:	b580      	push	{r7, lr}
  4015de:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
  4015e0:	210c      	movs	r1, #12
  4015e2:	4802      	ldr	r0, [pc, #8]	; (4015ec <PIOC_Handler+0x10>)
  4015e4:	4b02      	ldr	r3, [pc, #8]	; (4015f0 <PIOC_Handler+0x14>)
  4015e6:	4798      	blx	r3
}
  4015e8:	bf00      	nop
  4015ea:	bd80      	pop	{r7, pc}
  4015ec:	400e1200 	.word	0x400e1200
  4015f0:	00401459 	.word	0x00401459

004015f4 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
  4015f4:	b580      	push	{r7, lr}
  4015f6:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
  4015f8:	2110      	movs	r1, #16
  4015fa:	4802      	ldr	r0, [pc, #8]	; (401604 <PIOD_Handler+0x10>)
  4015fc:	4b02      	ldr	r3, [pc, #8]	; (401608 <PIOD_Handler+0x14>)
  4015fe:	4798      	blx	r3
}
  401600:	bf00      	nop
  401602:	bd80      	pop	{r7, pc}
  401604:	400e1400 	.word	0x400e1400
  401608:	00401459 	.word	0x00401459

0040160c <PIOE_Handler>:
/**
 * \brief Parallel IO Controller E interrupt handler.
 * Redefined PIOE interrupt handler for NVIC interrupt table.
 */
void PIOE_Handler(void)
{
  40160c:	b580      	push	{r7, lr}
  40160e:	af00      	add	r7, sp, #0
	pio_handler_process(PIOE, ID_PIOE);
  401610:	2111      	movs	r1, #17
  401612:	4802      	ldr	r0, [pc, #8]	; (40161c <PIOE_Handler+0x10>)
  401614:	4b02      	ldr	r3, [pc, #8]	; (401620 <PIOE_Handler+0x14>)
  401616:	4798      	blx	r3
}
  401618:	bf00      	nop
  40161a:	bd80      	pop	{r7, pc}
  40161c:	400e1600 	.word	0x400e1600
  401620:	00401459 	.word	0x00401459

00401624 <pmc_mck_set_division>:
 * \brief Set the division of the MCK.
 *
 * \param ul_div Division value.
 */
void pmc_mck_set_division(uint32_t ul_div)
{
  401624:	b480      	push	{r7}
  401626:	b083      	sub	sp, #12
  401628:	af00      	add	r7, sp, #0
  40162a:	6078      	str	r0, [r7, #4]
	switch (ul_div) {
  40162c:	687b      	ldr	r3, [r7, #4]
  40162e:	3b01      	subs	r3, #1
  401630:	2b03      	cmp	r3, #3
  401632:	d81a      	bhi.n	40166a <pmc_mck_set_division+0x46>
  401634:	a201      	add	r2, pc, #4	; (adr r2, 40163c <pmc_mck_set_division+0x18>)
  401636:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40163a:	bf00      	nop
  40163c:	0040164d 	.word	0x0040164d
  401640:	00401653 	.word	0x00401653
  401644:	0040165b 	.word	0x0040165b
  401648:	00401663 	.word	0x00401663
		case 1:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40164c:	2300      	movs	r3, #0
  40164e:	607b      	str	r3, [r7, #4]
			break;
  401650:	e00e      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 2:
			ul_div = PMC_MCKR_MDIV_PCK_DIV2;
  401652:	f44f 7380 	mov.w	r3, #256	; 0x100
  401656:	607b      	str	r3, [r7, #4]
			break;
  401658:	e00a      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 3:
			ul_div = PMC_MCKR_MDIV_PCK_DIV3;
  40165a:	f44f 7340 	mov.w	r3, #768	; 0x300
  40165e:	607b      	str	r3, [r7, #4]
			break;
  401660:	e006      	b.n	401670 <pmc_mck_set_division+0x4c>
		case 4:
			ul_div = PMC_MCKR_MDIV_PCK_DIV4;
  401662:	f44f 7300 	mov.w	r3, #512	; 0x200
  401666:	607b      	str	r3, [r7, #4]
			break;
  401668:	e002      	b.n	401670 <pmc_mck_set_division+0x4c>
		default:
			ul_div = PMC_MCKR_MDIV_EQ_PCK;
  40166a:	2300      	movs	r3, #0
  40166c:	607b      	str	r3, [r7, #4]
			break;
  40166e:	bf00      	nop
	}
	PMC->PMC_MCKR =
  401670:	490a      	ldr	r1, [pc, #40]	; (40169c <pmc_mck_set_division+0x78>)
			(PMC->PMC_MCKR & (~PMC_MCKR_MDIV_Msk)) | ul_div;
  401672:	4b0a      	ldr	r3, [pc, #40]	; (40169c <pmc_mck_set_division+0x78>)
  401674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  401676:	f423 7240 	bic.w	r2, r3, #768	; 0x300
  40167a:	687b      	ldr	r3, [r7, #4]
  40167c:	4313      	orrs	r3, r2
	PMC->PMC_MCKR =
  40167e:	630b      	str	r3, [r1, #48]	; 0x30
	while (!(PMC->PMC_SR & PMC_SR_MCKRDY));
  401680:	bf00      	nop
  401682:	4b06      	ldr	r3, [pc, #24]	; (40169c <pmc_mck_set_division+0x78>)
  401684:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401686:	f003 0308 	and.w	r3, r3, #8
  40168a:	2b00      	cmp	r3, #0
  40168c:	d0f9      	beq.n	401682 <pmc_mck_set_division+0x5e>
}
  40168e:	bf00      	nop
  401690:	370c      	adds	r7, #12
  401692:	46bd      	mov	sp, r7
  401694:	f85d 7b04 	ldr.w	r7, [sp], #4
  401698:	4770      	bx	lr
  40169a:	bf00      	nop
  40169c:	400e0600 	.word	0x400e0600

004016a0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
  4016a0:	b480      	push	{r7}
  4016a2:	b085      	sub	sp, #20
  4016a4:	af00      	add	r7, sp, #0
  4016a6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
  4016a8:	491d      	ldr	r1, [pc, #116]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016aa:	4b1d      	ldr	r3, [pc, #116]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016ae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
  4016b2:	687b      	ldr	r3, [r7, #4]
  4016b4:	4313      	orrs	r3, r2
  4016b6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016b8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016bc:	60fb      	str	r3, [r7, #12]
  4016be:	e007      	b.n	4016d0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016c0:	68fb      	ldr	r3, [r7, #12]
  4016c2:	2b00      	cmp	r3, #0
  4016c4:	d101      	bne.n	4016ca <pmc_switch_mck_to_pllack+0x2a>
			return 1;
  4016c6:	2301      	movs	r3, #1
  4016c8:	e023      	b.n	401712 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4016ca:	68fb      	ldr	r3, [r7, #12]
  4016cc:	3b01      	subs	r3, #1
  4016ce:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016d0:	4b13      	ldr	r3, [pc, #76]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4016d4:	f003 0308 	and.w	r3, r3, #8
  4016d8:	2b00      	cmp	r3, #0
  4016da:	d0f1      	beq.n	4016c0 <pmc_switch_mck_to_pllack+0x20>
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
  4016dc:	4a10      	ldr	r2, [pc, #64]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016de:	4b10      	ldr	r3, [pc, #64]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  4016e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  4016e2:	f023 0303 	bic.w	r3, r3, #3
  4016e6:	f043 0302 	orr.w	r3, r3, #2
  4016ea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  4016ec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
  4016f0:	60fb      	str	r3, [r7, #12]
  4016f2:	e007      	b.n	401704 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
  4016f4:	68fb      	ldr	r3, [r7, #12]
  4016f6:	2b00      	cmp	r3, #0
  4016f8:	d101      	bne.n	4016fe <pmc_switch_mck_to_pllack+0x5e>
			return 1;
  4016fa:	2301      	movs	r3, #1
  4016fc:	e009      	b.n	401712 <pmc_switch_mck_to_pllack+0x72>
			--ul_timeout) {
  4016fe:	68fb      	ldr	r3, [r7, #12]
  401700:	3b01      	subs	r3, #1
  401702:	60fb      	str	r3, [r7, #12]
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
  401704:	4b06      	ldr	r3, [pc, #24]	; (401720 <pmc_switch_mck_to_pllack+0x80>)
  401706:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401708:	f003 0308 	and.w	r3, r3, #8
  40170c:	2b00      	cmp	r3, #0
  40170e:	d0f1      	beq.n	4016f4 <pmc_switch_mck_to_pllack+0x54>
		}
	}

	return 0;
  401710:	2300      	movs	r3, #0
}
  401712:	4618      	mov	r0, r3
  401714:	3714      	adds	r7, #20
  401716:	46bd      	mov	sp, r7
  401718:	f85d 7b04 	ldr.w	r7, [sp], #4
  40171c:	4770      	bx	lr
  40171e:	bf00      	nop
  401720:	400e0600 	.word	0x400e0600

00401724 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
  401724:	b480      	push	{r7}
  401726:	b083      	sub	sp, #12
  401728:	af00      	add	r7, sp, #0
  40172a:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
  40172c:	687b      	ldr	r3, [r7, #4]
  40172e:	2b01      	cmp	r3, #1
  401730:	d105      	bne.n	40173e <pmc_switch_sclk_to_32kxtal+0x1a>
		SUPC->SUPC_MR |= SUPC_MR_KEY_PASSWD |
  401732:	4907      	ldr	r1, [pc, #28]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401734:	4b06      	ldr	r3, [pc, #24]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401736:	689a      	ldr	r2, [r3, #8]
  401738:	4b06      	ldr	r3, [pc, #24]	; (401754 <pmc_switch_sclk_to_32kxtal+0x30>)
  40173a:	4313      	orrs	r3, r2
  40173c:	608b      	str	r3, [r1, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY_PASSWD | SUPC_CR_XTALSEL;
  40173e:	4b04      	ldr	r3, [pc, #16]	; (401750 <pmc_switch_sclk_to_32kxtal+0x2c>)
  401740:	4a05      	ldr	r2, [pc, #20]	; (401758 <pmc_switch_sclk_to_32kxtal+0x34>)
  401742:	601a      	str	r2, [r3, #0]
}
  401744:	bf00      	nop
  401746:	370c      	adds	r7, #12
  401748:	46bd      	mov	sp, r7
  40174a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40174e:	4770      	bx	lr
  401750:	400e1810 	.word	0x400e1810
  401754:	a5100000 	.word	0xa5100000
  401758:	a5000008 	.word	0xa5000008

0040175c <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
  40175c:	b480      	push	{r7}
  40175e:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
  401760:	4b09      	ldr	r3, [pc, #36]	; (401788 <pmc_osc_is_ready_32kxtal+0x2c>)
  401762:	695b      	ldr	r3, [r3, #20]
  401764:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
  401768:	2b00      	cmp	r3, #0
  40176a:	d007      	beq.n	40177c <pmc_osc_is_ready_32kxtal+0x20>
  40176c:	4b07      	ldr	r3, [pc, #28]	; (40178c <pmc_osc_is_ready_32kxtal+0x30>)
  40176e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401770:	f003 0380 	and.w	r3, r3, #128	; 0x80
  401774:	2b00      	cmp	r3, #0
  401776:	d001      	beq.n	40177c <pmc_osc_is_ready_32kxtal+0x20>
  401778:	2301      	movs	r3, #1
  40177a:	e000      	b.n	40177e <pmc_osc_is_ready_32kxtal+0x22>
  40177c:	2300      	movs	r3, #0
}
  40177e:	4618      	mov	r0, r3
  401780:	46bd      	mov	sp, r7
  401782:	f85d 7b04 	ldr.w	r7, [sp], #4
  401786:	4770      	bx	lr
  401788:	400e1810 	.word	0x400e1810
  40178c:	400e0600 	.word	0x400e0600

00401790 <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
  401790:	b480      	push	{r7}
  401792:	b083      	sub	sp, #12
  401794:	af00      	add	r7, sp, #0
  401796:	6078      	str	r0, [r7, #4]
	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	PMC->CKGR_MOR |= (CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCRCEN);
  401798:	4915      	ldr	r1, [pc, #84]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  40179a:	4b15      	ldr	r3, [pc, #84]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  40179c:	6a1a      	ldr	r2, [r3, #32]
  40179e:	4b15      	ldr	r3, [pc, #84]	; (4017f4 <pmc_switch_mainck_to_fastrc+0x64>)
  4017a0:	4313      	orrs	r3, r2
  4017a2:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017a4:	bf00      	nop
  4017a6:	4b12      	ldr	r3, [pc, #72]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017a8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017ae:	2b00      	cmp	r3, #0
  4017b0:	d0f9      	beq.n	4017a6 <pmc_switch_mainck_to_fastrc+0x16>

	/* Change Fast RC oscillator frequency */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017b2:	490f      	ldr	r1, [pc, #60]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017b4:	4b0e      	ldr	r3, [pc, #56]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017b6:	6a1a      	ldr	r2, [r3, #32]
  4017b8:	4b0f      	ldr	r3, [pc, #60]	; (4017f8 <pmc_switch_mainck_to_fastrc+0x68>)
  4017ba:	4013      	ands	r3, r2
			CKGR_MOR_KEY_PASSWD | ul_moscrcf;
  4017bc:	687a      	ldr	r2, [r7, #4]
  4017be:	4313      	orrs	r3, r2
  4017c0:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
  4017c4:	620b      	str	r3, [r1, #32]

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
  4017c6:	bf00      	nop
  4017c8:	4b09      	ldr	r3, [pc, #36]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017ca:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4017cc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
  4017d0:	2b00      	cmp	r3, #0
  4017d2:	d0f9      	beq.n	4017c8 <pmc_switch_mainck_to_fastrc+0x38>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
  4017d4:	4906      	ldr	r1, [pc, #24]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017d6:	4b06      	ldr	r3, [pc, #24]	; (4017f0 <pmc_switch_mainck_to_fastrc+0x60>)
  4017d8:	6a1a      	ldr	r2, [r3, #32]
  4017da:	4b08      	ldr	r3, [pc, #32]	; (4017fc <pmc_switch_mainck_to_fastrc+0x6c>)
  4017dc:	4013      	ands	r3, r2
  4017de:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
  4017e2:	620b      	str	r3, [r1, #32]
			CKGR_MOR_KEY_PASSWD;
}
  4017e4:	bf00      	nop
  4017e6:	370c      	adds	r7, #12
  4017e8:	46bd      	mov	sp, r7
  4017ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4017ee:	4770      	bx	lr
  4017f0:	400e0600 	.word	0x400e0600
  4017f4:	00370008 	.word	0x00370008
  4017f8:	ffc8ff8f 	.word	0xffc8ff8f
  4017fc:	fec8ffff 	.word	0xfec8ffff

00401800 <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
  401800:	b480      	push	{r7}
  401802:	b083      	sub	sp, #12
  401804:	af00      	add	r7, sp, #0
  401806:	6078      	str	r0, [r7, #4]
  401808:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
  40180a:	687b      	ldr	r3, [r7, #4]
  40180c:	2b00      	cmp	r3, #0
  40180e:	d008      	beq.n	401822 <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  401810:	4913      	ldr	r1, [pc, #76]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401812:	4b13      	ldr	r3, [pc, #76]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401814:	6a1b      	ldr	r3, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTBY |
  401816:	4a13      	ldr	r2, [pc, #76]	; (401864 <pmc_switch_mainck_to_xtal+0x64>)
  401818:	401a      	ands	r2, r3
  40181a:	4b13      	ldr	r3, [pc, #76]	; (401868 <pmc_switch_mainck_to_xtal+0x68>)
  40181c:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
  40181e:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
	}
}
  401820:	e018      	b.n	401854 <pmc_switch_mainck_to_xtal+0x54>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401822:	490f      	ldr	r1, [pc, #60]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401824:	4b0e      	ldr	r3, [pc, #56]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  401826:	6a1a      	ldr	r2, [r3, #32]
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401828:	4b10      	ldr	r3, [pc, #64]	; (40186c <pmc_switch_mainck_to_xtal+0x6c>)
  40182a:	4013      	ands	r3, r2
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
  40182c:	683a      	ldr	r2, [r7, #0]
  40182e:	0212      	lsls	r2, r2, #8
  401830:	b292      	uxth	r2, r2
				CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCXTEN |
  401832:	431a      	orrs	r2, r3
  401834:	4b0e      	ldr	r3, [pc, #56]	; (401870 <pmc_switch_mainck_to_xtal+0x70>)
  401836:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
  401838:	620b      	str	r3, [r1, #32]
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
  40183a:	bf00      	nop
  40183c:	4b08      	ldr	r3, [pc, #32]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40183e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401840:	f003 0301 	and.w	r3, r3, #1
  401844:	2b00      	cmp	r3, #0
  401846:	d0f9      	beq.n	40183c <pmc_switch_mainck_to_xtal+0x3c>
		PMC->CKGR_MOR |= CKGR_MOR_KEY_PASSWD | CKGR_MOR_MOSCSEL;
  401848:	4905      	ldr	r1, [pc, #20]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40184a:	4b05      	ldr	r3, [pc, #20]	; (401860 <pmc_switch_mainck_to_xtal+0x60>)
  40184c:	6a1a      	ldr	r2, [r3, #32]
  40184e:	4b09      	ldr	r3, [pc, #36]	; (401874 <pmc_switch_mainck_to_xtal+0x74>)
  401850:	4313      	orrs	r3, r2
  401852:	620b      	str	r3, [r1, #32]
}
  401854:	bf00      	nop
  401856:	370c      	adds	r7, #12
  401858:	46bd      	mov	sp, r7
  40185a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40185e:	4770      	bx	lr
  401860:	400e0600 	.word	0x400e0600
  401864:	fec8fffc 	.word	0xfec8fffc
  401868:	01370002 	.word	0x01370002
  40186c:	ffc8fffc 	.word	0xffc8fffc
  401870:	00370001 	.word	0x00370001
  401874:	01370000 	.word	0x01370000

00401878 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
  401878:	b480      	push	{r7}
  40187a:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
  40187c:	4b04      	ldr	r3, [pc, #16]	; (401890 <pmc_osc_is_ready_mainck+0x18>)
  40187e:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  401880:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
  401884:	4618      	mov	r0, r3
  401886:	46bd      	mov	sp, r7
  401888:	f85d 7b04 	ldr.w	r7, [sp], #4
  40188c:	4770      	bx	lr
  40188e:	bf00      	nop
  401890:	400e0600 	.word	0x400e0600

00401894 <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
  401894:	b480      	push	{r7}
  401896:	af00      	add	r7, sp, #0
#if (SAM4C || SAM4CM || SAM4CP || SAMG)
	PMC->CKGR_PLLAR = CKGR_PLLAR_MULA(0);
#else
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
  401898:	4b04      	ldr	r3, [pc, #16]	; (4018ac <pmc_disable_pllack+0x18>)
  40189a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
  40189e:	629a      	str	r2, [r3, #40]	; 0x28
#endif
}
  4018a0:	bf00      	nop
  4018a2:	46bd      	mov	sp, r7
  4018a4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018a8:	4770      	bx	lr
  4018aa:	bf00      	nop
  4018ac:	400e0600 	.word	0x400e0600

004018b0 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
  4018b0:	b480      	push	{r7}
  4018b2:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
  4018b4:	4b04      	ldr	r3, [pc, #16]	; (4018c8 <pmc_is_locked_pllack+0x18>)
  4018b6:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018b8:	f003 0302 	and.w	r3, r3, #2
}
  4018bc:	4618      	mov	r0, r3
  4018be:	46bd      	mov	sp, r7
  4018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018c4:	4770      	bx	lr
  4018c6:	bf00      	nop
  4018c8:	400e0600 	.word	0x400e0600

004018cc <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
  4018cc:	b480      	push	{r7}
  4018ce:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
  4018d0:	4b04      	ldr	r3, [pc, #16]	; (4018e4 <pmc_is_locked_upll+0x18>)
  4018d2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
  4018d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
  4018d8:	4618      	mov	r0, r3
  4018da:	46bd      	mov	sp, r7
  4018dc:	f85d 7b04 	ldr.w	r7, [sp], #4
  4018e0:	4770      	bx	lr
  4018e2:	bf00      	nop
  4018e4:	400e0600 	.word	0x400e0600

004018e8 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
  4018e8:	b480      	push	{r7}
  4018ea:	b083      	sub	sp, #12
  4018ec:	af00      	add	r7, sp, #0
  4018ee:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
  4018f0:	687b      	ldr	r3, [r7, #4]
  4018f2:	2b3f      	cmp	r3, #63	; 0x3f
  4018f4:	d901      	bls.n	4018fa <pmc_enable_periph_clk+0x12>
		return 1;
  4018f6:	2301      	movs	r3, #1
  4018f8:	e02f      	b.n	40195a <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
  4018fa:	687b      	ldr	r3, [r7, #4]
  4018fc:	2b1f      	cmp	r3, #31
  4018fe:	d813      	bhi.n	401928 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
  401900:	4b19      	ldr	r3, [pc, #100]	; (401968 <pmc_enable_periph_clk+0x80>)
  401902:	699a      	ldr	r2, [r3, #24]
  401904:	2101      	movs	r1, #1
  401906:	687b      	ldr	r3, [r7, #4]
  401908:	fa01 f303 	lsl.w	r3, r1, r3
  40190c:	401a      	ands	r2, r3
  40190e:	2101      	movs	r1, #1
  401910:	687b      	ldr	r3, [r7, #4]
  401912:	fa01 f303 	lsl.w	r3, r1, r3
  401916:	429a      	cmp	r2, r3
  401918:	d01e      	beq.n	401958 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
  40191a:	4a13      	ldr	r2, [pc, #76]	; (401968 <pmc_enable_periph_clk+0x80>)
  40191c:	2101      	movs	r1, #1
  40191e:	687b      	ldr	r3, [r7, #4]
  401920:	fa01 f303 	lsl.w	r3, r1, r3
  401924:	6113      	str	r3, [r2, #16]
  401926:	e017      	b.n	401958 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E || SAM4C || SAM4CM || SAM4CP || SAMG55 || SAMV71 || SAMV70 || SAME70 || SAMS70)
	} else {
		ul_id -= 32;
  401928:	687b      	ldr	r3, [r7, #4]
  40192a:	3b20      	subs	r3, #32
  40192c:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
  40192e:	4b0e      	ldr	r3, [pc, #56]	; (401968 <pmc_enable_periph_clk+0x80>)
  401930:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
  401934:	2101      	movs	r1, #1
  401936:	687b      	ldr	r3, [r7, #4]
  401938:	fa01 f303 	lsl.w	r3, r1, r3
  40193c:	401a      	ands	r2, r3
  40193e:	2101      	movs	r1, #1
  401940:	687b      	ldr	r3, [r7, #4]
  401942:	fa01 f303 	lsl.w	r3, r1, r3
  401946:	429a      	cmp	r2, r3
  401948:	d006      	beq.n	401958 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
  40194a:	4a07      	ldr	r2, [pc, #28]	; (401968 <pmc_enable_periph_clk+0x80>)
  40194c:	2101      	movs	r1, #1
  40194e:	687b      	ldr	r3, [r7, #4]
  401950:	fa01 f303 	lsl.w	r3, r1, r3
  401954:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
  401958:	2300      	movs	r3, #0
}
  40195a:	4618      	mov	r0, r3
  40195c:	370c      	adds	r7, #12
  40195e:	46bd      	mov	sp, r7
  401960:	f85d 7b04 	ldr.w	r7, [sp], #4
  401964:	4770      	bx	lr
  401966:	bf00      	nop
  401968:	400e0600 	.word	0x400e0600

0040196c <tc_init>:
 */
void tc_init(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_mode)
{
  40196c:	b480      	push	{r7}
  40196e:	b087      	sub	sp, #28
  401970:	af00      	add	r7, sp, #0
  401972:	60f8      	str	r0, [r7, #12]
  401974:	60b9      	str	r1, [r7, #8]
  401976:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  401978:	68fa      	ldr	r2, [r7, #12]
  40197a:	68bb      	ldr	r3, [r7, #8]
  40197c:	019b      	lsls	r3, r3, #6
  40197e:	4413      	add	r3, r2
  401980:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
  401982:	697b      	ldr	r3, [r7, #20]
  401984:	2202      	movs	r2, #2
  401986:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
  401988:	697b      	ldr	r3, [r7, #20]
  40198a:	f04f 32ff 	mov.w	r2, #4294967295
  40198e:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
  401990:	697b      	ldr	r3, [r7, #20]
  401992:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
  401994:	697b      	ldr	r3, [r7, #20]
  401996:	687a      	ldr	r2, [r7, #4]
  401998:	605a      	str	r2, [r3, #4]
}
  40199a:	bf00      	nop
  40199c:	371c      	adds	r7, #28
  40199e:	46bd      	mov	sp, r7
  4019a0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019a4:	4770      	bx	lr

004019a6 <tc_start>:
 * \param[in] ul_channel Channel to configure
 */
void tc_start(
		Tc *p_tc,
		uint32_t ul_channel)
{
  4019a6:	b480      	push	{r7}
  4019a8:	b083      	sub	sp, #12
  4019aa:	af00      	add	r7, sp, #0
  4019ac:	6078      	str	r0, [r7, #4]
  4019ae:	6039      	str	r1, [r7, #0]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
  4019b0:	687a      	ldr	r2, [r7, #4]
  4019b2:	683b      	ldr	r3, [r7, #0]
  4019b4:	019b      	lsls	r3, r3, #6
  4019b6:	4413      	add	r3, r2
  4019b8:	2205      	movs	r2, #5
  4019ba:	601a      	str	r2, [r3, #0]
}
  4019bc:	bf00      	nop
  4019be:	370c      	adds	r7, #12
  4019c0:	46bd      	mov	sp, r7
  4019c2:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019c6:	4770      	bx	lr

004019c8 <tc_write_rc>:
 */
void tc_write_rc(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_value)
{
  4019c8:	b480      	push	{r7}
  4019ca:	b085      	sub	sp, #20
  4019cc:	af00      	add	r7, sp, #0
  4019ce:	60f8      	str	r0, [r7, #12]
  4019d0:	60b9      	str	r1, [r7, #8]
  4019d2:	607a      	str	r2, [r7, #4]
	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
  4019d4:	68fa      	ldr	r2, [r7, #12]
  4019d6:	68bb      	ldr	r3, [r7, #8]
  4019d8:	019b      	lsls	r3, r3, #6
  4019da:	4413      	add	r3, r2
  4019dc:	331c      	adds	r3, #28
  4019de:	687a      	ldr	r2, [r7, #4]
  4019e0:	601a      	str	r2, [r3, #0]
}
  4019e2:	bf00      	nop
  4019e4:	3714      	adds	r7, #20
  4019e6:	46bd      	mov	sp, r7
  4019e8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4019ec:	4770      	bx	lr

004019ee <tc_enable_interrupt>:
 */
void tc_enable_interrupt(
		Tc *p_tc,
		uint32_t ul_channel,
		uint32_t ul_sources)
{
  4019ee:	b480      	push	{r7}
  4019f0:	b087      	sub	sp, #28
  4019f2:	af00      	add	r7, sp, #0
  4019f4:	60f8      	str	r0, [r7, #12]
  4019f6:	60b9      	str	r1, [r7, #8]
  4019f8:	607a      	str	r2, [r7, #4]

	/* Validate inputs. */
	Assert(p_tc);
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
  4019fa:	68fa      	ldr	r2, [r7, #12]
  4019fc:	68bb      	ldr	r3, [r7, #8]
  4019fe:	019b      	lsls	r3, r3, #6
  401a00:	4413      	add	r3, r2
  401a02:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
  401a04:	697b      	ldr	r3, [r7, #20]
  401a06:	687a      	ldr	r2, [r7, #4]
  401a08:	625a      	str	r2, [r3, #36]	; 0x24
}
  401a0a:	bf00      	nop
  401a0c:	371c      	adds	r7, #28
  401a0e:	46bd      	mov	sp, r7
  401a10:	f85d 7b04 	ldr.w	r7, [sp], #4
  401a14:	4770      	bx	lr

00401a16 <tc_find_mck_divisor>:
		uint32_t ul_freq,
		uint32_t ul_mck,
		uint32_t *p_uldiv,
		uint32_t *p_ultcclks,
		uint32_t ul_boardmck)
{
  401a16:	b480      	push	{r7}
  401a18:	b08d      	sub	sp, #52	; 0x34
  401a1a:	af00      	add	r7, sp, #0
  401a1c:	60f8      	str	r0, [r7, #12]
  401a1e:	60b9      	str	r1, [r7, #8]
  401a20:	607a      	str	r2, [r7, #4]
  401a22:	603b      	str	r3, [r7, #0]
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401a24:	2302      	movs	r3, #2
  401a26:	613b      	str	r3, [r7, #16]
  401a28:	2308      	movs	r3, #8
  401a2a:	617b      	str	r3, [r7, #20]
  401a2c:	2320      	movs	r3, #32
  401a2e:	61bb      	str	r3, [r7, #24]
  401a30:	2380      	movs	r3, #128	; 0x80
  401a32:	61fb      	str	r3, [r7, #28]
			ul_boardmck / FREQ_SLOW_CLOCK_EXT };
  401a34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
  401a36:	0bdb      	lsrs	r3, r3, #15
	const uint32_t divisors[5] = { 2, 8, 32, 128,
  401a38:	623b      	str	r3, [r7, #32]
	uint32_t ul_index;
	uint32_t ul_high, ul_low;

	/*  Satisfy frequency bound. */
	for (ul_index = 0;
  401a3a:	2300      	movs	r3, #0
  401a3c:	62fb      	str	r3, [r7, #44]	; 0x2c
  401a3e:	e01a      	b.n	401a76 <tc_find_mck_divisor+0x60>
			ul_index < (sizeof(divisors) / sizeof(divisors[0]));
			ul_index++) {
		ul_high = ul_mck / divisors[ul_index];
  401a40:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a42:	009b      	lsls	r3, r3, #2
  401a44:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401a48:	4413      	add	r3, r2
  401a4a:	f853 3c20 	ldr.w	r3, [r3, #-32]
  401a4e:	68ba      	ldr	r2, [r7, #8]
  401a50:	fbb2 f3f3 	udiv	r3, r2, r3
  401a54:	62bb      	str	r3, [r7, #40]	; 0x28
		ul_low  = ul_high / TC_DIV_FACTOR;
  401a56:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a58:	0c1b      	lsrs	r3, r3, #16
  401a5a:	627b      	str	r3, [r7, #36]	; 0x24
		if (ul_freq > ul_high) {
  401a5c:	68fa      	ldr	r2, [r7, #12]
  401a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
  401a60:	429a      	cmp	r2, r3
  401a62:	d901      	bls.n	401a68 <tc_find_mck_divisor+0x52>
			return 0;
  401a64:	2300      	movs	r3, #0
  401a66:	e023      	b.n	401ab0 <tc_find_mck_divisor+0x9a>
		} else if (ul_freq >= ul_low) {
  401a68:	68fa      	ldr	r2, [r7, #12]
  401a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
  401a6c:	429a      	cmp	r2, r3
  401a6e:	d206      	bcs.n	401a7e <tc_find_mck_divisor+0x68>
			ul_index++) {
  401a70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a72:	3301      	adds	r3, #1
  401a74:	62fb      	str	r3, [r7, #44]	; 0x2c
	for (ul_index = 0;
  401a76:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a78:	2b04      	cmp	r3, #4
  401a7a:	d9e1      	bls.n	401a40 <tc_find_mck_divisor+0x2a>
  401a7c:	e000      	b.n	401a80 <tc_find_mck_divisor+0x6a>
			break;
  401a7e:	bf00      	nop
		}
	}
	if (ul_index >= (sizeof(divisors) / sizeof(divisors[0]))) {
  401a80:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a82:	2b04      	cmp	r3, #4
  401a84:	d901      	bls.n	401a8a <tc_find_mck_divisor+0x74>
		return 0;
  401a86:	2300      	movs	r3, #0
  401a88:	e012      	b.n	401ab0 <tc_find_mck_divisor+0x9a>
	}

	/*  Store results. */
	if (p_uldiv) {
  401a8a:	687b      	ldr	r3, [r7, #4]
  401a8c:	2b00      	cmp	r3, #0
  401a8e:	d008      	beq.n	401aa2 <tc_find_mck_divisor+0x8c>
		*p_uldiv = divisors[ul_index];
  401a90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
  401a92:	009b      	lsls	r3, r3, #2
  401a94:	f107 0230 	add.w	r2, r7, #48	; 0x30
  401a98:	4413      	add	r3, r2
  401a9a:	f853 2c20 	ldr.w	r2, [r3, #-32]
  401a9e:	687b      	ldr	r3, [r7, #4]
  401aa0:	601a      	str	r2, [r3, #0]
	}

	if (p_ultcclks) {
  401aa2:	683b      	ldr	r3, [r7, #0]
  401aa4:	2b00      	cmp	r3, #0
  401aa6:	d002      	beq.n	401aae <tc_find_mck_divisor+0x98>
		*p_ultcclks = ul_index;
  401aa8:	683b      	ldr	r3, [r7, #0]
  401aaa:	6afa      	ldr	r2, [r7, #44]	; 0x2c
  401aac:	601a      	str	r2, [r3, #0]
	}

	return 1;
  401aae:	2301      	movs	r3, #1
}
  401ab0:	4618      	mov	r0, r3
  401ab2:	3734      	adds	r7, #52	; 0x34
  401ab4:	46bd      	mov	sp, r7
  401ab6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401aba:	4770      	bx	lr

00401abc <twihs_enable_master_mode>:
 * \brief Enable TWIHS master mode.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_enable_master_mode(Twihs *p_twihs)
{
  401abc:	b480      	push	{r7}
  401abe:	b083      	sub	sp, #12
  401ac0:	af00      	add	r7, sp, #0
  401ac2:	6078      	str	r0, [r7, #4]
	/* Set Master Disable bit and Slave Disable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSDIS;
  401ac4:	687b      	ldr	r3, [r7, #4]
  401ac6:	2208      	movs	r2, #8
  401ac8:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_CR = TWIHS_CR_SVDIS;
  401aca:	687b      	ldr	r3, [r7, #4]
  401acc:	2220      	movs	r2, #32
  401ace:	601a      	str	r2, [r3, #0]

	/* Set Master Enable bit */
	p_twihs->TWIHS_CR = TWIHS_CR_MSEN;
  401ad0:	687b      	ldr	r3, [r7, #4]
  401ad2:	2204      	movs	r2, #4
  401ad4:	601a      	str	r2, [r3, #0]
}
  401ad6:	bf00      	nop
  401ad8:	370c      	adds	r7, #12
  401ada:	46bd      	mov	sp, r7
  401adc:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ae0:	4770      	bx	lr
	...

00401ae4 <twihs_master_init>:
 * \param p_opt Options for initializing the TWIHS module (see \ref twihs_options_t).
 *
 * \return TWIHS_SUCCESS if initialization is complete, error code otherwise.
 */
uint32_t twihs_master_init(Twihs *p_twihs, const twihs_options_t *p_opt)
{
  401ae4:	b580      	push	{r7, lr}
  401ae6:	b084      	sub	sp, #16
  401ae8:	af00      	add	r7, sp, #0
  401aea:	6078      	str	r0, [r7, #4]
  401aec:	6039      	str	r1, [r7, #0]
	uint32_t status = TWIHS_SUCCESS;
  401aee:	2300      	movs	r3, #0
  401af0:	60fb      	str	r3, [r7, #12]

	/* Disable TWIHS interrupts */
	p_twihs->TWIHS_IDR = ~0UL;
  401af2:	687b      	ldr	r3, [r7, #4]
  401af4:	f04f 32ff 	mov.w	r2, #4294967295
  401af8:	629a      	str	r2, [r3, #40]	; 0x28

	/* Dummy read in status register */
	p_twihs->TWIHS_SR;
  401afa:	687b      	ldr	r3, [r7, #4]
  401afc:	6a1b      	ldr	r3, [r3, #32]

	/* Reset TWIHS peripheral */
	twihs_reset(p_twihs);
  401afe:	6878      	ldr	r0, [r7, #4]
  401b00:	4b0b      	ldr	r3, [pc, #44]	; (401b30 <twihs_master_init+0x4c>)
  401b02:	4798      	blx	r3

	twihs_enable_master_mode(p_twihs);
  401b04:	6878      	ldr	r0, [r7, #4]
  401b06:	4b0b      	ldr	r3, [pc, #44]	; (401b34 <twihs_master_init+0x50>)
  401b08:	4798      	blx	r3

	/* Select the speed */
	if (twihs_set_speed(p_twihs, p_opt->speed, p_opt->master_clk) == FAIL) {
  401b0a:	683b      	ldr	r3, [r7, #0]
  401b0c:	6859      	ldr	r1, [r3, #4]
  401b0e:	683b      	ldr	r3, [r7, #0]
  401b10:	681b      	ldr	r3, [r3, #0]
  401b12:	461a      	mov	r2, r3
  401b14:	6878      	ldr	r0, [r7, #4]
  401b16:	4b08      	ldr	r3, [pc, #32]	; (401b38 <twihs_master_init+0x54>)
  401b18:	4798      	blx	r3
  401b1a:	4603      	mov	r3, r0
  401b1c:	2b01      	cmp	r3, #1
  401b1e:	d101      	bne.n	401b24 <twihs_master_init+0x40>
		/* The desired speed setting is rejected */
		status = TWIHS_INVALID_ARGUMENT;
  401b20:	2301      	movs	r3, #1
  401b22:	60fb      	str	r3, [r7, #12]
	}

	return status;
  401b24:	68fb      	ldr	r3, [r7, #12]
}
  401b26:	4618      	mov	r0, r3
  401b28:	3710      	adds	r7, #16
  401b2a:	46bd      	mov	sp, r7
  401b2c:	bd80      	pop	{r7, pc}
  401b2e:	bf00      	nop
  401b30:	00401e51 	.word	0x00401e51
  401b34:	00401abd 	.word	0x00401abd
  401b38:	00401b3d 	.word	0x00401b3d

00401b3c <twihs_set_speed>:
 *
 * \retval PASS New speed setting is accepted.
 * \retval FAIL New speed setting is rejected.
 */
uint32_t twihs_set_speed(Twihs *p_twihs, uint32_t ul_speed, uint32_t ul_mck)
{
  401b3c:	b480      	push	{r7}
  401b3e:	b089      	sub	sp, #36	; 0x24
  401b40:	af00      	add	r7, sp, #0
  401b42:	60f8      	str	r0, [r7, #12]
  401b44:	60b9      	str	r1, [r7, #8]
  401b46:	607a      	str	r2, [r7, #4]
	uint32_t ckdiv = 0;
  401b48:	2300      	movs	r3, #0
  401b4a:	61fb      	str	r3, [r7, #28]
	uint32_t c_lh_div;
	uint32_t cldiv, chdiv;

	/* High-Speed can be only used in slave mode, 400k is the max speed allowed for master */
	if (ul_speed > I2C_FAST_MODE_SPEED) {
  401b4c:	68bb      	ldr	r3, [r7, #8]
  401b4e:	4a34      	ldr	r2, [pc, #208]	; (401c20 <twihs_set_speed+0xe4>)
  401b50:	4293      	cmp	r3, r2
  401b52:	d901      	bls.n	401b58 <twihs_set_speed+0x1c>
		return FAIL;
  401b54:	2301      	movs	r3, #1
  401b56:	e05d      	b.n	401c14 <twihs_set_speed+0xd8>
	}

	/* Low level time not less than 1.3us of I2C Fast Mode. */
	if (ul_speed > LOW_LEVEL_TIME_LIMIT) {
  401b58:	68bb      	ldr	r3, [r7, #8]
  401b5a:	4a32      	ldr	r2, [pc, #200]	; (401c24 <twihs_set_speed+0xe8>)
  401b5c:	4293      	cmp	r3, r2
  401b5e:	d937      	bls.n	401bd0 <twihs_set_speed+0x94>
		/* Low level of time fixed for 1.3us. */
		cldiv = ul_mck / (LOW_LEVEL_TIME_LIMIT * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b60:	687b      	ldr	r3, [r7, #4]
  401b62:	4a31      	ldr	r2, [pc, #196]	; (401c28 <twihs_set_speed+0xec>)
  401b64:	fba2 2303 	umull	r2, r3, r2, r3
  401b68:	0b9b      	lsrs	r3, r3, #14
  401b6a:	3b03      	subs	r3, #3
  401b6c:	617b      	str	r3, [r7, #20]
		chdiv = ul_mck / ((ul_speed + (ul_speed - LOW_LEVEL_TIME_LIMIT)) * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401b6e:	68ba      	ldr	r2, [r7, #8]
  401b70:	4b2e      	ldr	r3, [pc, #184]	; (401c2c <twihs_set_speed+0xf0>)
  401b72:	4413      	add	r3, r2
  401b74:	009b      	lsls	r3, r3, #2
  401b76:	687a      	ldr	r2, [r7, #4]
  401b78:	fbb2 f3f3 	udiv	r3, r2, r3
  401b7c:	3b03      	subs	r3, #3
  401b7e:	613b      	str	r3, [r7, #16]
		
		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b80:	e005      	b.n	401b8e <twihs_set_speed+0x52>
			/* Increase clock divider */
			ckdiv++;
  401b82:	69fb      	ldr	r3, [r7, #28]
  401b84:	3301      	adds	r3, #1
  401b86:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			cldiv /= TWIHS_CLK_DIVIDER;
  401b88:	697b      	ldr	r3, [r7, #20]
  401b8a:	085b      	lsrs	r3, r3, #1
  401b8c:	617b      	str	r3, [r7, #20]
		while ((cldiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b8e:	697b      	ldr	r3, [r7, #20]
  401b90:	2bff      	cmp	r3, #255	; 0xff
  401b92:	d909      	bls.n	401ba8 <twihs_set_speed+0x6c>
  401b94:	69fb      	ldr	r3, [r7, #28]
  401b96:	2b06      	cmp	r3, #6
  401b98:	d9f3      	bls.n	401b82 <twihs_set_speed+0x46>
		}
		/* chdiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401b9a:	e005      	b.n	401ba8 <twihs_set_speed+0x6c>
			/* Increase clock divider */
			ckdiv++;
  401b9c:	69fb      	ldr	r3, [r7, #28]
  401b9e:	3301      	adds	r3, #1
  401ba0:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			chdiv /= TWIHS_CLK_DIVIDER;
  401ba2:	693b      	ldr	r3, [r7, #16]
  401ba4:	085b      	lsrs	r3, r3, #1
  401ba6:	613b      	str	r3, [r7, #16]
		while ((chdiv > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401ba8:	693b      	ldr	r3, [r7, #16]
  401baa:	2bff      	cmp	r3, #255	; 0xff
  401bac:	d902      	bls.n	401bb4 <twihs_set_speed+0x78>
  401bae:	69fb      	ldr	r3, [r7, #28]
  401bb0:	2b06      	cmp	r3, #6
  401bb2:	d9f3      	bls.n	401b9c <twihs_set_speed+0x60>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401bb4:	697b      	ldr	r3, [r7, #20]
  401bb6:	b2da      	uxtb	r2, r3
  401bb8:	693b      	ldr	r3, [r7, #16]
  401bba:	021b      	lsls	r3, r3, #8
  401bbc:	b29b      	uxth	r3, r3
  401bbe:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401bc0:	69fb      	ldr	r3, [r7, #28]
  401bc2:	041b      	lsls	r3, r3, #16
  401bc4:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(cldiv) | TWIHS_CWGR_CHDIV(chdiv) |
  401bc8:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401bca:	68fb      	ldr	r3, [r7, #12]
  401bcc:	611a      	str	r2, [r3, #16]
  401bce:	e020      	b.n	401c12 <twihs_set_speed+0xd6>
	} else {
		c_lh_div = ul_mck / (ul_speed * TWIHS_CLK_DIVIDER) - TWIHS_CLK_CALC_ARGU;
  401bd0:	68bb      	ldr	r3, [r7, #8]
  401bd2:	005b      	lsls	r3, r3, #1
  401bd4:	687a      	ldr	r2, [r7, #4]
  401bd6:	fbb2 f3f3 	udiv	r3, r2, r3
  401bda:	3b03      	subs	r3, #3
  401bdc:	61bb      	str	r3, [r7, #24]

		/* cldiv must fit in 8 bits, ckdiv must fit in 3 bits */
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401bde:	e005      	b.n	401bec <twihs_set_speed+0xb0>
			/* Increase clock divider */
			ckdiv++;
  401be0:	69fb      	ldr	r3, [r7, #28]
  401be2:	3301      	adds	r3, #1
  401be4:	61fb      	str	r3, [r7, #28]
			/* Divide cldiv value */
			c_lh_div /= TWIHS_CLK_DIVIDER;
  401be6:	69bb      	ldr	r3, [r7, #24]
  401be8:	085b      	lsrs	r3, r3, #1
  401bea:	61bb      	str	r3, [r7, #24]
		while ((c_lh_div > TWIHS_CLK_DIV_MAX) && (ckdiv < TWIHS_CLK_DIV_MIN)) {
  401bec:	69bb      	ldr	r3, [r7, #24]
  401bee:	2bff      	cmp	r3, #255	; 0xff
  401bf0:	d902      	bls.n	401bf8 <twihs_set_speed+0xbc>
  401bf2:	69fb      	ldr	r3, [r7, #28]
  401bf4:	2b06      	cmp	r3, #6
  401bf6:	d9f3      	bls.n	401be0 <twihs_set_speed+0xa4>
		}

		/* set clock waveform generator register */
		p_twihs->TWIHS_CWGR =
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401bf8:	69bb      	ldr	r3, [r7, #24]
  401bfa:	b2da      	uxtb	r2, r3
  401bfc:	69bb      	ldr	r3, [r7, #24]
  401bfe:	021b      	lsls	r3, r3, #8
  401c00:	b29b      	uxth	r3, r3
  401c02:	431a      	orrs	r2, r3
				TWIHS_CWGR_CKDIV(ckdiv);
  401c04:	69fb      	ldr	r3, [r7, #28]
  401c06:	041b      	lsls	r3, r3, #16
  401c08:	f403 23e0 	and.w	r3, r3, #458752	; 0x70000
				TWIHS_CWGR_CLDIV(c_lh_div) | TWIHS_CWGR_CHDIV(c_lh_div) |
  401c0c:	431a      	orrs	r2, r3
		p_twihs->TWIHS_CWGR =
  401c0e:	68fb      	ldr	r3, [r7, #12]
  401c10:	611a      	str	r2, [r3, #16]
	}

	return PASS;
  401c12:	2300      	movs	r3, #0
}
  401c14:	4618      	mov	r0, r3
  401c16:	3724      	adds	r7, #36	; 0x24
  401c18:	46bd      	mov	sp, r7
  401c1a:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c1e:	4770      	bx	lr
  401c20:	00061a80 	.word	0x00061a80
  401c24:	0005dc00 	.word	0x0005dc00
  401c28:	057619f1 	.word	0x057619f1
  401c2c:	3ffd1200 	.word	0x3ffd1200

00401c30 <twihs_mk_addr>:
 * which byte is the MSB to start with.
 *
 * Please see the device datasheet for details on this.
 */
static uint32_t twihs_mk_addr(const uint8_t *addr, int len)
{
  401c30:	b480      	push	{r7}
  401c32:	b085      	sub	sp, #20
  401c34:	af00      	add	r7, sp, #0
  401c36:	6078      	str	r0, [r7, #4]
  401c38:	6039      	str	r1, [r7, #0]
	uint32_t val;

	if (len == 0)
  401c3a:	683b      	ldr	r3, [r7, #0]
  401c3c:	2b00      	cmp	r3, #0
  401c3e:	d101      	bne.n	401c44 <twihs_mk_addr+0x14>
		return 0;
  401c40:	2300      	movs	r3, #0
  401c42:	e01d      	b.n	401c80 <twihs_mk_addr+0x50>

	val = addr[0];
  401c44:	687b      	ldr	r3, [r7, #4]
  401c46:	781b      	ldrb	r3, [r3, #0]
  401c48:	60fb      	str	r3, [r7, #12]
	if (len > 1) {
  401c4a:	683b      	ldr	r3, [r7, #0]
  401c4c:	2b01      	cmp	r3, #1
  401c4e:	dd09      	ble.n	401c64 <twihs_mk_addr+0x34>
		val <<= 8;
  401c50:	68fb      	ldr	r3, [r7, #12]
  401c52:	021b      	lsls	r3, r3, #8
  401c54:	60fb      	str	r3, [r7, #12]
		val |= addr[1];
  401c56:	687b      	ldr	r3, [r7, #4]
  401c58:	3301      	adds	r3, #1
  401c5a:	781b      	ldrb	r3, [r3, #0]
  401c5c:	461a      	mov	r2, r3
  401c5e:	68fb      	ldr	r3, [r7, #12]
  401c60:	4313      	orrs	r3, r2
  401c62:	60fb      	str	r3, [r7, #12]
	}
	if (len > 2) {
  401c64:	683b      	ldr	r3, [r7, #0]
  401c66:	2b02      	cmp	r3, #2
  401c68:	dd09      	ble.n	401c7e <twihs_mk_addr+0x4e>
		val <<= 8;
  401c6a:	68fb      	ldr	r3, [r7, #12]
  401c6c:	021b      	lsls	r3, r3, #8
  401c6e:	60fb      	str	r3, [r7, #12]
		val |= addr[2];
  401c70:	687b      	ldr	r3, [r7, #4]
  401c72:	3302      	adds	r3, #2
  401c74:	781b      	ldrb	r3, [r3, #0]
  401c76:	461a      	mov	r2, r3
  401c78:	68fb      	ldr	r3, [r7, #12]
  401c7a:	4313      	orrs	r3, r2
  401c7c:	60fb      	str	r3, [r7, #12]
	}
	return val;
  401c7e:	68fb      	ldr	r3, [r7, #12]
}
  401c80:	4618      	mov	r0, r3
  401c82:	3714      	adds	r7, #20
  401c84:	46bd      	mov	sp, r7
  401c86:	f85d 7b04 	ldr.w	r7, [sp], #4
  401c8a:	4770      	bx	lr

00401c8c <twihs_master_read>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were read, error code otherwise.
 */
uint32_t twihs_master_read(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401c8c:	b580      	push	{r7, lr}
  401c8e:	b086      	sub	sp, #24
  401c90:	af00      	add	r7, sp, #0
  401c92:	6078      	str	r0, [r7, #4]
  401c94:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401c96:	683b      	ldr	r3, [r7, #0]
  401c98:	68db      	ldr	r3, [r3, #12]
  401c9a:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401c9c:	683b      	ldr	r3, [r7, #0]
  401c9e:	689b      	ldr	r3, [r3, #8]
  401ca0:	613b      	str	r3, [r7, #16]
	uint32_t timeout = TWIHS_TIMEOUT;
  401ca2:	f643 2398 	movw	r3, #15000	; 0x3a98
  401ca6:	60fb      	str	r3, [r7, #12]

	/* Check argument */
	if (cnt == 0) {
  401ca8:	697b      	ldr	r3, [r7, #20]
  401caa:	2b00      	cmp	r3, #0
  401cac:	d101      	bne.n	401cb2 <twihs_master_read+0x26>
		return TWIHS_INVALID_ARGUMENT;
  401cae:	2301      	movs	r3, #1
  401cb0:	e059      	b.n	401d66 <twihs_master_read+0xda>
	}

	/* Set read mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401cb2:	687b      	ldr	r3, [r7, #4]
  401cb4:	2200      	movs	r2, #0
  401cb6:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401cb8:	683b      	ldr	r3, [r7, #0]
  401cba:	7c1b      	ldrb	r3, [r3, #16]
  401cbc:	041b      	lsls	r3, r3, #16
  401cbe:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401cc2:	683b      	ldr	r3, [r7, #0]
  401cc4:	685b      	ldr	r3, [r3, #4]
  401cc6:	021b      	lsls	r3, r3, #8
  401cc8:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_MREAD | TWIHS_MMR_DADR(p_packet->chip) |
  401ccc:	4313      	orrs	r3, r2
  401cce:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
  401cd2:	687b      	ldr	r3, [r7, #4]
  401cd4:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401cd6:	687b      	ldr	r3, [r7, #4]
  401cd8:	2200      	movs	r2, #0
  401cda:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401cdc:	683a      	ldr	r2, [r7, #0]
  401cde:	683b      	ldr	r3, [r7, #0]
  401ce0:	685b      	ldr	r3, [r3, #4]
  401ce2:	4619      	mov	r1, r3
  401ce4:	4610      	mov	r0, r2
  401ce6:	4b22      	ldr	r3, [pc, #136]	; (401d70 <twihs_master_read+0xe4>)
  401ce8:	4798      	blx	r3
  401cea:	4602      	mov	r2, r0
  401cec:	687b      	ldr	r3, [r7, #4]
  401cee:	60da      	str	r2, [r3, #12]

	/* Send a START Condition */
	p_twihs->TWIHS_CR = TWIHS_CR_START;
  401cf0:	687b      	ldr	r3, [r7, #4]
  401cf2:	2201      	movs	r2, #1
  401cf4:	601a      	str	r2, [r3, #0]

	while (cnt > 0) {
  401cf6:	e029      	b.n	401d4c <twihs_master_read+0xc0>
		status = p_twihs->TWIHS_SR;
  401cf8:	687b      	ldr	r3, [r7, #4]
  401cfa:	6a1b      	ldr	r3, [r3, #32]
  401cfc:	60bb      	str	r3, [r7, #8]
		if (status & TWIHS_SR_NACK) {
  401cfe:	68bb      	ldr	r3, [r7, #8]
  401d00:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401d04:	2b00      	cmp	r3, #0
  401d06:	d001      	beq.n	401d0c <twihs_master_read+0x80>
			return TWIHS_RECEIVE_NACK;
  401d08:	2305      	movs	r3, #5
  401d0a:	e02c      	b.n	401d66 <twihs_master_read+0xda>
		}
		if (!timeout--) {
  401d0c:	68fb      	ldr	r3, [r7, #12]
  401d0e:	1e5a      	subs	r2, r3, #1
  401d10:	60fa      	str	r2, [r7, #12]
  401d12:	2b00      	cmp	r3, #0
  401d14:	d101      	bne.n	401d1a <twihs_master_read+0x8e>
			return TWIHS_ERROR_TIMEOUT;
  401d16:	2309      	movs	r3, #9
  401d18:	e025      	b.n	401d66 <twihs_master_read+0xda>
		}
		/* Last byte ? */
		if (cnt == 1) {
  401d1a:	697b      	ldr	r3, [r7, #20]
  401d1c:	2b01      	cmp	r3, #1
  401d1e:	d102      	bne.n	401d26 <twihs_master_read+0x9a>
			p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401d20:	687b      	ldr	r3, [r7, #4]
  401d22:	2202      	movs	r2, #2
  401d24:	601a      	str	r2, [r3, #0]
		}

		if (!(status & TWIHS_SR_RXRDY)) {
  401d26:	68bb      	ldr	r3, [r7, #8]
  401d28:	f003 0302 	and.w	r3, r3, #2
  401d2c:	2b00      	cmp	r3, #0
  401d2e:	d100      	bne.n	401d32 <twihs_master_read+0xa6>
			continue;
  401d30:	e00c      	b.n	401d4c <twihs_master_read+0xc0>
		}
		*buffer++ = p_twihs->TWIHS_RHR;
  401d32:	693b      	ldr	r3, [r7, #16]
  401d34:	1c5a      	adds	r2, r3, #1
  401d36:	613a      	str	r2, [r7, #16]
  401d38:	687a      	ldr	r2, [r7, #4]
  401d3a:	6b12      	ldr	r2, [r2, #48]	; 0x30
  401d3c:	b2d2      	uxtb	r2, r2
  401d3e:	701a      	strb	r2, [r3, #0]

		cnt--;
  401d40:	697b      	ldr	r3, [r7, #20]
  401d42:	3b01      	subs	r3, #1
  401d44:	617b      	str	r3, [r7, #20]
		timeout = TWIHS_TIMEOUT;
  401d46:	f643 2398 	movw	r3, #15000	; 0x3a98
  401d4a:	60fb      	str	r3, [r7, #12]
	while (cnt > 0) {
  401d4c:	697b      	ldr	r3, [r7, #20]
  401d4e:	2b00      	cmp	r3, #0
  401d50:	d1d2      	bne.n	401cf8 <twihs_master_read+0x6c>
	}

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401d52:	bf00      	nop
  401d54:	687b      	ldr	r3, [r7, #4]
  401d56:	6a1b      	ldr	r3, [r3, #32]
  401d58:	f003 0301 	and.w	r3, r3, #1
  401d5c:	2b00      	cmp	r3, #0
  401d5e:	d0f9      	beq.n	401d54 <twihs_master_read+0xc8>
	}

	p_twihs->TWIHS_SR;
  401d60:	687b      	ldr	r3, [r7, #4]
  401d62:	6a1b      	ldr	r3, [r3, #32]

	return TWIHS_SUCCESS;
  401d64:	2300      	movs	r3, #0
}
  401d66:	4618      	mov	r0, r3
  401d68:	3718      	adds	r7, #24
  401d6a:	46bd      	mov	sp, r7
  401d6c:	bd80      	pop	{r7, pc}
  401d6e:	bf00      	nop
  401d70:	00401c31 	.word	0x00401c31

00401d74 <twihs_master_write>:
 * \param p_packet Packet information and data (see \ref twihs_packet_t).
 *
 * \return TWIHS_SUCCESS if all bytes were written, error code otherwise.
 */
uint32_t twihs_master_write(Twihs *p_twihs, twihs_packet_t *p_packet)
{
  401d74:	b580      	push	{r7, lr}
  401d76:	b086      	sub	sp, #24
  401d78:	af00      	add	r7, sp, #0
  401d7a:	6078      	str	r0, [r7, #4]
  401d7c:	6039      	str	r1, [r7, #0]
	uint32_t status, cnt = p_packet->length;
  401d7e:	683b      	ldr	r3, [r7, #0]
  401d80:	68db      	ldr	r3, [r3, #12]
  401d82:	617b      	str	r3, [r7, #20]
	uint8_t *buffer = p_packet->buffer;
  401d84:	683b      	ldr	r3, [r7, #0]
  401d86:	689b      	ldr	r3, [r3, #8]
  401d88:	613b      	str	r3, [r7, #16]

	/* Check argument */
	if (cnt == 0) {
  401d8a:	697b      	ldr	r3, [r7, #20]
  401d8c:	2b00      	cmp	r3, #0
  401d8e:	d101      	bne.n	401d94 <twihs_master_write+0x20>
		return TWIHS_INVALID_ARGUMENT;
  401d90:	2301      	movs	r3, #1
  401d92:	e056      	b.n	401e42 <twihs_master_write+0xce>
	}

	/* Set write mode, slave address and 3 internal address byte lengths */
	p_twihs->TWIHS_MMR = 0;
  401d94:	687b      	ldr	r3, [r7, #4]
  401d96:	2200      	movs	r2, #0
  401d98:	605a      	str	r2, [r3, #4]
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401d9a:	683b      	ldr	r3, [r7, #0]
  401d9c:	7c1b      	ldrb	r3, [r3, #16]
  401d9e:	041b      	lsls	r3, r3, #16
  401da0:	f403 02fe 	and.w	r2, r3, #8323072	; 0x7f0000
			((p_packet->addr_length << TWIHS_MMR_IADRSZ_Pos) &
  401da4:	683b      	ldr	r3, [r7, #0]
  401da6:	685b      	ldr	r3, [r3, #4]
  401da8:	021b      	lsls	r3, r3, #8
  401daa:	f403 7340 	and.w	r3, r3, #768	; 0x300
	p_twihs->TWIHS_MMR = TWIHS_MMR_DADR(p_packet->chip) |
  401dae:	431a      	orrs	r2, r3
  401db0:	687b      	ldr	r3, [r7, #4]
  401db2:	605a      	str	r2, [r3, #4]
			TWIHS_MMR_IADRSZ_Msk);

	/* Set internal address for remote chip */
	p_twihs->TWIHS_IADR = 0;
  401db4:	687b      	ldr	r3, [r7, #4]
  401db6:	2200      	movs	r2, #0
  401db8:	60da      	str	r2, [r3, #12]
	p_twihs->TWIHS_IADR = twihs_mk_addr(p_packet->addr, p_packet->addr_length);
  401dba:	683a      	ldr	r2, [r7, #0]
  401dbc:	683b      	ldr	r3, [r7, #0]
  401dbe:	685b      	ldr	r3, [r3, #4]
  401dc0:	4619      	mov	r1, r3
  401dc2:	4610      	mov	r0, r2
  401dc4:	4b21      	ldr	r3, [pc, #132]	; (401e4c <twihs_master_write+0xd8>)
  401dc6:	4798      	blx	r3
  401dc8:	4602      	mov	r2, r0
  401dca:	687b      	ldr	r3, [r7, #4]
  401dcc:	60da      	str	r2, [r3, #12]

	/* Send all bytes */
	while (cnt > 0) {
  401dce:	e019      	b.n	401e04 <twihs_master_write+0x90>
		status = p_twihs->TWIHS_SR;
  401dd0:	687b      	ldr	r3, [r7, #4]
  401dd2:	6a1b      	ldr	r3, [r3, #32]
  401dd4:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401dd6:	68fb      	ldr	r3, [r7, #12]
  401dd8:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401ddc:	2b00      	cmp	r3, #0
  401dde:	d001      	beq.n	401de4 <twihs_master_write+0x70>
			return TWIHS_RECEIVE_NACK;
  401de0:	2305      	movs	r3, #5
  401de2:	e02e      	b.n	401e42 <twihs_master_write+0xce>
		}

		if (!(status & TWIHS_SR_TXRDY)) {
  401de4:	68fb      	ldr	r3, [r7, #12]
  401de6:	f003 0304 	and.w	r3, r3, #4
  401dea:	2b00      	cmp	r3, #0
  401dec:	d100      	bne.n	401df0 <twihs_master_write+0x7c>
			continue;
  401dee:	e009      	b.n	401e04 <twihs_master_write+0x90>
		}
		p_twihs->TWIHS_THR = *buffer++;
  401df0:	693b      	ldr	r3, [r7, #16]
  401df2:	1c5a      	adds	r2, r3, #1
  401df4:	613a      	str	r2, [r7, #16]
  401df6:	781b      	ldrb	r3, [r3, #0]
  401df8:	461a      	mov	r2, r3
  401dfa:	687b      	ldr	r3, [r7, #4]
  401dfc:	635a      	str	r2, [r3, #52]	; 0x34

		cnt--;
  401dfe:	697b      	ldr	r3, [r7, #20]
  401e00:	3b01      	subs	r3, #1
  401e02:	617b      	str	r3, [r7, #20]
	while (cnt > 0) {
  401e04:	697b      	ldr	r3, [r7, #20]
  401e06:	2b00      	cmp	r3, #0
  401e08:	d1e2      	bne.n	401dd0 <twihs_master_write+0x5c>
	}

	while (1) {
		status = p_twihs->TWIHS_SR;
  401e0a:	687b      	ldr	r3, [r7, #4]
  401e0c:	6a1b      	ldr	r3, [r3, #32]
  401e0e:	60fb      	str	r3, [r7, #12]
		if (status & TWIHS_SR_NACK) {
  401e10:	68fb      	ldr	r3, [r7, #12]
  401e12:	f403 7380 	and.w	r3, r3, #256	; 0x100
  401e16:	2b00      	cmp	r3, #0
  401e18:	d001      	beq.n	401e1e <twihs_master_write+0xaa>
			return TWIHS_RECEIVE_NACK;
  401e1a:	2305      	movs	r3, #5
  401e1c:	e011      	b.n	401e42 <twihs_master_write+0xce>
		}

		if (status & TWIHS_SR_TXRDY) {
  401e1e:	68fb      	ldr	r3, [r7, #12]
  401e20:	f003 0304 	and.w	r3, r3, #4
  401e24:	2b00      	cmp	r3, #0
  401e26:	d100      	bne.n	401e2a <twihs_master_write+0xb6>
		status = p_twihs->TWIHS_SR;
  401e28:	e7ef      	b.n	401e0a <twihs_master_write+0x96>
			break;
  401e2a:	bf00      	nop
		}
	}

	p_twihs->TWIHS_CR = TWIHS_CR_STOP;
  401e2c:	687b      	ldr	r3, [r7, #4]
  401e2e:	2202      	movs	r2, #2
  401e30:	601a      	str	r2, [r3, #0]

	while (!(p_twihs->TWIHS_SR & TWIHS_SR_TXCOMP)) {
  401e32:	bf00      	nop
  401e34:	687b      	ldr	r3, [r7, #4]
  401e36:	6a1b      	ldr	r3, [r3, #32]
  401e38:	f003 0301 	and.w	r3, r3, #1
  401e3c:	2b00      	cmp	r3, #0
  401e3e:	d0f9      	beq.n	401e34 <twihs_master_write+0xc0>
	}

	return TWIHS_SUCCESS;
  401e40:	2300      	movs	r3, #0
}
  401e42:	4618      	mov	r0, r3
  401e44:	3718      	adds	r7, #24
  401e46:	46bd      	mov	sp, r7
  401e48:	bd80      	pop	{r7, pc}
  401e4a:	bf00      	nop
  401e4c:	00401c31 	.word	0x00401c31

00401e50 <twihs_reset>:
 * \brief Reset TWIHS.
 *
 * \param p_twihs Pointer to a TWIHS instance.
 */
void twihs_reset(Twihs *p_twihs)
{
  401e50:	b480      	push	{r7}
  401e52:	b083      	sub	sp, #12
  401e54:	af00      	add	r7, sp, #0
  401e56:	6078      	str	r0, [r7, #4]
	/* Set SWRST bit to reset TWIHS peripheral */
	p_twihs->TWIHS_CR = TWIHS_CR_SWRST;
  401e58:	687b      	ldr	r3, [r7, #4]
  401e5a:	2280      	movs	r2, #128	; 0x80
  401e5c:	601a      	str	r2, [r3, #0]
	p_twihs->TWIHS_RHR;
  401e5e:	687b      	ldr	r3, [r7, #4]
  401e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
}
  401e62:	bf00      	nop
  401e64:	370c      	adds	r7, #12
  401e66:	46bd      	mov	sp, r7
  401e68:	f85d 7b04 	ldr.w	r7, [sp], #4
  401e6c:	4770      	bx	lr

00401e6e <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
  401e6e:	b480      	push	{r7}
  401e70:	b085      	sub	sp, #20
  401e72:	af00      	add	r7, sp, #0
  401e74:	6078      	str	r0, [r7, #4]
  401e76:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
  401e78:	2300      	movs	r3, #0
  401e7a:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
  401e7c:	687b      	ldr	r3, [r7, #4]
  401e7e:	22ac      	movs	r2, #172	; 0xac
  401e80:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
  401e82:	683b      	ldr	r3, [r7, #0]
  401e84:	681a      	ldr	r2, [r3, #0]
  401e86:	683b      	ldr	r3, [r7, #0]
  401e88:	685b      	ldr	r3, [r3, #4]
  401e8a:	fbb2 f3f3 	udiv	r3, r2, r3
  401e8e:	091b      	lsrs	r3, r3, #4
  401e90:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
  401e92:	68fb      	ldr	r3, [r7, #12]
  401e94:	2b00      	cmp	r3, #0
  401e96:	d003      	beq.n	401ea0 <uart_init+0x32>
  401e98:	68fb      	ldr	r3, [r7, #12]
  401e9a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401e9e:	d301      	bcc.n	401ea4 <uart_init+0x36>
		return 1;
  401ea0:	2301      	movs	r3, #1
  401ea2:	e00a      	b.n	401eba <uart_init+0x4c>

	p_uart->UART_BRGR = cd;
  401ea4:	687b      	ldr	r3, [r7, #4]
  401ea6:	68fa      	ldr	r2, [r7, #12]
  401ea8:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
  401eaa:	683b      	ldr	r3, [r7, #0]
  401eac:	689a      	ldr	r2, [r3, #8]
  401eae:	687b      	ldr	r3, [r7, #4]
  401eb0:	605a      	str	r2, [r3, #4]
	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
#endif

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
  401eb2:	687b      	ldr	r3, [r7, #4]
  401eb4:	2250      	movs	r2, #80	; 0x50
  401eb6:	601a      	str	r2, [r3, #0]

	return 0;
  401eb8:	2300      	movs	r3, #0
}
  401eba:	4618      	mov	r0, r3
  401ebc:	3714      	adds	r7, #20
  401ebe:	46bd      	mov	sp, r7
  401ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
  401ec4:	4770      	bx	lr

00401ec6 <uart_is_tx_empty>:
 *
 * \retval 1 Transmitter is empty.
 * \retval 0 Transmitter is not empty.
 */
uint32_t uart_is_tx_empty(Uart *p_uart)
{
  401ec6:	b480      	push	{r7}
  401ec8:	b083      	sub	sp, #12
  401eca:	af00      	add	r7, sp, #0
  401ecc:	6078      	str	r0, [r7, #4]
	return (p_uart->UART_SR & UART_SR_TXEMPTY) > 0;
  401ece:	687b      	ldr	r3, [r7, #4]
  401ed0:	695b      	ldr	r3, [r3, #20]
  401ed2:	f403 7300 	and.w	r3, r3, #512	; 0x200
  401ed6:	2b00      	cmp	r3, #0
  401ed8:	bf14      	ite	ne
  401eda:	2301      	movne	r3, #1
  401edc:	2300      	moveq	r3, #0
  401ede:	b2db      	uxtb	r3, r3
}
  401ee0:	4618      	mov	r0, r3
  401ee2:	370c      	adds	r7, #12
  401ee4:	46bd      	mov	sp, r7
  401ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
  401eea:	4770      	bx	lr

00401eec <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
  401eec:	b480      	push	{r7}
  401eee:	b083      	sub	sp, #12
  401ef0:	af00      	add	r7, sp, #0
  401ef2:	6078      	str	r0, [r7, #4]
  401ef4:	460b      	mov	r3, r1
  401ef6:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
  401ef8:	687b      	ldr	r3, [r7, #4]
  401efa:	695b      	ldr	r3, [r3, #20]
  401efc:	f003 0302 	and.w	r3, r3, #2
  401f00:	2b00      	cmp	r3, #0
  401f02:	d101      	bne.n	401f08 <uart_write+0x1c>
		return 1;
  401f04:	2301      	movs	r3, #1
  401f06:	e003      	b.n	401f10 <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
  401f08:	78fa      	ldrb	r2, [r7, #3]
  401f0a:	687b      	ldr	r3, [r7, #4]
  401f0c:	61da      	str	r2, [r3, #28]
	return 0;
  401f0e:	2300      	movs	r3, #0
}
  401f10:	4618      	mov	r0, r3
  401f12:	370c      	adds	r7, #12
  401f14:	46bd      	mov	sp, r7
  401f16:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f1a:	4770      	bx	lr

00401f1c <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
  401f1c:	b480      	push	{r7}
  401f1e:	b083      	sub	sp, #12
  401f20:	af00      	add	r7, sp, #0
  401f22:	6078      	str	r0, [r7, #4]
  401f24:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
  401f26:	687b      	ldr	r3, [r7, #4]
  401f28:	695b      	ldr	r3, [r3, #20]
  401f2a:	f003 0301 	and.w	r3, r3, #1
  401f2e:	2b00      	cmp	r3, #0
  401f30:	d101      	bne.n	401f36 <uart_read+0x1a>
		return 1;
  401f32:	2301      	movs	r3, #1
  401f34:	e005      	b.n	401f42 <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
  401f36:	687b      	ldr	r3, [r7, #4]
  401f38:	699b      	ldr	r3, [r3, #24]
  401f3a:	b2da      	uxtb	r2, r3
  401f3c:	683b      	ldr	r3, [r7, #0]
  401f3e:	701a      	strb	r2, [r3, #0]
	return 0;
  401f40:	2300      	movs	r3, #0
}
  401f42:	4618      	mov	r0, r3
  401f44:	370c      	adds	r7, #12
  401f46:	46bd      	mov	sp, r7
  401f48:	f85d 7b04 	ldr.w	r7, [sp], #4
  401f4c:	4770      	bx	lr

00401f4e <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
  401f4e:	b480      	push	{r7}
  401f50:	b089      	sub	sp, #36	; 0x24
  401f52:	af00      	add	r7, sp, #0
  401f54:	60f8      	str	r0, [r7, #12]
  401f56:	60b9      	str	r1, [r7, #8]
  401f58:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
  401f5a:	68bb      	ldr	r3, [r7, #8]
  401f5c:	011a      	lsls	r2, r3, #4
  401f5e:	687b      	ldr	r3, [r7, #4]
  401f60:	429a      	cmp	r2, r3
  401f62:	d802      	bhi.n	401f6a <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
  401f64:	2310      	movs	r3, #16
  401f66:	61fb      	str	r3, [r7, #28]
  401f68:	e001      	b.n	401f6e <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
  401f6a:	2308      	movs	r3, #8
  401f6c:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
  401f6e:	687b      	ldr	r3, [r7, #4]
  401f70:	00da      	lsls	r2, r3, #3
  401f72:	69fb      	ldr	r3, [r7, #28]
  401f74:	68b9      	ldr	r1, [r7, #8]
  401f76:	fb01 f303 	mul.w	r3, r1, r3
  401f7a:	085b      	lsrs	r3, r3, #1
  401f7c:	441a      	add	r2, r3
  401f7e:	69fb      	ldr	r3, [r7, #28]
  401f80:	68b9      	ldr	r1, [r7, #8]
  401f82:	fb01 f303 	mul.w	r3, r1, r3
  401f86:	fbb2 f3f3 	udiv	r3, r2, r3
  401f8a:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
  401f8c:	69bb      	ldr	r3, [r7, #24]
  401f8e:	08db      	lsrs	r3, r3, #3
  401f90:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
  401f92:	69bb      	ldr	r3, [r7, #24]
  401f94:	f003 0307 	and.w	r3, r3, #7
  401f98:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
  401f9a:	697b      	ldr	r3, [r7, #20]
  401f9c:	2b00      	cmp	r3, #0
  401f9e:	d003      	beq.n	401fa8 <usart_set_async_baudrate+0x5a>
  401fa0:	697b      	ldr	r3, [r7, #20]
  401fa2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
  401fa6:	d301      	bcc.n	401fac <usart_set_async_baudrate+0x5e>
		return 1;
  401fa8:	2301      	movs	r3, #1
  401faa:	e00f      	b.n	401fcc <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
  401fac:	69fb      	ldr	r3, [r7, #28]
  401fae:	2b08      	cmp	r3, #8
  401fb0:	d105      	bne.n	401fbe <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
  401fb2:	68fb      	ldr	r3, [r7, #12]
  401fb4:	685b      	ldr	r3, [r3, #4]
  401fb6:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
  401fba:	68fb      	ldr	r3, [r7, #12]
  401fbc:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
  401fbe:	693b      	ldr	r3, [r7, #16]
  401fc0:	041a      	lsls	r2, r3, #16
  401fc2:	697b      	ldr	r3, [r7, #20]
  401fc4:	431a      	orrs	r2, r3
  401fc6:	68fb      	ldr	r3, [r7, #12]
  401fc8:	621a      	str	r2, [r3, #32]

	return 0;
  401fca:	2300      	movs	r3, #0
}
  401fcc:	4618      	mov	r0, r3
  401fce:	3724      	adds	r7, #36	; 0x24
  401fd0:	46bd      	mov	sp, r7
  401fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
  401fd6:	4770      	bx	lr

00401fd8 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
  401fd8:	b580      	push	{r7, lr}
  401fda:	b082      	sub	sp, #8
  401fdc:	af00      	add	r7, sp, #0
  401fde:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
  401fe0:	6878      	ldr	r0, [r7, #4]
  401fe2:	4b0d      	ldr	r3, [pc, #52]	; (402018 <usart_reset+0x40>)
  401fe4:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
  401fe6:	687b      	ldr	r3, [r7, #4]
  401fe8:	2200      	movs	r2, #0
  401fea:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
  401fec:	687b      	ldr	r3, [r7, #4]
  401fee:	2200      	movs	r2, #0
  401ff0:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
  401ff2:	687b      	ldr	r3, [r7, #4]
  401ff4:	2200      	movs	r2, #0
  401ff6:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
  401ff8:	6878      	ldr	r0, [r7, #4]
  401ffa:	4b08      	ldr	r3, [pc, #32]	; (40201c <usart_reset+0x44>)
  401ffc:	4798      	blx	r3
	usart_reset_rx(p_usart);
  401ffe:	6878      	ldr	r0, [r7, #4]
  402000:	4b07      	ldr	r3, [pc, #28]	; (402020 <usart_reset+0x48>)
  402002:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
  402004:	6878      	ldr	r0, [r7, #4]
  402006:	4b07      	ldr	r3, [pc, #28]	; (402024 <usart_reset+0x4c>)
  402008:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
  40200a:	6878      	ldr	r0, [r7, #4]
  40200c:	4b06      	ldr	r3, [pc, #24]	; (402028 <usart_reset+0x50>)
  40200e:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
  402010:	bf00      	nop
  402012:	3708      	adds	r7, #8
  402014:	46bd      	mov	sp, r7
  402016:	bd80      	pop	{r7, pc}
  402018:	004021d1 	.word	0x004021d1
  40201c:	004020cb 	.word	0x004020cb
  402020:	004020ff 	.word	0x004020ff
  402024:	00402131 	.word	0x00402131
  402028:	0040214d 	.word	0x0040214d

0040202c <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
  40202c:	b580      	push	{r7, lr}
  40202e:	b084      	sub	sp, #16
  402030:	af00      	add	r7, sp, #0
  402032:	60f8      	str	r0, [r7, #12]
  402034:	60b9      	str	r1, [r7, #8]
  402036:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
  402038:	68f8      	ldr	r0, [r7, #12]
  40203a:	4b1a      	ldr	r3, [pc, #104]	; (4020a4 <usart_init_rs232+0x78>)
  40203c:	4798      	blx	r3

	ul_reg_val = 0;
  40203e:	4b1a      	ldr	r3, [pc, #104]	; (4020a8 <usart_init_rs232+0x7c>)
  402040:	2200      	movs	r2, #0
  402042:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
  402044:	68bb      	ldr	r3, [r7, #8]
  402046:	2b00      	cmp	r3, #0
  402048:	d009      	beq.n	40205e <usart_init_rs232+0x32>
  40204a:	68bb      	ldr	r3, [r7, #8]
  40204c:	681b      	ldr	r3, [r3, #0]
  40204e:	687a      	ldr	r2, [r7, #4]
  402050:	4619      	mov	r1, r3
  402052:	68f8      	ldr	r0, [r7, #12]
  402054:	4b15      	ldr	r3, [pc, #84]	; (4020ac <usart_init_rs232+0x80>)
  402056:	4798      	blx	r3
  402058:	4603      	mov	r3, r0
  40205a:	2b00      	cmp	r3, #0
  40205c:	d001      	beq.n	402062 <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
  40205e:	2301      	movs	r3, #1
  402060:	e01b      	b.n	40209a <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402062:	68bb      	ldr	r3, [r7, #8]
  402064:	685a      	ldr	r2, [r3, #4]
  402066:	68bb      	ldr	r3, [r7, #8]
  402068:	689b      	ldr	r3, [r3, #8]
  40206a:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  40206c:	68bb      	ldr	r3, [r7, #8]
  40206e:	691b      	ldr	r3, [r3, #16]
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402070:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
  402072:	68bb      	ldr	r3, [r7, #8]
  402074:	68db      	ldr	r3, [r3, #12]
  402076:	431a      	orrs	r2, r3
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
  402078:	4b0b      	ldr	r3, [pc, #44]	; (4020a8 <usart_init_rs232+0x7c>)
  40207a:	681b      	ldr	r3, [r3, #0]
  40207c:	4313      	orrs	r3, r2
  40207e:	4a0a      	ldr	r2, [pc, #40]	; (4020a8 <usart_init_rs232+0x7c>)
  402080:	6013      	str	r3, [r2, #0]

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
  402082:	4b09      	ldr	r3, [pc, #36]	; (4020a8 <usart_init_rs232+0x7c>)
  402084:	681b      	ldr	r3, [r3, #0]
  402086:	4a08      	ldr	r2, [pc, #32]	; (4020a8 <usart_init_rs232+0x7c>)
  402088:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
  40208a:	68fb      	ldr	r3, [r7, #12]
  40208c:	685a      	ldr	r2, [r3, #4]
  40208e:	4b06      	ldr	r3, [pc, #24]	; (4020a8 <usart_init_rs232+0x7c>)
  402090:	681b      	ldr	r3, [r3, #0]
  402092:	431a      	orrs	r2, r3
  402094:	68fb      	ldr	r3, [r7, #12]
  402096:	605a      	str	r2, [r3, #4]

	return 0;
  402098:	2300      	movs	r3, #0
}
  40209a:	4618      	mov	r0, r3
  40209c:	3710      	adds	r7, #16
  40209e:	46bd      	mov	sp, r7
  4020a0:	bd80      	pop	{r7, pc}
  4020a2:	bf00      	nop
  4020a4:	00401fd9 	.word	0x00401fd9
  4020a8:	20400a44 	.word	0x20400a44
  4020ac:	00401f4f 	.word	0x00401f4f

004020b0 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
  4020b0:	b480      	push	{r7}
  4020b2:	b083      	sub	sp, #12
  4020b4:	af00      	add	r7, sp, #0
  4020b6:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
  4020b8:	687b      	ldr	r3, [r7, #4]
  4020ba:	2240      	movs	r2, #64	; 0x40
  4020bc:	601a      	str	r2, [r3, #0]
}
  4020be:	bf00      	nop
  4020c0:	370c      	adds	r7, #12
  4020c2:	46bd      	mov	sp, r7
  4020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020c8:	4770      	bx	lr

004020ca <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
  4020ca:	b480      	push	{r7}
  4020cc:	b083      	sub	sp, #12
  4020ce:	af00      	add	r7, sp, #0
  4020d0:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
  4020d2:	687b      	ldr	r3, [r7, #4]
  4020d4:	2288      	movs	r2, #136	; 0x88
  4020d6:	601a      	str	r2, [r3, #0]
}
  4020d8:	bf00      	nop
  4020da:	370c      	adds	r7, #12
  4020dc:	46bd      	mov	sp, r7
  4020de:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020e2:	4770      	bx	lr

004020e4 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
  4020e4:	b480      	push	{r7}
  4020e6:	b083      	sub	sp, #12
  4020e8:	af00      	add	r7, sp, #0
  4020ea:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
  4020ec:	687b      	ldr	r3, [r7, #4]
  4020ee:	2210      	movs	r2, #16
  4020f0:	601a      	str	r2, [r3, #0]
}
  4020f2:	bf00      	nop
  4020f4:	370c      	adds	r7, #12
  4020f6:	46bd      	mov	sp, r7
  4020f8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4020fc:	4770      	bx	lr

004020fe <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
  4020fe:	b480      	push	{r7}
  402100:	b083      	sub	sp, #12
  402102:	af00      	add	r7, sp, #0
  402104:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
  402106:	687b      	ldr	r3, [r7, #4]
  402108:	2224      	movs	r2, #36	; 0x24
  40210a:	601a      	str	r2, [r3, #0]
}
  40210c:	bf00      	nop
  40210e:	370c      	adds	r7, #12
  402110:	46bd      	mov	sp, r7
  402112:	f85d 7b04 	ldr.w	r7, [sp], #4
  402116:	4770      	bx	lr

00402118 <usart_get_status>:
 * \param p_usart Pointer to a USART instance.
 *
 * \return The current USART status.
 */
uint32_t usart_get_status(Usart *p_usart)
{
  402118:	b480      	push	{r7}
  40211a:	b083      	sub	sp, #12
  40211c:	af00      	add	r7, sp, #0
  40211e:	6078      	str	r0, [r7, #4]
	return p_usart->US_CSR;
  402120:	687b      	ldr	r3, [r7, #4]
  402122:	695b      	ldr	r3, [r3, #20]
}
  402124:	4618      	mov	r0, r3
  402126:	370c      	adds	r7, #12
  402128:	46bd      	mov	sp, r7
  40212a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40212e:	4770      	bx	lr

00402130 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
  402130:	b480      	push	{r7}
  402132:	b083      	sub	sp, #12
  402134:	af00      	add	r7, sp, #0
  402136:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
  402138:	687b      	ldr	r3, [r7, #4]
  40213a:	f44f 7280 	mov.w	r2, #256	; 0x100
  40213e:	601a      	str	r2, [r3, #0]
}
  402140:	bf00      	nop
  402142:	370c      	adds	r7, #12
  402144:	46bd      	mov	sp, r7
  402146:	f85d 7b04 	ldr.w	r7, [sp], #4
  40214a:	4770      	bx	lr

0040214c <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
  40214c:	b480      	push	{r7}
  40214e:	b083      	sub	sp, #12
  402150:	af00      	add	r7, sp, #0
  402152:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
  402154:	687b      	ldr	r3, [r7, #4]
  402156:	f44f 2200 	mov.w	r2, #524288	; 0x80000
  40215a:	601a      	str	r2, [r3, #0]
}
  40215c:	bf00      	nop
  40215e:	370c      	adds	r7, #12
  402160:	46bd      	mov	sp, r7
  402162:	f85d 7b04 	ldr.w	r7, [sp], #4
  402166:	4770      	bx	lr

00402168 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
  402168:	b480      	push	{r7}
  40216a:	b083      	sub	sp, #12
  40216c:	af00      	add	r7, sp, #0
  40216e:	6078      	str	r0, [r7, #4]
  402170:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
  402172:	687b      	ldr	r3, [r7, #4]
  402174:	695b      	ldr	r3, [r3, #20]
  402176:	f003 0302 	and.w	r3, r3, #2
  40217a:	2b00      	cmp	r3, #0
  40217c:	d101      	bne.n	402182 <usart_write+0x1a>
		return 1;
  40217e:	2301      	movs	r3, #1
  402180:	e005      	b.n	40218e <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
  402182:	683b      	ldr	r3, [r7, #0]
  402184:	f3c3 0208 	ubfx	r2, r3, #0, #9
  402188:	687b      	ldr	r3, [r7, #4]
  40218a:	61da      	str	r2, [r3, #28]
	return 0;
  40218c:	2300      	movs	r3, #0
}
  40218e:	4618      	mov	r0, r3
  402190:	370c      	adds	r7, #12
  402192:	46bd      	mov	sp, r7
  402194:	f85d 7b04 	ldr.w	r7, [sp], #4
  402198:	4770      	bx	lr

0040219a <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
  40219a:	b480      	push	{r7}
  40219c:	b083      	sub	sp, #12
  40219e:	af00      	add	r7, sp, #0
  4021a0:	6078      	str	r0, [r7, #4]
  4021a2:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
  4021a4:	687b      	ldr	r3, [r7, #4]
  4021a6:	695b      	ldr	r3, [r3, #20]
  4021a8:	f003 0301 	and.w	r3, r3, #1
  4021ac:	2b00      	cmp	r3, #0
  4021ae:	d101      	bne.n	4021b4 <usart_read+0x1a>
		return 1;
  4021b0:	2301      	movs	r3, #1
  4021b2:	e006      	b.n	4021c2 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
  4021b4:	687b      	ldr	r3, [r7, #4]
  4021b6:	699b      	ldr	r3, [r3, #24]
  4021b8:	f3c3 0208 	ubfx	r2, r3, #0, #9
  4021bc:	683b      	ldr	r3, [r7, #0]
  4021be:	601a      	str	r2, [r3, #0]

	return 0;
  4021c0:	2300      	movs	r3, #0
}
  4021c2:	4618      	mov	r0, r3
  4021c4:	370c      	adds	r7, #12
  4021c6:	46bd      	mov	sp, r7
  4021c8:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021cc:	4770      	bx	lr
	...

004021d0 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
  4021d0:	b480      	push	{r7}
  4021d2:	b083      	sub	sp, #12
  4021d4:	af00      	add	r7, sp, #0
  4021d6:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY_PASSWD;
  4021d8:	687b      	ldr	r3, [r7, #4]
  4021da:	4a04      	ldr	r2, [pc, #16]	; (4021ec <usart_disable_writeprotect+0x1c>)
  4021dc:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
  4021e0:	bf00      	nop
  4021e2:	370c      	adds	r7, #12
  4021e4:	46bd      	mov	sp, r7
  4021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
  4021ea:	4770      	bx	lr
  4021ec:	55534100 	.word	0x55534100

004021f0 <cpu_irq_save>:

static volatile uint32_t cpu_irq_critical_section_counter;
static volatile bool     cpu_irq_prev_interrupt_state;

static inline irqflags_t cpu_irq_save(void)
{
  4021f0:	b480      	push	{r7}
  4021f2:	b083      	sub	sp, #12
  4021f4:	af00      	add	r7, sp, #0
 */
__attribute__( ( always_inline ) ) __STATIC_INLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
  4021f6:	f3ef 8310 	mrs	r3, PRIMASK
  4021fa:	607b      	str	r3, [r7, #4]
  return(result);
  4021fc:	687b      	ldr	r3, [r7, #4]
	volatile irqflags_t flags = cpu_irq_is_enabled();
  4021fe:	2b00      	cmp	r3, #0
  402200:	bf0c      	ite	eq
  402202:	2301      	moveq	r3, #1
  402204:	2300      	movne	r3, #0
  402206:	b2db      	uxtb	r3, r3
  402208:	603b      	str	r3, [r7, #0]
  __ASM volatile ("cpsid i" : : : "memory");
  40220a:	b672      	cpsid	i
  __ASM volatile ("dmb");
  40220c:	f3bf 8f5f 	dmb	sy
	cpu_irq_disable();
  402210:	4b04      	ldr	r3, [pc, #16]	; (402224 <cpu_irq_save+0x34>)
  402212:	2200      	movs	r2, #0
  402214:	701a      	strb	r2, [r3, #0]
	return flags;
  402216:	683b      	ldr	r3, [r7, #0]
}
  402218:	4618      	mov	r0, r3
  40221a:	370c      	adds	r7, #12
  40221c:	46bd      	mov	sp, r7
  40221e:	f85d 7b04 	ldr.w	r7, [sp], #4
  402222:	4770      	bx	lr
  402224:	20400000 	.word	0x20400000

00402228 <cpu_irq_is_enabled_flags>:

static inline bool cpu_irq_is_enabled_flags(irqflags_t flags)
{
  402228:	b480      	push	{r7}
  40222a:	b083      	sub	sp, #12
  40222c:	af00      	add	r7, sp, #0
  40222e:	6078      	str	r0, [r7, #4]
	return (flags);
  402230:	687b      	ldr	r3, [r7, #4]
  402232:	2b00      	cmp	r3, #0
  402234:	bf14      	ite	ne
  402236:	2301      	movne	r3, #1
  402238:	2300      	moveq	r3, #0
  40223a:	b2db      	uxtb	r3, r3
}
  40223c:	4618      	mov	r0, r3
  40223e:	370c      	adds	r7, #12
  402240:	46bd      	mov	sp, r7
  402242:	f85d 7b04 	ldr.w	r7, [sp], #4
  402246:	4770      	bx	lr

00402248 <cpu_irq_restore>:

static inline void cpu_irq_restore(irqflags_t flags)
{
  402248:	b580      	push	{r7, lr}
  40224a:	b082      	sub	sp, #8
  40224c:	af00      	add	r7, sp, #0
  40224e:	6078      	str	r0, [r7, #4]
	if (cpu_irq_is_enabled_flags(flags))
  402250:	6878      	ldr	r0, [r7, #4]
  402252:	4b07      	ldr	r3, [pc, #28]	; (402270 <cpu_irq_restore+0x28>)
  402254:	4798      	blx	r3
  402256:	4603      	mov	r3, r0
  402258:	2b00      	cmp	r3, #0
  40225a:	d005      	beq.n	402268 <cpu_irq_restore+0x20>
		cpu_irq_enable();
  40225c:	4b05      	ldr	r3, [pc, #20]	; (402274 <cpu_irq_restore+0x2c>)
  40225e:	2201      	movs	r2, #1
  402260:	701a      	strb	r2, [r3, #0]
  402262:	f3bf 8f5f 	dmb	sy
  __ASM volatile ("cpsie i" : : : "memory");
  402266:	b662      	cpsie	i
}
  402268:	bf00      	nop
  40226a:	3708      	adds	r7, #8
  40226c:	46bd      	mov	sp, r7
  40226e:	bd80      	pop	{r7, pc}
  402270:	00402229 	.word	0x00402229
  402274:	20400000 	.word	0x20400000

00402278 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
  402278:	b580      	push	{r7, lr}
  40227a:	b084      	sub	sp, #16
  40227c:	af00      	add	r7, sp, #0
        uint32_t *pSrc, *pDest;

        /* Initialize the relocate segment */
        pSrc = &_etext;
  40227e:	4b1e      	ldr	r3, [pc, #120]	; (4022f8 <Reset_Handler+0x80>)
  402280:	60fb      	str	r3, [r7, #12]
        pDest = &_srelocate;
  402282:	4b1e      	ldr	r3, [pc, #120]	; (4022fc <Reset_Handler+0x84>)
  402284:	60bb      	str	r3, [r7, #8]

        if (pSrc != pDest) {
  402286:	68fa      	ldr	r2, [r7, #12]
  402288:	68bb      	ldr	r3, [r7, #8]
  40228a:	429a      	cmp	r2, r3
  40228c:	d00c      	beq.n	4022a8 <Reset_Handler+0x30>
                for (; pDest < &_erelocate;) {
  40228e:	e007      	b.n	4022a0 <Reset_Handler+0x28>
                        *pDest++ = *pSrc++;
  402290:	68bb      	ldr	r3, [r7, #8]
  402292:	1d1a      	adds	r2, r3, #4
  402294:	60ba      	str	r2, [r7, #8]
  402296:	68fa      	ldr	r2, [r7, #12]
  402298:	1d11      	adds	r1, r2, #4
  40229a:	60f9      	str	r1, [r7, #12]
  40229c:	6812      	ldr	r2, [r2, #0]
  40229e:	601a      	str	r2, [r3, #0]
                for (; pDest < &_erelocate;) {
  4022a0:	68bb      	ldr	r3, [r7, #8]
  4022a2:	4a17      	ldr	r2, [pc, #92]	; (402300 <Reset_Handler+0x88>)
  4022a4:	4293      	cmp	r3, r2
  4022a6:	d3f3      	bcc.n	402290 <Reset_Handler+0x18>
                }
        }

        /* Clear the zero segment */
        for (pDest = &_szero; pDest < &_ezero;) {
  4022a8:	4b16      	ldr	r3, [pc, #88]	; (402304 <Reset_Handler+0x8c>)
  4022aa:	60bb      	str	r3, [r7, #8]
  4022ac:	e004      	b.n	4022b8 <Reset_Handler+0x40>
                *pDest++ = 0;
  4022ae:	68bb      	ldr	r3, [r7, #8]
  4022b0:	1d1a      	adds	r2, r3, #4
  4022b2:	60ba      	str	r2, [r7, #8]
  4022b4:	2200      	movs	r2, #0
  4022b6:	601a      	str	r2, [r3, #0]
        for (pDest = &_szero; pDest < &_ezero;) {
  4022b8:	68bb      	ldr	r3, [r7, #8]
  4022ba:	4a13      	ldr	r2, [pc, #76]	; (402308 <Reset_Handler+0x90>)
  4022bc:	4293      	cmp	r3, r2
  4022be:	d3f6      	bcc.n	4022ae <Reset_Handler+0x36>
        }

        /* Set the vector table base address */
        pSrc = (uint32_t *) & _sfixed;
  4022c0:	4b12      	ldr	r3, [pc, #72]	; (40230c <Reset_Handler+0x94>)
  4022c2:	60fb      	str	r3, [r7, #12]
        SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
  4022c4:	4a12      	ldr	r2, [pc, #72]	; (402310 <Reset_Handler+0x98>)
  4022c6:	68fb      	ldr	r3, [r7, #12]
  4022c8:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
  4022cc:	6093      	str	r3, [r2, #8]
 * \brief Enable FPU
 */
__always_inline static void fpu_enable(void)
{
	irqflags_t flags;
	flags = cpu_irq_save();
  4022ce:	4b11      	ldr	r3, [pc, #68]	; (402314 <Reset_Handler+0x9c>)
  4022d0:	4798      	blx	r3
  4022d2:	6078      	str	r0, [r7, #4]
	REG_CPACR |=  (0xFu << 20);
  4022d4:	4a10      	ldr	r2, [pc, #64]	; (402318 <Reset_Handler+0xa0>)
  4022d6:	4b10      	ldr	r3, [pc, #64]	; (402318 <Reset_Handler+0xa0>)
  4022d8:	681b      	ldr	r3, [r3, #0]
  4022da:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
  4022de:	6013      	str	r3, [r2, #0]
  __ASM volatile ("dsb");
  4022e0:	f3bf 8f4f 	dsb	sy
  __ASM volatile ("isb");
  4022e4:	f3bf 8f6f 	isb	sy
	__DSB();
	__ISB();
	cpu_irq_restore(flags);
  4022e8:	6878      	ldr	r0, [r7, #4]
  4022ea:	4b0c      	ldr	r3, [pc, #48]	; (40231c <Reset_Handler+0xa4>)
  4022ec:	4798      	blx	r3
#if __FPU_USED
	fpu_enable();
#endif

        /* Initialize the C library */
        __libc_init_array();
  4022ee:	4b0c      	ldr	r3, [pc, #48]	; (402320 <Reset_Handler+0xa8>)
  4022f0:	4798      	blx	r3

        /* Branch to main function */
        main();
  4022f2:	4b0c      	ldr	r3, [pc, #48]	; (402324 <Reset_Handler+0xac>)
  4022f4:	4798      	blx	r3

        /* Infinite loop */
        while (1);
  4022f6:	e7fe      	b.n	4022f6 <Reset_Handler+0x7e>
  4022f8:	004098e4 	.word	0x004098e4
  4022fc:	20400000 	.word	0x20400000
  402300:	204009b4 	.word	0x204009b4
  402304:	204009b4 	.word	0x204009b4
  402308:	20400b70 	.word	0x20400b70
  40230c:	00400000 	.word	0x00400000
  402310:	e000ed00 	.word	0xe000ed00
  402314:	004021f1 	.word	0x004021f1
  402318:	e000ed88 	.word	0xe000ed88
  40231c:	00402249 	.word	0x00402249
  402320:	00403ba1 	.word	0x00403ba1
  402324:	00402f45 	.word	0x00402f45

00402328 <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
  402328:	b480      	push	{r7}
  40232a:	af00      	add	r7, sp, #0
        while (1) {
  40232c:	e7fe      	b.n	40232c <Dummy_Handler+0x4>
	...

00402330 <SystemCoreClockUpdate>:

  SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate( void )
{
  402330:	b480      	push	{r7}
  402332:	af00      	add	r7, sp, #0
  /* Determine clock frequency according to clock register values */
  switch (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk)
  402334:	4b52      	ldr	r3, [pc, #328]	; (402480 <SystemCoreClockUpdate+0x150>)
  402336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402338:	f003 0303 	and.w	r3, r3, #3
  40233c:	2b01      	cmp	r3, #1
  40233e:	d014      	beq.n	40236a <SystemCoreClockUpdate+0x3a>
  402340:	2b01      	cmp	r3, #1
  402342:	d302      	bcc.n	40234a <SystemCoreClockUpdate+0x1a>
  402344:	2b02      	cmp	r3, #2
  402346:	d038      	beq.n	4023ba <SystemCoreClockUpdate+0x8a>
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
      }
    break;

    default:
    break;
  402348:	e07a      	b.n	402440 <SystemCoreClockUpdate+0x110>
      if ( SUPC->SUPC_SR & SUPC_SR_OSCSEL )
  40234a:	4b4e      	ldr	r3, [pc, #312]	; (402484 <SystemCoreClockUpdate+0x154>)
  40234c:	695b      	ldr	r3, [r3, #20]
  40234e:	f003 0380 	and.w	r3, r3, #128	; 0x80
  402352:	2b00      	cmp	r3, #0
  402354:	d004      	beq.n	402360 <SystemCoreClockUpdate+0x30>
        SystemCoreClock = CHIP_FREQ_XTAL_32K;
  402356:	4b4c      	ldr	r3, [pc, #304]	; (402488 <SystemCoreClockUpdate+0x158>)
  402358:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  40235c:	601a      	str	r2, [r3, #0]
    break;
  40235e:	e06f      	b.n	402440 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_SLCK_RC;
  402360:	4b49      	ldr	r3, [pc, #292]	; (402488 <SystemCoreClockUpdate+0x158>)
  402362:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
  402366:	601a      	str	r2, [r3, #0]
    break;
  402368:	e06a      	b.n	402440 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  40236a:	4b45      	ldr	r3, [pc, #276]	; (402480 <SystemCoreClockUpdate+0x150>)
  40236c:	6a1b      	ldr	r3, [r3, #32]
  40236e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  402372:	2b00      	cmp	r3, #0
  402374:	d003      	beq.n	40237e <SystemCoreClockUpdate+0x4e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M;
  402376:	4b44      	ldr	r3, [pc, #272]	; (402488 <SystemCoreClockUpdate+0x158>)
  402378:	4a44      	ldr	r2, [pc, #272]	; (40248c <SystemCoreClockUpdate+0x15c>)
  40237a:	601a      	str	r2, [r3, #0]
    break;
  40237c:	e060      	b.n	402440 <SystemCoreClockUpdate+0x110>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  40237e:	4b42      	ldr	r3, [pc, #264]	; (402488 <SystemCoreClockUpdate+0x158>)
  402380:	4a43      	ldr	r2, [pc, #268]	; (402490 <SystemCoreClockUpdate+0x160>)
  402382:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  402384:	4b3e      	ldr	r3, [pc, #248]	; (402480 <SystemCoreClockUpdate+0x150>)
  402386:	6a1b      	ldr	r3, [r3, #32]
  402388:	f003 0370 	and.w	r3, r3, #112	; 0x70
  40238c:	2b10      	cmp	r3, #16
  40238e:	d004      	beq.n	40239a <SystemCoreClockUpdate+0x6a>
  402390:	2b20      	cmp	r3, #32
  402392:	d008      	beq.n	4023a6 <SystemCoreClockUpdate+0x76>
  402394:	2b00      	cmp	r3, #0
  402396:	d00e      	beq.n	4023b6 <SystemCoreClockUpdate+0x86>
          break;
  402398:	e00e      	b.n	4023b8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 2U;
  40239a:	4b3b      	ldr	r3, [pc, #236]	; (402488 <SystemCoreClockUpdate+0x158>)
  40239c:	681b      	ldr	r3, [r3, #0]
  40239e:	005b      	lsls	r3, r3, #1
  4023a0:	4a39      	ldr	r2, [pc, #228]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023a2:	6013      	str	r3, [r2, #0]
          break;
  4023a4:	e008      	b.n	4023b8 <SystemCoreClockUpdate+0x88>
            SystemCoreClock *= 3U;
  4023a6:	4b38      	ldr	r3, [pc, #224]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023a8:	681a      	ldr	r2, [r3, #0]
  4023aa:	4613      	mov	r3, r2
  4023ac:	005b      	lsls	r3, r3, #1
  4023ae:	4413      	add	r3, r2
  4023b0:	4a35      	ldr	r2, [pc, #212]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023b2:	6013      	str	r3, [r2, #0]
          break;
  4023b4:	e000      	b.n	4023b8 <SystemCoreClockUpdate+0x88>
          break;
  4023b6:	bf00      	nop
    break;
  4023b8:	e042      	b.n	402440 <SystemCoreClockUpdate+0x110>
      if ( PMC->CKGR_MOR & CKGR_MOR_MOSCSEL )
  4023ba:	4b31      	ldr	r3, [pc, #196]	; (402480 <SystemCoreClockUpdate+0x150>)
  4023bc:	6a1b      	ldr	r3, [r3, #32]
  4023be:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
  4023c2:	2b00      	cmp	r3, #0
  4023c4:	d003      	beq.n	4023ce <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = CHIP_FREQ_XTAL_12M ;
  4023c6:	4b30      	ldr	r3, [pc, #192]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023c8:	4a30      	ldr	r2, [pc, #192]	; (40248c <SystemCoreClockUpdate+0x15c>)
  4023ca:	601a      	str	r2, [r3, #0]
  4023cc:	e01c      	b.n	402408 <SystemCoreClockUpdate+0xd8>
        SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
  4023ce:	4b2e      	ldr	r3, [pc, #184]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023d0:	4a2f      	ldr	r2, [pc, #188]	; (402490 <SystemCoreClockUpdate+0x160>)
  4023d2:	601a      	str	r2, [r3, #0]
        switch ( PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk )
  4023d4:	4b2a      	ldr	r3, [pc, #168]	; (402480 <SystemCoreClockUpdate+0x150>)
  4023d6:	6a1b      	ldr	r3, [r3, #32]
  4023d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
  4023dc:	2b10      	cmp	r3, #16
  4023de:	d004      	beq.n	4023ea <SystemCoreClockUpdate+0xba>
  4023e0:	2b20      	cmp	r3, #32
  4023e2:	d008      	beq.n	4023f6 <SystemCoreClockUpdate+0xc6>
  4023e4:	2b00      	cmp	r3, #0
  4023e6:	d00e      	beq.n	402406 <SystemCoreClockUpdate+0xd6>
          break;
  4023e8:	e00e      	b.n	402408 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 2U;
  4023ea:	4b27      	ldr	r3, [pc, #156]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023ec:	681b      	ldr	r3, [r3, #0]
  4023ee:	005b      	lsls	r3, r3, #1
  4023f0:	4a25      	ldr	r2, [pc, #148]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023f2:	6013      	str	r3, [r2, #0]
          break;
  4023f4:	e008      	b.n	402408 <SystemCoreClockUpdate+0xd8>
            SystemCoreClock *= 3U;
  4023f6:	4b24      	ldr	r3, [pc, #144]	; (402488 <SystemCoreClockUpdate+0x158>)
  4023f8:	681a      	ldr	r2, [r3, #0]
  4023fa:	4613      	mov	r3, r2
  4023fc:	005b      	lsls	r3, r3, #1
  4023fe:	4413      	add	r3, r2
  402400:	4a21      	ldr	r2, [pc, #132]	; (402488 <SystemCoreClockUpdate+0x158>)
  402402:	6013      	str	r3, [r2, #0]
          break;
  402404:	e000      	b.n	402408 <SystemCoreClockUpdate+0xd8>
          break;
  402406:	bf00      	nop
      if ( (uint32_t) (PMC->PMC_MCKR & (uint32_t) PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK )
  402408:	4b1d      	ldr	r3, [pc, #116]	; (402480 <SystemCoreClockUpdate+0x150>)
  40240a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  40240c:	f003 0303 	and.w	r3, r3, #3
  402410:	2b02      	cmp	r3, #2
  402412:	d114      	bne.n	40243e <SystemCoreClockUpdate+0x10e>
        SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> CKGR_PLLAR_MULA_Pos) + 1U);
  402414:	4b1a      	ldr	r3, [pc, #104]	; (402480 <SystemCoreClockUpdate+0x150>)
  402416:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402418:	0c1b      	lsrs	r3, r3, #16
  40241a:	f3c3 030a 	ubfx	r3, r3, #0, #11
  40241e:	3301      	adds	r3, #1
  402420:	4a19      	ldr	r2, [pc, #100]	; (402488 <SystemCoreClockUpdate+0x158>)
  402422:	6812      	ldr	r2, [r2, #0]
  402424:	fb02 f303 	mul.w	r3, r2, r3
  402428:	4a17      	ldr	r2, [pc, #92]	; (402488 <SystemCoreClockUpdate+0x158>)
  40242a:	6013      	str	r3, [r2, #0]
        SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> CKGR_PLLAR_DIVA_Pos));
  40242c:	4b14      	ldr	r3, [pc, #80]	; (402480 <SystemCoreClockUpdate+0x150>)
  40242e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
  402430:	b2db      	uxtb	r3, r3
  402432:	4a15      	ldr	r2, [pc, #84]	; (402488 <SystemCoreClockUpdate+0x158>)
  402434:	6812      	ldr	r2, [r2, #0]
  402436:	fbb2 f3f3 	udiv	r3, r2, r3
  40243a:	4a13      	ldr	r2, [pc, #76]	; (402488 <SystemCoreClockUpdate+0x158>)
  40243c:	6013      	str	r3, [r2, #0]
    break;
  40243e:	bf00      	nop
  }

  if ( (PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3 )
  402440:	4b0f      	ldr	r3, [pc, #60]	; (402480 <SystemCoreClockUpdate+0x150>)
  402442:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402444:	f003 0370 	and.w	r3, r3, #112	; 0x70
  402448:	2b70      	cmp	r3, #112	; 0x70
  40244a:	d108      	bne.n	40245e <SystemCoreClockUpdate+0x12e>
  {
    SystemCoreClock /= 3U;
  40244c:	4b0e      	ldr	r3, [pc, #56]	; (402488 <SystemCoreClockUpdate+0x158>)
  40244e:	681b      	ldr	r3, [r3, #0]
  402450:	4a10      	ldr	r2, [pc, #64]	; (402494 <SystemCoreClockUpdate+0x164>)
  402452:	fba2 2303 	umull	r2, r3, r2, r3
  402456:	085b      	lsrs	r3, r3, #1
  402458:	4a0b      	ldr	r2, [pc, #44]	; (402488 <SystemCoreClockUpdate+0x158>)
  40245a:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  }
}
  40245c:	e00a      	b.n	402474 <SystemCoreClockUpdate+0x144>
    SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> PMC_MCKR_PRES_Pos);
  40245e:	4b08      	ldr	r3, [pc, #32]	; (402480 <SystemCoreClockUpdate+0x150>)
  402460:	6b1b      	ldr	r3, [r3, #48]	; 0x30
  402462:	091b      	lsrs	r3, r3, #4
  402464:	f003 0307 	and.w	r3, r3, #7
  402468:	4a07      	ldr	r2, [pc, #28]	; (402488 <SystemCoreClockUpdate+0x158>)
  40246a:	6812      	ldr	r2, [r2, #0]
  40246c:	fa22 f303 	lsr.w	r3, r2, r3
  402470:	4a05      	ldr	r2, [pc, #20]	; (402488 <SystemCoreClockUpdate+0x158>)
  402472:	6013      	str	r3, [r2, #0]
}
  402474:	bf00      	nop
  402476:	46bd      	mov	sp, r7
  402478:	f85d 7b04 	ldr.w	r7, [sp], #4
  40247c:	4770      	bx	lr
  40247e:	bf00      	nop
  402480:	400e0600 	.word	0x400e0600
  402484:	400e1810 	.word	0x400e1810
  402488:	20400004 	.word	0x20400004
  40248c:	00b71b00 	.word	0x00b71b00
  402490:	003d0900 	.word	0x003d0900
  402494:	aaaaaaab 	.word	0xaaaaaaab

00402498 <system_init_flash>:
/**
 * Initialize flash.
 */
void system_init_flash( uint32_t ul_clk )
{
  402498:	b480      	push	{r7}
  40249a:	b083      	sub	sp, #12
  40249c:	af00      	add	r7, sp, #0
  40249e:	6078      	str	r0, [r7, #4]
  /* Set FWS for embedded Flash access according to operating frequency */
  if ( ul_clk < CHIP_FREQ_FWS_0 )
  4024a0:	687b      	ldr	r3, [r7, #4]
  4024a2:	4a19      	ldr	r2, [pc, #100]	; (402508 <system_init_flash+0x70>)
  4024a4:	4293      	cmp	r3, r2
  4024a6:	d804      	bhi.n	4024b2 <system_init_flash+0x1a>
  {
    EFC->EEFC_FMR = EEFC_FMR_FWS(0)|EEFC_FMR_CLOE;
  4024a8:	4b18      	ldr	r3, [pc, #96]	; (40250c <system_init_flash+0x74>)
  4024aa:	f04f 6280 	mov.w	r2, #67108864	; 0x4000000
  4024ae:	601a      	str	r2, [r3, #0]
          }
        }
      }
    }
  }
}
  4024b0:	e023      	b.n	4024fa <system_init_flash+0x62>
    if (ul_clk < CHIP_FREQ_FWS_1)
  4024b2:	687b      	ldr	r3, [r7, #4]
  4024b4:	4a16      	ldr	r2, [pc, #88]	; (402510 <system_init_flash+0x78>)
  4024b6:	4293      	cmp	r3, r2
  4024b8:	d803      	bhi.n	4024c2 <system_init_flash+0x2a>
      EFC->EEFC_FMR = EEFC_FMR_FWS(1)|EEFC_FMR_CLOE;
  4024ba:	4b14      	ldr	r3, [pc, #80]	; (40250c <system_init_flash+0x74>)
  4024bc:	4a15      	ldr	r2, [pc, #84]	; (402514 <system_init_flash+0x7c>)
  4024be:	601a      	str	r2, [r3, #0]
}
  4024c0:	e01b      	b.n	4024fa <system_init_flash+0x62>
      if (ul_clk < CHIP_FREQ_FWS_2)
  4024c2:	687b      	ldr	r3, [r7, #4]
  4024c4:	4a14      	ldr	r2, [pc, #80]	; (402518 <system_init_flash+0x80>)
  4024c6:	4293      	cmp	r3, r2
  4024c8:	d803      	bhi.n	4024d2 <system_init_flash+0x3a>
        EFC->EEFC_FMR = EEFC_FMR_FWS(2)|EEFC_FMR_CLOE;
  4024ca:	4b10      	ldr	r3, [pc, #64]	; (40250c <system_init_flash+0x74>)
  4024cc:	4a13      	ldr	r2, [pc, #76]	; (40251c <system_init_flash+0x84>)
  4024ce:	601a      	str	r2, [r3, #0]
}
  4024d0:	e013      	b.n	4024fa <system_init_flash+0x62>
        if ( ul_clk < CHIP_FREQ_FWS_3 )
  4024d2:	687b      	ldr	r3, [r7, #4]
  4024d4:	4a12      	ldr	r2, [pc, #72]	; (402520 <system_init_flash+0x88>)
  4024d6:	4293      	cmp	r3, r2
  4024d8:	d803      	bhi.n	4024e2 <system_init_flash+0x4a>
          EFC->EEFC_FMR = EEFC_FMR_FWS(3)|EEFC_FMR_CLOE;
  4024da:	4b0c      	ldr	r3, [pc, #48]	; (40250c <system_init_flash+0x74>)
  4024dc:	4a11      	ldr	r2, [pc, #68]	; (402524 <system_init_flash+0x8c>)
  4024de:	601a      	str	r2, [r3, #0]
}
  4024e0:	e00b      	b.n	4024fa <system_init_flash+0x62>
          if ( ul_clk < CHIP_FREQ_FWS_4 )
  4024e2:	687b      	ldr	r3, [r7, #4]
  4024e4:	4a10      	ldr	r2, [pc, #64]	; (402528 <system_init_flash+0x90>)
  4024e6:	4293      	cmp	r3, r2
  4024e8:	d804      	bhi.n	4024f4 <system_init_flash+0x5c>
            EFC->EEFC_FMR = EEFC_FMR_FWS(4)|EEFC_FMR_CLOE;
  4024ea:	4b08      	ldr	r3, [pc, #32]	; (40250c <system_init_flash+0x74>)
  4024ec:	f04f 2204 	mov.w	r2, #67109888	; 0x4000400
  4024f0:	601a      	str	r2, [r3, #0]
}
  4024f2:	e002      	b.n	4024fa <system_init_flash+0x62>
            EFC->EEFC_FMR = EEFC_FMR_FWS(5)|EEFC_FMR_CLOE;
  4024f4:	4b05      	ldr	r3, [pc, #20]	; (40250c <system_init_flash+0x74>)
  4024f6:	4a0d      	ldr	r2, [pc, #52]	; (40252c <system_init_flash+0x94>)
  4024f8:	601a      	str	r2, [r3, #0]
}
  4024fa:	bf00      	nop
  4024fc:	370c      	adds	r7, #12
  4024fe:	46bd      	mov	sp, r7
  402500:	f85d 7b04 	ldr.w	r7, [sp], #4
  402504:	4770      	bx	lr
  402506:	bf00      	nop
  402508:	01312cff 	.word	0x01312cff
  40250c:	400e0c00 	.word	0x400e0c00
  402510:	026259ff 	.word	0x026259ff
  402514:	04000100 	.word	0x04000100
  402518:	039386ff 	.word	0x039386ff
  40251c:	04000200 	.word	0x04000200
  402520:	04c4b3ff 	.word	0x04c4b3ff
  402524:	04000300 	.word	0x04000300
  402528:	05f5e0ff 	.word	0x05f5e0ff
  40252c:	04000500 	.word	0x04000500

00402530 <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
  402530:	b480      	push	{r7}
  402532:	b085      	sub	sp, #20
  402534:	af00      	add	r7, sp, #0
  402536:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;
	int ramend = (int)&__ram_end__;
  402538:	4b10      	ldr	r3, [pc, #64]	; (40257c <_sbrk+0x4c>)
  40253a:	60fb      	str	r3, [r7, #12]

	if (heap == NULL) {
  40253c:	4b10      	ldr	r3, [pc, #64]	; (402580 <_sbrk+0x50>)
  40253e:	681b      	ldr	r3, [r3, #0]
  402540:	2b00      	cmp	r3, #0
  402542:	d102      	bne.n	40254a <_sbrk+0x1a>
		heap = (unsigned char *)&_end;
  402544:	4b0e      	ldr	r3, [pc, #56]	; (402580 <_sbrk+0x50>)
  402546:	4a0f      	ldr	r2, [pc, #60]	; (402584 <_sbrk+0x54>)
  402548:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
  40254a:	4b0d      	ldr	r3, [pc, #52]	; (402580 <_sbrk+0x50>)
  40254c:	681b      	ldr	r3, [r3, #0]
  40254e:	60bb      	str	r3, [r7, #8]

	if (((int)prev_heap + incr) > ramend) {
  402550:	68ba      	ldr	r2, [r7, #8]
  402552:	687b      	ldr	r3, [r7, #4]
  402554:	441a      	add	r2, r3
  402556:	68fb      	ldr	r3, [r7, #12]
  402558:	429a      	cmp	r2, r3
  40255a:	dd02      	ble.n	402562 <_sbrk+0x32>
		return (caddr_t) -1;	
  40255c:	f04f 33ff 	mov.w	r3, #4294967295
  402560:	e006      	b.n	402570 <_sbrk+0x40>
	}

	heap += incr;
  402562:	4b07      	ldr	r3, [pc, #28]	; (402580 <_sbrk+0x50>)
  402564:	681a      	ldr	r2, [r3, #0]
  402566:	687b      	ldr	r3, [r7, #4]
  402568:	4413      	add	r3, r2
  40256a:	4a05      	ldr	r2, [pc, #20]	; (402580 <_sbrk+0x50>)
  40256c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
  40256e:	68bb      	ldr	r3, [r7, #8]
}
  402570:	4618      	mov	r0, r3
  402572:	3714      	adds	r7, #20
  402574:	46bd      	mov	sp, r7
  402576:	f85d 7b04 	ldr.w	r7, [sp], #4
  40257a:	4770      	bx	lr
  40257c:	2045fffc 	.word	0x2045fffc
  402580:	20400a48 	.word	0x20400a48
  402584:	20402d70 	.word	0x20402d70

00402588 <_close>:
{
	return -1;
}

extern int _close(int file)
{
  402588:	b480      	push	{r7}
  40258a:	b083      	sub	sp, #12
  40258c:	af00      	add	r7, sp, #0
  40258e:	6078      	str	r0, [r7, #4]
	return -1;
  402590:	f04f 33ff 	mov.w	r3, #4294967295
}
  402594:	4618      	mov	r0, r3
  402596:	370c      	adds	r7, #12
  402598:	46bd      	mov	sp, r7
  40259a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40259e:	4770      	bx	lr

004025a0 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
  4025a0:	b480      	push	{r7}
  4025a2:	b083      	sub	sp, #12
  4025a4:	af00      	add	r7, sp, #0
  4025a6:	6078      	str	r0, [r7, #4]
  4025a8:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
  4025aa:	683b      	ldr	r3, [r7, #0]
  4025ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
  4025b0:	605a      	str	r2, [r3, #4]

	return 0;
  4025b2:	2300      	movs	r3, #0
}
  4025b4:	4618      	mov	r0, r3
  4025b6:	370c      	adds	r7, #12
  4025b8:	46bd      	mov	sp, r7
  4025ba:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025be:	4770      	bx	lr

004025c0 <_isatty>:

extern int _isatty(int file)
{
  4025c0:	b480      	push	{r7}
  4025c2:	b083      	sub	sp, #12
  4025c4:	af00      	add	r7, sp, #0
  4025c6:	6078      	str	r0, [r7, #4]
	return 1;
  4025c8:	2301      	movs	r3, #1
}
  4025ca:	4618      	mov	r0, r3
  4025cc:	370c      	adds	r7, #12
  4025ce:	46bd      	mov	sp, r7
  4025d0:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025d4:	4770      	bx	lr

004025d6 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
  4025d6:	b480      	push	{r7}
  4025d8:	b085      	sub	sp, #20
  4025da:	af00      	add	r7, sp, #0
  4025dc:	60f8      	str	r0, [r7, #12]
  4025de:	60b9      	str	r1, [r7, #8]
  4025e0:	607a      	str	r2, [r7, #4]
	return 0;
  4025e2:	2300      	movs	r3, #0
}
  4025e4:	4618      	mov	r0, r3
  4025e6:	3714      	adds	r7, #20
  4025e8:	46bd      	mov	sp, r7
  4025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
  4025ee:	4770      	bx	lr

004025f0 <NVIC_EnableIRQ>:
{
  4025f0:	b480      	push	{r7}
  4025f2:	b083      	sub	sp, #12
  4025f4:	af00      	add	r7, sp, #0
  4025f6:	4603      	mov	r3, r0
  4025f8:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32_t)0x1F)); /* enable interrupt */
  4025fa:	4909      	ldr	r1, [pc, #36]	; (402620 <NVIC_EnableIRQ+0x30>)
  4025fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402600:	095b      	lsrs	r3, r3, #5
  402602:	79fa      	ldrb	r2, [r7, #7]
  402604:	f002 021f 	and.w	r2, r2, #31
  402608:	2001      	movs	r0, #1
  40260a:	fa00 f202 	lsl.w	r2, r0, r2
  40260e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
  402612:	bf00      	nop
  402614:	370c      	adds	r7, #12
  402616:	46bd      	mov	sp, r7
  402618:	f85d 7b04 	ldr.w	r7, [sp], #4
  40261c:	4770      	bx	lr
  40261e:	bf00      	nop
  402620:	e000e100 	.word	0xe000e100

00402624 <NVIC_SetPriority>:
{
  402624:	b480      	push	{r7}
  402626:	b083      	sub	sp, #12
  402628:	af00      	add	r7, sp, #0
  40262a:	4603      	mov	r3, r0
  40262c:	6039      	str	r1, [r7, #0]
  40262e:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
  402630:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402634:	2b00      	cmp	r3, #0
  402636:	da0b      	bge.n	402650 <NVIC_SetPriority+0x2c>
    SCB->SHPR[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  402638:	490d      	ldr	r1, [pc, #52]	; (402670 <NVIC_SetPriority+0x4c>)
  40263a:	79fb      	ldrb	r3, [r7, #7]
  40263c:	f003 030f 	and.w	r3, r3, #15
  402640:	3b04      	subs	r3, #4
  402642:	683a      	ldr	r2, [r7, #0]
  402644:	b2d2      	uxtb	r2, r2
  402646:	0152      	lsls	r2, r2, #5
  402648:	b2d2      	uxtb	r2, r2
  40264a:	440b      	add	r3, r1
  40264c:	761a      	strb	r2, [r3, #24]
}
  40264e:	e009      	b.n	402664 <NVIC_SetPriority+0x40>
    NVIC->IP[(uint32_t)(IRQn)]            = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for device specific Interrupts  */
  402650:	4908      	ldr	r1, [pc, #32]	; (402674 <NVIC_SetPriority+0x50>)
  402652:	f997 3007 	ldrsb.w	r3, [r7, #7]
  402656:	683a      	ldr	r2, [r7, #0]
  402658:	b2d2      	uxtb	r2, r2
  40265a:	0152      	lsls	r2, r2, #5
  40265c:	b2d2      	uxtb	r2, r2
  40265e:	440b      	add	r3, r1
  402660:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
  402664:	bf00      	nop
  402666:	370c      	adds	r7, #12
  402668:	46bd      	mov	sp, r7
  40266a:	f85d 7b04 	ldr.w	r7, [sp], #4
  40266e:	4770      	bx	lr
  402670:	e000ed00 	.word	0xe000ed00
  402674:	e000e100 	.word	0xe000e100

00402678 <osc_get_rate>:
{
  402678:	b480      	push	{r7}
  40267a:	b083      	sub	sp, #12
  40267c:	af00      	add	r7, sp, #0
  40267e:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
  402680:	687b      	ldr	r3, [r7, #4]
  402682:	2b07      	cmp	r3, #7
  402684:	d825      	bhi.n	4026d2 <osc_get_rate+0x5a>
  402686:	a201      	add	r2, pc, #4	; (adr r2, 40268c <osc_get_rate+0x14>)
  402688:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
  40268c:	004026ad 	.word	0x004026ad
  402690:	004026b3 	.word	0x004026b3
  402694:	004026b9 	.word	0x004026b9
  402698:	004026bf 	.word	0x004026bf
  40269c:	004026c3 	.word	0x004026c3
  4026a0:	004026c7 	.word	0x004026c7
  4026a4:	004026cb 	.word	0x004026cb
  4026a8:	004026cf 	.word	0x004026cf
		return OSC_SLCK_32K_RC_HZ;
  4026ac:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
  4026b0:	e010      	b.n	4026d4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_XTAL;
  4026b2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026b6:	e00d      	b.n	4026d4 <osc_get_rate+0x5c>
		return BOARD_FREQ_SLCK_BYPASS;
  4026b8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
  4026bc:	e00a      	b.n	4026d4 <osc_get_rate+0x5c>
		return OSC_MAINCK_4M_RC_HZ;
  4026be:	4b08      	ldr	r3, [pc, #32]	; (4026e0 <osc_get_rate+0x68>)
  4026c0:	e008      	b.n	4026d4 <osc_get_rate+0x5c>
		return OSC_MAINCK_8M_RC_HZ;
  4026c2:	4b08      	ldr	r3, [pc, #32]	; (4026e4 <osc_get_rate+0x6c>)
  4026c4:	e006      	b.n	4026d4 <osc_get_rate+0x5c>
		return OSC_MAINCK_12M_RC_HZ;
  4026c6:	4b08      	ldr	r3, [pc, #32]	; (4026e8 <osc_get_rate+0x70>)
  4026c8:	e004      	b.n	4026d4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_XTAL;
  4026ca:	4b07      	ldr	r3, [pc, #28]	; (4026e8 <osc_get_rate+0x70>)
  4026cc:	e002      	b.n	4026d4 <osc_get_rate+0x5c>
		return BOARD_FREQ_MAINCK_BYPASS;
  4026ce:	4b06      	ldr	r3, [pc, #24]	; (4026e8 <osc_get_rate+0x70>)
  4026d0:	e000      	b.n	4026d4 <osc_get_rate+0x5c>
	return 0;
  4026d2:	2300      	movs	r3, #0
}
  4026d4:	4618      	mov	r0, r3
  4026d6:	370c      	adds	r7, #12
  4026d8:	46bd      	mov	sp, r7
  4026da:	f85d 7b04 	ldr.w	r7, [sp], #4
  4026de:	4770      	bx	lr
  4026e0:	003d0900 	.word	0x003d0900
  4026e4:	007a1200 	.word	0x007a1200
  4026e8:	00b71b00 	.word	0x00b71b00

004026ec <sysclk_get_main_hz>:
{
  4026ec:	b580      	push	{r7, lr}
  4026ee:	af00      	add	r7, sp, #0
		return pll_get_default_rate(0);
  4026f0:	2006      	movs	r0, #6
  4026f2:	4b05      	ldr	r3, [pc, #20]	; (402708 <sysclk_get_main_hz+0x1c>)
  4026f4:	4798      	blx	r3
  4026f6:	4602      	mov	r2, r0
  4026f8:	4613      	mov	r3, r2
  4026fa:	009b      	lsls	r3, r3, #2
  4026fc:	4413      	add	r3, r2
  4026fe:	009a      	lsls	r2, r3, #2
  402700:	4413      	add	r3, r2
}
  402702:	4618      	mov	r0, r3
  402704:	bd80      	pop	{r7, pc}
  402706:	bf00      	nop
  402708:	00402679 	.word	0x00402679

0040270c <sysclk_get_cpu_hz>:
{
  40270c:	b580      	push	{r7, lr}
  40270e:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402710:	4b02      	ldr	r3, [pc, #8]	; (40271c <sysclk_get_cpu_hz+0x10>)
  402712:	4798      	blx	r3
  402714:	4603      	mov	r3, r0
}
  402716:	4618      	mov	r0, r3
  402718:	bd80      	pop	{r7, pc}
  40271a:	bf00      	nop
  40271c:	004026ed 	.word	0x004026ed

00402720 <sysclk_get_peripheral_hz>:
{
  402720:	b580      	push	{r7, lr}
  402722:	af00      	add	r7, sp, #0
	return sysclk_get_main_hz() /
  402724:	4b02      	ldr	r3, [pc, #8]	; (402730 <sysclk_get_peripheral_hz+0x10>)
  402726:	4798      	blx	r3
  402728:	4603      	mov	r3, r0
  40272a:	085b      	lsrs	r3, r3, #1
}
  40272c:	4618      	mov	r0, r3
  40272e:	bd80      	pop	{r7, pc}
  402730:	004026ed 	.word	0x004026ed

00402734 <sysclk_enable_peripheral_clock>:
{
  402734:	b580      	push	{r7, lr}
  402736:	b082      	sub	sp, #8
  402738:	af00      	add	r7, sp, #0
  40273a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
  40273c:	6878      	ldr	r0, [r7, #4]
  40273e:	4b03      	ldr	r3, [pc, #12]	; (40274c <sysclk_enable_peripheral_clock+0x18>)
  402740:	4798      	blx	r3
}
  402742:	bf00      	nop
  402744:	3708      	adds	r7, #8
  402746:	46bd      	mov	sp, r7
  402748:	bd80      	pop	{r7, pc}
  40274a:	bf00      	nop
  40274c:	004018e9 	.word	0x004018e9

00402750 <usart_serial_init>:
{
  402750:	b580      	push	{r7, lr}
  402752:	b08c      	sub	sp, #48	; 0x30
  402754:	af00      	add	r7, sp, #0
  402756:	6078      	str	r0, [r7, #4]
  402758:	6039      	str	r1, [r7, #0]
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
  40275a:	4b49      	ldr	r3, [pc, #292]	; (402880 <usart_serial_init+0x130>)
  40275c:	4798      	blx	r3
  40275e:	4603      	mov	r3, r0
  402760:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_baudrate = opt->baudrate;
  402762:	683b      	ldr	r3, [r7, #0]
  402764:	681b      	ldr	r3, [r3, #0]
  402766:	62bb      	str	r3, [r7, #40]	; 0x28
	uart_settings.ul_mode = opt->paritytype;
  402768:	683b      	ldr	r3, [r7, #0]
  40276a:	689b      	ldr	r3, [r3, #8]
  40276c:	62fb      	str	r3, [r7, #44]	; 0x2c
	usart_settings.baudrate = opt->baudrate;
  40276e:	683b      	ldr	r3, [r7, #0]
  402770:	681b      	ldr	r3, [r3, #0]
  402772:	60fb      	str	r3, [r7, #12]
	usart_settings.char_length = opt->charlength;
  402774:	683b      	ldr	r3, [r7, #0]
  402776:	685b      	ldr	r3, [r3, #4]
  402778:	613b      	str	r3, [r7, #16]
	usart_settings.parity_type = opt->paritytype;
  40277a:	683b      	ldr	r3, [r7, #0]
  40277c:	689b      	ldr	r3, [r3, #8]
  40277e:	617b      	str	r3, [r7, #20]
	usart_settings.stop_bits= opt->stopbits;
  402780:	683b      	ldr	r3, [r7, #0]
  402782:	68db      	ldr	r3, [r3, #12]
  402784:	61bb      	str	r3, [r7, #24]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
  402786:	2300      	movs	r3, #0
  402788:	61fb      	str	r3, [r7, #28]
	if (UART0 == (Uart*)p_usart) {
  40278a:	687b      	ldr	r3, [r7, #4]
  40278c:	4a3d      	ldr	r2, [pc, #244]	; (402884 <usart_serial_init+0x134>)
  40278e:	4293      	cmp	r3, r2
  402790:	d108      	bne.n	4027a4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART0);
  402792:	2007      	movs	r0, #7
  402794:	4b3c      	ldr	r3, [pc, #240]	; (402888 <usart_serial_init+0x138>)
  402796:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  402798:	f107 0324 	add.w	r3, r7, #36	; 0x24
  40279c:	4619      	mov	r1, r3
  40279e:	6878      	ldr	r0, [r7, #4]
  4027a0:	4b3a      	ldr	r3, [pc, #232]	; (40288c <usart_serial_init+0x13c>)
  4027a2:	4798      	blx	r3
	if (UART1 == (Uart*)p_usart) {
  4027a4:	687b      	ldr	r3, [r7, #4]
  4027a6:	4a3a      	ldr	r2, [pc, #232]	; (402890 <usart_serial_init+0x140>)
  4027a8:	4293      	cmp	r3, r2
  4027aa:	d108      	bne.n	4027be <usart_serial_init+0x6e>
		sysclk_enable_peripheral_clock(ID_UART1);
  4027ac:	2008      	movs	r0, #8
  4027ae:	4b36      	ldr	r3, [pc, #216]	; (402888 <usart_serial_init+0x138>)
  4027b0:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4027b2:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027b6:	4619      	mov	r1, r3
  4027b8:	6878      	ldr	r0, [r7, #4]
  4027ba:	4b34      	ldr	r3, [pc, #208]	; (40288c <usart_serial_init+0x13c>)
  4027bc:	4798      	blx	r3
	if (UART2 == (Uart*)p_usart) {
  4027be:	687b      	ldr	r3, [r7, #4]
  4027c0:	4a34      	ldr	r2, [pc, #208]	; (402894 <usart_serial_init+0x144>)
  4027c2:	4293      	cmp	r3, r2
  4027c4:	d108      	bne.n	4027d8 <usart_serial_init+0x88>
		sysclk_enable_peripheral_clock(ID_UART2);
  4027c6:	202c      	movs	r0, #44	; 0x2c
  4027c8:	4b2f      	ldr	r3, [pc, #188]	; (402888 <usart_serial_init+0x138>)
  4027ca:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4027cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027d0:	4619      	mov	r1, r3
  4027d2:	6878      	ldr	r0, [r7, #4]
  4027d4:	4b2d      	ldr	r3, [pc, #180]	; (40288c <usart_serial_init+0x13c>)
  4027d6:	4798      	blx	r3
	if (UART3 == (Uart*)p_usart) {
  4027d8:	687b      	ldr	r3, [r7, #4]
  4027da:	4a2f      	ldr	r2, [pc, #188]	; (402898 <usart_serial_init+0x148>)
  4027dc:	4293      	cmp	r3, r2
  4027de:	d108      	bne.n	4027f2 <usart_serial_init+0xa2>
		sysclk_enable_peripheral_clock(ID_UART3);
  4027e0:	202d      	movs	r0, #45	; 0x2d
  4027e2:	4b29      	ldr	r3, [pc, #164]	; (402888 <usart_serial_init+0x138>)
  4027e4:	4798      	blx	r3
		uart_init((Uart*)p_usart, &uart_settings);
  4027e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
  4027ea:	4619      	mov	r1, r3
  4027ec:	6878      	ldr	r0, [r7, #4]
  4027ee:	4b27      	ldr	r3, [pc, #156]	; (40288c <usart_serial_init+0x13c>)
  4027f0:	4798      	blx	r3
	if (USART0 == p_usart) {
  4027f2:	687b      	ldr	r3, [r7, #4]
  4027f4:	4a29      	ldr	r2, [pc, #164]	; (40289c <usart_serial_init+0x14c>)
  4027f6:	4293      	cmp	r3, r2
  4027f8:	d111      	bne.n	40281e <usart_serial_init+0xce>
		sysclk_enable_peripheral_clock(ID_USART0);
  4027fa:	200d      	movs	r0, #13
  4027fc:	4b22      	ldr	r3, [pc, #136]	; (402888 <usart_serial_init+0x138>)
  4027fe:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402800:	4b1f      	ldr	r3, [pc, #124]	; (402880 <usart_serial_init+0x130>)
  402802:	4798      	blx	r3
  402804:	4602      	mov	r2, r0
  402806:	f107 030c 	add.w	r3, r7, #12
  40280a:	4619      	mov	r1, r3
  40280c:	6878      	ldr	r0, [r7, #4]
  40280e:	4b24      	ldr	r3, [pc, #144]	; (4028a0 <usart_serial_init+0x150>)
  402810:	4798      	blx	r3
		usart_enable_tx(p_usart);
  402812:	6878      	ldr	r0, [r7, #4]
  402814:	4b23      	ldr	r3, [pc, #140]	; (4028a4 <usart_serial_init+0x154>)
  402816:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402818:	6878      	ldr	r0, [r7, #4]
  40281a:	4b23      	ldr	r3, [pc, #140]	; (4028a8 <usart_serial_init+0x158>)
  40281c:	4798      	blx	r3
	if (USART1 == p_usart) {
  40281e:	687b      	ldr	r3, [r7, #4]
  402820:	4a22      	ldr	r2, [pc, #136]	; (4028ac <usart_serial_init+0x15c>)
  402822:	4293      	cmp	r3, r2
  402824:	d111      	bne.n	40284a <usart_serial_init+0xfa>
		sysclk_enable_peripheral_clock(ID_USART1);
  402826:	200e      	movs	r0, #14
  402828:	4b17      	ldr	r3, [pc, #92]	; (402888 <usart_serial_init+0x138>)
  40282a:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  40282c:	4b14      	ldr	r3, [pc, #80]	; (402880 <usart_serial_init+0x130>)
  40282e:	4798      	blx	r3
  402830:	4602      	mov	r2, r0
  402832:	f107 030c 	add.w	r3, r7, #12
  402836:	4619      	mov	r1, r3
  402838:	6878      	ldr	r0, [r7, #4]
  40283a:	4b19      	ldr	r3, [pc, #100]	; (4028a0 <usart_serial_init+0x150>)
  40283c:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40283e:	6878      	ldr	r0, [r7, #4]
  402840:	4b18      	ldr	r3, [pc, #96]	; (4028a4 <usart_serial_init+0x154>)
  402842:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402844:	6878      	ldr	r0, [r7, #4]
  402846:	4b18      	ldr	r3, [pc, #96]	; (4028a8 <usart_serial_init+0x158>)
  402848:	4798      	blx	r3
	if (USART2 == p_usart) {
  40284a:	687b      	ldr	r3, [r7, #4]
  40284c:	4a18      	ldr	r2, [pc, #96]	; (4028b0 <usart_serial_init+0x160>)
  40284e:	4293      	cmp	r3, r2
  402850:	d111      	bne.n	402876 <usart_serial_init+0x126>
		sysclk_enable_peripheral_clock(ID_USART2);
  402852:	200f      	movs	r0, #15
  402854:	4b0c      	ldr	r3, [pc, #48]	; (402888 <usart_serial_init+0x138>)
  402856:	4798      	blx	r3
		usart_init_rs232(p_usart, &usart_settings,
  402858:	4b09      	ldr	r3, [pc, #36]	; (402880 <usart_serial_init+0x130>)
  40285a:	4798      	blx	r3
  40285c:	4602      	mov	r2, r0
  40285e:	f107 030c 	add.w	r3, r7, #12
  402862:	4619      	mov	r1, r3
  402864:	6878      	ldr	r0, [r7, #4]
  402866:	4b0e      	ldr	r3, [pc, #56]	; (4028a0 <usart_serial_init+0x150>)
  402868:	4798      	blx	r3
		usart_enable_tx(p_usart);
  40286a:	6878      	ldr	r0, [r7, #4]
  40286c:	4b0d      	ldr	r3, [pc, #52]	; (4028a4 <usart_serial_init+0x154>)
  40286e:	4798      	blx	r3
		usart_enable_rx(p_usart);
  402870:	6878      	ldr	r0, [r7, #4]
  402872:	4b0d      	ldr	r3, [pc, #52]	; (4028a8 <usart_serial_init+0x158>)
  402874:	4798      	blx	r3
}
  402876:	bf00      	nop
  402878:	3730      	adds	r7, #48	; 0x30
  40287a:	46bd      	mov	sp, r7
  40287c:	bd80      	pop	{r7, pc}
  40287e:	bf00      	nop
  402880:	00402721 	.word	0x00402721
  402884:	400e0800 	.word	0x400e0800
  402888:	00402735 	.word	0x00402735
  40288c:	00401e6f 	.word	0x00401e6f
  402890:	400e0a00 	.word	0x400e0a00
  402894:	400e1a00 	.word	0x400e1a00
  402898:	400e1c00 	.word	0x400e1c00
  40289c:	40024000 	.word	0x40024000
  4028a0:	0040202d 	.word	0x0040202d
  4028a4:	004020b1 	.word	0x004020b1
  4028a8:	004020e5 	.word	0x004020e5
  4028ac:	40028000 	.word	0x40028000
  4028b0:	4002c000 	.word	0x4002c000

004028b4 <usart_serial_putchar>:
{
  4028b4:	b580      	push	{r7, lr}
  4028b6:	b082      	sub	sp, #8
  4028b8:	af00      	add	r7, sp, #0
  4028ba:	6078      	str	r0, [r7, #4]
  4028bc:	460b      	mov	r3, r1
  4028be:	70fb      	strb	r3, [r7, #3]
	if (UART0 == (Uart*)p_usart) {
  4028c0:	687b      	ldr	r3, [r7, #4]
  4028c2:	4a36      	ldr	r2, [pc, #216]	; (40299c <usart_serial_putchar+0xe8>)
  4028c4:	4293      	cmp	r3, r2
  4028c6:	d10a      	bne.n	4028de <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028c8:	bf00      	nop
  4028ca:	78fb      	ldrb	r3, [r7, #3]
  4028cc:	4619      	mov	r1, r3
  4028ce:	6878      	ldr	r0, [r7, #4]
  4028d0:	4b33      	ldr	r3, [pc, #204]	; (4029a0 <usart_serial_putchar+0xec>)
  4028d2:	4798      	blx	r3
  4028d4:	4603      	mov	r3, r0
  4028d6:	2b00      	cmp	r3, #0
  4028d8:	d1f7      	bne.n	4028ca <usart_serial_putchar+0x16>
		return 1;
  4028da:	2301      	movs	r3, #1
  4028dc:	e05a      	b.n	402994 <usart_serial_putchar+0xe0>
	if (UART1 == (Uart*)p_usart) {
  4028de:	687b      	ldr	r3, [r7, #4]
  4028e0:	4a30      	ldr	r2, [pc, #192]	; (4029a4 <usart_serial_putchar+0xf0>)
  4028e2:	4293      	cmp	r3, r2
  4028e4:	d10a      	bne.n	4028fc <usart_serial_putchar+0x48>
		while (uart_write((Uart*)p_usart, c)!=0);
  4028e6:	bf00      	nop
  4028e8:	78fb      	ldrb	r3, [r7, #3]
  4028ea:	4619      	mov	r1, r3
  4028ec:	6878      	ldr	r0, [r7, #4]
  4028ee:	4b2c      	ldr	r3, [pc, #176]	; (4029a0 <usart_serial_putchar+0xec>)
  4028f0:	4798      	blx	r3
  4028f2:	4603      	mov	r3, r0
  4028f4:	2b00      	cmp	r3, #0
  4028f6:	d1f7      	bne.n	4028e8 <usart_serial_putchar+0x34>
		return 1;
  4028f8:	2301      	movs	r3, #1
  4028fa:	e04b      	b.n	402994 <usart_serial_putchar+0xe0>
	if (UART2 == (Uart*)p_usart) {
  4028fc:	687b      	ldr	r3, [r7, #4]
  4028fe:	4a2a      	ldr	r2, [pc, #168]	; (4029a8 <usart_serial_putchar+0xf4>)
  402900:	4293      	cmp	r3, r2
  402902:	d10a      	bne.n	40291a <usart_serial_putchar+0x66>
		while (uart_write((Uart*)p_usart, c)!=0);
  402904:	bf00      	nop
  402906:	78fb      	ldrb	r3, [r7, #3]
  402908:	4619      	mov	r1, r3
  40290a:	6878      	ldr	r0, [r7, #4]
  40290c:	4b24      	ldr	r3, [pc, #144]	; (4029a0 <usart_serial_putchar+0xec>)
  40290e:	4798      	blx	r3
  402910:	4603      	mov	r3, r0
  402912:	2b00      	cmp	r3, #0
  402914:	d1f7      	bne.n	402906 <usart_serial_putchar+0x52>
		return 1;
  402916:	2301      	movs	r3, #1
  402918:	e03c      	b.n	402994 <usart_serial_putchar+0xe0>
	if (UART3 == (Uart*)p_usart) {
  40291a:	687b      	ldr	r3, [r7, #4]
  40291c:	4a23      	ldr	r2, [pc, #140]	; (4029ac <usart_serial_putchar+0xf8>)
  40291e:	4293      	cmp	r3, r2
  402920:	d10a      	bne.n	402938 <usart_serial_putchar+0x84>
		while (uart_write((Uart*)p_usart, c)!=0);
  402922:	bf00      	nop
  402924:	78fb      	ldrb	r3, [r7, #3]
  402926:	4619      	mov	r1, r3
  402928:	6878      	ldr	r0, [r7, #4]
  40292a:	4b1d      	ldr	r3, [pc, #116]	; (4029a0 <usart_serial_putchar+0xec>)
  40292c:	4798      	blx	r3
  40292e:	4603      	mov	r3, r0
  402930:	2b00      	cmp	r3, #0
  402932:	d1f7      	bne.n	402924 <usart_serial_putchar+0x70>
		return 1;
  402934:	2301      	movs	r3, #1
  402936:	e02d      	b.n	402994 <usart_serial_putchar+0xe0>
	if (USART0 == p_usart) {
  402938:	687b      	ldr	r3, [r7, #4]
  40293a:	4a1d      	ldr	r2, [pc, #116]	; (4029b0 <usart_serial_putchar+0xfc>)
  40293c:	4293      	cmp	r3, r2
  40293e:	d10a      	bne.n	402956 <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
  402940:	bf00      	nop
  402942:	78fb      	ldrb	r3, [r7, #3]
  402944:	4619      	mov	r1, r3
  402946:	6878      	ldr	r0, [r7, #4]
  402948:	4b1a      	ldr	r3, [pc, #104]	; (4029b4 <usart_serial_putchar+0x100>)
  40294a:	4798      	blx	r3
  40294c:	4603      	mov	r3, r0
  40294e:	2b00      	cmp	r3, #0
  402950:	d1f7      	bne.n	402942 <usart_serial_putchar+0x8e>
		return 1;
  402952:	2301      	movs	r3, #1
  402954:	e01e      	b.n	402994 <usart_serial_putchar+0xe0>
	if (USART1 == p_usart) {
  402956:	687b      	ldr	r3, [r7, #4]
  402958:	4a17      	ldr	r2, [pc, #92]	; (4029b8 <usart_serial_putchar+0x104>)
  40295a:	4293      	cmp	r3, r2
  40295c:	d10a      	bne.n	402974 <usart_serial_putchar+0xc0>
		while (usart_write(p_usart, c)!=0);
  40295e:	bf00      	nop
  402960:	78fb      	ldrb	r3, [r7, #3]
  402962:	4619      	mov	r1, r3
  402964:	6878      	ldr	r0, [r7, #4]
  402966:	4b13      	ldr	r3, [pc, #76]	; (4029b4 <usart_serial_putchar+0x100>)
  402968:	4798      	blx	r3
  40296a:	4603      	mov	r3, r0
  40296c:	2b00      	cmp	r3, #0
  40296e:	d1f7      	bne.n	402960 <usart_serial_putchar+0xac>
		return 1;
  402970:	2301      	movs	r3, #1
  402972:	e00f      	b.n	402994 <usart_serial_putchar+0xe0>
	if (USART2 == p_usart) {
  402974:	687b      	ldr	r3, [r7, #4]
  402976:	4a11      	ldr	r2, [pc, #68]	; (4029bc <usart_serial_putchar+0x108>)
  402978:	4293      	cmp	r3, r2
  40297a:	d10a      	bne.n	402992 <usart_serial_putchar+0xde>
		while (usart_write(p_usart, c)!=0);
  40297c:	bf00      	nop
  40297e:	78fb      	ldrb	r3, [r7, #3]
  402980:	4619      	mov	r1, r3
  402982:	6878      	ldr	r0, [r7, #4]
  402984:	4b0b      	ldr	r3, [pc, #44]	; (4029b4 <usart_serial_putchar+0x100>)
  402986:	4798      	blx	r3
  402988:	4603      	mov	r3, r0
  40298a:	2b00      	cmp	r3, #0
  40298c:	d1f7      	bne.n	40297e <usart_serial_putchar+0xca>
		return 1;
  40298e:	2301      	movs	r3, #1
  402990:	e000      	b.n	402994 <usart_serial_putchar+0xe0>
	return 0;
  402992:	2300      	movs	r3, #0
}
  402994:	4618      	mov	r0, r3
  402996:	3708      	adds	r7, #8
  402998:	46bd      	mov	sp, r7
  40299a:	bd80      	pop	{r7, pc}
  40299c:	400e0800 	.word	0x400e0800
  4029a0:	00401eed 	.word	0x00401eed
  4029a4:	400e0a00 	.word	0x400e0a00
  4029a8:	400e1a00 	.word	0x400e1a00
  4029ac:	400e1c00 	.word	0x400e1c00
  4029b0:	40024000 	.word	0x40024000
  4029b4:	00402169 	.word	0x00402169
  4029b8:	40028000 	.word	0x40028000
  4029bc:	4002c000 	.word	0x4002c000

004029c0 <usart_serial_getchar>:
{
  4029c0:	b580      	push	{r7, lr}
  4029c2:	b084      	sub	sp, #16
  4029c4:	af00      	add	r7, sp, #0
  4029c6:	6078      	str	r0, [r7, #4]
  4029c8:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
  4029ca:	2300      	movs	r3, #0
  4029cc:	60fb      	str	r3, [r7, #12]
	if (UART0 == (Uart*)p_usart) {
  4029ce:	687b      	ldr	r3, [r7, #4]
  4029d0:	4a34      	ldr	r2, [pc, #208]	; (402aa4 <usart_serial_getchar+0xe4>)
  4029d2:	4293      	cmp	r3, r2
  4029d4:	d107      	bne.n	4029e6 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
  4029d6:	bf00      	nop
  4029d8:	6839      	ldr	r1, [r7, #0]
  4029da:	6878      	ldr	r0, [r7, #4]
  4029dc:	4b32      	ldr	r3, [pc, #200]	; (402aa8 <usart_serial_getchar+0xe8>)
  4029de:	4798      	blx	r3
  4029e0:	4603      	mov	r3, r0
  4029e2:	2b00      	cmp	r3, #0
  4029e4:	d1f8      	bne.n	4029d8 <usart_serial_getchar+0x18>
	if (UART1 == (Uart*)p_usart) {
  4029e6:	687b      	ldr	r3, [r7, #4]
  4029e8:	4a30      	ldr	r2, [pc, #192]	; (402aac <usart_serial_getchar+0xec>)
  4029ea:	4293      	cmp	r3, r2
  4029ec:	d107      	bne.n	4029fe <usart_serial_getchar+0x3e>
		while (uart_read((Uart*)p_usart, data));
  4029ee:	bf00      	nop
  4029f0:	6839      	ldr	r1, [r7, #0]
  4029f2:	6878      	ldr	r0, [r7, #4]
  4029f4:	4b2c      	ldr	r3, [pc, #176]	; (402aa8 <usart_serial_getchar+0xe8>)
  4029f6:	4798      	blx	r3
  4029f8:	4603      	mov	r3, r0
  4029fa:	2b00      	cmp	r3, #0
  4029fc:	d1f8      	bne.n	4029f0 <usart_serial_getchar+0x30>
	if (UART2 == (Uart*)p_usart) {
  4029fe:	687b      	ldr	r3, [r7, #4]
  402a00:	4a2b      	ldr	r2, [pc, #172]	; (402ab0 <usart_serial_getchar+0xf0>)
  402a02:	4293      	cmp	r3, r2
  402a04:	d107      	bne.n	402a16 <usart_serial_getchar+0x56>
		while (uart_read((Uart*)p_usart, data));
  402a06:	bf00      	nop
  402a08:	6839      	ldr	r1, [r7, #0]
  402a0a:	6878      	ldr	r0, [r7, #4]
  402a0c:	4b26      	ldr	r3, [pc, #152]	; (402aa8 <usart_serial_getchar+0xe8>)
  402a0e:	4798      	blx	r3
  402a10:	4603      	mov	r3, r0
  402a12:	2b00      	cmp	r3, #0
  402a14:	d1f8      	bne.n	402a08 <usart_serial_getchar+0x48>
	if (UART3 == (Uart*)p_usart) {
  402a16:	687b      	ldr	r3, [r7, #4]
  402a18:	4a26      	ldr	r2, [pc, #152]	; (402ab4 <usart_serial_getchar+0xf4>)
  402a1a:	4293      	cmp	r3, r2
  402a1c:	d107      	bne.n	402a2e <usart_serial_getchar+0x6e>
		while (uart_read((Uart*)p_usart, data));
  402a1e:	bf00      	nop
  402a20:	6839      	ldr	r1, [r7, #0]
  402a22:	6878      	ldr	r0, [r7, #4]
  402a24:	4b20      	ldr	r3, [pc, #128]	; (402aa8 <usart_serial_getchar+0xe8>)
  402a26:	4798      	blx	r3
  402a28:	4603      	mov	r3, r0
  402a2a:	2b00      	cmp	r3, #0
  402a2c:	d1f8      	bne.n	402a20 <usart_serial_getchar+0x60>
	if (USART0 == p_usart) {
  402a2e:	687b      	ldr	r3, [r7, #4]
  402a30:	4a21      	ldr	r2, [pc, #132]	; (402ab8 <usart_serial_getchar+0xf8>)
  402a32:	4293      	cmp	r3, r2
  402a34:	d10d      	bne.n	402a52 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
  402a36:	bf00      	nop
  402a38:	f107 030c 	add.w	r3, r7, #12
  402a3c:	4619      	mov	r1, r3
  402a3e:	6878      	ldr	r0, [r7, #4]
  402a40:	4b1e      	ldr	r3, [pc, #120]	; (402abc <usart_serial_getchar+0xfc>)
  402a42:	4798      	blx	r3
  402a44:	4603      	mov	r3, r0
  402a46:	2b00      	cmp	r3, #0
  402a48:	d1f6      	bne.n	402a38 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
  402a4a:	68fb      	ldr	r3, [r7, #12]
  402a4c:	b2da      	uxtb	r2, r3
  402a4e:	683b      	ldr	r3, [r7, #0]
  402a50:	701a      	strb	r2, [r3, #0]
	if (USART1 == p_usart) {
  402a52:	687b      	ldr	r3, [r7, #4]
  402a54:	4a1a      	ldr	r2, [pc, #104]	; (402ac0 <usart_serial_getchar+0x100>)
  402a56:	4293      	cmp	r3, r2
  402a58:	d10d      	bne.n	402a76 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
  402a5a:	bf00      	nop
  402a5c:	f107 030c 	add.w	r3, r7, #12
  402a60:	4619      	mov	r1, r3
  402a62:	6878      	ldr	r0, [r7, #4]
  402a64:	4b15      	ldr	r3, [pc, #84]	; (402abc <usart_serial_getchar+0xfc>)
  402a66:	4798      	blx	r3
  402a68:	4603      	mov	r3, r0
  402a6a:	2b00      	cmp	r3, #0
  402a6c:	d1f6      	bne.n	402a5c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
  402a6e:	68fb      	ldr	r3, [r7, #12]
  402a70:	b2da      	uxtb	r2, r3
  402a72:	683b      	ldr	r3, [r7, #0]
  402a74:	701a      	strb	r2, [r3, #0]
	if (USART2 == p_usart) {
  402a76:	687b      	ldr	r3, [r7, #4]
  402a78:	4a12      	ldr	r2, [pc, #72]	; (402ac4 <usart_serial_getchar+0x104>)
  402a7a:	4293      	cmp	r3, r2
  402a7c:	d10d      	bne.n	402a9a <usart_serial_getchar+0xda>
		while (usart_read(p_usart, &val));
  402a7e:	bf00      	nop
  402a80:	f107 030c 	add.w	r3, r7, #12
  402a84:	4619      	mov	r1, r3
  402a86:	6878      	ldr	r0, [r7, #4]
  402a88:	4b0c      	ldr	r3, [pc, #48]	; (402abc <usart_serial_getchar+0xfc>)
  402a8a:	4798      	blx	r3
  402a8c:	4603      	mov	r3, r0
  402a8e:	2b00      	cmp	r3, #0
  402a90:	d1f6      	bne.n	402a80 <usart_serial_getchar+0xc0>
		*data = (uint8_t)(val & 0xFF);
  402a92:	68fb      	ldr	r3, [r7, #12]
  402a94:	b2da      	uxtb	r2, r3
  402a96:	683b      	ldr	r3, [r7, #0]
  402a98:	701a      	strb	r2, [r3, #0]
}
  402a9a:	bf00      	nop
  402a9c:	3710      	adds	r7, #16
  402a9e:	46bd      	mov	sp, r7
  402aa0:	bd80      	pop	{r7, pc}
  402aa2:	bf00      	nop
  402aa4:	400e0800 	.word	0x400e0800
  402aa8:	00401f1d 	.word	0x00401f1d
  402aac:	400e0a00 	.word	0x400e0a00
  402ab0:	400e1a00 	.word	0x400e1a00
  402ab4:	400e1c00 	.word	0x400e1c00
  402ab8:	40024000 	.word	0x40024000
  402abc:	0040219b 	.word	0x0040219b
  402ac0:	40028000 	.word	0x40028000
  402ac4:	4002c000 	.word	0x4002c000

00402ac8 <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
  402ac8:	b580      	push	{r7, lr}
  402aca:	b082      	sub	sp, #8
  402acc:	af00      	add	r7, sp, #0
  402ace:	6078      	str	r0, [r7, #4]
  402ad0:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
  402ad2:	4a0f      	ldr	r2, [pc, #60]	; (402b10 <stdio_serial_init+0x48>)
  402ad4:	687b      	ldr	r3, [r7, #4]
  402ad6:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
  402ad8:	4b0e      	ldr	r3, [pc, #56]	; (402b14 <stdio_serial_init+0x4c>)
  402ada:	4a0f      	ldr	r2, [pc, #60]	; (402b18 <stdio_serial_init+0x50>)
  402adc:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
  402ade:	4b0f      	ldr	r3, [pc, #60]	; (402b1c <stdio_serial_init+0x54>)
  402ae0:	4a0f      	ldr	r2, [pc, #60]	; (402b20 <stdio_serial_init+0x58>)
  402ae2:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
  402ae4:	6839      	ldr	r1, [r7, #0]
  402ae6:	6878      	ldr	r0, [r7, #4]
  402ae8:	4b0e      	ldr	r3, [pc, #56]	; (402b24 <stdio_serial_init+0x5c>)
  402aea:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
  402aec:	4b0e      	ldr	r3, [pc, #56]	; (402b28 <stdio_serial_init+0x60>)
  402aee:	681b      	ldr	r3, [r3, #0]
  402af0:	689b      	ldr	r3, [r3, #8]
  402af2:	2100      	movs	r1, #0
  402af4:	4618      	mov	r0, r3
  402af6:	4b0d      	ldr	r3, [pc, #52]	; (402b2c <stdio_serial_init+0x64>)
  402af8:	4798      	blx	r3
	setbuf(stdin, NULL);
  402afa:	4b0b      	ldr	r3, [pc, #44]	; (402b28 <stdio_serial_init+0x60>)
  402afc:	681b      	ldr	r3, [r3, #0]
  402afe:	685b      	ldr	r3, [r3, #4]
  402b00:	2100      	movs	r1, #0
  402b02:	4618      	mov	r0, r3
  402b04:	4b09      	ldr	r3, [pc, #36]	; (402b2c <stdio_serial_init+0x64>)
  402b06:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
  402b08:	bf00      	nop
  402b0a:	3708      	adds	r7, #8
  402b0c:	46bd      	mov	sp, r7
  402b0e:	bd80      	pop	{r7, pc}
  402b10:	20400a88 	.word	0x20400a88
  402b14:	20400a84 	.word	0x20400a84
  402b18:	004028b5 	.word	0x004028b5
  402b1c:	20400a80 	.word	0x20400a80
  402b20:	004029c1 	.word	0x004029c1
  402b24:	00402751 	.word	0x00402751
  402b28:	2040000c 	.word	0x2040000c
  402b2c:	00403cb5 	.word	0x00403cb5

00402b30 <Button1_Handler>:

/**
 *  Handle Interrupcao botao 1
 */
static void Button1_Handler(uint32_t id, uint32_t mask)
{
  402b30:	b580      	push	{r7, lr}
  402b32:	b082      	sub	sp, #8
  402b34:	af00      	add	r7, sp, #0
  402b36:	6078      	str	r0, [r7, #4]
  402b38:	6039      	str	r1, [r7, #0]
	pin_toggle(PIOD, (1<<28));
  402b3a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
  402b3e:	4806      	ldr	r0, [pc, #24]	; (402b58 <Button1_Handler+0x28>)
  402b40:	4b06      	ldr	r3, [pc, #24]	; (402b5c <Button1_Handler+0x2c>)
  402b42:	4798      	blx	r3
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402b44:	f44f 7180 	mov.w	r1, #256	; 0x100
  402b48:	4805      	ldr	r0, [pc, #20]	; (402b60 <Button1_Handler+0x30>)
  402b4a:	4b04      	ldr	r3, [pc, #16]	; (402b5c <Button1_Handler+0x2c>)
  402b4c:	4798      	blx	r3
}
  402b4e:	bf00      	nop
  402b50:	3708      	adds	r7, #8
  402b52:	46bd      	mov	sp, r7
  402b54:	bd80      	pop	{r7, pc}
  402b56:	bf00      	nop
  402b58:	400e1400 	.word	0x400e1400
  402b5c:	00402d59 	.word	0x00402d59
  402b60:	400e1200 	.word	0x400e1200

00402b64 <USART1_Handler>:

void USART1_Handler(void){
  402b64:	b580      	push	{r7, lr}
  402b66:	b082      	sub	sp, #8
  402b68:	af00      	add	r7, sp, #0
	uint32_t ret = usart_get_status(USART_COM);
  402b6a:	4808      	ldr	r0, [pc, #32]	; (402b8c <USART1_Handler+0x28>)
  402b6c:	4b08      	ldr	r3, [pc, #32]	; (402b90 <USART1_Handler+0x2c>)
  402b6e:	4798      	blx	r3
  402b70:	6078      	str	r0, [r7, #4]

	// Verifica por qual motivo entrou na interrupcao
	if(ret & US_IER_RXRDY){                     // Dado disponvel para leitura
  402b72:	687b      	ldr	r3, [r7, #4]
  402b74:	f003 0301 	and.w	r3, r3, #1
  402b78:	2b00      	cmp	r3, #0
  402b7a:	d002      	beq.n	402b82 <USART1_Handler+0x1e>
		usart_getString(bufferRX);
  402b7c:	4805      	ldr	r0, [pc, #20]	; (402b94 <USART1_Handler+0x30>)
  402b7e:	4b06      	ldr	r3, [pc, #24]	; (402b98 <USART1_Handler+0x34>)
  402b80:	4798      	blx	r3
		} else if(ret & US_IER_TXRDY){              // Transmisso finalizada
	}
}
  402b82:	bf00      	nop
  402b84:	3708      	adds	r7, #8
  402b86:	46bd      	mov	sp, r7
  402b88:	bd80      	pop	{r7, pc}
  402b8a:	bf00      	nop
  402b8c:	40028000 	.word	0x40028000
  402b90:	00402119 	.word	0x00402119
  402b94:	20400a9c 	.word	0x20400a9c
  402b98:	00400569 	.word	0x00400569

00402b9c <TC1_Handler>:

void TC1_Handler(void){
  402b9c:	b590      	push	{r4, r7, lr}
  402b9e:	b083      	sub	sp, #12
  402ba0:	af00      	add	r7, sp, #0
	// Le valor do acc X High e Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_H, &accXHigh, 1);
  402ba2:	2301      	movs	r3, #1
  402ba4:	4a54      	ldr	r2, [pc, #336]	; (402cf8 <TC1_Handler+0x15c>)
  402ba6:	213b      	movs	r1, #59	; 0x3b
  402ba8:	2068      	movs	r0, #104	; 0x68
  402baa:	4c54      	ldr	r4, [pc, #336]	; (402cfc <TC1_Handler+0x160>)
  402bac:	47a0      	blx	r4
  402bae:	4603      	mov	r3, r0
  402bb0:	b2da      	uxtb	r2, r3
  402bb2:	4b53      	ldr	r3, [pc, #332]	; (402d00 <TC1_Handler+0x164>)
  402bb4:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_XOUT_L, &accXLow,  1);
  402bb6:	2301      	movs	r3, #1
  402bb8:	4a52      	ldr	r2, [pc, #328]	; (402d04 <TC1_Handler+0x168>)
  402bba:	213c      	movs	r1, #60	; 0x3c
  402bbc:	2068      	movs	r0, #104	; 0x68
  402bbe:	4c4f      	ldr	r4, [pc, #316]	; (402cfc <TC1_Handler+0x160>)
  402bc0:	47a0      	blx	r4
  402bc2:	4603      	mov	r3, r0
  402bc4:	b2da      	uxtb	r2, r3
  402bc6:	4b4e      	ldr	r3, [pc, #312]	; (402d00 <TC1_Handler+0x164>)
  402bc8:	701a      	strb	r2, [r3, #0]
		
	// Le valor do acc y High e  Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_YOUT_H, &accYHigh, 1);
  402bca:	2301      	movs	r3, #1
  402bcc:	4a4e      	ldr	r2, [pc, #312]	; (402d08 <TC1_Handler+0x16c>)
  402bce:	213d      	movs	r1, #61	; 0x3d
  402bd0:	2068      	movs	r0, #104	; 0x68
  402bd2:	4c4a      	ldr	r4, [pc, #296]	; (402cfc <TC1_Handler+0x160>)
  402bd4:	47a0      	blx	r4
  402bd6:	4603      	mov	r3, r0
  402bd8:	b2da      	uxtb	r2, r3
  402bda:	4b49      	ldr	r3, [pc, #292]	; (402d00 <TC1_Handler+0x164>)
  402bdc:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accYLow,  1);
  402bde:	2301      	movs	r3, #1
  402be0:	4a4a      	ldr	r2, [pc, #296]	; (402d0c <TC1_Handler+0x170>)
  402be2:	2140      	movs	r1, #64	; 0x40
  402be4:	2068      	movs	r0, #104	; 0x68
  402be6:	4c45      	ldr	r4, [pc, #276]	; (402cfc <TC1_Handler+0x160>)
  402be8:	47a0      	blx	r4
  402bea:	4603      	mov	r3, r0
  402bec:	b2da      	uxtb	r2, r3
  402bee:	4b44      	ldr	r3, [pc, #272]	; (402d00 <TC1_Handler+0x164>)
  402bf0:	701a      	strb	r2, [r3, #0]
		
	// Le valor do acc z HIGH e Low
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_H, &accZHigh, 1);
  402bf2:	2301      	movs	r3, #1
  402bf4:	4a46      	ldr	r2, [pc, #280]	; (402d10 <TC1_Handler+0x174>)
  402bf6:	213f      	movs	r1, #63	; 0x3f
  402bf8:	2068      	movs	r0, #104	; 0x68
  402bfa:	4c40      	ldr	r4, [pc, #256]	; (402cfc <TC1_Handler+0x160>)
  402bfc:	47a0      	blx	r4
  402bfe:	4603      	mov	r3, r0
  402c00:	b2da      	uxtb	r2, r3
  402c02:	4b3f      	ldr	r3, [pc, #252]	; (402d00 <TC1_Handler+0x164>)
  402c04:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_ZOUT_L, &accZLow,  1);
  402c06:	2301      	movs	r3, #1
  402c08:	4a42      	ldr	r2, [pc, #264]	; (402d14 <TC1_Handler+0x178>)
  402c0a:	2140      	movs	r1, #64	; 0x40
  402c0c:	2068      	movs	r0, #104	; 0x68
  402c0e:	4c3b      	ldr	r4, [pc, #236]	; (402cfc <TC1_Handler+0x160>)
  402c10:	47a0      	blx	r4
  402c12:	4603      	mov	r3, r0
  402c14:	b2da      	uxtb	r2, r3
  402c16:	4b3a      	ldr	r3, [pc, #232]	; (402d00 <TC1_Handler+0x164>)
  402c18:	701a      	strb	r2, [r3, #0]
		
	// Dados so do tipo complemento de dois
	accX = (accXHigh << 8) | (accXLow << 0);
  402c1a:	4b37      	ldr	r3, [pc, #220]	; (402cf8 <TC1_Handler+0x15c>)
  402c1c:	781b      	ldrb	r3, [r3, #0]
  402c1e:	b2db      	uxtb	r3, r3
  402c20:	021b      	lsls	r3, r3, #8
  402c22:	b21a      	sxth	r2, r3
  402c24:	4b37      	ldr	r3, [pc, #220]	; (402d04 <TC1_Handler+0x168>)
  402c26:	781b      	ldrb	r3, [r3, #0]
  402c28:	b2db      	uxtb	r3, r3
  402c2a:	b21b      	sxth	r3, r3
  402c2c:	4313      	orrs	r3, r2
  402c2e:	b21a      	sxth	r2, r3
  402c30:	4b39      	ldr	r3, [pc, #228]	; (402d18 <TC1_Handler+0x17c>)
  402c32:	801a      	strh	r2, [r3, #0]
	accY = (accYHigh << 8) | (accYLow << 0);
  402c34:	4b34      	ldr	r3, [pc, #208]	; (402d08 <TC1_Handler+0x16c>)
  402c36:	781b      	ldrb	r3, [r3, #0]
  402c38:	b2db      	uxtb	r3, r3
  402c3a:	021b      	lsls	r3, r3, #8
  402c3c:	b21a      	sxth	r2, r3
  402c3e:	4b33      	ldr	r3, [pc, #204]	; (402d0c <TC1_Handler+0x170>)
  402c40:	781b      	ldrb	r3, [r3, #0]
  402c42:	b2db      	uxtb	r3, r3
  402c44:	b21b      	sxth	r3, r3
  402c46:	4313      	orrs	r3, r2
  402c48:	b21a      	sxth	r2, r3
  402c4a:	4b34      	ldr	r3, [pc, #208]	; (402d1c <TC1_Handler+0x180>)
  402c4c:	801a      	strh	r2, [r3, #0]
	accZ = (accZHigh << 8) | (accZLow << 0);
  402c4e:	4b30      	ldr	r3, [pc, #192]	; (402d10 <TC1_Handler+0x174>)
  402c50:	781b      	ldrb	r3, [r3, #0]
  402c52:	b2db      	uxtb	r3, r3
  402c54:	021b      	lsls	r3, r3, #8
  402c56:	b21a      	sxth	r2, r3
  402c58:	4b2e      	ldr	r3, [pc, #184]	; (402d14 <TC1_Handler+0x178>)
  402c5a:	781b      	ldrb	r3, [r3, #0]
  402c5c:	b2db      	uxtb	r3, r3
  402c5e:	b21b      	sxth	r3, r3
  402c60:	4313      	orrs	r3, r2
  402c62:	b21a      	sxth	r2, r3
  402c64:	4b2e      	ldr	r3, [pc, #184]	; (402d20 <TC1_Handler+0x184>)
  402c66:	801a      	strh	r2, [r3, #0]
		
	printf("x/y/z : %d / %d / %d \n", accX, accY, accZ);
  402c68:	4b2b      	ldr	r3, [pc, #172]	; (402d18 <TC1_Handler+0x17c>)
  402c6a:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c6e:	4619      	mov	r1, r3
  402c70:	4b2a      	ldr	r3, [pc, #168]	; (402d1c <TC1_Handler+0x180>)
  402c72:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c76:	461a      	mov	r2, r3
  402c78:	4b29      	ldr	r3, [pc, #164]	; (402d20 <TC1_Handler+0x184>)
  402c7a:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c7e:	4829      	ldr	r0, [pc, #164]	; (402d24 <TC1_Handler+0x188>)
  402c80:	4c29      	ldr	r4, [pc, #164]	; (402d28 <TC1_Handler+0x18c>)
  402c82:	47a0      	blx	r4
		
	uint32_t modulo;
	printf("#%d \n",modulo);
  402c84:	6879      	ldr	r1, [r7, #4]
  402c86:	4829      	ldr	r0, [pc, #164]	; (402d2c <TC1_Handler+0x190>)
  402c88:	4b27      	ldr	r3, [pc, #156]	; (402d28 <TC1_Handler+0x18c>)
  402c8a:	4798      	blx	r3
	modulo = (sqrt(accX^2+accY^2+accZ^2));
  402c8c:	4b22      	ldr	r3, [pc, #136]	; (402d18 <TC1_Handler+0x17c>)
  402c8e:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c92:	461a      	mov	r2, r3
  402c94:	4b21      	ldr	r3, [pc, #132]	; (402d1c <TC1_Handler+0x180>)
  402c96:	f9b3 3000 	ldrsh.w	r3, [r3]
  402c9a:	3302      	adds	r3, #2
  402c9c:	405a      	eors	r2, r3
  402c9e:	4b20      	ldr	r3, [pc, #128]	; (402d20 <TC1_Handler+0x184>)
  402ca0:	f9b3 3000 	ldrsh.w	r3, [r3]
  402ca4:	3302      	adds	r3, #2
  402ca6:	4053      	eors	r3, r2
  402ca8:	f083 0202 	eor.w	r2, r3, #2
  402cac:	4b20      	ldr	r3, [pc, #128]	; (402d30 <TC1_Handler+0x194>)
  402cae:	4610      	mov	r0, r2
  402cb0:	4798      	blx	r3
  402cb2:	4603      	mov	r3, r0
  402cb4:	460c      	mov	r4, r1
  402cb6:	4618      	mov	r0, r3
  402cb8:	4621      	mov	r1, r4
  402cba:	4b1e      	ldr	r3, [pc, #120]	; (402d34 <TC1_Handler+0x198>)
  402cbc:	4798      	blx	r3
  402cbe:	460a      	mov	r2, r1
  402cc0:	4601      	mov	r1, r0
  402cc2:	4b1d      	ldr	r3, [pc, #116]	; (402d38 <TC1_Handler+0x19c>)
  402cc4:	4608      	mov	r0, r1
  402cc6:	4611      	mov	r1, r2
  402cc8:	4798      	blx	r3
  402cca:	4603      	mov	r3, r0
  402ccc:	607b      	str	r3, [r7, #4]
	pin_toggle(LED_PIO, LED_PIN_MASK);
  402cce:	f44f 7180 	mov.w	r1, #256	; 0x100
  402cd2:	481a      	ldr	r0, [pc, #104]	; (402d3c <TC1_Handler+0x1a0>)
  402cd4:	4b1a      	ldr	r3, [pc, #104]	; (402d40 <TC1_Handler+0x1a4>)
  402cd6:	4798      	blx	r3
	//delay_ms(100);
		
	sprintf(bufferTX, "%d \n", modulo);
  402cd8:	687a      	ldr	r2, [r7, #4]
  402cda:	491a      	ldr	r1, [pc, #104]	; (402d44 <TC1_Handler+0x1a8>)
  402cdc:	481a      	ldr	r0, [pc, #104]	; (402d48 <TC1_Handler+0x1ac>)
  402cde:	4b1b      	ldr	r3, [pc, #108]	; (402d4c <TC1_Handler+0x1b0>)
  402ce0:	4798      	blx	r3
	printf("Modulo: %d \n",modulo);
  402ce2:	6879      	ldr	r1, [r7, #4]
  402ce4:	481a      	ldr	r0, [pc, #104]	; (402d50 <TC1_Handler+0x1b4>)
  402ce6:	4b10      	ldr	r3, [pc, #64]	; (402d28 <TC1_Handler+0x18c>)
  402ce8:	4798      	blx	r3
	usart_putString(bufferTX);
  402cea:	4817      	ldr	r0, [pc, #92]	; (402d48 <TC1_Handler+0x1ac>)
  402cec:	4b19      	ldr	r3, [pc, #100]	; (402d54 <TC1_Handler+0x1b8>)
  402cee:	4798      	blx	r3

}
  402cf0:	bf00      	nop
  402cf2:	370c      	adds	r7, #12
  402cf4:	46bd      	mov	sp, r7
  402cf6:	bd90      	pop	{r4, r7, pc}
  402cf8:	20400b00 	.word	0x20400b00
  402cfc:	004006fd 	.word	0x004006fd
  402d00:	20400a99 	.word	0x20400a99
  402d04:	20400a9a 	.word	0x20400a9a
  402d08:	20400a98 	.word	0x20400a98
  402d0c:	20400a8c 	.word	0x20400a8c
  402d10:	20400a94 	.word	0x20400a94
  402d14:	20400a9b 	.word	0x20400a9b
  402d18:	20400b6a 	.word	0x20400b6a
  402d1c:	20400b68 	.word	0x20400b68
  402d20:	20400a96 	.word	0x20400a96
  402d24:	00409550 	.word	0x00409550
  402d28:	00403bf1 	.word	0x00403bf1
  402d2c:	00409568 	.word	0x00409568
  402d30:	00403529 	.word	0x00403529
  402d34:	0040304d 	.word	0x0040304d
  402d38:	00403b55 	.word	0x00403b55
  402d3c:	400e1200 	.word	0x400e1200
  402d40:	00402d59 	.word	0x00402d59
  402d44:	00409570 	.word	0x00409570
  402d48:	20400b04 	.word	0x20400b04
  402d4c:	00403e11 	.word	0x00403e11
  402d50:	00409578 	.word	0x00409578
  402d54:	00400515 	.word	0x00400515

00402d58 <pin_toggle>:
/************************************************************************/

/** 
 *  Toggle pin controlado pelo PIO (out)
 */
void pin_toggle(Pio *pio, uint32_t mask){
  402d58:	b580      	push	{r7, lr}
  402d5a:	b082      	sub	sp, #8
  402d5c:	af00      	add	r7, sp, #0
  402d5e:	6078      	str	r0, [r7, #4]
  402d60:	6039      	str	r1, [r7, #0]
	if(pio_get_output_data_status(pio, mask))
  402d62:	6839      	ldr	r1, [r7, #0]
  402d64:	6878      	ldr	r0, [r7, #4]
  402d66:	4b09      	ldr	r3, [pc, #36]	; (402d8c <pin_toggle+0x34>)
  402d68:	4798      	blx	r3
  402d6a:	4603      	mov	r3, r0
  402d6c:	2b00      	cmp	r3, #0
  402d6e:	d004      	beq.n	402d7a <pin_toggle+0x22>
		pio_clear(pio, mask);
  402d70:	6839      	ldr	r1, [r7, #0]
  402d72:	6878      	ldr	r0, [r7, #4]
  402d74:	4b06      	ldr	r3, [pc, #24]	; (402d90 <pin_toggle+0x38>)
  402d76:	4798      	blx	r3
	else
		pio_set(pio,mask);
}
  402d78:	e003      	b.n	402d82 <pin_toggle+0x2a>
		pio_set(pio,mask);
  402d7a:	6839      	ldr	r1, [r7, #0]
  402d7c:	6878      	ldr	r0, [r7, #4]
  402d7e:	4b05      	ldr	r3, [pc, #20]	; (402d94 <pin_toggle+0x3c>)
  402d80:	4798      	blx	r3
}
  402d82:	bf00      	nop
  402d84:	3708      	adds	r7, #8
  402d86:	46bd      	mov	sp, r7
  402d88:	bd80      	pop	{r7, pc}
  402d8a:	bf00      	nop
  402d8c:	0040135d 	.word	0x0040135d
  402d90:	0040114d 	.word	0x0040114d
  402d94:	00401131 	.word	0x00401131

00402d98 <BUT_init>:

/**
 * @Brief Inicializa o pino do BUT
 */
void BUT_init(void){
  402d98:	b590      	push	{r4, r7, lr}
  402d9a:	b083      	sub	sp, #12
  402d9c:	af02      	add	r7, sp, #8
	/* config. pino botao em modo de entrada */
	pmc_enable_periph_clk(BUT_PIO_ID);
  402d9e:	200a      	movs	r0, #10
  402da0:	4b10      	ldr	r3, [pc, #64]	; (402de4 <BUT_init+0x4c>)
  402da2:	4798      	blx	r3
	pio_set_input(BUT_PIO, BUT_PIN_MASK, PIO_PULLUP | PIO_DEBOUNCE);
  402da4:	2209      	movs	r2, #9
  402da6:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402daa:	480f      	ldr	r0, [pc, #60]	; (402de8 <BUT_init+0x50>)
  402dac:	4b0f      	ldr	r3, [pc, #60]	; (402dec <BUT_init+0x54>)
  402dae:	4798      	blx	r3
    
	/* config. interrupcao em borda de descida no botao do kit */
	/* indica funcao (but_Handler) a ser chamada quando houver uma interrupo */
	pio_enable_interrupt(BUT_PIO, BUT_PIN_MASK);
  402db0:	f44f 6100 	mov.w	r1, #2048	; 0x800
  402db4:	480c      	ldr	r0, [pc, #48]	; (402de8 <BUT_init+0x50>)
  402db6:	4b0e      	ldr	r3, [pc, #56]	; (402df0 <BUT_init+0x58>)
  402db8:	4798      	blx	r3
	pio_handler_set(BUT_PIO, BUT_PIO_ID, BUT_PIN_MASK, PIO_IT_FALL_EDGE, Button1_Handler);
  402dba:	4b0e      	ldr	r3, [pc, #56]	; (402df4 <BUT_init+0x5c>)
  402dbc:	9300      	str	r3, [sp, #0]
  402dbe:	2350      	movs	r3, #80	; 0x50
  402dc0:	f44f 6200 	mov.w	r2, #2048	; 0x800
  402dc4:	210a      	movs	r1, #10
  402dc6:	4808      	ldr	r0, [pc, #32]	; (402de8 <BUT_init+0x50>)
  402dc8:	4c0b      	ldr	r4, [pc, #44]	; (402df8 <BUT_init+0x60>)
  402dca:	47a0      	blx	r4
    
	/* habilita interrupco do PIO que controla o botao */
	/* e configura sua prioridade                        */
	NVIC_EnableIRQ(BUT_PIO_ID);
  402dcc:	200a      	movs	r0, #10
  402dce:	4b0b      	ldr	r3, [pc, #44]	; (402dfc <BUT_init+0x64>)
  402dd0:	4798      	blx	r3
	NVIC_SetPriority(BUT_PIO_ID, 1);
  402dd2:	2101      	movs	r1, #1
  402dd4:	200a      	movs	r0, #10
  402dd6:	4b0a      	ldr	r3, [pc, #40]	; (402e00 <BUT_init+0x68>)
  402dd8:	4798      	blx	r3
};
  402dda:	bf00      	nop
  402ddc:	3704      	adds	r7, #4
  402dde:	46bd      	mov	sp, r7
  402de0:	bd90      	pop	{r4, r7, pc}
  402de2:	bf00      	nop
  402de4:	004018e9 	.word	0x004018e9
  402de8:	400e0e00 	.word	0x400e0e00
  402dec:	00401279 	.word	0x00401279
  402df0:	004013f1 	.word	0x004013f1
  402df4:	00402b31 	.word	0x00402b31
  402df8:	0040150d 	.word	0x0040150d
  402dfc:	004025f1 	.word	0x004025f1
  402e00:	00402625 	.word	0x00402625

00402e04 <LED_init>:

/**
 * @Brief Inicializa o pino do LED
 */
void LED_init(int estado){
  402e04:	b590      	push	{r4, r7, lr}
  402e06:	b085      	sub	sp, #20
  402e08:	af02      	add	r7, sp, #8
  402e0a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(LED_PIO_ID);
  402e0c:	200c      	movs	r0, #12
  402e0e:	4b07      	ldr	r3, [pc, #28]	; (402e2c <LED_init+0x28>)
  402e10:	4798      	blx	r3
	pio_set_output(LED_PIO, LED_PIN_MASK, estado, 0, 0 );
  402e12:	687a      	ldr	r2, [r7, #4]
  402e14:	2300      	movs	r3, #0
  402e16:	9300      	str	r3, [sp, #0]
  402e18:	2300      	movs	r3, #0
  402e1a:	f44f 7180 	mov.w	r1, #256	; 0x100
  402e1e:	4804      	ldr	r0, [pc, #16]	; (402e30 <LED_init+0x2c>)
  402e20:	4c04      	ldr	r4, [pc, #16]	; (402e34 <LED_init+0x30>)
  402e22:	47a0      	blx	r4
};
  402e24:	bf00      	nop
  402e26:	370c      	adds	r7, #12
  402e28:	46bd      	mov	sp, r7
  402e2a:	bd90      	pop	{r4, r7, pc}
  402e2c:	004018e9 	.word	0x004018e9
  402e30:	400e1200 	.word	0x400e1200
  402e34:	004012f9 	.word	0x004012f9

00402e38 <TC1_init>:

void TC1_init(void){
  402e38:	b590      	push	{r4, r7, lr}
  402e3a:	b087      	sub	sp, #28
  402e3c:	af02      	add	r7, sp, #8
	uint32_t ul_div;
	uint32_t ul_tcclks;
	uint32_t ul_sysclk = sysclk_get_cpu_hz();
  402e3e:	4b18      	ldr	r3, [pc, #96]	; (402ea0 <TC1_init+0x68>)
  402e40:	4798      	blx	r3
  402e42:	60f8      	str	r0, [r7, #12]
	
	/* Configura o PMC */
	pmc_enable_periph_clk(ID_TC1);
  402e44:	2018      	movs	r0, #24
  402e46:	4b17      	ldr	r3, [pc, #92]	; (402ea4 <TC1_init+0x6c>)
  402e48:	4798      	blx	r3

	/** Configura o TC para operar em  4Mhz e interrupco no RC compare */
	tc_find_mck_divisor(FREQ, ul_sysclk, &ul_div, &ul_tcclks, ul_sysclk);
  402e4a:	1d39      	adds	r1, r7, #4
  402e4c:	f107 0208 	add.w	r2, r7, #8
  402e50:	68fb      	ldr	r3, [r7, #12]
  402e52:	9300      	str	r3, [sp, #0]
  402e54:	460b      	mov	r3, r1
  402e56:	68f9      	ldr	r1, [r7, #12]
  402e58:	2001      	movs	r0, #1
  402e5a:	4c13      	ldr	r4, [pc, #76]	; (402ea8 <TC1_init+0x70>)
  402e5c:	47a0      	blx	r4
	tc_init(TC0, 1, ul_tcclks | TC_CMR_CPCTRG);
  402e5e:	687b      	ldr	r3, [r7, #4]
  402e60:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
  402e64:	461a      	mov	r2, r3
  402e66:	2101      	movs	r1, #1
  402e68:	4810      	ldr	r0, [pc, #64]	; (402eac <TC1_init+0x74>)
  402e6a:	4b11      	ldr	r3, [pc, #68]	; (402eb0 <TC1_init+0x78>)
  402e6c:	4798      	blx	r3
	tc_write_rc(TC0, 1, (ul_sysclk / ul_div) / FREQ);
  402e6e:	68bb      	ldr	r3, [r7, #8]
  402e70:	68fa      	ldr	r2, [r7, #12]
  402e72:	fbb2 f3f3 	udiv	r3, r2, r3
  402e76:	461a      	mov	r2, r3
  402e78:	2101      	movs	r1, #1
  402e7a:	480c      	ldr	r0, [pc, #48]	; (402eac <TC1_init+0x74>)
  402e7c:	4b0d      	ldr	r3, [pc, #52]	; (402eb4 <TC1_init+0x7c>)
  402e7e:	4798      	blx	r3

	/* Configura e ativa interrupco no TC canal 0 */
	NVIC_EnableIRQ((IRQn_Type) ID_TC1);
  402e80:	2018      	movs	r0, #24
  402e82:	4b0d      	ldr	r3, [pc, #52]	; (402eb8 <TC1_init+0x80>)
  402e84:	4798      	blx	r3
	tc_enable_interrupt(TC0, 1, TC_IER_CPCS);
  402e86:	2210      	movs	r2, #16
  402e88:	2101      	movs	r1, #1
  402e8a:	4808      	ldr	r0, [pc, #32]	; (402eac <TC1_init+0x74>)
  402e8c:	4b0b      	ldr	r3, [pc, #44]	; (402ebc <TC1_init+0x84>)
  402e8e:	4798      	blx	r3

	/* Inicializa o canal 0 do TC */
	tc_start(TC0, 1);
  402e90:	2101      	movs	r1, #1
  402e92:	4806      	ldr	r0, [pc, #24]	; (402eac <TC1_init+0x74>)
  402e94:	4b0a      	ldr	r3, [pc, #40]	; (402ec0 <TC1_init+0x88>)
  402e96:	4798      	blx	r3
}
  402e98:	bf00      	nop
  402e9a:	3714      	adds	r7, #20
  402e9c:	46bd      	mov	sp, r7
  402e9e:	bd90      	pop	{r4, r7, pc}
  402ea0:	0040270d 	.word	0x0040270d
  402ea4:	004018e9 	.word	0x004018e9
  402ea8:	00401a17 	.word	0x00401a17
  402eac:	4000c000 	.word	0x4000c000
  402eb0:	0040196d 	.word	0x0040196d
  402eb4:	004019c9 	.word	0x004019c9
  402eb8:	004025f1 	.word	0x004025f1
  402ebc:	004019ef 	.word	0x004019ef
  402ec0:	004019a7 	.word	0x004019a7

00402ec4 <configure_console>:
 * 8 bits
 * 1 stop bit
 * sem paridade
 */
static void configure_console(void)
{
  402ec4:	b590      	push	{r4, r7, lr}
  402ec6:	b085      	sub	sp, #20
  402ec8:	af00      	add	r7, sp, #0

	/* Configura USART1 Pinos */
	sysclk_enable_peripheral_clock(ID_PIOB);
  402eca:	200b      	movs	r0, #11
  402ecc:	4b15      	ldr	r3, [pc, #84]	; (402f24 <configure_console+0x60>)
  402ece:	4798      	blx	r3
	sysclk_enable_peripheral_clock(ID_PIOA);
  402ed0:	200a      	movs	r0, #10
  402ed2:	4b14      	ldr	r3, [pc, #80]	; (402f24 <configure_console+0x60>)
  402ed4:	4798      	blx	r3
	pio_set_peripheral(PIOB, PIO_PERIPH_D, PIO_PB4);  // RX
  402ed6:	2210      	movs	r2, #16
  402ed8:	f04f 5100 	mov.w	r1, #536870912	; 0x20000000
  402edc:	4812      	ldr	r0, [pc, #72]	; (402f28 <configure_console+0x64>)
  402ede:	4b13      	ldr	r3, [pc, #76]	; (402f2c <configure_console+0x68>)
  402ee0:	4798      	blx	r3
	pio_set_peripheral(PIOA, PIO_PERIPH_A, PIO_PA21); // TX
  402ee2:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
  402ee6:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
  402eea:	4811      	ldr	r0, [pc, #68]	; (402f30 <configure_console+0x6c>)
  402eec:	4b0f      	ldr	r3, [pc, #60]	; (402f2c <configure_console+0x68>)
  402eee:	4798      	blx	r3
 	MATRIX->CCFG_SYSIO |= CCFG_SYSIO_SYSIO4;
  402ef0:	4a10      	ldr	r2, [pc, #64]	; (402f34 <configure_console+0x70>)
  402ef2:	4b10      	ldr	r3, [pc, #64]	; (402f34 <configure_console+0x70>)
  402ef4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
  402ef8:	f043 0310 	orr.w	r3, r3, #16
  402efc:	f8c2 3114 	str.w	r3, [r2, #276]	; 0x114
 
	const usart_serial_options_t uart_serial_options = {
  402f00:	4b0d      	ldr	r3, [pc, #52]	; (402f38 <configure_console+0x74>)
  402f02:	463c      	mov	r4, r7
  402f04:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
  402f06:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		.paritytype = CONF_UART_PARITY,
		.stopbits   = CONF_UART_STOP_BITS,
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
  402f0a:	200e      	movs	r0, #14
  402f0c:	4b05      	ldr	r3, [pc, #20]	; (402f24 <configure_console+0x60>)
  402f0e:	4798      	blx	r3
	stdio_serial_init(CONF_UART, &uart_serial_options);
  402f10:	463b      	mov	r3, r7
  402f12:	4619      	mov	r1, r3
  402f14:	4809      	ldr	r0, [pc, #36]	; (402f3c <configure_console+0x78>)
  402f16:	4b0a      	ldr	r3, [pc, #40]	; (402f40 <configure_console+0x7c>)
  402f18:	4798      	blx	r3
}
  402f1a:	bf00      	nop
  402f1c:	3714      	adds	r7, #20
  402f1e:	46bd      	mov	sp, r7
  402f20:	bd90      	pop	{r4, r7, pc}
  402f22:	bf00      	nop
  402f24:	00402735 	.word	0x00402735
  402f28:	400e1000 	.word	0x400e1000
  402f2c:	00401169 	.word	0x00401169
  402f30:	400e0e00 	.word	0x400e0e00
  402f34:	40088000 	.word	0x40088000
  402f38:	00409588 	.word	0x00409588
  402f3c:	40028000 	.word	0x40028000
  402f40:	00402ac9 	.word	0x00402ac9

00402f44 <main>:


/************************************************************************/
/* Main Code	                                                        */
/************************************************************************/
int main(void){
  402f44:	b598      	push	{r3, r4, r7, lr}
  402f46:	af00      	add	r7, sp, #0

  
	

	/* Initialize the SAM system */
	sysclk_init();
  402f48:	4b2b      	ldr	r3, [pc, #172]	; (402ff8 <main+0xb4>)
  402f4a:	4798      	blx	r3
	board_init();
  402f4c:	4b2b      	ldr	r3, [pc, #172]	; (402ffc <main+0xb8>)
  402f4e:	4798      	blx	r3
   
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
  402f50:	4b2b      	ldr	r3, [pc, #172]	; (403000 <main+0xbc>)
  402f52:	f44f 4200 	mov.w	r2, #32768	; 0x8000
  402f56:	605a      	str	r2, [r3, #4]
  
	/* Inicializa com serial com PC*/
	configure_console();
  402f58:	4b2a      	ldr	r3, [pc, #168]	; (403004 <main+0xc0>)
  402f5a:	4798      	blx	r3
  
	/* Configura Leds */
	LED_init(1);
  402f5c:	2001      	movs	r0, #1
  402f5e:	4b2a      	ldr	r3, [pc, #168]	; (403008 <main+0xc4>)
  402f60:	4798      	blx	r3
  
	/* Configura os botes */
	BUT_init();  
  402f62:	4b2a      	ldr	r3, [pc, #168]	; (40300c <main+0xc8>)
  402f64:	4798      	blx	r3
  
	/* Configura USART0 para comunicacao com o HM-10 */
	USART0_init();
  402f66:	4b2a      	ldr	r3, [pc, #168]	; (403010 <main+0xcc>)
  402f68:	4798      	blx	r3
	/************************************************************************/
	/* MPU                                                                  */
	/************************************************************************/
  
	/* Inicializa i2c */
	printf("Inicializando bus i2c \n");
  402f6a:	482a      	ldr	r0, [pc, #168]	; (403014 <main+0xd0>)
  402f6c:	4b2a      	ldr	r3, [pc, #168]	; (403018 <main+0xd4>)
  402f6e:	4798      	blx	r3
	mcu6050_i2c_bus_init();
  402f70:	4b2a      	ldr	r3, [pc, #168]	; (40301c <main+0xd8>)
  402f72:	4798      	blx	r3
  
	// Verifica MPU
	rtn = mcu6050_i2c_bus_read(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_WHO_AM_I, bufferRX, 1);
  402f74:	2301      	movs	r3, #1
  402f76:	4a2a      	ldr	r2, [pc, #168]	; (403020 <main+0xdc>)
  402f78:	2175      	movs	r1, #117	; 0x75
  402f7a:	2068      	movs	r0, #104	; 0x68
  402f7c:	4c29      	ldr	r4, [pc, #164]	; (403024 <main+0xe0>)
  402f7e:	47a0      	blx	r4
  402f80:	4603      	mov	r3, r0
  402f82:	b2da      	uxtb	r2, r3
  402f84:	4b28      	ldr	r3, [pc, #160]	; (403028 <main+0xe4>)
  402f86:	701a      	strb	r2, [r3, #0]
	if(rtn != TWIHS_SUCCESS){
  402f88:	4b27      	ldr	r3, [pc, #156]	; (403028 <main+0xe4>)
  402f8a:	781b      	ldrb	r3, [r3, #0]
  402f8c:	2b00      	cmp	r3, #0
  402f8e:	d002      	beq.n	402f96 <main+0x52>
		printf("[ERRO] [i2c] [read] \n");
  402f90:	4826      	ldr	r0, [pc, #152]	; (40302c <main+0xe8>)
  402f92:	4b21      	ldr	r3, [pc, #132]	; (403018 <main+0xd4>)
  402f94:	4798      	blx	r3
	}
  
	// Por algum motivo a primeira leitura  errada.
	if(bufferRX[0] != 0x68){
  402f96:	4b22      	ldr	r3, [pc, #136]	; (403020 <main+0xdc>)
  402f98:	781b      	ldrb	r3, [r3, #0]
  402f9a:	2b68      	cmp	r3, #104	; 0x68
  402f9c:	d005      	beq.n	402faa <main+0x66>
		printf("[ERRO] [mcu] [Wrong device] [0x%2X] \n", bufferRX[0]);
  402f9e:	4b20      	ldr	r3, [pc, #128]	; (403020 <main+0xdc>)
  402fa0:	781b      	ldrb	r3, [r3, #0]
  402fa2:	4619      	mov	r1, r3
  402fa4:	4822      	ldr	r0, [pc, #136]	; (403030 <main+0xec>)
  402fa6:	4b1c      	ldr	r3, [pc, #112]	; (403018 <main+0xd4>)
  402fa8:	4798      	blx	r3
	}
 
	// Set Clock source
	bufferTX[0] = MPU6050_CLOCK_PLL_XGYRO;
  402faa:	4b22      	ldr	r3, [pc, #136]	; (403034 <main+0xf0>)
  402fac:	2201      	movs	r2, #1
  402fae:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_PWR_MGMT_1, bufferTX, 1);
  402fb0:	2301      	movs	r3, #1
  402fb2:	4a20      	ldr	r2, [pc, #128]	; (403034 <main+0xf0>)
  402fb4:	216b      	movs	r1, #107	; 0x6b
  402fb6:	2068      	movs	r0, #104	; 0x68
  402fb8:	4c1f      	ldr	r4, [pc, #124]	; (403038 <main+0xf4>)
  402fba:	47a0      	blx	r4
  402fbc:	4603      	mov	r3, r0
  402fbe:	b2da      	uxtb	r2, r3
  402fc0:	4b19      	ldr	r3, [pc, #100]	; (403028 <main+0xe4>)
  402fc2:	701a      	strb	r2, [r3, #0]
	if(rtn != TWIHS_SUCCESS)
  402fc4:	4b18      	ldr	r3, [pc, #96]	; (403028 <main+0xe4>)
  402fc6:	781b      	ldrb	r3, [r3, #0]
  402fc8:	2b00      	cmp	r3, #0
  402fca:	d002      	beq.n	402fd2 <main+0x8e>
		printf("[ERRO] [i2c] [write] \n");
  402fcc:	481b      	ldr	r0, [pc, #108]	; (40303c <main+0xf8>)
  402fce:	4b12      	ldr	r3, [pc, #72]	; (403018 <main+0xd4>)
  402fd0:	4798      	blx	r3

	// Configura range acelerometro para operar com 2G
	bufferTX[0] = 0x00; // 2G
  402fd2:	4b18      	ldr	r3, [pc, #96]	; (403034 <main+0xf0>)
  402fd4:	2200      	movs	r2, #0
  402fd6:	701a      	strb	r2, [r3, #0]
	rtn = mcu6050_i2c_bus_write(MPU6050_DEFAULT_ADDRESS, MPU6050_RA_ACCEL_CONFIG, bufferTX, 1);
  402fd8:	2301      	movs	r3, #1
  402fda:	4a16      	ldr	r2, [pc, #88]	; (403034 <main+0xf0>)
  402fdc:	211c      	movs	r1, #28
  402fde:	2068      	movs	r0, #104	; 0x68
  402fe0:	4c15      	ldr	r4, [pc, #84]	; (403038 <main+0xf4>)
  402fe2:	47a0      	blx	r4
  402fe4:	4603      	mov	r3, r0
  402fe6:	b2da      	uxtb	r2, r3
  402fe8:	4b0f      	ldr	r3, [pc, #60]	; (403028 <main+0xe4>)
  402fea:	701a      	strb	r2, [r3, #0]
	rangePerDigit = 0.000061f ; // 2G 
  402fec:	4b14      	ldr	r3, [pc, #80]	; (403040 <main+0xfc>)
  402fee:	4a15      	ldr	r2, [pc, #84]	; (403044 <main+0x100>)
  402ff0:	601a      	str	r2, [r3, #0]
	//uint32_t g = rangePerDigit/2;  
	
	TC1_init();    
  402ff2:	4b15      	ldr	r3, [pc, #84]	; (403048 <main+0x104>)
  402ff4:	4798      	blx	r3
 
	while (1) {
  402ff6:	e7fe      	b.n	402ff6 <main+0xb2>
  402ff8:	00400a61 	.word	0x00400a61
  402ffc:	00401031 	.word	0x00401031
  403000:	400e1850 	.word	0x400e1850
  403004:	00402ec5 	.word	0x00402ec5
  403008:	00402e05 	.word	0x00402e05
  40300c:	00402d99 	.word	0x00402d99
  403010:	00400485 	.word	0x00400485
  403014:	00409598 	.word	0x00409598
  403018:	00403bf1 	.word	0x00403bf1
  40301c:	0040066d 	.word	0x0040066d
  403020:	20400a9c 	.word	0x20400a9c
  403024:	004006fd 	.word	0x004006fd
  403028:	20400a99 	.word	0x20400a99
  40302c:	004095b0 	.word	0x004095b0
  403030:	004095c8 	.word	0x004095c8
  403034:	20400b04 	.word	0x20400b04
  403038:	004006a9 	.word	0x004006a9
  40303c:	004095f0 	.word	0x004095f0
  403040:	20400a90 	.word	0x20400a90
  403044:	387fda40 	.word	0x387fda40
  403048:	00402e39 	.word	0x00402e39

0040304c <sqrt>:
  40304c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403050:	b08b      	sub	sp, #44	; 0x2c
  403052:	4604      	mov	r4, r0
  403054:	460d      	mov	r5, r1
  403056:	f000 f857 	bl	403108 <__ieee754_sqrt>
  40305a:	4b29      	ldr	r3, [pc, #164]	; (403100 <sqrt+0xb4>)
  40305c:	f993 a000 	ldrsb.w	sl, [r3]
  403060:	f1ba 3fff 	cmp.w	sl, #4294967295
  403064:	4606      	mov	r6, r0
  403066:	460f      	mov	r7, r1
  403068:	d012      	beq.n	403090 <sqrt+0x44>
  40306a:	4622      	mov	r2, r4
  40306c:	462b      	mov	r3, r5
  40306e:	4620      	mov	r0, r4
  403070:	4629      	mov	r1, r5
  403072:	f000 fd59 	bl	403b28 <__aeabi_dcmpun>
  403076:	4683      	mov	fp, r0
  403078:	b950      	cbnz	r0, 403090 <sqrt+0x44>
  40307a:	f04f 0800 	mov.w	r8, #0
  40307e:	f04f 0900 	mov.w	r9, #0
  403082:	4642      	mov	r2, r8
  403084:	464b      	mov	r3, r9
  403086:	4620      	mov	r0, r4
  403088:	4629      	mov	r1, r5
  40308a:	f000 fd25 	bl	403ad8 <__aeabi_dcmplt>
  40308e:	b920      	cbnz	r0, 40309a <sqrt+0x4e>
  403090:	4630      	mov	r0, r6
  403092:	4639      	mov	r1, r7
  403094:	b00b      	add	sp, #44	; 0x2c
  403096:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40309a:	4b1a      	ldr	r3, [pc, #104]	; (403104 <sqrt+0xb8>)
  40309c:	f8cd b020 	str.w	fp, [sp, #32]
  4030a0:	2201      	movs	r2, #1
  4030a2:	e9cd 4504 	strd	r4, r5, [sp, #16]
  4030a6:	e9cd 4502 	strd	r4, r5, [sp, #8]
  4030aa:	e88d 000c 	stmia.w	sp, {r2, r3}
  4030ae:	f1ba 0f00 	cmp.w	sl, #0
  4030b2:	d017      	beq.n	4030e4 <sqrt+0x98>
  4030b4:	4642      	mov	r2, r8
  4030b6:	464b      	mov	r3, r9
  4030b8:	4640      	mov	r0, r8
  4030ba:	4649      	mov	r1, r9
  4030bc:	f000 fbc4 	bl	403848 <__aeabi_ddiv>
  4030c0:	f1ba 0f02 	cmp.w	sl, #2
  4030c4:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4030c8:	d10e      	bne.n	4030e8 <sqrt+0x9c>
  4030ca:	f000 fd63 	bl	403b94 <__errno>
  4030ce:	2321      	movs	r3, #33	; 0x21
  4030d0:	6003      	str	r3, [r0, #0]
  4030d2:	9b08      	ldr	r3, [sp, #32]
  4030d4:	b973      	cbnz	r3, 4030f4 <sqrt+0xa8>
  4030d6:	e9dd 6706 	ldrd	r6, r7, [sp, #24]
  4030da:	4630      	mov	r0, r6
  4030dc:	4639      	mov	r1, r7
  4030de:	b00b      	add	sp, #44	; 0x2c
  4030e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4030e4:	e9cd 8906 	strd	r8, r9, [sp, #24]
  4030e8:	4668      	mov	r0, sp
  4030ea:	f000 f8c9 	bl	403280 <matherr>
  4030ee:	2800      	cmp	r0, #0
  4030f0:	d1ef      	bne.n	4030d2 <sqrt+0x86>
  4030f2:	e7ea      	b.n	4030ca <sqrt+0x7e>
  4030f4:	f000 fd4e 	bl	403b94 <__errno>
  4030f8:	9b08      	ldr	r3, [sp, #32]
  4030fa:	6003      	str	r3, [r0, #0]
  4030fc:	e7eb      	b.n	4030d6 <sqrt+0x8a>
  4030fe:	bf00      	nop
  403100:	20400008 	.word	0x20400008
  403104:	00409608 	.word	0x00409608

00403108 <__ieee754_sqrt>:
  403108:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  40310c:	4f5b      	ldr	r7, [pc, #364]	; (40327c <__ieee754_sqrt+0x174>)
  40310e:	438f      	bics	r7, r1
  403110:	4605      	mov	r5, r0
  403112:	460c      	mov	r4, r1
  403114:	f000 8092 	beq.w	40323c <__ieee754_sqrt+0x134>
  403118:	2900      	cmp	r1, #0
  40311a:	460b      	mov	r3, r1
  40311c:	4602      	mov	r2, r0
  40311e:	dd6f      	ble.n	403200 <__ieee754_sqrt+0xf8>
  403120:	150f      	asrs	r7, r1, #20
  403122:	d07b      	beq.n	40321c <__ieee754_sqrt+0x114>
  403124:	f2a7 37ff 	subw	r7, r7, #1023	; 0x3ff
  403128:	f3c3 0313 	ubfx	r3, r3, #0, #20
  40312c:	07f8      	lsls	r0, r7, #31
  40312e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403132:	d45c      	bmi.n	4031ee <__ieee754_sqrt+0xe6>
  403134:	eb03 71d2 	add.w	r1, r3, r2, lsr #31
  403138:	2600      	movs	r6, #0
  40313a:	440b      	add	r3, r1
  40313c:	107f      	asrs	r7, r7, #1
  40313e:	0052      	lsls	r2, r2, #1
  403140:	46b6      	mov	lr, r6
  403142:	2016      	movs	r0, #22
  403144:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
  403148:	eb0e 0401 	add.w	r4, lr, r1
  40314c:	429c      	cmp	r4, r3
  40314e:	ea4f 75d2 	mov.w	r5, r2, lsr #31
  403152:	ea4f 0242 	mov.w	r2, r2, lsl #1
  403156:	dc03      	bgt.n	403160 <__ieee754_sqrt+0x58>
  403158:	1b1b      	subs	r3, r3, r4
  40315a:	eb04 0e01 	add.w	lr, r4, r1
  40315e:	440e      	add	r6, r1
  403160:	3801      	subs	r0, #1
  403162:	eb05 0343 	add.w	r3, r5, r3, lsl #1
  403166:	ea4f 0151 	mov.w	r1, r1, lsr #1
  40316a:	d1ed      	bne.n	403148 <__ieee754_sqrt+0x40>
  40316c:	4684      	mov	ip, r0
  40316e:	2420      	movs	r4, #32
  403170:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
  403174:	e009      	b.n	40318a <__ieee754_sqrt+0x82>
  403176:	d020      	beq.n	4031ba <__ieee754_sqrt+0xb2>
  403178:	eb03 75d2 	add.w	r5, r3, r2, lsr #31
  40317c:	3c01      	subs	r4, #1
  40317e:	ea4f 0151 	mov.w	r1, r1, lsr #1
  403182:	442b      	add	r3, r5
  403184:	ea4f 0242 	mov.w	r2, r2, lsl #1
  403188:	d020      	beq.n	4031cc <__ieee754_sqrt+0xc4>
  40318a:	4573      	cmp	r3, lr
  40318c:	eb01 050c 	add.w	r5, r1, ip
  403190:	ddf1      	ble.n	403176 <__ieee754_sqrt+0x6e>
  403192:	2d00      	cmp	r5, #0
  403194:	eb05 0c01 	add.w	ip, r5, r1
  403198:	db09      	blt.n	4031ae <__ieee754_sqrt+0xa6>
  40319a:	46f0      	mov	r8, lr
  40319c:	4295      	cmp	r5, r2
  40319e:	eba3 030e 	sub.w	r3, r3, lr
  4031a2:	d900      	bls.n	4031a6 <__ieee754_sqrt+0x9e>
  4031a4:	3b01      	subs	r3, #1
  4031a6:	1b52      	subs	r2, r2, r5
  4031a8:	4408      	add	r0, r1
  4031aa:	46c6      	mov	lr, r8
  4031ac:	e7e4      	b.n	403178 <__ieee754_sqrt+0x70>
  4031ae:	f1bc 0f00 	cmp.w	ip, #0
  4031b2:	dbf2      	blt.n	40319a <__ieee754_sqrt+0x92>
  4031b4:	f10e 0801 	add.w	r8, lr, #1
  4031b8:	e7f0      	b.n	40319c <__ieee754_sqrt+0x94>
  4031ba:	4295      	cmp	r5, r2
  4031bc:	d8dc      	bhi.n	403178 <__ieee754_sqrt+0x70>
  4031be:	2d00      	cmp	r5, #0
  4031c0:	eb05 0c01 	add.w	ip, r5, r1
  4031c4:	db44      	blt.n	403250 <__ieee754_sqrt+0x148>
  4031c6:	4698      	mov	r8, r3
  4031c8:	2300      	movs	r3, #0
  4031ca:	e7ec      	b.n	4031a6 <__ieee754_sqrt+0x9e>
  4031cc:	4313      	orrs	r3, r2
  4031ce:	d113      	bne.n	4031f8 <__ieee754_sqrt+0xf0>
  4031d0:	0840      	lsrs	r0, r0, #1
  4031d2:	1073      	asrs	r3, r6, #1
  4031d4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
  4031d8:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
  4031dc:	07f2      	lsls	r2, r6, #31
  4031de:	eb03 5907 	add.w	r9, r3, r7, lsl #20
  4031e2:	bf48      	it	mi
  4031e4:	f040 4000 	orrmi.w	r0, r0, #2147483648	; 0x80000000
  4031e8:	4649      	mov	r1, r9
  4031ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  4031ee:	005b      	lsls	r3, r3, #1
  4031f0:	eb03 73d2 	add.w	r3, r3, r2, lsr #31
  4031f4:	0052      	lsls	r2, r2, #1
  4031f6:	e79d      	b.n	403134 <__ieee754_sqrt+0x2c>
  4031f8:	1c41      	adds	r1, r0, #1
  4031fa:	d02d      	beq.n	403258 <__ieee754_sqrt+0x150>
  4031fc:	3001      	adds	r0, #1
  4031fe:	e7e7      	b.n	4031d0 <__ieee754_sqrt+0xc8>
  403200:	4606      	mov	r6, r0
  403202:	f021 4700 	bic.w	r7, r1, #2147483648	; 0x80000000
  403206:	433e      	orrs	r6, r7
  403208:	d0ef      	beq.n	4031ea <__ieee754_sqrt+0xe2>
  40320a:	bb69      	cbnz	r1, 403268 <__ieee754_sqrt+0x160>
  40320c:	460f      	mov	r7, r1
  40320e:	0ad3      	lsrs	r3, r2, #11
  403210:	3f15      	subs	r7, #21
  403212:	0552      	lsls	r2, r2, #21
  403214:	2b00      	cmp	r3, #0
  403216:	d0fa      	beq.n	40320e <__ieee754_sqrt+0x106>
  403218:	02de      	lsls	r6, r3, #11
  40321a:	d420      	bmi.n	40325e <__ieee754_sqrt+0x156>
  40321c:	2400      	movs	r4, #0
  40321e:	e000      	b.n	403222 <__ieee754_sqrt+0x11a>
  403220:	4604      	mov	r4, r0
  403222:	005b      	lsls	r3, r3, #1
  403224:	02dd      	lsls	r5, r3, #11
  403226:	f104 0001 	add.w	r0, r4, #1
  40322a:	d5f9      	bpl.n	403220 <__ieee754_sqrt+0x118>
  40322c:	f1c0 0120 	rsb	r1, r0, #32
  403230:	fa22 f101 	lsr.w	r1, r2, r1
  403234:	430b      	orrs	r3, r1
  403236:	1b3f      	subs	r7, r7, r4
  403238:	4082      	lsls	r2, r0
  40323a:	e773      	b.n	403124 <__ieee754_sqrt+0x1c>
  40323c:	4602      	mov	r2, r0
  40323e:	460b      	mov	r3, r1
  403240:	f000 f9d8 	bl	4035f4 <__aeabi_dmul>
  403244:	462a      	mov	r2, r5
  403246:	4623      	mov	r3, r4
  403248:	f000 f822 	bl	403290 <__adddf3>
  40324c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  403250:	f1bc 0f00 	cmp.w	ip, #0
  403254:	daae      	bge.n	4031b4 <__ieee754_sqrt+0xac>
  403256:	e7b6      	b.n	4031c6 <__ieee754_sqrt+0xbe>
  403258:	3601      	adds	r6, #1
  40325a:	4620      	mov	r0, r4
  40325c:	e7b9      	b.n	4031d2 <__ieee754_sqrt+0xca>
  40325e:	2000      	movs	r0, #0
  403260:	2120      	movs	r1, #32
  403262:	f04f 34ff 	mov.w	r4, #4294967295
  403266:	e7e3      	b.n	403230 <__ieee754_sqrt+0x128>
  403268:	4602      	mov	r2, r0
  40326a:	460b      	mov	r3, r1
  40326c:	f000 f80e 	bl	40328c <__aeabi_dsub>
  403270:	4602      	mov	r2, r0
  403272:	460b      	mov	r3, r1
  403274:	f000 fae8 	bl	403848 <__aeabi_ddiv>
  403278:	e7b7      	b.n	4031ea <__ieee754_sqrt+0xe2>
  40327a:	bf00      	nop
  40327c:	7ff00000 	.word	0x7ff00000

00403280 <matherr>:
  403280:	2000      	movs	r0, #0
  403282:	4770      	bx	lr

00403284 <__aeabi_drsub>:
  403284:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
  403288:	e002      	b.n	403290 <__adddf3>
  40328a:	bf00      	nop

0040328c <__aeabi_dsub>:
  40328c:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00403290 <__adddf3>:
  403290:	b530      	push	{r4, r5, lr}
  403292:	ea4f 0441 	mov.w	r4, r1, lsl #1
  403296:	ea4f 0543 	mov.w	r5, r3, lsl #1
  40329a:	ea94 0f05 	teq	r4, r5
  40329e:	bf08      	it	eq
  4032a0:	ea90 0f02 	teqeq	r0, r2
  4032a4:	bf1f      	itttt	ne
  4032a6:	ea54 0c00 	orrsne.w	ip, r4, r0
  4032aa:	ea55 0c02 	orrsne.w	ip, r5, r2
  4032ae:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
  4032b2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  4032b6:	f000 80e2 	beq.w	40347e <__adddf3+0x1ee>
  4032ba:	ea4f 5454 	mov.w	r4, r4, lsr #21
  4032be:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
  4032c2:	bfb8      	it	lt
  4032c4:	426d      	neglt	r5, r5
  4032c6:	dd0c      	ble.n	4032e2 <__adddf3+0x52>
  4032c8:	442c      	add	r4, r5
  4032ca:	ea80 0202 	eor.w	r2, r0, r2
  4032ce:	ea81 0303 	eor.w	r3, r1, r3
  4032d2:	ea82 0000 	eor.w	r0, r2, r0
  4032d6:	ea83 0101 	eor.w	r1, r3, r1
  4032da:	ea80 0202 	eor.w	r2, r0, r2
  4032de:	ea81 0303 	eor.w	r3, r1, r3
  4032e2:	2d36      	cmp	r5, #54	; 0x36
  4032e4:	bf88      	it	hi
  4032e6:	bd30      	pophi	{r4, r5, pc}
  4032e8:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  4032ec:	ea4f 3101 	mov.w	r1, r1, lsl #12
  4032f0:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
  4032f4:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
  4032f8:	d002      	beq.n	403300 <__adddf3+0x70>
  4032fa:	4240      	negs	r0, r0
  4032fc:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  403300:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
  403304:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403308:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
  40330c:	d002      	beq.n	403314 <__adddf3+0x84>
  40330e:	4252      	negs	r2, r2
  403310:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
  403314:	ea94 0f05 	teq	r4, r5
  403318:	f000 80a7 	beq.w	40346a <__adddf3+0x1da>
  40331c:	f1a4 0401 	sub.w	r4, r4, #1
  403320:	f1d5 0e20 	rsbs	lr, r5, #32
  403324:	db0d      	blt.n	403342 <__adddf3+0xb2>
  403326:	fa02 fc0e 	lsl.w	ip, r2, lr
  40332a:	fa22 f205 	lsr.w	r2, r2, r5
  40332e:	1880      	adds	r0, r0, r2
  403330:	f141 0100 	adc.w	r1, r1, #0
  403334:	fa03 f20e 	lsl.w	r2, r3, lr
  403338:	1880      	adds	r0, r0, r2
  40333a:	fa43 f305 	asr.w	r3, r3, r5
  40333e:	4159      	adcs	r1, r3
  403340:	e00e      	b.n	403360 <__adddf3+0xd0>
  403342:	f1a5 0520 	sub.w	r5, r5, #32
  403346:	f10e 0e20 	add.w	lr, lr, #32
  40334a:	2a01      	cmp	r2, #1
  40334c:	fa03 fc0e 	lsl.w	ip, r3, lr
  403350:	bf28      	it	cs
  403352:	f04c 0c02 	orrcs.w	ip, ip, #2
  403356:	fa43 f305 	asr.w	r3, r3, r5
  40335a:	18c0      	adds	r0, r0, r3
  40335c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
  403360:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403364:	d507      	bpl.n	403376 <__adddf3+0xe6>
  403366:	f04f 0e00 	mov.w	lr, #0
  40336a:	f1dc 0c00 	rsbs	ip, ip, #0
  40336e:	eb7e 0000 	sbcs.w	r0, lr, r0
  403372:	eb6e 0101 	sbc.w	r1, lr, r1
  403376:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
  40337a:	d31b      	bcc.n	4033b4 <__adddf3+0x124>
  40337c:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
  403380:	d30c      	bcc.n	40339c <__adddf3+0x10c>
  403382:	0849      	lsrs	r1, r1, #1
  403384:	ea5f 0030 	movs.w	r0, r0, rrx
  403388:	ea4f 0c3c 	mov.w	ip, ip, rrx
  40338c:	f104 0401 	add.w	r4, r4, #1
  403390:	ea4f 5244 	mov.w	r2, r4, lsl #21
  403394:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
  403398:	f080 809a 	bcs.w	4034d0 <__adddf3+0x240>
  40339c:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
  4033a0:	bf08      	it	eq
  4033a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  4033a6:	f150 0000 	adcs.w	r0, r0, #0
  4033aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4033ae:	ea41 0105 	orr.w	r1, r1, r5
  4033b2:	bd30      	pop	{r4, r5, pc}
  4033b4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
  4033b8:	4140      	adcs	r0, r0
  4033ba:	eb41 0101 	adc.w	r1, r1, r1
  4033be:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4033c2:	f1a4 0401 	sub.w	r4, r4, #1
  4033c6:	d1e9      	bne.n	40339c <__adddf3+0x10c>
  4033c8:	f091 0f00 	teq	r1, #0
  4033cc:	bf04      	itt	eq
  4033ce:	4601      	moveq	r1, r0
  4033d0:	2000      	moveq	r0, #0
  4033d2:	fab1 f381 	clz	r3, r1
  4033d6:	bf08      	it	eq
  4033d8:	3320      	addeq	r3, #32
  4033da:	f1a3 030b 	sub.w	r3, r3, #11
  4033de:	f1b3 0220 	subs.w	r2, r3, #32
  4033e2:	da0c      	bge.n	4033fe <__adddf3+0x16e>
  4033e4:	320c      	adds	r2, #12
  4033e6:	dd08      	ble.n	4033fa <__adddf3+0x16a>
  4033e8:	f102 0c14 	add.w	ip, r2, #20
  4033ec:	f1c2 020c 	rsb	r2, r2, #12
  4033f0:	fa01 f00c 	lsl.w	r0, r1, ip
  4033f4:	fa21 f102 	lsr.w	r1, r1, r2
  4033f8:	e00c      	b.n	403414 <__adddf3+0x184>
  4033fa:	f102 0214 	add.w	r2, r2, #20
  4033fe:	bfd8      	it	le
  403400:	f1c2 0c20 	rsble	ip, r2, #32
  403404:	fa01 f102 	lsl.w	r1, r1, r2
  403408:	fa20 fc0c 	lsr.w	ip, r0, ip
  40340c:	bfdc      	itt	le
  40340e:	ea41 010c 	orrle.w	r1, r1, ip
  403412:	4090      	lslle	r0, r2
  403414:	1ae4      	subs	r4, r4, r3
  403416:	bfa2      	ittt	ge
  403418:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
  40341c:	4329      	orrge	r1, r5
  40341e:	bd30      	popge	{r4, r5, pc}
  403420:	ea6f 0404 	mvn.w	r4, r4
  403424:	3c1f      	subs	r4, #31
  403426:	da1c      	bge.n	403462 <__adddf3+0x1d2>
  403428:	340c      	adds	r4, #12
  40342a:	dc0e      	bgt.n	40344a <__adddf3+0x1ba>
  40342c:	f104 0414 	add.w	r4, r4, #20
  403430:	f1c4 0220 	rsb	r2, r4, #32
  403434:	fa20 f004 	lsr.w	r0, r0, r4
  403438:	fa01 f302 	lsl.w	r3, r1, r2
  40343c:	ea40 0003 	orr.w	r0, r0, r3
  403440:	fa21 f304 	lsr.w	r3, r1, r4
  403444:	ea45 0103 	orr.w	r1, r5, r3
  403448:	bd30      	pop	{r4, r5, pc}
  40344a:	f1c4 040c 	rsb	r4, r4, #12
  40344e:	f1c4 0220 	rsb	r2, r4, #32
  403452:	fa20 f002 	lsr.w	r0, r0, r2
  403456:	fa01 f304 	lsl.w	r3, r1, r4
  40345a:	ea40 0003 	orr.w	r0, r0, r3
  40345e:	4629      	mov	r1, r5
  403460:	bd30      	pop	{r4, r5, pc}
  403462:	fa21 f004 	lsr.w	r0, r1, r4
  403466:	4629      	mov	r1, r5
  403468:	bd30      	pop	{r4, r5, pc}
  40346a:	f094 0f00 	teq	r4, #0
  40346e:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
  403472:	bf06      	itte	eq
  403474:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
  403478:	3401      	addeq	r4, #1
  40347a:	3d01      	subne	r5, #1
  40347c:	e74e      	b.n	40331c <__adddf3+0x8c>
  40347e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  403482:	bf18      	it	ne
  403484:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
  403488:	d029      	beq.n	4034de <__adddf3+0x24e>
  40348a:	ea94 0f05 	teq	r4, r5
  40348e:	bf08      	it	eq
  403490:	ea90 0f02 	teqeq	r0, r2
  403494:	d005      	beq.n	4034a2 <__adddf3+0x212>
  403496:	ea54 0c00 	orrs.w	ip, r4, r0
  40349a:	bf04      	itt	eq
  40349c:	4619      	moveq	r1, r3
  40349e:	4610      	moveq	r0, r2
  4034a0:	bd30      	pop	{r4, r5, pc}
  4034a2:	ea91 0f03 	teq	r1, r3
  4034a6:	bf1e      	ittt	ne
  4034a8:	2100      	movne	r1, #0
  4034aa:	2000      	movne	r0, #0
  4034ac:	bd30      	popne	{r4, r5, pc}
  4034ae:	ea5f 5c54 	movs.w	ip, r4, lsr #21
  4034b2:	d105      	bne.n	4034c0 <__adddf3+0x230>
  4034b4:	0040      	lsls	r0, r0, #1
  4034b6:	4149      	adcs	r1, r1
  4034b8:	bf28      	it	cs
  4034ba:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
  4034be:	bd30      	pop	{r4, r5, pc}
  4034c0:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
  4034c4:	bf3c      	itt	cc
  4034c6:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
  4034ca:	bd30      	popcc	{r4, r5, pc}
  4034cc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  4034d0:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
  4034d4:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  4034d8:	f04f 0000 	mov.w	r0, #0
  4034dc:	bd30      	pop	{r4, r5, pc}
  4034de:	ea7f 5c64 	mvns.w	ip, r4, asr #21
  4034e2:	bf1a      	itte	ne
  4034e4:	4619      	movne	r1, r3
  4034e6:	4610      	movne	r0, r2
  4034e8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
  4034ec:	bf1c      	itt	ne
  4034ee:	460b      	movne	r3, r1
  4034f0:	4602      	movne	r2, r0
  4034f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4034f6:	bf06      	itte	eq
  4034f8:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
  4034fc:	ea91 0f03 	teqeq	r1, r3
  403500:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
  403504:	bd30      	pop	{r4, r5, pc}
  403506:	bf00      	nop

00403508 <__aeabi_ui2d>:
  403508:	f090 0f00 	teq	r0, #0
  40350c:	bf04      	itt	eq
  40350e:	2100      	moveq	r1, #0
  403510:	4770      	bxeq	lr
  403512:	b530      	push	{r4, r5, lr}
  403514:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403518:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40351c:	f04f 0500 	mov.w	r5, #0
  403520:	f04f 0100 	mov.w	r1, #0
  403524:	e750      	b.n	4033c8 <__adddf3+0x138>
  403526:	bf00      	nop

00403528 <__aeabi_i2d>:
  403528:	f090 0f00 	teq	r0, #0
  40352c:	bf04      	itt	eq
  40352e:	2100      	moveq	r1, #0
  403530:	4770      	bxeq	lr
  403532:	b530      	push	{r4, r5, lr}
  403534:	f44f 6480 	mov.w	r4, #1024	; 0x400
  403538:	f104 0432 	add.w	r4, r4, #50	; 0x32
  40353c:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
  403540:	bf48      	it	mi
  403542:	4240      	negmi	r0, r0
  403544:	f04f 0100 	mov.w	r1, #0
  403548:	e73e      	b.n	4033c8 <__adddf3+0x138>
  40354a:	bf00      	nop

0040354c <__aeabi_f2d>:
  40354c:	0042      	lsls	r2, r0, #1
  40354e:	ea4f 01e2 	mov.w	r1, r2, asr #3
  403552:	ea4f 0131 	mov.w	r1, r1, rrx
  403556:	ea4f 7002 	mov.w	r0, r2, lsl #28
  40355a:	bf1f      	itttt	ne
  40355c:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
  403560:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403564:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
  403568:	4770      	bxne	lr
  40356a:	f092 0f00 	teq	r2, #0
  40356e:	bf14      	ite	ne
  403570:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
  403574:	4770      	bxeq	lr
  403576:	b530      	push	{r4, r5, lr}
  403578:	f44f 7460 	mov.w	r4, #896	; 0x380
  40357c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
  403580:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403584:	e720      	b.n	4033c8 <__adddf3+0x138>
  403586:	bf00      	nop

00403588 <__aeabi_ul2d>:
  403588:	ea50 0201 	orrs.w	r2, r0, r1
  40358c:	bf08      	it	eq
  40358e:	4770      	bxeq	lr
  403590:	b530      	push	{r4, r5, lr}
  403592:	f04f 0500 	mov.w	r5, #0
  403596:	e00a      	b.n	4035ae <__aeabi_l2d+0x16>

00403598 <__aeabi_l2d>:
  403598:	ea50 0201 	orrs.w	r2, r0, r1
  40359c:	bf08      	it	eq
  40359e:	4770      	bxeq	lr
  4035a0:	b530      	push	{r4, r5, lr}
  4035a2:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
  4035a6:	d502      	bpl.n	4035ae <__aeabi_l2d+0x16>
  4035a8:	4240      	negs	r0, r0
  4035aa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
  4035ae:	f44f 6480 	mov.w	r4, #1024	; 0x400
  4035b2:	f104 0432 	add.w	r4, r4, #50	; 0x32
  4035b6:	ea5f 5c91 	movs.w	ip, r1, lsr #22
  4035ba:	f43f aedc 	beq.w	403376 <__adddf3+0xe6>
  4035be:	f04f 0203 	mov.w	r2, #3
  4035c2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4035c6:	bf18      	it	ne
  4035c8:	3203      	addne	r2, #3
  4035ca:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
  4035ce:	bf18      	it	ne
  4035d0:	3203      	addne	r2, #3
  4035d2:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
  4035d6:	f1c2 0320 	rsb	r3, r2, #32
  4035da:	fa00 fc03 	lsl.w	ip, r0, r3
  4035de:	fa20 f002 	lsr.w	r0, r0, r2
  4035e2:	fa01 fe03 	lsl.w	lr, r1, r3
  4035e6:	ea40 000e 	orr.w	r0, r0, lr
  4035ea:	fa21 f102 	lsr.w	r1, r1, r2
  4035ee:	4414      	add	r4, r2
  4035f0:	e6c1      	b.n	403376 <__adddf3+0xe6>
  4035f2:	bf00      	nop

004035f4 <__aeabi_dmul>:
  4035f4:	b570      	push	{r4, r5, r6, lr}
  4035f6:	f04f 0cff 	mov.w	ip, #255	; 0xff
  4035fa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  4035fe:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403602:	bf1d      	ittte	ne
  403604:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  403608:	ea94 0f0c 	teqne	r4, ip
  40360c:	ea95 0f0c 	teqne	r5, ip
  403610:	f000 f8de 	bleq	4037d0 <__aeabi_dmul+0x1dc>
  403614:	442c      	add	r4, r5
  403616:	ea81 0603 	eor.w	r6, r1, r3
  40361a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
  40361e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
  403622:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
  403626:	bf18      	it	ne
  403628:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
  40362c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  403630:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
  403634:	d038      	beq.n	4036a8 <__aeabi_dmul+0xb4>
  403636:	fba0 ce02 	umull	ip, lr, r0, r2
  40363a:	f04f 0500 	mov.w	r5, #0
  40363e:	fbe1 e502 	umlal	lr, r5, r1, r2
  403642:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
  403646:	fbe0 e503 	umlal	lr, r5, r0, r3
  40364a:	f04f 0600 	mov.w	r6, #0
  40364e:	fbe1 5603 	umlal	r5, r6, r1, r3
  403652:	f09c 0f00 	teq	ip, #0
  403656:	bf18      	it	ne
  403658:	f04e 0e01 	orrne.w	lr, lr, #1
  40365c:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
  403660:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
  403664:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
  403668:	d204      	bcs.n	403674 <__aeabi_dmul+0x80>
  40366a:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
  40366e:	416d      	adcs	r5, r5
  403670:	eb46 0606 	adc.w	r6, r6, r6
  403674:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
  403678:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
  40367c:	ea4f 20c5 	mov.w	r0, r5, lsl #11
  403680:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
  403684:	ea4f 2ece 	mov.w	lr, lr, lsl #11
  403688:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40368c:	bf88      	it	hi
  40368e:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403692:	d81e      	bhi.n	4036d2 <__aeabi_dmul+0xde>
  403694:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
  403698:	bf08      	it	eq
  40369a:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
  40369e:	f150 0000 	adcs.w	r0, r0, #0
  4036a2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  4036a6:	bd70      	pop	{r4, r5, r6, pc}
  4036a8:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
  4036ac:	ea46 0101 	orr.w	r1, r6, r1
  4036b0:	ea40 0002 	orr.w	r0, r0, r2
  4036b4:	ea81 0103 	eor.w	r1, r1, r3
  4036b8:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
  4036bc:	bfc2      	ittt	gt
  4036be:	ebd4 050c 	rsbsgt	r5, r4, ip
  4036c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4036c6:	bd70      	popgt	{r4, r5, r6, pc}
  4036c8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4036cc:	f04f 0e00 	mov.w	lr, #0
  4036d0:	3c01      	subs	r4, #1
  4036d2:	f300 80ab 	bgt.w	40382c <__aeabi_dmul+0x238>
  4036d6:	f114 0f36 	cmn.w	r4, #54	; 0x36
  4036da:	bfde      	ittt	le
  4036dc:	2000      	movle	r0, #0
  4036de:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
  4036e2:	bd70      	pople	{r4, r5, r6, pc}
  4036e4:	f1c4 0400 	rsb	r4, r4, #0
  4036e8:	3c20      	subs	r4, #32
  4036ea:	da35      	bge.n	403758 <__aeabi_dmul+0x164>
  4036ec:	340c      	adds	r4, #12
  4036ee:	dc1b      	bgt.n	403728 <__aeabi_dmul+0x134>
  4036f0:	f104 0414 	add.w	r4, r4, #20
  4036f4:	f1c4 0520 	rsb	r5, r4, #32
  4036f8:	fa00 f305 	lsl.w	r3, r0, r5
  4036fc:	fa20 f004 	lsr.w	r0, r0, r4
  403700:	fa01 f205 	lsl.w	r2, r1, r5
  403704:	ea40 0002 	orr.w	r0, r0, r2
  403708:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
  40370c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
  403710:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403714:	fa21 f604 	lsr.w	r6, r1, r4
  403718:	eb42 0106 	adc.w	r1, r2, r6
  40371c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403720:	bf08      	it	eq
  403722:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403726:	bd70      	pop	{r4, r5, r6, pc}
  403728:	f1c4 040c 	rsb	r4, r4, #12
  40372c:	f1c4 0520 	rsb	r5, r4, #32
  403730:	fa00 f304 	lsl.w	r3, r0, r4
  403734:	fa20 f005 	lsr.w	r0, r0, r5
  403738:	fa01 f204 	lsl.w	r2, r1, r4
  40373c:	ea40 0002 	orr.w	r0, r0, r2
  403740:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403744:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
  403748:	f141 0100 	adc.w	r1, r1, #0
  40374c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403750:	bf08      	it	eq
  403752:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  403756:	bd70      	pop	{r4, r5, r6, pc}
  403758:	f1c4 0520 	rsb	r5, r4, #32
  40375c:	fa00 f205 	lsl.w	r2, r0, r5
  403760:	ea4e 0e02 	orr.w	lr, lr, r2
  403764:	fa20 f304 	lsr.w	r3, r0, r4
  403768:	fa01 f205 	lsl.w	r2, r1, r5
  40376c:	ea43 0302 	orr.w	r3, r3, r2
  403770:	fa21 f004 	lsr.w	r0, r1, r4
  403774:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403778:	fa21 f204 	lsr.w	r2, r1, r4
  40377c:	ea20 0002 	bic.w	r0, r0, r2
  403780:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
  403784:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
  403788:	bf08      	it	eq
  40378a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
  40378e:	bd70      	pop	{r4, r5, r6, pc}
  403790:	f094 0f00 	teq	r4, #0
  403794:	d10f      	bne.n	4037b6 <__aeabi_dmul+0x1c2>
  403796:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
  40379a:	0040      	lsls	r0, r0, #1
  40379c:	eb41 0101 	adc.w	r1, r1, r1
  4037a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  4037a4:	bf08      	it	eq
  4037a6:	3c01      	subeq	r4, #1
  4037a8:	d0f7      	beq.n	40379a <__aeabi_dmul+0x1a6>
  4037aa:	ea41 0106 	orr.w	r1, r1, r6
  4037ae:	f095 0f00 	teq	r5, #0
  4037b2:	bf18      	it	ne
  4037b4:	4770      	bxne	lr
  4037b6:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
  4037ba:	0052      	lsls	r2, r2, #1
  4037bc:	eb43 0303 	adc.w	r3, r3, r3
  4037c0:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
  4037c4:	bf08      	it	eq
  4037c6:	3d01      	subeq	r5, #1
  4037c8:	d0f7      	beq.n	4037ba <__aeabi_dmul+0x1c6>
  4037ca:	ea43 0306 	orr.w	r3, r3, r6
  4037ce:	4770      	bx	lr
  4037d0:	ea94 0f0c 	teq	r4, ip
  4037d4:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4037d8:	bf18      	it	ne
  4037da:	ea95 0f0c 	teqne	r5, ip
  4037de:	d00c      	beq.n	4037fa <__aeabi_dmul+0x206>
  4037e0:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4037e4:	bf18      	it	ne
  4037e6:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  4037ea:	d1d1      	bne.n	403790 <__aeabi_dmul+0x19c>
  4037ec:	ea81 0103 	eor.w	r1, r1, r3
  4037f0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  4037f4:	f04f 0000 	mov.w	r0, #0
  4037f8:	bd70      	pop	{r4, r5, r6, pc}
  4037fa:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4037fe:	bf06      	itte	eq
  403800:	4610      	moveq	r0, r2
  403802:	4619      	moveq	r1, r3
  403804:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403808:	d019      	beq.n	40383e <__aeabi_dmul+0x24a>
  40380a:	ea94 0f0c 	teq	r4, ip
  40380e:	d102      	bne.n	403816 <__aeabi_dmul+0x222>
  403810:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
  403814:	d113      	bne.n	40383e <__aeabi_dmul+0x24a>
  403816:	ea95 0f0c 	teq	r5, ip
  40381a:	d105      	bne.n	403828 <__aeabi_dmul+0x234>
  40381c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
  403820:	bf1c      	itt	ne
  403822:	4610      	movne	r0, r2
  403824:	4619      	movne	r1, r3
  403826:	d10a      	bne.n	40383e <__aeabi_dmul+0x24a>
  403828:	ea81 0103 	eor.w	r1, r1, r3
  40382c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
  403830:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403834:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
  403838:	f04f 0000 	mov.w	r0, #0
  40383c:	bd70      	pop	{r4, r5, r6, pc}
  40383e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
  403842:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
  403846:	bd70      	pop	{r4, r5, r6, pc}

00403848 <__aeabi_ddiv>:
  403848:	b570      	push	{r4, r5, r6, lr}
  40384a:	f04f 0cff 	mov.w	ip, #255	; 0xff
  40384e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
  403852:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
  403856:	bf1d      	ittte	ne
  403858:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
  40385c:	ea94 0f0c 	teqne	r4, ip
  403860:	ea95 0f0c 	teqne	r5, ip
  403864:	f000 f8a7 	bleq	4039b6 <__aeabi_ddiv+0x16e>
  403868:	eba4 0405 	sub.w	r4, r4, r5
  40386c:	ea81 0e03 	eor.w	lr, r1, r3
  403870:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  403874:	ea4f 3101 	mov.w	r1, r1, lsl #12
  403878:	f000 8088 	beq.w	40398c <__aeabi_ddiv+0x144>
  40387c:	ea4f 3303 	mov.w	r3, r3, lsl #12
  403880:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
  403884:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
  403888:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
  40388c:	ea4f 2202 	mov.w	r2, r2, lsl #8
  403890:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
  403894:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
  403898:	ea4f 2600 	mov.w	r6, r0, lsl #8
  40389c:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
  4038a0:	429d      	cmp	r5, r3
  4038a2:	bf08      	it	eq
  4038a4:	4296      	cmpeq	r6, r2
  4038a6:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
  4038aa:	f504 7440 	add.w	r4, r4, #768	; 0x300
  4038ae:	d202      	bcs.n	4038b6 <__aeabi_ddiv+0x6e>
  4038b0:	085b      	lsrs	r3, r3, #1
  4038b2:	ea4f 0232 	mov.w	r2, r2, rrx
  4038b6:	1ab6      	subs	r6, r6, r2
  4038b8:	eb65 0503 	sbc.w	r5, r5, r3
  4038bc:	085b      	lsrs	r3, r3, #1
  4038be:	ea4f 0232 	mov.w	r2, r2, rrx
  4038c2:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
  4038c6:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
  4038ca:	ebb6 0e02 	subs.w	lr, r6, r2
  4038ce:	eb75 0e03 	sbcs.w	lr, r5, r3
  4038d2:	bf22      	ittt	cs
  4038d4:	1ab6      	subcs	r6, r6, r2
  4038d6:	4675      	movcs	r5, lr
  4038d8:	ea40 000c 	orrcs.w	r0, r0, ip
  4038dc:	085b      	lsrs	r3, r3, #1
  4038de:	ea4f 0232 	mov.w	r2, r2, rrx
  4038e2:	ebb6 0e02 	subs.w	lr, r6, r2
  4038e6:	eb75 0e03 	sbcs.w	lr, r5, r3
  4038ea:	bf22      	ittt	cs
  4038ec:	1ab6      	subcs	r6, r6, r2
  4038ee:	4675      	movcs	r5, lr
  4038f0:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
  4038f4:	085b      	lsrs	r3, r3, #1
  4038f6:	ea4f 0232 	mov.w	r2, r2, rrx
  4038fa:	ebb6 0e02 	subs.w	lr, r6, r2
  4038fe:	eb75 0e03 	sbcs.w	lr, r5, r3
  403902:	bf22      	ittt	cs
  403904:	1ab6      	subcs	r6, r6, r2
  403906:	4675      	movcs	r5, lr
  403908:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
  40390c:	085b      	lsrs	r3, r3, #1
  40390e:	ea4f 0232 	mov.w	r2, r2, rrx
  403912:	ebb6 0e02 	subs.w	lr, r6, r2
  403916:	eb75 0e03 	sbcs.w	lr, r5, r3
  40391a:	bf22      	ittt	cs
  40391c:	1ab6      	subcs	r6, r6, r2
  40391e:	4675      	movcs	r5, lr
  403920:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
  403924:	ea55 0e06 	orrs.w	lr, r5, r6
  403928:	d018      	beq.n	40395c <__aeabi_ddiv+0x114>
  40392a:	ea4f 1505 	mov.w	r5, r5, lsl #4
  40392e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
  403932:	ea4f 1606 	mov.w	r6, r6, lsl #4
  403936:	ea4f 03c3 	mov.w	r3, r3, lsl #3
  40393a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
  40393e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
  403942:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
  403946:	d1c0      	bne.n	4038ca <__aeabi_ddiv+0x82>
  403948:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  40394c:	d10b      	bne.n	403966 <__aeabi_ddiv+0x11e>
  40394e:	ea41 0100 	orr.w	r1, r1, r0
  403952:	f04f 0000 	mov.w	r0, #0
  403956:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
  40395a:	e7b6      	b.n	4038ca <__aeabi_ddiv+0x82>
  40395c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
  403960:	bf04      	itt	eq
  403962:	4301      	orreq	r1, r0
  403964:	2000      	moveq	r0, #0
  403966:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
  40396a:	bf88      	it	hi
  40396c:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
  403970:	f63f aeaf 	bhi.w	4036d2 <__aeabi_dmul+0xde>
  403974:	ebb5 0c03 	subs.w	ip, r5, r3
  403978:	bf04      	itt	eq
  40397a:	ebb6 0c02 	subseq.w	ip, r6, r2
  40397e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
  403982:	f150 0000 	adcs.w	r0, r0, #0
  403986:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
  40398a:	bd70      	pop	{r4, r5, r6, pc}
  40398c:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
  403990:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
  403994:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
  403998:	bfc2      	ittt	gt
  40399a:	ebd4 050c 	rsbsgt	r5, r4, ip
  40399e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
  4039a2:	bd70      	popgt	{r4, r5, r6, pc}
  4039a4:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
  4039a8:	f04f 0e00 	mov.w	lr, #0
  4039ac:	3c01      	subs	r4, #1
  4039ae:	e690      	b.n	4036d2 <__aeabi_dmul+0xde>
  4039b0:	ea45 0e06 	orr.w	lr, r5, r6
  4039b4:	e68d      	b.n	4036d2 <__aeabi_dmul+0xde>
  4039b6:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
  4039ba:	ea94 0f0c 	teq	r4, ip
  4039be:	bf08      	it	eq
  4039c0:	ea95 0f0c 	teqeq	r5, ip
  4039c4:	f43f af3b 	beq.w	40383e <__aeabi_dmul+0x24a>
  4039c8:	ea94 0f0c 	teq	r4, ip
  4039cc:	d10a      	bne.n	4039e4 <__aeabi_ddiv+0x19c>
  4039ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
  4039d2:	f47f af34 	bne.w	40383e <__aeabi_dmul+0x24a>
  4039d6:	ea95 0f0c 	teq	r5, ip
  4039da:	f47f af25 	bne.w	403828 <__aeabi_dmul+0x234>
  4039de:	4610      	mov	r0, r2
  4039e0:	4619      	mov	r1, r3
  4039e2:	e72c      	b.n	40383e <__aeabi_dmul+0x24a>
  4039e4:	ea95 0f0c 	teq	r5, ip
  4039e8:	d106      	bne.n	4039f8 <__aeabi_ddiv+0x1b0>
  4039ea:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
  4039ee:	f43f aefd 	beq.w	4037ec <__aeabi_dmul+0x1f8>
  4039f2:	4610      	mov	r0, r2
  4039f4:	4619      	mov	r1, r3
  4039f6:	e722      	b.n	40383e <__aeabi_dmul+0x24a>
  4039f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
  4039fc:	bf18      	it	ne
  4039fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
  403a02:	f47f aec5 	bne.w	403790 <__aeabi_dmul+0x19c>
  403a06:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
  403a0a:	f47f af0d 	bne.w	403828 <__aeabi_dmul+0x234>
  403a0e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
  403a12:	f47f aeeb 	bne.w	4037ec <__aeabi_dmul+0x1f8>
  403a16:	e712      	b.n	40383e <__aeabi_dmul+0x24a>

00403a18 <__gedf2>:
  403a18:	f04f 3cff 	mov.w	ip, #4294967295
  403a1c:	e006      	b.n	403a2c <__cmpdf2+0x4>
  403a1e:	bf00      	nop

00403a20 <__ledf2>:
  403a20:	f04f 0c01 	mov.w	ip, #1
  403a24:	e002      	b.n	403a2c <__cmpdf2+0x4>
  403a26:	bf00      	nop

00403a28 <__cmpdf2>:
  403a28:	f04f 0c01 	mov.w	ip, #1
  403a2c:	f84d cd04 	str.w	ip, [sp, #-4]!
  403a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403a38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403a3c:	bf18      	it	ne
  403a3e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
  403a42:	d01b      	beq.n	403a7c <__cmpdf2+0x54>
  403a44:	b001      	add	sp, #4
  403a46:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
  403a4a:	bf0c      	ite	eq
  403a4c:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
  403a50:	ea91 0f03 	teqne	r1, r3
  403a54:	bf02      	ittt	eq
  403a56:	ea90 0f02 	teqeq	r0, r2
  403a5a:	2000      	moveq	r0, #0
  403a5c:	4770      	bxeq	lr
  403a5e:	f110 0f00 	cmn.w	r0, #0
  403a62:	ea91 0f03 	teq	r1, r3
  403a66:	bf58      	it	pl
  403a68:	4299      	cmppl	r1, r3
  403a6a:	bf08      	it	eq
  403a6c:	4290      	cmpeq	r0, r2
  403a6e:	bf2c      	ite	cs
  403a70:	17d8      	asrcs	r0, r3, #31
  403a72:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
  403a76:	f040 0001 	orr.w	r0, r0, #1
  403a7a:	4770      	bx	lr
  403a7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403a80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403a84:	d102      	bne.n	403a8c <__cmpdf2+0x64>
  403a86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403a8a:	d107      	bne.n	403a9c <__cmpdf2+0x74>
  403a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403a90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403a94:	d1d6      	bne.n	403a44 <__cmpdf2+0x1c>
  403a96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403a9a:	d0d3      	beq.n	403a44 <__cmpdf2+0x1c>
  403a9c:	f85d 0b04 	ldr.w	r0, [sp], #4
  403aa0:	4770      	bx	lr
  403aa2:	bf00      	nop

00403aa4 <__aeabi_cdrcmple>:
  403aa4:	4684      	mov	ip, r0
  403aa6:	4610      	mov	r0, r2
  403aa8:	4662      	mov	r2, ip
  403aaa:	468c      	mov	ip, r1
  403aac:	4619      	mov	r1, r3
  403aae:	4663      	mov	r3, ip
  403ab0:	e000      	b.n	403ab4 <__aeabi_cdcmpeq>
  403ab2:	bf00      	nop

00403ab4 <__aeabi_cdcmpeq>:
  403ab4:	b501      	push	{r0, lr}
  403ab6:	f7ff ffb7 	bl	403a28 <__cmpdf2>
  403aba:	2800      	cmp	r0, #0
  403abc:	bf48      	it	mi
  403abe:	f110 0f00 	cmnmi.w	r0, #0
  403ac2:	bd01      	pop	{r0, pc}

00403ac4 <__aeabi_dcmpeq>:
  403ac4:	f84d ed08 	str.w	lr, [sp, #-8]!
  403ac8:	f7ff fff4 	bl	403ab4 <__aeabi_cdcmpeq>
  403acc:	bf0c      	ite	eq
  403ace:	2001      	moveq	r0, #1
  403ad0:	2000      	movne	r0, #0
  403ad2:	f85d fb08 	ldr.w	pc, [sp], #8
  403ad6:	bf00      	nop

00403ad8 <__aeabi_dcmplt>:
  403ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
  403adc:	f7ff ffea 	bl	403ab4 <__aeabi_cdcmpeq>
  403ae0:	bf34      	ite	cc
  403ae2:	2001      	movcc	r0, #1
  403ae4:	2000      	movcs	r0, #0
  403ae6:	f85d fb08 	ldr.w	pc, [sp], #8
  403aea:	bf00      	nop

00403aec <__aeabi_dcmple>:
  403aec:	f84d ed08 	str.w	lr, [sp, #-8]!
  403af0:	f7ff ffe0 	bl	403ab4 <__aeabi_cdcmpeq>
  403af4:	bf94      	ite	ls
  403af6:	2001      	movls	r0, #1
  403af8:	2000      	movhi	r0, #0
  403afa:	f85d fb08 	ldr.w	pc, [sp], #8
  403afe:	bf00      	nop

00403b00 <__aeabi_dcmpge>:
  403b00:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b04:	f7ff ffce 	bl	403aa4 <__aeabi_cdrcmple>
  403b08:	bf94      	ite	ls
  403b0a:	2001      	movls	r0, #1
  403b0c:	2000      	movhi	r0, #0
  403b0e:	f85d fb08 	ldr.w	pc, [sp], #8
  403b12:	bf00      	nop

00403b14 <__aeabi_dcmpgt>:
  403b14:	f84d ed08 	str.w	lr, [sp, #-8]!
  403b18:	f7ff ffc4 	bl	403aa4 <__aeabi_cdrcmple>
  403b1c:	bf34      	ite	cc
  403b1e:	2001      	movcc	r0, #1
  403b20:	2000      	movcs	r0, #0
  403b22:	f85d fb08 	ldr.w	pc, [sp], #8
  403b26:	bf00      	nop

00403b28 <__aeabi_dcmpun>:
  403b28:	ea4f 0c41 	mov.w	ip, r1, lsl #1
  403b2c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403b30:	d102      	bne.n	403b38 <__aeabi_dcmpun+0x10>
  403b32:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
  403b36:	d10a      	bne.n	403b4e <__aeabi_dcmpun+0x26>
  403b38:	ea4f 0c43 	mov.w	ip, r3, lsl #1
  403b3c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
  403b40:	d102      	bne.n	403b48 <__aeabi_dcmpun+0x20>
  403b42:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
  403b46:	d102      	bne.n	403b4e <__aeabi_dcmpun+0x26>
  403b48:	f04f 0000 	mov.w	r0, #0
  403b4c:	4770      	bx	lr
  403b4e:	f04f 0001 	mov.w	r0, #1
  403b52:	4770      	bx	lr

00403b54 <__aeabi_d2uiz>:
  403b54:	004a      	lsls	r2, r1, #1
  403b56:	d211      	bcs.n	403b7c <__aeabi_d2uiz+0x28>
  403b58:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  403b5c:	d211      	bcs.n	403b82 <__aeabi_d2uiz+0x2e>
  403b5e:	d50d      	bpl.n	403b7c <__aeabi_d2uiz+0x28>
  403b60:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  403b64:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  403b68:	d40e      	bmi.n	403b88 <__aeabi_d2uiz+0x34>
  403b6a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  403b6e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  403b72:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  403b76:	fa23 f002 	lsr.w	r0, r3, r2
  403b7a:	4770      	bx	lr
  403b7c:	f04f 0000 	mov.w	r0, #0
  403b80:	4770      	bx	lr
  403b82:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  403b86:	d102      	bne.n	403b8e <__aeabi_d2uiz+0x3a>
  403b88:	f04f 30ff 	mov.w	r0, #4294967295
  403b8c:	4770      	bx	lr
  403b8e:	f04f 0000 	mov.w	r0, #0
  403b92:	4770      	bx	lr

00403b94 <__errno>:
  403b94:	4b01      	ldr	r3, [pc, #4]	; (403b9c <__errno+0x8>)
  403b96:	6818      	ldr	r0, [r3, #0]
  403b98:	4770      	bx	lr
  403b9a:	bf00      	nop
  403b9c:	2040000c 	.word	0x2040000c

00403ba0 <__libc_init_array>:
  403ba0:	b570      	push	{r4, r5, r6, lr}
  403ba2:	4e0f      	ldr	r6, [pc, #60]	; (403be0 <__libc_init_array+0x40>)
  403ba4:	4d0f      	ldr	r5, [pc, #60]	; (403be4 <__libc_init_array+0x44>)
  403ba6:	1b76      	subs	r6, r6, r5
  403ba8:	10b6      	asrs	r6, r6, #2
  403baa:	bf18      	it	ne
  403bac:	2400      	movne	r4, #0
  403bae:	d005      	beq.n	403bbc <__libc_init_array+0x1c>
  403bb0:	3401      	adds	r4, #1
  403bb2:	f855 3b04 	ldr.w	r3, [r5], #4
  403bb6:	4798      	blx	r3
  403bb8:	42a6      	cmp	r6, r4
  403bba:	d1f9      	bne.n	403bb0 <__libc_init_array+0x10>
  403bbc:	4e0a      	ldr	r6, [pc, #40]	; (403be8 <__libc_init_array+0x48>)
  403bbe:	4d0b      	ldr	r5, [pc, #44]	; (403bec <__libc_init_array+0x4c>)
  403bc0:	1b76      	subs	r6, r6, r5
  403bc2:	f005 fe79 	bl	4098b8 <_init>
  403bc6:	10b6      	asrs	r6, r6, #2
  403bc8:	bf18      	it	ne
  403bca:	2400      	movne	r4, #0
  403bcc:	d006      	beq.n	403bdc <__libc_init_array+0x3c>
  403bce:	3401      	adds	r4, #1
  403bd0:	f855 3b04 	ldr.w	r3, [r5], #4
  403bd4:	4798      	blx	r3
  403bd6:	42a6      	cmp	r6, r4
  403bd8:	d1f9      	bne.n	403bce <__libc_init_array+0x2e>
  403bda:	bd70      	pop	{r4, r5, r6, pc}
  403bdc:	bd70      	pop	{r4, r5, r6, pc}
  403bde:	bf00      	nop
  403be0:	004098c4 	.word	0x004098c4
  403be4:	004098c4 	.word	0x004098c4
  403be8:	004098cc 	.word	0x004098cc
  403bec:	004098c4 	.word	0x004098c4

00403bf0 <iprintf>:
  403bf0:	b40f      	push	{r0, r1, r2, r3}
  403bf2:	b500      	push	{lr}
  403bf4:	4907      	ldr	r1, [pc, #28]	; (403c14 <iprintf+0x24>)
  403bf6:	b083      	sub	sp, #12
  403bf8:	ab04      	add	r3, sp, #16
  403bfa:	6808      	ldr	r0, [r1, #0]
  403bfc:	f853 2b04 	ldr.w	r2, [r3], #4
  403c00:	6881      	ldr	r1, [r0, #8]
  403c02:	9301      	str	r3, [sp, #4]
  403c04:	f001 fb90 	bl	405328 <_vfiprintf_r>
  403c08:	b003      	add	sp, #12
  403c0a:	f85d eb04 	ldr.w	lr, [sp], #4
  403c0e:	b004      	add	sp, #16
  403c10:	4770      	bx	lr
  403c12:	bf00      	nop
  403c14:	2040000c 	.word	0x2040000c

00403c18 <memset>:
  403c18:	b470      	push	{r4, r5, r6}
  403c1a:	0786      	lsls	r6, r0, #30
  403c1c:	d046      	beq.n	403cac <memset+0x94>
  403c1e:	1e54      	subs	r4, r2, #1
  403c20:	2a00      	cmp	r2, #0
  403c22:	d041      	beq.n	403ca8 <memset+0x90>
  403c24:	b2ca      	uxtb	r2, r1
  403c26:	4603      	mov	r3, r0
  403c28:	e002      	b.n	403c30 <memset+0x18>
  403c2a:	f114 34ff 	adds.w	r4, r4, #4294967295
  403c2e:	d33b      	bcc.n	403ca8 <memset+0x90>
  403c30:	f803 2b01 	strb.w	r2, [r3], #1
  403c34:	079d      	lsls	r5, r3, #30
  403c36:	d1f8      	bne.n	403c2a <memset+0x12>
  403c38:	2c03      	cmp	r4, #3
  403c3a:	d92e      	bls.n	403c9a <memset+0x82>
  403c3c:	b2cd      	uxtb	r5, r1
  403c3e:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
  403c42:	2c0f      	cmp	r4, #15
  403c44:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
  403c48:	d919      	bls.n	403c7e <memset+0x66>
  403c4a:	f103 0210 	add.w	r2, r3, #16
  403c4e:	4626      	mov	r6, r4
  403c50:	3e10      	subs	r6, #16
  403c52:	2e0f      	cmp	r6, #15
  403c54:	f842 5c10 	str.w	r5, [r2, #-16]
  403c58:	f842 5c0c 	str.w	r5, [r2, #-12]
  403c5c:	f842 5c08 	str.w	r5, [r2, #-8]
  403c60:	f842 5c04 	str.w	r5, [r2, #-4]
  403c64:	f102 0210 	add.w	r2, r2, #16
  403c68:	d8f2      	bhi.n	403c50 <memset+0x38>
  403c6a:	f1a4 0210 	sub.w	r2, r4, #16
  403c6e:	f022 020f 	bic.w	r2, r2, #15
  403c72:	f004 040f 	and.w	r4, r4, #15
  403c76:	3210      	adds	r2, #16
  403c78:	2c03      	cmp	r4, #3
  403c7a:	4413      	add	r3, r2
  403c7c:	d90d      	bls.n	403c9a <memset+0x82>
  403c7e:	461e      	mov	r6, r3
  403c80:	4622      	mov	r2, r4
  403c82:	3a04      	subs	r2, #4
  403c84:	2a03      	cmp	r2, #3
  403c86:	f846 5b04 	str.w	r5, [r6], #4
  403c8a:	d8fa      	bhi.n	403c82 <memset+0x6a>
  403c8c:	1f22      	subs	r2, r4, #4
  403c8e:	f022 0203 	bic.w	r2, r2, #3
  403c92:	3204      	adds	r2, #4
  403c94:	4413      	add	r3, r2
  403c96:	f004 0403 	and.w	r4, r4, #3
  403c9a:	b12c      	cbz	r4, 403ca8 <memset+0x90>
  403c9c:	b2c9      	uxtb	r1, r1
  403c9e:	441c      	add	r4, r3
  403ca0:	f803 1b01 	strb.w	r1, [r3], #1
  403ca4:	429c      	cmp	r4, r3
  403ca6:	d1fb      	bne.n	403ca0 <memset+0x88>
  403ca8:	bc70      	pop	{r4, r5, r6}
  403caa:	4770      	bx	lr
  403cac:	4614      	mov	r4, r2
  403cae:	4603      	mov	r3, r0
  403cb0:	e7c2      	b.n	403c38 <memset+0x20>
  403cb2:	bf00      	nop

00403cb4 <setbuf>:
  403cb4:	2900      	cmp	r1, #0
  403cb6:	bf0c      	ite	eq
  403cb8:	2202      	moveq	r2, #2
  403cba:	2200      	movne	r2, #0
  403cbc:	f44f 6380 	mov.w	r3, #1024	; 0x400
  403cc0:	f000 b800 	b.w	403cc4 <setvbuf>

00403cc4 <setvbuf>:
  403cc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
  403cc8:	4c50      	ldr	r4, [pc, #320]	; (403e0c <setvbuf+0x148>)
  403cca:	6825      	ldr	r5, [r4, #0]
  403ccc:	b083      	sub	sp, #12
  403cce:	4604      	mov	r4, r0
  403cd0:	460f      	mov	r7, r1
  403cd2:	4690      	mov	r8, r2
  403cd4:	461e      	mov	r6, r3
  403cd6:	b115      	cbz	r5, 403cde <setvbuf+0x1a>
  403cd8:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403cda:	2b00      	cmp	r3, #0
  403cdc:	d077      	beq.n	403dce <setvbuf+0x10a>
  403cde:	f1b8 0f02 	cmp.w	r8, #2
  403ce2:	d004      	beq.n	403cee <setvbuf+0x2a>
  403ce4:	f1b8 0f01 	cmp.w	r8, #1
  403ce8:	d87d      	bhi.n	403de6 <setvbuf+0x122>
  403cea:	2e00      	cmp	r6, #0
  403cec:	db7b      	blt.n	403de6 <setvbuf+0x122>
  403cee:	4621      	mov	r1, r4
  403cf0:	4628      	mov	r0, r5
  403cf2:	f003 fa23 	bl	40713c <_fflush_r>
  403cf6:	6b21      	ldr	r1, [r4, #48]	; 0x30
  403cf8:	b141      	cbz	r1, 403d0c <setvbuf+0x48>
  403cfa:	f104 0340 	add.w	r3, r4, #64	; 0x40
  403cfe:	4299      	cmp	r1, r3
  403d00:	d002      	beq.n	403d08 <setvbuf+0x44>
  403d02:	4628      	mov	r0, r5
  403d04:	f003 fb84 	bl	407410 <_free_r>
  403d08:	2300      	movs	r3, #0
  403d0a:	6323      	str	r3, [r4, #48]	; 0x30
  403d0c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d10:	2200      	movs	r2, #0
  403d12:	61a2      	str	r2, [r4, #24]
  403d14:	6062      	str	r2, [r4, #4]
  403d16:	061a      	lsls	r2, r3, #24
  403d18:	d452      	bmi.n	403dc0 <setvbuf+0xfc>
  403d1a:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
  403d1e:	f023 0303 	bic.w	r3, r3, #3
  403d22:	f1b8 0f02 	cmp.w	r8, #2
  403d26:	81a3      	strh	r3, [r4, #12]
  403d28:	d037      	beq.n	403d9a <setvbuf+0xd6>
  403d2a:	ab01      	add	r3, sp, #4
  403d2c:	466a      	mov	r2, sp
  403d2e:	4621      	mov	r1, r4
  403d30:	4628      	mov	r0, r5
  403d32:	f003 fe11 	bl	407958 <__swhatbuf_r>
  403d36:	89a3      	ldrh	r3, [r4, #12]
  403d38:	4318      	orrs	r0, r3
  403d3a:	81a0      	strh	r0, [r4, #12]
  403d3c:	b316      	cbz	r6, 403d84 <setvbuf+0xc0>
  403d3e:	b317      	cbz	r7, 403d86 <setvbuf+0xc2>
  403d40:	6bab      	ldr	r3, [r5, #56]	; 0x38
  403d42:	2b00      	cmp	r3, #0
  403d44:	d04b      	beq.n	403dde <setvbuf+0x11a>
  403d46:	9b00      	ldr	r3, [sp, #0]
  403d48:	6027      	str	r7, [r4, #0]
  403d4a:	429e      	cmp	r6, r3
  403d4c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403d50:	6127      	str	r7, [r4, #16]
  403d52:	bf1c      	itt	ne
  403d54:	f443 6300 	orrne.w	r3, r3, #2048	; 0x800
  403d58:	81a3      	strhne	r3, [r4, #12]
  403d5a:	f1b8 0f01 	cmp.w	r8, #1
  403d5e:	bf04      	itt	eq
  403d60:	f043 0301 	orreq.w	r3, r3, #1
  403d64:	81a3      	strheq	r3, [r4, #12]
  403d66:	b29b      	uxth	r3, r3
  403d68:	f013 0008 	ands.w	r0, r3, #8
  403d6c:	6166      	str	r6, [r4, #20]
  403d6e:	d023      	beq.n	403db8 <setvbuf+0xf4>
  403d70:	f013 0001 	ands.w	r0, r3, #1
  403d74:	d02f      	beq.n	403dd6 <setvbuf+0x112>
  403d76:	2000      	movs	r0, #0
  403d78:	4276      	negs	r6, r6
  403d7a:	61a6      	str	r6, [r4, #24]
  403d7c:	60a0      	str	r0, [r4, #8]
  403d7e:	b003      	add	sp, #12
  403d80:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403d84:	9e00      	ldr	r6, [sp, #0]
  403d86:	4630      	mov	r0, r6
  403d88:	f003 fe58 	bl	407a3c <malloc>
  403d8c:	4607      	mov	r7, r0
  403d8e:	b368      	cbz	r0, 403dec <setvbuf+0x128>
  403d90:	89a3      	ldrh	r3, [r4, #12]
  403d92:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  403d96:	81a3      	strh	r3, [r4, #12]
  403d98:	e7d2      	b.n	403d40 <setvbuf+0x7c>
  403d9a:	2000      	movs	r0, #0
  403d9c:	f104 0243 	add.w	r2, r4, #67	; 0x43
  403da0:	f043 0302 	orr.w	r3, r3, #2
  403da4:	2500      	movs	r5, #0
  403da6:	2101      	movs	r1, #1
  403da8:	81a3      	strh	r3, [r4, #12]
  403daa:	60a5      	str	r5, [r4, #8]
  403dac:	6022      	str	r2, [r4, #0]
  403dae:	6122      	str	r2, [r4, #16]
  403db0:	6161      	str	r1, [r4, #20]
  403db2:	b003      	add	sp, #12
  403db4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403db8:	60a0      	str	r0, [r4, #8]
  403dba:	b003      	add	sp, #12
  403dbc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403dc0:	6921      	ldr	r1, [r4, #16]
  403dc2:	4628      	mov	r0, r5
  403dc4:	f003 fb24 	bl	407410 <_free_r>
  403dc8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403dcc:	e7a5      	b.n	403d1a <setvbuf+0x56>
  403dce:	4628      	mov	r0, r5
  403dd0:	f003 fa48 	bl	407264 <__sinit>
  403dd4:	e783      	b.n	403cde <setvbuf+0x1a>
  403dd6:	60a6      	str	r6, [r4, #8]
  403dd8:	b003      	add	sp, #12
  403dda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
  403dde:	4628      	mov	r0, r5
  403de0:	f003 fa40 	bl	407264 <__sinit>
  403de4:	e7af      	b.n	403d46 <setvbuf+0x82>
  403de6:	f04f 30ff 	mov.w	r0, #4294967295
  403dea:	e7e2      	b.n	403db2 <setvbuf+0xee>
  403dec:	f8dd 9000 	ldr.w	r9, [sp]
  403df0:	45b1      	cmp	r9, r6
  403df2:	d006      	beq.n	403e02 <setvbuf+0x13e>
  403df4:	4648      	mov	r0, r9
  403df6:	f003 fe21 	bl	407a3c <malloc>
  403dfa:	4607      	mov	r7, r0
  403dfc:	b108      	cbz	r0, 403e02 <setvbuf+0x13e>
  403dfe:	464e      	mov	r6, r9
  403e00:	e7c6      	b.n	403d90 <setvbuf+0xcc>
  403e02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  403e06:	f04f 30ff 	mov.w	r0, #4294967295
  403e0a:	e7c7      	b.n	403d9c <setvbuf+0xd8>
  403e0c:	2040000c 	.word	0x2040000c

00403e10 <sprintf>:
  403e10:	b40e      	push	{r1, r2, r3}
  403e12:	b5f0      	push	{r4, r5, r6, r7, lr}
  403e14:	b09c      	sub	sp, #112	; 0x70
  403e16:	ab21      	add	r3, sp, #132	; 0x84
  403e18:	490f      	ldr	r1, [pc, #60]	; (403e58 <sprintf+0x48>)
  403e1a:	f853 2b04 	ldr.w	r2, [r3], #4
  403e1e:	9301      	str	r3, [sp, #4]
  403e20:	4605      	mov	r5, r0
  403e22:	f06f 4400 	mvn.w	r4, #2147483648	; 0x80000000
  403e26:	6808      	ldr	r0, [r1, #0]
  403e28:	9502      	str	r5, [sp, #8]
  403e2a:	f44f 7702 	mov.w	r7, #520	; 0x208
  403e2e:	f64f 76ff 	movw	r6, #65535	; 0xffff
  403e32:	a902      	add	r1, sp, #8
  403e34:	9506      	str	r5, [sp, #24]
  403e36:	f8ad 7014 	strh.w	r7, [sp, #20]
  403e3a:	9404      	str	r4, [sp, #16]
  403e3c:	9407      	str	r4, [sp, #28]
  403e3e:	f8ad 6016 	strh.w	r6, [sp, #22]
  403e42:	f000 f80b 	bl	403e5c <_svfprintf_r>
  403e46:	9b02      	ldr	r3, [sp, #8]
  403e48:	2200      	movs	r2, #0
  403e4a:	701a      	strb	r2, [r3, #0]
  403e4c:	b01c      	add	sp, #112	; 0x70
  403e4e:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
  403e52:	b003      	add	sp, #12
  403e54:	4770      	bx	lr
  403e56:	bf00      	nop
  403e58:	2040000c 	.word	0x2040000c

00403e5c <_svfprintf_r>:
  403e5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  403e60:	b0c3      	sub	sp, #268	; 0x10c
  403e62:	460c      	mov	r4, r1
  403e64:	910b      	str	r1, [sp, #44]	; 0x2c
  403e66:	4692      	mov	sl, r2
  403e68:	930f      	str	r3, [sp, #60]	; 0x3c
  403e6a:	900c      	str	r0, [sp, #48]	; 0x30
  403e6c:	f003 fd66 	bl	40793c <_localeconv_r>
  403e70:	6803      	ldr	r3, [r0, #0]
  403e72:	931a      	str	r3, [sp, #104]	; 0x68
  403e74:	4618      	mov	r0, r3
  403e76:	f004 ff03 	bl	408c80 <strlen>
  403e7a:	89a3      	ldrh	r3, [r4, #12]
  403e7c:	9019      	str	r0, [sp, #100]	; 0x64
  403e7e:	0619      	lsls	r1, r3, #24
  403e80:	d503      	bpl.n	403e8a <_svfprintf_r+0x2e>
  403e82:	6923      	ldr	r3, [r4, #16]
  403e84:	2b00      	cmp	r3, #0
  403e86:	f001 8001 	beq.w	404e8c <_svfprintf_r+0x1030>
  403e8a:	2300      	movs	r3, #0
  403e8c:	f10d 09c8 	add.w	r9, sp, #200	; 0xc8
  403e90:	9313      	str	r3, [sp, #76]	; 0x4c
  403e92:	9314      	str	r3, [sp, #80]	; 0x50
  403e94:	9315      	str	r3, [sp, #84]	; 0x54
  403e96:	9327      	str	r3, [sp, #156]	; 0x9c
  403e98:	9326      	str	r3, [sp, #152]	; 0x98
  403e9a:	9318      	str	r3, [sp, #96]	; 0x60
  403e9c:	931b      	str	r3, [sp, #108]	; 0x6c
  403e9e:	9309      	str	r3, [sp, #36]	; 0x24
  403ea0:	f8cd 9094 	str.w	r9, [sp, #148]	; 0x94
  403ea4:	46c8      	mov	r8, r9
  403ea6:	9316      	str	r3, [sp, #88]	; 0x58
  403ea8:	9317      	str	r3, [sp, #92]	; 0x5c
  403eaa:	f89a 3000 	ldrb.w	r3, [sl]
  403eae:	4654      	mov	r4, sl
  403eb0:	b1e3      	cbz	r3, 403eec <_svfprintf_r+0x90>
  403eb2:	2b25      	cmp	r3, #37	; 0x25
  403eb4:	d102      	bne.n	403ebc <_svfprintf_r+0x60>
  403eb6:	e019      	b.n	403eec <_svfprintf_r+0x90>
  403eb8:	2b25      	cmp	r3, #37	; 0x25
  403eba:	d003      	beq.n	403ec4 <_svfprintf_r+0x68>
  403ebc:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  403ec0:	2b00      	cmp	r3, #0
  403ec2:	d1f9      	bne.n	403eb8 <_svfprintf_r+0x5c>
  403ec4:	eba4 050a 	sub.w	r5, r4, sl
  403ec8:	b185      	cbz	r5, 403eec <_svfprintf_r+0x90>
  403eca:	9b26      	ldr	r3, [sp, #152]	; 0x98
  403ecc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  403ece:	f8c8 a000 	str.w	sl, [r8]
  403ed2:	3301      	adds	r3, #1
  403ed4:	442a      	add	r2, r5
  403ed6:	2b07      	cmp	r3, #7
  403ed8:	f8c8 5004 	str.w	r5, [r8, #4]
  403edc:	9227      	str	r2, [sp, #156]	; 0x9c
  403ede:	9326      	str	r3, [sp, #152]	; 0x98
  403ee0:	dc7f      	bgt.n	403fe2 <_svfprintf_r+0x186>
  403ee2:	f108 0808 	add.w	r8, r8, #8
  403ee6:	9b09      	ldr	r3, [sp, #36]	; 0x24
  403ee8:	442b      	add	r3, r5
  403eea:	9309      	str	r3, [sp, #36]	; 0x24
  403eec:	7823      	ldrb	r3, [r4, #0]
  403eee:	2b00      	cmp	r3, #0
  403ef0:	d07f      	beq.n	403ff2 <_svfprintf_r+0x196>
  403ef2:	2300      	movs	r3, #0
  403ef4:	461a      	mov	r2, r3
  403ef6:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  403efa:	4619      	mov	r1, r3
  403efc:	930d      	str	r3, [sp, #52]	; 0x34
  403efe:	469b      	mov	fp, r3
  403f00:	f04f 30ff 	mov.w	r0, #4294967295
  403f04:	7863      	ldrb	r3, [r4, #1]
  403f06:	900a      	str	r0, [sp, #40]	; 0x28
  403f08:	f104 0a01 	add.w	sl, r4, #1
  403f0c:	f10a 0a01 	add.w	sl, sl, #1
  403f10:	f1a3 0020 	sub.w	r0, r3, #32
  403f14:	2858      	cmp	r0, #88	; 0x58
  403f16:	f200 83c0 	bhi.w	40469a <_svfprintf_r+0x83e>
  403f1a:	e8df f010 	tbh	[pc, r0, lsl #1]
  403f1e:	0238      	.short	0x0238
  403f20:	03be03be 	.word	0x03be03be
  403f24:	03be0240 	.word	0x03be0240
  403f28:	03be03be 	.word	0x03be03be
  403f2c:	03be03be 	.word	0x03be03be
  403f30:	024503be 	.word	0x024503be
  403f34:	03be0203 	.word	0x03be0203
  403f38:	026b005d 	.word	0x026b005d
  403f3c:	028603be 	.word	0x028603be
  403f40:	039c039c 	.word	0x039c039c
  403f44:	039c039c 	.word	0x039c039c
  403f48:	039c039c 	.word	0x039c039c
  403f4c:	039c039c 	.word	0x039c039c
  403f50:	03be039c 	.word	0x03be039c
  403f54:	03be03be 	.word	0x03be03be
  403f58:	03be03be 	.word	0x03be03be
  403f5c:	03be03be 	.word	0x03be03be
  403f60:	03be03be 	.word	0x03be03be
  403f64:	033703be 	.word	0x033703be
  403f68:	03be0357 	.word	0x03be0357
  403f6c:	03be0357 	.word	0x03be0357
  403f70:	03be03be 	.word	0x03be03be
  403f74:	039703be 	.word	0x039703be
  403f78:	03be03be 	.word	0x03be03be
  403f7c:	03be03ac 	.word	0x03be03ac
  403f80:	03be03be 	.word	0x03be03be
  403f84:	03be03be 	.word	0x03be03be
  403f88:	03be0259 	.word	0x03be0259
  403f8c:	031e03be 	.word	0x031e03be
  403f90:	03be03be 	.word	0x03be03be
  403f94:	03be03be 	.word	0x03be03be
  403f98:	03be03be 	.word	0x03be03be
  403f9c:	03be03be 	.word	0x03be03be
  403fa0:	03be03be 	.word	0x03be03be
  403fa4:	02db02c6 	.word	0x02db02c6
  403fa8:	03570357 	.word	0x03570357
  403fac:	028b0357 	.word	0x028b0357
  403fb0:	03be02db 	.word	0x03be02db
  403fb4:	029003be 	.word	0x029003be
  403fb8:	029d03be 	.word	0x029d03be
  403fbc:	02b401cc 	.word	0x02b401cc
  403fc0:	03be0208 	.word	0x03be0208
  403fc4:	03be01e1 	.word	0x03be01e1
  403fc8:	03be007e 	.word	0x03be007e
  403fcc:	020d03be 	.word	0x020d03be
  403fd0:	980d      	ldr	r0, [sp, #52]	; 0x34
  403fd2:	930f      	str	r3, [sp, #60]	; 0x3c
  403fd4:	4240      	negs	r0, r0
  403fd6:	900d      	str	r0, [sp, #52]	; 0x34
  403fd8:	f04b 0b04 	orr.w	fp, fp, #4
  403fdc:	f89a 3000 	ldrb.w	r3, [sl]
  403fe0:	e794      	b.n	403f0c <_svfprintf_r+0xb0>
  403fe2:	aa25      	add	r2, sp, #148	; 0x94
  403fe4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403fe6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403fe8:	f004 feb8 	bl	408d5c <__ssprint_r>
  403fec:	b940      	cbnz	r0, 404000 <_svfprintf_r+0x1a4>
  403fee:	46c8      	mov	r8, r9
  403ff0:	e779      	b.n	403ee6 <_svfprintf_r+0x8a>
  403ff2:	9b27      	ldr	r3, [sp, #156]	; 0x9c
  403ff4:	b123      	cbz	r3, 404000 <_svfprintf_r+0x1a4>
  403ff6:	980c      	ldr	r0, [sp, #48]	; 0x30
  403ff8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  403ffa:	aa25      	add	r2, sp, #148	; 0x94
  403ffc:	f004 feae 	bl	408d5c <__ssprint_r>
  404000:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  404002:	899b      	ldrh	r3, [r3, #12]
  404004:	f013 0f40 	tst.w	r3, #64	; 0x40
  404008:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40400a:	bf18      	it	ne
  40400c:	f04f 33ff 	movne.w	r3, #4294967295
  404010:	9309      	str	r3, [sp, #36]	; 0x24
  404012:	9809      	ldr	r0, [sp, #36]	; 0x24
  404014:	b043      	add	sp, #268	; 0x10c
  404016:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40401a:	f01b 0f20 	tst.w	fp, #32
  40401e:	9311      	str	r3, [sp, #68]	; 0x44
  404020:	f040 81dd 	bne.w	4043de <_svfprintf_r+0x582>
  404024:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404026:	f01b 0f10 	tst.w	fp, #16
  40402a:	4613      	mov	r3, r2
  40402c:	f040 856c 	bne.w	404b08 <_svfprintf_r+0xcac>
  404030:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404034:	f000 8568 	beq.w	404b08 <_svfprintf_r+0xcac>
  404038:	8814      	ldrh	r4, [r2, #0]
  40403a:	3204      	adds	r2, #4
  40403c:	2500      	movs	r5, #0
  40403e:	2301      	movs	r3, #1
  404040:	920f      	str	r2, [sp, #60]	; 0x3c
  404042:	2700      	movs	r7, #0
  404044:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404048:	990a      	ldr	r1, [sp, #40]	; 0x28
  40404a:	1c4a      	adds	r2, r1, #1
  40404c:	f000 8265 	beq.w	40451a <_svfprintf_r+0x6be>
  404050:	f02b 0280 	bic.w	r2, fp, #128	; 0x80
  404054:	9207      	str	r2, [sp, #28]
  404056:	ea54 0205 	orrs.w	r2, r4, r5
  40405a:	f040 8264 	bne.w	404526 <_svfprintf_r+0x6ca>
  40405e:	2900      	cmp	r1, #0
  404060:	f040 8439 	bne.w	4048d6 <_svfprintf_r+0xa7a>
  404064:	2b00      	cmp	r3, #0
  404066:	f040 84d4 	bne.w	404a12 <_svfprintf_r+0xbb6>
  40406a:	f01b 0301 	ands.w	r3, fp, #1
  40406e:	930e      	str	r3, [sp, #56]	; 0x38
  404070:	f000 8602 	beq.w	404c78 <_svfprintf_r+0xe1c>
  404074:	ae42      	add	r6, sp, #264	; 0x108
  404076:	2330      	movs	r3, #48	; 0x30
  404078:	f806 3d41 	strb.w	r3, [r6, #-65]!
  40407c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40407e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404080:	4293      	cmp	r3, r2
  404082:	bfb8      	it	lt
  404084:	4613      	movlt	r3, r2
  404086:	9308      	str	r3, [sp, #32]
  404088:	2300      	movs	r3, #0
  40408a:	9312      	str	r3, [sp, #72]	; 0x48
  40408c:	b117      	cbz	r7, 404094 <_svfprintf_r+0x238>
  40408e:	9b08      	ldr	r3, [sp, #32]
  404090:	3301      	adds	r3, #1
  404092:	9308      	str	r3, [sp, #32]
  404094:	9b07      	ldr	r3, [sp, #28]
  404096:	f013 0302 	ands.w	r3, r3, #2
  40409a:	9310      	str	r3, [sp, #64]	; 0x40
  40409c:	d002      	beq.n	4040a4 <_svfprintf_r+0x248>
  40409e:	9b08      	ldr	r3, [sp, #32]
  4040a0:	3302      	adds	r3, #2
  4040a2:	9308      	str	r3, [sp, #32]
  4040a4:	9b07      	ldr	r3, [sp, #28]
  4040a6:	f013 0584 	ands.w	r5, r3, #132	; 0x84
  4040aa:	f040 830d 	bne.w	4046c8 <_svfprintf_r+0x86c>
  4040ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4040b0:	9a08      	ldr	r2, [sp, #32]
  4040b2:	eba3 0b02 	sub.w	fp, r3, r2
  4040b6:	f1bb 0f00 	cmp.w	fp, #0
  4040ba:	f340 8305 	ble.w	4046c8 <_svfprintf_r+0x86c>
  4040be:	f1bb 0f10 	cmp.w	fp, #16
  4040c2:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4040c4:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4040c6:	dd29      	ble.n	40411c <_svfprintf_r+0x2c0>
  4040c8:	4643      	mov	r3, r8
  4040ca:	4621      	mov	r1, r4
  4040cc:	46a8      	mov	r8, r5
  4040ce:	2710      	movs	r7, #16
  4040d0:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4040d2:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4040d4:	e006      	b.n	4040e4 <_svfprintf_r+0x288>
  4040d6:	f1ab 0b10 	sub.w	fp, fp, #16
  4040da:	f1bb 0f10 	cmp.w	fp, #16
  4040de:	f103 0308 	add.w	r3, r3, #8
  4040e2:	dd18      	ble.n	404116 <_svfprintf_r+0x2ba>
  4040e4:	3201      	adds	r2, #1
  4040e6:	48b7      	ldr	r0, [pc, #732]	; (4043c4 <_svfprintf_r+0x568>)
  4040e8:	9226      	str	r2, [sp, #152]	; 0x98
  4040ea:	3110      	adds	r1, #16
  4040ec:	2a07      	cmp	r2, #7
  4040ee:	9127      	str	r1, [sp, #156]	; 0x9c
  4040f0:	e883 0081 	stmia.w	r3, {r0, r7}
  4040f4:	ddef      	ble.n	4040d6 <_svfprintf_r+0x27a>
  4040f6:	aa25      	add	r2, sp, #148	; 0x94
  4040f8:	4629      	mov	r1, r5
  4040fa:	4620      	mov	r0, r4
  4040fc:	f004 fe2e 	bl	408d5c <__ssprint_r>
  404100:	2800      	cmp	r0, #0
  404102:	f47f af7d 	bne.w	404000 <_svfprintf_r+0x1a4>
  404106:	f1ab 0b10 	sub.w	fp, fp, #16
  40410a:	f1bb 0f10 	cmp.w	fp, #16
  40410e:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404110:	9a26      	ldr	r2, [sp, #152]	; 0x98
  404112:	464b      	mov	r3, r9
  404114:	dce6      	bgt.n	4040e4 <_svfprintf_r+0x288>
  404116:	4645      	mov	r5, r8
  404118:	460c      	mov	r4, r1
  40411a:	4698      	mov	r8, r3
  40411c:	3201      	adds	r2, #1
  40411e:	4ba9      	ldr	r3, [pc, #676]	; (4043c4 <_svfprintf_r+0x568>)
  404120:	9226      	str	r2, [sp, #152]	; 0x98
  404122:	445c      	add	r4, fp
  404124:	2a07      	cmp	r2, #7
  404126:	9427      	str	r4, [sp, #156]	; 0x9c
  404128:	e888 0808 	stmia.w	r8, {r3, fp}
  40412c:	f300 8495 	bgt.w	404a5a <_svfprintf_r+0xbfe>
  404130:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404134:	f108 0808 	add.w	r8, r8, #8
  404138:	b177      	cbz	r7, 404158 <_svfprintf_r+0x2fc>
  40413a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40413c:	3301      	adds	r3, #1
  40413e:	3401      	adds	r4, #1
  404140:	f10d 0177 	add.w	r1, sp, #119	; 0x77
  404144:	2201      	movs	r2, #1
  404146:	2b07      	cmp	r3, #7
  404148:	9427      	str	r4, [sp, #156]	; 0x9c
  40414a:	9326      	str	r3, [sp, #152]	; 0x98
  40414c:	e888 0006 	stmia.w	r8, {r1, r2}
  404150:	f300 83d8 	bgt.w	404904 <_svfprintf_r+0xaa8>
  404154:	f108 0808 	add.w	r8, r8, #8
  404158:	9b10      	ldr	r3, [sp, #64]	; 0x40
  40415a:	b16b      	cbz	r3, 404178 <_svfprintf_r+0x31c>
  40415c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40415e:	3301      	adds	r3, #1
  404160:	3402      	adds	r4, #2
  404162:	a91e      	add	r1, sp, #120	; 0x78
  404164:	2202      	movs	r2, #2
  404166:	2b07      	cmp	r3, #7
  404168:	9427      	str	r4, [sp, #156]	; 0x9c
  40416a:	9326      	str	r3, [sp, #152]	; 0x98
  40416c:	e888 0006 	stmia.w	r8, {r1, r2}
  404170:	f300 83d3 	bgt.w	40491a <_svfprintf_r+0xabe>
  404174:	f108 0808 	add.w	r8, r8, #8
  404178:	2d80      	cmp	r5, #128	; 0x80
  40417a:	f000 8313 	beq.w	4047a4 <_svfprintf_r+0x948>
  40417e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404180:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  404182:	1a9f      	subs	r7, r3, r2
  404184:	2f00      	cmp	r7, #0
  404186:	dd36      	ble.n	4041f6 <_svfprintf_r+0x39a>
  404188:	2f10      	cmp	r7, #16
  40418a:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40418c:	4d8e      	ldr	r5, [pc, #568]	; (4043c8 <_svfprintf_r+0x56c>)
  40418e:	dd27      	ble.n	4041e0 <_svfprintf_r+0x384>
  404190:	4642      	mov	r2, r8
  404192:	4621      	mov	r1, r4
  404194:	46b0      	mov	r8, r6
  404196:	f04f 0b10 	mov.w	fp, #16
  40419a:	462e      	mov	r6, r5
  40419c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  40419e:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4041a0:	e004      	b.n	4041ac <_svfprintf_r+0x350>
  4041a2:	3f10      	subs	r7, #16
  4041a4:	2f10      	cmp	r7, #16
  4041a6:	f102 0208 	add.w	r2, r2, #8
  4041aa:	dd15      	ble.n	4041d8 <_svfprintf_r+0x37c>
  4041ac:	3301      	adds	r3, #1
  4041ae:	3110      	adds	r1, #16
  4041b0:	2b07      	cmp	r3, #7
  4041b2:	9127      	str	r1, [sp, #156]	; 0x9c
  4041b4:	9326      	str	r3, [sp, #152]	; 0x98
  4041b6:	e882 0840 	stmia.w	r2, {r6, fp}
  4041ba:	ddf2      	ble.n	4041a2 <_svfprintf_r+0x346>
  4041bc:	aa25      	add	r2, sp, #148	; 0x94
  4041be:	4629      	mov	r1, r5
  4041c0:	4620      	mov	r0, r4
  4041c2:	f004 fdcb 	bl	408d5c <__ssprint_r>
  4041c6:	2800      	cmp	r0, #0
  4041c8:	f47f af1a 	bne.w	404000 <_svfprintf_r+0x1a4>
  4041cc:	3f10      	subs	r7, #16
  4041ce:	2f10      	cmp	r7, #16
  4041d0:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4041d2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4041d4:	464a      	mov	r2, r9
  4041d6:	dce9      	bgt.n	4041ac <_svfprintf_r+0x350>
  4041d8:	4635      	mov	r5, r6
  4041da:	460c      	mov	r4, r1
  4041dc:	4646      	mov	r6, r8
  4041de:	4690      	mov	r8, r2
  4041e0:	3301      	adds	r3, #1
  4041e2:	443c      	add	r4, r7
  4041e4:	2b07      	cmp	r3, #7
  4041e6:	9427      	str	r4, [sp, #156]	; 0x9c
  4041e8:	9326      	str	r3, [sp, #152]	; 0x98
  4041ea:	e888 00a0 	stmia.w	r8, {r5, r7}
  4041ee:	f300 837e 	bgt.w	4048ee <_svfprintf_r+0xa92>
  4041f2:	f108 0808 	add.w	r8, r8, #8
  4041f6:	9b07      	ldr	r3, [sp, #28]
  4041f8:	05df      	lsls	r7, r3, #23
  4041fa:	f100 8267 	bmi.w	4046cc <_svfprintf_r+0x870>
  4041fe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404200:	990e      	ldr	r1, [sp, #56]	; 0x38
  404202:	f8c8 6000 	str.w	r6, [r8]
  404206:	3301      	adds	r3, #1
  404208:	440c      	add	r4, r1
  40420a:	2b07      	cmp	r3, #7
  40420c:	9427      	str	r4, [sp, #156]	; 0x9c
  40420e:	f8c8 1004 	str.w	r1, [r8, #4]
  404212:	9326      	str	r3, [sp, #152]	; 0x98
  404214:	f300 834a 	bgt.w	4048ac <_svfprintf_r+0xa50>
  404218:	f108 0808 	add.w	r8, r8, #8
  40421c:	9b07      	ldr	r3, [sp, #28]
  40421e:	075b      	lsls	r3, r3, #29
  404220:	d53a      	bpl.n	404298 <_svfprintf_r+0x43c>
  404222:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  404224:	9a08      	ldr	r2, [sp, #32]
  404226:	1a9d      	subs	r5, r3, r2
  404228:	2d00      	cmp	r5, #0
  40422a:	dd35      	ble.n	404298 <_svfprintf_r+0x43c>
  40422c:	2d10      	cmp	r5, #16
  40422e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404230:	dd20      	ble.n	404274 <_svfprintf_r+0x418>
  404232:	2610      	movs	r6, #16
  404234:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  404236:	f8dd b02c 	ldr.w	fp, [sp, #44]	; 0x2c
  40423a:	e004      	b.n	404246 <_svfprintf_r+0x3ea>
  40423c:	3d10      	subs	r5, #16
  40423e:	2d10      	cmp	r5, #16
  404240:	f108 0808 	add.w	r8, r8, #8
  404244:	dd16      	ble.n	404274 <_svfprintf_r+0x418>
  404246:	3301      	adds	r3, #1
  404248:	4a5e      	ldr	r2, [pc, #376]	; (4043c4 <_svfprintf_r+0x568>)
  40424a:	9326      	str	r3, [sp, #152]	; 0x98
  40424c:	3410      	adds	r4, #16
  40424e:	2b07      	cmp	r3, #7
  404250:	9427      	str	r4, [sp, #156]	; 0x9c
  404252:	e888 0044 	stmia.w	r8, {r2, r6}
  404256:	ddf1      	ble.n	40423c <_svfprintf_r+0x3e0>
  404258:	aa25      	add	r2, sp, #148	; 0x94
  40425a:	4659      	mov	r1, fp
  40425c:	4638      	mov	r0, r7
  40425e:	f004 fd7d 	bl	408d5c <__ssprint_r>
  404262:	2800      	cmp	r0, #0
  404264:	f47f aecc 	bne.w	404000 <_svfprintf_r+0x1a4>
  404268:	3d10      	subs	r5, #16
  40426a:	2d10      	cmp	r5, #16
  40426c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40426e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404270:	46c8      	mov	r8, r9
  404272:	dce8      	bgt.n	404246 <_svfprintf_r+0x3ea>
  404274:	3301      	adds	r3, #1
  404276:	4a53      	ldr	r2, [pc, #332]	; (4043c4 <_svfprintf_r+0x568>)
  404278:	9326      	str	r3, [sp, #152]	; 0x98
  40427a:	442c      	add	r4, r5
  40427c:	2b07      	cmp	r3, #7
  40427e:	9427      	str	r4, [sp, #156]	; 0x9c
  404280:	e888 0024 	stmia.w	r8, {r2, r5}
  404284:	dd08      	ble.n	404298 <_svfprintf_r+0x43c>
  404286:	aa25      	add	r2, sp, #148	; 0x94
  404288:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40428a:	980c      	ldr	r0, [sp, #48]	; 0x30
  40428c:	f004 fd66 	bl	408d5c <__ssprint_r>
  404290:	2800      	cmp	r0, #0
  404292:	f47f aeb5 	bne.w	404000 <_svfprintf_r+0x1a4>
  404296:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404298:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40429a:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  40429c:	9908      	ldr	r1, [sp, #32]
  40429e:	428a      	cmp	r2, r1
  4042a0:	bfac      	ite	ge
  4042a2:	189b      	addge	r3, r3, r2
  4042a4:	185b      	addlt	r3, r3, r1
  4042a6:	9309      	str	r3, [sp, #36]	; 0x24
  4042a8:	2c00      	cmp	r4, #0
  4042aa:	f040 830a 	bne.w	4048c2 <_svfprintf_r+0xa66>
  4042ae:	2300      	movs	r3, #0
  4042b0:	9326      	str	r3, [sp, #152]	; 0x98
  4042b2:	46c8      	mov	r8, r9
  4042b4:	e5f9      	b.n	403eaa <_svfprintf_r+0x4e>
  4042b6:	9311      	str	r3, [sp, #68]	; 0x44
  4042b8:	f01b 0320 	ands.w	r3, fp, #32
  4042bc:	f040 81e2 	bne.w	404684 <_svfprintf_r+0x828>
  4042c0:	f01b 0210 	ands.w	r2, fp, #16
  4042c4:	f040 842c 	bne.w	404b20 <_svfprintf_r+0xcc4>
  4042c8:	f01b 0340 	ands.w	r3, fp, #64	; 0x40
  4042cc:	f000 8428 	beq.w	404b20 <_svfprintf_r+0xcc4>
  4042d0:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4042d2:	4613      	mov	r3, r2
  4042d4:	460a      	mov	r2, r1
  4042d6:	3204      	adds	r2, #4
  4042d8:	880c      	ldrh	r4, [r1, #0]
  4042da:	920f      	str	r2, [sp, #60]	; 0x3c
  4042dc:	2500      	movs	r5, #0
  4042de:	e6b0      	b.n	404042 <_svfprintf_r+0x1e6>
  4042e0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  4042e2:	9311      	str	r3, [sp, #68]	; 0x44
  4042e4:	6816      	ldr	r6, [r2, #0]
  4042e6:	2400      	movs	r4, #0
  4042e8:	f88d 4077 	strb.w	r4, [sp, #119]	; 0x77
  4042ec:	1d15      	adds	r5, r2, #4
  4042ee:	2e00      	cmp	r6, #0
  4042f0:	f000 86a5 	beq.w	40503e <_svfprintf_r+0x11e2>
  4042f4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4042f6:	1c53      	adds	r3, r2, #1
  4042f8:	f000 8607 	beq.w	404f0a <_svfprintf_r+0x10ae>
  4042fc:	4621      	mov	r1, r4
  4042fe:	4630      	mov	r0, r6
  404300:	f003 fe6e 	bl	407fe0 <memchr>
  404304:	2800      	cmp	r0, #0
  404306:	f000 86df 	beq.w	4050c8 <_svfprintf_r+0x126c>
  40430a:	1b83      	subs	r3, r0, r6
  40430c:	930e      	str	r3, [sp, #56]	; 0x38
  40430e:	940a      	str	r4, [sp, #40]	; 0x28
  404310:	950f      	str	r5, [sp, #60]	; 0x3c
  404312:	f8cd b01c 	str.w	fp, [sp, #28]
  404316:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  40431a:	9308      	str	r3, [sp, #32]
  40431c:	9412      	str	r4, [sp, #72]	; 0x48
  40431e:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404322:	e6b3      	b.n	40408c <_svfprintf_r+0x230>
  404324:	f89a 3000 	ldrb.w	r3, [sl]
  404328:	2201      	movs	r2, #1
  40432a:	212b      	movs	r1, #43	; 0x2b
  40432c:	e5ee      	b.n	403f0c <_svfprintf_r+0xb0>
  40432e:	f04b 0b20 	orr.w	fp, fp, #32
  404332:	f89a 3000 	ldrb.w	r3, [sl]
  404336:	e5e9      	b.n	403f0c <_svfprintf_r+0xb0>
  404338:	9311      	str	r3, [sp, #68]	; 0x44
  40433a:	2a00      	cmp	r2, #0
  40433c:	f040 878d 	bne.w	40525a <_svfprintf_r+0x13fe>
  404340:	4b22      	ldr	r3, [pc, #136]	; (4043cc <_svfprintf_r+0x570>)
  404342:	9318      	str	r3, [sp, #96]	; 0x60
  404344:	f01b 0f20 	tst.w	fp, #32
  404348:	f040 8111 	bne.w	40456e <_svfprintf_r+0x712>
  40434c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  40434e:	f01b 0f10 	tst.w	fp, #16
  404352:	4613      	mov	r3, r2
  404354:	f040 83df 	bne.w	404b16 <_svfprintf_r+0xcba>
  404358:	f01b 0f40 	tst.w	fp, #64	; 0x40
  40435c:	f000 83db 	beq.w	404b16 <_svfprintf_r+0xcba>
  404360:	3304      	adds	r3, #4
  404362:	8814      	ldrh	r4, [r2, #0]
  404364:	930f      	str	r3, [sp, #60]	; 0x3c
  404366:	2500      	movs	r5, #0
  404368:	f01b 0f01 	tst.w	fp, #1
  40436c:	f000 810c 	beq.w	404588 <_svfprintf_r+0x72c>
  404370:	ea54 0305 	orrs.w	r3, r4, r5
  404374:	f000 8108 	beq.w	404588 <_svfprintf_r+0x72c>
  404378:	2330      	movs	r3, #48	; 0x30
  40437a:	f89d 2044 	ldrb.w	r2, [sp, #68]	; 0x44
  40437e:	f88d 3078 	strb.w	r3, [sp, #120]	; 0x78
  404382:	f88d 2079 	strb.w	r2, [sp, #121]	; 0x79
  404386:	f04b 0b02 	orr.w	fp, fp, #2
  40438a:	2302      	movs	r3, #2
  40438c:	e659      	b.n	404042 <_svfprintf_r+0x1e6>
  40438e:	f89a 3000 	ldrb.w	r3, [sl]
  404392:	2900      	cmp	r1, #0
  404394:	f47f adba 	bne.w	403f0c <_svfprintf_r+0xb0>
  404398:	2201      	movs	r2, #1
  40439a:	2120      	movs	r1, #32
  40439c:	e5b6      	b.n	403f0c <_svfprintf_r+0xb0>
  40439e:	f04b 0b01 	orr.w	fp, fp, #1
  4043a2:	f89a 3000 	ldrb.w	r3, [sl]
  4043a6:	e5b1      	b.n	403f0c <_svfprintf_r+0xb0>
  4043a8:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
  4043aa:	6823      	ldr	r3, [r4, #0]
  4043ac:	930d      	str	r3, [sp, #52]	; 0x34
  4043ae:	4618      	mov	r0, r3
  4043b0:	2800      	cmp	r0, #0
  4043b2:	4623      	mov	r3, r4
  4043b4:	f103 0304 	add.w	r3, r3, #4
  4043b8:	f6ff ae0a 	blt.w	403fd0 <_svfprintf_r+0x174>
  4043bc:	930f      	str	r3, [sp, #60]	; 0x3c
  4043be:	f89a 3000 	ldrb.w	r3, [sl]
  4043c2:	e5a3      	b.n	403f0c <_svfprintf_r+0xb0>
  4043c4:	00409658 	.word	0x00409658
  4043c8:	00409668 	.word	0x00409668
  4043cc:	00409638 	.word	0x00409638
  4043d0:	f04b 0b10 	orr.w	fp, fp, #16
  4043d4:	f01b 0f20 	tst.w	fp, #32
  4043d8:	9311      	str	r3, [sp, #68]	; 0x44
  4043da:	f43f ae23 	beq.w	404024 <_svfprintf_r+0x1c8>
  4043de:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4043e0:	3507      	adds	r5, #7
  4043e2:	f025 0307 	bic.w	r3, r5, #7
  4043e6:	f103 0208 	add.w	r2, r3, #8
  4043ea:	e9d3 4500 	ldrd	r4, r5, [r3]
  4043ee:	920f      	str	r2, [sp, #60]	; 0x3c
  4043f0:	2301      	movs	r3, #1
  4043f2:	e626      	b.n	404042 <_svfprintf_r+0x1e6>
  4043f4:	f89a 3000 	ldrb.w	r3, [sl]
  4043f8:	2b2a      	cmp	r3, #42	; 0x2a
  4043fa:	f10a 0401 	add.w	r4, sl, #1
  4043fe:	f000 871f 	beq.w	405240 <_svfprintf_r+0x13e4>
  404402:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404406:	2809      	cmp	r0, #9
  404408:	46a2      	mov	sl, r4
  40440a:	f200 86ab 	bhi.w	405164 <_svfprintf_r+0x1308>
  40440e:	2300      	movs	r3, #0
  404410:	461c      	mov	r4, r3
  404412:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404416:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40441a:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40441e:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  404422:	2809      	cmp	r0, #9
  404424:	d9f5      	bls.n	404412 <_svfprintf_r+0x5b6>
  404426:	940a      	str	r4, [sp, #40]	; 0x28
  404428:	e572      	b.n	403f10 <_svfprintf_r+0xb4>
  40442a:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
  40442e:	f89a 3000 	ldrb.w	r3, [sl]
  404432:	e56b      	b.n	403f0c <_svfprintf_r+0xb0>
  404434:	f04b 0b40 	orr.w	fp, fp, #64	; 0x40
  404438:	f89a 3000 	ldrb.w	r3, [sl]
  40443c:	e566      	b.n	403f0c <_svfprintf_r+0xb0>
  40443e:	f89a 3000 	ldrb.w	r3, [sl]
  404442:	2b6c      	cmp	r3, #108	; 0x6c
  404444:	bf03      	ittte	eq
  404446:	f89a 3001 	ldrbeq.w	r3, [sl, #1]
  40444a:	f04b 0b20 	orreq.w	fp, fp, #32
  40444e:	f10a 0a01 	addeq.w	sl, sl, #1
  404452:	f04b 0b10 	orrne.w	fp, fp, #16
  404456:	e559      	b.n	403f0c <_svfprintf_r+0xb0>
  404458:	2a00      	cmp	r2, #0
  40445a:	f040 8709 	bne.w	405270 <_svfprintf_r+0x1414>
  40445e:	f01b 0f20 	tst.w	fp, #32
  404462:	f040 84f7 	bne.w	404e54 <_svfprintf_r+0xff8>
  404466:	f01b 0f10 	tst.w	fp, #16
  40446a:	f040 84aa 	bne.w	404dc2 <_svfprintf_r+0xf66>
  40446e:	f01b 0f40 	tst.w	fp, #64	; 0x40
  404472:	f000 84a6 	beq.w	404dc2 <_svfprintf_r+0xf66>
  404476:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404478:	6813      	ldr	r3, [r2, #0]
  40447a:	3204      	adds	r2, #4
  40447c:	920f      	str	r2, [sp, #60]	; 0x3c
  40447e:	f8bd 2024 	ldrh.w	r2, [sp, #36]	; 0x24
  404482:	801a      	strh	r2, [r3, #0]
  404484:	e511      	b.n	403eaa <_svfprintf_r+0x4e>
  404486:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404488:	4bb2      	ldr	r3, [pc, #712]	; (404754 <_svfprintf_r+0x8f8>)
  40448a:	680c      	ldr	r4, [r1, #0]
  40448c:	9318      	str	r3, [sp, #96]	; 0x60
  40448e:	2230      	movs	r2, #48	; 0x30
  404490:	2378      	movs	r3, #120	; 0x78
  404492:	3104      	adds	r1, #4
  404494:	f88d 3079 	strb.w	r3, [sp, #121]	; 0x79
  404498:	9311      	str	r3, [sp, #68]	; 0x44
  40449a:	f04b 0b02 	orr.w	fp, fp, #2
  40449e:	910f      	str	r1, [sp, #60]	; 0x3c
  4044a0:	2500      	movs	r5, #0
  4044a2:	f88d 2078 	strb.w	r2, [sp, #120]	; 0x78
  4044a6:	2302      	movs	r3, #2
  4044a8:	e5cb      	b.n	404042 <_svfprintf_r+0x1e6>
  4044aa:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4044ac:	9311      	str	r3, [sp, #68]	; 0x44
  4044ae:	680a      	ldr	r2, [r1, #0]
  4044b0:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4044b4:	2300      	movs	r3, #0
  4044b6:	460a      	mov	r2, r1
  4044b8:	461f      	mov	r7, r3
  4044ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4044be:	3204      	adds	r2, #4
  4044c0:	2301      	movs	r3, #1
  4044c2:	9308      	str	r3, [sp, #32]
  4044c4:	f8cd b01c 	str.w	fp, [sp, #28]
  4044c8:	970a      	str	r7, [sp, #40]	; 0x28
  4044ca:	9712      	str	r7, [sp, #72]	; 0x48
  4044cc:	920f      	str	r2, [sp, #60]	; 0x3c
  4044ce:	930e      	str	r3, [sp, #56]	; 0x38
  4044d0:	ae28      	add	r6, sp, #160	; 0xa0
  4044d2:	e5df      	b.n	404094 <_svfprintf_r+0x238>
  4044d4:	9311      	str	r3, [sp, #68]	; 0x44
  4044d6:	2a00      	cmp	r2, #0
  4044d8:	f040 86e2 	bne.w	4052a0 <_svfprintf_r+0x1444>
  4044dc:	f01b 0f20 	tst.w	fp, #32
  4044e0:	d15d      	bne.n	40459e <_svfprintf_r+0x742>
  4044e2:	f01b 0f10 	tst.w	fp, #16
  4044e6:	f040 8306 	bne.w	404af6 <_svfprintf_r+0xc9a>
  4044ea:	f01b 0f40 	tst.w	fp, #64	; 0x40
  4044ee:	f000 8302 	beq.w	404af6 <_svfprintf_r+0xc9a>
  4044f2:	990f      	ldr	r1, [sp, #60]	; 0x3c
  4044f4:	f9b1 4000 	ldrsh.w	r4, [r1]
  4044f8:	3104      	adds	r1, #4
  4044fa:	17e5      	asrs	r5, r4, #31
  4044fc:	4622      	mov	r2, r4
  4044fe:	462b      	mov	r3, r5
  404500:	910f      	str	r1, [sp, #60]	; 0x3c
  404502:	2a00      	cmp	r2, #0
  404504:	f173 0300 	sbcs.w	r3, r3, #0
  404508:	db58      	blt.n	4045bc <_svfprintf_r+0x760>
  40450a:	990a      	ldr	r1, [sp, #40]	; 0x28
  40450c:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404510:	1c4a      	adds	r2, r1, #1
  404512:	f04f 0301 	mov.w	r3, #1
  404516:	f47f ad9b 	bne.w	404050 <_svfprintf_r+0x1f4>
  40451a:	ea54 0205 	orrs.w	r2, r4, r5
  40451e:	f000 81dc 	beq.w	4048da <_svfprintf_r+0xa7e>
  404522:	f8cd b01c 	str.w	fp, [sp, #28]
  404526:	2b01      	cmp	r3, #1
  404528:	f000 8278 	beq.w	404a1c <_svfprintf_r+0xbc0>
  40452c:	2b02      	cmp	r3, #2
  40452e:	f040 8203 	bne.w	404938 <_svfprintf_r+0xadc>
  404532:	9818      	ldr	r0, [sp, #96]	; 0x60
  404534:	464e      	mov	r6, r9
  404536:	0923      	lsrs	r3, r4, #4
  404538:	f004 010f 	and.w	r1, r4, #15
  40453c:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
  404540:	092a      	lsrs	r2, r5, #4
  404542:	461c      	mov	r4, r3
  404544:	4615      	mov	r5, r2
  404546:	5c43      	ldrb	r3, [r0, r1]
  404548:	f806 3d01 	strb.w	r3, [r6, #-1]!
  40454c:	ea54 0305 	orrs.w	r3, r4, r5
  404550:	d1f1      	bne.n	404536 <_svfprintf_r+0x6da>
  404552:	eba9 0306 	sub.w	r3, r9, r6
  404556:	930e      	str	r3, [sp, #56]	; 0x38
  404558:	e590      	b.n	40407c <_svfprintf_r+0x220>
  40455a:	9311      	str	r3, [sp, #68]	; 0x44
  40455c:	2a00      	cmp	r2, #0
  40455e:	f040 869b 	bne.w	405298 <_svfprintf_r+0x143c>
  404562:	4b7d      	ldr	r3, [pc, #500]	; (404758 <_svfprintf_r+0x8fc>)
  404564:	9318      	str	r3, [sp, #96]	; 0x60
  404566:	f01b 0f20 	tst.w	fp, #32
  40456a:	f43f aeef 	beq.w	40434c <_svfprintf_r+0x4f0>
  40456e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404570:	3507      	adds	r5, #7
  404572:	f025 0307 	bic.w	r3, r5, #7
  404576:	f103 0208 	add.w	r2, r3, #8
  40457a:	f01b 0f01 	tst.w	fp, #1
  40457e:	920f      	str	r2, [sp, #60]	; 0x3c
  404580:	e9d3 4500 	ldrd	r4, r5, [r3]
  404584:	f47f aef4 	bne.w	404370 <_svfprintf_r+0x514>
  404588:	2302      	movs	r3, #2
  40458a:	e55a      	b.n	404042 <_svfprintf_r+0x1e6>
  40458c:	9311      	str	r3, [sp, #68]	; 0x44
  40458e:	2a00      	cmp	r2, #0
  404590:	f040 867e 	bne.w	405290 <_svfprintf_r+0x1434>
  404594:	f04b 0b10 	orr.w	fp, fp, #16
  404598:	f01b 0f20 	tst.w	fp, #32
  40459c:	d0a1      	beq.n	4044e2 <_svfprintf_r+0x686>
  40459e:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4045a0:	3507      	adds	r5, #7
  4045a2:	f025 0507 	bic.w	r5, r5, #7
  4045a6:	e9d5 2300 	ldrd	r2, r3, [r5]
  4045aa:	2a00      	cmp	r2, #0
  4045ac:	f105 0108 	add.w	r1, r5, #8
  4045b0:	461d      	mov	r5, r3
  4045b2:	f173 0300 	sbcs.w	r3, r3, #0
  4045b6:	910f      	str	r1, [sp, #60]	; 0x3c
  4045b8:	4614      	mov	r4, r2
  4045ba:	daa6      	bge.n	40450a <_svfprintf_r+0x6ae>
  4045bc:	272d      	movs	r7, #45	; 0x2d
  4045be:	4264      	negs	r4, r4
  4045c0:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
  4045c4:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  4045c8:	2301      	movs	r3, #1
  4045ca:	e53d      	b.n	404048 <_svfprintf_r+0x1ec>
  4045cc:	9311      	str	r3, [sp, #68]	; 0x44
  4045ce:	2a00      	cmp	r2, #0
  4045d0:	f040 865a 	bne.w	405288 <_svfprintf_r+0x142c>
  4045d4:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  4045d6:	3507      	adds	r5, #7
  4045d8:	f025 0307 	bic.w	r3, r5, #7
  4045dc:	f103 0208 	add.w	r2, r3, #8
  4045e0:	920f      	str	r2, [sp, #60]	; 0x3c
  4045e2:	681a      	ldr	r2, [r3, #0]
  4045e4:	9214      	str	r2, [sp, #80]	; 0x50
  4045e6:	685b      	ldr	r3, [r3, #4]
  4045e8:	9315      	str	r3, [sp, #84]	; 0x54
  4045ea:	9b15      	ldr	r3, [sp, #84]	; 0x54
  4045ec:	9d14      	ldr	r5, [sp, #80]	; 0x50
  4045ee:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
  4045f2:	4628      	mov	r0, r5
  4045f4:	4621      	mov	r1, r4
  4045f6:	f04f 32ff 	mov.w	r2, #4294967295
  4045fa:	4b58      	ldr	r3, [pc, #352]	; (40475c <_svfprintf_r+0x900>)
  4045fc:	f7ff fa94 	bl	403b28 <__aeabi_dcmpun>
  404600:	2800      	cmp	r0, #0
  404602:	f040 8348 	bne.w	404c96 <_svfprintf_r+0xe3a>
  404606:	4628      	mov	r0, r5
  404608:	4621      	mov	r1, r4
  40460a:	f04f 32ff 	mov.w	r2, #4294967295
  40460e:	4b53      	ldr	r3, [pc, #332]	; (40475c <_svfprintf_r+0x900>)
  404610:	f7ff fa6c 	bl	403aec <__aeabi_dcmple>
  404614:	2800      	cmp	r0, #0
  404616:	f040 833e 	bne.w	404c96 <_svfprintf_r+0xe3a>
  40461a:	a814      	add	r0, sp, #80	; 0x50
  40461c:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  40461e:	f7ff fa5b 	bl	403ad8 <__aeabi_dcmplt>
  404622:	2800      	cmp	r0, #0
  404624:	f040 852f 	bne.w	405086 <_svfprintf_r+0x122a>
  404628:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  40462c:	4e4c      	ldr	r6, [pc, #304]	; (404760 <_svfprintf_r+0x904>)
  40462e:	4b4d      	ldr	r3, [pc, #308]	; (404764 <_svfprintf_r+0x908>)
  404630:	f02b 0080 	bic.w	r0, fp, #128	; 0x80
  404634:	9007      	str	r0, [sp, #28]
  404636:	9811      	ldr	r0, [sp, #68]	; 0x44
  404638:	2203      	movs	r2, #3
  40463a:	2100      	movs	r1, #0
  40463c:	9208      	str	r2, [sp, #32]
  40463e:	910a      	str	r1, [sp, #40]	; 0x28
  404640:	2847      	cmp	r0, #71	; 0x47
  404642:	bfd8      	it	le
  404644:	461e      	movle	r6, r3
  404646:	920e      	str	r2, [sp, #56]	; 0x38
  404648:	9112      	str	r1, [sp, #72]	; 0x48
  40464a:	e51f      	b.n	40408c <_svfprintf_r+0x230>
  40464c:	f04b 0b08 	orr.w	fp, fp, #8
  404650:	f89a 3000 	ldrb.w	r3, [sl]
  404654:	e45a      	b.n	403f0c <_svfprintf_r+0xb0>
  404656:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40465a:	2300      	movs	r3, #0
  40465c:	461c      	mov	r4, r3
  40465e:	f81a 3b01 	ldrb.w	r3, [sl], #1
  404662:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  404666:	eb00 0444 	add.w	r4, r0, r4, lsl #1
  40466a:	f1a3 0030 	sub.w	r0, r3, #48	; 0x30
  40466e:	2809      	cmp	r0, #9
  404670:	d9f5      	bls.n	40465e <_svfprintf_r+0x802>
  404672:	940d      	str	r4, [sp, #52]	; 0x34
  404674:	e44c      	b.n	403f10 <_svfprintf_r+0xb4>
  404676:	f04b 0b10 	orr.w	fp, fp, #16
  40467a:	9311      	str	r3, [sp, #68]	; 0x44
  40467c:	f01b 0320 	ands.w	r3, fp, #32
  404680:	f43f ae1e 	beq.w	4042c0 <_svfprintf_r+0x464>
  404684:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  404686:	3507      	adds	r5, #7
  404688:	f025 0307 	bic.w	r3, r5, #7
  40468c:	f103 0208 	add.w	r2, r3, #8
  404690:	e9d3 4500 	ldrd	r4, r5, [r3]
  404694:	920f      	str	r2, [sp, #60]	; 0x3c
  404696:	2300      	movs	r3, #0
  404698:	e4d3      	b.n	404042 <_svfprintf_r+0x1e6>
  40469a:	9311      	str	r3, [sp, #68]	; 0x44
  40469c:	2a00      	cmp	r2, #0
  40469e:	f040 85e0 	bne.w	405262 <_svfprintf_r+0x1406>
  4046a2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4046a4:	2a00      	cmp	r2, #0
  4046a6:	f43f aca4 	beq.w	403ff2 <_svfprintf_r+0x196>
  4046aa:	2300      	movs	r3, #0
  4046ac:	2101      	movs	r1, #1
  4046ae:	461f      	mov	r7, r3
  4046b0:	9108      	str	r1, [sp, #32]
  4046b2:	f88d 20a0 	strb.w	r2, [sp, #160]	; 0xa0
  4046b6:	f8cd b01c 	str.w	fp, [sp, #28]
  4046ba:	f88d 3077 	strb.w	r3, [sp, #119]	; 0x77
  4046be:	930a      	str	r3, [sp, #40]	; 0x28
  4046c0:	9312      	str	r3, [sp, #72]	; 0x48
  4046c2:	910e      	str	r1, [sp, #56]	; 0x38
  4046c4:	ae28      	add	r6, sp, #160	; 0xa0
  4046c6:	e4e5      	b.n	404094 <_svfprintf_r+0x238>
  4046c8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4046ca:	e535      	b.n	404138 <_svfprintf_r+0x2dc>
  4046cc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4046ce:	2b65      	cmp	r3, #101	; 0x65
  4046d0:	f340 80a6 	ble.w	404820 <_svfprintf_r+0x9c4>
  4046d4:	a814      	add	r0, sp, #80	; 0x50
  4046d6:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  4046d8:	f7ff f9f4 	bl	403ac4 <__aeabi_dcmpeq>
  4046dc:	2800      	cmp	r0, #0
  4046de:	f000 814f 	beq.w	404980 <_svfprintf_r+0xb24>
  4046e2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4046e4:	4a20      	ldr	r2, [pc, #128]	; (404768 <_svfprintf_r+0x90c>)
  4046e6:	f8c8 2000 	str.w	r2, [r8]
  4046ea:	3301      	adds	r3, #1
  4046ec:	3401      	adds	r4, #1
  4046ee:	2201      	movs	r2, #1
  4046f0:	2b07      	cmp	r3, #7
  4046f2:	9427      	str	r4, [sp, #156]	; 0x9c
  4046f4:	9326      	str	r3, [sp, #152]	; 0x98
  4046f6:	f8c8 2004 	str.w	r2, [r8, #4]
  4046fa:	f300 836a 	bgt.w	404dd2 <_svfprintf_r+0xf76>
  4046fe:	f108 0808 	add.w	r8, r8, #8
  404702:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404704:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404706:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404708:	4293      	cmp	r3, r2
  40470a:	db03      	blt.n	404714 <_svfprintf_r+0x8b8>
  40470c:	9b07      	ldr	r3, [sp, #28]
  40470e:	07dd      	lsls	r5, r3, #31
  404710:	f57f ad84 	bpl.w	40421c <_svfprintf_r+0x3c0>
  404714:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404716:	9919      	ldr	r1, [sp, #100]	; 0x64
  404718:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  40471a:	f8c8 2000 	str.w	r2, [r8]
  40471e:	3301      	adds	r3, #1
  404720:	440c      	add	r4, r1
  404722:	2b07      	cmp	r3, #7
  404724:	f8c8 1004 	str.w	r1, [r8, #4]
  404728:	9427      	str	r4, [sp, #156]	; 0x9c
  40472a:	9326      	str	r3, [sp, #152]	; 0x98
  40472c:	f300 839e 	bgt.w	404e6c <_svfprintf_r+0x1010>
  404730:	f108 0808 	add.w	r8, r8, #8
  404734:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404736:	1e5e      	subs	r6, r3, #1
  404738:	2e00      	cmp	r6, #0
  40473a:	f77f ad6f 	ble.w	40421c <_svfprintf_r+0x3c0>
  40473e:	2e10      	cmp	r6, #16
  404740:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404742:	4d0a      	ldr	r5, [pc, #40]	; (40476c <_svfprintf_r+0x910>)
  404744:	f340 81f5 	ble.w	404b32 <_svfprintf_r+0xcd6>
  404748:	4622      	mov	r2, r4
  40474a:	2710      	movs	r7, #16
  40474c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404750:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404752:	e013      	b.n	40477c <_svfprintf_r+0x920>
  404754:	00409638 	.word	0x00409638
  404758:	00409624 	.word	0x00409624
  40475c:	7fefffff 	.word	0x7fefffff
  404760:	00409618 	.word	0x00409618
  404764:	00409614 	.word	0x00409614
  404768:	00409654 	.word	0x00409654
  40476c:	00409668 	.word	0x00409668
  404770:	f108 0808 	add.w	r8, r8, #8
  404774:	3e10      	subs	r6, #16
  404776:	2e10      	cmp	r6, #16
  404778:	f340 81da 	ble.w	404b30 <_svfprintf_r+0xcd4>
  40477c:	3301      	adds	r3, #1
  40477e:	3210      	adds	r2, #16
  404780:	2b07      	cmp	r3, #7
  404782:	9227      	str	r2, [sp, #156]	; 0x9c
  404784:	9326      	str	r3, [sp, #152]	; 0x98
  404786:	e888 00a0 	stmia.w	r8, {r5, r7}
  40478a:	ddf1      	ble.n	404770 <_svfprintf_r+0x914>
  40478c:	aa25      	add	r2, sp, #148	; 0x94
  40478e:	4621      	mov	r1, r4
  404790:	4658      	mov	r0, fp
  404792:	f004 fae3 	bl	408d5c <__ssprint_r>
  404796:	2800      	cmp	r0, #0
  404798:	f47f ac32 	bne.w	404000 <_svfprintf_r+0x1a4>
  40479c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40479e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047a0:	46c8      	mov	r8, r9
  4047a2:	e7e7      	b.n	404774 <_svfprintf_r+0x918>
  4047a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  4047a6:	9a08      	ldr	r2, [sp, #32]
  4047a8:	1a9f      	subs	r7, r3, r2
  4047aa:	2f00      	cmp	r7, #0
  4047ac:	f77f ace7 	ble.w	40417e <_svfprintf_r+0x322>
  4047b0:	2f10      	cmp	r7, #16
  4047b2:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047b4:	4db6      	ldr	r5, [pc, #728]	; (404a90 <_svfprintf_r+0xc34>)
  4047b6:	dd27      	ble.n	404808 <_svfprintf_r+0x9ac>
  4047b8:	4642      	mov	r2, r8
  4047ba:	4621      	mov	r1, r4
  4047bc:	46b0      	mov	r8, r6
  4047be:	f04f 0b10 	mov.w	fp, #16
  4047c2:	462e      	mov	r6, r5
  4047c4:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4047c6:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4047c8:	e004      	b.n	4047d4 <_svfprintf_r+0x978>
  4047ca:	3f10      	subs	r7, #16
  4047cc:	2f10      	cmp	r7, #16
  4047ce:	f102 0208 	add.w	r2, r2, #8
  4047d2:	dd15      	ble.n	404800 <_svfprintf_r+0x9a4>
  4047d4:	3301      	adds	r3, #1
  4047d6:	3110      	adds	r1, #16
  4047d8:	2b07      	cmp	r3, #7
  4047da:	9127      	str	r1, [sp, #156]	; 0x9c
  4047dc:	9326      	str	r3, [sp, #152]	; 0x98
  4047de:	e882 0840 	stmia.w	r2, {r6, fp}
  4047e2:	ddf2      	ble.n	4047ca <_svfprintf_r+0x96e>
  4047e4:	aa25      	add	r2, sp, #148	; 0x94
  4047e6:	4629      	mov	r1, r5
  4047e8:	4620      	mov	r0, r4
  4047ea:	f004 fab7 	bl	408d5c <__ssprint_r>
  4047ee:	2800      	cmp	r0, #0
  4047f0:	f47f ac06 	bne.w	404000 <_svfprintf_r+0x1a4>
  4047f4:	3f10      	subs	r7, #16
  4047f6:	2f10      	cmp	r7, #16
  4047f8:	9927      	ldr	r1, [sp, #156]	; 0x9c
  4047fa:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4047fc:	464a      	mov	r2, r9
  4047fe:	dce9      	bgt.n	4047d4 <_svfprintf_r+0x978>
  404800:	4635      	mov	r5, r6
  404802:	460c      	mov	r4, r1
  404804:	4646      	mov	r6, r8
  404806:	4690      	mov	r8, r2
  404808:	3301      	adds	r3, #1
  40480a:	443c      	add	r4, r7
  40480c:	2b07      	cmp	r3, #7
  40480e:	9427      	str	r4, [sp, #156]	; 0x9c
  404810:	9326      	str	r3, [sp, #152]	; 0x98
  404812:	e888 00a0 	stmia.w	r8, {r5, r7}
  404816:	f300 8232 	bgt.w	404c7e <_svfprintf_r+0xe22>
  40481a:	f108 0808 	add.w	r8, r8, #8
  40481e:	e4ae      	b.n	40417e <_svfprintf_r+0x322>
  404820:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404822:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404824:	2b01      	cmp	r3, #1
  404826:	f340 81fe 	ble.w	404c26 <_svfprintf_r+0xdca>
  40482a:	3701      	adds	r7, #1
  40482c:	3401      	adds	r4, #1
  40482e:	2301      	movs	r3, #1
  404830:	2f07      	cmp	r7, #7
  404832:	9427      	str	r4, [sp, #156]	; 0x9c
  404834:	9726      	str	r7, [sp, #152]	; 0x98
  404836:	f8c8 6000 	str.w	r6, [r8]
  40483a:	f8c8 3004 	str.w	r3, [r8, #4]
  40483e:	f300 8203 	bgt.w	404c48 <_svfprintf_r+0xdec>
  404842:	f108 0808 	add.w	r8, r8, #8
  404846:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404848:	9b1a      	ldr	r3, [sp, #104]	; 0x68
  40484a:	f8c8 3000 	str.w	r3, [r8]
  40484e:	3701      	adds	r7, #1
  404850:	4414      	add	r4, r2
  404852:	2f07      	cmp	r7, #7
  404854:	9427      	str	r4, [sp, #156]	; 0x9c
  404856:	9726      	str	r7, [sp, #152]	; 0x98
  404858:	f8c8 2004 	str.w	r2, [r8, #4]
  40485c:	f300 8200 	bgt.w	404c60 <_svfprintf_r+0xe04>
  404860:	f108 0808 	add.w	r8, r8, #8
  404864:	a814      	add	r0, sp, #80	; 0x50
  404866:	c80f      	ldmia	r0, {r0, r1, r2, r3}
  404868:	f7ff f92c 	bl	403ac4 <__aeabi_dcmpeq>
  40486c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  40486e:	2800      	cmp	r0, #0
  404870:	f040 8101 	bne.w	404a76 <_svfprintf_r+0xc1a>
  404874:	3b01      	subs	r3, #1
  404876:	3701      	adds	r7, #1
  404878:	3601      	adds	r6, #1
  40487a:	441c      	add	r4, r3
  40487c:	2f07      	cmp	r7, #7
  40487e:	9726      	str	r7, [sp, #152]	; 0x98
  404880:	9427      	str	r4, [sp, #156]	; 0x9c
  404882:	f8c8 6000 	str.w	r6, [r8]
  404886:	f8c8 3004 	str.w	r3, [r8, #4]
  40488a:	f300 8128 	bgt.w	404ade <_svfprintf_r+0xc82>
  40488e:	f108 0808 	add.w	r8, r8, #8
  404892:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
  404894:	f8c8 2004 	str.w	r2, [r8, #4]
  404898:	3701      	adds	r7, #1
  40489a:	4414      	add	r4, r2
  40489c:	ab21      	add	r3, sp, #132	; 0x84
  40489e:	2f07      	cmp	r7, #7
  4048a0:	9427      	str	r4, [sp, #156]	; 0x9c
  4048a2:	9726      	str	r7, [sp, #152]	; 0x98
  4048a4:	f8c8 3000 	str.w	r3, [r8]
  4048a8:	f77f acb6 	ble.w	404218 <_svfprintf_r+0x3bc>
  4048ac:	aa25      	add	r2, sp, #148	; 0x94
  4048ae:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048b0:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048b2:	f004 fa53 	bl	408d5c <__ssprint_r>
  4048b6:	2800      	cmp	r0, #0
  4048b8:	f47f aba2 	bne.w	404000 <_svfprintf_r+0x1a4>
  4048bc:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  4048be:	46c8      	mov	r8, r9
  4048c0:	e4ac      	b.n	40421c <_svfprintf_r+0x3c0>
  4048c2:	aa25      	add	r2, sp, #148	; 0x94
  4048c4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048c6:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048c8:	f004 fa48 	bl	408d5c <__ssprint_r>
  4048cc:	2800      	cmp	r0, #0
  4048ce:	f43f acee 	beq.w	4042ae <_svfprintf_r+0x452>
  4048d2:	f7ff bb95 	b.w	404000 <_svfprintf_r+0x1a4>
  4048d6:	f8dd b01c 	ldr.w	fp, [sp, #28]
  4048da:	2b01      	cmp	r3, #1
  4048dc:	f000 8135 	beq.w	404b4a <_svfprintf_r+0xcee>
  4048e0:	2b02      	cmp	r3, #2
  4048e2:	d125      	bne.n	404930 <_svfprintf_r+0xad4>
  4048e4:	f8cd b01c 	str.w	fp, [sp, #28]
  4048e8:	2400      	movs	r4, #0
  4048ea:	2500      	movs	r5, #0
  4048ec:	e621      	b.n	404532 <_svfprintf_r+0x6d6>
  4048ee:	aa25      	add	r2, sp, #148	; 0x94
  4048f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  4048f2:	980c      	ldr	r0, [sp, #48]	; 0x30
  4048f4:	f004 fa32 	bl	408d5c <__ssprint_r>
  4048f8:	2800      	cmp	r0, #0
  4048fa:	f47f ab81 	bne.w	404000 <_svfprintf_r+0x1a4>
  4048fe:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404900:	46c8      	mov	r8, r9
  404902:	e478      	b.n	4041f6 <_svfprintf_r+0x39a>
  404904:	aa25      	add	r2, sp, #148	; 0x94
  404906:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404908:	980c      	ldr	r0, [sp, #48]	; 0x30
  40490a:	f004 fa27 	bl	408d5c <__ssprint_r>
  40490e:	2800      	cmp	r0, #0
  404910:	f47f ab76 	bne.w	404000 <_svfprintf_r+0x1a4>
  404914:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404916:	46c8      	mov	r8, r9
  404918:	e41e      	b.n	404158 <_svfprintf_r+0x2fc>
  40491a:	aa25      	add	r2, sp, #148	; 0x94
  40491c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40491e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404920:	f004 fa1c 	bl	408d5c <__ssprint_r>
  404924:	2800      	cmp	r0, #0
  404926:	f47f ab6b 	bne.w	404000 <_svfprintf_r+0x1a4>
  40492a:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40492c:	46c8      	mov	r8, r9
  40492e:	e423      	b.n	404178 <_svfprintf_r+0x31c>
  404930:	f8cd b01c 	str.w	fp, [sp, #28]
  404934:	2400      	movs	r4, #0
  404936:	2500      	movs	r5, #0
  404938:	4649      	mov	r1, r9
  40493a:	e000      	b.n	40493e <_svfprintf_r+0xae2>
  40493c:	4631      	mov	r1, r6
  40493e:	08e2      	lsrs	r2, r4, #3
  404940:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
  404944:	08e8      	lsrs	r0, r5, #3
  404946:	f004 0307 	and.w	r3, r4, #7
  40494a:	4605      	mov	r5, r0
  40494c:	4614      	mov	r4, r2
  40494e:	3330      	adds	r3, #48	; 0x30
  404950:	ea54 0205 	orrs.w	r2, r4, r5
  404954:	f801 3c01 	strb.w	r3, [r1, #-1]
  404958:	f101 36ff 	add.w	r6, r1, #4294967295
  40495c:	d1ee      	bne.n	40493c <_svfprintf_r+0xae0>
  40495e:	9a07      	ldr	r2, [sp, #28]
  404960:	07d2      	lsls	r2, r2, #31
  404962:	f57f adf6 	bpl.w	404552 <_svfprintf_r+0x6f6>
  404966:	2b30      	cmp	r3, #48	; 0x30
  404968:	f43f adf3 	beq.w	404552 <_svfprintf_r+0x6f6>
  40496c:	3902      	subs	r1, #2
  40496e:	2330      	movs	r3, #48	; 0x30
  404970:	f806 3c01 	strb.w	r3, [r6, #-1]
  404974:	eba9 0301 	sub.w	r3, r9, r1
  404978:	930e      	str	r3, [sp, #56]	; 0x38
  40497a:	460e      	mov	r6, r1
  40497c:	f7ff bb7e 	b.w	40407c <_svfprintf_r+0x220>
  404980:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404982:	2900      	cmp	r1, #0
  404984:	f340 822f 	ble.w	404de6 <_svfprintf_r+0xf8a>
  404988:	9b12      	ldr	r3, [sp, #72]	; 0x48
  40498a:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  40498c:	4293      	cmp	r3, r2
  40498e:	bfa8      	it	ge
  404990:	4613      	movge	r3, r2
  404992:	2b00      	cmp	r3, #0
  404994:	461f      	mov	r7, r3
  404996:	dd0d      	ble.n	4049b4 <_svfprintf_r+0xb58>
  404998:	9b26      	ldr	r3, [sp, #152]	; 0x98
  40499a:	f8c8 6000 	str.w	r6, [r8]
  40499e:	3301      	adds	r3, #1
  4049a0:	443c      	add	r4, r7
  4049a2:	2b07      	cmp	r3, #7
  4049a4:	9427      	str	r4, [sp, #156]	; 0x9c
  4049a6:	f8c8 7004 	str.w	r7, [r8, #4]
  4049aa:	9326      	str	r3, [sp, #152]	; 0x98
  4049ac:	f300 8320 	bgt.w	404ff0 <_svfprintf_r+0x1194>
  4049b0:	f108 0808 	add.w	r8, r8, #8
  4049b4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4049b6:	2f00      	cmp	r7, #0
  4049b8:	bfa8      	it	ge
  4049ba:	1bdb      	subge	r3, r3, r7
  4049bc:	2b00      	cmp	r3, #0
  4049be:	461f      	mov	r7, r3
  4049c0:	f340 80d7 	ble.w	404b72 <_svfprintf_r+0xd16>
  4049c4:	2f10      	cmp	r7, #16
  4049c6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  4049c8:	4d31      	ldr	r5, [pc, #196]	; (404a90 <_svfprintf_r+0xc34>)
  4049ca:	f340 81ee 	ble.w	404daa <_svfprintf_r+0xf4e>
  4049ce:	4642      	mov	r2, r8
  4049d0:	4621      	mov	r1, r4
  4049d2:	46b0      	mov	r8, r6
  4049d4:	f04f 0b10 	mov.w	fp, #16
  4049d8:	462e      	mov	r6, r5
  4049da:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4049dc:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
  4049de:	e004      	b.n	4049ea <_svfprintf_r+0xb8e>
  4049e0:	3208      	adds	r2, #8
  4049e2:	3f10      	subs	r7, #16
  4049e4:	2f10      	cmp	r7, #16
  4049e6:	f340 81dc 	ble.w	404da2 <_svfprintf_r+0xf46>
  4049ea:	3301      	adds	r3, #1
  4049ec:	3110      	adds	r1, #16
  4049ee:	2b07      	cmp	r3, #7
  4049f0:	9127      	str	r1, [sp, #156]	; 0x9c
  4049f2:	9326      	str	r3, [sp, #152]	; 0x98
  4049f4:	e882 0840 	stmia.w	r2, {r6, fp}
  4049f8:	ddf2      	ble.n	4049e0 <_svfprintf_r+0xb84>
  4049fa:	aa25      	add	r2, sp, #148	; 0x94
  4049fc:	4629      	mov	r1, r5
  4049fe:	4620      	mov	r0, r4
  404a00:	f004 f9ac 	bl	408d5c <__ssprint_r>
  404a04:	2800      	cmp	r0, #0
  404a06:	f47f aafb 	bne.w	404000 <_svfprintf_r+0x1a4>
  404a0a:	9927      	ldr	r1, [sp, #156]	; 0x9c
  404a0c:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404a0e:	464a      	mov	r2, r9
  404a10:	e7e7      	b.n	4049e2 <_svfprintf_r+0xb86>
  404a12:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404a14:	930e      	str	r3, [sp, #56]	; 0x38
  404a16:	464e      	mov	r6, r9
  404a18:	f7ff bb30 	b.w	40407c <_svfprintf_r+0x220>
  404a1c:	2d00      	cmp	r5, #0
  404a1e:	bf08      	it	eq
  404a20:	2c0a      	cmpeq	r4, #10
  404a22:	f0c0 8090 	bcc.w	404b46 <_svfprintf_r+0xcea>
  404a26:	464e      	mov	r6, r9
  404a28:	4620      	mov	r0, r4
  404a2a:	4629      	mov	r1, r5
  404a2c:	220a      	movs	r2, #10
  404a2e:	2300      	movs	r3, #0
  404a30:	f004 fc06 	bl	409240 <__aeabi_uldivmod>
  404a34:	3230      	adds	r2, #48	; 0x30
  404a36:	f806 2d01 	strb.w	r2, [r6, #-1]!
  404a3a:	4620      	mov	r0, r4
  404a3c:	4629      	mov	r1, r5
  404a3e:	2300      	movs	r3, #0
  404a40:	220a      	movs	r2, #10
  404a42:	f004 fbfd 	bl	409240 <__aeabi_uldivmod>
  404a46:	4604      	mov	r4, r0
  404a48:	460d      	mov	r5, r1
  404a4a:	ea54 0305 	orrs.w	r3, r4, r5
  404a4e:	d1eb      	bne.n	404a28 <_svfprintf_r+0xbcc>
  404a50:	eba9 0306 	sub.w	r3, r9, r6
  404a54:	930e      	str	r3, [sp, #56]	; 0x38
  404a56:	f7ff bb11 	b.w	40407c <_svfprintf_r+0x220>
  404a5a:	aa25      	add	r2, sp, #148	; 0x94
  404a5c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404a5e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404a60:	f004 f97c 	bl	408d5c <__ssprint_r>
  404a64:	2800      	cmp	r0, #0
  404a66:	f47f aacb 	bne.w	404000 <_svfprintf_r+0x1a4>
  404a6a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404a6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404a70:	46c8      	mov	r8, r9
  404a72:	f7ff bb61 	b.w	404138 <_svfprintf_r+0x2dc>
  404a76:	1e5e      	subs	r6, r3, #1
  404a78:	2e00      	cmp	r6, #0
  404a7a:	f77f af0a 	ble.w	404892 <_svfprintf_r+0xa36>
  404a7e:	2e10      	cmp	r6, #16
  404a80:	4d03      	ldr	r5, [pc, #12]	; (404a90 <_svfprintf_r+0xc34>)
  404a82:	dd23      	ble.n	404acc <_svfprintf_r+0xc70>
  404a84:	4622      	mov	r2, r4
  404a86:	f04f 0b10 	mov.w	fp, #16
  404a8a:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  404a8c:	e007      	b.n	404a9e <_svfprintf_r+0xc42>
  404a8e:	bf00      	nop
  404a90:	00409668 	.word	0x00409668
  404a94:	3e10      	subs	r6, #16
  404a96:	2e10      	cmp	r6, #16
  404a98:	f108 0808 	add.w	r8, r8, #8
  404a9c:	dd15      	ble.n	404aca <_svfprintf_r+0xc6e>
  404a9e:	3701      	adds	r7, #1
  404aa0:	3210      	adds	r2, #16
  404aa2:	2f07      	cmp	r7, #7
  404aa4:	9227      	str	r2, [sp, #156]	; 0x9c
  404aa6:	9726      	str	r7, [sp, #152]	; 0x98
  404aa8:	e888 0820 	stmia.w	r8, {r5, fp}
  404aac:	ddf2      	ble.n	404a94 <_svfprintf_r+0xc38>
  404aae:	aa25      	add	r2, sp, #148	; 0x94
  404ab0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ab2:	4620      	mov	r0, r4
  404ab4:	f004 f952 	bl	408d5c <__ssprint_r>
  404ab8:	2800      	cmp	r0, #0
  404aba:	f47f aaa1 	bne.w	404000 <_svfprintf_r+0x1a4>
  404abe:	3e10      	subs	r6, #16
  404ac0:	2e10      	cmp	r6, #16
  404ac2:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404ac4:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404ac6:	46c8      	mov	r8, r9
  404ac8:	dce9      	bgt.n	404a9e <_svfprintf_r+0xc42>
  404aca:	4614      	mov	r4, r2
  404acc:	3701      	adds	r7, #1
  404ace:	4434      	add	r4, r6
  404ad0:	2f07      	cmp	r7, #7
  404ad2:	9427      	str	r4, [sp, #156]	; 0x9c
  404ad4:	9726      	str	r7, [sp, #152]	; 0x98
  404ad6:	e888 0060 	stmia.w	r8, {r5, r6}
  404ada:	f77f aed8 	ble.w	40488e <_svfprintf_r+0xa32>
  404ade:	aa25      	add	r2, sp, #148	; 0x94
  404ae0:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ae2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ae4:	f004 f93a 	bl	408d5c <__ssprint_r>
  404ae8:	2800      	cmp	r0, #0
  404aea:	f47f aa89 	bne.w	404000 <_svfprintf_r+0x1a4>
  404aee:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404af0:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404af2:	46c8      	mov	r8, r9
  404af4:	e6cd      	b.n	404892 <_svfprintf_r+0xa36>
  404af6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404af8:	6814      	ldr	r4, [r2, #0]
  404afa:	4613      	mov	r3, r2
  404afc:	3304      	adds	r3, #4
  404afe:	17e5      	asrs	r5, r4, #31
  404b00:	930f      	str	r3, [sp, #60]	; 0x3c
  404b02:	4622      	mov	r2, r4
  404b04:	462b      	mov	r3, r5
  404b06:	e4fc      	b.n	404502 <_svfprintf_r+0x6a6>
  404b08:	3204      	adds	r2, #4
  404b0a:	681c      	ldr	r4, [r3, #0]
  404b0c:	920f      	str	r2, [sp, #60]	; 0x3c
  404b0e:	2301      	movs	r3, #1
  404b10:	2500      	movs	r5, #0
  404b12:	f7ff ba96 	b.w	404042 <_svfprintf_r+0x1e6>
  404b16:	681c      	ldr	r4, [r3, #0]
  404b18:	3304      	adds	r3, #4
  404b1a:	930f      	str	r3, [sp, #60]	; 0x3c
  404b1c:	2500      	movs	r5, #0
  404b1e:	e423      	b.n	404368 <_svfprintf_r+0x50c>
  404b20:	990f      	ldr	r1, [sp, #60]	; 0x3c
  404b22:	460a      	mov	r2, r1
  404b24:	3204      	adds	r2, #4
  404b26:	680c      	ldr	r4, [r1, #0]
  404b28:	920f      	str	r2, [sp, #60]	; 0x3c
  404b2a:	2500      	movs	r5, #0
  404b2c:	f7ff ba89 	b.w	404042 <_svfprintf_r+0x1e6>
  404b30:	4614      	mov	r4, r2
  404b32:	3301      	adds	r3, #1
  404b34:	4434      	add	r4, r6
  404b36:	2b07      	cmp	r3, #7
  404b38:	9427      	str	r4, [sp, #156]	; 0x9c
  404b3a:	9326      	str	r3, [sp, #152]	; 0x98
  404b3c:	e888 0060 	stmia.w	r8, {r5, r6}
  404b40:	f77f ab6a 	ble.w	404218 <_svfprintf_r+0x3bc>
  404b44:	e6b2      	b.n	4048ac <_svfprintf_r+0xa50>
  404b46:	f8dd b01c 	ldr.w	fp, [sp, #28]
  404b4a:	f8cd b01c 	str.w	fp, [sp, #28]
  404b4e:	ae42      	add	r6, sp, #264	; 0x108
  404b50:	3430      	adds	r4, #48	; 0x30
  404b52:	2301      	movs	r3, #1
  404b54:	f806 4d41 	strb.w	r4, [r6, #-65]!
  404b58:	930e      	str	r3, [sp, #56]	; 0x38
  404b5a:	f7ff ba8f 	b.w	40407c <_svfprintf_r+0x220>
  404b5e:	aa25      	add	r2, sp, #148	; 0x94
  404b60:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404b62:	980c      	ldr	r0, [sp, #48]	; 0x30
  404b64:	f004 f8fa 	bl	408d5c <__ssprint_r>
  404b68:	2800      	cmp	r0, #0
  404b6a:	f47f aa49 	bne.w	404000 <_svfprintf_r+0x1a4>
  404b6e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404b70:	46c8      	mov	r8, r9
  404b72:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  404b74:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b76:	429a      	cmp	r2, r3
  404b78:	db44      	blt.n	404c04 <_svfprintf_r+0xda8>
  404b7a:	9b07      	ldr	r3, [sp, #28]
  404b7c:	07d9      	lsls	r1, r3, #31
  404b7e:	d441      	bmi.n	404c04 <_svfprintf_r+0xda8>
  404b80:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404b82:	9812      	ldr	r0, [sp, #72]	; 0x48
  404b84:	1a9a      	subs	r2, r3, r2
  404b86:	1a1d      	subs	r5, r3, r0
  404b88:	4295      	cmp	r5, r2
  404b8a:	bfa8      	it	ge
  404b8c:	4615      	movge	r5, r2
  404b8e:	2d00      	cmp	r5, #0
  404b90:	dd0e      	ble.n	404bb0 <_svfprintf_r+0xd54>
  404b92:	9926      	ldr	r1, [sp, #152]	; 0x98
  404b94:	f8c8 5004 	str.w	r5, [r8, #4]
  404b98:	3101      	adds	r1, #1
  404b9a:	4406      	add	r6, r0
  404b9c:	442c      	add	r4, r5
  404b9e:	2907      	cmp	r1, #7
  404ba0:	f8c8 6000 	str.w	r6, [r8]
  404ba4:	9427      	str	r4, [sp, #156]	; 0x9c
  404ba6:	9126      	str	r1, [sp, #152]	; 0x98
  404ba8:	f300 823b 	bgt.w	405022 <_svfprintf_r+0x11c6>
  404bac:	f108 0808 	add.w	r8, r8, #8
  404bb0:	2d00      	cmp	r5, #0
  404bb2:	bfac      	ite	ge
  404bb4:	1b56      	subge	r6, r2, r5
  404bb6:	4616      	movlt	r6, r2
  404bb8:	2e00      	cmp	r6, #0
  404bba:	f77f ab2f 	ble.w	40421c <_svfprintf_r+0x3c0>
  404bbe:	2e10      	cmp	r6, #16
  404bc0:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404bc2:	4db0      	ldr	r5, [pc, #704]	; (404e84 <_svfprintf_r+0x1028>)
  404bc4:	ddb5      	ble.n	404b32 <_svfprintf_r+0xcd6>
  404bc6:	4622      	mov	r2, r4
  404bc8:	2710      	movs	r7, #16
  404bca:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  404bce:	9c0b      	ldr	r4, [sp, #44]	; 0x2c
  404bd0:	e004      	b.n	404bdc <_svfprintf_r+0xd80>
  404bd2:	f108 0808 	add.w	r8, r8, #8
  404bd6:	3e10      	subs	r6, #16
  404bd8:	2e10      	cmp	r6, #16
  404bda:	dda9      	ble.n	404b30 <_svfprintf_r+0xcd4>
  404bdc:	3301      	adds	r3, #1
  404bde:	3210      	adds	r2, #16
  404be0:	2b07      	cmp	r3, #7
  404be2:	9227      	str	r2, [sp, #156]	; 0x9c
  404be4:	9326      	str	r3, [sp, #152]	; 0x98
  404be6:	e888 00a0 	stmia.w	r8, {r5, r7}
  404bea:	ddf2      	ble.n	404bd2 <_svfprintf_r+0xd76>
  404bec:	aa25      	add	r2, sp, #148	; 0x94
  404bee:	4621      	mov	r1, r4
  404bf0:	4658      	mov	r0, fp
  404bf2:	f004 f8b3 	bl	408d5c <__ssprint_r>
  404bf6:	2800      	cmp	r0, #0
  404bf8:	f47f aa02 	bne.w	404000 <_svfprintf_r+0x1a4>
  404bfc:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  404bfe:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c00:	46c8      	mov	r8, r9
  404c02:	e7e8      	b.n	404bd6 <_svfprintf_r+0xd7a>
  404c04:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404c06:	9819      	ldr	r0, [sp, #100]	; 0x64
  404c08:	991a      	ldr	r1, [sp, #104]	; 0x68
  404c0a:	f8c8 1000 	str.w	r1, [r8]
  404c0e:	3301      	adds	r3, #1
  404c10:	4404      	add	r4, r0
  404c12:	2b07      	cmp	r3, #7
  404c14:	9427      	str	r4, [sp, #156]	; 0x9c
  404c16:	f8c8 0004 	str.w	r0, [r8, #4]
  404c1a:	9326      	str	r3, [sp, #152]	; 0x98
  404c1c:	f300 81f5 	bgt.w	40500a <_svfprintf_r+0x11ae>
  404c20:	f108 0808 	add.w	r8, r8, #8
  404c24:	e7ac      	b.n	404b80 <_svfprintf_r+0xd24>
  404c26:	9b07      	ldr	r3, [sp, #28]
  404c28:	07da      	lsls	r2, r3, #31
  404c2a:	f53f adfe 	bmi.w	40482a <_svfprintf_r+0x9ce>
  404c2e:	3701      	adds	r7, #1
  404c30:	3401      	adds	r4, #1
  404c32:	2301      	movs	r3, #1
  404c34:	2f07      	cmp	r7, #7
  404c36:	9427      	str	r4, [sp, #156]	; 0x9c
  404c38:	9726      	str	r7, [sp, #152]	; 0x98
  404c3a:	f8c8 6000 	str.w	r6, [r8]
  404c3e:	f8c8 3004 	str.w	r3, [r8, #4]
  404c42:	f77f ae24 	ble.w	40488e <_svfprintf_r+0xa32>
  404c46:	e74a      	b.n	404ade <_svfprintf_r+0xc82>
  404c48:	aa25      	add	r2, sp, #148	; 0x94
  404c4a:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c4c:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c4e:	f004 f885 	bl	408d5c <__ssprint_r>
  404c52:	2800      	cmp	r0, #0
  404c54:	f47f a9d4 	bne.w	404000 <_svfprintf_r+0x1a4>
  404c58:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c5a:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c5c:	46c8      	mov	r8, r9
  404c5e:	e5f2      	b.n	404846 <_svfprintf_r+0x9ea>
  404c60:	aa25      	add	r2, sp, #148	; 0x94
  404c62:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c64:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c66:	f004 f879 	bl	408d5c <__ssprint_r>
  404c6a:	2800      	cmp	r0, #0
  404c6c:	f47f a9c8 	bne.w	404000 <_svfprintf_r+0x1a4>
  404c70:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c72:	9f26      	ldr	r7, [sp, #152]	; 0x98
  404c74:	46c8      	mov	r8, r9
  404c76:	e5f5      	b.n	404864 <_svfprintf_r+0xa08>
  404c78:	464e      	mov	r6, r9
  404c7a:	f7ff b9ff 	b.w	40407c <_svfprintf_r+0x220>
  404c7e:	aa25      	add	r2, sp, #148	; 0x94
  404c80:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404c82:	980c      	ldr	r0, [sp, #48]	; 0x30
  404c84:	f004 f86a 	bl	408d5c <__ssprint_r>
  404c88:	2800      	cmp	r0, #0
  404c8a:	f47f a9b9 	bne.w	404000 <_svfprintf_r+0x1a4>
  404c8e:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404c90:	46c8      	mov	r8, r9
  404c92:	f7ff ba74 	b.w	40417e <_svfprintf_r+0x322>
  404c96:	9c14      	ldr	r4, [sp, #80]	; 0x50
  404c98:	4622      	mov	r2, r4
  404c9a:	4620      	mov	r0, r4
  404c9c:	9c15      	ldr	r4, [sp, #84]	; 0x54
  404c9e:	4623      	mov	r3, r4
  404ca0:	4621      	mov	r1, r4
  404ca2:	f7fe ff41 	bl	403b28 <__aeabi_dcmpun>
  404ca6:	2800      	cmp	r0, #0
  404ca8:	f040 8286 	bne.w	4051b8 <_svfprintf_r+0x135c>
  404cac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404cae:	3301      	adds	r3, #1
  404cb0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404cb2:	f023 0320 	bic.w	r3, r3, #32
  404cb6:	930e      	str	r3, [sp, #56]	; 0x38
  404cb8:	f000 81e2 	beq.w	405080 <_svfprintf_r+0x1224>
  404cbc:	2b47      	cmp	r3, #71	; 0x47
  404cbe:	f000 811e 	beq.w	404efe <_svfprintf_r+0x10a2>
  404cc2:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
  404cc6:	9307      	str	r3, [sp, #28]
  404cc8:	9b15      	ldr	r3, [sp, #84]	; 0x54
  404cca:	1e1f      	subs	r7, r3, #0
  404ccc:	9b14      	ldr	r3, [sp, #80]	; 0x50
  404cce:	9308      	str	r3, [sp, #32]
  404cd0:	bfbb      	ittet	lt
  404cd2:	463b      	movlt	r3, r7
  404cd4:	f103 4700 	addlt.w	r7, r3, #2147483648	; 0x80000000
  404cd8:	2300      	movge	r3, #0
  404cda:	232d      	movlt	r3, #45	; 0x2d
  404cdc:	9310      	str	r3, [sp, #64]	; 0x40
  404cde:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ce0:	2b66      	cmp	r3, #102	; 0x66
  404ce2:	f000 81bb 	beq.w	40505c <_svfprintf_r+0x1200>
  404ce6:	2b46      	cmp	r3, #70	; 0x46
  404ce8:	f000 80df 	beq.w	404eaa <_svfprintf_r+0x104e>
  404cec:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404cee:	9a08      	ldr	r2, [sp, #32]
  404cf0:	2b45      	cmp	r3, #69	; 0x45
  404cf2:	bf0c      	ite	eq
  404cf4:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
  404cf6:	9d0a      	ldrne	r5, [sp, #40]	; 0x28
  404cf8:	a823      	add	r0, sp, #140	; 0x8c
  404cfa:	a920      	add	r1, sp, #128	; 0x80
  404cfc:	bf08      	it	eq
  404cfe:	1c5d      	addeq	r5, r3, #1
  404d00:	9004      	str	r0, [sp, #16]
  404d02:	9103      	str	r1, [sp, #12]
  404d04:	a81f      	add	r0, sp, #124	; 0x7c
  404d06:	2102      	movs	r1, #2
  404d08:	463b      	mov	r3, r7
  404d0a:	9002      	str	r0, [sp, #8]
  404d0c:	9501      	str	r5, [sp, #4]
  404d0e:	9100      	str	r1, [sp, #0]
  404d10:	980c      	ldr	r0, [sp, #48]	; 0x30
  404d12:	f001 fa49 	bl	4061a8 <_dtoa_r>
  404d16:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d18:	2b67      	cmp	r3, #103	; 0x67
  404d1a:	4606      	mov	r6, r0
  404d1c:	f040 81e0 	bne.w	4050e0 <_svfprintf_r+0x1284>
  404d20:	f01b 0f01 	tst.w	fp, #1
  404d24:	f000 8246 	beq.w	4051b4 <_svfprintf_r+0x1358>
  404d28:	1974      	adds	r4, r6, r5
  404d2a:	9a16      	ldr	r2, [sp, #88]	; 0x58
  404d2c:	9808      	ldr	r0, [sp, #32]
  404d2e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  404d30:	4639      	mov	r1, r7
  404d32:	f7fe fec7 	bl	403ac4 <__aeabi_dcmpeq>
  404d36:	2800      	cmp	r0, #0
  404d38:	f040 8165 	bne.w	405006 <_svfprintf_r+0x11aa>
  404d3c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404d3e:	42a3      	cmp	r3, r4
  404d40:	d206      	bcs.n	404d50 <_svfprintf_r+0xef4>
  404d42:	2130      	movs	r1, #48	; 0x30
  404d44:	1c5a      	adds	r2, r3, #1
  404d46:	9223      	str	r2, [sp, #140]	; 0x8c
  404d48:	7019      	strb	r1, [r3, #0]
  404d4a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  404d4c:	429c      	cmp	r4, r3
  404d4e:	d8f9      	bhi.n	404d44 <_svfprintf_r+0xee8>
  404d50:	1b9b      	subs	r3, r3, r6
  404d52:	9313      	str	r3, [sp, #76]	; 0x4c
  404d54:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404d56:	2b47      	cmp	r3, #71	; 0x47
  404d58:	f000 80e9 	beq.w	404f2e <_svfprintf_r+0x10d2>
  404d5c:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d5e:	2b65      	cmp	r3, #101	; 0x65
  404d60:	f340 81cd 	ble.w	4050fe <_svfprintf_r+0x12a2>
  404d64:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404d66:	2b66      	cmp	r3, #102	; 0x66
  404d68:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404d6a:	9312      	str	r3, [sp, #72]	; 0x48
  404d6c:	f000 819e 	beq.w	4050ac <_svfprintf_r+0x1250>
  404d70:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404d72:	9a12      	ldr	r2, [sp, #72]	; 0x48
  404d74:	4619      	mov	r1, r3
  404d76:	4291      	cmp	r1, r2
  404d78:	f300 818a 	bgt.w	405090 <_svfprintf_r+0x1234>
  404d7c:	f01b 0f01 	tst.w	fp, #1
  404d80:	f040 8213 	bne.w	4051aa <_svfprintf_r+0x134e>
  404d84:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  404d88:	9308      	str	r3, [sp, #32]
  404d8a:	2367      	movs	r3, #103	; 0x67
  404d8c:	920e      	str	r2, [sp, #56]	; 0x38
  404d8e:	9311      	str	r3, [sp, #68]	; 0x44
  404d90:	9b10      	ldr	r3, [sp, #64]	; 0x40
  404d92:	2b00      	cmp	r3, #0
  404d94:	f040 80c4 	bne.w	404f20 <_svfprintf_r+0x10c4>
  404d98:	930a      	str	r3, [sp, #40]	; 0x28
  404d9a:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  404d9e:	f7ff b975 	b.w	40408c <_svfprintf_r+0x230>
  404da2:	4635      	mov	r5, r6
  404da4:	460c      	mov	r4, r1
  404da6:	4646      	mov	r6, r8
  404da8:	4690      	mov	r8, r2
  404daa:	3301      	adds	r3, #1
  404dac:	443c      	add	r4, r7
  404dae:	2b07      	cmp	r3, #7
  404db0:	9427      	str	r4, [sp, #156]	; 0x9c
  404db2:	9326      	str	r3, [sp, #152]	; 0x98
  404db4:	e888 00a0 	stmia.w	r8, {r5, r7}
  404db8:	f73f aed1 	bgt.w	404b5e <_svfprintf_r+0xd02>
  404dbc:	f108 0808 	add.w	r8, r8, #8
  404dc0:	e6d7      	b.n	404b72 <_svfprintf_r+0xd16>
  404dc2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404dc4:	6813      	ldr	r3, [r2, #0]
  404dc6:	3204      	adds	r2, #4
  404dc8:	920f      	str	r2, [sp, #60]	; 0x3c
  404dca:	9a09      	ldr	r2, [sp, #36]	; 0x24
  404dcc:	601a      	str	r2, [r3, #0]
  404dce:	f7ff b86c 	b.w	403eaa <_svfprintf_r+0x4e>
  404dd2:	aa25      	add	r2, sp, #148	; 0x94
  404dd4:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404dd6:	980c      	ldr	r0, [sp, #48]	; 0x30
  404dd8:	f003 ffc0 	bl	408d5c <__ssprint_r>
  404ddc:	2800      	cmp	r0, #0
  404dde:	f47f a90f 	bne.w	404000 <_svfprintf_r+0x1a4>
  404de2:	46c8      	mov	r8, r9
  404de4:	e48d      	b.n	404702 <_svfprintf_r+0x8a6>
  404de6:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404de8:	4a27      	ldr	r2, [pc, #156]	; (404e88 <_svfprintf_r+0x102c>)
  404dea:	f8c8 2000 	str.w	r2, [r8]
  404dee:	3301      	adds	r3, #1
  404df0:	3401      	adds	r4, #1
  404df2:	2201      	movs	r2, #1
  404df4:	2b07      	cmp	r3, #7
  404df6:	9427      	str	r4, [sp, #156]	; 0x9c
  404df8:	9326      	str	r3, [sp, #152]	; 0x98
  404dfa:	f8c8 2004 	str.w	r2, [r8, #4]
  404dfe:	dc72      	bgt.n	404ee6 <_svfprintf_r+0x108a>
  404e00:	f108 0808 	add.w	r8, r8, #8
  404e04:	b929      	cbnz	r1, 404e12 <_svfprintf_r+0xfb6>
  404e06:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  404e08:	b91b      	cbnz	r3, 404e12 <_svfprintf_r+0xfb6>
  404e0a:	9b07      	ldr	r3, [sp, #28]
  404e0c:	07d8      	lsls	r0, r3, #31
  404e0e:	f57f aa05 	bpl.w	40421c <_svfprintf_r+0x3c0>
  404e12:	9b26      	ldr	r3, [sp, #152]	; 0x98
  404e14:	9819      	ldr	r0, [sp, #100]	; 0x64
  404e16:	9a1a      	ldr	r2, [sp, #104]	; 0x68
  404e18:	f8c8 2000 	str.w	r2, [r8]
  404e1c:	3301      	adds	r3, #1
  404e1e:	4602      	mov	r2, r0
  404e20:	4422      	add	r2, r4
  404e22:	2b07      	cmp	r3, #7
  404e24:	9227      	str	r2, [sp, #156]	; 0x9c
  404e26:	f8c8 0004 	str.w	r0, [r8, #4]
  404e2a:	9326      	str	r3, [sp, #152]	; 0x98
  404e2c:	f300 818d 	bgt.w	40514a <_svfprintf_r+0x12ee>
  404e30:	f108 0808 	add.w	r8, r8, #8
  404e34:	2900      	cmp	r1, #0
  404e36:	f2c0 8165 	blt.w	405104 <_svfprintf_r+0x12a8>
  404e3a:	9913      	ldr	r1, [sp, #76]	; 0x4c
  404e3c:	f8c8 6000 	str.w	r6, [r8]
  404e40:	3301      	adds	r3, #1
  404e42:	188c      	adds	r4, r1, r2
  404e44:	2b07      	cmp	r3, #7
  404e46:	9427      	str	r4, [sp, #156]	; 0x9c
  404e48:	9326      	str	r3, [sp, #152]	; 0x98
  404e4a:	f8c8 1004 	str.w	r1, [r8, #4]
  404e4e:	f77f a9e3 	ble.w	404218 <_svfprintf_r+0x3bc>
  404e52:	e52b      	b.n	4048ac <_svfprintf_r+0xa50>
  404e54:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
  404e56:	9909      	ldr	r1, [sp, #36]	; 0x24
  404e58:	6813      	ldr	r3, [r2, #0]
  404e5a:	17cd      	asrs	r5, r1, #31
  404e5c:	4608      	mov	r0, r1
  404e5e:	3204      	adds	r2, #4
  404e60:	4629      	mov	r1, r5
  404e62:	920f      	str	r2, [sp, #60]	; 0x3c
  404e64:	e9c3 0100 	strd	r0, r1, [r3]
  404e68:	f7ff b81f 	b.w	403eaa <_svfprintf_r+0x4e>
  404e6c:	aa25      	add	r2, sp, #148	; 0x94
  404e6e:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404e70:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e72:	f003 ff73 	bl	408d5c <__ssprint_r>
  404e76:	2800      	cmp	r0, #0
  404e78:	f47f a8c2 	bne.w	404000 <_svfprintf_r+0x1a4>
  404e7c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404e7e:	46c8      	mov	r8, r9
  404e80:	e458      	b.n	404734 <_svfprintf_r+0x8d8>
  404e82:	bf00      	nop
  404e84:	00409668 	.word	0x00409668
  404e88:	00409654 	.word	0x00409654
  404e8c:	2140      	movs	r1, #64	; 0x40
  404e8e:	980c      	ldr	r0, [sp, #48]	; 0x30
  404e90:	f002 fddc 	bl	407a4c <_malloc_r>
  404e94:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404e96:	6010      	str	r0, [r2, #0]
  404e98:	6110      	str	r0, [r2, #16]
  404e9a:	2800      	cmp	r0, #0
  404e9c:	f000 81ec 	beq.w	405278 <_svfprintf_r+0x141c>
  404ea0:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  404ea2:	2340      	movs	r3, #64	; 0x40
  404ea4:	6153      	str	r3, [r2, #20]
  404ea6:	f7fe bff0 	b.w	403e8a <_svfprintf_r+0x2e>
  404eaa:	a823      	add	r0, sp, #140	; 0x8c
  404eac:	a920      	add	r1, sp, #128	; 0x80
  404eae:	9c0a      	ldr	r4, [sp, #40]	; 0x28
  404eb0:	9004      	str	r0, [sp, #16]
  404eb2:	9103      	str	r1, [sp, #12]
  404eb4:	a81f      	add	r0, sp, #124	; 0x7c
  404eb6:	2103      	movs	r1, #3
  404eb8:	9002      	str	r0, [sp, #8]
  404eba:	9a08      	ldr	r2, [sp, #32]
  404ebc:	9401      	str	r4, [sp, #4]
  404ebe:	463b      	mov	r3, r7
  404ec0:	9100      	str	r1, [sp, #0]
  404ec2:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ec4:	f001 f970 	bl	4061a8 <_dtoa_r>
  404ec8:	4625      	mov	r5, r4
  404eca:	4606      	mov	r6, r0
  404ecc:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404ece:	2b46      	cmp	r3, #70	; 0x46
  404ed0:	eb06 0405 	add.w	r4, r6, r5
  404ed4:	f47f af29 	bne.w	404d2a <_svfprintf_r+0xece>
  404ed8:	7833      	ldrb	r3, [r6, #0]
  404eda:	2b30      	cmp	r3, #48	; 0x30
  404edc:	f000 8172 	beq.w	4051c4 <_svfprintf_r+0x1368>
  404ee0:	9d1f      	ldr	r5, [sp, #124]	; 0x7c
  404ee2:	442c      	add	r4, r5
  404ee4:	e721      	b.n	404d2a <_svfprintf_r+0xece>
  404ee6:	aa25      	add	r2, sp, #148	; 0x94
  404ee8:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404eea:	980c      	ldr	r0, [sp, #48]	; 0x30
  404eec:	f003 ff36 	bl	408d5c <__ssprint_r>
  404ef0:	2800      	cmp	r0, #0
  404ef2:	f47f a885 	bne.w	404000 <_svfprintf_r+0x1a4>
  404ef6:	991f      	ldr	r1, [sp, #124]	; 0x7c
  404ef8:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  404efa:	46c8      	mov	r8, r9
  404efc:	e782      	b.n	404e04 <_svfprintf_r+0xfa8>
  404efe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f00:	2b00      	cmp	r3, #0
  404f02:	bf08      	it	eq
  404f04:	2301      	moveq	r3, #1
  404f06:	930a      	str	r3, [sp, #40]	; 0x28
  404f08:	e6db      	b.n	404cc2 <_svfprintf_r+0xe66>
  404f0a:	4630      	mov	r0, r6
  404f0c:	940a      	str	r4, [sp, #40]	; 0x28
  404f0e:	f003 feb7 	bl	408c80 <strlen>
  404f12:	950f      	str	r5, [sp, #60]	; 0x3c
  404f14:	900e      	str	r0, [sp, #56]	; 0x38
  404f16:	f8cd b01c 	str.w	fp, [sp, #28]
  404f1a:	4603      	mov	r3, r0
  404f1c:	f7ff b9fb 	b.w	404316 <_svfprintf_r+0x4ba>
  404f20:	272d      	movs	r7, #45	; 0x2d
  404f22:	2300      	movs	r3, #0
  404f24:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  404f28:	930a      	str	r3, [sp, #40]	; 0x28
  404f2a:	f7ff b8b0 	b.w	40408e <_svfprintf_r+0x232>
  404f2e:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  404f30:	9312      	str	r3, [sp, #72]	; 0x48
  404f32:	461a      	mov	r2, r3
  404f34:	3303      	adds	r3, #3
  404f36:	db04      	blt.n	404f42 <_svfprintf_r+0x10e6>
  404f38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  404f3a:	4619      	mov	r1, r3
  404f3c:	4291      	cmp	r1, r2
  404f3e:	f6bf af17 	bge.w	404d70 <_svfprintf_r+0xf14>
  404f42:	9b11      	ldr	r3, [sp, #68]	; 0x44
  404f44:	3b02      	subs	r3, #2
  404f46:	9311      	str	r3, [sp, #68]	; 0x44
  404f48:	f89d 3044 	ldrb.w	r3, [sp, #68]	; 0x44
  404f4c:	f88d 3084 	strb.w	r3, [sp, #132]	; 0x84
  404f50:	9b12      	ldr	r3, [sp, #72]	; 0x48
  404f52:	3b01      	subs	r3, #1
  404f54:	2b00      	cmp	r3, #0
  404f56:	931f      	str	r3, [sp, #124]	; 0x7c
  404f58:	bfbd      	ittte	lt
  404f5a:	9b12      	ldrlt	r3, [sp, #72]	; 0x48
  404f5c:	f1c3 0301 	rsblt	r3, r3, #1
  404f60:	222d      	movlt	r2, #45	; 0x2d
  404f62:	222b      	movge	r2, #43	; 0x2b
  404f64:	2b09      	cmp	r3, #9
  404f66:	f88d 2085 	strb.w	r2, [sp, #133]	; 0x85
  404f6a:	f340 8116 	ble.w	40519a <_svfprintf_r+0x133e>
  404f6e:	f10d 0493 	add.w	r4, sp, #147	; 0x93
  404f72:	4620      	mov	r0, r4
  404f74:	4dad      	ldr	r5, [pc, #692]	; (40522c <_svfprintf_r+0x13d0>)
  404f76:	e000      	b.n	404f7a <_svfprintf_r+0x111e>
  404f78:	4610      	mov	r0, r2
  404f7a:	fb85 1203 	smull	r1, r2, r5, r3
  404f7e:	17d9      	asrs	r1, r3, #31
  404f80:	ebc1 01a2 	rsb	r1, r1, r2, asr #2
  404f84:	eb01 0281 	add.w	r2, r1, r1, lsl #2
  404f88:	eba3 0242 	sub.w	r2, r3, r2, lsl #1
  404f8c:	3230      	adds	r2, #48	; 0x30
  404f8e:	2909      	cmp	r1, #9
  404f90:	f800 2c01 	strb.w	r2, [r0, #-1]
  404f94:	460b      	mov	r3, r1
  404f96:	f100 32ff 	add.w	r2, r0, #4294967295
  404f9a:	dced      	bgt.n	404f78 <_svfprintf_r+0x111c>
  404f9c:	3330      	adds	r3, #48	; 0x30
  404f9e:	3802      	subs	r0, #2
  404fa0:	b2d9      	uxtb	r1, r3
  404fa2:	4284      	cmp	r4, r0
  404fa4:	f802 1c01 	strb.w	r1, [r2, #-1]
  404fa8:	f240 815f 	bls.w	40526a <_svfprintf_r+0x140e>
  404fac:	f10d 0086 	add.w	r0, sp, #134	; 0x86
  404fb0:	4613      	mov	r3, r2
  404fb2:	e001      	b.n	404fb8 <_svfprintf_r+0x115c>
  404fb4:	f813 1b01 	ldrb.w	r1, [r3], #1
  404fb8:	f800 1b01 	strb.w	r1, [r0], #1
  404fbc:	42a3      	cmp	r3, r4
  404fbe:	d1f9      	bne.n	404fb4 <_svfprintf_r+0x1158>
  404fc0:	3301      	adds	r3, #1
  404fc2:	1a9b      	subs	r3, r3, r2
  404fc4:	f10d 0286 	add.w	r2, sp, #134	; 0x86
  404fc8:	4413      	add	r3, r2
  404fca:	aa21      	add	r2, sp, #132	; 0x84
  404fcc:	1a9b      	subs	r3, r3, r2
  404fce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
  404fd0:	931b      	str	r3, [sp, #108]	; 0x6c
  404fd2:	2a01      	cmp	r2, #1
  404fd4:	4413      	add	r3, r2
  404fd6:	930e      	str	r3, [sp, #56]	; 0x38
  404fd8:	f340 8113 	ble.w	405202 <_svfprintf_r+0x13a6>
  404fdc:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  404fde:	9a19      	ldr	r2, [sp, #100]	; 0x64
  404fe0:	4413      	add	r3, r2
  404fe2:	930e      	str	r3, [sp, #56]	; 0x38
  404fe4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  404fe8:	9308      	str	r3, [sp, #32]
  404fea:	2300      	movs	r3, #0
  404fec:	9312      	str	r3, [sp, #72]	; 0x48
  404fee:	e6cf      	b.n	404d90 <_svfprintf_r+0xf34>
  404ff0:	aa25      	add	r2, sp, #148	; 0x94
  404ff2:	990b      	ldr	r1, [sp, #44]	; 0x2c
  404ff4:	980c      	ldr	r0, [sp, #48]	; 0x30
  404ff6:	f003 feb1 	bl	408d5c <__ssprint_r>
  404ffa:	2800      	cmp	r0, #0
  404ffc:	f47f a800 	bne.w	404000 <_svfprintf_r+0x1a4>
  405000:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405002:	46c8      	mov	r8, r9
  405004:	e4d6      	b.n	4049b4 <_svfprintf_r+0xb58>
  405006:	4623      	mov	r3, r4
  405008:	e6a2      	b.n	404d50 <_svfprintf_r+0xef4>
  40500a:	aa25      	add	r2, sp, #148	; 0x94
  40500c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40500e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405010:	f003 fea4 	bl	408d5c <__ssprint_r>
  405014:	2800      	cmp	r0, #0
  405016:	f47e aff3 	bne.w	404000 <_svfprintf_r+0x1a4>
  40501a:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  40501c:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  40501e:	46c8      	mov	r8, r9
  405020:	e5ae      	b.n	404b80 <_svfprintf_r+0xd24>
  405022:	aa25      	add	r2, sp, #148	; 0x94
  405024:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405026:	980c      	ldr	r0, [sp, #48]	; 0x30
  405028:	f003 fe98 	bl	408d5c <__ssprint_r>
  40502c:	2800      	cmp	r0, #0
  40502e:	f47e afe7 	bne.w	404000 <_svfprintf_r+0x1a4>
  405032:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
  405034:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405036:	9c27      	ldr	r4, [sp, #156]	; 0x9c
  405038:	1a9a      	subs	r2, r3, r2
  40503a:	46c8      	mov	r8, r9
  40503c:	e5b8      	b.n	404bb0 <_svfprintf_r+0xd54>
  40503e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405040:	9612      	str	r6, [sp, #72]	; 0x48
  405042:	2b06      	cmp	r3, #6
  405044:	bf28      	it	cs
  405046:	2306      	movcs	r3, #6
  405048:	960a      	str	r6, [sp, #40]	; 0x28
  40504a:	4637      	mov	r7, r6
  40504c:	9308      	str	r3, [sp, #32]
  40504e:	950f      	str	r5, [sp, #60]	; 0x3c
  405050:	f8cd b01c 	str.w	fp, [sp, #28]
  405054:	930e      	str	r3, [sp, #56]	; 0x38
  405056:	4e76      	ldr	r6, [pc, #472]	; (405230 <_svfprintf_r+0x13d4>)
  405058:	f7ff b818 	b.w	40408c <_svfprintf_r+0x230>
  40505c:	a823      	add	r0, sp, #140	; 0x8c
  40505e:	a920      	add	r1, sp, #128	; 0x80
  405060:	9d0a      	ldr	r5, [sp, #40]	; 0x28
  405062:	9004      	str	r0, [sp, #16]
  405064:	9103      	str	r1, [sp, #12]
  405066:	a81f      	add	r0, sp, #124	; 0x7c
  405068:	2103      	movs	r1, #3
  40506a:	9002      	str	r0, [sp, #8]
  40506c:	9a08      	ldr	r2, [sp, #32]
  40506e:	9501      	str	r5, [sp, #4]
  405070:	463b      	mov	r3, r7
  405072:	9100      	str	r1, [sp, #0]
  405074:	980c      	ldr	r0, [sp, #48]	; 0x30
  405076:	f001 f897 	bl	4061a8 <_dtoa_r>
  40507a:	4606      	mov	r6, r0
  40507c:	1944      	adds	r4, r0, r5
  40507e:	e72b      	b.n	404ed8 <_svfprintf_r+0x107c>
  405080:	2306      	movs	r3, #6
  405082:	930a      	str	r3, [sp, #40]	; 0x28
  405084:	e61d      	b.n	404cc2 <_svfprintf_r+0xe66>
  405086:	272d      	movs	r7, #45	; 0x2d
  405088:	f88d 7077 	strb.w	r7, [sp, #119]	; 0x77
  40508c:	f7ff bace 	b.w	40462c <_svfprintf_r+0x7d0>
  405090:	9a19      	ldr	r2, [sp, #100]	; 0x64
  405092:	9b13      	ldr	r3, [sp, #76]	; 0x4c
  405094:	4413      	add	r3, r2
  405096:	9a12      	ldr	r2, [sp, #72]	; 0x48
  405098:	930e      	str	r3, [sp, #56]	; 0x38
  40509a:	2a00      	cmp	r2, #0
  40509c:	f340 80aa 	ble.w	4051f4 <_svfprintf_r+0x1398>
  4050a0:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  4050a4:	9308      	str	r3, [sp, #32]
  4050a6:	2367      	movs	r3, #103	; 0x67
  4050a8:	9311      	str	r3, [sp, #68]	; 0x44
  4050aa:	e671      	b.n	404d90 <_svfprintf_r+0xf34>
  4050ac:	2b00      	cmp	r3, #0
  4050ae:	f340 80b2 	ble.w	405216 <_svfprintf_r+0x13ba>
  4050b2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4050b4:	2a00      	cmp	r2, #0
  4050b6:	f040 8093 	bne.w	4051e0 <_svfprintf_r+0x1384>
  4050ba:	f01b 0f01 	tst.w	fp, #1
  4050be:	f040 808f 	bne.w	4051e0 <_svfprintf_r+0x1384>
  4050c2:	9308      	str	r3, [sp, #32]
  4050c4:	930e      	str	r3, [sp, #56]	; 0x38
  4050c6:	e663      	b.n	404d90 <_svfprintf_r+0xf34>
  4050c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4050ca:	9308      	str	r3, [sp, #32]
  4050cc:	930e      	str	r3, [sp, #56]	; 0x38
  4050ce:	900a      	str	r0, [sp, #40]	; 0x28
  4050d0:	950f      	str	r5, [sp, #60]	; 0x3c
  4050d2:	f8cd b01c 	str.w	fp, [sp, #28]
  4050d6:	9012      	str	r0, [sp, #72]	; 0x48
  4050d8:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4050dc:	f7fe bfd6 	b.w	40408c <_svfprintf_r+0x230>
  4050e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
  4050e2:	2b47      	cmp	r3, #71	; 0x47
  4050e4:	f47f ae20 	bne.w	404d28 <_svfprintf_r+0xecc>
  4050e8:	f01b 0f01 	tst.w	fp, #1
  4050ec:	f47f aeee 	bne.w	404ecc <_svfprintf_r+0x1070>
  4050f0:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4050f2:	1b9b      	subs	r3, r3, r6
  4050f4:	9313      	str	r3, [sp, #76]	; 0x4c
  4050f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4050f8:	2b47      	cmp	r3, #71	; 0x47
  4050fa:	f43f af18 	beq.w	404f2e <_svfprintf_r+0x10d2>
  4050fe:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
  405100:	9312      	str	r3, [sp, #72]	; 0x48
  405102:	e721      	b.n	404f48 <_svfprintf_r+0x10ec>
  405104:	424f      	negs	r7, r1
  405106:	3110      	adds	r1, #16
  405108:	4d4a      	ldr	r5, [pc, #296]	; (405234 <_svfprintf_r+0x13d8>)
  40510a:	da2f      	bge.n	40516c <_svfprintf_r+0x1310>
  40510c:	2410      	movs	r4, #16
  40510e:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
  405112:	e004      	b.n	40511e <_svfprintf_r+0x12c2>
  405114:	f108 0808 	add.w	r8, r8, #8
  405118:	3f10      	subs	r7, #16
  40511a:	2f10      	cmp	r7, #16
  40511c:	dd26      	ble.n	40516c <_svfprintf_r+0x1310>
  40511e:	3301      	adds	r3, #1
  405120:	3210      	adds	r2, #16
  405122:	2b07      	cmp	r3, #7
  405124:	9227      	str	r2, [sp, #156]	; 0x9c
  405126:	9326      	str	r3, [sp, #152]	; 0x98
  405128:	f8c8 5000 	str.w	r5, [r8]
  40512c:	f8c8 4004 	str.w	r4, [r8, #4]
  405130:	ddf0      	ble.n	405114 <_svfprintf_r+0x12b8>
  405132:	aa25      	add	r2, sp, #148	; 0x94
  405134:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405136:	4658      	mov	r0, fp
  405138:	f003 fe10 	bl	408d5c <__ssprint_r>
  40513c:	2800      	cmp	r0, #0
  40513e:	f47e af5f 	bne.w	404000 <_svfprintf_r+0x1a4>
  405142:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405144:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405146:	46c8      	mov	r8, r9
  405148:	e7e6      	b.n	405118 <_svfprintf_r+0x12bc>
  40514a:	aa25      	add	r2, sp, #148	; 0x94
  40514c:	990b      	ldr	r1, [sp, #44]	; 0x2c
  40514e:	980c      	ldr	r0, [sp, #48]	; 0x30
  405150:	f003 fe04 	bl	408d5c <__ssprint_r>
  405154:	2800      	cmp	r0, #0
  405156:	f47e af53 	bne.w	404000 <_svfprintf_r+0x1a4>
  40515a:	991f      	ldr	r1, [sp, #124]	; 0x7c
  40515c:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  40515e:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405160:	46c8      	mov	r8, r9
  405162:	e667      	b.n	404e34 <_svfprintf_r+0xfd8>
  405164:	2000      	movs	r0, #0
  405166:	900a      	str	r0, [sp, #40]	; 0x28
  405168:	f7fe bed2 	b.w	403f10 <_svfprintf_r+0xb4>
  40516c:	3301      	adds	r3, #1
  40516e:	443a      	add	r2, r7
  405170:	2b07      	cmp	r3, #7
  405172:	e888 00a0 	stmia.w	r8, {r5, r7}
  405176:	9227      	str	r2, [sp, #156]	; 0x9c
  405178:	9326      	str	r3, [sp, #152]	; 0x98
  40517a:	f108 0808 	add.w	r8, r8, #8
  40517e:	f77f ae5c 	ble.w	404e3a <_svfprintf_r+0xfde>
  405182:	aa25      	add	r2, sp, #148	; 0x94
  405184:	990b      	ldr	r1, [sp, #44]	; 0x2c
  405186:	980c      	ldr	r0, [sp, #48]	; 0x30
  405188:	f003 fde8 	bl	408d5c <__ssprint_r>
  40518c:	2800      	cmp	r0, #0
  40518e:	f47e af37 	bne.w	404000 <_svfprintf_r+0x1a4>
  405192:	9a27      	ldr	r2, [sp, #156]	; 0x9c
  405194:	9b26      	ldr	r3, [sp, #152]	; 0x98
  405196:	46c8      	mov	r8, r9
  405198:	e64f      	b.n	404e3a <_svfprintf_r+0xfde>
  40519a:	3330      	adds	r3, #48	; 0x30
  40519c:	2230      	movs	r2, #48	; 0x30
  40519e:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
  4051a2:	f88d 2086 	strb.w	r2, [sp, #134]	; 0x86
  4051a6:	ab22      	add	r3, sp, #136	; 0x88
  4051a8:	e70f      	b.n	404fca <_svfprintf_r+0x116e>
  4051aa:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051ac:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4051ae:	4413      	add	r3, r2
  4051b0:	930e      	str	r3, [sp, #56]	; 0x38
  4051b2:	e775      	b.n	4050a0 <_svfprintf_r+0x1244>
  4051b4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
  4051b6:	e5cb      	b.n	404d50 <_svfprintf_r+0xef4>
  4051b8:	4e1f      	ldr	r6, [pc, #124]	; (405238 <_svfprintf_r+0x13dc>)
  4051ba:	4b20      	ldr	r3, [pc, #128]	; (40523c <_svfprintf_r+0x13e0>)
  4051bc:	f89d 7077 	ldrb.w	r7, [sp, #119]	; 0x77
  4051c0:	f7ff ba36 	b.w	404630 <_svfprintf_r+0x7d4>
  4051c4:	9a16      	ldr	r2, [sp, #88]	; 0x58
  4051c6:	9808      	ldr	r0, [sp, #32]
  4051c8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
  4051ca:	4639      	mov	r1, r7
  4051cc:	f7fe fc7a 	bl	403ac4 <__aeabi_dcmpeq>
  4051d0:	2800      	cmp	r0, #0
  4051d2:	f47f ae85 	bne.w	404ee0 <_svfprintf_r+0x1084>
  4051d6:	f1c5 0501 	rsb	r5, r5, #1
  4051da:	951f      	str	r5, [sp, #124]	; 0x7c
  4051dc:	442c      	add	r4, r5
  4051de:	e5a4      	b.n	404d2a <_svfprintf_r+0xece>
  4051e0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051e2:	9a19      	ldr	r2, [sp, #100]	; 0x64
  4051e4:	4413      	add	r3, r2
  4051e6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  4051e8:	441a      	add	r2, r3
  4051ea:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
  4051ee:	920e      	str	r2, [sp, #56]	; 0x38
  4051f0:	9308      	str	r3, [sp, #32]
  4051f2:	e5cd      	b.n	404d90 <_svfprintf_r+0xf34>
  4051f4:	9b12      	ldr	r3, [sp, #72]	; 0x48
  4051f6:	9a0e      	ldr	r2, [sp, #56]	; 0x38
  4051f8:	f1c3 0301 	rsb	r3, r3, #1
  4051fc:	441a      	add	r2, r3
  4051fe:	4613      	mov	r3, r2
  405200:	e7d6      	b.n	4051b0 <_svfprintf_r+0x1354>
  405202:	f01b 0301 	ands.w	r3, fp, #1
  405206:	9312      	str	r3, [sp, #72]	; 0x48
  405208:	f47f aee8 	bne.w	404fdc <_svfprintf_r+0x1180>
  40520c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  40520e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
  405212:	9308      	str	r3, [sp, #32]
  405214:	e5bc      	b.n	404d90 <_svfprintf_r+0xf34>
  405216:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405218:	b913      	cbnz	r3, 405220 <_svfprintf_r+0x13c4>
  40521a:	f01b 0f01 	tst.w	fp, #1
  40521e:	d002      	beq.n	405226 <_svfprintf_r+0x13ca>
  405220:	9b19      	ldr	r3, [sp, #100]	; 0x64
  405222:	3301      	adds	r3, #1
  405224:	e7df      	b.n	4051e6 <_svfprintf_r+0x138a>
  405226:	2301      	movs	r3, #1
  405228:	e74b      	b.n	4050c2 <_svfprintf_r+0x1266>
  40522a:	bf00      	nop
  40522c:	66666667 	.word	0x66666667
  405230:	0040964c 	.word	0x0040964c
  405234:	00409668 	.word	0x00409668
  405238:	00409620 	.word	0x00409620
  40523c:	0040961c 	.word	0x0040961c
  405240:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
  405242:	f89a 3001 	ldrb.w	r3, [sl, #1]
  405246:	6828      	ldr	r0, [r5, #0]
  405248:	ea40 70e0 	orr.w	r0, r0, r0, asr #31
  40524c:	900a      	str	r0, [sp, #40]	; 0x28
  40524e:	4628      	mov	r0, r5
  405250:	3004      	adds	r0, #4
  405252:	46a2      	mov	sl, r4
  405254:	900f      	str	r0, [sp, #60]	; 0x3c
  405256:	f7fe be59 	b.w	403f0c <_svfprintf_r+0xb0>
  40525a:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40525e:	f7ff b86f 	b.w	404340 <_svfprintf_r+0x4e4>
  405262:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405266:	f7ff ba1c 	b.w	4046a2 <_svfprintf_r+0x846>
  40526a:	f10d 0386 	add.w	r3, sp, #134	; 0x86
  40526e:	e6ac      	b.n	404fca <_svfprintf_r+0x116e>
  405270:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405274:	f7ff b8f3 	b.w	40445e <_svfprintf_r+0x602>
  405278:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  40527a:	230c      	movs	r3, #12
  40527c:	6013      	str	r3, [r2, #0]
  40527e:	f04f 33ff 	mov.w	r3, #4294967295
  405282:	9309      	str	r3, [sp, #36]	; 0x24
  405284:	f7fe bec5 	b.w	404012 <_svfprintf_r+0x1b6>
  405288:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40528c:	f7ff b9a2 	b.w	4045d4 <_svfprintf_r+0x778>
  405290:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  405294:	f7ff b97e 	b.w	404594 <_svfprintf_r+0x738>
  405298:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  40529c:	f7ff b961 	b.w	404562 <_svfprintf_r+0x706>
  4052a0:	f88d 1077 	strb.w	r1, [sp, #119]	; 0x77
  4052a4:	f7ff b91a 	b.w	4044dc <_svfprintf_r+0x680>

004052a8 <__sprint_r.part.0>:
  4052a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4052ac:	6e4b      	ldr	r3, [r1, #100]	; 0x64
  4052ae:	049c      	lsls	r4, r3, #18
  4052b0:	4693      	mov	fp, r2
  4052b2:	d52f      	bpl.n	405314 <__sprint_r.part.0+0x6c>
  4052b4:	6893      	ldr	r3, [r2, #8]
  4052b6:	6812      	ldr	r2, [r2, #0]
  4052b8:	b353      	cbz	r3, 405310 <__sprint_r.part.0+0x68>
  4052ba:	460e      	mov	r6, r1
  4052bc:	4607      	mov	r7, r0
  4052be:	f102 0908 	add.w	r9, r2, #8
  4052c2:	e919 0420 	ldmdb	r9, {r5, sl}
  4052c6:	ea5f 089a 	movs.w	r8, sl, lsr #2
  4052ca:	d017      	beq.n	4052fc <__sprint_r.part.0+0x54>
  4052cc:	3d04      	subs	r5, #4
  4052ce:	2400      	movs	r4, #0
  4052d0:	e001      	b.n	4052d6 <__sprint_r.part.0+0x2e>
  4052d2:	45a0      	cmp	r8, r4
  4052d4:	d010      	beq.n	4052f8 <__sprint_r.part.0+0x50>
  4052d6:	4632      	mov	r2, r6
  4052d8:	f855 1f04 	ldr.w	r1, [r5, #4]!
  4052dc:	4638      	mov	r0, r7
  4052de:	f002 f835 	bl	40734c <_fputwc_r>
  4052e2:	1c43      	adds	r3, r0, #1
  4052e4:	f104 0401 	add.w	r4, r4, #1
  4052e8:	d1f3      	bne.n	4052d2 <__sprint_r.part.0+0x2a>
  4052ea:	2300      	movs	r3, #0
  4052ec:	f8cb 3008 	str.w	r3, [fp, #8]
  4052f0:	f8cb 3004 	str.w	r3, [fp, #4]
  4052f4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4052f8:	f8db 3008 	ldr.w	r3, [fp, #8]
  4052fc:	f02a 0a03 	bic.w	sl, sl, #3
  405300:	eba3 030a 	sub.w	r3, r3, sl
  405304:	f8cb 3008 	str.w	r3, [fp, #8]
  405308:	f109 0908 	add.w	r9, r9, #8
  40530c:	2b00      	cmp	r3, #0
  40530e:	d1d8      	bne.n	4052c2 <__sprint_r.part.0+0x1a>
  405310:	2000      	movs	r0, #0
  405312:	e7ea      	b.n	4052ea <__sprint_r.part.0+0x42>
  405314:	f002 f962 	bl	4075dc <__sfvwrite_r>
  405318:	2300      	movs	r3, #0
  40531a:	f8cb 3008 	str.w	r3, [fp, #8]
  40531e:	f8cb 3004 	str.w	r3, [fp, #4]
  405322:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405326:	bf00      	nop

00405328 <_vfiprintf_r>:
  405328:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40532c:	b0ad      	sub	sp, #180	; 0xb4
  40532e:	461d      	mov	r5, r3
  405330:	9101      	str	r1, [sp, #4]
  405332:	4691      	mov	r9, r2
  405334:	9308      	str	r3, [sp, #32]
  405336:	9006      	str	r0, [sp, #24]
  405338:	b118      	cbz	r0, 405342 <_vfiprintf_r+0x1a>
  40533a:	6b83      	ldr	r3, [r0, #56]	; 0x38
  40533c:	2b00      	cmp	r3, #0
  40533e:	f000 80e0 	beq.w	405502 <_vfiprintf_r+0x1da>
  405342:	9c01      	ldr	r4, [sp, #4]
  405344:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
  405348:	b281      	uxth	r1, r0
  40534a:	048b      	lsls	r3, r1, #18
  40534c:	d407      	bmi.n	40535e <_vfiprintf_r+0x36>
  40534e:	6e63      	ldr	r3, [r4, #100]	; 0x64
  405350:	f440 5100 	orr.w	r1, r0, #8192	; 0x2000
  405354:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  405358:	81a1      	strh	r1, [r4, #12]
  40535a:	6663      	str	r3, [r4, #100]	; 0x64
  40535c:	b289      	uxth	r1, r1
  40535e:	070f      	lsls	r7, r1, #28
  405360:	f140 80b1 	bpl.w	4054c6 <_vfiprintf_r+0x19e>
  405364:	9b01      	ldr	r3, [sp, #4]
  405366:	691b      	ldr	r3, [r3, #16]
  405368:	2b00      	cmp	r3, #0
  40536a:	f000 80ac 	beq.w	4054c6 <_vfiprintf_r+0x19e>
  40536e:	f001 011a 	and.w	r1, r1, #26
  405372:	290a      	cmp	r1, #10
  405374:	f000 80b5 	beq.w	4054e2 <_vfiprintf_r+0x1ba>
  405378:	2300      	movs	r3, #0
  40537a:	f10d 0b70 	add.w	fp, sp, #112	; 0x70
  40537e:	930b      	str	r3, [sp, #44]	; 0x2c
  405380:	9311      	str	r3, [sp, #68]	; 0x44
  405382:	9310      	str	r3, [sp, #64]	; 0x40
  405384:	9304      	str	r3, [sp, #16]
  405386:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
  40538a:	46da      	mov	sl, fp
  40538c:	f899 3000 	ldrb.w	r3, [r9]
  405390:	464c      	mov	r4, r9
  405392:	b1fb      	cbz	r3, 4053d4 <_vfiprintf_r+0xac>
  405394:	2b25      	cmp	r3, #37	; 0x25
  405396:	d102      	bne.n	40539e <_vfiprintf_r+0x76>
  405398:	e01c      	b.n	4053d4 <_vfiprintf_r+0xac>
  40539a:	2b25      	cmp	r3, #37	; 0x25
  40539c:	d003      	beq.n	4053a6 <_vfiprintf_r+0x7e>
  40539e:	f814 3f01 	ldrb.w	r3, [r4, #1]!
  4053a2:	2b00      	cmp	r3, #0
  4053a4:	d1f9      	bne.n	40539a <_vfiprintf_r+0x72>
  4053a6:	eba4 0509 	sub.w	r5, r4, r9
  4053aa:	b19d      	cbz	r5, 4053d4 <_vfiprintf_r+0xac>
  4053ac:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4053ae:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4053b0:	f8ca 9000 	str.w	r9, [sl]
  4053b4:	3301      	adds	r3, #1
  4053b6:	442a      	add	r2, r5
  4053b8:	2b07      	cmp	r3, #7
  4053ba:	f8ca 5004 	str.w	r5, [sl, #4]
  4053be:	9211      	str	r2, [sp, #68]	; 0x44
  4053c0:	9310      	str	r3, [sp, #64]	; 0x40
  4053c2:	dd7a      	ble.n	4054ba <_vfiprintf_r+0x192>
  4053c4:	2a00      	cmp	r2, #0
  4053c6:	f040 848f 	bne.w	405ce8 <_vfiprintf_r+0x9c0>
  4053ca:	9b04      	ldr	r3, [sp, #16]
  4053cc:	9210      	str	r2, [sp, #64]	; 0x40
  4053ce:	442b      	add	r3, r5
  4053d0:	46da      	mov	sl, fp
  4053d2:	9304      	str	r3, [sp, #16]
  4053d4:	7823      	ldrb	r3, [r4, #0]
  4053d6:	2b00      	cmp	r3, #0
  4053d8:	f000 83b1 	beq.w	405b3e <_vfiprintf_r+0x816>
  4053dc:	2000      	movs	r0, #0
  4053de:	f04f 0300 	mov.w	r3, #0
  4053e2:	f88d 3037 	strb.w	r3, [sp, #55]	; 0x37
  4053e6:	f104 0901 	add.w	r9, r4, #1
  4053ea:	7862      	ldrb	r2, [r4, #1]
  4053ec:	4605      	mov	r5, r0
  4053ee:	4606      	mov	r6, r0
  4053f0:	4603      	mov	r3, r0
  4053f2:	f04f 34ff 	mov.w	r4, #4294967295
  4053f6:	f109 0901 	add.w	r9, r9, #1
  4053fa:	f1a2 0120 	sub.w	r1, r2, #32
  4053fe:	2958      	cmp	r1, #88	; 0x58
  405400:	f200 830e 	bhi.w	405a20 <_vfiprintf_r+0x6f8>
  405404:	e8df f011 	tbh	[pc, r1, lsl #1]
  405408:	030c0237 	.word	0x030c0237
  40540c:	02eb030c 	.word	0x02eb030c
  405410:	030c030c 	.word	0x030c030c
  405414:	030c030c 	.word	0x030c030c
  405418:	030c030c 	.word	0x030c030c
  40541c:	02f0029e 	.word	0x02f0029e
  405420:	0082030c 	.word	0x0082030c
  405424:	030c0277 	.word	0x030c0277
  405428:	01d401cf 	.word	0x01d401cf
  40542c:	01d401d4 	.word	0x01d401d4
  405430:	01d401d4 	.word	0x01d401d4
  405434:	01d401d4 	.word	0x01d401d4
  405438:	01d401d4 	.word	0x01d401d4
  40543c:	030c030c 	.word	0x030c030c
  405440:	030c030c 	.word	0x030c030c
  405444:	030c030c 	.word	0x030c030c
  405448:	030c030c 	.word	0x030c030c
  40544c:	030c030c 	.word	0x030c030c
  405450:	030c023f 	.word	0x030c023f
  405454:	030c030c 	.word	0x030c030c
  405458:	030c030c 	.word	0x030c030c
  40545c:	030c030c 	.word	0x030c030c
  405460:	030c030c 	.word	0x030c030c
  405464:	0246030c 	.word	0x0246030c
  405468:	030c030c 	.word	0x030c030c
  40546c:	030c030c 	.word	0x030c030c
  405470:	024a030c 	.word	0x024a030c
  405474:	030c030c 	.word	0x030c030c
  405478:	030c0252 	.word	0x030c0252
  40547c:	030c030c 	.word	0x030c030c
  405480:	030c030c 	.word	0x030c030c
  405484:	030c030c 	.word	0x030c030c
  405488:	030c030c 	.word	0x030c030c
  40548c:	01e2030c 	.word	0x01e2030c
  405490:	030c01f6 	.word	0x030c01f6
  405494:	030c030c 	.word	0x030c030c
  405498:	01f60307 	.word	0x01f60307
  40549c:	030c030c 	.word	0x030c030c
  4054a0:	030c0291 	.word	0x030c0291
  4054a4:	008702f5 	.word	0x008702f5
  4054a8:	02c302b1 	.word	0x02c302b1
  4054ac:	02c8030c 	.word	0x02c8030c
  4054b0:	01bd030c 	.word	0x01bd030c
  4054b4:	030c030c 	.word	0x030c030c
  4054b8:	02aa      	.short	0x02aa
  4054ba:	f10a 0a08 	add.w	sl, sl, #8
  4054be:	9b04      	ldr	r3, [sp, #16]
  4054c0:	442b      	add	r3, r5
  4054c2:	9304      	str	r3, [sp, #16]
  4054c4:	e786      	b.n	4053d4 <_vfiprintf_r+0xac>
  4054c6:	9c01      	ldr	r4, [sp, #4]
  4054c8:	9806      	ldr	r0, [sp, #24]
  4054ca:	4621      	mov	r1, r4
  4054cc:	f000 fd62 	bl	405f94 <__swsetup_r>
  4054d0:	2800      	cmp	r0, #0
  4054d2:	f040 8340 	bne.w	405b56 <_vfiprintf_r+0x82e>
  4054d6:	89a1      	ldrh	r1, [r4, #12]
  4054d8:	f001 011a 	and.w	r1, r1, #26
  4054dc:	290a      	cmp	r1, #10
  4054de:	f47f af4b 	bne.w	405378 <_vfiprintf_r+0x50>
  4054e2:	9901      	ldr	r1, [sp, #4]
  4054e4:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
  4054e8:	2b00      	cmp	r3, #0
  4054ea:	f6ff af45 	blt.w	405378 <_vfiprintf_r+0x50>
  4054ee:	462b      	mov	r3, r5
  4054f0:	464a      	mov	r2, r9
  4054f2:	9806      	ldr	r0, [sp, #24]
  4054f4:	f000 fd18 	bl	405f28 <__sbprintf>
  4054f8:	9004      	str	r0, [sp, #16]
  4054fa:	9804      	ldr	r0, [sp, #16]
  4054fc:	b02d      	add	sp, #180	; 0xb4
  4054fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  405502:	f001 feaf 	bl	407264 <__sinit>
  405506:	e71c      	b.n	405342 <_vfiprintf_r+0x1a>
  405508:	4276      	negs	r6, r6
  40550a:	9208      	str	r2, [sp, #32]
  40550c:	f043 0304 	orr.w	r3, r3, #4
  405510:	f899 2000 	ldrb.w	r2, [r9]
  405514:	e76f      	b.n	4053f6 <_vfiprintf_r+0xce>
  405516:	9607      	str	r6, [sp, #28]
  405518:	f013 0220 	ands.w	r2, r3, #32
  40551c:	f040 845a 	bne.w	405dd4 <_vfiprintf_r+0xaac>
  405520:	f013 0110 	ands.w	r1, r3, #16
  405524:	f040 83f1 	bne.w	405d0a <_vfiprintf_r+0x9e2>
  405528:	f013 0240 	ands.w	r2, r3, #64	; 0x40
  40552c:	f000 83ed 	beq.w	405d0a <_vfiprintf_r+0x9e2>
  405530:	9808      	ldr	r0, [sp, #32]
  405532:	460a      	mov	r2, r1
  405534:	4601      	mov	r1, r0
  405536:	3104      	adds	r1, #4
  405538:	8806      	ldrh	r6, [r0, #0]
  40553a:	9108      	str	r1, [sp, #32]
  40553c:	2700      	movs	r7, #0
  40553e:	f04f 0100 	mov.w	r1, #0
  405542:	f88d 1037 	strb.w	r1, [sp, #55]	; 0x37
  405546:	2500      	movs	r5, #0
  405548:	1c61      	adds	r1, r4, #1
  40554a:	f000 8175 	beq.w	405838 <_vfiprintf_r+0x510>
  40554e:	f023 0180 	bic.w	r1, r3, #128	; 0x80
  405552:	9103      	str	r1, [sp, #12]
  405554:	ea56 0107 	orrs.w	r1, r6, r7
  405558:	f040 8173 	bne.w	405842 <_vfiprintf_r+0x51a>
  40555c:	2c00      	cmp	r4, #0
  40555e:	f040 8356 	bne.w	405c0e <_vfiprintf_r+0x8e6>
  405562:	2a00      	cmp	r2, #0
  405564:	f040 83b2 	bne.w	405ccc <_vfiprintf_r+0x9a4>
  405568:	f013 0301 	ands.w	r3, r3, #1
  40556c:	9305      	str	r3, [sp, #20]
  40556e:	f000 8447 	beq.w	405e00 <_vfiprintf_r+0xad8>
  405572:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  405576:	2330      	movs	r3, #48	; 0x30
  405578:	f808 3d41 	strb.w	r3, [r8, #-65]!
  40557c:	9b05      	ldr	r3, [sp, #20]
  40557e:	42a3      	cmp	r3, r4
  405580:	bfb8      	it	lt
  405582:	4623      	movlt	r3, r4
  405584:	9302      	str	r3, [sp, #8]
  405586:	b10d      	cbz	r5, 40558c <_vfiprintf_r+0x264>
  405588:	3301      	adds	r3, #1
  40558a:	9302      	str	r3, [sp, #8]
  40558c:	9b03      	ldr	r3, [sp, #12]
  40558e:	f013 0302 	ands.w	r3, r3, #2
  405592:	9309      	str	r3, [sp, #36]	; 0x24
  405594:	d002      	beq.n	40559c <_vfiprintf_r+0x274>
  405596:	9b02      	ldr	r3, [sp, #8]
  405598:	3302      	adds	r3, #2
  40559a:	9302      	str	r3, [sp, #8]
  40559c:	9b03      	ldr	r3, [sp, #12]
  40559e:	f013 0384 	ands.w	r3, r3, #132	; 0x84
  4055a2:	930a      	str	r3, [sp, #40]	; 0x28
  4055a4:	f040 8263 	bne.w	405a6e <_vfiprintf_r+0x746>
  4055a8:	9b07      	ldr	r3, [sp, #28]
  4055aa:	9a02      	ldr	r2, [sp, #8]
  4055ac:	1a9d      	subs	r5, r3, r2
  4055ae:	2d00      	cmp	r5, #0
  4055b0:	f340 825d 	ble.w	405a6e <_vfiprintf_r+0x746>
  4055b4:	2d10      	cmp	r5, #16
  4055b6:	f340 8477 	ble.w	405ea8 <_vfiprintf_r+0xb80>
  4055ba:	9b10      	ldr	r3, [sp, #64]	; 0x40
  4055bc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  4055be:	4eb9      	ldr	r6, [pc, #740]	; (4058a4 <_vfiprintf_r+0x57c>)
  4055c0:	46d6      	mov	lr, sl
  4055c2:	2710      	movs	r7, #16
  4055c4:	46a2      	mov	sl, r4
  4055c6:	4619      	mov	r1, r3
  4055c8:	9c06      	ldr	r4, [sp, #24]
  4055ca:	e007      	b.n	4055dc <_vfiprintf_r+0x2b4>
  4055cc:	f101 0c02 	add.w	ip, r1, #2
  4055d0:	f10e 0e08 	add.w	lr, lr, #8
  4055d4:	4601      	mov	r1, r0
  4055d6:	3d10      	subs	r5, #16
  4055d8:	2d10      	cmp	r5, #16
  4055da:	dd11      	ble.n	405600 <_vfiprintf_r+0x2d8>
  4055dc:	1c48      	adds	r0, r1, #1
  4055de:	3210      	adds	r2, #16
  4055e0:	2807      	cmp	r0, #7
  4055e2:	9211      	str	r2, [sp, #68]	; 0x44
  4055e4:	e88e 00c0 	stmia.w	lr, {r6, r7}
  4055e8:	9010      	str	r0, [sp, #64]	; 0x40
  4055ea:	ddef      	ble.n	4055cc <_vfiprintf_r+0x2a4>
  4055ec:	2a00      	cmp	r2, #0
  4055ee:	f040 8231 	bne.w	405a54 <_vfiprintf_r+0x72c>
  4055f2:	3d10      	subs	r5, #16
  4055f4:	2d10      	cmp	r5, #16
  4055f6:	4611      	mov	r1, r2
  4055f8:	f04f 0c01 	mov.w	ip, #1
  4055fc:	46de      	mov	lr, fp
  4055fe:	dced      	bgt.n	4055dc <_vfiprintf_r+0x2b4>
  405600:	4654      	mov	r4, sl
  405602:	4661      	mov	r1, ip
  405604:	46f2      	mov	sl, lr
  405606:	442a      	add	r2, r5
  405608:	2907      	cmp	r1, #7
  40560a:	9211      	str	r2, [sp, #68]	; 0x44
  40560c:	f8ca 6000 	str.w	r6, [sl]
  405610:	f8ca 5004 	str.w	r5, [sl, #4]
  405614:	9110      	str	r1, [sp, #64]	; 0x40
  405616:	f300 82e6 	bgt.w	405be6 <_vfiprintf_r+0x8be>
  40561a:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  40561e:	f10a 0a08 	add.w	sl, sl, #8
  405622:	1c48      	adds	r0, r1, #1
  405624:	2d00      	cmp	r5, #0
  405626:	f040 822a 	bne.w	405a7e <_vfiprintf_r+0x756>
  40562a:	9b09      	ldr	r3, [sp, #36]	; 0x24
  40562c:	2b00      	cmp	r3, #0
  40562e:	f000 8244 	beq.w	405aba <_vfiprintf_r+0x792>
  405632:	3202      	adds	r2, #2
  405634:	a90e      	add	r1, sp, #56	; 0x38
  405636:	2302      	movs	r3, #2
  405638:	2807      	cmp	r0, #7
  40563a:	9211      	str	r2, [sp, #68]	; 0x44
  40563c:	9010      	str	r0, [sp, #64]	; 0x40
  40563e:	e88a 000a 	stmia.w	sl, {r1, r3}
  405642:	f340 8236 	ble.w	405ab2 <_vfiprintf_r+0x78a>
  405646:	2a00      	cmp	r2, #0
  405648:	f040 838b 	bne.w	405d62 <_vfiprintf_r+0xa3a>
  40564c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40564e:	2b80      	cmp	r3, #128	; 0x80
  405650:	f04f 0001 	mov.w	r0, #1
  405654:	4611      	mov	r1, r2
  405656:	46da      	mov	sl, fp
  405658:	f040 8233 	bne.w	405ac2 <_vfiprintf_r+0x79a>
  40565c:	9b07      	ldr	r3, [sp, #28]
  40565e:	9d02      	ldr	r5, [sp, #8]
  405660:	1b5e      	subs	r6, r3, r5
  405662:	2e00      	cmp	r6, #0
  405664:	f340 822d 	ble.w	405ac2 <_vfiprintf_r+0x79a>
  405668:	2e10      	cmp	r6, #16
  40566a:	4d8f      	ldr	r5, [pc, #572]	; (4058a8 <_vfiprintf_r+0x580>)
  40566c:	f340 842f 	ble.w	405ece <_vfiprintf_r+0xba6>
  405670:	46d4      	mov	ip, sl
  405672:	2710      	movs	r7, #16
  405674:	46a2      	mov	sl, r4
  405676:	9c06      	ldr	r4, [sp, #24]
  405678:	e007      	b.n	40568a <_vfiprintf_r+0x362>
  40567a:	f101 0e02 	add.w	lr, r1, #2
  40567e:	f10c 0c08 	add.w	ip, ip, #8
  405682:	4601      	mov	r1, r0
  405684:	3e10      	subs	r6, #16
  405686:	2e10      	cmp	r6, #16
  405688:	dd11      	ble.n	4056ae <_vfiprintf_r+0x386>
  40568a:	1c48      	adds	r0, r1, #1
  40568c:	3210      	adds	r2, #16
  40568e:	2807      	cmp	r0, #7
  405690:	9211      	str	r2, [sp, #68]	; 0x44
  405692:	e88c 00a0 	stmia.w	ip, {r5, r7}
  405696:	9010      	str	r0, [sp, #64]	; 0x40
  405698:	ddef      	ble.n	40567a <_vfiprintf_r+0x352>
  40569a:	2a00      	cmp	r2, #0
  40569c:	f040 8296 	bne.w	405bcc <_vfiprintf_r+0x8a4>
  4056a0:	3e10      	subs	r6, #16
  4056a2:	2e10      	cmp	r6, #16
  4056a4:	f04f 0e01 	mov.w	lr, #1
  4056a8:	4611      	mov	r1, r2
  4056aa:	46dc      	mov	ip, fp
  4056ac:	dced      	bgt.n	40568a <_vfiprintf_r+0x362>
  4056ae:	4654      	mov	r4, sl
  4056b0:	46e2      	mov	sl, ip
  4056b2:	4432      	add	r2, r6
  4056b4:	f1be 0f07 	cmp.w	lr, #7
  4056b8:	9211      	str	r2, [sp, #68]	; 0x44
  4056ba:	e88a 0060 	stmia.w	sl, {r5, r6}
  4056be:	f8cd e040 	str.w	lr, [sp, #64]	; 0x40
  4056c2:	f300 835b 	bgt.w	405d7c <_vfiprintf_r+0xa54>
  4056c6:	9b05      	ldr	r3, [sp, #20]
  4056c8:	1ae4      	subs	r4, r4, r3
  4056ca:	2c00      	cmp	r4, #0
  4056cc:	f10a 0a08 	add.w	sl, sl, #8
  4056d0:	f10e 0001 	add.w	r0, lr, #1
  4056d4:	4671      	mov	r1, lr
  4056d6:	f300 81f9 	bgt.w	405acc <_vfiprintf_r+0x7a4>
  4056da:	9905      	ldr	r1, [sp, #20]
  4056dc:	f8ca 8000 	str.w	r8, [sl]
  4056e0:	440a      	add	r2, r1
  4056e2:	2807      	cmp	r0, #7
  4056e4:	9211      	str	r2, [sp, #68]	; 0x44
  4056e6:	f8ca 1004 	str.w	r1, [sl, #4]
  4056ea:	9010      	str	r0, [sp, #64]	; 0x40
  4056ec:	f340 8255 	ble.w	405b9a <_vfiprintf_r+0x872>
  4056f0:	2a00      	cmp	r2, #0
  4056f2:	f040 82ee 	bne.w	405cd2 <_vfiprintf_r+0x9aa>
  4056f6:	9b03      	ldr	r3, [sp, #12]
  4056f8:	9210      	str	r2, [sp, #64]	; 0x40
  4056fa:	0758      	lsls	r0, r3, #29
  4056fc:	d538      	bpl.n	405770 <_vfiprintf_r+0x448>
  4056fe:	9b07      	ldr	r3, [sp, #28]
  405700:	9902      	ldr	r1, [sp, #8]
  405702:	1a5c      	subs	r4, r3, r1
  405704:	2c00      	cmp	r4, #0
  405706:	f340 82ba 	ble.w	405c7e <_vfiprintf_r+0x956>
  40570a:	46da      	mov	sl, fp
  40570c:	2c10      	cmp	r4, #16
  40570e:	f340 83da 	ble.w	405ec6 <_vfiprintf_r+0xb9e>
  405712:	9910      	ldr	r1, [sp, #64]	; 0x40
  405714:	4e63      	ldr	r6, [pc, #396]	; (4058a4 <_vfiprintf_r+0x57c>)
  405716:	9f06      	ldr	r7, [sp, #24]
  405718:	f8dd 8004 	ldr.w	r8, [sp, #4]
  40571c:	2510      	movs	r5, #16
  40571e:	e006      	b.n	40572e <_vfiprintf_r+0x406>
  405720:	1c88      	adds	r0, r1, #2
  405722:	f10a 0a08 	add.w	sl, sl, #8
  405726:	4619      	mov	r1, r3
  405728:	3c10      	subs	r4, #16
  40572a:	2c10      	cmp	r4, #16
  40572c:	dd13      	ble.n	405756 <_vfiprintf_r+0x42e>
  40572e:	1c4b      	adds	r3, r1, #1
  405730:	3210      	adds	r2, #16
  405732:	2b07      	cmp	r3, #7
  405734:	9211      	str	r2, [sp, #68]	; 0x44
  405736:	f8ca 6000 	str.w	r6, [sl]
  40573a:	f8ca 5004 	str.w	r5, [sl, #4]
  40573e:	9310      	str	r3, [sp, #64]	; 0x40
  405740:	ddee      	ble.n	405720 <_vfiprintf_r+0x3f8>
  405742:	2a00      	cmp	r2, #0
  405744:	f040 820b 	bne.w	405b5e <_vfiprintf_r+0x836>
  405748:	3c10      	subs	r4, #16
  40574a:	2c10      	cmp	r4, #16
  40574c:	f04f 0001 	mov.w	r0, #1
  405750:	4611      	mov	r1, r2
  405752:	46da      	mov	sl, fp
  405754:	dceb      	bgt.n	40572e <_vfiprintf_r+0x406>
  405756:	4422      	add	r2, r4
  405758:	2807      	cmp	r0, #7
  40575a:	9211      	str	r2, [sp, #68]	; 0x44
  40575c:	f8ca 6000 	str.w	r6, [sl]
  405760:	f8ca 4004 	str.w	r4, [sl, #4]
  405764:	9010      	str	r0, [sp, #64]	; 0x40
  405766:	f340 8223 	ble.w	405bb0 <_vfiprintf_r+0x888>
  40576a:	2a00      	cmp	r2, #0
  40576c:	f040 8367 	bne.w	405e3e <_vfiprintf_r+0xb16>
  405770:	9b04      	ldr	r3, [sp, #16]
  405772:	9a07      	ldr	r2, [sp, #28]
  405774:	9902      	ldr	r1, [sp, #8]
  405776:	428a      	cmp	r2, r1
  405778:	bfac      	ite	ge
  40577a:	189b      	addge	r3, r3, r2
  40577c:	185b      	addlt	r3, r3, r1
  40577e:	9304      	str	r3, [sp, #16]
  405780:	e21f      	b.n	405bc2 <_vfiprintf_r+0x89a>
  405782:	9607      	str	r6, [sp, #28]
  405784:	069e      	lsls	r6, r3, #26
  405786:	f100 8319 	bmi.w	405dbc <_vfiprintf_r+0xa94>
  40578a:	9908      	ldr	r1, [sp, #32]
  40578c:	06dd      	lsls	r5, r3, #27
  40578e:	460a      	mov	r2, r1
  405790:	f100 82b5 	bmi.w	405cfe <_vfiprintf_r+0x9d6>
  405794:	0658      	lsls	r0, r3, #25
  405796:	f140 82b2 	bpl.w	405cfe <_vfiprintf_r+0x9d6>
  40579a:	880e      	ldrh	r6, [r1, #0]
  40579c:	3104      	adds	r1, #4
  40579e:	2700      	movs	r7, #0
  4057a0:	2201      	movs	r2, #1
  4057a2:	9108      	str	r1, [sp, #32]
  4057a4:	e6cb      	b.n	40553e <_vfiprintf_r+0x216>
  4057a6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4057aa:	f899 2000 	ldrb.w	r2, [r9]
  4057ae:	e622      	b.n	4053f6 <_vfiprintf_r+0xce>
  4057b0:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4057b4:	2600      	movs	r6, #0
  4057b6:	f819 2b01 	ldrb.w	r2, [r9], #1
  4057ba:	eb06 0686 	add.w	r6, r6, r6, lsl #2
  4057be:	eb01 0646 	add.w	r6, r1, r6, lsl #1
  4057c2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  4057c6:	2909      	cmp	r1, #9
  4057c8:	d9f5      	bls.n	4057b6 <_vfiprintf_r+0x48e>
  4057ca:	e616      	b.n	4053fa <_vfiprintf_r+0xd2>
  4057cc:	9908      	ldr	r1, [sp, #32]
  4057ce:	9607      	str	r6, [sp, #28]
  4057d0:	680a      	ldr	r2, [r1, #0]
  4057d2:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  4057d6:	f04f 0000 	mov.w	r0, #0
  4057da:	460a      	mov	r2, r1
  4057dc:	f88d 0037 	strb.w	r0, [sp, #55]	; 0x37
  4057e0:	3204      	adds	r2, #4
  4057e2:	2001      	movs	r0, #1
  4057e4:	9002      	str	r0, [sp, #8]
  4057e6:	9208      	str	r2, [sp, #32]
  4057e8:	9005      	str	r0, [sp, #20]
  4057ea:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  4057ee:	9303      	str	r3, [sp, #12]
  4057f0:	2400      	movs	r4, #0
  4057f2:	e6cb      	b.n	40558c <_vfiprintf_r+0x264>
  4057f4:	9607      	str	r6, [sp, #28]
  4057f6:	2800      	cmp	r0, #0
  4057f8:	f040 8382 	bne.w	405f00 <_vfiprintf_r+0xbd8>
  4057fc:	069e      	lsls	r6, r3, #26
  4057fe:	f100 82d1 	bmi.w	405da4 <_vfiprintf_r+0xa7c>
  405802:	06dd      	lsls	r5, r3, #27
  405804:	f100 828d 	bmi.w	405d22 <_vfiprintf_r+0x9fa>
  405808:	0658      	lsls	r0, r3, #25
  40580a:	f140 828a 	bpl.w	405d22 <_vfiprintf_r+0x9fa>
  40580e:	9d08      	ldr	r5, [sp, #32]
  405810:	f9b5 6000 	ldrsh.w	r6, [r5]
  405814:	462a      	mov	r2, r5
  405816:	17f7      	asrs	r7, r6, #31
  405818:	3204      	adds	r2, #4
  40581a:	4630      	mov	r0, r6
  40581c:	4639      	mov	r1, r7
  40581e:	9208      	str	r2, [sp, #32]
  405820:	2800      	cmp	r0, #0
  405822:	f171 0200 	sbcs.w	r2, r1, #0
  405826:	f2c0 82ee 	blt.w	405e06 <_vfiprintf_r+0xade>
  40582a:	1c61      	adds	r1, r4, #1
  40582c:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405830:	f04f 0201 	mov.w	r2, #1
  405834:	f47f ae8b 	bne.w	40554e <_vfiprintf_r+0x226>
  405838:	ea56 0107 	orrs.w	r1, r6, r7
  40583c:	f000 81e8 	beq.w	405c10 <_vfiprintf_r+0x8e8>
  405840:	9303      	str	r3, [sp, #12]
  405842:	2a01      	cmp	r2, #1
  405844:	f000 8225 	beq.w	405c92 <_vfiprintf_r+0x96a>
  405848:	2a02      	cmp	r2, #2
  40584a:	f040 81f5 	bne.w	405c38 <_vfiprintf_r+0x910>
  40584e:	980b      	ldr	r0, [sp, #44]	; 0x2c
  405850:	46d8      	mov	r8, fp
  405852:	0933      	lsrs	r3, r6, #4
  405854:	f006 010f 	and.w	r1, r6, #15
  405858:	ea43 7307 	orr.w	r3, r3, r7, lsl #28
  40585c:	093a      	lsrs	r2, r7, #4
  40585e:	461e      	mov	r6, r3
  405860:	4617      	mov	r7, r2
  405862:	5c43      	ldrb	r3, [r0, r1]
  405864:	f808 3d01 	strb.w	r3, [r8, #-1]!
  405868:	ea56 0307 	orrs.w	r3, r6, r7
  40586c:	d1f1      	bne.n	405852 <_vfiprintf_r+0x52a>
  40586e:	ebab 0308 	sub.w	r3, fp, r8
  405872:	9305      	str	r3, [sp, #20]
  405874:	e682      	b.n	40557c <_vfiprintf_r+0x254>
  405876:	f899 2000 	ldrb.w	r2, [r9]
  40587a:	2d00      	cmp	r5, #0
  40587c:	f47f adbb 	bne.w	4053f6 <_vfiprintf_r+0xce>
  405880:	2001      	movs	r0, #1
  405882:	2520      	movs	r5, #32
  405884:	e5b7      	b.n	4053f6 <_vfiprintf_r+0xce>
  405886:	9607      	str	r6, [sp, #28]
  405888:	2800      	cmp	r0, #0
  40588a:	f040 8336 	bne.w	405efa <_vfiprintf_r+0xbd2>
  40588e:	f043 0310 	orr.w	r3, r3, #16
  405892:	e7b3      	b.n	4057fc <_vfiprintf_r+0x4d4>
  405894:	9607      	str	r6, [sp, #28]
  405896:	f043 0310 	orr.w	r3, r3, #16
  40589a:	e63d      	b.n	405518 <_vfiprintf_r+0x1f0>
  40589c:	9607      	str	r6, [sp, #28]
  40589e:	f043 0310 	orr.w	r3, r3, #16
  4058a2:	e76f      	b.n	405784 <_vfiprintf_r+0x45c>
  4058a4:	00409678 	.word	0x00409678
  4058a8:	00409688 	.word	0x00409688
  4058ac:	9607      	str	r6, [sp, #28]
  4058ae:	2800      	cmp	r0, #0
  4058b0:	f040 832c 	bne.w	405f0c <_vfiprintf_r+0xbe4>
  4058b4:	49b0      	ldr	r1, [pc, #704]	; (405b78 <_vfiprintf_r+0x850>)
  4058b6:	910b      	str	r1, [sp, #44]	; 0x2c
  4058b8:	069f      	lsls	r7, r3, #26
  4058ba:	f100 8297 	bmi.w	405dec <_vfiprintf_r+0xac4>
  4058be:	9808      	ldr	r0, [sp, #32]
  4058c0:	06de      	lsls	r6, r3, #27
  4058c2:	4601      	mov	r1, r0
  4058c4:	f100 8228 	bmi.w	405d18 <_vfiprintf_r+0x9f0>
  4058c8:	065d      	lsls	r5, r3, #25
  4058ca:	f140 8225 	bpl.w	405d18 <_vfiprintf_r+0x9f0>
  4058ce:	3104      	adds	r1, #4
  4058d0:	8806      	ldrh	r6, [r0, #0]
  4058d2:	9108      	str	r1, [sp, #32]
  4058d4:	2700      	movs	r7, #0
  4058d6:	07d8      	lsls	r0, r3, #31
  4058d8:	f140 81d9 	bpl.w	405c8e <_vfiprintf_r+0x966>
  4058dc:	ea56 0107 	orrs.w	r1, r6, r7
  4058e0:	f000 81d5 	beq.w	405c8e <_vfiprintf_r+0x966>
  4058e4:	2130      	movs	r1, #48	; 0x30
  4058e6:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  4058ea:	f043 0302 	orr.w	r3, r3, #2
  4058ee:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  4058f2:	2202      	movs	r2, #2
  4058f4:	e623      	b.n	40553e <_vfiprintf_r+0x216>
  4058f6:	f899 2000 	ldrb.w	r2, [r9]
  4058fa:	2a2a      	cmp	r2, #42	; 0x2a
  4058fc:	f109 0701 	add.w	r7, r9, #1
  405900:	f000 82f0 	beq.w	405ee4 <_vfiprintf_r+0xbbc>
  405904:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405908:	2909      	cmp	r1, #9
  40590a:	46b9      	mov	r9, r7
  40590c:	f04f 0400 	mov.w	r4, #0
  405910:	f63f ad73 	bhi.w	4053fa <_vfiprintf_r+0xd2>
  405914:	f819 2b01 	ldrb.w	r2, [r9], #1
  405918:	eb04 0484 	add.w	r4, r4, r4, lsl #2
  40591c:	eb01 0444 	add.w	r4, r1, r4, lsl #1
  405920:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
  405924:	2909      	cmp	r1, #9
  405926:	d9f5      	bls.n	405914 <_vfiprintf_r+0x5ec>
  405928:	e567      	b.n	4053fa <_vfiprintf_r+0xd2>
  40592a:	f899 2000 	ldrb.w	r2, [r9]
  40592e:	2a6c      	cmp	r2, #108	; 0x6c
  405930:	bf03      	ittte	eq
  405932:	f899 2001 	ldrbeq.w	r2, [r9, #1]
  405936:	f043 0320 	orreq.w	r3, r3, #32
  40593a:	f109 0901 	addeq.w	r9, r9, #1
  40593e:	f043 0310 	orrne.w	r3, r3, #16
  405942:	e558      	b.n	4053f6 <_vfiprintf_r+0xce>
  405944:	9908      	ldr	r1, [sp, #32]
  405946:	680e      	ldr	r6, [r1, #0]
  405948:	460a      	mov	r2, r1
  40594a:	2e00      	cmp	r6, #0
  40594c:	f102 0204 	add.w	r2, r2, #4
  405950:	f6ff adda 	blt.w	405508 <_vfiprintf_r+0x1e0>
  405954:	9208      	str	r2, [sp, #32]
  405956:	f899 2000 	ldrb.w	r2, [r9]
  40595a:	e54c      	b.n	4053f6 <_vfiprintf_r+0xce>
  40595c:	9607      	str	r6, [sp, #28]
  40595e:	2800      	cmp	r0, #0
  405960:	f040 82da 	bne.w	405f18 <_vfiprintf_r+0xbf0>
  405964:	4985      	ldr	r1, [pc, #532]	; (405b7c <_vfiprintf_r+0x854>)
  405966:	910b      	str	r1, [sp, #44]	; 0x2c
  405968:	e7a6      	b.n	4058b8 <_vfiprintf_r+0x590>
  40596a:	9808      	ldr	r0, [sp, #32]
  40596c:	4a83      	ldr	r2, [pc, #524]	; (405b7c <_vfiprintf_r+0x854>)
  40596e:	9607      	str	r6, [sp, #28]
  405970:	920b      	str	r2, [sp, #44]	; 0x2c
  405972:	6806      	ldr	r6, [r0, #0]
  405974:	2278      	movs	r2, #120	; 0x78
  405976:	2130      	movs	r1, #48	; 0x30
  405978:	3004      	adds	r0, #4
  40597a:	f88d 2039 	strb.w	r2, [sp, #57]	; 0x39
  40597e:	f043 0302 	orr.w	r3, r3, #2
  405982:	9008      	str	r0, [sp, #32]
  405984:	2700      	movs	r7, #0
  405986:	f88d 1038 	strb.w	r1, [sp, #56]	; 0x38
  40598a:	2202      	movs	r2, #2
  40598c:	e5d7      	b.n	40553e <_vfiprintf_r+0x216>
  40598e:	f043 0320 	orr.w	r3, r3, #32
  405992:	f899 2000 	ldrb.w	r2, [r9]
  405996:	e52e      	b.n	4053f6 <_vfiprintf_r+0xce>
  405998:	9908      	ldr	r1, [sp, #32]
  40599a:	9607      	str	r6, [sp, #28]
  40599c:	f8d1 8000 	ldr.w	r8, [r1]
  4059a0:	f04f 0200 	mov.w	r2, #0
  4059a4:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  4059a8:	1d0e      	adds	r6, r1, #4
  4059aa:	f1b8 0f00 	cmp.w	r8, #0
  4059ae:	f000 8281 	beq.w	405eb4 <_vfiprintf_r+0xb8c>
  4059b2:	1c67      	adds	r7, r4, #1
  4059b4:	f000 8260 	beq.w	405e78 <_vfiprintf_r+0xb50>
  4059b8:	4622      	mov	r2, r4
  4059ba:	2100      	movs	r1, #0
  4059bc:	4640      	mov	r0, r8
  4059be:	9302      	str	r3, [sp, #8]
  4059c0:	f002 fb0e 	bl	407fe0 <memchr>
  4059c4:	9b02      	ldr	r3, [sp, #8]
  4059c6:	2800      	cmp	r0, #0
  4059c8:	f000 8284 	beq.w	405ed4 <_vfiprintf_r+0xbac>
  4059cc:	eba0 0208 	sub.w	r2, r0, r8
  4059d0:	9205      	str	r2, [sp, #20]
  4059d2:	9608      	str	r6, [sp, #32]
  4059d4:	9303      	str	r3, [sp, #12]
  4059d6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  4059da:	2400      	movs	r4, #0
  4059dc:	e5ce      	b.n	40557c <_vfiprintf_r+0x254>
  4059de:	f043 0301 	orr.w	r3, r3, #1
  4059e2:	f899 2000 	ldrb.w	r2, [r9]
  4059e6:	e506      	b.n	4053f6 <_vfiprintf_r+0xce>
  4059e8:	f899 2000 	ldrb.w	r2, [r9]
  4059ec:	2001      	movs	r0, #1
  4059ee:	252b      	movs	r5, #43	; 0x2b
  4059f0:	e501      	b.n	4053f6 <_vfiprintf_r+0xce>
  4059f2:	2800      	cmp	r0, #0
  4059f4:	f040 8287 	bne.w	405f06 <_vfiprintf_r+0xbde>
  4059f8:	0699      	lsls	r1, r3, #26
  4059fa:	f100 8231 	bmi.w	405e60 <_vfiprintf_r+0xb38>
  4059fe:	06da      	lsls	r2, r3, #27
  405a00:	d421      	bmi.n	405a46 <_vfiprintf_r+0x71e>
  405a02:	065b      	lsls	r3, r3, #25
  405a04:	d51f      	bpl.n	405a46 <_vfiprintf_r+0x71e>
  405a06:	9a08      	ldr	r2, [sp, #32]
  405a08:	6813      	ldr	r3, [r2, #0]
  405a0a:	3204      	adds	r2, #4
  405a0c:	9208      	str	r2, [sp, #32]
  405a0e:	f8bd 2010 	ldrh.w	r2, [sp, #16]
  405a12:	801a      	strh	r2, [r3, #0]
  405a14:	e4ba      	b.n	40538c <_vfiprintf_r+0x64>
  405a16:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405a1a:	f899 2000 	ldrb.w	r2, [r9]
  405a1e:	e4ea      	b.n	4053f6 <_vfiprintf_r+0xce>
  405a20:	9607      	str	r6, [sp, #28]
  405a22:	2800      	cmp	r0, #0
  405a24:	f040 8275 	bne.w	405f12 <_vfiprintf_r+0xbea>
  405a28:	2a00      	cmp	r2, #0
  405a2a:	f000 8088 	beq.w	405b3e <_vfiprintf_r+0x816>
  405a2e:	2101      	movs	r1, #1
  405a30:	f88d 2048 	strb.w	r2, [sp, #72]	; 0x48
  405a34:	f04f 0200 	mov.w	r2, #0
  405a38:	9102      	str	r1, [sp, #8]
  405a3a:	f88d 2037 	strb.w	r2, [sp, #55]	; 0x37
  405a3e:	9105      	str	r1, [sp, #20]
  405a40:	f10d 0848 	add.w	r8, sp, #72	; 0x48
  405a44:	e6d3      	b.n	4057ee <_vfiprintf_r+0x4c6>
  405a46:	9a08      	ldr	r2, [sp, #32]
  405a48:	6813      	ldr	r3, [r2, #0]
  405a4a:	3204      	adds	r2, #4
  405a4c:	9208      	str	r2, [sp, #32]
  405a4e:	9a04      	ldr	r2, [sp, #16]
  405a50:	601a      	str	r2, [r3, #0]
  405a52:	e49b      	b.n	40538c <_vfiprintf_r+0x64>
  405a54:	aa0f      	add	r2, sp, #60	; 0x3c
  405a56:	9901      	ldr	r1, [sp, #4]
  405a58:	4620      	mov	r0, r4
  405a5a:	f7ff fc25 	bl	4052a8 <__sprint_r.part.0>
  405a5e:	2800      	cmp	r0, #0
  405a60:	d174      	bne.n	405b4c <_vfiprintf_r+0x824>
  405a62:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a64:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a66:	f101 0c01 	add.w	ip, r1, #1
  405a6a:	46de      	mov	lr, fp
  405a6c:	e5b3      	b.n	4055d6 <_vfiprintf_r+0x2ae>
  405a6e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405a70:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405a72:	1c48      	adds	r0, r1, #1
  405a74:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405a78:	2d00      	cmp	r5, #0
  405a7a:	f43f add6 	beq.w	40562a <_vfiprintf_r+0x302>
  405a7e:	3201      	adds	r2, #1
  405a80:	f10d 0537 	add.w	r5, sp, #55	; 0x37
  405a84:	2101      	movs	r1, #1
  405a86:	2807      	cmp	r0, #7
  405a88:	9211      	str	r2, [sp, #68]	; 0x44
  405a8a:	9010      	str	r0, [sp, #64]	; 0x40
  405a8c:	f8ca 5000 	str.w	r5, [sl]
  405a90:	f8ca 1004 	str.w	r1, [sl, #4]
  405a94:	f340 80b6 	ble.w	405c04 <_vfiprintf_r+0x8dc>
  405a98:	2a00      	cmp	r2, #0
  405a9a:	f040 8155 	bne.w	405d48 <_vfiprintf_r+0xa20>
  405a9e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405aa0:	2b00      	cmp	r3, #0
  405aa2:	f43f add3 	beq.w	40564c <_vfiprintf_r+0x324>
  405aa6:	ab0e      	add	r3, sp, #56	; 0x38
  405aa8:	2202      	movs	r2, #2
  405aaa:	4608      	mov	r0, r1
  405aac:	931c      	str	r3, [sp, #112]	; 0x70
  405aae:	921d      	str	r2, [sp, #116]	; 0x74
  405ab0:	46da      	mov	sl, fp
  405ab2:	4601      	mov	r1, r0
  405ab4:	f10a 0a08 	add.w	sl, sl, #8
  405ab8:	3001      	adds	r0, #1
  405aba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  405abc:	2b80      	cmp	r3, #128	; 0x80
  405abe:	f43f adcd 	beq.w	40565c <_vfiprintf_r+0x334>
  405ac2:	9b05      	ldr	r3, [sp, #20]
  405ac4:	1ae4      	subs	r4, r4, r3
  405ac6:	2c00      	cmp	r4, #0
  405ac8:	f77f ae07 	ble.w	4056da <_vfiprintf_r+0x3b2>
  405acc:	2c10      	cmp	r4, #16
  405ace:	4d2c      	ldr	r5, [pc, #176]	; (405b80 <_vfiprintf_r+0x858>)
  405ad0:	dd1d      	ble.n	405b0e <_vfiprintf_r+0x7e6>
  405ad2:	46d6      	mov	lr, sl
  405ad4:	2610      	movs	r6, #16
  405ad6:	9f06      	ldr	r7, [sp, #24]
  405ad8:	f8dd a004 	ldr.w	sl, [sp, #4]
  405adc:	e006      	b.n	405aec <_vfiprintf_r+0x7c4>
  405ade:	1c88      	adds	r0, r1, #2
  405ae0:	f10e 0e08 	add.w	lr, lr, #8
  405ae4:	4619      	mov	r1, r3
  405ae6:	3c10      	subs	r4, #16
  405ae8:	2c10      	cmp	r4, #16
  405aea:	dd0f      	ble.n	405b0c <_vfiprintf_r+0x7e4>
  405aec:	1c4b      	adds	r3, r1, #1
  405aee:	3210      	adds	r2, #16
  405af0:	2b07      	cmp	r3, #7
  405af2:	9211      	str	r2, [sp, #68]	; 0x44
  405af4:	e88e 0060 	stmia.w	lr, {r5, r6}
  405af8:	9310      	str	r3, [sp, #64]	; 0x40
  405afa:	ddf0      	ble.n	405ade <_vfiprintf_r+0x7b6>
  405afc:	b9a2      	cbnz	r2, 405b28 <_vfiprintf_r+0x800>
  405afe:	3c10      	subs	r4, #16
  405b00:	2c10      	cmp	r4, #16
  405b02:	f04f 0001 	mov.w	r0, #1
  405b06:	4611      	mov	r1, r2
  405b08:	46de      	mov	lr, fp
  405b0a:	dcef      	bgt.n	405aec <_vfiprintf_r+0x7c4>
  405b0c:	46f2      	mov	sl, lr
  405b0e:	4422      	add	r2, r4
  405b10:	2807      	cmp	r0, #7
  405b12:	9211      	str	r2, [sp, #68]	; 0x44
  405b14:	f8ca 5000 	str.w	r5, [sl]
  405b18:	f8ca 4004 	str.w	r4, [sl, #4]
  405b1c:	9010      	str	r0, [sp, #64]	; 0x40
  405b1e:	dc31      	bgt.n	405b84 <_vfiprintf_r+0x85c>
  405b20:	f10a 0a08 	add.w	sl, sl, #8
  405b24:	3001      	adds	r0, #1
  405b26:	e5d8      	b.n	4056da <_vfiprintf_r+0x3b2>
  405b28:	aa0f      	add	r2, sp, #60	; 0x3c
  405b2a:	4651      	mov	r1, sl
  405b2c:	4638      	mov	r0, r7
  405b2e:	f7ff fbbb 	bl	4052a8 <__sprint_r.part.0>
  405b32:	b958      	cbnz	r0, 405b4c <_vfiprintf_r+0x824>
  405b34:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b36:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b38:	1c48      	adds	r0, r1, #1
  405b3a:	46de      	mov	lr, fp
  405b3c:	e7d3      	b.n	405ae6 <_vfiprintf_r+0x7be>
  405b3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
  405b40:	b123      	cbz	r3, 405b4c <_vfiprintf_r+0x824>
  405b42:	9806      	ldr	r0, [sp, #24]
  405b44:	9901      	ldr	r1, [sp, #4]
  405b46:	aa0f      	add	r2, sp, #60	; 0x3c
  405b48:	f7ff fbae 	bl	4052a8 <__sprint_r.part.0>
  405b4c:	9b01      	ldr	r3, [sp, #4]
  405b4e:	899b      	ldrh	r3, [r3, #12]
  405b50:	065b      	lsls	r3, r3, #25
  405b52:	f57f acd2 	bpl.w	4054fa <_vfiprintf_r+0x1d2>
  405b56:	f04f 33ff 	mov.w	r3, #4294967295
  405b5a:	9304      	str	r3, [sp, #16]
  405b5c:	e4cd      	b.n	4054fa <_vfiprintf_r+0x1d2>
  405b5e:	aa0f      	add	r2, sp, #60	; 0x3c
  405b60:	4641      	mov	r1, r8
  405b62:	4638      	mov	r0, r7
  405b64:	f7ff fba0 	bl	4052a8 <__sprint_r.part.0>
  405b68:	2800      	cmp	r0, #0
  405b6a:	d1ef      	bne.n	405b4c <_vfiprintf_r+0x824>
  405b6c:	9910      	ldr	r1, [sp, #64]	; 0x40
  405b6e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405b70:	1c48      	adds	r0, r1, #1
  405b72:	46da      	mov	sl, fp
  405b74:	e5d8      	b.n	405728 <_vfiprintf_r+0x400>
  405b76:	bf00      	nop
  405b78:	00409624 	.word	0x00409624
  405b7c:	00409638 	.word	0x00409638
  405b80:	00409688 	.word	0x00409688
  405b84:	2a00      	cmp	r2, #0
  405b86:	f040 8100 	bne.w	405d8a <_vfiprintf_r+0xa62>
  405b8a:	9a05      	ldr	r2, [sp, #20]
  405b8c:	921d      	str	r2, [sp, #116]	; 0x74
  405b8e:	2301      	movs	r3, #1
  405b90:	9211      	str	r2, [sp, #68]	; 0x44
  405b92:	f8cd 8070 	str.w	r8, [sp, #112]	; 0x70
  405b96:	9310      	str	r3, [sp, #64]	; 0x40
  405b98:	46da      	mov	sl, fp
  405b9a:	f10a 0a08 	add.w	sl, sl, #8
  405b9e:	9b03      	ldr	r3, [sp, #12]
  405ba0:	0759      	lsls	r1, r3, #29
  405ba2:	d505      	bpl.n	405bb0 <_vfiprintf_r+0x888>
  405ba4:	9b07      	ldr	r3, [sp, #28]
  405ba6:	9902      	ldr	r1, [sp, #8]
  405ba8:	1a5c      	subs	r4, r3, r1
  405baa:	2c00      	cmp	r4, #0
  405bac:	f73f adae 	bgt.w	40570c <_vfiprintf_r+0x3e4>
  405bb0:	9b04      	ldr	r3, [sp, #16]
  405bb2:	9907      	ldr	r1, [sp, #28]
  405bb4:	9802      	ldr	r0, [sp, #8]
  405bb6:	4281      	cmp	r1, r0
  405bb8:	bfac      	ite	ge
  405bba:	185b      	addge	r3, r3, r1
  405bbc:	181b      	addlt	r3, r3, r0
  405bbe:	9304      	str	r3, [sp, #16]
  405bc0:	bb7a      	cbnz	r2, 405c22 <_vfiprintf_r+0x8fa>
  405bc2:	2300      	movs	r3, #0
  405bc4:	9310      	str	r3, [sp, #64]	; 0x40
  405bc6:	46da      	mov	sl, fp
  405bc8:	f7ff bbe0 	b.w	40538c <_vfiprintf_r+0x64>
  405bcc:	aa0f      	add	r2, sp, #60	; 0x3c
  405bce:	9901      	ldr	r1, [sp, #4]
  405bd0:	4620      	mov	r0, r4
  405bd2:	f7ff fb69 	bl	4052a8 <__sprint_r.part.0>
  405bd6:	2800      	cmp	r0, #0
  405bd8:	d1b8      	bne.n	405b4c <_vfiprintf_r+0x824>
  405bda:	9910      	ldr	r1, [sp, #64]	; 0x40
  405bdc:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405bde:	f101 0e01 	add.w	lr, r1, #1
  405be2:	46dc      	mov	ip, fp
  405be4:	e54e      	b.n	405684 <_vfiprintf_r+0x35c>
  405be6:	2a00      	cmp	r2, #0
  405be8:	f040 811c 	bne.w	405e24 <_vfiprintf_r+0xafc>
  405bec:	f89d 1037 	ldrb.w	r1, [sp, #55]	; 0x37
  405bf0:	2900      	cmp	r1, #0
  405bf2:	f000 8111 	beq.w	405e18 <_vfiprintf_r+0xaf0>
  405bf6:	2201      	movs	r2, #1
  405bf8:	f10d 0137 	add.w	r1, sp, #55	; 0x37
  405bfc:	4610      	mov	r0, r2
  405bfe:	921d      	str	r2, [sp, #116]	; 0x74
  405c00:	911c      	str	r1, [sp, #112]	; 0x70
  405c02:	46da      	mov	sl, fp
  405c04:	4601      	mov	r1, r0
  405c06:	f10a 0a08 	add.w	sl, sl, #8
  405c0a:	3001      	adds	r0, #1
  405c0c:	e50d      	b.n	40562a <_vfiprintf_r+0x302>
  405c0e:	9b03      	ldr	r3, [sp, #12]
  405c10:	2a01      	cmp	r2, #1
  405c12:	f000 8090 	beq.w	405d36 <_vfiprintf_r+0xa0e>
  405c16:	2a02      	cmp	r2, #2
  405c18:	d10b      	bne.n	405c32 <_vfiprintf_r+0x90a>
  405c1a:	9303      	str	r3, [sp, #12]
  405c1c:	2600      	movs	r6, #0
  405c1e:	2700      	movs	r7, #0
  405c20:	e615      	b.n	40584e <_vfiprintf_r+0x526>
  405c22:	aa0f      	add	r2, sp, #60	; 0x3c
  405c24:	9901      	ldr	r1, [sp, #4]
  405c26:	9806      	ldr	r0, [sp, #24]
  405c28:	f7ff fb3e 	bl	4052a8 <__sprint_r.part.0>
  405c2c:	2800      	cmp	r0, #0
  405c2e:	d0c8      	beq.n	405bc2 <_vfiprintf_r+0x89a>
  405c30:	e78c      	b.n	405b4c <_vfiprintf_r+0x824>
  405c32:	9303      	str	r3, [sp, #12]
  405c34:	2600      	movs	r6, #0
  405c36:	2700      	movs	r7, #0
  405c38:	4659      	mov	r1, fp
  405c3a:	e000      	b.n	405c3e <_vfiprintf_r+0x916>
  405c3c:	4641      	mov	r1, r8
  405c3e:	08f2      	lsrs	r2, r6, #3
  405c40:	ea42 7247 	orr.w	r2, r2, r7, lsl #29
  405c44:	08f8      	lsrs	r0, r7, #3
  405c46:	f006 0307 	and.w	r3, r6, #7
  405c4a:	4607      	mov	r7, r0
  405c4c:	4616      	mov	r6, r2
  405c4e:	3330      	adds	r3, #48	; 0x30
  405c50:	ea56 0207 	orrs.w	r2, r6, r7
  405c54:	f801 3c01 	strb.w	r3, [r1, #-1]
  405c58:	f101 38ff 	add.w	r8, r1, #4294967295
  405c5c:	d1ee      	bne.n	405c3c <_vfiprintf_r+0x914>
  405c5e:	9a03      	ldr	r2, [sp, #12]
  405c60:	07d6      	lsls	r6, r2, #31
  405c62:	f57f ae04 	bpl.w	40586e <_vfiprintf_r+0x546>
  405c66:	2b30      	cmp	r3, #48	; 0x30
  405c68:	f43f ae01 	beq.w	40586e <_vfiprintf_r+0x546>
  405c6c:	3902      	subs	r1, #2
  405c6e:	2330      	movs	r3, #48	; 0x30
  405c70:	f808 3c01 	strb.w	r3, [r8, #-1]
  405c74:	ebab 0301 	sub.w	r3, fp, r1
  405c78:	9305      	str	r3, [sp, #20]
  405c7a:	4688      	mov	r8, r1
  405c7c:	e47e      	b.n	40557c <_vfiprintf_r+0x254>
  405c7e:	9b04      	ldr	r3, [sp, #16]
  405c80:	9a07      	ldr	r2, [sp, #28]
  405c82:	428a      	cmp	r2, r1
  405c84:	bfac      	ite	ge
  405c86:	189b      	addge	r3, r3, r2
  405c88:	185b      	addlt	r3, r3, r1
  405c8a:	9304      	str	r3, [sp, #16]
  405c8c:	e799      	b.n	405bc2 <_vfiprintf_r+0x89a>
  405c8e:	2202      	movs	r2, #2
  405c90:	e455      	b.n	40553e <_vfiprintf_r+0x216>
  405c92:	2f00      	cmp	r7, #0
  405c94:	bf08      	it	eq
  405c96:	2e0a      	cmpeq	r6, #10
  405c98:	d34c      	bcc.n	405d34 <_vfiprintf_r+0xa0c>
  405c9a:	46d8      	mov	r8, fp
  405c9c:	4630      	mov	r0, r6
  405c9e:	4639      	mov	r1, r7
  405ca0:	220a      	movs	r2, #10
  405ca2:	2300      	movs	r3, #0
  405ca4:	f003 facc 	bl	409240 <__aeabi_uldivmod>
  405ca8:	3230      	adds	r2, #48	; 0x30
  405caa:	f808 2d01 	strb.w	r2, [r8, #-1]!
  405cae:	4630      	mov	r0, r6
  405cb0:	4639      	mov	r1, r7
  405cb2:	2300      	movs	r3, #0
  405cb4:	220a      	movs	r2, #10
  405cb6:	f003 fac3 	bl	409240 <__aeabi_uldivmod>
  405cba:	4606      	mov	r6, r0
  405cbc:	460f      	mov	r7, r1
  405cbe:	ea56 0307 	orrs.w	r3, r6, r7
  405cc2:	d1eb      	bne.n	405c9c <_vfiprintf_r+0x974>
  405cc4:	ebab 0308 	sub.w	r3, fp, r8
  405cc8:	9305      	str	r3, [sp, #20]
  405cca:	e457      	b.n	40557c <_vfiprintf_r+0x254>
  405ccc:	9405      	str	r4, [sp, #20]
  405cce:	46d8      	mov	r8, fp
  405cd0:	e454      	b.n	40557c <_vfiprintf_r+0x254>
  405cd2:	aa0f      	add	r2, sp, #60	; 0x3c
  405cd4:	9901      	ldr	r1, [sp, #4]
  405cd6:	9806      	ldr	r0, [sp, #24]
  405cd8:	f7ff fae6 	bl	4052a8 <__sprint_r.part.0>
  405cdc:	2800      	cmp	r0, #0
  405cde:	f47f af35 	bne.w	405b4c <_vfiprintf_r+0x824>
  405ce2:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ce4:	46da      	mov	sl, fp
  405ce6:	e75a      	b.n	405b9e <_vfiprintf_r+0x876>
  405ce8:	aa0f      	add	r2, sp, #60	; 0x3c
  405cea:	9901      	ldr	r1, [sp, #4]
  405cec:	9806      	ldr	r0, [sp, #24]
  405cee:	f7ff fadb 	bl	4052a8 <__sprint_r.part.0>
  405cf2:	2800      	cmp	r0, #0
  405cf4:	f47f af2a 	bne.w	405b4c <_vfiprintf_r+0x824>
  405cf8:	46da      	mov	sl, fp
  405cfa:	f7ff bbe0 	b.w	4054be <_vfiprintf_r+0x196>
  405cfe:	3104      	adds	r1, #4
  405d00:	6816      	ldr	r6, [r2, #0]
  405d02:	9108      	str	r1, [sp, #32]
  405d04:	2201      	movs	r2, #1
  405d06:	2700      	movs	r7, #0
  405d08:	e419      	b.n	40553e <_vfiprintf_r+0x216>
  405d0a:	9808      	ldr	r0, [sp, #32]
  405d0c:	4601      	mov	r1, r0
  405d0e:	3104      	adds	r1, #4
  405d10:	6806      	ldr	r6, [r0, #0]
  405d12:	9108      	str	r1, [sp, #32]
  405d14:	2700      	movs	r7, #0
  405d16:	e412      	b.n	40553e <_vfiprintf_r+0x216>
  405d18:	680e      	ldr	r6, [r1, #0]
  405d1a:	3104      	adds	r1, #4
  405d1c:	9108      	str	r1, [sp, #32]
  405d1e:	2700      	movs	r7, #0
  405d20:	e5d9      	b.n	4058d6 <_vfiprintf_r+0x5ae>
  405d22:	9908      	ldr	r1, [sp, #32]
  405d24:	680e      	ldr	r6, [r1, #0]
  405d26:	460a      	mov	r2, r1
  405d28:	17f7      	asrs	r7, r6, #31
  405d2a:	3204      	adds	r2, #4
  405d2c:	9208      	str	r2, [sp, #32]
  405d2e:	4630      	mov	r0, r6
  405d30:	4639      	mov	r1, r7
  405d32:	e575      	b.n	405820 <_vfiprintf_r+0x4f8>
  405d34:	9b03      	ldr	r3, [sp, #12]
  405d36:	9303      	str	r3, [sp, #12]
  405d38:	f10d 08b0 	add.w	r8, sp, #176	; 0xb0
  405d3c:	3630      	adds	r6, #48	; 0x30
  405d3e:	2301      	movs	r3, #1
  405d40:	f808 6d41 	strb.w	r6, [r8, #-65]!
  405d44:	9305      	str	r3, [sp, #20]
  405d46:	e419      	b.n	40557c <_vfiprintf_r+0x254>
  405d48:	aa0f      	add	r2, sp, #60	; 0x3c
  405d4a:	9901      	ldr	r1, [sp, #4]
  405d4c:	9806      	ldr	r0, [sp, #24]
  405d4e:	f7ff faab 	bl	4052a8 <__sprint_r.part.0>
  405d52:	2800      	cmp	r0, #0
  405d54:	f47f aefa 	bne.w	405b4c <_vfiprintf_r+0x824>
  405d58:	9910      	ldr	r1, [sp, #64]	; 0x40
  405d5a:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d5c:	1c48      	adds	r0, r1, #1
  405d5e:	46da      	mov	sl, fp
  405d60:	e463      	b.n	40562a <_vfiprintf_r+0x302>
  405d62:	aa0f      	add	r2, sp, #60	; 0x3c
  405d64:	9901      	ldr	r1, [sp, #4]
  405d66:	9806      	ldr	r0, [sp, #24]
  405d68:	f7ff fa9e 	bl	4052a8 <__sprint_r.part.0>
  405d6c:	2800      	cmp	r0, #0
  405d6e:	f47f aeed 	bne.w	405b4c <_vfiprintf_r+0x824>
  405d72:	9910      	ldr	r1, [sp, #64]	; 0x40
  405d74:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d76:	1c48      	adds	r0, r1, #1
  405d78:	46da      	mov	sl, fp
  405d7a:	e69e      	b.n	405aba <_vfiprintf_r+0x792>
  405d7c:	2a00      	cmp	r2, #0
  405d7e:	f040 8086 	bne.w	405e8e <_vfiprintf_r+0xb66>
  405d82:	2001      	movs	r0, #1
  405d84:	4611      	mov	r1, r2
  405d86:	46da      	mov	sl, fp
  405d88:	e69b      	b.n	405ac2 <_vfiprintf_r+0x79a>
  405d8a:	aa0f      	add	r2, sp, #60	; 0x3c
  405d8c:	9901      	ldr	r1, [sp, #4]
  405d8e:	9806      	ldr	r0, [sp, #24]
  405d90:	f7ff fa8a 	bl	4052a8 <__sprint_r.part.0>
  405d94:	2800      	cmp	r0, #0
  405d96:	f47f aed9 	bne.w	405b4c <_vfiprintf_r+0x824>
  405d9a:	9810      	ldr	r0, [sp, #64]	; 0x40
  405d9c:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405d9e:	3001      	adds	r0, #1
  405da0:	46da      	mov	sl, fp
  405da2:	e49a      	b.n	4056da <_vfiprintf_r+0x3b2>
  405da4:	9e08      	ldr	r6, [sp, #32]
  405da6:	3607      	adds	r6, #7
  405da8:	f026 0607 	bic.w	r6, r6, #7
  405dac:	e9d6 0100 	ldrd	r0, r1, [r6]
  405db0:	f106 0208 	add.w	r2, r6, #8
  405db4:	9208      	str	r2, [sp, #32]
  405db6:	4606      	mov	r6, r0
  405db8:	460f      	mov	r7, r1
  405dba:	e531      	b.n	405820 <_vfiprintf_r+0x4f8>
  405dbc:	9e08      	ldr	r6, [sp, #32]
  405dbe:	3607      	adds	r6, #7
  405dc0:	f026 0207 	bic.w	r2, r6, #7
  405dc4:	f102 0108 	add.w	r1, r2, #8
  405dc8:	e9d2 6700 	ldrd	r6, r7, [r2]
  405dcc:	9108      	str	r1, [sp, #32]
  405dce:	2201      	movs	r2, #1
  405dd0:	f7ff bbb5 	b.w	40553e <_vfiprintf_r+0x216>
  405dd4:	9e08      	ldr	r6, [sp, #32]
  405dd6:	3607      	adds	r6, #7
  405dd8:	f026 0207 	bic.w	r2, r6, #7
  405ddc:	f102 0108 	add.w	r1, r2, #8
  405de0:	e9d2 6700 	ldrd	r6, r7, [r2]
  405de4:	9108      	str	r1, [sp, #32]
  405de6:	2200      	movs	r2, #0
  405de8:	f7ff bba9 	b.w	40553e <_vfiprintf_r+0x216>
  405dec:	9e08      	ldr	r6, [sp, #32]
  405dee:	3607      	adds	r6, #7
  405df0:	f026 0107 	bic.w	r1, r6, #7
  405df4:	f101 0008 	add.w	r0, r1, #8
  405df8:	9008      	str	r0, [sp, #32]
  405dfa:	e9d1 6700 	ldrd	r6, r7, [r1]
  405dfe:	e56a      	b.n	4058d6 <_vfiprintf_r+0x5ae>
  405e00:	46d8      	mov	r8, fp
  405e02:	f7ff bbbb 	b.w	40557c <_vfiprintf_r+0x254>
  405e06:	252d      	movs	r5, #45	; 0x2d
  405e08:	4276      	negs	r6, r6
  405e0a:	eb67 0747 	sbc.w	r7, r7, r7, lsl #1
  405e0e:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405e12:	2201      	movs	r2, #1
  405e14:	f7ff bb98 	b.w	405548 <_vfiprintf_r+0x220>
  405e18:	9b09      	ldr	r3, [sp, #36]	; 0x24
  405e1a:	b9d3      	cbnz	r3, 405e52 <_vfiprintf_r+0xb2a>
  405e1c:	4611      	mov	r1, r2
  405e1e:	2001      	movs	r0, #1
  405e20:	46da      	mov	sl, fp
  405e22:	e64e      	b.n	405ac2 <_vfiprintf_r+0x79a>
  405e24:	aa0f      	add	r2, sp, #60	; 0x3c
  405e26:	9901      	ldr	r1, [sp, #4]
  405e28:	9806      	ldr	r0, [sp, #24]
  405e2a:	f7ff fa3d 	bl	4052a8 <__sprint_r.part.0>
  405e2e:	2800      	cmp	r0, #0
  405e30:	f47f ae8c 	bne.w	405b4c <_vfiprintf_r+0x824>
  405e34:	9910      	ldr	r1, [sp, #64]	; 0x40
  405e36:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e38:	1c48      	adds	r0, r1, #1
  405e3a:	46da      	mov	sl, fp
  405e3c:	e61a      	b.n	405a74 <_vfiprintf_r+0x74c>
  405e3e:	aa0f      	add	r2, sp, #60	; 0x3c
  405e40:	9901      	ldr	r1, [sp, #4]
  405e42:	9806      	ldr	r0, [sp, #24]
  405e44:	f7ff fa30 	bl	4052a8 <__sprint_r.part.0>
  405e48:	2800      	cmp	r0, #0
  405e4a:	f47f ae7f 	bne.w	405b4c <_vfiprintf_r+0x824>
  405e4e:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405e50:	e6ae      	b.n	405bb0 <_vfiprintf_r+0x888>
  405e52:	ab0e      	add	r3, sp, #56	; 0x38
  405e54:	2202      	movs	r2, #2
  405e56:	931c      	str	r3, [sp, #112]	; 0x70
  405e58:	921d      	str	r2, [sp, #116]	; 0x74
  405e5a:	2001      	movs	r0, #1
  405e5c:	46da      	mov	sl, fp
  405e5e:	e628      	b.n	405ab2 <_vfiprintf_r+0x78a>
  405e60:	9a08      	ldr	r2, [sp, #32]
  405e62:	9904      	ldr	r1, [sp, #16]
  405e64:	6813      	ldr	r3, [r2, #0]
  405e66:	17cd      	asrs	r5, r1, #31
  405e68:	4608      	mov	r0, r1
  405e6a:	3204      	adds	r2, #4
  405e6c:	4629      	mov	r1, r5
  405e6e:	9208      	str	r2, [sp, #32]
  405e70:	e9c3 0100 	strd	r0, r1, [r3]
  405e74:	f7ff ba8a 	b.w	40538c <_vfiprintf_r+0x64>
  405e78:	4640      	mov	r0, r8
  405e7a:	9608      	str	r6, [sp, #32]
  405e7c:	9303      	str	r3, [sp, #12]
  405e7e:	f002 feff 	bl	408c80 <strlen>
  405e82:	2400      	movs	r4, #0
  405e84:	9005      	str	r0, [sp, #20]
  405e86:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405e8a:	f7ff bb77 	b.w	40557c <_vfiprintf_r+0x254>
  405e8e:	aa0f      	add	r2, sp, #60	; 0x3c
  405e90:	9901      	ldr	r1, [sp, #4]
  405e92:	9806      	ldr	r0, [sp, #24]
  405e94:	f7ff fa08 	bl	4052a8 <__sprint_r.part.0>
  405e98:	2800      	cmp	r0, #0
  405e9a:	f47f ae57 	bne.w	405b4c <_vfiprintf_r+0x824>
  405e9e:	9910      	ldr	r1, [sp, #64]	; 0x40
  405ea0:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405ea2:	1c48      	adds	r0, r1, #1
  405ea4:	46da      	mov	sl, fp
  405ea6:	e60c      	b.n	405ac2 <_vfiprintf_r+0x79a>
  405ea8:	9910      	ldr	r1, [sp, #64]	; 0x40
  405eaa:	9a11      	ldr	r2, [sp, #68]	; 0x44
  405eac:	4e1c      	ldr	r6, [pc, #112]	; (405f20 <_vfiprintf_r+0xbf8>)
  405eae:	3101      	adds	r1, #1
  405eb0:	f7ff bba9 	b.w	405606 <_vfiprintf_r+0x2de>
  405eb4:	2c06      	cmp	r4, #6
  405eb6:	bf28      	it	cs
  405eb8:	2406      	movcs	r4, #6
  405eba:	9405      	str	r4, [sp, #20]
  405ebc:	9608      	str	r6, [sp, #32]
  405ebe:	9402      	str	r4, [sp, #8]
  405ec0:	f8df 8060 	ldr.w	r8, [pc, #96]	; 405f24 <_vfiprintf_r+0xbfc>
  405ec4:	e493      	b.n	4057ee <_vfiprintf_r+0x4c6>
  405ec6:	9810      	ldr	r0, [sp, #64]	; 0x40
  405ec8:	4e15      	ldr	r6, [pc, #84]	; (405f20 <_vfiprintf_r+0xbf8>)
  405eca:	3001      	adds	r0, #1
  405ecc:	e443      	b.n	405756 <_vfiprintf_r+0x42e>
  405ece:	4686      	mov	lr, r0
  405ed0:	f7ff bbef 	b.w	4056b2 <_vfiprintf_r+0x38a>
  405ed4:	9405      	str	r4, [sp, #20]
  405ed6:	f89d 5037 	ldrb.w	r5, [sp, #55]	; 0x37
  405eda:	9608      	str	r6, [sp, #32]
  405edc:	9303      	str	r3, [sp, #12]
  405ede:	4604      	mov	r4, r0
  405ee0:	f7ff bb4c 	b.w	40557c <_vfiprintf_r+0x254>
  405ee4:	9908      	ldr	r1, [sp, #32]
  405ee6:	f899 2001 	ldrb.w	r2, [r9, #1]
  405eea:	680c      	ldr	r4, [r1, #0]
  405eec:	3104      	adds	r1, #4
  405eee:	ea44 74e4 	orr.w	r4, r4, r4, asr #31
  405ef2:	46b9      	mov	r9, r7
  405ef4:	9108      	str	r1, [sp, #32]
  405ef6:	f7ff ba7e 	b.w	4053f6 <_vfiprintf_r+0xce>
  405efa:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405efe:	e4c6      	b.n	40588e <_vfiprintf_r+0x566>
  405f00:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f04:	e47a      	b.n	4057fc <_vfiprintf_r+0x4d4>
  405f06:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f0a:	e575      	b.n	4059f8 <_vfiprintf_r+0x6d0>
  405f0c:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f10:	e4d0      	b.n	4058b4 <_vfiprintf_r+0x58c>
  405f12:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f16:	e587      	b.n	405a28 <_vfiprintf_r+0x700>
  405f18:	f88d 5037 	strb.w	r5, [sp, #55]	; 0x37
  405f1c:	e522      	b.n	405964 <_vfiprintf_r+0x63c>
  405f1e:	bf00      	nop
  405f20:	00409678 	.word	0x00409678
  405f24:	0040964c 	.word	0x0040964c

00405f28 <__sbprintf>:
  405f28:	b5f0      	push	{r4, r5, r6, r7, lr}
  405f2a:	460c      	mov	r4, r1
  405f2c:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
  405f30:	8989      	ldrh	r1, [r1, #12]
  405f32:	6e66      	ldr	r6, [r4, #100]	; 0x64
  405f34:	89e5      	ldrh	r5, [r4, #14]
  405f36:	9619      	str	r6, [sp, #100]	; 0x64
  405f38:	f021 0102 	bic.w	r1, r1, #2
  405f3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
  405f3e:	f8ad 500e 	strh.w	r5, [sp, #14]
  405f42:	2500      	movs	r5, #0
  405f44:	69e7      	ldr	r7, [r4, #28]
  405f46:	f8ad 100c 	strh.w	r1, [sp, #12]
  405f4a:	9609      	str	r6, [sp, #36]	; 0x24
  405f4c:	9506      	str	r5, [sp, #24]
  405f4e:	ae1a      	add	r6, sp, #104	; 0x68
  405f50:	f44f 6580 	mov.w	r5, #1024	; 0x400
  405f54:	4669      	mov	r1, sp
  405f56:	9600      	str	r6, [sp, #0]
  405f58:	9604      	str	r6, [sp, #16]
  405f5a:	9502      	str	r5, [sp, #8]
  405f5c:	9505      	str	r5, [sp, #20]
  405f5e:	9707      	str	r7, [sp, #28]
  405f60:	4606      	mov	r6, r0
  405f62:	f7ff f9e1 	bl	405328 <_vfiprintf_r>
  405f66:	1e05      	subs	r5, r0, #0
  405f68:	db07      	blt.n	405f7a <__sbprintf+0x52>
  405f6a:	4630      	mov	r0, r6
  405f6c:	4669      	mov	r1, sp
  405f6e:	f001 f8e5 	bl	40713c <_fflush_r>
  405f72:	2800      	cmp	r0, #0
  405f74:	bf18      	it	ne
  405f76:	f04f 35ff 	movne.w	r5, #4294967295
  405f7a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
  405f7e:	065b      	lsls	r3, r3, #25
  405f80:	d503      	bpl.n	405f8a <__sbprintf+0x62>
  405f82:	89a3      	ldrh	r3, [r4, #12]
  405f84:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  405f88:	81a3      	strh	r3, [r4, #12]
  405f8a:	4628      	mov	r0, r5
  405f8c:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
  405f90:	bdf0      	pop	{r4, r5, r6, r7, pc}
  405f92:	bf00      	nop

00405f94 <__swsetup_r>:
  405f94:	b538      	push	{r3, r4, r5, lr}
  405f96:	4b30      	ldr	r3, [pc, #192]	; (406058 <__swsetup_r+0xc4>)
  405f98:	681b      	ldr	r3, [r3, #0]
  405f9a:	4605      	mov	r5, r0
  405f9c:	460c      	mov	r4, r1
  405f9e:	b113      	cbz	r3, 405fa6 <__swsetup_r+0x12>
  405fa0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
  405fa2:	2a00      	cmp	r2, #0
  405fa4:	d038      	beq.n	406018 <__swsetup_r+0x84>
  405fa6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  405faa:	b293      	uxth	r3, r2
  405fac:	0718      	lsls	r0, r3, #28
  405fae:	d50c      	bpl.n	405fca <__swsetup_r+0x36>
  405fb0:	6920      	ldr	r0, [r4, #16]
  405fb2:	b1a8      	cbz	r0, 405fe0 <__swsetup_r+0x4c>
  405fb4:	f013 0201 	ands.w	r2, r3, #1
  405fb8:	d01e      	beq.n	405ff8 <__swsetup_r+0x64>
  405fba:	6963      	ldr	r3, [r4, #20]
  405fbc:	2200      	movs	r2, #0
  405fbe:	425b      	negs	r3, r3
  405fc0:	61a3      	str	r3, [r4, #24]
  405fc2:	60a2      	str	r2, [r4, #8]
  405fc4:	b1f0      	cbz	r0, 406004 <__swsetup_r+0x70>
  405fc6:	2000      	movs	r0, #0
  405fc8:	bd38      	pop	{r3, r4, r5, pc}
  405fca:	06d9      	lsls	r1, r3, #27
  405fcc:	d53c      	bpl.n	406048 <__swsetup_r+0xb4>
  405fce:	0758      	lsls	r0, r3, #29
  405fd0:	d426      	bmi.n	406020 <__swsetup_r+0x8c>
  405fd2:	6920      	ldr	r0, [r4, #16]
  405fd4:	f042 0308 	orr.w	r3, r2, #8
  405fd8:	81a3      	strh	r3, [r4, #12]
  405fda:	b29b      	uxth	r3, r3
  405fdc:	2800      	cmp	r0, #0
  405fde:	d1e9      	bne.n	405fb4 <__swsetup_r+0x20>
  405fe0:	f403 7220 	and.w	r2, r3, #640	; 0x280
  405fe4:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
  405fe8:	d0e4      	beq.n	405fb4 <__swsetup_r+0x20>
  405fea:	4628      	mov	r0, r5
  405fec:	4621      	mov	r1, r4
  405fee:	f001 fce1 	bl	4079b4 <__smakebuf_r>
  405ff2:	89a3      	ldrh	r3, [r4, #12]
  405ff4:	6920      	ldr	r0, [r4, #16]
  405ff6:	e7dd      	b.n	405fb4 <__swsetup_r+0x20>
  405ff8:	0799      	lsls	r1, r3, #30
  405ffa:	bf58      	it	pl
  405ffc:	6962      	ldrpl	r2, [r4, #20]
  405ffe:	60a2      	str	r2, [r4, #8]
  406000:	2800      	cmp	r0, #0
  406002:	d1e0      	bne.n	405fc6 <__swsetup_r+0x32>
  406004:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  406008:	061a      	lsls	r2, r3, #24
  40600a:	d5dd      	bpl.n	405fc8 <__swsetup_r+0x34>
  40600c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  406010:	81a3      	strh	r3, [r4, #12]
  406012:	f04f 30ff 	mov.w	r0, #4294967295
  406016:	bd38      	pop	{r3, r4, r5, pc}
  406018:	4618      	mov	r0, r3
  40601a:	f001 f923 	bl	407264 <__sinit>
  40601e:	e7c2      	b.n	405fa6 <__swsetup_r+0x12>
  406020:	6b21      	ldr	r1, [r4, #48]	; 0x30
  406022:	b151      	cbz	r1, 40603a <__swsetup_r+0xa6>
  406024:	f104 0340 	add.w	r3, r4, #64	; 0x40
  406028:	4299      	cmp	r1, r3
  40602a:	d004      	beq.n	406036 <__swsetup_r+0xa2>
  40602c:	4628      	mov	r0, r5
  40602e:	f001 f9ef 	bl	407410 <_free_r>
  406032:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  406036:	2300      	movs	r3, #0
  406038:	6323      	str	r3, [r4, #48]	; 0x30
  40603a:	2300      	movs	r3, #0
  40603c:	6920      	ldr	r0, [r4, #16]
  40603e:	6063      	str	r3, [r4, #4]
  406040:	f022 0224 	bic.w	r2, r2, #36	; 0x24
  406044:	6020      	str	r0, [r4, #0]
  406046:	e7c5      	b.n	405fd4 <__swsetup_r+0x40>
  406048:	f042 0240 	orr.w	r2, r2, #64	; 0x40
  40604c:	2309      	movs	r3, #9
  40604e:	602b      	str	r3, [r5, #0]
  406050:	f04f 30ff 	mov.w	r0, #4294967295
  406054:	81a2      	strh	r2, [r4, #12]
  406056:	bd38      	pop	{r3, r4, r5, pc}
  406058:	2040000c 	.word	0x2040000c

0040605c <register_fini>:
  40605c:	4b02      	ldr	r3, [pc, #8]	; (406068 <register_fini+0xc>)
  40605e:	b113      	cbz	r3, 406066 <register_fini+0xa>
  406060:	4802      	ldr	r0, [pc, #8]	; (40606c <register_fini+0x10>)
  406062:	f000 b805 	b.w	406070 <atexit>
  406066:	4770      	bx	lr
  406068:	00000000 	.word	0x00000000
  40606c:	00407279 	.word	0x00407279

00406070 <atexit>:
  406070:	2300      	movs	r3, #0
  406072:	4601      	mov	r1, r0
  406074:	461a      	mov	r2, r3
  406076:	4618      	mov	r0, r3
  406078:	f002 bf94 	b.w	408fa4 <__register_exitproc>

0040607c <quorem>:
  40607c:	6902      	ldr	r2, [r0, #16]
  40607e:	690b      	ldr	r3, [r1, #16]
  406080:	4293      	cmp	r3, r2
  406082:	f300 808d 	bgt.w	4061a0 <quorem+0x124>
  406086:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40608a:	f103 38ff 	add.w	r8, r3, #4294967295
  40608e:	f101 0714 	add.w	r7, r1, #20
  406092:	f100 0b14 	add.w	fp, r0, #20
  406096:	f857 2028 	ldr.w	r2, [r7, r8, lsl #2]
  40609a:	f85b 3028 	ldr.w	r3, [fp, r8, lsl #2]
  40609e:	ea4f 0488 	mov.w	r4, r8, lsl #2
  4060a2:	b083      	sub	sp, #12
  4060a4:	3201      	adds	r2, #1
  4060a6:	fbb3 f9f2 	udiv	r9, r3, r2
  4060aa:	eb0b 0304 	add.w	r3, fp, r4
  4060ae:	9400      	str	r4, [sp, #0]
  4060b0:	eb07 0a04 	add.w	sl, r7, r4
  4060b4:	9301      	str	r3, [sp, #4]
  4060b6:	f1b9 0f00 	cmp.w	r9, #0
  4060ba:	d039      	beq.n	406130 <quorem+0xb4>
  4060bc:	2500      	movs	r5, #0
  4060be:	462e      	mov	r6, r5
  4060c0:	46bc      	mov	ip, r7
  4060c2:	46de      	mov	lr, fp
  4060c4:	f85c 4b04 	ldr.w	r4, [ip], #4
  4060c8:	f8de 3000 	ldr.w	r3, [lr]
  4060cc:	b2a2      	uxth	r2, r4
  4060ce:	fb09 5502 	mla	r5, r9, r2, r5
  4060d2:	0c22      	lsrs	r2, r4, #16
  4060d4:	0c2c      	lsrs	r4, r5, #16
  4060d6:	fb09 4202 	mla	r2, r9, r2, r4
  4060da:	b2ad      	uxth	r5, r5
  4060dc:	1b75      	subs	r5, r6, r5
  4060de:	b296      	uxth	r6, r2
  4060e0:	ebc6 4613 	rsb	r6, r6, r3, lsr #16
  4060e4:	fa15 f383 	uxtah	r3, r5, r3
  4060e8:	eb06 4623 	add.w	r6, r6, r3, asr #16
  4060ec:	b29b      	uxth	r3, r3
  4060ee:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
  4060f2:	45e2      	cmp	sl, ip
  4060f4:	ea4f 4512 	mov.w	r5, r2, lsr #16
  4060f8:	f84e 3b04 	str.w	r3, [lr], #4
  4060fc:	ea4f 4626 	mov.w	r6, r6, asr #16
  406100:	d2e0      	bcs.n	4060c4 <quorem+0x48>
  406102:	9b00      	ldr	r3, [sp, #0]
  406104:	f85b 3003 	ldr.w	r3, [fp, r3]
  406108:	b993      	cbnz	r3, 406130 <quorem+0xb4>
  40610a:	9c01      	ldr	r4, [sp, #4]
  40610c:	1f23      	subs	r3, r4, #4
  40610e:	459b      	cmp	fp, r3
  406110:	d20c      	bcs.n	40612c <quorem+0xb0>
  406112:	f854 3c04 	ldr.w	r3, [r4, #-4]
  406116:	b94b      	cbnz	r3, 40612c <quorem+0xb0>
  406118:	f1a4 0308 	sub.w	r3, r4, #8
  40611c:	e002      	b.n	406124 <quorem+0xa8>
  40611e:	681a      	ldr	r2, [r3, #0]
  406120:	3b04      	subs	r3, #4
  406122:	b91a      	cbnz	r2, 40612c <quorem+0xb0>
  406124:	459b      	cmp	fp, r3
  406126:	f108 38ff 	add.w	r8, r8, #4294967295
  40612a:	d3f8      	bcc.n	40611e <quorem+0xa2>
  40612c:	f8c0 8010 	str.w	r8, [r0, #16]
  406130:	4604      	mov	r4, r0
  406132:	f002 faa5 	bl	408680 <__mcmp>
  406136:	2800      	cmp	r0, #0
  406138:	db2e      	blt.n	406198 <quorem+0x11c>
  40613a:	f109 0901 	add.w	r9, r9, #1
  40613e:	465d      	mov	r5, fp
  406140:	2300      	movs	r3, #0
  406142:	f857 1b04 	ldr.w	r1, [r7], #4
  406146:	6828      	ldr	r0, [r5, #0]
  406148:	b28a      	uxth	r2, r1
  40614a:	1a9a      	subs	r2, r3, r2
  40614c:	0c0b      	lsrs	r3, r1, #16
  40614e:	fa12 f280 	uxtah	r2, r2, r0
  406152:	ebc3 4310 	rsb	r3, r3, r0, lsr #16
  406156:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40615a:	b292      	uxth	r2, r2
  40615c:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  406160:	45ba      	cmp	sl, r7
  406162:	f845 2b04 	str.w	r2, [r5], #4
  406166:	ea4f 4323 	mov.w	r3, r3, asr #16
  40616a:	d2ea      	bcs.n	406142 <quorem+0xc6>
  40616c:	f85b 2028 	ldr.w	r2, [fp, r8, lsl #2]
  406170:	eb0b 0388 	add.w	r3, fp, r8, lsl #2
  406174:	b982      	cbnz	r2, 406198 <quorem+0x11c>
  406176:	1f1a      	subs	r2, r3, #4
  406178:	4593      	cmp	fp, r2
  40617a:	d20b      	bcs.n	406194 <quorem+0x118>
  40617c:	f853 2c04 	ldr.w	r2, [r3, #-4]
  406180:	b942      	cbnz	r2, 406194 <quorem+0x118>
  406182:	3b08      	subs	r3, #8
  406184:	e002      	b.n	40618c <quorem+0x110>
  406186:	681a      	ldr	r2, [r3, #0]
  406188:	3b04      	subs	r3, #4
  40618a:	b91a      	cbnz	r2, 406194 <quorem+0x118>
  40618c:	459b      	cmp	fp, r3
  40618e:	f108 38ff 	add.w	r8, r8, #4294967295
  406192:	d3f8      	bcc.n	406186 <quorem+0x10a>
  406194:	f8c4 8010 	str.w	r8, [r4, #16]
  406198:	4648      	mov	r0, r9
  40619a:	b003      	add	sp, #12
  40619c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4061a0:	2000      	movs	r0, #0
  4061a2:	4770      	bx	lr
  4061a4:	0000      	movs	r0, r0
	...

004061a8 <_dtoa_r>:
  4061a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4061ac:	6c01      	ldr	r1, [r0, #64]	; 0x40
  4061ae:	b09b      	sub	sp, #108	; 0x6c
  4061b0:	4604      	mov	r4, r0
  4061b2:	9e27      	ldr	r6, [sp, #156]	; 0x9c
  4061b4:	4692      	mov	sl, r2
  4061b6:	469b      	mov	fp, r3
  4061b8:	b141      	cbz	r1, 4061cc <_dtoa_r+0x24>
  4061ba:	6c42      	ldr	r2, [r0, #68]	; 0x44
  4061bc:	604a      	str	r2, [r1, #4]
  4061be:	2301      	movs	r3, #1
  4061c0:	4093      	lsls	r3, r2
  4061c2:	608b      	str	r3, [r1, #8]
  4061c4:	f002 f884 	bl	4082d0 <_Bfree>
  4061c8:	2300      	movs	r3, #0
  4061ca:	6423      	str	r3, [r4, #64]	; 0x40
  4061cc:	f1bb 0f00 	cmp.w	fp, #0
  4061d0:	465d      	mov	r5, fp
  4061d2:	db35      	blt.n	406240 <_dtoa_r+0x98>
  4061d4:	2300      	movs	r3, #0
  4061d6:	6033      	str	r3, [r6, #0]
  4061d8:	4b9d      	ldr	r3, [pc, #628]	; (406450 <_dtoa_r+0x2a8>)
  4061da:	43ab      	bics	r3, r5
  4061dc:	d015      	beq.n	40620a <_dtoa_r+0x62>
  4061de:	4650      	mov	r0, sl
  4061e0:	4659      	mov	r1, fp
  4061e2:	2200      	movs	r2, #0
  4061e4:	2300      	movs	r3, #0
  4061e6:	f7fd fc6d 	bl	403ac4 <__aeabi_dcmpeq>
  4061ea:	4680      	mov	r8, r0
  4061ec:	2800      	cmp	r0, #0
  4061ee:	d02d      	beq.n	40624c <_dtoa_r+0xa4>
  4061f0:	9a26      	ldr	r2, [sp, #152]	; 0x98
  4061f2:	2301      	movs	r3, #1
  4061f4:	6013      	str	r3, [r2, #0]
  4061f6:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  4061f8:	2b00      	cmp	r3, #0
  4061fa:	f000 80bd 	beq.w	406378 <_dtoa_r+0x1d0>
  4061fe:	4895      	ldr	r0, [pc, #596]	; (406454 <_dtoa_r+0x2ac>)
  406200:	6018      	str	r0, [r3, #0]
  406202:	3801      	subs	r0, #1
  406204:	b01b      	add	sp, #108	; 0x6c
  406206:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  40620a:	9a26      	ldr	r2, [sp, #152]	; 0x98
  40620c:	f242 730f 	movw	r3, #9999	; 0x270f
  406210:	6013      	str	r3, [r2, #0]
  406212:	f1ba 0f00 	cmp.w	sl, #0
  406216:	d10d      	bne.n	406234 <_dtoa_r+0x8c>
  406218:	f3c5 0513 	ubfx	r5, r5, #0, #20
  40621c:	b955      	cbnz	r5, 406234 <_dtoa_r+0x8c>
  40621e:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406220:	488d      	ldr	r0, [pc, #564]	; (406458 <_dtoa_r+0x2b0>)
  406222:	2b00      	cmp	r3, #0
  406224:	d0ee      	beq.n	406204 <_dtoa_r+0x5c>
  406226:	f100 0308 	add.w	r3, r0, #8
  40622a:	9a28      	ldr	r2, [sp, #160]	; 0xa0
  40622c:	6013      	str	r3, [r2, #0]
  40622e:	b01b      	add	sp, #108	; 0x6c
  406230:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406234:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406236:	4889      	ldr	r0, [pc, #548]	; (40645c <_dtoa_r+0x2b4>)
  406238:	2b00      	cmp	r3, #0
  40623a:	d0e3      	beq.n	406204 <_dtoa_r+0x5c>
  40623c:	1cc3      	adds	r3, r0, #3
  40623e:	e7f4      	b.n	40622a <_dtoa_r+0x82>
  406240:	2301      	movs	r3, #1
  406242:	f02b 4500 	bic.w	r5, fp, #2147483648	; 0x80000000
  406246:	6033      	str	r3, [r6, #0]
  406248:	46ab      	mov	fp, r5
  40624a:	e7c5      	b.n	4061d8 <_dtoa_r+0x30>
  40624c:	aa18      	add	r2, sp, #96	; 0x60
  40624e:	ab19      	add	r3, sp, #100	; 0x64
  406250:	9201      	str	r2, [sp, #4]
  406252:	9300      	str	r3, [sp, #0]
  406254:	4652      	mov	r2, sl
  406256:	465b      	mov	r3, fp
  406258:	4620      	mov	r0, r4
  40625a:	f002 fab1 	bl	4087c0 <__d2b>
  40625e:	0d2b      	lsrs	r3, r5, #20
  406260:	4681      	mov	r9, r0
  406262:	d071      	beq.n	406348 <_dtoa_r+0x1a0>
  406264:	f3cb 0213 	ubfx	r2, fp, #0, #20
  406268:	f042 517f 	orr.w	r1, r2, #1069547520	; 0x3fc00000
  40626c:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40626e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
  406272:	4650      	mov	r0, sl
  406274:	f2a3 36ff 	subw	r6, r3, #1023	; 0x3ff
  406278:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
  40627c:	2200      	movs	r2, #0
  40627e:	4b78      	ldr	r3, [pc, #480]	; (406460 <_dtoa_r+0x2b8>)
  406280:	f7fd f804 	bl	40328c <__aeabi_dsub>
  406284:	a36c      	add	r3, pc, #432	; (adr r3, 406438 <_dtoa_r+0x290>)
  406286:	e9d3 2300 	ldrd	r2, r3, [r3]
  40628a:	f7fd f9b3 	bl	4035f4 <__aeabi_dmul>
  40628e:	a36c      	add	r3, pc, #432	; (adr r3, 406440 <_dtoa_r+0x298>)
  406290:	e9d3 2300 	ldrd	r2, r3, [r3]
  406294:	f7fc fffc 	bl	403290 <__adddf3>
  406298:	e9cd 0102 	strd	r0, r1, [sp, #8]
  40629c:	4630      	mov	r0, r6
  40629e:	f7fd f943 	bl	403528 <__aeabi_i2d>
  4062a2:	a369      	add	r3, pc, #420	; (adr r3, 406448 <_dtoa_r+0x2a0>)
  4062a4:	e9d3 2300 	ldrd	r2, r3, [r3]
  4062a8:	f7fd f9a4 	bl	4035f4 <__aeabi_dmul>
  4062ac:	4602      	mov	r2, r0
  4062ae:	460b      	mov	r3, r1
  4062b0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
  4062b4:	f7fc ffec 	bl	403290 <__adddf3>
  4062b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
  4062bc:	f002 ff98 	bl	4091f0 <__aeabi_d2iz>
  4062c0:	2200      	movs	r2, #0
  4062c2:	9002      	str	r0, [sp, #8]
  4062c4:	2300      	movs	r3, #0
  4062c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4062ca:	f7fd fc05 	bl	403ad8 <__aeabi_dcmplt>
  4062ce:	2800      	cmp	r0, #0
  4062d0:	f040 8173 	bne.w	4065ba <_dtoa_r+0x412>
  4062d4:	9d02      	ldr	r5, [sp, #8]
  4062d6:	2d16      	cmp	r5, #22
  4062d8:	f200 815d 	bhi.w	406596 <_dtoa_r+0x3ee>
  4062dc:	4b61      	ldr	r3, [pc, #388]	; (406464 <_dtoa_r+0x2bc>)
  4062de:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
  4062e2:	e9d3 0100 	ldrd	r0, r1, [r3]
  4062e6:	4652      	mov	r2, sl
  4062e8:	465b      	mov	r3, fp
  4062ea:	f7fd fc13 	bl	403b14 <__aeabi_dcmpgt>
  4062ee:	2800      	cmp	r0, #0
  4062f0:	f000 81c5 	beq.w	40667e <_dtoa_r+0x4d6>
  4062f4:	1e6b      	subs	r3, r5, #1
  4062f6:	9302      	str	r3, [sp, #8]
  4062f8:	2300      	movs	r3, #0
  4062fa:	930e      	str	r3, [sp, #56]	; 0x38
  4062fc:	1bbf      	subs	r7, r7, r6
  4062fe:	1e7b      	subs	r3, r7, #1
  406300:	9306      	str	r3, [sp, #24]
  406302:	f100 8154 	bmi.w	4065ae <_dtoa_r+0x406>
  406306:	2300      	movs	r3, #0
  406308:	9308      	str	r3, [sp, #32]
  40630a:	9b02      	ldr	r3, [sp, #8]
  40630c:	2b00      	cmp	r3, #0
  40630e:	f2c0 8145 	blt.w	40659c <_dtoa_r+0x3f4>
  406312:	9a06      	ldr	r2, [sp, #24]
  406314:	930d      	str	r3, [sp, #52]	; 0x34
  406316:	4611      	mov	r1, r2
  406318:	4419      	add	r1, r3
  40631a:	2300      	movs	r3, #0
  40631c:	9106      	str	r1, [sp, #24]
  40631e:	930c      	str	r3, [sp, #48]	; 0x30
  406320:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406322:	2b09      	cmp	r3, #9
  406324:	d82a      	bhi.n	40637c <_dtoa_r+0x1d4>
  406326:	2b05      	cmp	r3, #5
  406328:	f340 865b 	ble.w	406fe2 <_dtoa_r+0xe3a>
  40632c:	3b04      	subs	r3, #4
  40632e:	9324      	str	r3, [sp, #144]	; 0x90
  406330:	2500      	movs	r5, #0
  406332:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406334:	3b02      	subs	r3, #2
  406336:	2b03      	cmp	r3, #3
  406338:	f200 8642 	bhi.w	406fc0 <_dtoa_r+0xe18>
  40633c:	e8df f013 	tbh	[pc, r3, lsl #1]
  406340:	02c903d4 	.word	0x02c903d4
  406344:	046103df 	.word	0x046103df
  406348:	9f18      	ldr	r7, [sp, #96]	; 0x60
  40634a:	9e19      	ldr	r6, [sp, #100]	; 0x64
  40634c:	443e      	add	r6, r7
  40634e:	f206 4332 	addw	r3, r6, #1074	; 0x432
  406352:	2b20      	cmp	r3, #32
  406354:	f340 818e 	ble.w	406674 <_dtoa_r+0x4cc>
  406358:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
  40635c:	f206 4012 	addw	r0, r6, #1042	; 0x412
  406360:	409d      	lsls	r5, r3
  406362:	fa2a f000 	lsr.w	r0, sl, r0
  406366:	4328      	orrs	r0, r5
  406368:	f7fd f8ce 	bl	403508 <__aeabi_ui2d>
  40636c:	2301      	movs	r3, #1
  40636e:	3e01      	subs	r6, #1
  406370:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
  406374:	9314      	str	r3, [sp, #80]	; 0x50
  406376:	e781      	b.n	40627c <_dtoa_r+0xd4>
  406378:	483b      	ldr	r0, [pc, #236]	; (406468 <_dtoa_r+0x2c0>)
  40637a:	e743      	b.n	406204 <_dtoa_r+0x5c>
  40637c:	2100      	movs	r1, #0
  40637e:	6461      	str	r1, [r4, #68]	; 0x44
  406380:	4620      	mov	r0, r4
  406382:	9125      	str	r1, [sp, #148]	; 0x94
  406384:	f001 ff7e 	bl	408284 <_Balloc>
  406388:	f04f 33ff 	mov.w	r3, #4294967295
  40638c:	930a      	str	r3, [sp, #40]	; 0x28
  40638e:	9a25      	ldr	r2, [sp, #148]	; 0x94
  406390:	930f      	str	r3, [sp, #60]	; 0x3c
  406392:	2301      	movs	r3, #1
  406394:	9004      	str	r0, [sp, #16]
  406396:	6420      	str	r0, [r4, #64]	; 0x40
  406398:	9224      	str	r2, [sp, #144]	; 0x90
  40639a:	930b      	str	r3, [sp, #44]	; 0x2c
  40639c:	9b19      	ldr	r3, [sp, #100]	; 0x64
  40639e:	2b00      	cmp	r3, #0
  4063a0:	f2c0 80d9 	blt.w	406556 <_dtoa_r+0x3ae>
  4063a4:	9a02      	ldr	r2, [sp, #8]
  4063a6:	2a0e      	cmp	r2, #14
  4063a8:	f300 80d5 	bgt.w	406556 <_dtoa_r+0x3ae>
  4063ac:	4b2d      	ldr	r3, [pc, #180]	; (406464 <_dtoa_r+0x2bc>)
  4063ae:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4063b2:	e9d3 2300 	ldrd	r2, r3, [r3]
  4063b6:	e9cd 2308 	strd	r2, r3, [sp, #32]
  4063ba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  4063bc:	2b00      	cmp	r3, #0
  4063be:	f2c0 83ba 	blt.w	406b36 <_dtoa_r+0x98e>
  4063c2:	e9dd 5608 	ldrd	r5, r6, [sp, #32]
  4063c6:	4650      	mov	r0, sl
  4063c8:	462a      	mov	r2, r5
  4063ca:	4633      	mov	r3, r6
  4063cc:	4659      	mov	r1, fp
  4063ce:	f7fd fa3b 	bl	403848 <__aeabi_ddiv>
  4063d2:	f002 ff0d 	bl	4091f0 <__aeabi_d2iz>
  4063d6:	4680      	mov	r8, r0
  4063d8:	f7fd f8a6 	bl	403528 <__aeabi_i2d>
  4063dc:	462a      	mov	r2, r5
  4063de:	4633      	mov	r3, r6
  4063e0:	f7fd f908 	bl	4035f4 <__aeabi_dmul>
  4063e4:	460b      	mov	r3, r1
  4063e6:	4602      	mov	r2, r0
  4063e8:	4659      	mov	r1, fp
  4063ea:	4650      	mov	r0, sl
  4063ec:	f7fc ff4e 	bl	40328c <__aeabi_dsub>
  4063f0:	9d04      	ldr	r5, [sp, #16]
  4063f2:	f108 0330 	add.w	r3, r8, #48	; 0x30
  4063f6:	702b      	strb	r3, [r5, #0]
  4063f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4063fa:	2b01      	cmp	r3, #1
  4063fc:	4606      	mov	r6, r0
  4063fe:	460f      	mov	r7, r1
  406400:	f105 0501 	add.w	r5, r5, #1
  406404:	d068      	beq.n	4064d8 <_dtoa_r+0x330>
  406406:	2200      	movs	r2, #0
  406408:	4b18      	ldr	r3, [pc, #96]	; (40646c <_dtoa_r+0x2c4>)
  40640a:	f7fd f8f3 	bl	4035f4 <__aeabi_dmul>
  40640e:	2200      	movs	r2, #0
  406410:	2300      	movs	r3, #0
  406412:	4606      	mov	r6, r0
  406414:	460f      	mov	r7, r1
  406416:	f7fd fb55 	bl	403ac4 <__aeabi_dcmpeq>
  40641a:	2800      	cmp	r0, #0
  40641c:	f040 8088 	bne.w	406530 <_dtoa_r+0x388>
  406420:	f8cd 902c 	str.w	r9, [sp, #44]	; 0x2c
  406424:	f04f 0a00 	mov.w	sl, #0
  406428:	f8df b040 	ldr.w	fp, [pc, #64]	; 40646c <_dtoa_r+0x2c4>
  40642c:	940c      	str	r4, [sp, #48]	; 0x30
  40642e:	e9dd 8908 	ldrd	r8, r9, [sp, #32]
  406432:	e028      	b.n	406486 <_dtoa_r+0x2de>
  406434:	f3af 8000 	nop.w
  406438:	636f4361 	.word	0x636f4361
  40643c:	3fd287a7 	.word	0x3fd287a7
  406440:	8b60c8b3 	.word	0x8b60c8b3
  406444:	3fc68a28 	.word	0x3fc68a28
  406448:	509f79fb 	.word	0x509f79fb
  40644c:	3fd34413 	.word	0x3fd34413
  406450:	7ff00000 	.word	0x7ff00000
  406454:	00409655 	.word	0x00409655
  406458:	00409698 	.word	0x00409698
  40645c:	004096a4 	.word	0x004096a4
  406460:	3ff80000 	.word	0x3ff80000
  406464:	004096e0 	.word	0x004096e0
  406468:	00409654 	.word	0x00409654
  40646c:	40240000 	.word	0x40240000
  406470:	f7fd f8c0 	bl	4035f4 <__aeabi_dmul>
  406474:	2200      	movs	r2, #0
  406476:	2300      	movs	r3, #0
  406478:	4606      	mov	r6, r0
  40647a:	460f      	mov	r7, r1
  40647c:	f7fd fb22 	bl	403ac4 <__aeabi_dcmpeq>
  406480:	2800      	cmp	r0, #0
  406482:	f040 83c1 	bne.w	406c08 <_dtoa_r+0xa60>
  406486:	4642      	mov	r2, r8
  406488:	464b      	mov	r3, r9
  40648a:	4630      	mov	r0, r6
  40648c:	4639      	mov	r1, r7
  40648e:	f7fd f9db 	bl	403848 <__aeabi_ddiv>
  406492:	f002 fead 	bl	4091f0 <__aeabi_d2iz>
  406496:	4604      	mov	r4, r0
  406498:	f7fd f846 	bl	403528 <__aeabi_i2d>
  40649c:	4642      	mov	r2, r8
  40649e:	464b      	mov	r3, r9
  4064a0:	f7fd f8a8 	bl	4035f4 <__aeabi_dmul>
  4064a4:	4602      	mov	r2, r0
  4064a6:	460b      	mov	r3, r1
  4064a8:	4630      	mov	r0, r6
  4064aa:	4639      	mov	r1, r7
  4064ac:	f7fc feee 	bl	40328c <__aeabi_dsub>
  4064b0:	f104 0e30 	add.w	lr, r4, #48	; 0x30
  4064b4:	9e04      	ldr	r6, [sp, #16]
  4064b6:	f805 eb01 	strb.w	lr, [r5], #1
  4064ba:	eba5 0e06 	sub.w	lr, r5, r6
  4064be:	9e0a      	ldr	r6, [sp, #40]	; 0x28
  4064c0:	45b6      	cmp	lr, r6
  4064c2:	e9cd 0106 	strd	r0, r1, [sp, #24]
  4064c6:	4652      	mov	r2, sl
  4064c8:	465b      	mov	r3, fp
  4064ca:	d1d1      	bne.n	406470 <_dtoa_r+0x2c8>
  4064cc:	46a0      	mov	r8, r4
  4064ce:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  4064d2:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  4064d4:	4606      	mov	r6, r0
  4064d6:	460f      	mov	r7, r1
  4064d8:	4632      	mov	r2, r6
  4064da:	463b      	mov	r3, r7
  4064dc:	4630      	mov	r0, r6
  4064de:	4639      	mov	r1, r7
  4064e0:	f7fc fed6 	bl	403290 <__adddf3>
  4064e4:	4606      	mov	r6, r0
  4064e6:	460f      	mov	r7, r1
  4064e8:	4602      	mov	r2, r0
  4064ea:	460b      	mov	r3, r1
  4064ec:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4064f0:	f7fd faf2 	bl	403ad8 <__aeabi_dcmplt>
  4064f4:	b948      	cbnz	r0, 40650a <_dtoa_r+0x362>
  4064f6:	4632      	mov	r2, r6
  4064f8:	463b      	mov	r3, r7
  4064fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  4064fe:	f7fd fae1 	bl	403ac4 <__aeabi_dcmpeq>
  406502:	b1a8      	cbz	r0, 406530 <_dtoa_r+0x388>
  406504:	f018 0f01 	tst.w	r8, #1
  406508:	d012      	beq.n	406530 <_dtoa_r+0x388>
  40650a:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  40650e:	9a04      	ldr	r2, [sp, #16]
  406510:	1e6b      	subs	r3, r5, #1
  406512:	e004      	b.n	40651e <_dtoa_r+0x376>
  406514:	429a      	cmp	r2, r3
  406516:	f000 8401 	beq.w	406d1c <_dtoa_r+0xb74>
  40651a:	f813 8d01 	ldrb.w	r8, [r3, #-1]!
  40651e:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
  406522:	f103 0501 	add.w	r5, r3, #1
  406526:	d0f5      	beq.n	406514 <_dtoa_r+0x36c>
  406528:	f108 0801 	add.w	r8, r8, #1
  40652c:	f883 8000 	strb.w	r8, [r3]
  406530:	4649      	mov	r1, r9
  406532:	4620      	mov	r0, r4
  406534:	f001 fecc 	bl	4082d0 <_Bfree>
  406538:	2200      	movs	r2, #0
  40653a:	9b02      	ldr	r3, [sp, #8]
  40653c:	702a      	strb	r2, [r5, #0]
  40653e:	9a26      	ldr	r2, [sp, #152]	; 0x98
  406540:	3301      	adds	r3, #1
  406542:	6013      	str	r3, [r2, #0]
  406544:	9b28      	ldr	r3, [sp, #160]	; 0xa0
  406546:	2b00      	cmp	r3, #0
  406548:	f000 839e 	beq.w	406c88 <_dtoa_r+0xae0>
  40654c:	9804      	ldr	r0, [sp, #16]
  40654e:	601d      	str	r5, [r3, #0]
  406550:	b01b      	add	sp, #108	; 0x6c
  406552:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  406556:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  406558:	2a00      	cmp	r2, #0
  40655a:	d03e      	beq.n	4065da <_dtoa_r+0x432>
  40655c:	9a24      	ldr	r2, [sp, #144]	; 0x90
  40655e:	2a01      	cmp	r2, #1
  406560:	f340 8311 	ble.w	406b86 <_dtoa_r+0x9de>
  406564:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406566:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406568:	1e5f      	subs	r7, r3, #1
  40656a:	42ba      	cmp	r2, r7
  40656c:	f2c0 838f 	blt.w	406c8e <_dtoa_r+0xae6>
  406570:	1bd7      	subs	r7, r2, r7
  406572:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406574:	2b00      	cmp	r3, #0
  406576:	f2c0 848b 	blt.w	406e90 <_dtoa_r+0xce8>
  40657a:	9d08      	ldr	r5, [sp, #32]
  40657c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  40657e:	9a08      	ldr	r2, [sp, #32]
  406580:	441a      	add	r2, r3
  406582:	9208      	str	r2, [sp, #32]
  406584:	9a06      	ldr	r2, [sp, #24]
  406586:	2101      	movs	r1, #1
  406588:	441a      	add	r2, r3
  40658a:	4620      	mov	r0, r4
  40658c:	9206      	str	r2, [sp, #24]
  40658e:	f001 ff39 	bl	408404 <__i2b>
  406592:	4606      	mov	r6, r0
  406594:	e024      	b.n	4065e0 <_dtoa_r+0x438>
  406596:	2301      	movs	r3, #1
  406598:	930e      	str	r3, [sp, #56]	; 0x38
  40659a:	e6af      	b.n	4062fc <_dtoa_r+0x154>
  40659c:	9a08      	ldr	r2, [sp, #32]
  40659e:	9b02      	ldr	r3, [sp, #8]
  4065a0:	1ad2      	subs	r2, r2, r3
  4065a2:	425b      	negs	r3, r3
  4065a4:	930c      	str	r3, [sp, #48]	; 0x30
  4065a6:	2300      	movs	r3, #0
  4065a8:	9208      	str	r2, [sp, #32]
  4065aa:	930d      	str	r3, [sp, #52]	; 0x34
  4065ac:	e6b8      	b.n	406320 <_dtoa_r+0x178>
  4065ae:	f1c7 0301 	rsb	r3, r7, #1
  4065b2:	9308      	str	r3, [sp, #32]
  4065b4:	2300      	movs	r3, #0
  4065b6:	9306      	str	r3, [sp, #24]
  4065b8:	e6a7      	b.n	40630a <_dtoa_r+0x162>
  4065ba:	9d02      	ldr	r5, [sp, #8]
  4065bc:	4628      	mov	r0, r5
  4065be:	f7fc ffb3 	bl	403528 <__aeabi_i2d>
  4065c2:	4602      	mov	r2, r0
  4065c4:	460b      	mov	r3, r1
  4065c6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
  4065ca:	f7fd fa7b 	bl	403ac4 <__aeabi_dcmpeq>
  4065ce:	2800      	cmp	r0, #0
  4065d0:	f47f ae80 	bne.w	4062d4 <_dtoa_r+0x12c>
  4065d4:	1e6b      	subs	r3, r5, #1
  4065d6:	9302      	str	r3, [sp, #8]
  4065d8:	e67c      	b.n	4062d4 <_dtoa_r+0x12c>
  4065da:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  4065dc:	9d08      	ldr	r5, [sp, #32]
  4065de:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
  4065e0:	2d00      	cmp	r5, #0
  4065e2:	dd0c      	ble.n	4065fe <_dtoa_r+0x456>
  4065e4:	9906      	ldr	r1, [sp, #24]
  4065e6:	2900      	cmp	r1, #0
  4065e8:	460b      	mov	r3, r1
  4065ea:	dd08      	ble.n	4065fe <_dtoa_r+0x456>
  4065ec:	42a9      	cmp	r1, r5
  4065ee:	9a08      	ldr	r2, [sp, #32]
  4065f0:	bfa8      	it	ge
  4065f2:	462b      	movge	r3, r5
  4065f4:	1ad2      	subs	r2, r2, r3
  4065f6:	1aed      	subs	r5, r5, r3
  4065f8:	1acb      	subs	r3, r1, r3
  4065fa:	9208      	str	r2, [sp, #32]
  4065fc:	9306      	str	r3, [sp, #24]
  4065fe:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406600:	b1d3      	cbz	r3, 406638 <_dtoa_r+0x490>
  406602:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406604:	2b00      	cmp	r3, #0
  406606:	f000 82b7 	beq.w	406b78 <_dtoa_r+0x9d0>
  40660a:	2f00      	cmp	r7, #0
  40660c:	dd10      	ble.n	406630 <_dtoa_r+0x488>
  40660e:	4631      	mov	r1, r6
  406610:	463a      	mov	r2, r7
  406612:	4620      	mov	r0, r4
  406614:	f001 ff92 	bl	40853c <__pow5mult>
  406618:	464a      	mov	r2, r9
  40661a:	4601      	mov	r1, r0
  40661c:	4606      	mov	r6, r0
  40661e:	4620      	mov	r0, r4
  406620:	f001 fefa 	bl	408418 <__multiply>
  406624:	4649      	mov	r1, r9
  406626:	4680      	mov	r8, r0
  406628:	4620      	mov	r0, r4
  40662a:	f001 fe51 	bl	4082d0 <_Bfree>
  40662e:	46c1      	mov	r9, r8
  406630:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406632:	1bda      	subs	r2, r3, r7
  406634:	f040 82a1 	bne.w	406b7a <_dtoa_r+0x9d2>
  406638:	2101      	movs	r1, #1
  40663a:	4620      	mov	r0, r4
  40663c:	f001 fee2 	bl	408404 <__i2b>
  406640:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406642:	2b00      	cmp	r3, #0
  406644:	4680      	mov	r8, r0
  406646:	dd1c      	ble.n	406682 <_dtoa_r+0x4da>
  406648:	4601      	mov	r1, r0
  40664a:	461a      	mov	r2, r3
  40664c:	4620      	mov	r0, r4
  40664e:	f001 ff75 	bl	40853c <__pow5mult>
  406652:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406654:	2b01      	cmp	r3, #1
  406656:	4680      	mov	r8, r0
  406658:	f340 8254 	ble.w	406b04 <_dtoa_r+0x95c>
  40665c:	2300      	movs	r3, #0
  40665e:	930c      	str	r3, [sp, #48]	; 0x30
  406660:	f8d8 3010 	ldr.w	r3, [r8, #16]
  406664:	eb08 0383 	add.w	r3, r8, r3, lsl #2
  406668:	6918      	ldr	r0, [r3, #16]
  40666a:	f001 fe7b 	bl	408364 <__hi0bits>
  40666e:	f1c0 0020 	rsb	r0, r0, #32
  406672:	e010      	b.n	406696 <_dtoa_r+0x4ee>
  406674:	f1c3 0520 	rsb	r5, r3, #32
  406678:	fa0a f005 	lsl.w	r0, sl, r5
  40667c:	e674      	b.n	406368 <_dtoa_r+0x1c0>
  40667e:	900e      	str	r0, [sp, #56]	; 0x38
  406680:	e63c      	b.n	4062fc <_dtoa_r+0x154>
  406682:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406684:	2b01      	cmp	r3, #1
  406686:	f340 8287 	ble.w	406b98 <_dtoa_r+0x9f0>
  40668a:	2300      	movs	r3, #0
  40668c:	930c      	str	r3, [sp, #48]	; 0x30
  40668e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
  406690:	2001      	movs	r0, #1
  406692:	2b00      	cmp	r3, #0
  406694:	d1e4      	bne.n	406660 <_dtoa_r+0x4b8>
  406696:	9a06      	ldr	r2, [sp, #24]
  406698:	4410      	add	r0, r2
  40669a:	f010 001f 	ands.w	r0, r0, #31
  40669e:	f000 80a1 	beq.w	4067e4 <_dtoa_r+0x63c>
  4066a2:	f1c0 0320 	rsb	r3, r0, #32
  4066a6:	2b04      	cmp	r3, #4
  4066a8:	f340 849e 	ble.w	406fe8 <_dtoa_r+0xe40>
  4066ac:	9b08      	ldr	r3, [sp, #32]
  4066ae:	f1c0 001c 	rsb	r0, r0, #28
  4066b2:	4403      	add	r3, r0
  4066b4:	9308      	str	r3, [sp, #32]
  4066b6:	4613      	mov	r3, r2
  4066b8:	4403      	add	r3, r0
  4066ba:	4405      	add	r5, r0
  4066bc:	9306      	str	r3, [sp, #24]
  4066be:	9b08      	ldr	r3, [sp, #32]
  4066c0:	2b00      	cmp	r3, #0
  4066c2:	dd05      	ble.n	4066d0 <_dtoa_r+0x528>
  4066c4:	4649      	mov	r1, r9
  4066c6:	461a      	mov	r2, r3
  4066c8:	4620      	mov	r0, r4
  4066ca:	f001 ff87 	bl	4085dc <__lshift>
  4066ce:	4681      	mov	r9, r0
  4066d0:	9b06      	ldr	r3, [sp, #24]
  4066d2:	2b00      	cmp	r3, #0
  4066d4:	dd05      	ble.n	4066e2 <_dtoa_r+0x53a>
  4066d6:	4641      	mov	r1, r8
  4066d8:	461a      	mov	r2, r3
  4066da:	4620      	mov	r0, r4
  4066dc:	f001 ff7e 	bl	4085dc <__lshift>
  4066e0:	4680      	mov	r8, r0
  4066e2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  4066e4:	2b00      	cmp	r3, #0
  4066e6:	f040 8086 	bne.w	4067f6 <_dtoa_r+0x64e>
  4066ea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4066ec:	2b00      	cmp	r3, #0
  4066ee:	f340 8266 	ble.w	406bbe <_dtoa_r+0xa16>
  4066f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4066f4:	2b00      	cmp	r3, #0
  4066f6:	f000 8098 	beq.w	40682a <_dtoa_r+0x682>
  4066fa:	2d00      	cmp	r5, #0
  4066fc:	dd05      	ble.n	40670a <_dtoa_r+0x562>
  4066fe:	4631      	mov	r1, r6
  406700:	462a      	mov	r2, r5
  406702:	4620      	mov	r0, r4
  406704:	f001 ff6a 	bl	4085dc <__lshift>
  406708:	4606      	mov	r6, r0
  40670a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  40670c:	2b00      	cmp	r3, #0
  40670e:	f040 8337 	bne.w	406d80 <_dtoa_r+0xbd8>
  406712:	9606      	str	r6, [sp, #24]
  406714:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406716:	9a04      	ldr	r2, [sp, #16]
  406718:	f8dd b018 	ldr.w	fp, [sp, #24]
  40671c:	3b01      	subs	r3, #1
  40671e:	18d3      	adds	r3, r2, r3
  406720:	930b      	str	r3, [sp, #44]	; 0x2c
  406722:	f00a 0301 	and.w	r3, sl, #1
  406726:	930c      	str	r3, [sp, #48]	; 0x30
  406728:	4617      	mov	r7, r2
  40672a:	46c2      	mov	sl, r8
  40672c:	4651      	mov	r1, sl
  40672e:	4648      	mov	r0, r9
  406730:	f7ff fca4 	bl	40607c <quorem>
  406734:	4631      	mov	r1, r6
  406736:	4605      	mov	r5, r0
  406738:	4648      	mov	r0, r9
  40673a:	f001 ffa1 	bl	408680 <__mcmp>
  40673e:	465a      	mov	r2, fp
  406740:	900a      	str	r0, [sp, #40]	; 0x28
  406742:	4651      	mov	r1, sl
  406744:	4620      	mov	r0, r4
  406746:	f001 ffb7 	bl	4086b8 <__mdiff>
  40674a:	68c2      	ldr	r2, [r0, #12]
  40674c:	4680      	mov	r8, r0
  40674e:	f105 0330 	add.w	r3, r5, #48	; 0x30
  406752:	2a00      	cmp	r2, #0
  406754:	f040 822b 	bne.w	406bae <_dtoa_r+0xa06>
  406758:	4601      	mov	r1, r0
  40675a:	4648      	mov	r0, r9
  40675c:	9308      	str	r3, [sp, #32]
  40675e:	f001 ff8f 	bl	408680 <__mcmp>
  406762:	4641      	mov	r1, r8
  406764:	9006      	str	r0, [sp, #24]
  406766:	4620      	mov	r0, r4
  406768:	f001 fdb2 	bl	4082d0 <_Bfree>
  40676c:	9a06      	ldr	r2, [sp, #24]
  40676e:	9b08      	ldr	r3, [sp, #32]
  406770:	b932      	cbnz	r2, 406780 <_dtoa_r+0x5d8>
  406772:	9924      	ldr	r1, [sp, #144]	; 0x90
  406774:	b921      	cbnz	r1, 406780 <_dtoa_r+0x5d8>
  406776:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406778:	2a00      	cmp	r2, #0
  40677a:	f000 83ef 	beq.w	406f5c <_dtoa_r+0xdb4>
  40677e:	9a24      	ldr	r2, [sp, #144]	; 0x90
  406780:	990a      	ldr	r1, [sp, #40]	; 0x28
  406782:	2900      	cmp	r1, #0
  406784:	f2c0 829f 	blt.w	406cc6 <_dtoa_r+0xb1e>
  406788:	d105      	bne.n	406796 <_dtoa_r+0x5ee>
  40678a:	9924      	ldr	r1, [sp, #144]	; 0x90
  40678c:	b919      	cbnz	r1, 406796 <_dtoa_r+0x5ee>
  40678e:	990c      	ldr	r1, [sp, #48]	; 0x30
  406790:	2900      	cmp	r1, #0
  406792:	f000 8298 	beq.w	406cc6 <_dtoa_r+0xb1e>
  406796:	2a00      	cmp	r2, #0
  406798:	f300 8306 	bgt.w	406da8 <_dtoa_r+0xc00>
  40679c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
  40679e:	703b      	strb	r3, [r7, #0]
  4067a0:	f107 0801 	add.w	r8, r7, #1
  4067a4:	4297      	cmp	r7, r2
  4067a6:	4645      	mov	r5, r8
  4067a8:	f000 830c 	beq.w	406dc4 <_dtoa_r+0xc1c>
  4067ac:	4649      	mov	r1, r9
  4067ae:	2300      	movs	r3, #0
  4067b0:	220a      	movs	r2, #10
  4067b2:	4620      	mov	r0, r4
  4067b4:	f001 fd96 	bl	4082e4 <__multadd>
  4067b8:	455e      	cmp	r6, fp
  4067ba:	4681      	mov	r9, r0
  4067bc:	4631      	mov	r1, r6
  4067be:	f04f 0300 	mov.w	r3, #0
  4067c2:	f04f 020a 	mov.w	r2, #10
  4067c6:	4620      	mov	r0, r4
  4067c8:	f000 81eb 	beq.w	406ba2 <_dtoa_r+0x9fa>
  4067cc:	f001 fd8a 	bl	4082e4 <__multadd>
  4067d0:	4659      	mov	r1, fp
  4067d2:	4606      	mov	r6, r0
  4067d4:	2300      	movs	r3, #0
  4067d6:	220a      	movs	r2, #10
  4067d8:	4620      	mov	r0, r4
  4067da:	f001 fd83 	bl	4082e4 <__multadd>
  4067de:	4647      	mov	r7, r8
  4067e0:	4683      	mov	fp, r0
  4067e2:	e7a3      	b.n	40672c <_dtoa_r+0x584>
  4067e4:	201c      	movs	r0, #28
  4067e6:	9b08      	ldr	r3, [sp, #32]
  4067e8:	4403      	add	r3, r0
  4067ea:	9308      	str	r3, [sp, #32]
  4067ec:	9b06      	ldr	r3, [sp, #24]
  4067ee:	4403      	add	r3, r0
  4067f0:	4405      	add	r5, r0
  4067f2:	9306      	str	r3, [sp, #24]
  4067f4:	e763      	b.n	4066be <_dtoa_r+0x516>
  4067f6:	4641      	mov	r1, r8
  4067f8:	4648      	mov	r0, r9
  4067fa:	f001 ff41 	bl	408680 <__mcmp>
  4067fe:	2800      	cmp	r0, #0
  406800:	f6bf af73 	bge.w	4066ea <_dtoa_r+0x542>
  406804:	9f02      	ldr	r7, [sp, #8]
  406806:	4649      	mov	r1, r9
  406808:	2300      	movs	r3, #0
  40680a:	220a      	movs	r2, #10
  40680c:	4620      	mov	r0, r4
  40680e:	3f01      	subs	r7, #1
  406810:	9702      	str	r7, [sp, #8]
  406812:	f001 fd67 	bl	4082e4 <__multadd>
  406816:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  406818:	4681      	mov	r9, r0
  40681a:	2b00      	cmp	r3, #0
  40681c:	f040 83b6 	bne.w	406f8c <_dtoa_r+0xde4>
  406820:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406822:	2b00      	cmp	r3, #0
  406824:	f340 83bf 	ble.w	406fa6 <_dtoa_r+0xdfe>
  406828:	930a      	str	r3, [sp, #40]	; 0x28
  40682a:	f8dd b010 	ldr.w	fp, [sp, #16]
  40682e:	9f0a      	ldr	r7, [sp, #40]	; 0x28
  406830:	465d      	mov	r5, fp
  406832:	e002      	b.n	40683a <_dtoa_r+0x692>
  406834:	f001 fd56 	bl	4082e4 <__multadd>
  406838:	4681      	mov	r9, r0
  40683a:	4641      	mov	r1, r8
  40683c:	4648      	mov	r0, r9
  40683e:	f7ff fc1d 	bl	40607c <quorem>
  406842:	f100 0a30 	add.w	sl, r0, #48	; 0x30
  406846:	f805 ab01 	strb.w	sl, [r5], #1
  40684a:	eba5 030b 	sub.w	r3, r5, fp
  40684e:	42bb      	cmp	r3, r7
  406850:	f04f 020a 	mov.w	r2, #10
  406854:	f04f 0300 	mov.w	r3, #0
  406858:	4649      	mov	r1, r9
  40685a:	4620      	mov	r0, r4
  40685c:	dbea      	blt.n	406834 <_dtoa_r+0x68c>
  40685e:	9b04      	ldr	r3, [sp, #16]
  406860:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406862:	2a01      	cmp	r2, #1
  406864:	bfac      	ite	ge
  406866:	189b      	addge	r3, r3, r2
  406868:	3301      	addlt	r3, #1
  40686a:	461d      	mov	r5, r3
  40686c:	f04f 0b00 	mov.w	fp, #0
  406870:	4649      	mov	r1, r9
  406872:	2201      	movs	r2, #1
  406874:	4620      	mov	r0, r4
  406876:	f001 feb1 	bl	4085dc <__lshift>
  40687a:	4641      	mov	r1, r8
  40687c:	4681      	mov	r9, r0
  40687e:	f001 feff 	bl	408680 <__mcmp>
  406882:	2800      	cmp	r0, #0
  406884:	f340 823d 	ble.w	406d02 <_dtoa_r+0xb5a>
  406888:	f815 2c01 	ldrb.w	r2, [r5, #-1]
  40688c:	9904      	ldr	r1, [sp, #16]
  40688e:	1e6b      	subs	r3, r5, #1
  406890:	e004      	b.n	40689c <_dtoa_r+0x6f4>
  406892:	428b      	cmp	r3, r1
  406894:	f000 81ae 	beq.w	406bf4 <_dtoa_r+0xa4c>
  406898:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
  40689c:	2a39      	cmp	r2, #57	; 0x39
  40689e:	f103 0501 	add.w	r5, r3, #1
  4068a2:	d0f6      	beq.n	406892 <_dtoa_r+0x6ea>
  4068a4:	3201      	adds	r2, #1
  4068a6:	701a      	strb	r2, [r3, #0]
  4068a8:	4641      	mov	r1, r8
  4068aa:	4620      	mov	r0, r4
  4068ac:	f001 fd10 	bl	4082d0 <_Bfree>
  4068b0:	2e00      	cmp	r6, #0
  4068b2:	f43f ae3d 	beq.w	406530 <_dtoa_r+0x388>
  4068b6:	f1bb 0f00 	cmp.w	fp, #0
  4068ba:	d005      	beq.n	4068c8 <_dtoa_r+0x720>
  4068bc:	45b3      	cmp	fp, r6
  4068be:	d003      	beq.n	4068c8 <_dtoa_r+0x720>
  4068c0:	4659      	mov	r1, fp
  4068c2:	4620      	mov	r0, r4
  4068c4:	f001 fd04 	bl	4082d0 <_Bfree>
  4068c8:	4631      	mov	r1, r6
  4068ca:	4620      	mov	r0, r4
  4068cc:	f001 fd00 	bl	4082d0 <_Bfree>
  4068d0:	e62e      	b.n	406530 <_dtoa_r+0x388>
  4068d2:	2300      	movs	r3, #0
  4068d4:	930b      	str	r3, [sp, #44]	; 0x2c
  4068d6:	9b02      	ldr	r3, [sp, #8]
  4068d8:	9a25      	ldr	r2, [sp, #148]	; 0x94
  4068da:	4413      	add	r3, r2
  4068dc:	930f      	str	r3, [sp, #60]	; 0x3c
  4068de:	3301      	adds	r3, #1
  4068e0:	2b01      	cmp	r3, #1
  4068e2:	461f      	mov	r7, r3
  4068e4:	461e      	mov	r6, r3
  4068e6:	930a      	str	r3, [sp, #40]	; 0x28
  4068e8:	bfb8      	it	lt
  4068ea:	2701      	movlt	r7, #1
  4068ec:	2100      	movs	r1, #0
  4068ee:	2f17      	cmp	r7, #23
  4068f0:	6461      	str	r1, [r4, #68]	; 0x44
  4068f2:	d90a      	bls.n	40690a <_dtoa_r+0x762>
  4068f4:	2201      	movs	r2, #1
  4068f6:	2304      	movs	r3, #4
  4068f8:	005b      	lsls	r3, r3, #1
  4068fa:	f103 0014 	add.w	r0, r3, #20
  4068fe:	4287      	cmp	r7, r0
  406900:	4611      	mov	r1, r2
  406902:	f102 0201 	add.w	r2, r2, #1
  406906:	d2f7      	bcs.n	4068f8 <_dtoa_r+0x750>
  406908:	6461      	str	r1, [r4, #68]	; 0x44
  40690a:	4620      	mov	r0, r4
  40690c:	f001 fcba 	bl	408284 <_Balloc>
  406910:	2e0e      	cmp	r6, #14
  406912:	9004      	str	r0, [sp, #16]
  406914:	6420      	str	r0, [r4, #64]	; 0x40
  406916:	f63f ad41 	bhi.w	40639c <_dtoa_r+0x1f4>
  40691a:	2d00      	cmp	r5, #0
  40691c:	f43f ad3e 	beq.w	40639c <_dtoa_r+0x1f4>
  406920:	9902      	ldr	r1, [sp, #8]
  406922:	2900      	cmp	r1, #0
  406924:	e9cd ab10 	strd	sl, fp, [sp, #64]	; 0x40
  406928:	f340 8202 	ble.w	406d30 <_dtoa_r+0xb88>
  40692c:	4bb8      	ldr	r3, [pc, #736]	; (406c10 <_dtoa_r+0xa68>)
  40692e:	f001 020f 	and.w	r2, r1, #15
  406932:	110d      	asrs	r5, r1, #4
  406934:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406938:	06e9      	lsls	r1, r5, #27
  40693a:	e9d3 6700 	ldrd	r6, r7, [r3]
  40693e:	f140 81ae 	bpl.w	406c9e <_dtoa_r+0xaf6>
  406942:	4bb4      	ldr	r3, [pc, #720]	; (406c14 <_dtoa_r+0xa6c>)
  406944:	4650      	mov	r0, sl
  406946:	4659      	mov	r1, fp
  406948:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
  40694c:	f7fc ff7c 	bl	403848 <__aeabi_ddiv>
  406950:	e9cd 0112 	strd	r0, r1, [sp, #72]	; 0x48
  406954:	f005 050f 	and.w	r5, r5, #15
  406958:	f04f 0a03 	mov.w	sl, #3
  40695c:	b18d      	cbz	r5, 406982 <_dtoa_r+0x7da>
  40695e:	f8df 82b4 	ldr.w	r8, [pc, #692]	; 406c14 <_dtoa_r+0xa6c>
  406962:	07ea      	lsls	r2, r5, #31
  406964:	d509      	bpl.n	40697a <_dtoa_r+0x7d2>
  406966:	4630      	mov	r0, r6
  406968:	4639      	mov	r1, r7
  40696a:	e9d8 2300 	ldrd	r2, r3, [r8]
  40696e:	f7fc fe41 	bl	4035f4 <__aeabi_dmul>
  406972:	f10a 0a01 	add.w	sl, sl, #1
  406976:	4606      	mov	r6, r0
  406978:	460f      	mov	r7, r1
  40697a:	106d      	asrs	r5, r5, #1
  40697c:	f108 0808 	add.w	r8, r8, #8
  406980:	d1ef      	bne.n	406962 <_dtoa_r+0x7ba>
  406982:	463b      	mov	r3, r7
  406984:	4632      	mov	r2, r6
  406986:	e9dd 0112 	ldrd	r0, r1, [sp, #72]	; 0x48
  40698a:	f7fc ff5d 	bl	403848 <__aeabi_ddiv>
  40698e:	4607      	mov	r7, r0
  406990:	4688      	mov	r8, r1
  406992:	9b0e      	ldr	r3, [sp, #56]	; 0x38
  406994:	b143      	cbz	r3, 4069a8 <_dtoa_r+0x800>
  406996:	2200      	movs	r2, #0
  406998:	4b9f      	ldr	r3, [pc, #636]	; (406c18 <_dtoa_r+0xa70>)
  40699a:	4638      	mov	r0, r7
  40699c:	4641      	mov	r1, r8
  40699e:	f7fd f89b 	bl	403ad8 <__aeabi_dcmplt>
  4069a2:	2800      	cmp	r0, #0
  4069a4:	f040 8286 	bne.w	406eb4 <_dtoa_r+0xd0c>
  4069a8:	4650      	mov	r0, sl
  4069aa:	f7fc fdbd 	bl	403528 <__aeabi_i2d>
  4069ae:	463a      	mov	r2, r7
  4069b0:	4643      	mov	r3, r8
  4069b2:	f7fc fe1f 	bl	4035f4 <__aeabi_dmul>
  4069b6:	4b99      	ldr	r3, [pc, #612]	; (406c1c <_dtoa_r+0xa74>)
  4069b8:	2200      	movs	r2, #0
  4069ba:	f7fc fc69 	bl	403290 <__adddf3>
  4069be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4069c0:	4605      	mov	r5, r0
  4069c2:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  4069c6:	2b00      	cmp	r3, #0
  4069c8:	f000 813e 	beq.w	406c48 <_dtoa_r+0xaa0>
  4069cc:	9b02      	ldr	r3, [sp, #8]
  4069ce:	9315      	str	r3, [sp, #84]	; 0x54
  4069d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  4069d2:	9312      	str	r3, [sp, #72]	; 0x48
  4069d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
  4069d6:	2b00      	cmp	r3, #0
  4069d8:	f000 81fa 	beq.w	406dd0 <_dtoa_r+0xc28>
  4069dc:	9a12      	ldr	r2, [sp, #72]	; 0x48
  4069de:	4b8c      	ldr	r3, [pc, #560]	; (406c10 <_dtoa_r+0xa68>)
  4069e0:	498f      	ldr	r1, [pc, #572]	; (406c20 <_dtoa_r+0xa78>)
  4069e2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  4069e6:	e953 2302 	ldrd	r2, r3, [r3, #-8]
  4069ea:	2000      	movs	r0, #0
  4069ec:	f7fc ff2c 	bl	403848 <__aeabi_ddiv>
  4069f0:	462a      	mov	r2, r5
  4069f2:	4633      	mov	r3, r6
  4069f4:	f7fc fc4a 	bl	40328c <__aeabi_dsub>
  4069f8:	4682      	mov	sl, r0
  4069fa:	468b      	mov	fp, r1
  4069fc:	4638      	mov	r0, r7
  4069fe:	4641      	mov	r1, r8
  406a00:	f002 fbf6 	bl	4091f0 <__aeabi_d2iz>
  406a04:	4605      	mov	r5, r0
  406a06:	f7fc fd8f 	bl	403528 <__aeabi_i2d>
  406a0a:	4602      	mov	r2, r0
  406a0c:	460b      	mov	r3, r1
  406a0e:	4638      	mov	r0, r7
  406a10:	4641      	mov	r1, r8
  406a12:	f7fc fc3b 	bl	40328c <__aeabi_dsub>
  406a16:	3530      	adds	r5, #48	; 0x30
  406a18:	fa5f f885 	uxtb.w	r8, r5
  406a1c:	9d04      	ldr	r5, [sp, #16]
  406a1e:	4606      	mov	r6, r0
  406a20:	460f      	mov	r7, r1
  406a22:	f885 8000 	strb.w	r8, [r5]
  406a26:	4602      	mov	r2, r0
  406a28:	460b      	mov	r3, r1
  406a2a:	4650      	mov	r0, sl
  406a2c:	4659      	mov	r1, fp
  406a2e:	3501      	adds	r5, #1
  406a30:	f7fd f870 	bl	403b14 <__aeabi_dcmpgt>
  406a34:	2800      	cmp	r0, #0
  406a36:	d154      	bne.n	406ae2 <_dtoa_r+0x93a>
  406a38:	4632      	mov	r2, r6
  406a3a:	463b      	mov	r3, r7
  406a3c:	2000      	movs	r0, #0
  406a3e:	4976      	ldr	r1, [pc, #472]	; (406c18 <_dtoa_r+0xa70>)
  406a40:	f7fc fc24 	bl	40328c <__aeabi_dsub>
  406a44:	4602      	mov	r2, r0
  406a46:	460b      	mov	r3, r1
  406a48:	4650      	mov	r0, sl
  406a4a:	4659      	mov	r1, fp
  406a4c:	f7fd f862 	bl	403b14 <__aeabi_dcmpgt>
  406a50:	2800      	cmp	r0, #0
  406a52:	f040 8270 	bne.w	406f36 <_dtoa_r+0xd8e>
  406a56:	9a12      	ldr	r2, [sp, #72]	; 0x48
  406a58:	2a01      	cmp	r2, #1
  406a5a:	f000 8111 	beq.w	406c80 <_dtoa_r+0xad8>
  406a5e:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406a60:	9a04      	ldr	r2, [sp, #16]
  406a62:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406a66:	4413      	add	r3, r2
  406a68:	4699      	mov	r9, r3
  406a6a:	e00d      	b.n	406a88 <_dtoa_r+0x8e0>
  406a6c:	2000      	movs	r0, #0
  406a6e:	496a      	ldr	r1, [pc, #424]	; (406c18 <_dtoa_r+0xa70>)
  406a70:	f7fc fc0c 	bl	40328c <__aeabi_dsub>
  406a74:	4652      	mov	r2, sl
  406a76:	465b      	mov	r3, fp
  406a78:	f7fd f82e 	bl	403ad8 <__aeabi_dcmplt>
  406a7c:	2800      	cmp	r0, #0
  406a7e:	f040 8258 	bne.w	406f32 <_dtoa_r+0xd8a>
  406a82:	454d      	cmp	r5, r9
  406a84:	f000 80fa 	beq.w	406c7c <_dtoa_r+0xad4>
  406a88:	4650      	mov	r0, sl
  406a8a:	4659      	mov	r1, fp
  406a8c:	2200      	movs	r2, #0
  406a8e:	4b65      	ldr	r3, [pc, #404]	; (406c24 <_dtoa_r+0xa7c>)
  406a90:	f7fc fdb0 	bl	4035f4 <__aeabi_dmul>
  406a94:	2200      	movs	r2, #0
  406a96:	4b63      	ldr	r3, [pc, #396]	; (406c24 <_dtoa_r+0xa7c>)
  406a98:	4682      	mov	sl, r0
  406a9a:	468b      	mov	fp, r1
  406a9c:	4630      	mov	r0, r6
  406a9e:	4639      	mov	r1, r7
  406aa0:	f7fc fda8 	bl	4035f4 <__aeabi_dmul>
  406aa4:	460f      	mov	r7, r1
  406aa6:	4606      	mov	r6, r0
  406aa8:	f002 fba2 	bl	4091f0 <__aeabi_d2iz>
  406aac:	4680      	mov	r8, r0
  406aae:	f7fc fd3b 	bl	403528 <__aeabi_i2d>
  406ab2:	4602      	mov	r2, r0
  406ab4:	460b      	mov	r3, r1
  406ab6:	4630      	mov	r0, r6
  406ab8:	4639      	mov	r1, r7
  406aba:	f7fc fbe7 	bl	40328c <__aeabi_dsub>
  406abe:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406ac2:	fa5f f888 	uxtb.w	r8, r8
  406ac6:	4652      	mov	r2, sl
  406ac8:	465b      	mov	r3, fp
  406aca:	f805 8b01 	strb.w	r8, [r5], #1
  406ace:	4606      	mov	r6, r0
  406ad0:	460f      	mov	r7, r1
  406ad2:	f7fd f801 	bl	403ad8 <__aeabi_dcmplt>
  406ad6:	4632      	mov	r2, r6
  406ad8:	463b      	mov	r3, r7
  406ada:	2800      	cmp	r0, #0
  406adc:	d0c6      	beq.n	406a6c <_dtoa_r+0x8c4>
  406ade:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406ae2:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406ae4:	9302      	str	r3, [sp, #8]
  406ae6:	e523      	b.n	406530 <_dtoa_r+0x388>
  406ae8:	2300      	movs	r3, #0
  406aea:	930b      	str	r3, [sp, #44]	; 0x2c
  406aec:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406aee:	2b00      	cmp	r3, #0
  406af0:	f340 80dc 	ble.w	406cac <_dtoa_r+0xb04>
  406af4:	461f      	mov	r7, r3
  406af6:	461e      	mov	r6, r3
  406af8:	930f      	str	r3, [sp, #60]	; 0x3c
  406afa:	930a      	str	r3, [sp, #40]	; 0x28
  406afc:	e6f6      	b.n	4068ec <_dtoa_r+0x744>
  406afe:	2301      	movs	r3, #1
  406b00:	930b      	str	r3, [sp, #44]	; 0x2c
  406b02:	e7f3      	b.n	406aec <_dtoa_r+0x944>
  406b04:	f1ba 0f00 	cmp.w	sl, #0
  406b08:	f47f ada8 	bne.w	40665c <_dtoa_r+0x4b4>
  406b0c:	f3cb 0313 	ubfx	r3, fp, #0, #20
  406b10:	2b00      	cmp	r3, #0
  406b12:	f47f adba 	bne.w	40668a <_dtoa_r+0x4e2>
  406b16:	f02b 4700 	bic.w	r7, fp, #2147483648	; 0x80000000
  406b1a:	0d3f      	lsrs	r7, r7, #20
  406b1c:	053f      	lsls	r7, r7, #20
  406b1e:	2f00      	cmp	r7, #0
  406b20:	f000 820d 	beq.w	406f3e <_dtoa_r+0xd96>
  406b24:	9b08      	ldr	r3, [sp, #32]
  406b26:	3301      	adds	r3, #1
  406b28:	9308      	str	r3, [sp, #32]
  406b2a:	9b06      	ldr	r3, [sp, #24]
  406b2c:	3301      	adds	r3, #1
  406b2e:	9306      	str	r3, [sp, #24]
  406b30:	2301      	movs	r3, #1
  406b32:	930c      	str	r3, [sp, #48]	; 0x30
  406b34:	e5ab      	b.n	40668e <_dtoa_r+0x4e6>
  406b36:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406b38:	2b00      	cmp	r3, #0
  406b3a:	f73f ac42 	bgt.w	4063c2 <_dtoa_r+0x21a>
  406b3e:	f040 8221 	bne.w	406f84 <_dtoa_r+0xddc>
  406b42:	2200      	movs	r2, #0
  406b44:	4b38      	ldr	r3, [pc, #224]	; (406c28 <_dtoa_r+0xa80>)
  406b46:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
  406b4a:	f7fc fd53 	bl	4035f4 <__aeabi_dmul>
  406b4e:	4652      	mov	r2, sl
  406b50:	465b      	mov	r3, fp
  406b52:	f7fc ffd5 	bl	403b00 <__aeabi_dcmpge>
  406b56:	f8dd 8028 	ldr.w	r8, [sp, #40]	; 0x28
  406b5a:	4646      	mov	r6, r8
  406b5c:	2800      	cmp	r0, #0
  406b5e:	d041      	beq.n	406be4 <_dtoa_r+0xa3c>
  406b60:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406b62:	9d04      	ldr	r5, [sp, #16]
  406b64:	43db      	mvns	r3, r3
  406b66:	9302      	str	r3, [sp, #8]
  406b68:	4641      	mov	r1, r8
  406b6a:	4620      	mov	r0, r4
  406b6c:	f001 fbb0 	bl	4082d0 <_Bfree>
  406b70:	2e00      	cmp	r6, #0
  406b72:	f43f acdd 	beq.w	406530 <_dtoa_r+0x388>
  406b76:	e6a7      	b.n	4068c8 <_dtoa_r+0x720>
  406b78:	9a0c      	ldr	r2, [sp, #48]	; 0x30
  406b7a:	4649      	mov	r1, r9
  406b7c:	4620      	mov	r0, r4
  406b7e:	f001 fcdd 	bl	40853c <__pow5mult>
  406b82:	4681      	mov	r9, r0
  406b84:	e558      	b.n	406638 <_dtoa_r+0x490>
  406b86:	9a14      	ldr	r2, [sp, #80]	; 0x50
  406b88:	2a00      	cmp	r2, #0
  406b8a:	f000 8187 	beq.w	406e9c <_dtoa_r+0xcf4>
  406b8e:	f203 4333 	addw	r3, r3, #1075	; 0x433
  406b92:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406b94:	9d08      	ldr	r5, [sp, #32]
  406b96:	e4f2      	b.n	40657e <_dtoa_r+0x3d6>
  406b98:	f1ba 0f00 	cmp.w	sl, #0
  406b9c:	f47f ad75 	bne.w	40668a <_dtoa_r+0x4e2>
  406ba0:	e7b4      	b.n	406b0c <_dtoa_r+0x964>
  406ba2:	f001 fb9f 	bl	4082e4 <__multadd>
  406ba6:	4647      	mov	r7, r8
  406ba8:	4606      	mov	r6, r0
  406baa:	4683      	mov	fp, r0
  406bac:	e5be      	b.n	40672c <_dtoa_r+0x584>
  406bae:	4601      	mov	r1, r0
  406bb0:	4620      	mov	r0, r4
  406bb2:	9306      	str	r3, [sp, #24]
  406bb4:	f001 fb8c 	bl	4082d0 <_Bfree>
  406bb8:	2201      	movs	r2, #1
  406bba:	9b06      	ldr	r3, [sp, #24]
  406bbc:	e5e0      	b.n	406780 <_dtoa_r+0x5d8>
  406bbe:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406bc0:	2b02      	cmp	r3, #2
  406bc2:	f77f ad96 	ble.w	4066f2 <_dtoa_r+0x54a>
  406bc6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406bc8:	2b00      	cmp	r3, #0
  406bca:	d1c9      	bne.n	406b60 <_dtoa_r+0x9b8>
  406bcc:	4641      	mov	r1, r8
  406bce:	2205      	movs	r2, #5
  406bd0:	4620      	mov	r0, r4
  406bd2:	f001 fb87 	bl	4082e4 <__multadd>
  406bd6:	4601      	mov	r1, r0
  406bd8:	4680      	mov	r8, r0
  406bda:	4648      	mov	r0, r9
  406bdc:	f001 fd50 	bl	408680 <__mcmp>
  406be0:	2800      	cmp	r0, #0
  406be2:	ddbd      	ble.n	406b60 <_dtoa_r+0x9b8>
  406be4:	9a02      	ldr	r2, [sp, #8]
  406be6:	9904      	ldr	r1, [sp, #16]
  406be8:	2331      	movs	r3, #49	; 0x31
  406bea:	3201      	adds	r2, #1
  406bec:	9202      	str	r2, [sp, #8]
  406bee:	700b      	strb	r3, [r1, #0]
  406bf0:	1c4d      	adds	r5, r1, #1
  406bf2:	e7b9      	b.n	406b68 <_dtoa_r+0x9c0>
  406bf4:	9a02      	ldr	r2, [sp, #8]
  406bf6:	3201      	adds	r2, #1
  406bf8:	9202      	str	r2, [sp, #8]
  406bfa:	9a04      	ldr	r2, [sp, #16]
  406bfc:	2331      	movs	r3, #49	; 0x31
  406bfe:	7013      	strb	r3, [r2, #0]
  406c00:	e652      	b.n	4068a8 <_dtoa_r+0x700>
  406c02:	2301      	movs	r3, #1
  406c04:	930b      	str	r3, [sp, #44]	; 0x2c
  406c06:	e666      	b.n	4068d6 <_dtoa_r+0x72e>
  406c08:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
  406c0c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
  406c0e:	e48f      	b.n	406530 <_dtoa_r+0x388>
  406c10:	004096e0 	.word	0x004096e0
  406c14:	004096b8 	.word	0x004096b8
  406c18:	3ff00000 	.word	0x3ff00000
  406c1c:	401c0000 	.word	0x401c0000
  406c20:	3fe00000 	.word	0x3fe00000
  406c24:	40240000 	.word	0x40240000
  406c28:	40140000 	.word	0x40140000
  406c2c:	4650      	mov	r0, sl
  406c2e:	f7fc fc7b 	bl	403528 <__aeabi_i2d>
  406c32:	463a      	mov	r2, r7
  406c34:	4643      	mov	r3, r8
  406c36:	f7fc fcdd 	bl	4035f4 <__aeabi_dmul>
  406c3a:	2200      	movs	r2, #0
  406c3c:	4bc1      	ldr	r3, [pc, #772]	; (406f44 <_dtoa_r+0xd9c>)
  406c3e:	f7fc fb27 	bl	403290 <__adddf3>
  406c42:	4605      	mov	r5, r0
  406c44:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406c48:	4641      	mov	r1, r8
  406c4a:	2200      	movs	r2, #0
  406c4c:	4bbe      	ldr	r3, [pc, #760]	; (406f48 <_dtoa_r+0xda0>)
  406c4e:	4638      	mov	r0, r7
  406c50:	f7fc fb1c 	bl	40328c <__aeabi_dsub>
  406c54:	462a      	mov	r2, r5
  406c56:	4633      	mov	r3, r6
  406c58:	4682      	mov	sl, r0
  406c5a:	468b      	mov	fp, r1
  406c5c:	f7fc ff5a 	bl	403b14 <__aeabi_dcmpgt>
  406c60:	4680      	mov	r8, r0
  406c62:	2800      	cmp	r0, #0
  406c64:	f040 8110 	bne.w	406e88 <_dtoa_r+0xce0>
  406c68:	462a      	mov	r2, r5
  406c6a:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
  406c6e:	4650      	mov	r0, sl
  406c70:	4659      	mov	r1, fp
  406c72:	f7fc ff31 	bl	403ad8 <__aeabi_dcmplt>
  406c76:	b118      	cbz	r0, 406c80 <_dtoa_r+0xad8>
  406c78:	4646      	mov	r6, r8
  406c7a:	e771      	b.n	406b60 <_dtoa_r+0x9b8>
  406c7c:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406c80:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
  406c84:	f7ff bb8a 	b.w	40639c <_dtoa_r+0x1f4>
  406c88:	9804      	ldr	r0, [sp, #16]
  406c8a:	f7ff babb 	b.w	406204 <_dtoa_r+0x5c>
  406c8e:	9b0c      	ldr	r3, [sp, #48]	; 0x30
  406c90:	9a0d      	ldr	r2, [sp, #52]	; 0x34
  406c92:	970c      	str	r7, [sp, #48]	; 0x30
  406c94:	1afb      	subs	r3, r7, r3
  406c96:	441a      	add	r2, r3
  406c98:	920d      	str	r2, [sp, #52]	; 0x34
  406c9a:	2700      	movs	r7, #0
  406c9c:	e469      	b.n	406572 <_dtoa_r+0x3ca>
  406c9e:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
  406ca2:	f04f 0a02 	mov.w	sl, #2
  406ca6:	e9cd 2312 	strd	r2, r3, [sp, #72]	; 0x48
  406caa:	e657      	b.n	40695c <_dtoa_r+0x7b4>
  406cac:	2100      	movs	r1, #0
  406cae:	2301      	movs	r3, #1
  406cb0:	6461      	str	r1, [r4, #68]	; 0x44
  406cb2:	4620      	mov	r0, r4
  406cb4:	9325      	str	r3, [sp, #148]	; 0x94
  406cb6:	f001 fae5 	bl	408284 <_Balloc>
  406cba:	9b25      	ldr	r3, [sp, #148]	; 0x94
  406cbc:	9004      	str	r0, [sp, #16]
  406cbe:	6420      	str	r0, [r4, #64]	; 0x40
  406cc0:	930a      	str	r3, [sp, #40]	; 0x28
  406cc2:	930f      	str	r3, [sp, #60]	; 0x3c
  406cc4:	e629      	b.n	40691a <_dtoa_r+0x772>
  406cc6:	2a00      	cmp	r2, #0
  406cc8:	46d0      	mov	r8, sl
  406cca:	f8cd b018 	str.w	fp, [sp, #24]
  406cce:	469a      	mov	sl, r3
  406cd0:	dd11      	ble.n	406cf6 <_dtoa_r+0xb4e>
  406cd2:	4649      	mov	r1, r9
  406cd4:	2201      	movs	r2, #1
  406cd6:	4620      	mov	r0, r4
  406cd8:	f001 fc80 	bl	4085dc <__lshift>
  406cdc:	4641      	mov	r1, r8
  406cde:	4681      	mov	r9, r0
  406ce0:	f001 fcce 	bl	408680 <__mcmp>
  406ce4:	2800      	cmp	r0, #0
  406ce6:	f340 8146 	ble.w	406f76 <_dtoa_r+0xdce>
  406cea:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
  406cee:	f000 8106 	beq.w	406efe <_dtoa_r+0xd56>
  406cf2:	f105 0a31 	add.w	sl, r5, #49	; 0x31
  406cf6:	46b3      	mov	fp, r6
  406cf8:	f887 a000 	strb.w	sl, [r7]
  406cfc:	1c7d      	adds	r5, r7, #1
  406cfe:	9e06      	ldr	r6, [sp, #24]
  406d00:	e5d2      	b.n	4068a8 <_dtoa_r+0x700>
  406d02:	d104      	bne.n	406d0e <_dtoa_r+0xb66>
  406d04:	f01a 0f01 	tst.w	sl, #1
  406d08:	d001      	beq.n	406d0e <_dtoa_r+0xb66>
  406d0a:	e5bd      	b.n	406888 <_dtoa_r+0x6e0>
  406d0c:	4615      	mov	r5, r2
  406d0e:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406d12:	2b30      	cmp	r3, #48	; 0x30
  406d14:	f105 32ff 	add.w	r2, r5, #4294967295
  406d18:	d0f8      	beq.n	406d0c <_dtoa_r+0xb64>
  406d1a:	e5c5      	b.n	4068a8 <_dtoa_r+0x700>
  406d1c:	9904      	ldr	r1, [sp, #16]
  406d1e:	2230      	movs	r2, #48	; 0x30
  406d20:	700a      	strb	r2, [r1, #0]
  406d22:	9a02      	ldr	r2, [sp, #8]
  406d24:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406d28:	3201      	adds	r2, #1
  406d2a:	9202      	str	r2, [sp, #8]
  406d2c:	f7ff bbfc 	b.w	406528 <_dtoa_r+0x380>
  406d30:	f000 80bb 	beq.w	406eaa <_dtoa_r+0xd02>
  406d34:	9b02      	ldr	r3, [sp, #8]
  406d36:	425d      	negs	r5, r3
  406d38:	4b84      	ldr	r3, [pc, #528]	; (406f4c <_dtoa_r+0xda4>)
  406d3a:	f005 020f 	and.w	r2, r5, #15
  406d3e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
  406d42:	e9d3 2300 	ldrd	r2, r3, [r3]
  406d46:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
  406d4a:	f7fc fc53 	bl	4035f4 <__aeabi_dmul>
  406d4e:	112d      	asrs	r5, r5, #4
  406d50:	4607      	mov	r7, r0
  406d52:	4688      	mov	r8, r1
  406d54:	f000 812c 	beq.w	406fb0 <_dtoa_r+0xe08>
  406d58:	4e7d      	ldr	r6, [pc, #500]	; (406f50 <_dtoa_r+0xda8>)
  406d5a:	f04f 0a02 	mov.w	sl, #2
  406d5e:	07eb      	lsls	r3, r5, #31
  406d60:	d509      	bpl.n	406d76 <_dtoa_r+0xbce>
  406d62:	4638      	mov	r0, r7
  406d64:	4641      	mov	r1, r8
  406d66:	e9d6 2300 	ldrd	r2, r3, [r6]
  406d6a:	f7fc fc43 	bl	4035f4 <__aeabi_dmul>
  406d6e:	f10a 0a01 	add.w	sl, sl, #1
  406d72:	4607      	mov	r7, r0
  406d74:	4688      	mov	r8, r1
  406d76:	106d      	asrs	r5, r5, #1
  406d78:	f106 0608 	add.w	r6, r6, #8
  406d7c:	d1ef      	bne.n	406d5e <_dtoa_r+0xbb6>
  406d7e:	e608      	b.n	406992 <_dtoa_r+0x7ea>
  406d80:	6871      	ldr	r1, [r6, #4]
  406d82:	4620      	mov	r0, r4
  406d84:	f001 fa7e 	bl	408284 <_Balloc>
  406d88:	6933      	ldr	r3, [r6, #16]
  406d8a:	3302      	adds	r3, #2
  406d8c:	009a      	lsls	r2, r3, #2
  406d8e:	4605      	mov	r5, r0
  406d90:	f106 010c 	add.w	r1, r6, #12
  406d94:	300c      	adds	r0, #12
  406d96:	f001 f973 	bl	408080 <memcpy>
  406d9a:	4629      	mov	r1, r5
  406d9c:	2201      	movs	r2, #1
  406d9e:	4620      	mov	r0, r4
  406da0:	f001 fc1c 	bl	4085dc <__lshift>
  406da4:	9006      	str	r0, [sp, #24]
  406da6:	e4b5      	b.n	406714 <_dtoa_r+0x56c>
  406da8:	2b39      	cmp	r3, #57	; 0x39
  406daa:	f8cd b018 	str.w	fp, [sp, #24]
  406dae:	46d0      	mov	r8, sl
  406db0:	f000 80a5 	beq.w	406efe <_dtoa_r+0xd56>
  406db4:	f103 0a01 	add.w	sl, r3, #1
  406db8:	46b3      	mov	fp, r6
  406dba:	f887 a000 	strb.w	sl, [r7]
  406dbe:	1c7d      	adds	r5, r7, #1
  406dc0:	9e06      	ldr	r6, [sp, #24]
  406dc2:	e571      	b.n	4068a8 <_dtoa_r+0x700>
  406dc4:	465a      	mov	r2, fp
  406dc6:	46d0      	mov	r8, sl
  406dc8:	46b3      	mov	fp, r6
  406dca:	469a      	mov	sl, r3
  406dcc:	4616      	mov	r6, r2
  406dce:	e54f      	b.n	406870 <_dtoa_r+0x6c8>
  406dd0:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406dd2:	495e      	ldr	r1, [pc, #376]	; (406f4c <_dtoa_r+0xda4>)
  406dd4:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
  406dd8:	462a      	mov	r2, r5
  406dda:	4633      	mov	r3, r6
  406ddc:	e951 0102 	ldrd	r0, r1, [r1, #-8]
  406de0:	f7fc fc08 	bl	4035f4 <__aeabi_dmul>
  406de4:	e9cd 0116 	strd	r0, r1, [sp, #88]	; 0x58
  406de8:	4638      	mov	r0, r7
  406dea:	4641      	mov	r1, r8
  406dec:	f002 fa00 	bl	4091f0 <__aeabi_d2iz>
  406df0:	4605      	mov	r5, r0
  406df2:	f7fc fb99 	bl	403528 <__aeabi_i2d>
  406df6:	460b      	mov	r3, r1
  406df8:	4602      	mov	r2, r0
  406dfa:	4641      	mov	r1, r8
  406dfc:	4638      	mov	r0, r7
  406dfe:	f7fc fa45 	bl	40328c <__aeabi_dsub>
  406e02:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406e04:	460f      	mov	r7, r1
  406e06:	9904      	ldr	r1, [sp, #16]
  406e08:	3530      	adds	r5, #48	; 0x30
  406e0a:	2b01      	cmp	r3, #1
  406e0c:	700d      	strb	r5, [r1, #0]
  406e0e:	4606      	mov	r6, r0
  406e10:	f101 0501 	add.w	r5, r1, #1
  406e14:	d026      	beq.n	406e64 <_dtoa_r+0xcbc>
  406e16:	9b12      	ldr	r3, [sp, #72]	; 0x48
  406e18:	9a04      	ldr	r2, [sp, #16]
  406e1a:	f8df b13c 	ldr.w	fp, [pc, #316]	; 406f58 <_dtoa_r+0xdb0>
  406e1e:	f8cd 9048 	str.w	r9, [sp, #72]	; 0x48
  406e22:	4413      	add	r3, r2
  406e24:	f04f 0a00 	mov.w	sl, #0
  406e28:	4699      	mov	r9, r3
  406e2a:	4652      	mov	r2, sl
  406e2c:	465b      	mov	r3, fp
  406e2e:	4630      	mov	r0, r6
  406e30:	4639      	mov	r1, r7
  406e32:	f7fc fbdf 	bl	4035f4 <__aeabi_dmul>
  406e36:	460f      	mov	r7, r1
  406e38:	4606      	mov	r6, r0
  406e3a:	f002 f9d9 	bl	4091f0 <__aeabi_d2iz>
  406e3e:	4680      	mov	r8, r0
  406e40:	f7fc fb72 	bl	403528 <__aeabi_i2d>
  406e44:	f108 0830 	add.w	r8, r8, #48	; 0x30
  406e48:	4602      	mov	r2, r0
  406e4a:	460b      	mov	r3, r1
  406e4c:	4630      	mov	r0, r6
  406e4e:	4639      	mov	r1, r7
  406e50:	f7fc fa1c 	bl	40328c <__aeabi_dsub>
  406e54:	f805 8b01 	strb.w	r8, [r5], #1
  406e58:	454d      	cmp	r5, r9
  406e5a:	4606      	mov	r6, r0
  406e5c:	460f      	mov	r7, r1
  406e5e:	d1e4      	bne.n	406e2a <_dtoa_r+0xc82>
  406e60:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406e64:	4b3b      	ldr	r3, [pc, #236]	; (406f54 <_dtoa_r+0xdac>)
  406e66:	2200      	movs	r2, #0
  406e68:	e9dd 0116 	ldrd	r0, r1, [sp, #88]	; 0x58
  406e6c:	f7fc fa10 	bl	403290 <__adddf3>
  406e70:	4632      	mov	r2, r6
  406e72:	463b      	mov	r3, r7
  406e74:	f7fc fe30 	bl	403ad8 <__aeabi_dcmplt>
  406e78:	2800      	cmp	r0, #0
  406e7a:	d046      	beq.n	406f0a <_dtoa_r+0xd62>
  406e7c:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406e7e:	9302      	str	r3, [sp, #8]
  406e80:	f815 8c01 	ldrb.w	r8, [r5, #-1]
  406e84:	f7ff bb43 	b.w	40650e <_dtoa_r+0x366>
  406e88:	f04f 0800 	mov.w	r8, #0
  406e8c:	4646      	mov	r6, r8
  406e8e:	e6a9      	b.n	406be4 <_dtoa_r+0xa3c>
  406e90:	9b08      	ldr	r3, [sp, #32]
  406e92:	9a0a      	ldr	r2, [sp, #40]	; 0x28
  406e94:	1a9d      	subs	r5, r3, r2
  406e96:	2300      	movs	r3, #0
  406e98:	f7ff bb71 	b.w	40657e <_dtoa_r+0x3d6>
  406e9c:	9b18      	ldr	r3, [sp, #96]	; 0x60
  406e9e:	9f0c      	ldr	r7, [sp, #48]	; 0x30
  406ea0:	9d08      	ldr	r5, [sp, #32]
  406ea2:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
  406ea6:	f7ff bb6a 	b.w	40657e <_dtoa_r+0x3d6>
  406eaa:	e9dd 7810 	ldrd	r7, r8, [sp, #64]	; 0x40
  406eae:	f04f 0a02 	mov.w	sl, #2
  406eb2:	e56e      	b.n	406992 <_dtoa_r+0x7ea>
  406eb4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
  406eb6:	2b00      	cmp	r3, #0
  406eb8:	f43f aeb8 	beq.w	406c2c <_dtoa_r+0xa84>
  406ebc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ebe:	2b00      	cmp	r3, #0
  406ec0:	f77f aede 	ble.w	406c80 <_dtoa_r+0xad8>
  406ec4:	2200      	movs	r2, #0
  406ec6:	4b24      	ldr	r3, [pc, #144]	; (406f58 <_dtoa_r+0xdb0>)
  406ec8:	4638      	mov	r0, r7
  406eca:	4641      	mov	r1, r8
  406ecc:	f7fc fb92 	bl	4035f4 <__aeabi_dmul>
  406ed0:	4607      	mov	r7, r0
  406ed2:	4688      	mov	r8, r1
  406ed4:	f10a 0001 	add.w	r0, sl, #1
  406ed8:	f7fc fb26 	bl	403528 <__aeabi_i2d>
  406edc:	463a      	mov	r2, r7
  406ede:	4643      	mov	r3, r8
  406ee0:	f7fc fb88 	bl	4035f4 <__aeabi_dmul>
  406ee4:	2200      	movs	r2, #0
  406ee6:	4b17      	ldr	r3, [pc, #92]	; (406f44 <_dtoa_r+0xd9c>)
  406ee8:	f7fc f9d2 	bl	403290 <__adddf3>
  406eec:	9a02      	ldr	r2, [sp, #8]
  406eee:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ef0:	9312      	str	r3, [sp, #72]	; 0x48
  406ef2:	3a01      	subs	r2, #1
  406ef4:	4605      	mov	r5, r0
  406ef6:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
  406efa:	9215      	str	r2, [sp, #84]	; 0x54
  406efc:	e56a      	b.n	4069d4 <_dtoa_r+0x82c>
  406efe:	2239      	movs	r2, #57	; 0x39
  406f00:	46b3      	mov	fp, r6
  406f02:	703a      	strb	r2, [r7, #0]
  406f04:	9e06      	ldr	r6, [sp, #24]
  406f06:	1c7d      	adds	r5, r7, #1
  406f08:	e4c0      	b.n	40688c <_dtoa_r+0x6e4>
  406f0a:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
  406f0e:	2000      	movs	r0, #0
  406f10:	4910      	ldr	r1, [pc, #64]	; (406f54 <_dtoa_r+0xdac>)
  406f12:	f7fc f9bb 	bl	40328c <__aeabi_dsub>
  406f16:	4632      	mov	r2, r6
  406f18:	463b      	mov	r3, r7
  406f1a:	f7fc fdfb 	bl	403b14 <__aeabi_dcmpgt>
  406f1e:	b908      	cbnz	r0, 406f24 <_dtoa_r+0xd7c>
  406f20:	e6ae      	b.n	406c80 <_dtoa_r+0xad8>
  406f22:	4615      	mov	r5, r2
  406f24:	f815 3c01 	ldrb.w	r3, [r5, #-1]
  406f28:	2b30      	cmp	r3, #48	; 0x30
  406f2a:	f105 32ff 	add.w	r2, r5, #4294967295
  406f2e:	d0f8      	beq.n	406f22 <_dtoa_r+0xd7a>
  406f30:	e5d7      	b.n	406ae2 <_dtoa_r+0x93a>
  406f32:	f8dd 9048 	ldr.w	r9, [sp, #72]	; 0x48
  406f36:	9b15      	ldr	r3, [sp, #84]	; 0x54
  406f38:	9302      	str	r3, [sp, #8]
  406f3a:	f7ff bae8 	b.w	40650e <_dtoa_r+0x366>
  406f3e:	970c      	str	r7, [sp, #48]	; 0x30
  406f40:	f7ff bba5 	b.w	40668e <_dtoa_r+0x4e6>
  406f44:	401c0000 	.word	0x401c0000
  406f48:	40140000 	.word	0x40140000
  406f4c:	004096e0 	.word	0x004096e0
  406f50:	004096b8 	.word	0x004096b8
  406f54:	3fe00000 	.word	0x3fe00000
  406f58:	40240000 	.word	0x40240000
  406f5c:	2b39      	cmp	r3, #57	; 0x39
  406f5e:	f8cd b018 	str.w	fp, [sp, #24]
  406f62:	46d0      	mov	r8, sl
  406f64:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
  406f68:	469a      	mov	sl, r3
  406f6a:	d0c8      	beq.n	406efe <_dtoa_r+0xd56>
  406f6c:	f1bb 0f00 	cmp.w	fp, #0
  406f70:	f73f aebf 	bgt.w	406cf2 <_dtoa_r+0xb4a>
  406f74:	e6bf      	b.n	406cf6 <_dtoa_r+0xb4e>
  406f76:	f47f aebe 	bne.w	406cf6 <_dtoa_r+0xb4e>
  406f7a:	f01a 0f01 	tst.w	sl, #1
  406f7e:	f43f aeba 	beq.w	406cf6 <_dtoa_r+0xb4e>
  406f82:	e6b2      	b.n	406cea <_dtoa_r+0xb42>
  406f84:	f04f 0800 	mov.w	r8, #0
  406f88:	4646      	mov	r6, r8
  406f8a:	e5e9      	b.n	406b60 <_dtoa_r+0x9b8>
  406f8c:	4631      	mov	r1, r6
  406f8e:	2300      	movs	r3, #0
  406f90:	220a      	movs	r2, #10
  406f92:	4620      	mov	r0, r4
  406f94:	f001 f9a6 	bl	4082e4 <__multadd>
  406f98:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406f9a:	2b00      	cmp	r3, #0
  406f9c:	4606      	mov	r6, r0
  406f9e:	dd0a      	ble.n	406fb6 <_dtoa_r+0xe0e>
  406fa0:	930a      	str	r3, [sp, #40]	; 0x28
  406fa2:	f7ff bbaa 	b.w	4066fa <_dtoa_r+0x552>
  406fa6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406fa8:	2b02      	cmp	r3, #2
  406faa:	dc23      	bgt.n	406ff4 <_dtoa_r+0xe4c>
  406fac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406fae:	e43b      	b.n	406828 <_dtoa_r+0x680>
  406fb0:	f04f 0a02 	mov.w	sl, #2
  406fb4:	e4ed      	b.n	406992 <_dtoa_r+0x7ea>
  406fb6:	9b24      	ldr	r3, [sp, #144]	; 0x90
  406fb8:	2b02      	cmp	r3, #2
  406fba:	dc1b      	bgt.n	406ff4 <_dtoa_r+0xe4c>
  406fbc:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406fbe:	e7ef      	b.n	406fa0 <_dtoa_r+0xdf8>
  406fc0:	2500      	movs	r5, #0
  406fc2:	6465      	str	r5, [r4, #68]	; 0x44
  406fc4:	4629      	mov	r1, r5
  406fc6:	4620      	mov	r0, r4
  406fc8:	f001 f95c 	bl	408284 <_Balloc>
  406fcc:	f04f 33ff 	mov.w	r3, #4294967295
  406fd0:	930a      	str	r3, [sp, #40]	; 0x28
  406fd2:	930f      	str	r3, [sp, #60]	; 0x3c
  406fd4:	2301      	movs	r3, #1
  406fd6:	9004      	str	r0, [sp, #16]
  406fd8:	9525      	str	r5, [sp, #148]	; 0x94
  406fda:	6420      	str	r0, [r4, #64]	; 0x40
  406fdc:	930b      	str	r3, [sp, #44]	; 0x2c
  406fde:	f7ff b9dd 	b.w	40639c <_dtoa_r+0x1f4>
  406fe2:	2501      	movs	r5, #1
  406fe4:	f7ff b9a5 	b.w	406332 <_dtoa_r+0x18a>
  406fe8:	f43f ab69 	beq.w	4066be <_dtoa_r+0x516>
  406fec:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
  406ff0:	f7ff bbf9 	b.w	4067e6 <_dtoa_r+0x63e>
  406ff4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
  406ff6:	930a      	str	r3, [sp, #40]	; 0x28
  406ff8:	e5e5      	b.n	406bc6 <_dtoa_r+0xa1e>
  406ffa:	bf00      	nop

00406ffc <__sflush_r>:
  406ffc:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
  407000:	b29a      	uxth	r2, r3
  407002:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407006:	460d      	mov	r5, r1
  407008:	0711      	lsls	r1, r2, #28
  40700a:	4680      	mov	r8, r0
  40700c:	d43a      	bmi.n	407084 <__sflush_r+0x88>
  40700e:	686a      	ldr	r2, [r5, #4]
  407010:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
  407014:	2a00      	cmp	r2, #0
  407016:	81ab      	strh	r3, [r5, #12]
  407018:	dd6f      	ble.n	4070fa <__sflush_r+0xfe>
  40701a:	6aac      	ldr	r4, [r5, #40]	; 0x28
  40701c:	2c00      	cmp	r4, #0
  40701e:	d049      	beq.n	4070b4 <__sflush_r+0xb8>
  407020:	2200      	movs	r2, #0
  407022:	b29b      	uxth	r3, r3
  407024:	f8d8 6000 	ldr.w	r6, [r8]
  407028:	f8c8 2000 	str.w	r2, [r8]
  40702c:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
  407030:	d067      	beq.n	407102 <__sflush_r+0x106>
  407032:	6d2a      	ldr	r2, [r5, #80]	; 0x50
  407034:	075f      	lsls	r7, r3, #29
  407036:	d505      	bpl.n	407044 <__sflush_r+0x48>
  407038:	6869      	ldr	r1, [r5, #4]
  40703a:	6b2b      	ldr	r3, [r5, #48]	; 0x30
  40703c:	1a52      	subs	r2, r2, r1
  40703e:	b10b      	cbz	r3, 407044 <__sflush_r+0x48>
  407040:	6beb      	ldr	r3, [r5, #60]	; 0x3c
  407042:	1ad2      	subs	r2, r2, r3
  407044:	2300      	movs	r3, #0
  407046:	69e9      	ldr	r1, [r5, #28]
  407048:	4640      	mov	r0, r8
  40704a:	47a0      	blx	r4
  40704c:	1c44      	adds	r4, r0, #1
  40704e:	d03c      	beq.n	4070ca <__sflush_r+0xce>
  407050:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
  407054:	692a      	ldr	r2, [r5, #16]
  407056:	602a      	str	r2, [r5, #0]
  407058:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
  40705c:	2200      	movs	r2, #0
  40705e:	81ab      	strh	r3, [r5, #12]
  407060:	04db      	lsls	r3, r3, #19
  407062:	606a      	str	r2, [r5, #4]
  407064:	d447      	bmi.n	4070f6 <__sflush_r+0xfa>
  407066:	6b29      	ldr	r1, [r5, #48]	; 0x30
  407068:	f8c8 6000 	str.w	r6, [r8]
  40706c:	b311      	cbz	r1, 4070b4 <__sflush_r+0xb8>
  40706e:	f105 0340 	add.w	r3, r5, #64	; 0x40
  407072:	4299      	cmp	r1, r3
  407074:	d002      	beq.n	40707c <__sflush_r+0x80>
  407076:	4640      	mov	r0, r8
  407078:	f000 f9ca 	bl	407410 <_free_r>
  40707c:	2000      	movs	r0, #0
  40707e:	6328      	str	r0, [r5, #48]	; 0x30
  407080:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407084:	692e      	ldr	r6, [r5, #16]
  407086:	b1ae      	cbz	r6, 4070b4 <__sflush_r+0xb8>
  407088:	682c      	ldr	r4, [r5, #0]
  40708a:	602e      	str	r6, [r5, #0]
  40708c:	0791      	lsls	r1, r2, #30
  40708e:	bf0c      	ite	eq
  407090:	696b      	ldreq	r3, [r5, #20]
  407092:	2300      	movne	r3, #0
  407094:	1ba4      	subs	r4, r4, r6
  407096:	60ab      	str	r3, [r5, #8]
  407098:	e00a      	b.n	4070b0 <__sflush_r+0xb4>
  40709a:	4623      	mov	r3, r4
  40709c:	4632      	mov	r2, r6
  40709e:	6a6f      	ldr	r7, [r5, #36]	; 0x24
  4070a0:	69e9      	ldr	r1, [r5, #28]
  4070a2:	4640      	mov	r0, r8
  4070a4:	47b8      	blx	r7
  4070a6:	2800      	cmp	r0, #0
  4070a8:	eba4 0400 	sub.w	r4, r4, r0
  4070ac:	4406      	add	r6, r0
  4070ae:	dd04      	ble.n	4070ba <__sflush_r+0xbe>
  4070b0:	2c00      	cmp	r4, #0
  4070b2:	dcf2      	bgt.n	40709a <__sflush_r+0x9e>
  4070b4:	2000      	movs	r0, #0
  4070b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070ba:	89ab      	ldrh	r3, [r5, #12]
  4070bc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4070c0:	81ab      	strh	r3, [r5, #12]
  4070c2:	f04f 30ff 	mov.w	r0, #4294967295
  4070c6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4070ca:	f8d8 4000 	ldr.w	r4, [r8]
  4070ce:	2c1d      	cmp	r4, #29
  4070d0:	d8f3      	bhi.n	4070ba <__sflush_r+0xbe>
  4070d2:	4b19      	ldr	r3, [pc, #100]	; (407138 <__sflush_r+0x13c>)
  4070d4:	40e3      	lsrs	r3, r4
  4070d6:	43db      	mvns	r3, r3
  4070d8:	f013 0301 	ands.w	r3, r3, #1
  4070dc:	d1ed      	bne.n	4070ba <__sflush_r+0xbe>
  4070de:	f9b5 200c 	ldrsh.w	r2, [r5, #12]
  4070e2:	606b      	str	r3, [r5, #4]
  4070e4:	f422 6300 	bic.w	r3, r2, #2048	; 0x800
  4070e8:	6929      	ldr	r1, [r5, #16]
  4070ea:	81ab      	strh	r3, [r5, #12]
  4070ec:	04da      	lsls	r2, r3, #19
  4070ee:	6029      	str	r1, [r5, #0]
  4070f0:	d5b9      	bpl.n	407066 <__sflush_r+0x6a>
  4070f2:	2c00      	cmp	r4, #0
  4070f4:	d1b7      	bne.n	407066 <__sflush_r+0x6a>
  4070f6:	6528      	str	r0, [r5, #80]	; 0x50
  4070f8:	e7b5      	b.n	407066 <__sflush_r+0x6a>
  4070fa:	6bea      	ldr	r2, [r5, #60]	; 0x3c
  4070fc:	2a00      	cmp	r2, #0
  4070fe:	dc8c      	bgt.n	40701a <__sflush_r+0x1e>
  407100:	e7d8      	b.n	4070b4 <__sflush_r+0xb8>
  407102:	2301      	movs	r3, #1
  407104:	69e9      	ldr	r1, [r5, #28]
  407106:	4640      	mov	r0, r8
  407108:	47a0      	blx	r4
  40710a:	1c43      	adds	r3, r0, #1
  40710c:	4602      	mov	r2, r0
  40710e:	d002      	beq.n	407116 <__sflush_r+0x11a>
  407110:	89ab      	ldrh	r3, [r5, #12]
  407112:	6aac      	ldr	r4, [r5, #40]	; 0x28
  407114:	e78e      	b.n	407034 <__sflush_r+0x38>
  407116:	f8d8 3000 	ldr.w	r3, [r8]
  40711a:	2b00      	cmp	r3, #0
  40711c:	d0f8      	beq.n	407110 <__sflush_r+0x114>
  40711e:	2b1d      	cmp	r3, #29
  407120:	d001      	beq.n	407126 <__sflush_r+0x12a>
  407122:	2b16      	cmp	r3, #22
  407124:	d102      	bne.n	40712c <__sflush_r+0x130>
  407126:	f8c8 6000 	str.w	r6, [r8]
  40712a:	e7c3      	b.n	4070b4 <__sflush_r+0xb8>
  40712c:	89ab      	ldrh	r3, [r5, #12]
  40712e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407132:	81ab      	strh	r3, [r5, #12]
  407134:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  407138:	20400001 	.word	0x20400001

0040713c <_fflush_r>:
  40713c:	b510      	push	{r4, lr}
  40713e:	4604      	mov	r4, r0
  407140:	b082      	sub	sp, #8
  407142:	b108      	cbz	r0, 407148 <_fflush_r+0xc>
  407144:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407146:	b153      	cbz	r3, 40715e <_fflush_r+0x22>
  407148:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
  40714c:	b908      	cbnz	r0, 407152 <_fflush_r+0x16>
  40714e:	b002      	add	sp, #8
  407150:	bd10      	pop	{r4, pc}
  407152:	4620      	mov	r0, r4
  407154:	b002      	add	sp, #8
  407156:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  40715a:	f7ff bf4f 	b.w	406ffc <__sflush_r>
  40715e:	9101      	str	r1, [sp, #4]
  407160:	f000 f880 	bl	407264 <__sinit>
  407164:	9901      	ldr	r1, [sp, #4]
  407166:	e7ef      	b.n	407148 <_fflush_r+0xc>

00407168 <_cleanup_r>:
  407168:	4901      	ldr	r1, [pc, #4]	; (407170 <_cleanup_r+0x8>)
  40716a:	f000 bbaf 	b.w	4078cc <_fwalk_reent>
  40716e:	bf00      	nop
  407170:	004090cd 	.word	0x004090cd

00407174 <__sinit.part.1>:
  407174:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407178:	4b35      	ldr	r3, [pc, #212]	; (407250 <__sinit.part.1+0xdc>)
  40717a:	6845      	ldr	r5, [r0, #4]
  40717c:	63c3      	str	r3, [r0, #60]	; 0x3c
  40717e:	2400      	movs	r4, #0
  407180:	4607      	mov	r7, r0
  407182:	f500 723b 	add.w	r2, r0, #748	; 0x2ec
  407186:	2304      	movs	r3, #4
  407188:	2103      	movs	r1, #3
  40718a:	f8c0 12e4 	str.w	r1, [r0, #740]	; 0x2e4
  40718e:	f8c0 22e8 	str.w	r2, [r0, #744]	; 0x2e8
  407192:	f8c0 42e0 	str.w	r4, [r0, #736]	; 0x2e0
  407196:	b083      	sub	sp, #12
  407198:	602c      	str	r4, [r5, #0]
  40719a:	606c      	str	r4, [r5, #4]
  40719c:	60ac      	str	r4, [r5, #8]
  40719e:	666c      	str	r4, [r5, #100]	; 0x64
  4071a0:	81ec      	strh	r4, [r5, #14]
  4071a2:	612c      	str	r4, [r5, #16]
  4071a4:	616c      	str	r4, [r5, #20]
  4071a6:	61ac      	str	r4, [r5, #24]
  4071a8:	81ab      	strh	r3, [r5, #12]
  4071aa:	4621      	mov	r1, r4
  4071ac:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  4071b0:	2208      	movs	r2, #8
  4071b2:	f7fc fd31 	bl	403c18 <memset>
  4071b6:	68be      	ldr	r6, [r7, #8]
  4071b8:	f8df b098 	ldr.w	fp, [pc, #152]	; 407254 <__sinit.part.1+0xe0>
  4071bc:	f8df a098 	ldr.w	sl, [pc, #152]	; 407258 <__sinit.part.1+0xe4>
  4071c0:	f8df 9098 	ldr.w	r9, [pc, #152]	; 40725c <__sinit.part.1+0xe8>
  4071c4:	f8df 8098 	ldr.w	r8, [pc, #152]	; 407260 <__sinit.part.1+0xec>
  4071c8:	f8c5 b020 	str.w	fp, [r5, #32]
  4071cc:	2301      	movs	r3, #1
  4071ce:	2209      	movs	r2, #9
  4071d0:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  4071d4:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  4071d8:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  4071dc:	61ed      	str	r5, [r5, #28]
  4071de:	4621      	mov	r1, r4
  4071e0:	81f3      	strh	r3, [r6, #14]
  4071e2:	81b2      	strh	r2, [r6, #12]
  4071e4:	f106 005c 	add.w	r0, r6, #92	; 0x5c
  4071e8:	6034      	str	r4, [r6, #0]
  4071ea:	6074      	str	r4, [r6, #4]
  4071ec:	60b4      	str	r4, [r6, #8]
  4071ee:	6674      	str	r4, [r6, #100]	; 0x64
  4071f0:	6134      	str	r4, [r6, #16]
  4071f2:	6174      	str	r4, [r6, #20]
  4071f4:	61b4      	str	r4, [r6, #24]
  4071f6:	2208      	movs	r2, #8
  4071f8:	9301      	str	r3, [sp, #4]
  4071fa:	f7fc fd0d 	bl	403c18 <memset>
  4071fe:	68fd      	ldr	r5, [r7, #12]
  407200:	61f6      	str	r6, [r6, #28]
  407202:	2012      	movs	r0, #18
  407204:	2202      	movs	r2, #2
  407206:	f8c6 b020 	str.w	fp, [r6, #32]
  40720a:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
  40720e:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
  407212:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
  407216:	4621      	mov	r1, r4
  407218:	81a8      	strh	r0, [r5, #12]
  40721a:	81ea      	strh	r2, [r5, #14]
  40721c:	602c      	str	r4, [r5, #0]
  40721e:	606c      	str	r4, [r5, #4]
  407220:	60ac      	str	r4, [r5, #8]
  407222:	666c      	str	r4, [r5, #100]	; 0x64
  407224:	612c      	str	r4, [r5, #16]
  407226:	616c      	str	r4, [r5, #20]
  407228:	61ac      	str	r4, [r5, #24]
  40722a:	f105 005c 	add.w	r0, r5, #92	; 0x5c
  40722e:	2208      	movs	r2, #8
  407230:	f7fc fcf2 	bl	403c18 <memset>
  407234:	9b01      	ldr	r3, [sp, #4]
  407236:	61ed      	str	r5, [r5, #28]
  407238:	f8c5 b020 	str.w	fp, [r5, #32]
  40723c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
  407240:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
  407244:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
  407248:	63bb      	str	r3, [r7, #56]	; 0x38
  40724a:	b003      	add	sp, #12
  40724c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407250:	00407169 	.word	0x00407169
  407254:	00408be9 	.word	0x00408be9
  407258:	00408c0d 	.word	0x00408c0d
  40725c:	00408c49 	.word	0x00408c49
  407260:	00408c69 	.word	0x00408c69

00407264 <__sinit>:
  407264:	6b83      	ldr	r3, [r0, #56]	; 0x38
  407266:	b103      	cbz	r3, 40726a <__sinit+0x6>
  407268:	4770      	bx	lr
  40726a:	f7ff bf83 	b.w	407174 <__sinit.part.1>
  40726e:	bf00      	nop

00407270 <__sfp_lock_acquire>:
  407270:	4770      	bx	lr
  407272:	bf00      	nop

00407274 <__sfp_lock_release>:
  407274:	4770      	bx	lr
  407276:	bf00      	nop

00407278 <__libc_fini_array>:
  407278:	b538      	push	{r3, r4, r5, lr}
  40727a:	4c0a      	ldr	r4, [pc, #40]	; (4072a4 <__libc_fini_array+0x2c>)
  40727c:	4d0a      	ldr	r5, [pc, #40]	; (4072a8 <__libc_fini_array+0x30>)
  40727e:	1b64      	subs	r4, r4, r5
  407280:	10a4      	asrs	r4, r4, #2
  407282:	d00a      	beq.n	40729a <__libc_fini_array+0x22>
  407284:	f104 4380 	add.w	r3, r4, #1073741824	; 0x40000000
  407288:	3b01      	subs	r3, #1
  40728a:	eb05 0583 	add.w	r5, r5, r3, lsl #2
  40728e:	3c01      	subs	r4, #1
  407290:	f855 3904 	ldr.w	r3, [r5], #-4
  407294:	4798      	blx	r3
  407296:	2c00      	cmp	r4, #0
  407298:	d1f9      	bne.n	40728e <__libc_fini_array+0x16>
  40729a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
  40729e:	f002 bb15 	b.w	4098cc <_fini>
  4072a2:	bf00      	nop
  4072a4:	004098dc 	.word	0x004098dc
  4072a8:	004098d8 	.word	0x004098d8

004072ac <__fputwc>:
  4072ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  4072b0:	b082      	sub	sp, #8
  4072b2:	4680      	mov	r8, r0
  4072b4:	4689      	mov	r9, r1
  4072b6:	4614      	mov	r4, r2
  4072b8:	f000 fb32 	bl	407920 <__locale_mb_cur_max>
  4072bc:	2801      	cmp	r0, #1
  4072be:	d036      	beq.n	40732e <__fputwc+0x82>
  4072c0:	464a      	mov	r2, r9
  4072c2:	f104 035c 	add.w	r3, r4, #92	; 0x5c
  4072c6:	a901      	add	r1, sp, #4
  4072c8:	4640      	mov	r0, r8
  4072ca:	f001 fe1d 	bl	408f08 <_wcrtomb_r>
  4072ce:	1c42      	adds	r2, r0, #1
  4072d0:	4606      	mov	r6, r0
  4072d2:	d025      	beq.n	407320 <__fputwc+0x74>
  4072d4:	b3a8      	cbz	r0, 407342 <__fputwc+0x96>
  4072d6:	f89d e004 	ldrb.w	lr, [sp, #4]
  4072da:	2500      	movs	r5, #0
  4072dc:	f10d 0a04 	add.w	sl, sp, #4
  4072e0:	e009      	b.n	4072f6 <__fputwc+0x4a>
  4072e2:	6823      	ldr	r3, [r4, #0]
  4072e4:	1c5a      	adds	r2, r3, #1
  4072e6:	6022      	str	r2, [r4, #0]
  4072e8:	f883 e000 	strb.w	lr, [r3]
  4072ec:	3501      	adds	r5, #1
  4072ee:	42b5      	cmp	r5, r6
  4072f0:	d227      	bcs.n	407342 <__fputwc+0x96>
  4072f2:	f815 e00a 	ldrb.w	lr, [r5, sl]
  4072f6:	68a3      	ldr	r3, [r4, #8]
  4072f8:	3b01      	subs	r3, #1
  4072fa:	2b00      	cmp	r3, #0
  4072fc:	60a3      	str	r3, [r4, #8]
  4072fe:	daf0      	bge.n	4072e2 <__fputwc+0x36>
  407300:	69a7      	ldr	r7, [r4, #24]
  407302:	42bb      	cmp	r3, r7
  407304:	4671      	mov	r1, lr
  407306:	4622      	mov	r2, r4
  407308:	4640      	mov	r0, r8
  40730a:	db02      	blt.n	407312 <__fputwc+0x66>
  40730c:	f1be 0f0a 	cmp.w	lr, #10
  407310:	d1e7      	bne.n	4072e2 <__fputwc+0x36>
  407312:	f001 fda1 	bl	408e58 <__swbuf_r>
  407316:	1c43      	adds	r3, r0, #1
  407318:	d1e8      	bne.n	4072ec <__fputwc+0x40>
  40731a:	b002      	add	sp, #8
  40731c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  407320:	89a3      	ldrh	r3, [r4, #12]
  407322:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  407326:	81a3      	strh	r3, [r4, #12]
  407328:	b002      	add	sp, #8
  40732a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40732e:	f109 33ff 	add.w	r3, r9, #4294967295
  407332:	2bfe      	cmp	r3, #254	; 0xfe
  407334:	d8c4      	bhi.n	4072c0 <__fputwc+0x14>
  407336:	fa5f fe89 	uxtb.w	lr, r9
  40733a:	4606      	mov	r6, r0
  40733c:	f88d e004 	strb.w	lr, [sp, #4]
  407340:	e7cb      	b.n	4072da <__fputwc+0x2e>
  407342:	4648      	mov	r0, r9
  407344:	b002      	add	sp, #8
  407346:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40734a:	bf00      	nop

0040734c <_fputwc_r>:
  40734c:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
  407350:	f413 5f00 	tst.w	r3, #8192	; 0x2000
  407354:	d10a      	bne.n	40736c <_fputwc_r+0x20>
  407356:	b410      	push	{r4}
  407358:	6e54      	ldr	r4, [r2, #100]	; 0x64
  40735a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
  40735e:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
  407362:	6654      	str	r4, [r2, #100]	; 0x64
  407364:	8193      	strh	r3, [r2, #12]
  407366:	bc10      	pop	{r4}
  407368:	f7ff bfa0 	b.w	4072ac <__fputwc>
  40736c:	f7ff bf9e 	b.w	4072ac <__fputwc>

00407370 <_malloc_trim_r>:
  407370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  407372:	4f24      	ldr	r7, [pc, #144]	; (407404 <_malloc_trim_r+0x94>)
  407374:	460c      	mov	r4, r1
  407376:	4606      	mov	r6, r0
  407378:	f000 ff80 	bl	40827c <__malloc_lock>
  40737c:	68bb      	ldr	r3, [r7, #8]
  40737e:	685d      	ldr	r5, [r3, #4]
  407380:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
  407384:	310f      	adds	r1, #15
  407386:	f025 0503 	bic.w	r5, r5, #3
  40738a:	4429      	add	r1, r5
  40738c:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
  407390:	f021 010f 	bic.w	r1, r1, #15
  407394:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
  407398:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
  40739c:	db07      	blt.n	4073ae <_malloc_trim_r+0x3e>
  40739e:	2100      	movs	r1, #0
  4073a0:	4630      	mov	r0, r6
  4073a2:	f001 fc0f 	bl	408bc4 <_sbrk_r>
  4073a6:	68bb      	ldr	r3, [r7, #8]
  4073a8:	442b      	add	r3, r5
  4073aa:	4298      	cmp	r0, r3
  4073ac:	d004      	beq.n	4073b8 <_malloc_trim_r+0x48>
  4073ae:	4630      	mov	r0, r6
  4073b0:	f000 ff66 	bl	408280 <__malloc_unlock>
  4073b4:	2000      	movs	r0, #0
  4073b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4073b8:	4261      	negs	r1, r4
  4073ba:	4630      	mov	r0, r6
  4073bc:	f001 fc02 	bl	408bc4 <_sbrk_r>
  4073c0:	3001      	adds	r0, #1
  4073c2:	d00d      	beq.n	4073e0 <_malloc_trim_r+0x70>
  4073c4:	4b10      	ldr	r3, [pc, #64]	; (407408 <_malloc_trim_r+0x98>)
  4073c6:	68ba      	ldr	r2, [r7, #8]
  4073c8:	6819      	ldr	r1, [r3, #0]
  4073ca:	1b2d      	subs	r5, r5, r4
  4073cc:	f045 0501 	orr.w	r5, r5, #1
  4073d0:	4630      	mov	r0, r6
  4073d2:	1b09      	subs	r1, r1, r4
  4073d4:	6055      	str	r5, [r2, #4]
  4073d6:	6019      	str	r1, [r3, #0]
  4073d8:	f000 ff52 	bl	408280 <__malloc_unlock>
  4073dc:	2001      	movs	r0, #1
  4073de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  4073e0:	2100      	movs	r1, #0
  4073e2:	4630      	mov	r0, r6
  4073e4:	f001 fbee 	bl	408bc4 <_sbrk_r>
  4073e8:	68ba      	ldr	r2, [r7, #8]
  4073ea:	1a83      	subs	r3, r0, r2
  4073ec:	2b0f      	cmp	r3, #15
  4073ee:	ddde      	ble.n	4073ae <_malloc_trim_r+0x3e>
  4073f0:	4c06      	ldr	r4, [pc, #24]	; (40740c <_malloc_trim_r+0x9c>)
  4073f2:	4905      	ldr	r1, [pc, #20]	; (407408 <_malloc_trim_r+0x98>)
  4073f4:	6824      	ldr	r4, [r4, #0]
  4073f6:	f043 0301 	orr.w	r3, r3, #1
  4073fa:	1b00      	subs	r0, r0, r4
  4073fc:	6053      	str	r3, [r2, #4]
  4073fe:	6008      	str	r0, [r1, #0]
  407400:	e7d5      	b.n	4073ae <_malloc_trim_r+0x3e>
  407402:	bf00      	nop
  407404:	204005a4 	.word	0x204005a4
  407408:	20400a4c 	.word	0x20400a4c
  40740c:	204009ac 	.word	0x204009ac

00407410 <_free_r>:
  407410:	2900      	cmp	r1, #0
  407412:	d044      	beq.n	40749e <_free_r+0x8e>
  407414:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  407418:	460d      	mov	r5, r1
  40741a:	4680      	mov	r8, r0
  40741c:	f000 ff2e 	bl	40827c <__malloc_lock>
  407420:	f855 7c04 	ldr.w	r7, [r5, #-4]
  407424:	4969      	ldr	r1, [pc, #420]	; (4075cc <_free_r+0x1bc>)
  407426:	f027 0301 	bic.w	r3, r7, #1
  40742a:	f1a5 0408 	sub.w	r4, r5, #8
  40742e:	18e2      	adds	r2, r4, r3
  407430:	688e      	ldr	r6, [r1, #8]
  407432:	6850      	ldr	r0, [r2, #4]
  407434:	42b2      	cmp	r2, r6
  407436:	f020 0003 	bic.w	r0, r0, #3
  40743a:	d05e      	beq.n	4074fa <_free_r+0xea>
  40743c:	07fe      	lsls	r6, r7, #31
  40743e:	6050      	str	r0, [r2, #4]
  407440:	d40b      	bmi.n	40745a <_free_r+0x4a>
  407442:	f855 7c08 	ldr.w	r7, [r5, #-8]
  407446:	1be4      	subs	r4, r4, r7
  407448:	f101 0e08 	add.w	lr, r1, #8
  40744c:	68a5      	ldr	r5, [r4, #8]
  40744e:	4575      	cmp	r5, lr
  407450:	443b      	add	r3, r7
  407452:	d06d      	beq.n	407530 <_free_r+0x120>
  407454:	68e7      	ldr	r7, [r4, #12]
  407456:	60ef      	str	r7, [r5, #12]
  407458:	60bd      	str	r5, [r7, #8]
  40745a:	1815      	adds	r5, r2, r0
  40745c:	686d      	ldr	r5, [r5, #4]
  40745e:	07ed      	lsls	r5, r5, #31
  407460:	d53e      	bpl.n	4074e0 <_free_r+0xd0>
  407462:	f043 0201 	orr.w	r2, r3, #1
  407466:	6062      	str	r2, [r4, #4]
  407468:	50e3      	str	r3, [r4, r3]
  40746a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  40746e:	d217      	bcs.n	4074a0 <_free_r+0x90>
  407470:	08db      	lsrs	r3, r3, #3
  407472:	1c58      	adds	r0, r3, #1
  407474:	109a      	asrs	r2, r3, #2
  407476:	684d      	ldr	r5, [r1, #4]
  407478:	f851 7030 	ldr.w	r7, [r1, r0, lsl #3]
  40747c:	60a7      	str	r7, [r4, #8]
  40747e:	2301      	movs	r3, #1
  407480:	4093      	lsls	r3, r2
  407482:	eb01 02c0 	add.w	r2, r1, r0, lsl #3
  407486:	432b      	orrs	r3, r5
  407488:	3a08      	subs	r2, #8
  40748a:	60e2      	str	r2, [r4, #12]
  40748c:	604b      	str	r3, [r1, #4]
  40748e:	f841 4030 	str.w	r4, [r1, r0, lsl #3]
  407492:	60fc      	str	r4, [r7, #12]
  407494:	4640      	mov	r0, r8
  407496:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  40749a:	f000 bef1 	b.w	408280 <__malloc_unlock>
  40749e:	4770      	bx	lr
  4074a0:	0a5a      	lsrs	r2, r3, #9
  4074a2:	2a04      	cmp	r2, #4
  4074a4:	d852      	bhi.n	40754c <_free_r+0x13c>
  4074a6:	099a      	lsrs	r2, r3, #6
  4074a8:	f102 0739 	add.w	r7, r2, #57	; 0x39
  4074ac:	00ff      	lsls	r7, r7, #3
  4074ae:	f102 0538 	add.w	r5, r2, #56	; 0x38
  4074b2:	19c8      	adds	r0, r1, r7
  4074b4:	59ca      	ldr	r2, [r1, r7]
  4074b6:	3808      	subs	r0, #8
  4074b8:	4290      	cmp	r0, r2
  4074ba:	d04f      	beq.n	40755c <_free_r+0x14c>
  4074bc:	6851      	ldr	r1, [r2, #4]
  4074be:	f021 0103 	bic.w	r1, r1, #3
  4074c2:	428b      	cmp	r3, r1
  4074c4:	d232      	bcs.n	40752c <_free_r+0x11c>
  4074c6:	6892      	ldr	r2, [r2, #8]
  4074c8:	4290      	cmp	r0, r2
  4074ca:	d1f7      	bne.n	4074bc <_free_r+0xac>
  4074cc:	68c3      	ldr	r3, [r0, #12]
  4074ce:	60a0      	str	r0, [r4, #8]
  4074d0:	60e3      	str	r3, [r4, #12]
  4074d2:	609c      	str	r4, [r3, #8]
  4074d4:	60c4      	str	r4, [r0, #12]
  4074d6:	4640      	mov	r0, r8
  4074d8:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  4074dc:	f000 bed0 	b.w	408280 <__malloc_unlock>
  4074e0:	6895      	ldr	r5, [r2, #8]
  4074e2:	4f3b      	ldr	r7, [pc, #236]	; (4075d0 <_free_r+0x1c0>)
  4074e4:	42bd      	cmp	r5, r7
  4074e6:	4403      	add	r3, r0
  4074e8:	d040      	beq.n	40756c <_free_r+0x15c>
  4074ea:	68d0      	ldr	r0, [r2, #12]
  4074ec:	60e8      	str	r0, [r5, #12]
  4074ee:	f043 0201 	orr.w	r2, r3, #1
  4074f2:	6085      	str	r5, [r0, #8]
  4074f4:	6062      	str	r2, [r4, #4]
  4074f6:	50e3      	str	r3, [r4, r3]
  4074f8:	e7b7      	b.n	40746a <_free_r+0x5a>
  4074fa:	07ff      	lsls	r7, r7, #31
  4074fc:	4403      	add	r3, r0
  4074fe:	d407      	bmi.n	407510 <_free_r+0x100>
  407500:	f855 2c08 	ldr.w	r2, [r5, #-8]
  407504:	1aa4      	subs	r4, r4, r2
  407506:	4413      	add	r3, r2
  407508:	68a0      	ldr	r0, [r4, #8]
  40750a:	68e2      	ldr	r2, [r4, #12]
  40750c:	60c2      	str	r2, [r0, #12]
  40750e:	6090      	str	r0, [r2, #8]
  407510:	4a30      	ldr	r2, [pc, #192]	; (4075d4 <_free_r+0x1c4>)
  407512:	6812      	ldr	r2, [r2, #0]
  407514:	f043 0001 	orr.w	r0, r3, #1
  407518:	4293      	cmp	r3, r2
  40751a:	6060      	str	r0, [r4, #4]
  40751c:	608c      	str	r4, [r1, #8]
  40751e:	d3b9      	bcc.n	407494 <_free_r+0x84>
  407520:	4b2d      	ldr	r3, [pc, #180]	; (4075d8 <_free_r+0x1c8>)
  407522:	4640      	mov	r0, r8
  407524:	6819      	ldr	r1, [r3, #0]
  407526:	f7ff ff23 	bl	407370 <_malloc_trim_r>
  40752a:	e7b3      	b.n	407494 <_free_r+0x84>
  40752c:	4610      	mov	r0, r2
  40752e:	e7cd      	b.n	4074cc <_free_r+0xbc>
  407530:	1811      	adds	r1, r2, r0
  407532:	6849      	ldr	r1, [r1, #4]
  407534:	07c9      	lsls	r1, r1, #31
  407536:	d444      	bmi.n	4075c2 <_free_r+0x1b2>
  407538:	6891      	ldr	r1, [r2, #8]
  40753a:	68d2      	ldr	r2, [r2, #12]
  40753c:	60ca      	str	r2, [r1, #12]
  40753e:	4403      	add	r3, r0
  407540:	f043 0001 	orr.w	r0, r3, #1
  407544:	6091      	str	r1, [r2, #8]
  407546:	6060      	str	r0, [r4, #4]
  407548:	50e3      	str	r3, [r4, r3]
  40754a:	e7a3      	b.n	407494 <_free_r+0x84>
  40754c:	2a14      	cmp	r2, #20
  40754e:	d816      	bhi.n	40757e <_free_r+0x16e>
  407550:	f102 075c 	add.w	r7, r2, #92	; 0x5c
  407554:	00ff      	lsls	r7, r7, #3
  407556:	f102 055b 	add.w	r5, r2, #91	; 0x5b
  40755a:	e7aa      	b.n	4074b2 <_free_r+0xa2>
  40755c:	10aa      	asrs	r2, r5, #2
  40755e:	2301      	movs	r3, #1
  407560:	684d      	ldr	r5, [r1, #4]
  407562:	4093      	lsls	r3, r2
  407564:	432b      	orrs	r3, r5
  407566:	604b      	str	r3, [r1, #4]
  407568:	4603      	mov	r3, r0
  40756a:	e7b0      	b.n	4074ce <_free_r+0xbe>
  40756c:	f043 0201 	orr.w	r2, r3, #1
  407570:	614c      	str	r4, [r1, #20]
  407572:	610c      	str	r4, [r1, #16]
  407574:	60e5      	str	r5, [r4, #12]
  407576:	60a5      	str	r5, [r4, #8]
  407578:	6062      	str	r2, [r4, #4]
  40757a:	50e3      	str	r3, [r4, r3]
  40757c:	e78a      	b.n	407494 <_free_r+0x84>
  40757e:	2a54      	cmp	r2, #84	; 0x54
  407580:	d806      	bhi.n	407590 <_free_r+0x180>
  407582:	0b1a      	lsrs	r2, r3, #12
  407584:	f102 076f 	add.w	r7, r2, #111	; 0x6f
  407588:	00ff      	lsls	r7, r7, #3
  40758a:	f102 056e 	add.w	r5, r2, #110	; 0x6e
  40758e:	e790      	b.n	4074b2 <_free_r+0xa2>
  407590:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407594:	d806      	bhi.n	4075a4 <_free_r+0x194>
  407596:	0bda      	lsrs	r2, r3, #15
  407598:	f102 0778 	add.w	r7, r2, #120	; 0x78
  40759c:	00ff      	lsls	r7, r7, #3
  40759e:	f102 0577 	add.w	r5, r2, #119	; 0x77
  4075a2:	e786      	b.n	4074b2 <_free_r+0xa2>
  4075a4:	f240 5054 	movw	r0, #1364	; 0x554
  4075a8:	4282      	cmp	r2, r0
  4075aa:	d806      	bhi.n	4075ba <_free_r+0x1aa>
  4075ac:	0c9a      	lsrs	r2, r3, #18
  4075ae:	f102 077d 	add.w	r7, r2, #125	; 0x7d
  4075b2:	00ff      	lsls	r7, r7, #3
  4075b4:	f102 057c 	add.w	r5, r2, #124	; 0x7c
  4075b8:	e77b      	b.n	4074b2 <_free_r+0xa2>
  4075ba:	f44f 777e 	mov.w	r7, #1016	; 0x3f8
  4075be:	257e      	movs	r5, #126	; 0x7e
  4075c0:	e777      	b.n	4074b2 <_free_r+0xa2>
  4075c2:	f043 0101 	orr.w	r1, r3, #1
  4075c6:	6061      	str	r1, [r4, #4]
  4075c8:	6013      	str	r3, [r2, #0]
  4075ca:	e763      	b.n	407494 <_free_r+0x84>
  4075cc:	204005a4 	.word	0x204005a4
  4075d0:	204005ac 	.word	0x204005ac
  4075d4:	204009b0 	.word	0x204009b0
  4075d8:	20400a7c 	.word	0x20400a7c

004075dc <__sfvwrite_r>:
  4075dc:	6893      	ldr	r3, [r2, #8]
  4075de:	2b00      	cmp	r3, #0
  4075e0:	d073      	beq.n	4076ca <__sfvwrite_r+0xee>
  4075e2:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  4075e6:	898b      	ldrh	r3, [r1, #12]
  4075e8:	b083      	sub	sp, #12
  4075ea:	460c      	mov	r4, r1
  4075ec:	0719      	lsls	r1, r3, #28
  4075ee:	9000      	str	r0, [sp, #0]
  4075f0:	4616      	mov	r6, r2
  4075f2:	d526      	bpl.n	407642 <__sfvwrite_r+0x66>
  4075f4:	6922      	ldr	r2, [r4, #16]
  4075f6:	b322      	cbz	r2, 407642 <__sfvwrite_r+0x66>
  4075f8:	f013 0002 	ands.w	r0, r3, #2
  4075fc:	6835      	ldr	r5, [r6, #0]
  4075fe:	d02c      	beq.n	40765a <__sfvwrite_r+0x7e>
  407600:	f04f 0900 	mov.w	r9, #0
  407604:	4fb0      	ldr	r7, [pc, #704]	; (4078c8 <__sfvwrite_r+0x2ec>)
  407606:	46c8      	mov	r8, r9
  407608:	46b2      	mov	sl, r6
  40760a:	45b8      	cmp	r8, r7
  40760c:	4643      	mov	r3, r8
  40760e:	464a      	mov	r2, r9
  407610:	bf28      	it	cs
  407612:	463b      	movcs	r3, r7
  407614:	9800      	ldr	r0, [sp, #0]
  407616:	f1b8 0f00 	cmp.w	r8, #0
  40761a:	d050      	beq.n	4076be <__sfvwrite_r+0xe2>
  40761c:	69e1      	ldr	r1, [r4, #28]
  40761e:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407620:	47b0      	blx	r6
  407622:	2800      	cmp	r0, #0
  407624:	dd58      	ble.n	4076d8 <__sfvwrite_r+0xfc>
  407626:	f8da 3008 	ldr.w	r3, [sl, #8]
  40762a:	1a1b      	subs	r3, r3, r0
  40762c:	4481      	add	r9, r0
  40762e:	eba8 0800 	sub.w	r8, r8, r0
  407632:	f8ca 3008 	str.w	r3, [sl, #8]
  407636:	2b00      	cmp	r3, #0
  407638:	d1e7      	bne.n	40760a <__sfvwrite_r+0x2e>
  40763a:	2000      	movs	r0, #0
  40763c:	b003      	add	sp, #12
  40763e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407642:	4621      	mov	r1, r4
  407644:	9800      	ldr	r0, [sp, #0]
  407646:	f7fe fca5 	bl	405f94 <__swsetup_r>
  40764a:	2800      	cmp	r0, #0
  40764c:	f040 8133 	bne.w	4078b6 <__sfvwrite_r+0x2da>
  407650:	89a3      	ldrh	r3, [r4, #12]
  407652:	6835      	ldr	r5, [r6, #0]
  407654:	f013 0002 	ands.w	r0, r3, #2
  407658:	d1d2      	bne.n	407600 <__sfvwrite_r+0x24>
  40765a:	f013 0901 	ands.w	r9, r3, #1
  40765e:	d145      	bne.n	4076ec <__sfvwrite_r+0x110>
  407660:	464f      	mov	r7, r9
  407662:	9601      	str	r6, [sp, #4]
  407664:	b337      	cbz	r7, 4076b4 <__sfvwrite_r+0xd8>
  407666:	059a      	lsls	r2, r3, #22
  407668:	f8d4 8008 	ldr.w	r8, [r4, #8]
  40766c:	f140 8083 	bpl.w	407776 <__sfvwrite_r+0x19a>
  407670:	4547      	cmp	r7, r8
  407672:	46c3      	mov	fp, r8
  407674:	f0c0 80ab 	bcc.w	4077ce <__sfvwrite_r+0x1f2>
  407678:	f413 6f90 	tst.w	r3, #1152	; 0x480
  40767c:	f040 80ac 	bne.w	4077d8 <__sfvwrite_r+0x1fc>
  407680:	6820      	ldr	r0, [r4, #0]
  407682:	46ba      	mov	sl, r7
  407684:	465a      	mov	r2, fp
  407686:	4649      	mov	r1, r9
  407688:	f000 fd94 	bl	4081b4 <memmove>
  40768c:	68a2      	ldr	r2, [r4, #8]
  40768e:	6823      	ldr	r3, [r4, #0]
  407690:	eba2 0208 	sub.w	r2, r2, r8
  407694:	445b      	add	r3, fp
  407696:	60a2      	str	r2, [r4, #8]
  407698:	6023      	str	r3, [r4, #0]
  40769a:	9a01      	ldr	r2, [sp, #4]
  40769c:	6893      	ldr	r3, [r2, #8]
  40769e:	eba3 030a 	sub.w	r3, r3, sl
  4076a2:	44d1      	add	r9, sl
  4076a4:	eba7 070a 	sub.w	r7, r7, sl
  4076a8:	6093      	str	r3, [r2, #8]
  4076aa:	2b00      	cmp	r3, #0
  4076ac:	d0c5      	beq.n	40763a <__sfvwrite_r+0x5e>
  4076ae:	89a3      	ldrh	r3, [r4, #12]
  4076b0:	2f00      	cmp	r7, #0
  4076b2:	d1d8      	bne.n	407666 <__sfvwrite_r+0x8a>
  4076b4:	f8d5 9000 	ldr.w	r9, [r5]
  4076b8:	686f      	ldr	r7, [r5, #4]
  4076ba:	3508      	adds	r5, #8
  4076bc:	e7d2      	b.n	407664 <__sfvwrite_r+0x88>
  4076be:	f8d5 9000 	ldr.w	r9, [r5]
  4076c2:	f8d5 8004 	ldr.w	r8, [r5, #4]
  4076c6:	3508      	adds	r5, #8
  4076c8:	e79f      	b.n	40760a <__sfvwrite_r+0x2e>
  4076ca:	2000      	movs	r0, #0
  4076cc:	4770      	bx	lr
  4076ce:	4621      	mov	r1, r4
  4076d0:	9800      	ldr	r0, [sp, #0]
  4076d2:	f7ff fd33 	bl	40713c <_fflush_r>
  4076d6:	b370      	cbz	r0, 407736 <__sfvwrite_r+0x15a>
  4076d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4076dc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  4076e0:	f04f 30ff 	mov.w	r0, #4294967295
  4076e4:	81a3      	strh	r3, [r4, #12]
  4076e6:	b003      	add	sp, #12
  4076e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  4076ec:	4681      	mov	r9, r0
  4076ee:	4633      	mov	r3, r6
  4076f0:	464e      	mov	r6, r9
  4076f2:	46a8      	mov	r8, r5
  4076f4:	469a      	mov	sl, r3
  4076f6:	464d      	mov	r5, r9
  4076f8:	b34e      	cbz	r6, 40774e <__sfvwrite_r+0x172>
  4076fa:	b380      	cbz	r0, 40775e <__sfvwrite_r+0x182>
  4076fc:	6820      	ldr	r0, [r4, #0]
  4076fe:	6923      	ldr	r3, [r4, #16]
  407700:	6962      	ldr	r2, [r4, #20]
  407702:	45b1      	cmp	r9, r6
  407704:	46cb      	mov	fp, r9
  407706:	bf28      	it	cs
  407708:	46b3      	movcs	fp, r6
  40770a:	4298      	cmp	r0, r3
  40770c:	465f      	mov	r7, fp
  40770e:	d904      	bls.n	40771a <__sfvwrite_r+0x13e>
  407710:	68a3      	ldr	r3, [r4, #8]
  407712:	4413      	add	r3, r2
  407714:	459b      	cmp	fp, r3
  407716:	f300 80a6 	bgt.w	407866 <__sfvwrite_r+0x28a>
  40771a:	4593      	cmp	fp, r2
  40771c:	db4b      	blt.n	4077b6 <__sfvwrite_r+0x1da>
  40771e:	4613      	mov	r3, r2
  407720:	6a67      	ldr	r7, [r4, #36]	; 0x24
  407722:	69e1      	ldr	r1, [r4, #28]
  407724:	9800      	ldr	r0, [sp, #0]
  407726:	462a      	mov	r2, r5
  407728:	47b8      	blx	r7
  40772a:	1e07      	subs	r7, r0, #0
  40772c:	ddd4      	ble.n	4076d8 <__sfvwrite_r+0xfc>
  40772e:	ebb9 0907 	subs.w	r9, r9, r7
  407732:	d0cc      	beq.n	4076ce <__sfvwrite_r+0xf2>
  407734:	2001      	movs	r0, #1
  407736:	f8da 3008 	ldr.w	r3, [sl, #8]
  40773a:	1bdb      	subs	r3, r3, r7
  40773c:	443d      	add	r5, r7
  40773e:	1bf6      	subs	r6, r6, r7
  407740:	f8ca 3008 	str.w	r3, [sl, #8]
  407744:	2b00      	cmp	r3, #0
  407746:	f43f af78 	beq.w	40763a <__sfvwrite_r+0x5e>
  40774a:	2e00      	cmp	r6, #0
  40774c:	d1d5      	bne.n	4076fa <__sfvwrite_r+0x11e>
  40774e:	f108 0308 	add.w	r3, r8, #8
  407752:	e913 0060 	ldmdb	r3, {r5, r6}
  407756:	4698      	mov	r8, r3
  407758:	3308      	adds	r3, #8
  40775a:	2e00      	cmp	r6, #0
  40775c:	d0f9      	beq.n	407752 <__sfvwrite_r+0x176>
  40775e:	4632      	mov	r2, r6
  407760:	210a      	movs	r1, #10
  407762:	4628      	mov	r0, r5
  407764:	f000 fc3c 	bl	407fe0 <memchr>
  407768:	2800      	cmp	r0, #0
  40776a:	f000 80a1 	beq.w	4078b0 <__sfvwrite_r+0x2d4>
  40776e:	3001      	adds	r0, #1
  407770:	eba0 0905 	sub.w	r9, r0, r5
  407774:	e7c2      	b.n	4076fc <__sfvwrite_r+0x120>
  407776:	6820      	ldr	r0, [r4, #0]
  407778:	6923      	ldr	r3, [r4, #16]
  40777a:	4298      	cmp	r0, r3
  40777c:	d802      	bhi.n	407784 <__sfvwrite_r+0x1a8>
  40777e:	6963      	ldr	r3, [r4, #20]
  407780:	429f      	cmp	r7, r3
  407782:	d25d      	bcs.n	407840 <__sfvwrite_r+0x264>
  407784:	45b8      	cmp	r8, r7
  407786:	bf28      	it	cs
  407788:	46b8      	movcs	r8, r7
  40778a:	4642      	mov	r2, r8
  40778c:	4649      	mov	r1, r9
  40778e:	f000 fd11 	bl	4081b4 <memmove>
  407792:	68a3      	ldr	r3, [r4, #8]
  407794:	6822      	ldr	r2, [r4, #0]
  407796:	eba3 0308 	sub.w	r3, r3, r8
  40779a:	4442      	add	r2, r8
  40779c:	60a3      	str	r3, [r4, #8]
  40779e:	6022      	str	r2, [r4, #0]
  4077a0:	b10b      	cbz	r3, 4077a6 <__sfvwrite_r+0x1ca>
  4077a2:	46c2      	mov	sl, r8
  4077a4:	e779      	b.n	40769a <__sfvwrite_r+0xbe>
  4077a6:	4621      	mov	r1, r4
  4077a8:	9800      	ldr	r0, [sp, #0]
  4077aa:	f7ff fcc7 	bl	40713c <_fflush_r>
  4077ae:	2800      	cmp	r0, #0
  4077b0:	d192      	bne.n	4076d8 <__sfvwrite_r+0xfc>
  4077b2:	46c2      	mov	sl, r8
  4077b4:	e771      	b.n	40769a <__sfvwrite_r+0xbe>
  4077b6:	465a      	mov	r2, fp
  4077b8:	4629      	mov	r1, r5
  4077ba:	f000 fcfb 	bl	4081b4 <memmove>
  4077be:	68a2      	ldr	r2, [r4, #8]
  4077c0:	6823      	ldr	r3, [r4, #0]
  4077c2:	eba2 020b 	sub.w	r2, r2, fp
  4077c6:	445b      	add	r3, fp
  4077c8:	60a2      	str	r2, [r4, #8]
  4077ca:	6023      	str	r3, [r4, #0]
  4077cc:	e7af      	b.n	40772e <__sfvwrite_r+0x152>
  4077ce:	6820      	ldr	r0, [r4, #0]
  4077d0:	46b8      	mov	r8, r7
  4077d2:	46ba      	mov	sl, r7
  4077d4:	46bb      	mov	fp, r7
  4077d6:	e755      	b.n	407684 <__sfvwrite_r+0xa8>
  4077d8:	6962      	ldr	r2, [r4, #20]
  4077da:	6820      	ldr	r0, [r4, #0]
  4077dc:	6921      	ldr	r1, [r4, #16]
  4077de:	eb02 0842 	add.w	r8, r2, r2, lsl #1
  4077e2:	eba0 0a01 	sub.w	sl, r0, r1
  4077e6:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
  4077ea:	f10a 0001 	add.w	r0, sl, #1
  4077ee:	ea4f 0868 	mov.w	r8, r8, asr #1
  4077f2:	4438      	add	r0, r7
  4077f4:	4540      	cmp	r0, r8
  4077f6:	4642      	mov	r2, r8
  4077f8:	bf84      	itt	hi
  4077fa:	4680      	movhi	r8, r0
  4077fc:	4642      	movhi	r2, r8
  4077fe:	055b      	lsls	r3, r3, #21
  407800:	d544      	bpl.n	40788c <__sfvwrite_r+0x2b0>
  407802:	4611      	mov	r1, r2
  407804:	9800      	ldr	r0, [sp, #0]
  407806:	f000 f921 	bl	407a4c <_malloc_r>
  40780a:	4683      	mov	fp, r0
  40780c:	2800      	cmp	r0, #0
  40780e:	d055      	beq.n	4078bc <__sfvwrite_r+0x2e0>
  407810:	4652      	mov	r2, sl
  407812:	6921      	ldr	r1, [r4, #16]
  407814:	f000 fc34 	bl	408080 <memcpy>
  407818:	89a3      	ldrh	r3, [r4, #12]
  40781a:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
  40781e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  407822:	81a3      	strh	r3, [r4, #12]
  407824:	eb0b 000a 	add.w	r0, fp, sl
  407828:	eba8 030a 	sub.w	r3, r8, sl
  40782c:	f8c4 b010 	str.w	fp, [r4, #16]
  407830:	f8c4 8014 	str.w	r8, [r4, #20]
  407834:	6020      	str	r0, [r4, #0]
  407836:	60a3      	str	r3, [r4, #8]
  407838:	46b8      	mov	r8, r7
  40783a:	46ba      	mov	sl, r7
  40783c:	46bb      	mov	fp, r7
  40783e:	e721      	b.n	407684 <__sfvwrite_r+0xa8>
  407840:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
  407844:	42b9      	cmp	r1, r7
  407846:	bf28      	it	cs
  407848:	4639      	movcs	r1, r7
  40784a:	464a      	mov	r2, r9
  40784c:	fb91 f1f3 	sdiv	r1, r1, r3
  407850:	9800      	ldr	r0, [sp, #0]
  407852:	6a66      	ldr	r6, [r4, #36]	; 0x24
  407854:	fb03 f301 	mul.w	r3, r3, r1
  407858:	69e1      	ldr	r1, [r4, #28]
  40785a:	47b0      	blx	r6
  40785c:	f1b0 0a00 	subs.w	sl, r0, #0
  407860:	f73f af1b 	bgt.w	40769a <__sfvwrite_r+0xbe>
  407864:	e738      	b.n	4076d8 <__sfvwrite_r+0xfc>
  407866:	461a      	mov	r2, r3
  407868:	4629      	mov	r1, r5
  40786a:	9301      	str	r3, [sp, #4]
  40786c:	f000 fca2 	bl	4081b4 <memmove>
  407870:	6822      	ldr	r2, [r4, #0]
  407872:	9b01      	ldr	r3, [sp, #4]
  407874:	9800      	ldr	r0, [sp, #0]
  407876:	441a      	add	r2, r3
  407878:	6022      	str	r2, [r4, #0]
  40787a:	4621      	mov	r1, r4
  40787c:	f7ff fc5e 	bl	40713c <_fflush_r>
  407880:	9b01      	ldr	r3, [sp, #4]
  407882:	2800      	cmp	r0, #0
  407884:	f47f af28 	bne.w	4076d8 <__sfvwrite_r+0xfc>
  407888:	461f      	mov	r7, r3
  40788a:	e750      	b.n	40772e <__sfvwrite_r+0x152>
  40788c:	9800      	ldr	r0, [sp, #0]
  40788e:	f000 fff3 	bl	408878 <_realloc_r>
  407892:	4683      	mov	fp, r0
  407894:	2800      	cmp	r0, #0
  407896:	d1c5      	bne.n	407824 <__sfvwrite_r+0x248>
  407898:	9d00      	ldr	r5, [sp, #0]
  40789a:	6921      	ldr	r1, [r4, #16]
  40789c:	4628      	mov	r0, r5
  40789e:	f7ff fdb7 	bl	407410 <_free_r>
  4078a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4078a6:	220c      	movs	r2, #12
  4078a8:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  4078ac:	602a      	str	r2, [r5, #0]
  4078ae:	e715      	b.n	4076dc <__sfvwrite_r+0x100>
  4078b0:	f106 0901 	add.w	r9, r6, #1
  4078b4:	e722      	b.n	4076fc <__sfvwrite_r+0x120>
  4078b6:	f04f 30ff 	mov.w	r0, #4294967295
  4078ba:	e6bf      	b.n	40763c <__sfvwrite_r+0x60>
  4078bc:	9a00      	ldr	r2, [sp, #0]
  4078be:	230c      	movs	r3, #12
  4078c0:	6013      	str	r3, [r2, #0]
  4078c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4078c6:	e709      	b.n	4076dc <__sfvwrite_r+0x100>
  4078c8:	7ffffc00 	.word	0x7ffffc00

004078cc <_fwalk_reent>:
  4078cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4078d0:	f510 7738 	adds.w	r7, r0, #736	; 0x2e0
  4078d4:	d01f      	beq.n	407916 <_fwalk_reent+0x4a>
  4078d6:	4688      	mov	r8, r1
  4078d8:	4606      	mov	r6, r0
  4078da:	f04f 0900 	mov.w	r9, #0
  4078de:	687d      	ldr	r5, [r7, #4]
  4078e0:	68bc      	ldr	r4, [r7, #8]
  4078e2:	3d01      	subs	r5, #1
  4078e4:	d411      	bmi.n	40790a <_fwalk_reent+0x3e>
  4078e6:	89a3      	ldrh	r3, [r4, #12]
  4078e8:	2b01      	cmp	r3, #1
  4078ea:	f105 35ff 	add.w	r5, r5, #4294967295
  4078ee:	d908      	bls.n	407902 <_fwalk_reent+0x36>
  4078f0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
  4078f4:	3301      	adds	r3, #1
  4078f6:	4621      	mov	r1, r4
  4078f8:	4630      	mov	r0, r6
  4078fa:	d002      	beq.n	407902 <_fwalk_reent+0x36>
  4078fc:	47c0      	blx	r8
  4078fe:	ea49 0900 	orr.w	r9, r9, r0
  407902:	1c6b      	adds	r3, r5, #1
  407904:	f104 0468 	add.w	r4, r4, #104	; 0x68
  407908:	d1ed      	bne.n	4078e6 <_fwalk_reent+0x1a>
  40790a:	683f      	ldr	r7, [r7, #0]
  40790c:	2f00      	cmp	r7, #0
  40790e:	d1e6      	bne.n	4078de <_fwalk_reent+0x12>
  407910:	4648      	mov	r0, r9
  407912:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  407916:	46b9      	mov	r9, r7
  407918:	4648      	mov	r0, r9
  40791a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40791e:	bf00      	nop

00407920 <__locale_mb_cur_max>:
  407920:	4b04      	ldr	r3, [pc, #16]	; (407934 <__locale_mb_cur_max+0x14>)
  407922:	4a05      	ldr	r2, [pc, #20]	; (407938 <__locale_mb_cur_max+0x18>)
  407924:	681b      	ldr	r3, [r3, #0]
  407926:	6b5b      	ldr	r3, [r3, #52]	; 0x34
  407928:	2b00      	cmp	r3, #0
  40792a:	bf08      	it	eq
  40792c:	4613      	moveq	r3, r2
  40792e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
  407932:	4770      	bx	lr
  407934:	2040000c 	.word	0x2040000c
  407938:	20400438 	.word	0x20400438

0040793c <_localeconv_r>:
  40793c:	4a04      	ldr	r2, [pc, #16]	; (407950 <_localeconv_r+0x14>)
  40793e:	4b05      	ldr	r3, [pc, #20]	; (407954 <_localeconv_r+0x18>)
  407940:	6812      	ldr	r2, [r2, #0]
  407942:	6b50      	ldr	r0, [r2, #52]	; 0x34
  407944:	2800      	cmp	r0, #0
  407946:	bf08      	it	eq
  407948:	4618      	moveq	r0, r3
  40794a:	30f0      	adds	r0, #240	; 0xf0
  40794c:	4770      	bx	lr
  40794e:	bf00      	nop
  407950:	2040000c 	.word	0x2040000c
  407954:	20400438 	.word	0x20400438

00407958 <__swhatbuf_r>:
  407958:	b570      	push	{r4, r5, r6, lr}
  40795a:	460c      	mov	r4, r1
  40795c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  407960:	2900      	cmp	r1, #0
  407962:	b090      	sub	sp, #64	; 0x40
  407964:	4615      	mov	r5, r2
  407966:	461e      	mov	r6, r3
  407968:	db14      	blt.n	407994 <__swhatbuf_r+0x3c>
  40796a:	aa01      	add	r2, sp, #4
  40796c:	f001 fbee 	bl	40914c <_fstat_r>
  407970:	2800      	cmp	r0, #0
  407972:	db0f      	blt.n	407994 <__swhatbuf_r+0x3c>
  407974:	9a02      	ldr	r2, [sp, #8]
  407976:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
  40797a:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
  40797e:	fab2 f282 	clz	r2, r2
  407982:	0952      	lsrs	r2, r2, #5
  407984:	f44f 6380 	mov.w	r3, #1024	; 0x400
  407988:	f44f 6000 	mov.w	r0, #2048	; 0x800
  40798c:	6032      	str	r2, [r6, #0]
  40798e:	602b      	str	r3, [r5, #0]
  407990:	b010      	add	sp, #64	; 0x40
  407992:	bd70      	pop	{r4, r5, r6, pc}
  407994:	89a2      	ldrh	r2, [r4, #12]
  407996:	2300      	movs	r3, #0
  407998:	f012 0080 	ands.w	r0, r2, #128	; 0x80
  40799c:	6033      	str	r3, [r6, #0]
  40799e:	d004      	beq.n	4079aa <__swhatbuf_r+0x52>
  4079a0:	2240      	movs	r2, #64	; 0x40
  4079a2:	4618      	mov	r0, r3
  4079a4:	602a      	str	r2, [r5, #0]
  4079a6:	b010      	add	sp, #64	; 0x40
  4079a8:	bd70      	pop	{r4, r5, r6, pc}
  4079aa:	f44f 6380 	mov.w	r3, #1024	; 0x400
  4079ae:	602b      	str	r3, [r5, #0]
  4079b0:	b010      	add	sp, #64	; 0x40
  4079b2:	bd70      	pop	{r4, r5, r6, pc}

004079b4 <__smakebuf_r>:
  4079b4:	898a      	ldrh	r2, [r1, #12]
  4079b6:	0792      	lsls	r2, r2, #30
  4079b8:	460b      	mov	r3, r1
  4079ba:	d506      	bpl.n	4079ca <__smakebuf_r+0x16>
  4079bc:	f101 0243 	add.w	r2, r1, #67	; 0x43
  4079c0:	2101      	movs	r1, #1
  4079c2:	601a      	str	r2, [r3, #0]
  4079c4:	611a      	str	r2, [r3, #16]
  4079c6:	6159      	str	r1, [r3, #20]
  4079c8:	4770      	bx	lr
  4079ca:	b5f0      	push	{r4, r5, r6, r7, lr}
  4079cc:	b083      	sub	sp, #12
  4079ce:	ab01      	add	r3, sp, #4
  4079d0:	466a      	mov	r2, sp
  4079d2:	460c      	mov	r4, r1
  4079d4:	4605      	mov	r5, r0
  4079d6:	f7ff ffbf 	bl	407958 <__swhatbuf_r>
  4079da:	9900      	ldr	r1, [sp, #0]
  4079dc:	4606      	mov	r6, r0
  4079de:	4628      	mov	r0, r5
  4079e0:	f000 f834 	bl	407a4c <_malloc_r>
  4079e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4079e8:	b1d0      	cbz	r0, 407a20 <__smakebuf_r+0x6c>
  4079ea:	9a01      	ldr	r2, [sp, #4]
  4079ec:	4f12      	ldr	r7, [pc, #72]	; (407a38 <__smakebuf_r+0x84>)
  4079ee:	9900      	ldr	r1, [sp, #0]
  4079f0:	63ef      	str	r7, [r5, #60]	; 0x3c
  4079f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
  4079f6:	81a3      	strh	r3, [r4, #12]
  4079f8:	6020      	str	r0, [r4, #0]
  4079fa:	6120      	str	r0, [r4, #16]
  4079fc:	6161      	str	r1, [r4, #20]
  4079fe:	b91a      	cbnz	r2, 407a08 <__smakebuf_r+0x54>
  407a00:	4333      	orrs	r3, r6
  407a02:	81a3      	strh	r3, [r4, #12]
  407a04:	b003      	add	sp, #12
  407a06:	bdf0      	pop	{r4, r5, r6, r7, pc}
  407a08:	4628      	mov	r0, r5
  407a0a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  407a0e:	f001 fbb1 	bl	409174 <_isatty_r>
  407a12:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  407a16:	2800      	cmp	r0, #0
  407a18:	d0f2      	beq.n	407a00 <__smakebuf_r+0x4c>
  407a1a:	f043 0301 	orr.w	r3, r3, #1
  407a1e:	e7ef      	b.n	407a00 <__smakebuf_r+0x4c>
  407a20:	059a      	lsls	r2, r3, #22
  407a22:	d4ef      	bmi.n	407a04 <__smakebuf_r+0x50>
  407a24:	f104 0243 	add.w	r2, r4, #67	; 0x43
  407a28:	f043 0302 	orr.w	r3, r3, #2
  407a2c:	2101      	movs	r1, #1
  407a2e:	81a3      	strh	r3, [r4, #12]
  407a30:	6022      	str	r2, [r4, #0]
  407a32:	6122      	str	r2, [r4, #16]
  407a34:	6161      	str	r1, [r4, #20]
  407a36:	e7e5      	b.n	407a04 <__smakebuf_r+0x50>
  407a38:	00407169 	.word	0x00407169

00407a3c <malloc>:
  407a3c:	4b02      	ldr	r3, [pc, #8]	; (407a48 <malloc+0xc>)
  407a3e:	4601      	mov	r1, r0
  407a40:	6818      	ldr	r0, [r3, #0]
  407a42:	f000 b803 	b.w	407a4c <_malloc_r>
  407a46:	bf00      	nop
  407a48:	2040000c 	.word	0x2040000c

00407a4c <_malloc_r>:
  407a4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  407a50:	f101 060b 	add.w	r6, r1, #11
  407a54:	2e16      	cmp	r6, #22
  407a56:	b083      	sub	sp, #12
  407a58:	4605      	mov	r5, r0
  407a5a:	f240 809e 	bls.w	407b9a <_malloc_r+0x14e>
  407a5e:	f036 0607 	bics.w	r6, r6, #7
  407a62:	f100 80bd 	bmi.w	407be0 <_malloc_r+0x194>
  407a66:	42b1      	cmp	r1, r6
  407a68:	f200 80ba 	bhi.w	407be0 <_malloc_r+0x194>
  407a6c:	f000 fc06 	bl	40827c <__malloc_lock>
  407a70:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
  407a74:	f0c0 8293 	bcc.w	407f9e <_malloc_r+0x552>
  407a78:	0a73      	lsrs	r3, r6, #9
  407a7a:	f000 80b8 	beq.w	407bee <_malloc_r+0x1a2>
  407a7e:	2b04      	cmp	r3, #4
  407a80:	f200 8179 	bhi.w	407d76 <_malloc_r+0x32a>
  407a84:	09b3      	lsrs	r3, r6, #6
  407a86:	f103 0039 	add.w	r0, r3, #57	; 0x39
  407a8a:	f103 0e38 	add.w	lr, r3, #56	; 0x38
  407a8e:	00c3      	lsls	r3, r0, #3
  407a90:	4fbf      	ldr	r7, [pc, #764]	; (407d90 <_malloc_r+0x344>)
  407a92:	443b      	add	r3, r7
  407a94:	f1a3 0108 	sub.w	r1, r3, #8
  407a98:	685c      	ldr	r4, [r3, #4]
  407a9a:	42a1      	cmp	r1, r4
  407a9c:	d106      	bne.n	407aac <_malloc_r+0x60>
  407a9e:	e00c      	b.n	407aba <_malloc_r+0x6e>
  407aa0:	2a00      	cmp	r2, #0
  407aa2:	f280 80aa 	bge.w	407bfa <_malloc_r+0x1ae>
  407aa6:	68e4      	ldr	r4, [r4, #12]
  407aa8:	42a1      	cmp	r1, r4
  407aaa:	d006      	beq.n	407aba <_malloc_r+0x6e>
  407aac:	6863      	ldr	r3, [r4, #4]
  407aae:	f023 0303 	bic.w	r3, r3, #3
  407ab2:	1b9a      	subs	r2, r3, r6
  407ab4:	2a0f      	cmp	r2, #15
  407ab6:	ddf3      	ble.n	407aa0 <_malloc_r+0x54>
  407ab8:	4670      	mov	r0, lr
  407aba:	693c      	ldr	r4, [r7, #16]
  407abc:	f8df e2e4 	ldr.w	lr, [pc, #740]	; 407da4 <_malloc_r+0x358>
  407ac0:	4574      	cmp	r4, lr
  407ac2:	f000 81ab 	beq.w	407e1c <_malloc_r+0x3d0>
  407ac6:	6863      	ldr	r3, [r4, #4]
  407ac8:	f023 0303 	bic.w	r3, r3, #3
  407acc:	1b9a      	subs	r2, r3, r6
  407ace:	2a0f      	cmp	r2, #15
  407ad0:	f300 8190 	bgt.w	407df4 <_malloc_r+0x3a8>
  407ad4:	2a00      	cmp	r2, #0
  407ad6:	f8c7 e014 	str.w	lr, [r7, #20]
  407ada:	f8c7 e010 	str.w	lr, [r7, #16]
  407ade:	f280 809d 	bge.w	407c1c <_malloc_r+0x1d0>
  407ae2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
  407ae6:	f080 8161 	bcs.w	407dac <_malloc_r+0x360>
  407aea:	08db      	lsrs	r3, r3, #3
  407aec:	f103 0c01 	add.w	ip, r3, #1
  407af0:	1099      	asrs	r1, r3, #2
  407af2:	687a      	ldr	r2, [r7, #4]
  407af4:	f857 803c 	ldr.w	r8, [r7, ip, lsl #3]
  407af8:	f8c4 8008 	str.w	r8, [r4, #8]
  407afc:	2301      	movs	r3, #1
  407afe:	408b      	lsls	r3, r1
  407b00:	eb07 01cc 	add.w	r1, r7, ip, lsl #3
  407b04:	4313      	orrs	r3, r2
  407b06:	3908      	subs	r1, #8
  407b08:	60e1      	str	r1, [r4, #12]
  407b0a:	607b      	str	r3, [r7, #4]
  407b0c:	f847 403c 	str.w	r4, [r7, ip, lsl #3]
  407b10:	f8c8 400c 	str.w	r4, [r8, #12]
  407b14:	1082      	asrs	r2, r0, #2
  407b16:	2401      	movs	r4, #1
  407b18:	4094      	lsls	r4, r2
  407b1a:	429c      	cmp	r4, r3
  407b1c:	f200 808b 	bhi.w	407c36 <_malloc_r+0x1ea>
  407b20:	421c      	tst	r4, r3
  407b22:	d106      	bne.n	407b32 <_malloc_r+0xe6>
  407b24:	f020 0003 	bic.w	r0, r0, #3
  407b28:	0064      	lsls	r4, r4, #1
  407b2a:	421c      	tst	r4, r3
  407b2c:	f100 0004 	add.w	r0, r0, #4
  407b30:	d0fa      	beq.n	407b28 <_malloc_r+0xdc>
  407b32:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
  407b36:	46cc      	mov	ip, r9
  407b38:	4680      	mov	r8, r0
  407b3a:	f8dc 300c 	ldr.w	r3, [ip, #12]
  407b3e:	459c      	cmp	ip, r3
  407b40:	d107      	bne.n	407b52 <_malloc_r+0x106>
  407b42:	e16d      	b.n	407e20 <_malloc_r+0x3d4>
  407b44:	2a00      	cmp	r2, #0
  407b46:	f280 817b 	bge.w	407e40 <_malloc_r+0x3f4>
  407b4a:	68db      	ldr	r3, [r3, #12]
  407b4c:	459c      	cmp	ip, r3
  407b4e:	f000 8167 	beq.w	407e20 <_malloc_r+0x3d4>
  407b52:	6859      	ldr	r1, [r3, #4]
  407b54:	f021 0103 	bic.w	r1, r1, #3
  407b58:	1b8a      	subs	r2, r1, r6
  407b5a:	2a0f      	cmp	r2, #15
  407b5c:	ddf2      	ble.n	407b44 <_malloc_r+0xf8>
  407b5e:	f8d3 c00c 	ldr.w	ip, [r3, #12]
  407b62:	f8d3 8008 	ldr.w	r8, [r3, #8]
  407b66:	9300      	str	r3, [sp, #0]
  407b68:	199c      	adds	r4, r3, r6
  407b6a:	4628      	mov	r0, r5
  407b6c:	f046 0601 	orr.w	r6, r6, #1
  407b70:	f042 0501 	orr.w	r5, r2, #1
  407b74:	605e      	str	r6, [r3, #4]
  407b76:	f8c8 c00c 	str.w	ip, [r8, #12]
  407b7a:	f8cc 8008 	str.w	r8, [ip, #8]
  407b7e:	617c      	str	r4, [r7, #20]
  407b80:	613c      	str	r4, [r7, #16]
  407b82:	f8c4 e00c 	str.w	lr, [r4, #12]
  407b86:	f8c4 e008 	str.w	lr, [r4, #8]
  407b8a:	6065      	str	r5, [r4, #4]
  407b8c:	505a      	str	r2, [r3, r1]
  407b8e:	f000 fb77 	bl	408280 <__malloc_unlock>
  407b92:	9b00      	ldr	r3, [sp, #0]
  407b94:	f103 0408 	add.w	r4, r3, #8
  407b98:	e01e      	b.n	407bd8 <_malloc_r+0x18c>
  407b9a:	2910      	cmp	r1, #16
  407b9c:	d820      	bhi.n	407be0 <_malloc_r+0x194>
  407b9e:	f000 fb6d 	bl	40827c <__malloc_lock>
  407ba2:	2610      	movs	r6, #16
  407ba4:	2318      	movs	r3, #24
  407ba6:	2002      	movs	r0, #2
  407ba8:	4f79      	ldr	r7, [pc, #484]	; (407d90 <_malloc_r+0x344>)
  407baa:	443b      	add	r3, r7
  407bac:	f1a3 0208 	sub.w	r2, r3, #8
  407bb0:	685c      	ldr	r4, [r3, #4]
  407bb2:	4294      	cmp	r4, r2
  407bb4:	f000 813d 	beq.w	407e32 <_malloc_r+0x3e6>
  407bb8:	6863      	ldr	r3, [r4, #4]
  407bba:	68e1      	ldr	r1, [r4, #12]
  407bbc:	68a6      	ldr	r6, [r4, #8]
  407bbe:	f023 0303 	bic.w	r3, r3, #3
  407bc2:	4423      	add	r3, r4
  407bc4:	4628      	mov	r0, r5
  407bc6:	685a      	ldr	r2, [r3, #4]
  407bc8:	60f1      	str	r1, [r6, #12]
  407bca:	f042 0201 	orr.w	r2, r2, #1
  407bce:	608e      	str	r6, [r1, #8]
  407bd0:	605a      	str	r2, [r3, #4]
  407bd2:	f000 fb55 	bl	408280 <__malloc_unlock>
  407bd6:	3408      	adds	r4, #8
  407bd8:	4620      	mov	r0, r4
  407bda:	b003      	add	sp, #12
  407bdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407be0:	2400      	movs	r4, #0
  407be2:	230c      	movs	r3, #12
  407be4:	4620      	mov	r0, r4
  407be6:	602b      	str	r3, [r5, #0]
  407be8:	b003      	add	sp, #12
  407bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407bee:	2040      	movs	r0, #64	; 0x40
  407bf0:	f44f 7300 	mov.w	r3, #512	; 0x200
  407bf4:	f04f 0e3f 	mov.w	lr, #63	; 0x3f
  407bf8:	e74a      	b.n	407a90 <_malloc_r+0x44>
  407bfa:	4423      	add	r3, r4
  407bfc:	68e1      	ldr	r1, [r4, #12]
  407bfe:	685a      	ldr	r2, [r3, #4]
  407c00:	68a6      	ldr	r6, [r4, #8]
  407c02:	f042 0201 	orr.w	r2, r2, #1
  407c06:	60f1      	str	r1, [r6, #12]
  407c08:	4628      	mov	r0, r5
  407c0a:	608e      	str	r6, [r1, #8]
  407c0c:	605a      	str	r2, [r3, #4]
  407c0e:	f000 fb37 	bl	408280 <__malloc_unlock>
  407c12:	3408      	adds	r4, #8
  407c14:	4620      	mov	r0, r4
  407c16:	b003      	add	sp, #12
  407c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c1c:	4423      	add	r3, r4
  407c1e:	4628      	mov	r0, r5
  407c20:	685a      	ldr	r2, [r3, #4]
  407c22:	f042 0201 	orr.w	r2, r2, #1
  407c26:	605a      	str	r2, [r3, #4]
  407c28:	f000 fb2a 	bl	408280 <__malloc_unlock>
  407c2c:	3408      	adds	r4, #8
  407c2e:	4620      	mov	r0, r4
  407c30:	b003      	add	sp, #12
  407c32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407c36:	68bc      	ldr	r4, [r7, #8]
  407c38:	6863      	ldr	r3, [r4, #4]
  407c3a:	f023 0803 	bic.w	r8, r3, #3
  407c3e:	45b0      	cmp	r8, r6
  407c40:	d304      	bcc.n	407c4c <_malloc_r+0x200>
  407c42:	eba8 0306 	sub.w	r3, r8, r6
  407c46:	2b0f      	cmp	r3, #15
  407c48:	f300 8085 	bgt.w	407d56 <_malloc_r+0x30a>
  407c4c:	f8df 9158 	ldr.w	r9, [pc, #344]	; 407da8 <_malloc_r+0x35c>
  407c50:	4b50      	ldr	r3, [pc, #320]	; (407d94 <_malloc_r+0x348>)
  407c52:	f8d9 2000 	ldr.w	r2, [r9]
  407c56:	681b      	ldr	r3, [r3, #0]
  407c58:	3201      	adds	r2, #1
  407c5a:	4433      	add	r3, r6
  407c5c:	eb04 0a08 	add.w	sl, r4, r8
  407c60:	f000 8155 	beq.w	407f0e <_malloc_r+0x4c2>
  407c64:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
  407c68:	330f      	adds	r3, #15
  407c6a:	f423 6b7f 	bic.w	fp, r3, #4080	; 0xff0
  407c6e:	f02b 0b0f 	bic.w	fp, fp, #15
  407c72:	4659      	mov	r1, fp
  407c74:	4628      	mov	r0, r5
  407c76:	f000 ffa5 	bl	408bc4 <_sbrk_r>
  407c7a:	1c41      	adds	r1, r0, #1
  407c7c:	4602      	mov	r2, r0
  407c7e:	f000 80fc 	beq.w	407e7a <_malloc_r+0x42e>
  407c82:	4582      	cmp	sl, r0
  407c84:	f200 80f7 	bhi.w	407e76 <_malloc_r+0x42a>
  407c88:	4b43      	ldr	r3, [pc, #268]	; (407d98 <_malloc_r+0x34c>)
  407c8a:	6819      	ldr	r1, [r3, #0]
  407c8c:	4459      	add	r1, fp
  407c8e:	6019      	str	r1, [r3, #0]
  407c90:	f000 814d 	beq.w	407f2e <_malloc_r+0x4e2>
  407c94:	f8d9 0000 	ldr.w	r0, [r9]
  407c98:	3001      	adds	r0, #1
  407c9a:	bf1b      	ittet	ne
  407c9c:	eba2 0a0a 	subne.w	sl, r2, sl
  407ca0:	4451      	addne	r1, sl
  407ca2:	f8c9 2000 	streq.w	r2, [r9]
  407ca6:	6019      	strne	r1, [r3, #0]
  407ca8:	f012 0107 	ands.w	r1, r2, #7
  407cac:	f000 8115 	beq.w	407eda <_malloc_r+0x48e>
  407cb0:	f1c1 0008 	rsb	r0, r1, #8
  407cb4:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
  407cb8:	4402      	add	r2, r0
  407cba:	3108      	adds	r1, #8
  407cbc:	eb02 090b 	add.w	r9, r2, fp
  407cc0:	f3c9 090b 	ubfx	r9, r9, #0, #12
  407cc4:	eba1 0909 	sub.w	r9, r1, r9
  407cc8:	4649      	mov	r1, r9
  407cca:	4628      	mov	r0, r5
  407ccc:	9301      	str	r3, [sp, #4]
  407cce:	9200      	str	r2, [sp, #0]
  407cd0:	f000 ff78 	bl	408bc4 <_sbrk_r>
  407cd4:	1c43      	adds	r3, r0, #1
  407cd6:	e89d 000c 	ldmia.w	sp, {r2, r3}
  407cda:	f000 8143 	beq.w	407f64 <_malloc_r+0x518>
  407cde:	1a80      	subs	r0, r0, r2
  407ce0:	4448      	add	r0, r9
  407ce2:	f040 0001 	orr.w	r0, r0, #1
  407ce6:	6819      	ldr	r1, [r3, #0]
  407ce8:	60ba      	str	r2, [r7, #8]
  407cea:	4449      	add	r1, r9
  407cec:	42bc      	cmp	r4, r7
  407cee:	6050      	str	r0, [r2, #4]
  407cf0:	6019      	str	r1, [r3, #0]
  407cf2:	d017      	beq.n	407d24 <_malloc_r+0x2d8>
  407cf4:	f1b8 0f0f 	cmp.w	r8, #15
  407cf8:	f240 80fb 	bls.w	407ef2 <_malloc_r+0x4a6>
  407cfc:	6860      	ldr	r0, [r4, #4]
  407cfe:	f1a8 020c 	sub.w	r2, r8, #12
  407d02:	f022 0207 	bic.w	r2, r2, #7
  407d06:	eb04 0e02 	add.w	lr, r4, r2
  407d0a:	f000 0001 	and.w	r0, r0, #1
  407d0e:	f04f 0c05 	mov.w	ip, #5
  407d12:	4310      	orrs	r0, r2
  407d14:	2a0f      	cmp	r2, #15
  407d16:	6060      	str	r0, [r4, #4]
  407d18:	f8ce c004 	str.w	ip, [lr, #4]
  407d1c:	f8ce c008 	str.w	ip, [lr, #8]
  407d20:	f200 8117 	bhi.w	407f52 <_malloc_r+0x506>
  407d24:	4b1d      	ldr	r3, [pc, #116]	; (407d9c <_malloc_r+0x350>)
  407d26:	68bc      	ldr	r4, [r7, #8]
  407d28:	681a      	ldr	r2, [r3, #0]
  407d2a:	4291      	cmp	r1, r2
  407d2c:	bf88      	it	hi
  407d2e:	6019      	strhi	r1, [r3, #0]
  407d30:	4b1b      	ldr	r3, [pc, #108]	; (407da0 <_malloc_r+0x354>)
  407d32:	681a      	ldr	r2, [r3, #0]
  407d34:	4291      	cmp	r1, r2
  407d36:	6862      	ldr	r2, [r4, #4]
  407d38:	bf88      	it	hi
  407d3a:	6019      	strhi	r1, [r3, #0]
  407d3c:	f022 0203 	bic.w	r2, r2, #3
  407d40:	4296      	cmp	r6, r2
  407d42:	eba2 0306 	sub.w	r3, r2, r6
  407d46:	d801      	bhi.n	407d4c <_malloc_r+0x300>
  407d48:	2b0f      	cmp	r3, #15
  407d4a:	dc04      	bgt.n	407d56 <_malloc_r+0x30a>
  407d4c:	4628      	mov	r0, r5
  407d4e:	f000 fa97 	bl	408280 <__malloc_unlock>
  407d52:	2400      	movs	r4, #0
  407d54:	e740      	b.n	407bd8 <_malloc_r+0x18c>
  407d56:	19a2      	adds	r2, r4, r6
  407d58:	f043 0301 	orr.w	r3, r3, #1
  407d5c:	f046 0601 	orr.w	r6, r6, #1
  407d60:	6066      	str	r6, [r4, #4]
  407d62:	4628      	mov	r0, r5
  407d64:	60ba      	str	r2, [r7, #8]
  407d66:	6053      	str	r3, [r2, #4]
  407d68:	f000 fa8a 	bl	408280 <__malloc_unlock>
  407d6c:	3408      	adds	r4, #8
  407d6e:	4620      	mov	r0, r4
  407d70:	b003      	add	sp, #12
  407d72:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  407d76:	2b14      	cmp	r3, #20
  407d78:	d971      	bls.n	407e5e <_malloc_r+0x412>
  407d7a:	2b54      	cmp	r3, #84	; 0x54
  407d7c:	f200 80a3 	bhi.w	407ec6 <_malloc_r+0x47a>
  407d80:	0b33      	lsrs	r3, r6, #12
  407d82:	f103 006f 	add.w	r0, r3, #111	; 0x6f
  407d86:	f103 0e6e 	add.w	lr, r3, #110	; 0x6e
  407d8a:	00c3      	lsls	r3, r0, #3
  407d8c:	e680      	b.n	407a90 <_malloc_r+0x44>
  407d8e:	bf00      	nop
  407d90:	204005a4 	.word	0x204005a4
  407d94:	20400a7c 	.word	0x20400a7c
  407d98:	20400a4c 	.word	0x20400a4c
  407d9c:	20400a74 	.word	0x20400a74
  407da0:	20400a78 	.word	0x20400a78
  407da4:	204005ac 	.word	0x204005ac
  407da8:	204009ac 	.word	0x204009ac
  407dac:	0a5a      	lsrs	r2, r3, #9
  407dae:	2a04      	cmp	r2, #4
  407db0:	d95b      	bls.n	407e6a <_malloc_r+0x41e>
  407db2:	2a14      	cmp	r2, #20
  407db4:	f200 80ae 	bhi.w	407f14 <_malloc_r+0x4c8>
  407db8:	f102 015c 	add.w	r1, r2, #92	; 0x5c
  407dbc:	00c9      	lsls	r1, r1, #3
  407dbe:	325b      	adds	r2, #91	; 0x5b
  407dc0:	eb07 0c01 	add.w	ip, r7, r1
  407dc4:	5879      	ldr	r1, [r7, r1]
  407dc6:	f1ac 0c08 	sub.w	ip, ip, #8
  407dca:	458c      	cmp	ip, r1
  407dcc:	f000 8088 	beq.w	407ee0 <_malloc_r+0x494>
  407dd0:	684a      	ldr	r2, [r1, #4]
  407dd2:	f022 0203 	bic.w	r2, r2, #3
  407dd6:	4293      	cmp	r3, r2
  407dd8:	d273      	bcs.n	407ec2 <_malloc_r+0x476>
  407dda:	6889      	ldr	r1, [r1, #8]
  407ddc:	458c      	cmp	ip, r1
  407dde:	d1f7      	bne.n	407dd0 <_malloc_r+0x384>
  407de0:	f8dc 200c 	ldr.w	r2, [ip, #12]
  407de4:	687b      	ldr	r3, [r7, #4]
  407de6:	60e2      	str	r2, [r4, #12]
  407de8:	f8c4 c008 	str.w	ip, [r4, #8]
  407dec:	6094      	str	r4, [r2, #8]
  407dee:	f8cc 400c 	str.w	r4, [ip, #12]
  407df2:	e68f      	b.n	407b14 <_malloc_r+0xc8>
  407df4:	19a1      	adds	r1, r4, r6
  407df6:	f046 0c01 	orr.w	ip, r6, #1
  407dfa:	f042 0601 	orr.w	r6, r2, #1
  407dfe:	f8c4 c004 	str.w	ip, [r4, #4]
  407e02:	4628      	mov	r0, r5
  407e04:	6179      	str	r1, [r7, #20]
  407e06:	6139      	str	r1, [r7, #16]
  407e08:	f8c1 e00c 	str.w	lr, [r1, #12]
  407e0c:	f8c1 e008 	str.w	lr, [r1, #8]
  407e10:	604e      	str	r6, [r1, #4]
  407e12:	50e2      	str	r2, [r4, r3]
  407e14:	f000 fa34 	bl	408280 <__malloc_unlock>
  407e18:	3408      	adds	r4, #8
  407e1a:	e6dd      	b.n	407bd8 <_malloc_r+0x18c>
  407e1c:	687b      	ldr	r3, [r7, #4]
  407e1e:	e679      	b.n	407b14 <_malloc_r+0xc8>
  407e20:	f108 0801 	add.w	r8, r8, #1
  407e24:	f018 0f03 	tst.w	r8, #3
  407e28:	f10c 0c08 	add.w	ip, ip, #8
  407e2c:	f47f ae85 	bne.w	407b3a <_malloc_r+0xee>
  407e30:	e02d      	b.n	407e8e <_malloc_r+0x442>
  407e32:	68dc      	ldr	r4, [r3, #12]
  407e34:	42a3      	cmp	r3, r4
  407e36:	bf08      	it	eq
  407e38:	3002      	addeq	r0, #2
  407e3a:	f43f ae3e 	beq.w	407aba <_malloc_r+0x6e>
  407e3e:	e6bb      	b.n	407bb8 <_malloc_r+0x16c>
  407e40:	4419      	add	r1, r3
  407e42:	461c      	mov	r4, r3
  407e44:	684a      	ldr	r2, [r1, #4]
  407e46:	68db      	ldr	r3, [r3, #12]
  407e48:	f854 6f08 	ldr.w	r6, [r4, #8]!
  407e4c:	f042 0201 	orr.w	r2, r2, #1
  407e50:	604a      	str	r2, [r1, #4]
  407e52:	4628      	mov	r0, r5
  407e54:	60f3      	str	r3, [r6, #12]
  407e56:	609e      	str	r6, [r3, #8]
  407e58:	f000 fa12 	bl	408280 <__malloc_unlock>
  407e5c:	e6bc      	b.n	407bd8 <_malloc_r+0x18c>
  407e5e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
  407e62:	f103 0e5b 	add.w	lr, r3, #91	; 0x5b
  407e66:	00c3      	lsls	r3, r0, #3
  407e68:	e612      	b.n	407a90 <_malloc_r+0x44>
  407e6a:	099a      	lsrs	r2, r3, #6
  407e6c:	f102 0139 	add.w	r1, r2, #57	; 0x39
  407e70:	00c9      	lsls	r1, r1, #3
  407e72:	3238      	adds	r2, #56	; 0x38
  407e74:	e7a4      	b.n	407dc0 <_malloc_r+0x374>
  407e76:	42bc      	cmp	r4, r7
  407e78:	d054      	beq.n	407f24 <_malloc_r+0x4d8>
  407e7a:	68bc      	ldr	r4, [r7, #8]
  407e7c:	6862      	ldr	r2, [r4, #4]
  407e7e:	f022 0203 	bic.w	r2, r2, #3
  407e82:	e75d      	b.n	407d40 <_malloc_r+0x2f4>
  407e84:	f859 3908 	ldr.w	r3, [r9], #-8
  407e88:	4599      	cmp	r9, r3
  407e8a:	f040 8086 	bne.w	407f9a <_malloc_r+0x54e>
  407e8e:	f010 0f03 	tst.w	r0, #3
  407e92:	f100 30ff 	add.w	r0, r0, #4294967295
  407e96:	d1f5      	bne.n	407e84 <_malloc_r+0x438>
  407e98:	687b      	ldr	r3, [r7, #4]
  407e9a:	ea23 0304 	bic.w	r3, r3, r4
  407e9e:	607b      	str	r3, [r7, #4]
  407ea0:	0064      	lsls	r4, r4, #1
  407ea2:	429c      	cmp	r4, r3
  407ea4:	f63f aec7 	bhi.w	407c36 <_malloc_r+0x1ea>
  407ea8:	2c00      	cmp	r4, #0
  407eaa:	f43f aec4 	beq.w	407c36 <_malloc_r+0x1ea>
  407eae:	421c      	tst	r4, r3
  407eb0:	4640      	mov	r0, r8
  407eb2:	f47f ae3e 	bne.w	407b32 <_malloc_r+0xe6>
  407eb6:	0064      	lsls	r4, r4, #1
  407eb8:	421c      	tst	r4, r3
  407eba:	f100 0004 	add.w	r0, r0, #4
  407ebe:	d0fa      	beq.n	407eb6 <_malloc_r+0x46a>
  407ec0:	e637      	b.n	407b32 <_malloc_r+0xe6>
  407ec2:	468c      	mov	ip, r1
  407ec4:	e78c      	b.n	407de0 <_malloc_r+0x394>
  407ec6:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
  407eca:	d815      	bhi.n	407ef8 <_malloc_r+0x4ac>
  407ecc:	0bf3      	lsrs	r3, r6, #15
  407ece:	f103 0078 	add.w	r0, r3, #120	; 0x78
  407ed2:	f103 0e77 	add.w	lr, r3, #119	; 0x77
  407ed6:	00c3      	lsls	r3, r0, #3
  407ed8:	e5da      	b.n	407a90 <_malloc_r+0x44>
  407eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
  407ede:	e6ed      	b.n	407cbc <_malloc_r+0x270>
  407ee0:	687b      	ldr	r3, [r7, #4]
  407ee2:	1092      	asrs	r2, r2, #2
  407ee4:	2101      	movs	r1, #1
  407ee6:	fa01 f202 	lsl.w	r2, r1, r2
  407eea:	4313      	orrs	r3, r2
  407eec:	607b      	str	r3, [r7, #4]
  407eee:	4662      	mov	r2, ip
  407ef0:	e779      	b.n	407de6 <_malloc_r+0x39a>
  407ef2:	2301      	movs	r3, #1
  407ef4:	6053      	str	r3, [r2, #4]
  407ef6:	e729      	b.n	407d4c <_malloc_r+0x300>
  407ef8:	f240 5254 	movw	r2, #1364	; 0x554
  407efc:	4293      	cmp	r3, r2
  407efe:	d822      	bhi.n	407f46 <_malloc_r+0x4fa>
  407f00:	0cb3      	lsrs	r3, r6, #18
  407f02:	f103 007d 	add.w	r0, r3, #125	; 0x7d
  407f06:	f103 0e7c 	add.w	lr, r3, #124	; 0x7c
  407f0a:	00c3      	lsls	r3, r0, #3
  407f0c:	e5c0      	b.n	407a90 <_malloc_r+0x44>
  407f0e:	f103 0b10 	add.w	fp, r3, #16
  407f12:	e6ae      	b.n	407c72 <_malloc_r+0x226>
  407f14:	2a54      	cmp	r2, #84	; 0x54
  407f16:	d829      	bhi.n	407f6c <_malloc_r+0x520>
  407f18:	0b1a      	lsrs	r2, r3, #12
  407f1a:	f102 016f 	add.w	r1, r2, #111	; 0x6f
  407f1e:	00c9      	lsls	r1, r1, #3
  407f20:	326e      	adds	r2, #110	; 0x6e
  407f22:	e74d      	b.n	407dc0 <_malloc_r+0x374>
  407f24:	4b20      	ldr	r3, [pc, #128]	; (407fa8 <_malloc_r+0x55c>)
  407f26:	6819      	ldr	r1, [r3, #0]
  407f28:	4459      	add	r1, fp
  407f2a:	6019      	str	r1, [r3, #0]
  407f2c:	e6b2      	b.n	407c94 <_malloc_r+0x248>
  407f2e:	f3ca 000b 	ubfx	r0, sl, #0, #12
  407f32:	2800      	cmp	r0, #0
  407f34:	f47f aeae 	bne.w	407c94 <_malloc_r+0x248>
  407f38:	eb08 030b 	add.w	r3, r8, fp
  407f3c:	68ba      	ldr	r2, [r7, #8]
  407f3e:	f043 0301 	orr.w	r3, r3, #1
  407f42:	6053      	str	r3, [r2, #4]
  407f44:	e6ee      	b.n	407d24 <_malloc_r+0x2d8>
  407f46:	207f      	movs	r0, #127	; 0x7f
  407f48:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
  407f4c:	f04f 0e7e 	mov.w	lr, #126	; 0x7e
  407f50:	e59e      	b.n	407a90 <_malloc_r+0x44>
  407f52:	f104 0108 	add.w	r1, r4, #8
  407f56:	4628      	mov	r0, r5
  407f58:	9300      	str	r3, [sp, #0]
  407f5a:	f7ff fa59 	bl	407410 <_free_r>
  407f5e:	9b00      	ldr	r3, [sp, #0]
  407f60:	6819      	ldr	r1, [r3, #0]
  407f62:	e6df      	b.n	407d24 <_malloc_r+0x2d8>
  407f64:	2001      	movs	r0, #1
  407f66:	f04f 0900 	mov.w	r9, #0
  407f6a:	e6bc      	b.n	407ce6 <_malloc_r+0x29a>
  407f6c:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
  407f70:	d805      	bhi.n	407f7e <_malloc_r+0x532>
  407f72:	0bda      	lsrs	r2, r3, #15
  407f74:	f102 0178 	add.w	r1, r2, #120	; 0x78
  407f78:	00c9      	lsls	r1, r1, #3
  407f7a:	3277      	adds	r2, #119	; 0x77
  407f7c:	e720      	b.n	407dc0 <_malloc_r+0x374>
  407f7e:	f240 5154 	movw	r1, #1364	; 0x554
  407f82:	428a      	cmp	r2, r1
  407f84:	d805      	bhi.n	407f92 <_malloc_r+0x546>
  407f86:	0c9a      	lsrs	r2, r3, #18
  407f88:	f102 017d 	add.w	r1, r2, #125	; 0x7d
  407f8c:	00c9      	lsls	r1, r1, #3
  407f8e:	327c      	adds	r2, #124	; 0x7c
  407f90:	e716      	b.n	407dc0 <_malloc_r+0x374>
  407f92:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
  407f96:	227e      	movs	r2, #126	; 0x7e
  407f98:	e712      	b.n	407dc0 <_malloc_r+0x374>
  407f9a:	687b      	ldr	r3, [r7, #4]
  407f9c:	e780      	b.n	407ea0 <_malloc_r+0x454>
  407f9e:	08f0      	lsrs	r0, r6, #3
  407fa0:	f106 0308 	add.w	r3, r6, #8
  407fa4:	e600      	b.n	407ba8 <_malloc_r+0x15c>
  407fa6:	bf00      	nop
  407fa8:	20400a4c 	.word	0x20400a4c

00407fac <__ascii_mbtowc>:
  407fac:	b082      	sub	sp, #8
  407fae:	b149      	cbz	r1, 407fc4 <__ascii_mbtowc+0x18>
  407fb0:	b15a      	cbz	r2, 407fca <__ascii_mbtowc+0x1e>
  407fb2:	b16b      	cbz	r3, 407fd0 <__ascii_mbtowc+0x24>
  407fb4:	7813      	ldrb	r3, [r2, #0]
  407fb6:	600b      	str	r3, [r1, #0]
  407fb8:	7812      	ldrb	r2, [r2, #0]
  407fba:	1c10      	adds	r0, r2, #0
  407fbc:	bf18      	it	ne
  407fbe:	2001      	movne	r0, #1
  407fc0:	b002      	add	sp, #8
  407fc2:	4770      	bx	lr
  407fc4:	a901      	add	r1, sp, #4
  407fc6:	2a00      	cmp	r2, #0
  407fc8:	d1f3      	bne.n	407fb2 <__ascii_mbtowc+0x6>
  407fca:	4610      	mov	r0, r2
  407fcc:	b002      	add	sp, #8
  407fce:	4770      	bx	lr
  407fd0:	f06f 0001 	mvn.w	r0, #1
  407fd4:	e7f4      	b.n	407fc0 <__ascii_mbtowc+0x14>
  407fd6:	bf00      	nop
	...

00407fe0 <memchr>:
  407fe0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  407fe4:	2a10      	cmp	r2, #16
  407fe6:	db2b      	blt.n	408040 <memchr+0x60>
  407fe8:	f010 0f07 	tst.w	r0, #7
  407fec:	d008      	beq.n	408000 <memchr+0x20>
  407fee:	f810 3b01 	ldrb.w	r3, [r0], #1
  407ff2:	3a01      	subs	r2, #1
  407ff4:	428b      	cmp	r3, r1
  407ff6:	d02d      	beq.n	408054 <memchr+0x74>
  407ff8:	f010 0f07 	tst.w	r0, #7
  407ffc:	b342      	cbz	r2, 408050 <memchr+0x70>
  407ffe:	d1f6      	bne.n	407fee <memchr+0xe>
  408000:	b4f0      	push	{r4, r5, r6, r7}
  408002:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
  408006:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
  40800a:	f022 0407 	bic.w	r4, r2, #7
  40800e:	f07f 0700 	mvns.w	r7, #0
  408012:	2300      	movs	r3, #0
  408014:	e8f0 5602 	ldrd	r5, r6, [r0], #8
  408018:	3c08      	subs	r4, #8
  40801a:	ea85 0501 	eor.w	r5, r5, r1
  40801e:	ea86 0601 	eor.w	r6, r6, r1
  408022:	fa85 f547 	uadd8	r5, r5, r7
  408026:	faa3 f587 	sel	r5, r3, r7
  40802a:	fa86 f647 	uadd8	r6, r6, r7
  40802e:	faa5 f687 	sel	r6, r5, r7
  408032:	b98e      	cbnz	r6, 408058 <memchr+0x78>
  408034:	d1ee      	bne.n	408014 <memchr+0x34>
  408036:	bcf0      	pop	{r4, r5, r6, r7}
  408038:	f001 01ff 	and.w	r1, r1, #255	; 0xff
  40803c:	f002 0207 	and.w	r2, r2, #7
  408040:	b132      	cbz	r2, 408050 <memchr+0x70>
  408042:	f810 3b01 	ldrb.w	r3, [r0], #1
  408046:	3a01      	subs	r2, #1
  408048:	ea83 0301 	eor.w	r3, r3, r1
  40804c:	b113      	cbz	r3, 408054 <memchr+0x74>
  40804e:	d1f8      	bne.n	408042 <memchr+0x62>
  408050:	2000      	movs	r0, #0
  408052:	4770      	bx	lr
  408054:	3801      	subs	r0, #1
  408056:	4770      	bx	lr
  408058:	2d00      	cmp	r5, #0
  40805a:	bf06      	itte	eq
  40805c:	4635      	moveq	r5, r6
  40805e:	3803      	subeq	r0, #3
  408060:	3807      	subne	r0, #7
  408062:	f015 0f01 	tst.w	r5, #1
  408066:	d107      	bne.n	408078 <memchr+0x98>
  408068:	3001      	adds	r0, #1
  40806a:	f415 7f80 	tst.w	r5, #256	; 0x100
  40806e:	bf02      	ittt	eq
  408070:	3001      	addeq	r0, #1
  408072:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
  408076:	3001      	addeq	r0, #1
  408078:	bcf0      	pop	{r4, r5, r6, r7}
  40807a:	3801      	subs	r0, #1
  40807c:	4770      	bx	lr
  40807e:	bf00      	nop

00408080 <memcpy>:
  408080:	4684      	mov	ip, r0
  408082:	ea41 0300 	orr.w	r3, r1, r0
  408086:	f013 0303 	ands.w	r3, r3, #3
  40808a:	d16d      	bne.n	408168 <memcpy+0xe8>
  40808c:	3a40      	subs	r2, #64	; 0x40
  40808e:	d341      	bcc.n	408114 <memcpy+0x94>
  408090:	f851 3b04 	ldr.w	r3, [r1], #4
  408094:	f840 3b04 	str.w	r3, [r0], #4
  408098:	f851 3b04 	ldr.w	r3, [r1], #4
  40809c:	f840 3b04 	str.w	r3, [r0], #4
  4080a0:	f851 3b04 	ldr.w	r3, [r1], #4
  4080a4:	f840 3b04 	str.w	r3, [r0], #4
  4080a8:	f851 3b04 	ldr.w	r3, [r1], #4
  4080ac:	f840 3b04 	str.w	r3, [r0], #4
  4080b0:	f851 3b04 	ldr.w	r3, [r1], #4
  4080b4:	f840 3b04 	str.w	r3, [r0], #4
  4080b8:	f851 3b04 	ldr.w	r3, [r1], #4
  4080bc:	f840 3b04 	str.w	r3, [r0], #4
  4080c0:	f851 3b04 	ldr.w	r3, [r1], #4
  4080c4:	f840 3b04 	str.w	r3, [r0], #4
  4080c8:	f851 3b04 	ldr.w	r3, [r1], #4
  4080cc:	f840 3b04 	str.w	r3, [r0], #4
  4080d0:	f851 3b04 	ldr.w	r3, [r1], #4
  4080d4:	f840 3b04 	str.w	r3, [r0], #4
  4080d8:	f851 3b04 	ldr.w	r3, [r1], #4
  4080dc:	f840 3b04 	str.w	r3, [r0], #4
  4080e0:	f851 3b04 	ldr.w	r3, [r1], #4
  4080e4:	f840 3b04 	str.w	r3, [r0], #4
  4080e8:	f851 3b04 	ldr.w	r3, [r1], #4
  4080ec:	f840 3b04 	str.w	r3, [r0], #4
  4080f0:	f851 3b04 	ldr.w	r3, [r1], #4
  4080f4:	f840 3b04 	str.w	r3, [r0], #4
  4080f8:	f851 3b04 	ldr.w	r3, [r1], #4
  4080fc:	f840 3b04 	str.w	r3, [r0], #4
  408100:	f851 3b04 	ldr.w	r3, [r1], #4
  408104:	f840 3b04 	str.w	r3, [r0], #4
  408108:	f851 3b04 	ldr.w	r3, [r1], #4
  40810c:	f840 3b04 	str.w	r3, [r0], #4
  408110:	3a40      	subs	r2, #64	; 0x40
  408112:	d2bd      	bcs.n	408090 <memcpy+0x10>
  408114:	3230      	adds	r2, #48	; 0x30
  408116:	d311      	bcc.n	40813c <memcpy+0xbc>
  408118:	f851 3b04 	ldr.w	r3, [r1], #4
  40811c:	f840 3b04 	str.w	r3, [r0], #4
  408120:	f851 3b04 	ldr.w	r3, [r1], #4
  408124:	f840 3b04 	str.w	r3, [r0], #4
  408128:	f851 3b04 	ldr.w	r3, [r1], #4
  40812c:	f840 3b04 	str.w	r3, [r0], #4
  408130:	f851 3b04 	ldr.w	r3, [r1], #4
  408134:	f840 3b04 	str.w	r3, [r0], #4
  408138:	3a10      	subs	r2, #16
  40813a:	d2ed      	bcs.n	408118 <memcpy+0x98>
  40813c:	320c      	adds	r2, #12
  40813e:	d305      	bcc.n	40814c <memcpy+0xcc>
  408140:	f851 3b04 	ldr.w	r3, [r1], #4
  408144:	f840 3b04 	str.w	r3, [r0], #4
  408148:	3a04      	subs	r2, #4
  40814a:	d2f9      	bcs.n	408140 <memcpy+0xc0>
  40814c:	3204      	adds	r2, #4
  40814e:	d008      	beq.n	408162 <memcpy+0xe2>
  408150:	07d2      	lsls	r2, r2, #31
  408152:	bf1c      	itt	ne
  408154:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408158:	f800 3b01 	strbne.w	r3, [r0], #1
  40815c:	d301      	bcc.n	408162 <memcpy+0xe2>
  40815e:	880b      	ldrh	r3, [r1, #0]
  408160:	8003      	strh	r3, [r0, #0]
  408162:	4660      	mov	r0, ip
  408164:	4770      	bx	lr
  408166:	bf00      	nop
  408168:	2a08      	cmp	r2, #8
  40816a:	d313      	bcc.n	408194 <memcpy+0x114>
  40816c:	078b      	lsls	r3, r1, #30
  40816e:	d08d      	beq.n	40808c <memcpy+0xc>
  408170:	f010 0303 	ands.w	r3, r0, #3
  408174:	d08a      	beq.n	40808c <memcpy+0xc>
  408176:	f1c3 0304 	rsb	r3, r3, #4
  40817a:	1ad2      	subs	r2, r2, r3
  40817c:	07db      	lsls	r3, r3, #31
  40817e:	bf1c      	itt	ne
  408180:	f811 3b01 	ldrbne.w	r3, [r1], #1
  408184:	f800 3b01 	strbne.w	r3, [r0], #1
  408188:	d380      	bcc.n	40808c <memcpy+0xc>
  40818a:	f831 3b02 	ldrh.w	r3, [r1], #2
  40818e:	f820 3b02 	strh.w	r3, [r0], #2
  408192:	e77b      	b.n	40808c <memcpy+0xc>
  408194:	3a04      	subs	r2, #4
  408196:	d3d9      	bcc.n	40814c <memcpy+0xcc>
  408198:	3a01      	subs	r2, #1
  40819a:	f811 3b01 	ldrb.w	r3, [r1], #1
  40819e:	f800 3b01 	strb.w	r3, [r0], #1
  4081a2:	d2f9      	bcs.n	408198 <memcpy+0x118>
  4081a4:	780b      	ldrb	r3, [r1, #0]
  4081a6:	7003      	strb	r3, [r0, #0]
  4081a8:	784b      	ldrb	r3, [r1, #1]
  4081aa:	7043      	strb	r3, [r0, #1]
  4081ac:	788b      	ldrb	r3, [r1, #2]
  4081ae:	7083      	strb	r3, [r0, #2]
  4081b0:	4660      	mov	r0, ip
  4081b2:	4770      	bx	lr

004081b4 <memmove>:
  4081b4:	4288      	cmp	r0, r1
  4081b6:	b5f0      	push	{r4, r5, r6, r7, lr}
  4081b8:	d90d      	bls.n	4081d6 <memmove+0x22>
  4081ba:	188b      	adds	r3, r1, r2
  4081bc:	4298      	cmp	r0, r3
  4081be:	d20a      	bcs.n	4081d6 <memmove+0x22>
  4081c0:	1884      	adds	r4, r0, r2
  4081c2:	2a00      	cmp	r2, #0
  4081c4:	d051      	beq.n	40826a <memmove+0xb6>
  4081c6:	4622      	mov	r2, r4
  4081c8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
  4081cc:	f802 4d01 	strb.w	r4, [r2, #-1]!
  4081d0:	4299      	cmp	r1, r3
  4081d2:	d1f9      	bne.n	4081c8 <memmove+0x14>
  4081d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
  4081d6:	2a0f      	cmp	r2, #15
  4081d8:	d948      	bls.n	40826c <memmove+0xb8>
  4081da:	ea41 0300 	orr.w	r3, r1, r0
  4081de:	079b      	lsls	r3, r3, #30
  4081e0:	d146      	bne.n	408270 <memmove+0xbc>
  4081e2:	f100 0410 	add.w	r4, r0, #16
  4081e6:	f101 0310 	add.w	r3, r1, #16
  4081ea:	4615      	mov	r5, r2
  4081ec:	f853 6c10 	ldr.w	r6, [r3, #-16]
  4081f0:	f844 6c10 	str.w	r6, [r4, #-16]
  4081f4:	f853 6c0c 	ldr.w	r6, [r3, #-12]
  4081f8:	f844 6c0c 	str.w	r6, [r4, #-12]
  4081fc:	f853 6c08 	ldr.w	r6, [r3, #-8]
  408200:	f844 6c08 	str.w	r6, [r4, #-8]
  408204:	3d10      	subs	r5, #16
  408206:	f853 6c04 	ldr.w	r6, [r3, #-4]
  40820a:	f844 6c04 	str.w	r6, [r4, #-4]
  40820e:	2d0f      	cmp	r5, #15
  408210:	f103 0310 	add.w	r3, r3, #16
  408214:	f104 0410 	add.w	r4, r4, #16
  408218:	d8e8      	bhi.n	4081ec <memmove+0x38>
  40821a:	f1a2 0310 	sub.w	r3, r2, #16
  40821e:	f023 030f 	bic.w	r3, r3, #15
  408222:	f002 0e0f 	and.w	lr, r2, #15
  408226:	3310      	adds	r3, #16
  408228:	f1be 0f03 	cmp.w	lr, #3
  40822c:	4419      	add	r1, r3
  40822e:	4403      	add	r3, r0
  408230:	d921      	bls.n	408276 <memmove+0xc2>
  408232:	1f1e      	subs	r6, r3, #4
  408234:	460d      	mov	r5, r1
  408236:	4674      	mov	r4, lr
  408238:	3c04      	subs	r4, #4
  40823a:	f855 7b04 	ldr.w	r7, [r5], #4
  40823e:	f846 7f04 	str.w	r7, [r6, #4]!
  408242:	2c03      	cmp	r4, #3
  408244:	d8f8      	bhi.n	408238 <memmove+0x84>
  408246:	f1ae 0404 	sub.w	r4, lr, #4
  40824a:	f024 0403 	bic.w	r4, r4, #3
  40824e:	3404      	adds	r4, #4
  408250:	4421      	add	r1, r4
  408252:	4423      	add	r3, r4
  408254:	f002 0203 	and.w	r2, r2, #3
  408258:	b162      	cbz	r2, 408274 <memmove+0xc0>
  40825a:	3b01      	subs	r3, #1
  40825c:	440a      	add	r2, r1
  40825e:	f811 4b01 	ldrb.w	r4, [r1], #1
  408262:	f803 4f01 	strb.w	r4, [r3, #1]!
  408266:	428a      	cmp	r2, r1
  408268:	d1f9      	bne.n	40825e <memmove+0xaa>
  40826a:	bdf0      	pop	{r4, r5, r6, r7, pc}
  40826c:	4603      	mov	r3, r0
  40826e:	e7f3      	b.n	408258 <memmove+0xa4>
  408270:	4603      	mov	r3, r0
  408272:	e7f2      	b.n	40825a <memmove+0xa6>
  408274:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408276:	4672      	mov	r2, lr
  408278:	e7ee      	b.n	408258 <memmove+0xa4>
  40827a:	bf00      	nop

0040827c <__malloc_lock>:
  40827c:	4770      	bx	lr
  40827e:	bf00      	nop

00408280 <__malloc_unlock>:
  408280:	4770      	bx	lr
  408282:	bf00      	nop

00408284 <_Balloc>:
  408284:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  408286:	b570      	push	{r4, r5, r6, lr}
  408288:	4605      	mov	r5, r0
  40828a:	460c      	mov	r4, r1
  40828c:	b14b      	cbz	r3, 4082a2 <_Balloc+0x1e>
  40828e:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
  408292:	b180      	cbz	r0, 4082b6 <_Balloc+0x32>
  408294:	6802      	ldr	r2, [r0, #0]
  408296:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
  40829a:	2300      	movs	r3, #0
  40829c:	6103      	str	r3, [r0, #16]
  40829e:	60c3      	str	r3, [r0, #12]
  4082a0:	bd70      	pop	{r4, r5, r6, pc}
  4082a2:	2221      	movs	r2, #33	; 0x21
  4082a4:	2104      	movs	r1, #4
  4082a6:	f000 fecf 	bl	409048 <_calloc_r>
  4082aa:	64e8      	str	r0, [r5, #76]	; 0x4c
  4082ac:	4603      	mov	r3, r0
  4082ae:	2800      	cmp	r0, #0
  4082b0:	d1ed      	bne.n	40828e <_Balloc+0xa>
  4082b2:	2000      	movs	r0, #0
  4082b4:	bd70      	pop	{r4, r5, r6, pc}
  4082b6:	2101      	movs	r1, #1
  4082b8:	fa01 f604 	lsl.w	r6, r1, r4
  4082bc:	1d72      	adds	r2, r6, #5
  4082be:	4628      	mov	r0, r5
  4082c0:	0092      	lsls	r2, r2, #2
  4082c2:	f000 fec1 	bl	409048 <_calloc_r>
  4082c6:	2800      	cmp	r0, #0
  4082c8:	d0f3      	beq.n	4082b2 <_Balloc+0x2e>
  4082ca:	6044      	str	r4, [r0, #4]
  4082cc:	6086      	str	r6, [r0, #8]
  4082ce:	e7e4      	b.n	40829a <_Balloc+0x16>

004082d0 <_Bfree>:
  4082d0:	b131      	cbz	r1, 4082e0 <_Bfree+0x10>
  4082d2:	6cc3      	ldr	r3, [r0, #76]	; 0x4c
  4082d4:	684a      	ldr	r2, [r1, #4]
  4082d6:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
  4082da:	6008      	str	r0, [r1, #0]
  4082dc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  4082e0:	4770      	bx	lr
  4082e2:	bf00      	nop

004082e4 <__multadd>:
  4082e4:	b5f0      	push	{r4, r5, r6, r7, lr}
  4082e6:	690c      	ldr	r4, [r1, #16]
  4082e8:	b083      	sub	sp, #12
  4082ea:	460d      	mov	r5, r1
  4082ec:	4606      	mov	r6, r0
  4082ee:	f101 0e14 	add.w	lr, r1, #20
  4082f2:	2700      	movs	r7, #0
  4082f4:	f8de 0000 	ldr.w	r0, [lr]
  4082f8:	b281      	uxth	r1, r0
  4082fa:	fb02 3301 	mla	r3, r2, r1, r3
  4082fe:	0c01      	lsrs	r1, r0, #16
  408300:	0c18      	lsrs	r0, r3, #16
  408302:	fb02 0101 	mla	r1, r2, r1, r0
  408306:	b29b      	uxth	r3, r3
  408308:	3701      	adds	r7, #1
  40830a:	eb03 4301 	add.w	r3, r3, r1, lsl #16
  40830e:	42bc      	cmp	r4, r7
  408310:	f84e 3b04 	str.w	r3, [lr], #4
  408314:	ea4f 4311 	mov.w	r3, r1, lsr #16
  408318:	dcec      	bgt.n	4082f4 <__multadd+0x10>
  40831a:	b13b      	cbz	r3, 40832c <__multadd+0x48>
  40831c:	68aa      	ldr	r2, [r5, #8]
  40831e:	4294      	cmp	r4, r2
  408320:	da07      	bge.n	408332 <__multadd+0x4e>
  408322:	eb05 0284 	add.w	r2, r5, r4, lsl #2
  408326:	3401      	adds	r4, #1
  408328:	6153      	str	r3, [r2, #20]
  40832a:	612c      	str	r4, [r5, #16]
  40832c:	4628      	mov	r0, r5
  40832e:	b003      	add	sp, #12
  408330:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408332:	6869      	ldr	r1, [r5, #4]
  408334:	9301      	str	r3, [sp, #4]
  408336:	3101      	adds	r1, #1
  408338:	4630      	mov	r0, r6
  40833a:	f7ff ffa3 	bl	408284 <_Balloc>
  40833e:	692a      	ldr	r2, [r5, #16]
  408340:	3202      	adds	r2, #2
  408342:	f105 010c 	add.w	r1, r5, #12
  408346:	4607      	mov	r7, r0
  408348:	0092      	lsls	r2, r2, #2
  40834a:	300c      	adds	r0, #12
  40834c:	f7ff fe98 	bl	408080 <memcpy>
  408350:	6cf2      	ldr	r2, [r6, #76]	; 0x4c
  408352:	6869      	ldr	r1, [r5, #4]
  408354:	9b01      	ldr	r3, [sp, #4]
  408356:	f852 0021 	ldr.w	r0, [r2, r1, lsl #2]
  40835a:	6028      	str	r0, [r5, #0]
  40835c:	f842 5021 	str.w	r5, [r2, r1, lsl #2]
  408360:	463d      	mov	r5, r7
  408362:	e7de      	b.n	408322 <__multadd+0x3e>

00408364 <__hi0bits>:
  408364:	0c02      	lsrs	r2, r0, #16
  408366:	0412      	lsls	r2, r2, #16
  408368:	4603      	mov	r3, r0
  40836a:	b9b2      	cbnz	r2, 40839a <__hi0bits+0x36>
  40836c:	0403      	lsls	r3, r0, #16
  40836e:	2010      	movs	r0, #16
  408370:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
  408374:	bf04      	itt	eq
  408376:	021b      	lsleq	r3, r3, #8
  408378:	3008      	addeq	r0, #8
  40837a:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
  40837e:	bf04      	itt	eq
  408380:	011b      	lsleq	r3, r3, #4
  408382:	3004      	addeq	r0, #4
  408384:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
  408388:	bf04      	itt	eq
  40838a:	009b      	lsleq	r3, r3, #2
  40838c:	3002      	addeq	r0, #2
  40838e:	2b00      	cmp	r3, #0
  408390:	db02      	blt.n	408398 <__hi0bits+0x34>
  408392:	005b      	lsls	r3, r3, #1
  408394:	d403      	bmi.n	40839e <__hi0bits+0x3a>
  408396:	2020      	movs	r0, #32
  408398:	4770      	bx	lr
  40839a:	2000      	movs	r0, #0
  40839c:	e7e8      	b.n	408370 <__hi0bits+0xc>
  40839e:	3001      	adds	r0, #1
  4083a0:	4770      	bx	lr
  4083a2:	bf00      	nop

004083a4 <__lo0bits>:
  4083a4:	6803      	ldr	r3, [r0, #0]
  4083a6:	f013 0207 	ands.w	r2, r3, #7
  4083aa:	4601      	mov	r1, r0
  4083ac:	d007      	beq.n	4083be <__lo0bits+0x1a>
  4083ae:	07da      	lsls	r2, r3, #31
  4083b0:	d421      	bmi.n	4083f6 <__lo0bits+0x52>
  4083b2:	0798      	lsls	r0, r3, #30
  4083b4:	d421      	bmi.n	4083fa <__lo0bits+0x56>
  4083b6:	089b      	lsrs	r3, r3, #2
  4083b8:	600b      	str	r3, [r1, #0]
  4083ba:	2002      	movs	r0, #2
  4083bc:	4770      	bx	lr
  4083be:	b298      	uxth	r0, r3
  4083c0:	b198      	cbz	r0, 4083ea <__lo0bits+0x46>
  4083c2:	4610      	mov	r0, r2
  4083c4:	f013 0fff 	tst.w	r3, #255	; 0xff
  4083c8:	bf04      	itt	eq
  4083ca:	0a1b      	lsreq	r3, r3, #8
  4083cc:	3008      	addeq	r0, #8
  4083ce:	071a      	lsls	r2, r3, #28
  4083d0:	bf04      	itt	eq
  4083d2:	091b      	lsreq	r3, r3, #4
  4083d4:	3004      	addeq	r0, #4
  4083d6:	079a      	lsls	r2, r3, #30
  4083d8:	bf04      	itt	eq
  4083da:	089b      	lsreq	r3, r3, #2
  4083dc:	3002      	addeq	r0, #2
  4083de:	07da      	lsls	r2, r3, #31
  4083e0:	d407      	bmi.n	4083f2 <__lo0bits+0x4e>
  4083e2:	085b      	lsrs	r3, r3, #1
  4083e4:	d104      	bne.n	4083f0 <__lo0bits+0x4c>
  4083e6:	2020      	movs	r0, #32
  4083e8:	4770      	bx	lr
  4083ea:	0c1b      	lsrs	r3, r3, #16
  4083ec:	2010      	movs	r0, #16
  4083ee:	e7e9      	b.n	4083c4 <__lo0bits+0x20>
  4083f0:	3001      	adds	r0, #1
  4083f2:	600b      	str	r3, [r1, #0]
  4083f4:	4770      	bx	lr
  4083f6:	2000      	movs	r0, #0
  4083f8:	4770      	bx	lr
  4083fa:	085b      	lsrs	r3, r3, #1
  4083fc:	600b      	str	r3, [r1, #0]
  4083fe:	2001      	movs	r0, #1
  408400:	4770      	bx	lr
  408402:	bf00      	nop

00408404 <__i2b>:
  408404:	b510      	push	{r4, lr}
  408406:	460c      	mov	r4, r1
  408408:	2101      	movs	r1, #1
  40840a:	f7ff ff3b 	bl	408284 <_Balloc>
  40840e:	2201      	movs	r2, #1
  408410:	6144      	str	r4, [r0, #20]
  408412:	6102      	str	r2, [r0, #16]
  408414:	bd10      	pop	{r4, pc}
  408416:	bf00      	nop

00408418 <__multiply>:
  408418:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  40841c:	690c      	ldr	r4, [r1, #16]
  40841e:	6915      	ldr	r5, [r2, #16]
  408420:	42ac      	cmp	r4, r5
  408422:	b083      	sub	sp, #12
  408424:	468b      	mov	fp, r1
  408426:	4616      	mov	r6, r2
  408428:	da04      	bge.n	408434 <__multiply+0x1c>
  40842a:	4622      	mov	r2, r4
  40842c:	46b3      	mov	fp, r6
  40842e:	462c      	mov	r4, r5
  408430:	460e      	mov	r6, r1
  408432:	4615      	mov	r5, r2
  408434:	f8db 3008 	ldr.w	r3, [fp, #8]
  408438:	f8db 1004 	ldr.w	r1, [fp, #4]
  40843c:	eb04 0805 	add.w	r8, r4, r5
  408440:	4598      	cmp	r8, r3
  408442:	bfc8      	it	gt
  408444:	3101      	addgt	r1, #1
  408446:	f7ff ff1d 	bl	408284 <_Balloc>
  40844a:	f100 0914 	add.w	r9, r0, #20
  40844e:	eb09 0a88 	add.w	sl, r9, r8, lsl #2
  408452:	45d1      	cmp	r9, sl
  408454:	9000      	str	r0, [sp, #0]
  408456:	d205      	bcs.n	408464 <__multiply+0x4c>
  408458:	464b      	mov	r3, r9
  40845a:	2100      	movs	r1, #0
  40845c:	f843 1b04 	str.w	r1, [r3], #4
  408460:	459a      	cmp	sl, r3
  408462:	d8fb      	bhi.n	40845c <__multiply+0x44>
  408464:	f106 0c14 	add.w	ip, r6, #20
  408468:	eb0c 0385 	add.w	r3, ip, r5, lsl #2
  40846c:	f10b 0b14 	add.w	fp, fp, #20
  408470:	459c      	cmp	ip, r3
  408472:	eb0b 0e84 	add.w	lr, fp, r4, lsl #2
  408476:	d24c      	bcs.n	408512 <__multiply+0xfa>
  408478:	f8cd a004 	str.w	sl, [sp, #4]
  40847c:	469a      	mov	sl, r3
  40847e:	f8dc 5000 	ldr.w	r5, [ip]
  408482:	b2af      	uxth	r7, r5
  408484:	b1ef      	cbz	r7, 4084c2 <__multiply+0xaa>
  408486:	2100      	movs	r1, #0
  408488:	464d      	mov	r5, r9
  40848a:	465e      	mov	r6, fp
  40848c:	460c      	mov	r4, r1
  40848e:	f856 2b04 	ldr.w	r2, [r6], #4
  408492:	6828      	ldr	r0, [r5, #0]
  408494:	b293      	uxth	r3, r2
  408496:	b281      	uxth	r1, r0
  408498:	fb07 1303 	mla	r3, r7, r3, r1
  40849c:	0c12      	lsrs	r2, r2, #16
  40849e:	0c01      	lsrs	r1, r0, #16
  4084a0:	4423      	add	r3, r4
  4084a2:	fb07 1102 	mla	r1, r7, r2, r1
  4084a6:	eb01 4113 	add.w	r1, r1, r3, lsr #16
  4084aa:	b29b      	uxth	r3, r3
  4084ac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
  4084b0:	45b6      	cmp	lr, r6
  4084b2:	f845 3b04 	str.w	r3, [r5], #4
  4084b6:	ea4f 4411 	mov.w	r4, r1, lsr #16
  4084ba:	d8e8      	bhi.n	40848e <__multiply+0x76>
  4084bc:	602c      	str	r4, [r5, #0]
  4084be:	f8dc 5000 	ldr.w	r5, [ip]
  4084c2:	0c2d      	lsrs	r5, r5, #16
  4084c4:	d01d      	beq.n	408502 <__multiply+0xea>
  4084c6:	f8d9 3000 	ldr.w	r3, [r9]
  4084ca:	4648      	mov	r0, r9
  4084cc:	461c      	mov	r4, r3
  4084ce:	4659      	mov	r1, fp
  4084d0:	2200      	movs	r2, #0
  4084d2:	880e      	ldrh	r6, [r1, #0]
  4084d4:	0c24      	lsrs	r4, r4, #16
  4084d6:	fb05 4406 	mla	r4, r5, r6, r4
  4084da:	4422      	add	r2, r4
  4084dc:	b29b      	uxth	r3, r3
  4084de:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  4084e2:	f840 3b04 	str.w	r3, [r0], #4
  4084e6:	f851 3b04 	ldr.w	r3, [r1], #4
  4084ea:	6804      	ldr	r4, [r0, #0]
  4084ec:	0c1b      	lsrs	r3, r3, #16
  4084ee:	b2a6      	uxth	r6, r4
  4084f0:	fb05 6303 	mla	r3, r5, r3, r6
  4084f4:	eb03 4312 	add.w	r3, r3, r2, lsr #16
  4084f8:	458e      	cmp	lr, r1
  4084fa:	ea4f 4213 	mov.w	r2, r3, lsr #16
  4084fe:	d8e8      	bhi.n	4084d2 <__multiply+0xba>
  408500:	6003      	str	r3, [r0, #0]
  408502:	f10c 0c04 	add.w	ip, ip, #4
  408506:	45e2      	cmp	sl, ip
  408508:	f109 0904 	add.w	r9, r9, #4
  40850c:	d8b7      	bhi.n	40847e <__multiply+0x66>
  40850e:	f8dd a004 	ldr.w	sl, [sp, #4]
  408512:	f1b8 0f00 	cmp.w	r8, #0
  408516:	dd0b      	ble.n	408530 <__multiply+0x118>
  408518:	f85a 3c04 	ldr.w	r3, [sl, #-4]
  40851c:	f1aa 0a04 	sub.w	sl, sl, #4
  408520:	b11b      	cbz	r3, 40852a <__multiply+0x112>
  408522:	e005      	b.n	408530 <__multiply+0x118>
  408524:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
  408528:	b913      	cbnz	r3, 408530 <__multiply+0x118>
  40852a:	f1b8 0801 	subs.w	r8, r8, #1
  40852e:	d1f9      	bne.n	408524 <__multiply+0x10c>
  408530:	9800      	ldr	r0, [sp, #0]
  408532:	f8c0 8010 	str.w	r8, [r0, #16]
  408536:	b003      	add	sp, #12
  408538:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0040853c <__pow5mult>:
  40853c:	f012 0303 	ands.w	r3, r2, #3
  408540:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408544:	4614      	mov	r4, r2
  408546:	4607      	mov	r7, r0
  408548:	d12e      	bne.n	4085a8 <__pow5mult+0x6c>
  40854a:	460d      	mov	r5, r1
  40854c:	10a4      	asrs	r4, r4, #2
  40854e:	d01c      	beq.n	40858a <__pow5mult+0x4e>
  408550:	6cbe      	ldr	r6, [r7, #72]	; 0x48
  408552:	b396      	cbz	r6, 4085ba <__pow5mult+0x7e>
  408554:	07e3      	lsls	r3, r4, #31
  408556:	f04f 0800 	mov.w	r8, #0
  40855a:	d406      	bmi.n	40856a <__pow5mult+0x2e>
  40855c:	1064      	asrs	r4, r4, #1
  40855e:	d014      	beq.n	40858a <__pow5mult+0x4e>
  408560:	6830      	ldr	r0, [r6, #0]
  408562:	b1a8      	cbz	r0, 408590 <__pow5mult+0x54>
  408564:	4606      	mov	r6, r0
  408566:	07e3      	lsls	r3, r4, #31
  408568:	d5f8      	bpl.n	40855c <__pow5mult+0x20>
  40856a:	4632      	mov	r2, r6
  40856c:	4629      	mov	r1, r5
  40856e:	4638      	mov	r0, r7
  408570:	f7ff ff52 	bl	408418 <__multiply>
  408574:	b1b5      	cbz	r5, 4085a4 <__pow5mult+0x68>
  408576:	686a      	ldr	r2, [r5, #4]
  408578:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40857a:	1064      	asrs	r4, r4, #1
  40857c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408580:	6029      	str	r1, [r5, #0]
  408582:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
  408586:	4605      	mov	r5, r0
  408588:	d1ea      	bne.n	408560 <__pow5mult+0x24>
  40858a:	4628      	mov	r0, r5
  40858c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408590:	4632      	mov	r2, r6
  408592:	4631      	mov	r1, r6
  408594:	4638      	mov	r0, r7
  408596:	f7ff ff3f 	bl	408418 <__multiply>
  40859a:	6030      	str	r0, [r6, #0]
  40859c:	f8c0 8000 	str.w	r8, [r0]
  4085a0:	4606      	mov	r6, r0
  4085a2:	e7e0      	b.n	408566 <__pow5mult+0x2a>
  4085a4:	4605      	mov	r5, r0
  4085a6:	e7d9      	b.n	40855c <__pow5mult+0x20>
  4085a8:	1e5a      	subs	r2, r3, #1
  4085aa:	4d0b      	ldr	r5, [pc, #44]	; (4085d8 <__pow5mult+0x9c>)
  4085ac:	2300      	movs	r3, #0
  4085ae:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
  4085b2:	f7ff fe97 	bl	4082e4 <__multadd>
  4085b6:	4605      	mov	r5, r0
  4085b8:	e7c8      	b.n	40854c <__pow5mult+0x10>
  4085ba:	2101      	movs	r1, #1
  4085bc:	4638      	mov	r0, r7
  4085be:	f7ff fe61 	bl	408284 <_Balloc>
  4085c2:	f240 2171 	movw	r1, #625	; 0x271
  4085c6:	2201      	movs	r2, #1
  4085c8:	2300      	movs	r3, #0
  4085ca:	6141      	str	r1, [r0, #20]
  4085cc:	6102      	str	r2, [r0, #16]
  4085ce:	4606      	mov	r6, r0
  4085d0:	64b8      	str	r0, [r7, #72]	; 0x48
  4085d2:	6003      	str	r3, [r0, #0]
  4085d4:	e7be      	b.n	408554 <__pow5mult+0x18>
  4085d6:	bf00      	nop
  4085d8:	004097a8 	.word	0x004097a8

004085dc <__lshift>:
  4085dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  4085e0:	4691      	mov	r9, r2
  4085e2:	690a      	ldr	r2, [r1, #16]
  4085e4:	688b      	ldr	r3, [r1, #8]
  4085e6:	ea4f 1469 	mov.w	r4, r9, asr #5
  4085ea:	eb04 0802 	add.w	r8, r4, r2
  4085ee:	f108 0501 	add.w	r5, r8, #1
  4085f2:	429d      	cmp	r5, r3
  4085f4:	460e      	mov	r6, r1
  4085f6:	4607      	mov	r7, r0
  4085f8:	6849      	ldr	r1, [r1, #4]
  4085fa:	dd04      	ble.n	408606 <__lshift+0x2a>
  4085fc:	005b      	lsls	r3, r3, #1
  4085fe:	429d      	cmp	r5, r3
  408600:	f101 0101 	add.w	r1, r1, #1
  408604:	dcfa      	bgt.n	4085fc <__lshift+0x20>
  408606:	4638      	mov	r0, r7
  408608:	f7ff fe3c 	bl	408284 <_Balloc>
  40860c:	2c00      	cmp	r4, #0
  40860e:	f100 0314 	add.w	r3, r0, #20
  408612:	dd06      	ble.n	408622 <__lshift+0x46>
  408614:	eb03 0284 	add.w	r2, r3, r4, lsl #2
  408618:	2100      	movs	r1, #0
  40861a:	f843 1b04 	str.w	r1, [r3], #4
  40861e:	429a      	cmp	r2, r3
  408620:	d1fb      	bne.n	40861a <__lshift+0x3e>
  408622:	6934      	ldr	r4, [r6, #16]
  408624:	f106 0114 	add.w	r1, r6, #20
  408628:	f019 091f 	ands.w	r9, r9, #31
  40862c:	eb01 0e84 	add.w	lr, r1, r4, lsl #2
  408630:	d01d      	beq.n	40866e <__lshift+0x92>
  408632:	f1c9 0c20 	rsb	ip, r9, #32
  408636:	2200      	movs	r2, #0
  408638:	680c      	ldr	r4, [r1, #0]
  40863a:	fa04 f409 	lsl.w	r4, r4, r9
  40863e:	4314      	orrs	r4, r2
  408640:	f843 4b04 	str.w	r4, [r3], #4
  408644:	f851 2b04 	ldr.w	r2, [r1], #4
  408648:	458e      	cmp	lr, r1
  40864a:	fa22 f20c 	lsr.w	r2, r2, ip
  40864e:	d8f3      	bhi.n	408638 <__lshift+0x5c>
  408650:	601a      	str	r2, [r3, #0]
  408652:	b10a      	cbz	r2, 408658 <__lshift+0x7c>
  408654:	f108 0502 	add.w	r5, r8, #2
  408658:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
  40865a:	6872      	ldr	r2, [r6, #4]
  40865c:	3d01      	subs	r5, #1
  40865e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
  408662:	6105      	str	r5, [r0, #16]
  408664:	6031      	str	r1, [r6, #0]
  408666:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
  40866a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  40866e:	3b04      	subs	r3, #4
  408670:	f851 2b04 	ldr.w	r2, [r1], #4
  408674:	f843 2f04 	str.w	r2, [r3, #4]!
  408678:	458e      	cmp	lr, r1
  40867a:	d8f9      	bhi.n	408670 <__lshift+0x94>
  40867c:	e7ec      	b.n	408658 <__lshift+0x7c>
  40867e:	bf00      	nop

00408680 <__mcmp>:
  408680:	b430      	push	{r4, r5}
  408682:	690b      	ldr	r3, [r1, #16]
  408684:	4605      	mov	r5, r0
  408686:	6900      	ldr	r0, [r0, #16]
  408688:	1ac0      	subs	r0, r0, r3
  40868a:	d10f      	bne.n	4086ac <__mcmp+0x2c>
  40868c:	009b      	lsls	r3, r3, #2
  40868e:	3514      	adds	r5, #20
  408690:	3114      	adds	r1, #20
  408692:	4419      	add	r1, r3
  408694:	442b      	add	r3, r5
  408696:	e001      	b.n	40869c <__mcmp+0x1c>
  408698:	429d      	cmp	r5, r3
  40869a:	d207      	bcs.n	4086ac <__mcmp+0x2c>
  40869c:	f853 4d04 	ldr.w	r4, [r3, #-4]!
  4086a0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
  4086a4:	4294      	cmp	r4, r2
  4086a6:	d0f7      	beq.n	408698 <__mcmp+0x18>
  4086a8:	d302      	bcc.n	4086b0 <__mcmp+0x30>
  4086aa:	2001      	movs	r0, #1
  4086ac:	bc30      	pop	{r4, r5}
  4086ae:	4770      	bx	lr
  4086b0:	f04f 30ff 	mov.w	r0, #4294967295
  4086b4:	e7fa      	b.n	4086ac <__mcmp+0x2c>
  4086b6:	bf00      	nop

004086b8 <__mdiff>:
  4086b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4086bc:	690f      	ldr	r7, [r1, #16]
  4086be:	460e      	mov	r6, r1
  4086c0:	6911      	ldr	r1, [r2, #16]
  4086c2:	1a7f      	subs	r7, r7, r1
  4086c4:	2f00      	cmp	r7, #0
  4086c6:	4690      	mov	r8, r2
  4086c8:	d117      	bne.n	4086fa <__mdiff+0x42>
  4086ca:	0089      	lsls	r1, r1, #2
  4086cc:	f106 0514 	add.w	r5, r6, #20
  4086d0:	f102 0e14 	add.w	lr, r2, #20
  4086d4:	186b      	adds	r3, r5, r1
  4086d6:	4471      	add	r1, lr
  4086d8:	e001      	b.n	4086de <__mdiff+0x26>
  4086da:	429d      	cmp	r5, r3
  4086dc:	d25c      	bcs.n	408798 <__mdiff+0xe0>
  4086de:	f853 2d04 	ldr.w	r2, [r3, #-4]!
  4086e2:	f851 4d04 	ldr.w	r4, [r1, #-4]!
  4086e6:	42a2      	cmp	r2, r4
  4086e8:	d0f7      	beq.n	4086da <__mdiff+0x22>
  4086ea:	d25e      	bcs.n	4087aa <__mdiff+0xf2>
  4086ec:	4633      	mov	r3, r6
  4086ee:	462c      	mov	r4, r5
  4086f0:	4646      	mov	r6, r8
  4086f2:	4675      	mov	r5, lr
  4086f4:	4698      	mov	r8, r3
  4086f6:	2701      	movs	r7, #1
  4086f8:	e005      	b.n	408706 <__mdiff+0x4e>
  4086fa:	db58      	blt.n	4087ae <__mdiff+0xf6>
  4086fc:	f106 0514 	add.w	r5, r6, #20
  408700:	f108 0414 	add.w	r4, r8, #20
  408704:	2700      	movs	r7, #0
  408706:	6871      	ldr	r1, [r6, #4]
  408708:	f7ff fdbc 	bl	408284 <_Balloc>
  40870c:	f8d8 3010 	ldr.w	r3, [r8, #16]
  408710:	6936      	ldr	r6, [r6, #16]
  408712:	60c7      	str	r7, [r0, #12]
  408714:	eb04 0c83 	add.w	ip, r4, r3, lsl #2
  408718:	46a6      	mov	lr, r4
  40871a:	eb05 0786 	add.w	r7, r5, r6, lsl #2
  40871e:	f100 0414 	add.w	r4, r0, #20
  408722:	2300      	movs	r3, #0
  408724:	f85e 1b04 	ldr.w	r1, [lr], #4
  408728:	f855 8b04 	ldr.w	r8, [r5], #4
  40872c:	b28a      	uxth	r2, r1
  40872e:	fa13 f388 	uxtah	r3, r3, r8
  408732:	0c09      	lsrs	r1, r1, #16
  408734:	1a9a      	subs	r2, r3, r2
  408736:	ebc1 4318 	rsb	r3, r1, r8, lsr #16
  40873a:	eb03 4322 	add.w	r3, r3, r2, asr #16
  40873e:	b292      	uxth	r2, r2
  408740:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
  408744:	45f4      	cmp	ip, lr
  408746:	f844 2b04 	str.w	r2, [r4], #4
  40874a:	ea4f 4323 	mov.w	r3, r3, asr #16
  40874e:	d8e9      	bhi.n	408724 <__mdiff+0x6c>
  408750:	42af      	cmp	r7, r5
  408752:	d917      	bls.n	408784 <__mdiff+0xcc>
  408754:	46a4      	mov	ip, r4
  408756:	46ae      	mov	lr, r5
  408758:	f85e 2b04 	ldr.w	r2, [lr], #4
  40875c:	fa13 f382 	uxtah	r3, r3, r2
  408760:	1419      	asrs	r1, r3, #16
  408762:	eb01 4112 	add.w	r1, r1, r2, lsr #16
  408766:	b29b      	uxth	r3, r3
  408768:	ea43 4201 	orr.w	r2, r3, r1, lsl #16
  40876c:	4577      	cmp	r7, lr
  40876e:	f84c 2b04 	str.w	r2, [ip], #4
  408772:	ea4f 4321 	mov.w	r3, r1, asr #16
  408776:	d8ef      	bhi.n	408758 <__mdiff+0xa0>
  408778:	43ed      	mvns	r5, r5
  40877a:	442f      	add	r7, r5
  40877c:	f027 0703 	bic.w	r7, r7, #3
  408780:	3704      	adds	r7, #4
  408782:	443c      	add	r4, r7
  408784:	3c04      	subs	r4, #4
  408786:	b922      	cbnz	r2, 408792 <__mdiff+0xda>
  408788:	f854 3d04 	ldr.w	r3, [r4, #-4]!
  40878c:	3e01      	subs	r6, #1
  40878e:	2b00      	cmp	r3, #0
  408790:	d0fa      	beq.n	408788 <__mdiff+0xd0>
  408792:	6106      	str	r6, [r0, #16]
  408794:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  408798:	2100      	movs	r1, #0
  40879a:	f7ff fd73 	bl	408284 <_Balloc>
  40879e:	2201      	movs	r2, #1
  4087a0:	2300      	movs	r3, #0
  4087a2:	6102      	str	r2, [r0, #16]
  4087a4:	6143      	str	r3, [r0, #20]
  4087a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  4087aa:	4674      	mov	r4, lr
  4087ac:	e7ab      	b.n	408706 <__mdiff+0x4e>
  4087ae:	4633      	mov	r3, r6
  4087b0:	f106 0414 	add.w	r4, r6, #20
  4087b4:	f102 0514 	add.w	r5, r2, #20
  4087b8:	4616      	mov	r6, r2
  4087ba:	2701      	movs	r7, #1
  4087bc:	4698      	mov	r8, r3
  4087be:	e7a2      	b.n	408706 <__mdiff+0x4e>

004087c0 <__d2b>:
  4087c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  4087c4:	b082      	sub	sp, #8
  4087c6:	2101      	movs	r1, #1
  4087c8:	461c      	mov	r4, r3
  4087ca:	f3c3 570a 	ubfx	r7, r3, #20, #11
  4087ce:	4615      	mov	r5, r2
  4087d0:	9e08      	ldr	r6, [sp, #32]
  4087d2:	f7ff fd57 	bl	408284 <_Balloc>
  4087d6:	f3c4 0413 	ubfx	r4, r4, #0, #20
  4087da:	4680      	mov	r8, r0
  4087dc:	b10f      	cbz	r7, 4087e2 <__d2b+0x22>
  4087de:	f444 1480 	orr.w	r4, r4, #1048576	; 0x100000
  4087e2:	9401      	str	r4, [sp, #4]
  4087e4:	b31d      	cbz	r5, 40882e <__d2b+0x6e>
  4087e6:	a802      	add	r0, sp, #8
  4087e8:	f840 5d08 	str.w	r5, [r0, #-8]!
  4087ec:	f7ff fdda 	bl	4083a4 <__lo0bits>
  4087f0:	2800      	cmp	r0, #0
  4087f2:	d134      	bne.n	40885e <__d2b+0x9e>
  4087f4:	e89d 000c 	ldmia.w	sp, {r2, r3}
  4087f8:	f8c8 2014 	str.w	r2, [r8, #20]
  4087fc:	2b00      	cmp	r3, #0
  4087fe:	bf0c      	ite	eq
  408800:	2101      	moveq	r1, #1
  408802:	2102      	movne	r1, #2
  408804:	f8c8 3018 	str.w	r3, [r8, #24]
  408808:	f8c8 1010 	str.w	r1, [r8, #16]
  40880c:	b9df      	cbnz	r7, 408846 <__d2b+0x86>
  40880e:	eb08 0381 	add.w	r3, r8, r1, lsl #2
  408812:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
  408816:	6030      	str	r0, [r6, #0]
  408818:	6918      	ldr	r0, [r3, #16]
  40881a:	f7ff fda3 	bl	408364 <__hi0bits>
  40881e:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408820:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
  408824:	6018      	str	r0, [r3, #0]
  408826:	4640      	mov	r0, r8
  408828:	b002      	add	sp, #8
  40882a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40882e:	a801      	add	r0, sp, #4
  408830:	f7ff fdb8 	bl	4083a4 <__lo0bits>
  408834:	9b01      	ldr	r3, [sp, #4]
  408836:	f8c8 3014 	str.w	r3, [r8, #20]
  40883a:	2101      	movs	r1, #1
  40883c:	3020      	adds	r0, #32
  40883e:	f8c8 1010 	str.w	r1, [r8, #16]
  408842:	2f00      	cmp	r7, #0
  408844:	d0e3      	beq.n	40880e <__d2b+0x4e>
  408846:	9b09      	ldr	r3, [sp, #36]	; 0x24
  408848:	f2a7 4733 	subw	r7, r7, #1075	; 0x433
  40884c:	4407      	add	r7, r0
  40884e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
  408852:	6037      	str	r7, [r6, #0]
  408854:	6018      	str	r0, [r3, #0]
  408856:	4640      	mov	r0, r8
  408858:	b002      	add	sp, #8
  40885a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  40885e:	e89d 000a 	ldmia.w	sp, {r1, r3}
  408862:	f1c0 0220 	rsb	r2, r0, #32
  408866:	fa03 f202 	lsl.w	r2, r3, r2
  40886a:	430a      	orrs	r2, r1
  40886c:	40c3      	lsrs	r3, r0
  40886e:	9301      	str	r3, [sp, #4]
  408870:	f8c8 2014 	str.w	r2, [r8, #20]
  408874:	e7c2      	b.n	4087fc <__d2b+0x3c>
  408876:	bf00      	nop

00408878 <_realloc_r>:
  408878:	2900      	cmp	r1, #0
  40887a:	f000 8095 	beq.w	4089a8 <_realloc_r+0x130>
  40887e:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408882:	460d      	mov	r5, r1
  408884:	4616      	mov	r6, r2
  408886:	b083      	sub	sp, #12
  408888:	4680      	mov	r8, r0
  40888a:	f106 070b 	add.w	r7, r6, #11
  40888e:	f7ff fcf5 	bl	40827c <__malloc_lock>
  408892:	f855 ec04 	ldr.w	lr, [r5, #-4]
  408896:	2f16      	cmp	r7, #22
  408898:	f02e 0403 	bic.w	r4, lr, #3
  40889c:	f1a5 0908 	sub.w	r9, r5, #8
  4088a0:	d83c      	bhi.n	40891c <_realloc_r+0xa4>
  4088a2:	2210      	movs	r2, #16
  4088a4:	4617      	mov	r7, r2
  4088a6:	42be      	cmp	r6, r7
  4088a8:	d83d      	bhi.n	408926 <_realloc_r+0xae>
  4088aa:	4294      	cmp	r4, r2
  4088ac:	da43      	bge.n	408936 <_realloc_r+0xbe>
  4088ae:	4bc4      	ldr	r3, [pc, #784]	; (408bc0 <_realloc_r+0x348>)
  4088b0:	6899      	ldr	r1, [r3, #8]
  4088b2:	eb09 0004 	add.w	r0, r9, r4
  4088b6:	4288      	cmp	r0, r1
  4088b8:	f000 80b4 	beq.w	408a24 <_realloc_r+0x1ac>
  4088bc:	6843      	ldr	r3, [r0, #4]
  4088be:	f023 0101 	bic.w	r1, r3, #1
  4088c2:	4401      	add	r1, r0
  4088c4:	6849      	ldr	r1, [r1, #4]
  4088c6:	07c9      	lsls	r1, r1, #31
  4088c8:	d54c      	bpl.n	408964 <_realloc_r+0xec>
  4088ca:	f01e 0f01 	tst.w	lr, #1
  4088ce:	f000 809b 	beq.w	408a08 <_realloc_r+0x190>
  4088d2:	4631      	mov	r1, r6
  4088d4:	4640      	mov	r0, r8
  4088d6:	f7ff f8b9 	bl	407a4c <_malloc_r>
  4088da:	4606      	mov	r6, r0
  4088dc:	2800      	cmp	r0, #0
  4088de:	d03a      	beq.n	408956 <_realloc_r+0xde>
  4088e0:	f855 3c04 	ldr.w	r3, [r5, #-4]
  4088e4:	f023 0301 	bic.w	r3, r3, #1
  4088e8:	444b      	add	r3, r9
  4088ea:	f1a0 0208 	sub.w	r2, r0, #8
  4088ee:	429a      	cmp	r2, r3
  4088f0:	f000 8121 	beq.w	408b36 <_realloc_r+0x2be>
  4088f4:	1f22      	subs	r2, r4, #4
  4088f6:	2a24      	cmp	r2, #36	; 0x24
  4088f8:	f200 8107 	bhi.w	408b0a <_realloc_r+0x292>
  4088fc:	2a13      	cmp	r2, #19
  4088fe:	f200 80db 	bhi.w	408ab8 <_realloc_r+0x240>
  408902:	4603      	mov	r3, r0
  408904:	462a      	mov	r2, r5
  408906:	6811      	ldr	r1, [r2, #0]
  408908:	6019      	str	r1, [r3, #0]
  40890a:	6851      	ldr	r1, [r2, #4]
  40890c:	6059      	str	r1, [r3, #4]
  40890e:	6892      	ldr	r2, [r2, #8]
  408910:	609a      	str	r2, [r3, #8]
  408912:	4629      	mov	r1, r5
  408914:	4640      	mov	r0, r8
  408916:	f7fe fd7b 	bl	407410 <_free_r>
  40891a:	e01c      	b.n	408956 <_realloc_r+0xde>
  40891c:	f027 0707 	bic.w	r7, r7, #7
  408920:	2f00      	cmp	r7, #0
  408922:	463a      	mov	r2, r7
  408924:	dabf      	bge.n	4088a6 <_realloc_r+0x2e>
  408926:	2600      	movs	r6, #0
  408928:	230c      	movs	r3, #12
  40892a:	4630      	mov	r0, r6
  40892c:	f8c8 3000 	str.w	r3, [r8]
  408930:	b003      	add	sp, #12
  408932:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408936:	462e      	mov	r6, r5
  408938:	1be3      	subs	r3, r4, r7
  40893a:	2b0f      	cmp	r3, #15
  40893c:	d81e      	bhi.n	40897c <_realloc_r+0x104>
  40893e:	f8d9 3004 	ldr.w	r3, [r9, #4]
  408942:	f003 0301 	and.w	r3, r3, #1
  408946:	4323      	orrs	r3, r4
  408948:	444c      	add	r4, r9
  40894a:	f8c9 3004 	str.w	r3, [r9, #4]
  40894e:	6863      	ldr	r3, [r4, #4]
  408950:	f043 0301 	orr.w	r3, r3, #1
  408954:	6063      	str	r3, [r4, #4]
  408956:	4640      	mov	r0, r8
  408958:	f7ff fc92 	bl	408280 <__malloc_unlock>
  40895c:	4630      	mov	r0, r6
  40895e:	b003      	add	sp, #12
  408960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408964:	f023 0303 	bic.w	r3, r3, #3
  408968:	18e1      	adds	r1, r4, r3
  40896a:	4291      	cmp	r1, r2
  40896c:	db1f      	blt.n	4089ae <_realloc_r+0x136>
  40896e:	68c3      	ldr	r3, [r0, #12]
  408970:	6882      	ldr	r2, [r0, #8]
  408972:	462e      	mov	r6, r5
  408974:	60d3      	str	r3, [r2, #12]
  408976:	460c      	mov	r4, r1
  408978:	609a      	str	r2, [r3, #8]
  40897a:	e7dd      	b.n	408938 <_realloc_r+0xc0>
  40897c:	f8d9 2004 	ldr.w	r2, [r9, #4]
  408980:	eb09 0107 	add.w	r1, r9, r7
  408984:	f002 0201 	and.w	r2, r2, #1
  408988:	444c      	add	r4, r9
  40898a:	f043 0301 	orr.w	r3, r3, #1
  40898e:	4317      	orrs	r7, r2
  408990:	f8c9 7004 	str.w	r7, [r9, #4]
  408994:	604b      	str	r3, [r1, #4]
  408996:	6863      	ldr	r3, [r4, #4]
  408998:	f043 0301 	orr.w	r3, r3, #1
  40899c:	3108      	adds	r1, #8
  40899e:	6063      	str	r3, [r4, #4]
  4089a0:	4640      	mov	r0, r8
  4089a2:	f7fe fd35 	bl	407410 <_free_r>
  4089a6:	e7d6      	b.n	408956 <_realloc_r+0xde>
  4089a8:	4611      	mov	r1, r2
  4089aa:	f7ff b84f 	b.w	407a4c <_malloc_r>
  4089ae:	f01e 0f01 	tst.w	lr, #1
  4089b2:	d18e      	bne.n	4088d2 <_realloc_r+0x5a>
  4089b4:	f855 1c08 	ldr.w	r1, [r5, #-8]
  4089b8:	eba9 0a01 	sub.w	sl, r9, r1
  4089bc:	f8da 1004 	ldr.w	r1, [sl, #4]
  4089c0:	f021 0103 	bic.w	r1, r1, #3
  4089c4:	440b      	add	r3, r1
  4089c6:	4423      	add	r3, r4
  4089c8:	4293      	cmp	r3, r2
  4089ca:	db25      	blt.n	408a18 <_realloc_r+0x1a0>
  4089cc:	68c2      	ldr	r2, [r0, #12]
  4089ce:	6881      	ldr	r1, [r0, #8]
  4089d0:	4656      	mov	r6, sl
  4089d2:	60ca      	str	r2, [r1, #12]
  4089d4:	6091      	str	r1, [r2, #8]
  4089d6:	f8da 100c 	ldr.w	r1, [sl, #12]
  4089da:	f856 0f08 	ldr.w	r0, [r6, #8]!
  4089de:	1f22      	subs	r2, r4, #4
  4089e0:	2a24      	cmp	r2, #36	; 0x24
  4089e2:	60c1      	str	r1, [r0, #12]
  4089e4:	6088      	str	r0, [r1, #8]
  4089e6:	f200 8094 	bhi.w	408b12 <_realloc_r+0x29a>
  4089ea:	2a13      	cmp	r2, #19
  4089ec:	d96f      	bls.n	408ace <_realloc_r+0x256>
  4089ee:	6829      	ldr	r1, [r5, #0]
  4089f0:	f8ca 1008 	str.w	r1, [sl, #8]
  4089f4:	6869      	ldr	r1, [r5, #4]
  4089f6:	f8ca 100c 	str.w	r1, [sl, #12]
  4089fa:	2a1b      	cmp	r2, #27
  4089fc:	f200 80a2 	bhi.w	408b44 <_realloc_r+0x2cc>
  408a00:	3508      	adds	r5, #8
  408a02:	f10a 0210 	add.w	r2, sl, #16
  408a06:	e063      	b.n	408ad0 <_realloc_r+0x258>
  408a08:	f855 3c08 	ldr.w	r3, [r5, #-8]
  408a0c:	eba9 0a03 	sub.w	sl, r9, r3
  408a10:	f8da 1004 	ldr.w	r1, [sl, #4]
  408a14:	f021 0103 	bic.w	r1, r1, #3
  408a18:	1863      	adds	r3, r4, r1
  408a1a:	4293      	cmp	r3, r2
  408a1c:	f6ff af59 	blt.w	4088d2 <_realloc_r+0x5a>
  408a20:	4656      	mov	r6, sl
  408a22:	e7d8      	b.n	4089d6 <_realloc_r+0x15e>
  408a24:	6841      	ldr	r1, [r0, #4]
  408a26:	f021 0b03 	bic.w	fp, r1, #3
  408a2a:	44a3      	add	fp, r4
  408a2c:	f107 0010 	add.w	r0, r7, #16
  408a30:	4583      	cmp	fp, r0
  408a32:	da56      	bge.n	408ae2 <_realloc_r+0x26a>
  408a34:	f01e 0f01 	tst.w	lr, #1
  408a38:	f47f af4b 	bne.w	4088d2 <_realloc_r+0x5a>
  408a3c:	f855 1c08 	ldr.w	r1, [r5, #-8]
  408a40:	eba9 0a01 	sub.w	sl, r9, r1
  408a44:	f8da 1004 	ldr.w	r1, [sl, #4]
  408a48:	f021 0103 	bic.w	r1, r1, #3
  408a4c:	448b      	add	fp, r1
  408a4e:	4558      	cmp	r0, fp
  408a50:	dce2      	bgt.n	408a18 <_realloc_r+0x1a0>
  408a52:	4656      	mov	r6, sl
  408a54:	f8da 100c 	ldr.w	r1, [sl, #12]
  408a58:	f856 0f08 	ldr.w	r0, [r6, #8]!
  408a5c:	1f22      	subs	r2, r4, #4
  408a5e:	2a24      	cmp	r2, #36	; 0x24
  408a60:	60c1      	str	r1, [r0, #12]
  408a62:	6088      	str	r0, [r1, #8]
  408a64:	f200 808f 	bhi.w	408b86 <_realloc_r+0x30e>
  408a68:	2a13      	cmp	r2, #19
  408a6a:	f240 808a 	bls.w	408b82 <_realloc_r+0x30a>
  408a6e:	6829      	ldr	r1, [r5, #0]
  408a70:	f8ca 1008 	str.w	r1, [sl, #8]
  408a74:	6869      	ldr	r1, [r5, #4]
  408a76:	f8ca 100c 	str.w	r1, [sl, #12]
  408a7a:	2a1b      	cmp	r2, #27
  408a7c:	f200 808a 	bhi.w	408b94 <_realloc_r+0x31c>
  408a80:	3508      	adds	r5, #8
  408a82:	f10a 0210 	add.w	r2, sl, #16
  408a86:	6829      	ldr	r1, [r5, #0]
  408a88:	6011      	str	r1, [r2, #0]
  408a8a:	6869      	ldr	r1, [r5, #4]
  408a8c:	6051      	str	r1, [r2, #4]
  408a8e:	68a9      	ldr	r1, [r5, #8]
  408a90:	6091      	str	r1, [r2, #8]
  408a92:	eb0a 0107 	add.w	r1, sl, r7
  408a96:	ebab 0207 	sub.w	r2, fp, r7
  408a9a:	f042 0201 	orr.w	r2, r2, #1
  408a9e:	6099      	str	r1, [r3, #8]
  408aa0:	604a      	str	r2, [r1, #4]
  408aa2:	f8da 3004 	ldr.w	r3, [sl, #4]
  408aa6:	f003 0301 	and.w	r3, r3, #1
  408aaa:	431f      	orrs	r7, r3
  408aac:	4640      	mov	r0, r8
  408aae:	f8ca 7004 	str.w	r7, [sl, #4]
  408ab2:	f7ff fbe5 	bl	408280 <__malloc_unlock>
  408ab6:	e751      	b.n	40895c <_realloc_r+0xe4>
  408ab8:	682b      	ldr	r3, [r5, #0]
  408aba:	6003      	str	r3, [r0, #0]
  408abc:	686b      	ldr	r3, [r5, #4]
  408abe:	6043      	str	r3, [r0, #4]
  408ac0:	2a1b      	cmp	r2, #27
  408ac2:	d82d      	bhi.n	408b20 <_realloc_r+0x2a8>
  408ac4:	f100 0308 	add.w	r3, r0, #8
  408ac8:	f105 0208 	add.w	r2, r5, #8
  408acc:	e71b      	b.n	408906 <_realloc_r+0x8e>
  408ace:	4632      	mov	r2, r6
  408ad0:	6829      	ldr	r1, [r5, #0]
  408ad2:	6011      	str	r1, [r2, #0]
  408ad4:	6869      	ldr	r1, [r5, #4]
  408ad6:	6051      	str	r1, [r2, #4]
  408ad8:	68a9      	ldr	r1, [r5, #8]
  408ada:	6091      	str	r1, [r2, #8]
  408adc:	461c      	mov	r4, r3
  408ade:	46d1      	mov	r9, sl
  408ae0:	e72a      	b.n	408938 <_realloc_r+0xc0>
  408ae2:	eb09 0107 	add.w	r1, r9, r7
  408ae6:	ebab 0b07 	sub.w	fp, fp, r7
  408aea:	f04b 0201 	orr.w	r2, fp, #1
  408aee:	6099      	str	r1, [r3, #8]
  408af0:	604a      	str	r2, [r1, #4]
  408af2:	f855 3c04 	ldr.w	r3, [r5, #-4]
  408af6:	f003 0301 	and.w	r3, r3, #1
  408afa:	431f      	orrs	r7, r3
  408afc:	4640      	mov	r0, r8
  408afe:	f845 7c04 	str.w	r7, [r5, #-4]
  408b02:	f7ff fbbd 	bl	408280 <__malloc_unlock>
  408b06:	462e      	mov	r6, r5
  408b08:	e728      	b.n	40895c <_realloc_r+0xe4>
  408b0a:	4629      	mov	r1, r5
  408b0c:	f7ff fb52 	bl	4081b4 <memmove>
  408b10:	e6ff      	b.n	408912 <_realloc_r+0x9a>
  408b12:	4629      	mov	r1, r5
  408b14:	4630      	mov	r0, r6
  408b16:	461c      	mov	r4, r3
  408b18:	46d1      	mov	r9, sl
  408b1a:	f7ff fb4b 	bl	4081b4 <memmove>
  408b1e:	e70b      	b.n	408938 <_realloc_r+0xc0>
  408b20:	68ab      	ldr	r3, [r5, #8]
  408b22:	6083      	str	r3, [r0, #8]
  408b24:	68eb      	ldr	r3, [r5, #12]
  408b26:	60c3      	str	r3, [r0, #12]
  408b28:	2a24      	cmp	r2, #36	; 0x24
  408b2a:	d017      	beq.n	408b5c <_realloc_r+0x2e4>
  408b2c:	f100 0310 	add.w	r3, r0, #16
  408b30:	f105 0210 	add.w	r2, r5, #16
  408b34:	e6e7      	b.n	408906 <_realloc_r+0x8e>
  408b36:	f850 3c04 	ldr.w	r3, [r0, #-4]
  408b3a:	f023 0303 	bic.w	r3, r3, #3
  408b3e:	441c      	add	r4, r3
  408b40:	462e      	mov	r6, r5
  408b42:	e6f9      	b.n	408938 <_realloc_r+0xc0>
  408b44:	68a9      	ldr	r1, [r5, #8]
  408b46:	f8ca 1010 	str.w	r1, [sl, #16]
  408b4a:	68e9      	ldr	r1, [r5, #12]
  408b4c:	f8ca 1014 	str.w	r1, [sl, #20]
  408b50:	2a24      	cmp	r2, #36	; 0x24
  408b52:	d00c      	beq.n	408b6e <_realloc_r+0x2f6>
  408b54:	3510      	adds	r5, #16
  408b56:	f10a 0218 	add.w	r2, sl, #24
  408b5a:	e7b9      	b.n	408ad0 <_realloc_r+0x258>
  408b5c:	692b      	ldr	r3, [r5, #16]
  408b5e:	6103      	str	r3, [r0, #16]
  408b60:	696b      	ldr	r3, [r5, #20]
  408b62:	6143      	str	r3, [r0, #20]
  408b64:	f105 0218 	add.w	r2, r5, #24
  408b68:	f100 0318 	add.w	r3, r0, #24
  408b6c:	e6cb      	b.n	408906 <_realloc_r+0x8e>
  408b6e:	692a      	ldr	r2, [r5, #16]
  408b70:	f8ca 2018 	str.w	r2, [sl, #24]
  408b74:	696a      	ldr	r2, [r5, #20]
  408b76:	f8ca 201c 	str.w	r2, [sl, #28]
  408b7a:	3518      	adds	r5, #24
  408b7c:	f10a 0220 	add.w	r2, sl, #32
  408b80:	e7a6      	b.n	408ad0 <_realloc_r+0x258>
  408b82:	4632      	mov	r2, r6
  408b84:	e77f      	b.n	408a86 <_realloc_r+0x20e>
  408b86:	4629      	mov	r1, r5
  408b88:	4630      	mov	r0, r6
  408b8a:	9301      	str	r3, [sp, #4]
  408b8c:	f7ff fb12 	bl	4081b4 <memmove>
  408b90:	9b01      	ldr	r3, [sp, #4]
  408b92:	e77e      	b.n	408a92 <_realloc_r+0x21a>
  408b94:	68a9      	ldr	r1, [r5, #8]
  408b96:	f8ca 1010 	str.w	r1, [sl, #16]
  408b9a:	68e9      	ldr	r1, [r5, #12]
  408b9c:	f8ca 1014 	str.w	r1, [sl, #20]
  408ba0:	2a24      	cmp	r2, #36	; 0x24
  408ba2:	d003      	beq.n	408bac <_realloc_r+0x334>
  408ba4:	3510      	adds	r5, #16
  408ba6:	f10a 0218 	add.w	r2, sl, #24
  408baa:	e76c      	b.n	408a86 <_realloc_r+0x20e>
  408bac:	692a      	ldr	r2, [r5, #16]
  408bae:	f8ca 2018 	str.w	r2, [sl, #24]
  408bb2:	696a      	ldr	r2, [r5, #20]
  408bb4:	f8ca 201c 	str.w	r2, [sl, #28]
  408bb8:	3518      	adds	r5, #24
  408bba:	f10a 0220 	add.w	r2, sl, #32
  408bbe:	e762      	b.n	408a86 <_realloc_r+0x20e>
  408bc0:	204005a4 	.word	0x204005a4

00408bc4 <_sbrk_r>:
  408bc4:	b538      	push	{r3, r4, r5, lr}
  408bc6:	4c07      	ldr	r4, [pc, #28]	; (408be4 <_sbrk_r+0x20>)
  408bc8:	2300      	movs	r3, #0
  408bca:	4605      	mov	r5, r0
  408bcc:	4608      	mov	r0, r1
  408bce:	6023      	str	r3, [r4, #0]
  408bd0:	f7f9 fcae 	bl	402530 <_sbrk>
  408bd4:	1c43      	adds	r3, r0, #1
  408bd6:	d000      	beq.n	408bda <_sbrk_r+0x16>
  408bd8:	bd38      	pop	{r3, r4, r5, pc}
  408bda:	6823      	ldr	r3, [r4, #0]
  408bdc:	2b00      	cmp	r3, #0
  408bde:	d0fb      	beq.n	408bd8 <_sbrk_r+0x14>
  408be0:	602b      	str	r3, [r5, #0]
  408be2:	bd38      	pop	{r3, r4, r5, pc}
  408be4:	20400b6c 	.word	0x20400b6c

00408be8 <__sread>:
  408be8:	b510      	push	{r4, lr}
  408bea:	460c      	mov	r4, r1
  408bec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408bf0:	f000 fae8 	bl	4091c4 <_read_r>
  408bf4:	2800      	cmp	r0, #0
  408bf6:	db03      	blt.n	408c00 <__sread+0x18>
  408bf8:	6d23      	ldr	r3, [r4, #80]	; 0x50
  408bfa:	4403      	add	r3, r0
  408bfc:	6523      	str	r3, [r4, #80]	; 0x50
  408bfe:	bd10      	pop	{r4, pc}
  408c00:	89a3      	ldrh	r3, [r4, #12]
  408c02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
  408c06:	81a3      	strh	r3, [r4, #12]
  408c08:	bd10      	pop	{r4, pc}
  408c0a:	bf00      	nop

00408c0c <__swrite>:
  408c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  408c10:	4616      	mov	r6, r2
  408c12:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
  408c16:	461f      	mov	r7, r3
  408c18:	05d3      	lsls	r3, r2, #23
  408c1a:	460c      	mov	r4, r1
  408c1c:	4605      	mov	r5, r0
  408c1e:	d507      	bpl.n	408c30 <__swrite+0x24>
  408c20:	2200      	movs	r2, #0
  408c22:	2302      	movs	r3, #2
  408c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408c28:	f000 fab6 	bl	409198 <_lseek_r>
  408c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408c30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
  408c34:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
  408c38:	81a2      	strh	r2, [r4, #12]
  408c3a:	463b      	mov	r3, r7
  408c3c:	4632      	mov	r2, r6
  408c3e:	4628      	mov	r0, r5
  408c40:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
  408c44:	f000 b998 	b.w	408f78 <_write_r>

00408c48 <__sseek>:
  408c48:	b510      	push	{r4, lr}
  408c4a:	460c      	mov	r4, r1
  408c4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408c50:	f000 faa2 	bl	409198 <_lseek_r>
  408c54:	89a3      	ldrh	r3, [r4, #12]
  408c56:	1c42      	adds	r2, r0, #1
  408c58:	bf0e      	itee	eq
  408c5a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
  408c5e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
  408c62:	6520      	strne	r0, [r4, #80]	; 0x50
  408c64:	81a3      	strh	r3, [r4, #12]
  408c66:	bd10      	pop	{r4, pc}

00408c68 <__sclose>:
  408c68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
  408c6c:	f000 ba1c 	b.w	4090a8 <_close_r>
	...

00408c80 <strlen>:
  408c80:	f890 f000 	pld	[r0]
  408c84:	e96d 4502 	strd	r4, r5, [sp, #-8]!
  408c88:	f020 0107 	bic.w	r1, r0, #7
  408c8c:	f06f 0c00 	mvn.w	ip, #0
  408c90:	f010 0407 	ands.w	r4, r0, #7
  408c94:	f891 f020 	pld	[r1, #32]
  408c98:	f040 8049 	bne.w	408d2e <strlen+0xae>
  408c9c:	f04f 0400 	mov.w	r4, #0
  408ca0:	f06f 0007 	mvn.w	r0, #7
  408ca4:	e9d1 2300 	ldrd	r2, r3, [r1]
  408ca8:	f891 f040 	pld	[r1, #64]	; 0x40
  408cac:	f100 0008 	add.w	r0, r0, #8
  408cb0:	fa82 f24c 	uadd8	r2, r2, ip
  408cb4:	faa4 f28c 	sel	r2, r4, ip
  408cb8:	fa83 f34c 	uadd8	r3, r3, ip
  408cbc:	faa2 f38c 	sel	r3, r2, ip
  408cc0:	bb4b      	cbnz	r3, 408d16 <strlen+0x96>
  408cc2:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
  408cc6:	fa82 f24c 	uadd8	r2, r2, ip
  408cca:	f100 0008 	add.w	r0, r0, #8
  408cce:	faa4 f28c 	sel	r2, r4, ip
  408cd2:	fa83 f34c 	uadd8	r3, r3, ip
  408cd6:	faa2 f38c 	sel	r3, r2, ip
  408cda:	b9e3      	cbnz	r3, 408d16 <strlen+0x96>
  408cdc:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
  408ce0:	fa82 f24c 	uadd8	r2, r2, ip
  408ce4:	f100 0008 	add.w	r0, r0, #8
  408ce8:	faa4 f28c 	sel	r2, r4, ip
  408cec:	fa83 f34c 	uadd8	r3, r3, ip
  408cf0:	faa2 f38c 	sel	r3, r2, ip
  408cf4:	b97b      	cbnz	r3, 408d16 <strlen+0x96>
  408cf6:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
  408cfa:	f101 0120 	add.w	r1, r1, #32
  408cfe:	fa82 f24c 	uadd8	r2, r2, ip
  408d02:	f100 0008 	add.w	r0, r0, #8
  408d06:	faa4 f28c 	sel	r2, r4, ip
  408d0a:	fa83 f34c 	uadd8	r3, r3, ip
  408d0e:	faa2 f38c 	sel	r3, r2, ip
  408d12:	2b00      	cmp	r3, #0
  408d14:	d0c6      	beq.n	408ca4 <strlen+0x24>
  408d16:	2a00      	cmp	r2, #0
  408d18:	bf04      	itt	eq
  408d1a:	3004      	addeq	r0, #4
  408d1c:	461a      	moveq	r2, r3
  408d1e:	ba12      	rev	r2, r2
  408d20:	fab2 f282 	clz	r2, r2
  408d24:	e8fd 4502 	ldrd	r4, r5, [sp], #8
  408d28:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
  408d2c:	4770      	bx	lr
  408d2e:	e9d1 2300 	ldrd	r2, r3, [r1]
  408d32:	f004 0503 	and.w	r5, r4, #3
  408d36:	f1c4 0000 	rsb	r0, r4, #0
  408d3a:	ea4f 05c5 	mov.w	r5, r5, lsl #3
  408d3e:	f014 0f04 	tst.w	r4, #4
  408d42:	f891 f040 	pld	[r1, #64]	; 0x40
  408d46:	fa0c f505 	lsl.w	r5, ip, r5
  408d4a:	ea62 0205 	orn	r2, r2, r5
  408d4e:	bf1c      	itt	ne
  408d50:	ea63 0305 	ornne	r3, r3, r5
  408d54:	4662      	movne	r2, ip
  408d56:	f04f 0400 	mov.w	r4, #0
  408d5a:	e7a9      	b.n	408cb0 <strlen+0x30>

00408d5c <__ssprint_r>:
  408d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  408d60:	6893      	ldr	r3, [r2, #8]
  408d62:	b083      	sub	sp, #12
  408d64:	4690      	mov	r8, r2
  408d66:	2b00      	cmp	r3, #0
  408d68:	d070      	beq.n	408e4c <__ssprint_r+0xf0>
  408d6a:	4682      	mov	sl, r0
  408d6c:	460c      	mov	r4, r1
  408d6e:	6817      	ldr	r7, [r2, #0]
  408d70:	688d      	ldr	r5, [r1, #8]
  408d72:	6808      	ldr	r0, [r1, #0]
  408d74:	e042      	b.n	408dfc <__ssprint_r+0xa0>
  408d76:	89a3      	ldrh	r3, [r4, #12]
  408d78:	f413 6f90 	tst.w	r3, #1152	; 0x480
  408d7c:	d02e      	beq.n	408ddc <__ssprint_r+0x80>
  408d7e:	6965      	ldr	r5, [r4, #20]
  408d80:	6921      	ldr	r1, [r4, #16]
  408d82:	eb05 0545 	add.w	r5, r5, r5, lsl #1
  408d86:	eba0 0b01 	sub.w	fp, r0, r1
  408d8a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
  408d8e:	f10b 0001 	add.w	r0, fp, #1
  408d92:	106d      	asrs	r5, r5, #1
  408d94:	4430      	add	r0, r6
  408d96:	42a8      	cmp	r0, r5
  408d98:	462a      	mov	r2, r5
  408d9a:	bf84      	itt	hi
  408d9c:	4605      	movhi	r5, r0
  408d9e:	462a      	movhi	r2, r5
  408da0:	055b      	lsls	r3, r3, #21
  408da2:	d538      	bpl.n	408e16 <__ssprint_r+0xba>
  408da4:	4611      	mov	r1, r2
  408da6:	4650      	mov	r0, sl
  408da8:	f7fe fe50 	bl	407a4c <_malloc_r>
  408dac:	2800      	cmp	r0, #0
  408dae:	d03c      	beq.n	408e2a <__ssprint_r+0xce>
  408db0:	465a      	mov	r2, fp
  408db2:	6921      	ldr	r1, [r4, #16]
  408db4:	9001      	str	r0, [sp, #4]
  408db6:	f7ff f963 	bl	408080 <memcpy>
  408dba:	89a2      	ldrh	r2, [r4, #12]
  408dbc:	9b01      	ldr	r3, [sp, #4]
  408dbe:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
  408dc2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
  408dc6:	81a2      	strh	r2, [r4, #12]
  408dc8:	eba5 020b 	sub.w	r2, r5, fp
  408dcc:	eb03 000b 	add.w	r0, r3, fp
  408dd0:	6165      	str	r5, [r4, #20]
  408dd2:	6123      	str	r3, [r4, #16]
  408dd4:	6020      	str	r0, [r4, #0]
  408dd6:	60a2      	str	r2, [r4, #8]
  408dd8:	4635      	mov	r5, r6
  408dda:	46b3      	mov	fp, r6
  408ddc:	465a      	mov	r2, fp
  408dde:	4649      	mov	r1, r9
  408de0:	f7ff f9e8 	bl	4081b4 <memmove>
  408de4:	f8d8 3008 	ldr.w	r3, [r8, #8]
  408de8:	68a2      	ldr	r2, [r4, #8]
  408dea:	6820      	ldr	r0, [r4, #0]
  408dec:	1b55      	subs	r5, r2, r5
  408dee:	4458      	add	r0, fp
  408df0:	1b9e      	subs	r6, r3, r6
  408df2:	60a5      	str	r5, [r4, #8]
  408df4:	6020      	str	r0, [r4, #0]
  408df6:	f8c8 6008 	str.w	r6, [r8, #8]
  408dfa:	b33e      	cbz	r6, 408e4c <__ssprint_r+0xf0>
  408dfc:	687e      	ldr	r6, [r7, #4]
  408dfe:	463b      	mov	r3, r7
  408e00:	3708      	adds	r7, #8
  408e02:	2e00      	cmp	r6, #0
  408e04:	d0fa      	beq.n	408dfc <__ssprint_r+0xa0>
  408e06:	42ae      	cmp	r6, r5
  408e08:	f8d3 9000 	ldr.w	r9, [r3]
  408e0c:	46ab      	mov	fp, r5
  408e0e:	d2b2      	bcs.n	408d76 <__ssprint_r+0x1a>
  408e10:	4635      	mov	r5, r6
  408e12:	46b3      	mov	fp, r6
  408e14:	e7e2      	b.n	408ddc <__ssprint_r+0x80>
  408e16:	4650      	mov	r0, sl
  408e18:	f7ff fd2e 	bl	408878 <_realloc_r>
  408e1c:	4603      	mov	r3, r0
  408e1e:	2800      	cmp	r0, #0
  408e20:	d1d2      	bne.n	408dc8 <__ssprint_r+0x6c>
  408e22:	6921      	ldr	r1, [r4, #16]
  408e24:	4650      	mov	r0, sl
  408e26:	f7fe faf3 	bl	407410 <_free_r>
  408e2a:	230c      	movs	r3, #12
  408e2c:	f8ca 3000 	str.w	r3, [sl]
  408e30:	89a3      	ldrh	r3, [r4, #12]
  408e32:	2200      	movs	r2, #0
  408e34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
  408e38:	f04f 30ff 	mov.w	r0, #4294967295
  408e3c:	81a3      	strh	r3, [r4, #12]
  408e3e:	f8c8 2008 	str.w	r2, [r8, #8]
  408e42:	f8c8 2004 	str.w	r2, [r8, #4]
  408e46:	b003      	add	sp, #12
  408e48:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
  408e4c:	2000      	movs	r0, #0
  408e4e:	f8c8 0004 	str.w	r0, [r8, #4]
  408e52:	b003      	add	sp, #12
  408e54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00408e58 <__swbuf_r>:
  408e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  408e5a:	460d      	mov	r5, r1
  408e5c:	4614      	mov	r4, r2
  408e5e:	4606      	mov	r6, r0
  408e60:	b110      	cbz	r0, 408e68 <__swbuf_r+0x10>
  408e62:	6b83      	ldr	r3, [r0, #56]	; 0x38
  408e64:	2b00      	cmp	r3, #0
  408e66:	d04b      	beq.n	408f00 <__swbuf_r+0xa8>
  408e68:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408e6c:	69a3      	ldr	r3, [r4, #24]
  408e6e:	60a3      	str	r3, [r4, #8]
  408e70:	b291      	uxth	r1, r2
  408e72:	0708      	lsls	r0, r1, #28
  408e74:	d539      	bpl.n	408eea <__swbuf_r+0x92>
  408e76:	6923      	ldr	r3, [r4, #16]
  408e78:	2b00      	cmp	r3, #0
  408e7a:	d036      	beq.n	408eea <__swbuf_r+0x92>
  408e7c:	b2ed      	uxtb	r5, r5
  408e7e:	0489      	lsls	r1, r1, #18
  408e80:	462f      	mov	r7, r5
  408e82:	d515      	bpl.n	408eb0 <__swbuf_r+0x58>
  408e84:	6822      	ldr	r2, [r4, #0]
  408e86:	6961      	ldr	r1, [r4, #20]
  408e88:	1ad3      	subs	r3, r2, r3
  408e8a:	428b      	cmp	r3, r1
  408e8c:	da1c      	bge.n	408ec8 <__swbuf_r+0x70>
  408e8e:	3301      	adds	r3, #1
  408e90:	68a1      	ldr	r1, [r4, #8]
  408e92:	1c50      	adds	r0, r2, #1
  408e94:	3901      	subs	r1, #1
  408e96:	60a1      	str	r1, [r4, #8]
  408e98:	6020      	str	r0, [r4, #0]
  408e9a:	7015      	strb	r5, [r2, #0]
  408e9c:	6962      	ldr	r2, [r4, #20]
  408e9e:	429a      	cmp	r2, r3
  408ea0:	d01a      	beq.n	408ed8 <__swbuf_r+0x80>
  408ea2:	89a3      	ldrh	r3, [r4, #12]
  408ea4:	07db      	lsls	r3, r3, #31
  408ea6:	d501      	bpl.n	408eac <__swbuf_r+0x54>
  408ea8:	2d0a      	cmp	r5, #10
  408eaa:	d015      	beq.n	408ed8 <__swbuf_r+0x80>
  408eac:	4638      	mov	r0, r7
  408eae:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  408eb0:	6e61      	ldr	r1, [r4, #100]	; 0x64
  408eb2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
  408eb6:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
  408eba:	81a2      	strh	r2, [r4, #12]
  408ebc:	6822      	ldr	r2, [r4, #0]
  408ebe:	6661      	str	r1, [r4, #100]	; 0x64
  408ec0:	6961      	ldr	r1, [r4, #20]
  408ec2:	1ad3      	subs	r3, r2, r3
  408ec4:	428b      	cmp	r3, r1
  408ec6:	dbe2      	blt.n	408e8e <__swbuf_r+0x36>
  408ec8:	4621      	mov	r1, r4
  408eca:	4630      	mov	r0, r6
  408ecc:	f7fe f936 	bl	40713c <_fflush_r>
  408ed0:	b940      	cbnz	r0, 408ee4 <__swbuf_r+0x8c>
  408ed2:	6822      	ldr	r2, [r4, #0]
  408ed4:	2301      	movs	r3, #1
  408ed6:	e7db      	b.n	408e90 <__swbuf_r+0x38>
  408ed8:	4621      	mov	r1, r4
  408eda:	4630      	mov	r0, r6
  408edc:	f7fe f92e 	bl	40713c <_fflush_r>
  408ee0:	2800      	cmp	r0, #0
  408ee2:	d0e3      	beq.n	408eac <__swbuf_r+0x54>
  408ee4:	f04f 37ff 	mov.w	r7, #4294967295
  408ee8:	e7e0      	b.n	408eac <__swbuf_r+0x54>
  408eea:	4621      	mov	r1, r4
  408eec:	4630      	mov	r0, r6
  408eee:	f7fd f851 	bl	405f94 <__swsetup_r>
  408ef2:	2800      	cmp	r0, #0
  408ef4:	d1f6      	bne.n	408ee4 <__swbuf_r+0x8c>
  408ef6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
  408efa:	6923      	ldr	r3, [r4, #16]
  408efc:	b291      	uxth	r1, r2
  408efe:	e7bd      	b.n	408e7c <__swbuf_r+0x24>
  408f00:	f7fe f9b0 	bl	407264 <__sinit>
  408f04:	e7b0      	b.n	408e68 <__swbuf_r+0x10>
  408f06:	bf00      	nop

00408f08 <_wcrtomb_r>:
  408f08:	b5f0      	push	{r4, r5, r6, r7, lr}
  408f0a:	4606      	mov	r6, r0
  408f0c:	b085      	sub	sp, #20
  408f0e:	461f      	mov	r7, r3
  408f10:	b189      	cbz	r1, 408f36 <_wcrtomb_r+0x2e>
  408f12:	4c10      	ldr	r4, [pc, #64]	; (408f54 <_wcrtomb_r+0x4c>)
  408f14:	4d10      	ldr	r5, [pc, #64]	; (408f58 <_wcrtomb_r+0x50>)
  408f16:	6824      	ldr	r4, [r4, #0]
  408f18:	6b64      	ldr	r4, [r4, #52]	; 0x34
  408f1a:	2c00      	cmp	r4, #0
  408f1c:	bf08      	it	eq
  408f1e:	462c      	moveq	r4, r5
  408f20:	f8d4 40e0 	ldr.w	r4, [r4, #224]	; 0xe0
  408f24:	47a0      	blx	r4
  408f26:	1c43      	adds	r3, r0, #1
  408f28:	d103      	bne.n	408f32 <_wcrtomb_r+0x2a>
  408f2a:	2200      	movs	r2, #0
  408f2c:	238a      	movs	r3, #138	; 0x8a
  408f2e:	603a      	str	r2, [r7, #0]
  408f30:	6033      	str	r3, [r6, #0]
  408f32:	b005      	add	sp, #20
  408f34:	bdf0      	pop	{r4, r5, r6, r7, pc}
  408f36:	460c      	mov	r4, r1
  408f38:	4906      	ldr	r1, [pc, #24]	; (408f54 <_wcrtomb_r+0x4c>)
  408f3a:	4a07      	ldr	r2, [pc, #28]	; (408f58 <_wcrtomb_r+0x50>)
  408f3c:	6809      	ldr	r1, [r1, #0]
  408f3e:	6b49      	ldr	r1, [r1, #52]	; 0x34
  408f40:	2900      	cmp	r1, #0
  408f42:	bf08      	it	eq
  408f44:	4611      	moveq	r1, r2
  408f46:	4622      	mov	r2, r4
  408f48:	f8d1 40e0 	ldr.w	r4, [r1, #224]	; 0xe0
  408f4c:	a901      	add	r1, sp, #4
  408f4e:	47a0      	blx	r4
  408f50:	e7e9      	b.n	408f26 <_wcrtomb_r+0x1e>
  408f52:	bf00      	nop
  408f54:	2040000c 	.word	0x2040000c
  408f58:	20400438 	.word	0x20400438

00408f5c <__ascii_wctomb>:
  408f5c:	b121      	cbz	r1, 408f68 <__ascii_wctomb+0xc>
  408f5e:	2aff      	cmp	r2, #255	; 0xff
  408f60:	d804      	bhi.n	408f6c <__ascii_wctomb+0x10>
  408f62:	700a      	strb	r2, [r1, #0]
  408f64:	2001      	movs	r0, #1
  408f66:	4770      	bx	lr
  408f68:	4608      	mov	r0, r1
  408f6a:	4770      	bx	lr
  408f6c:	238a      	movs	r3, #138	; 0x8a
  408f6e:	6003      	str	r3, [r0, #0]
  408f70:	f04f 30ff 	mov.w	r0, #4294967295
  408f74:	4770      	bx	lr
  408f76:	bf00      	nop

00408f78 <_write_r>:
  408f78:	b570      	push	{r4, r5, r6, lr}
  408f7a:	460d      	mov	r5, r1
  408f7c:	4c08      	ldr	r4, [pc, #32]	; (408fa0 <_write_r+0x28>)
  408f7e:	4611      	mov	r1, r2
  408f80:	4606      	mov	r6, r0
  408f82:	461a      	mov	r2, r3
  408f84:	4628      	mov	r0, r5
  408f86:	2300      	movs	r3, #0
  408f88:	6023      	str	r3, [r4, #0]
  408f8a:	f7f7 fdd1 	bl	400b30 <_write>
  408f8e:	1c43      	adds	r3, r0, #1
  408f90:	d000      	beq.n	408f94 <_write_r+0x1c>
  408f92:	bd70      	pop	{r4, r5, r6, pc}
  408f94:	6823      	ldr	r3, [r4, #0]
  408f96:	2b00      	cmp	r3, #0
  408f98:	d0fb      	beq.n	408f92 <_write_r+0x1a>
  408f9a:	6033      	str	r3, [r6, #0]
  408f9c:	bd70      	pop	{r4, r5, r6, pc}
  408f9e:	bf00      	nop
  408fa0:	20400b6c 	.word	0x20400b6c

00408fa4 <__register_exitproc>:
  408fa4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  408fa8:	4c25      	ldr	r4, [pc, #148]	; (409040 <__register_exitproc+0x9c>)
  408faa:	6825      	ldr	r5, [r4, #0]
  408fac:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
  408fb0:	4606      	mov	r6, r0
  408fb2:	4688      	mov	r8, r1
  408fb4:	4692      	mov	sl, r2
  408fb6:	4699      	mov	r9, r3
  408fb8:	b3c4      	cbz	r4, 40902c <__register_exitproc+0x88>
  408fba:	6860      	ldr	r0, [r4, #4]
  408fbc:	281f      	cmp	r0, #31
  408fbe:	dc17      	bgt.n	408ff0 <__register_exitproc+0x4c>
  408fc0:	1c43      	adds	r3, r0, #1
  408fc2:	b176      	cbz	r6, 408fe2 <__register_exitproc+0x3e>
  408fc4:	eb04 0580 	add.w	r5, r4, r0, lsl #2
  408fc8:	2201      	movs	r2, #1
  408fca:	f8c5 a088 	str.w	sl, [r5, #136]	; 0x88
  408fce:	f8d4 1188 	ldr.w	r1, [r4, #392]	; 0x188
  408fd2:	4082      	lsls	r2, r0
  408fd4:	4311      	orrs	r1, r2
  408fd6:	2e02      	cmp	r6, #2
  408fd8:	f8c4 1188 	str.w	r1, [r4, #392]	; 0x188
  408fdc:	f8c5 9108 	str.w	r9, [r5, #264]	; 0x108
  408fe0:	d01e      	beq.n	409020 <__register_exitproc+0x7c>
  408fe2:	3002      	adds	r0, #2
  408fe4:	6063      	str	r3, [r4, #4]
  408fe6:	f844 8020 	str.w	r8, [r4, r0, lsl #2]
  408fea:	2000      	movs	r0, #0
  408fec:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  408ff0:	4b14      	ldr	r3, [pc, #80]	; (409044 <__register_exitproc+0xa0>)
  408ff2:	b303      	cbz	r3, 409036 <__register_exitproc+0x92>
  408ff4:	f44f 70c8 	mov.w	r0, #400	; 0x190
  408ff8:	f7fe fd20 	bl	407a3c <malloc>
  408ffc:	4604      	mov	r4, r0
  408ffe:	b1d0      	cbz	r0, 409036 <__register_exitproc+0x92>
  409000:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
  409004:	2700      	movs	r7, #0
  409006:	e880 0088 	stmia.w	r0, {r3, r7}
  40900a:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  40900e:	4638      	mov	r0, r7
  409010:	2301      	movs	r3, #1
  409012:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
  409016:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
  40901a:	2e00      	cmp	r6, #0
  40901c:	d0e1      	beq.n	408fe2 <__register_exitproc+0x3e>
  40901e:	e7d1      	b.n	408fc4 <__register_exitproc+0x20>
  409020:	f8d4 118c 	ldr.w	r1, [r4, #396]	; 0x18c
  409024:	430a      	orrs	r2, r1
  409026:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
  40902a:	e7da      	b.n	408fe2 <__register_exitproc+0x3e>
  40902c:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
  409030:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
  409034:	e7c1      	b.n	408fba <__register_exitproc+0x16>
  409036:	f04f 30ff 	mov.w	r0, #4294967295
  40903a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  40903e:	bf00      	nop
  409040:	00409610 	.word	0x00409610
  409044:	00407a3d 	.word	0x00407a3d

00409048 <_calloc_r>:
  409048:	b510      	push	{r4, lr}
  40904a:	fb02 f101 	mul.w	r1, r2, r1
  40904e:	f7fe fcfd 	bl	407a4c <_malloc_r>
  409052:	4604      	mov	r4, r0
  409054:	b1d8      	cbz	r0, 40908e <_calloc_r+0x46>
  409056:	f850 2c04 	ldr.w	r2, [r0, #-4]
  40905a:	f022 0203 	bic.w	r2, r2, #3
  40905e:	3a04      	subs	r2, #4
  409060:	2a24      	cmp	r2, #36	; 0x24
  409062:	d818      	bhi.n	409096 <_calloc_r+0x4e>
  409064:	2a13      	cmp	r2, #19
  409066:	d914      	bls.n	409092 <_calloc_r+0x4a>
  409068:	2300      	movs	r3, #0
  40906a:	2a1b      	cmp	r2, #27
  40906c:	6003      	str	r3, [r0, #0]
  40906e:	6043      	str	r3, [r0, #4]
  409070:	d916      	bls.n	4090a0 <_calloc_r+0x58>
  409072:	2a24      	cmp	r2, #36	; 0x24
  409074:	6083      	str	r3, [r0, #8]
  409076:	60c3      	str	r3, [r0, #12]
  409078:	bf11      	iteee	ne
  40907a:	f100 0210 	addne.w	r2, r0, #16
  40907e:	6103      	streq	r3, [r0, #16]
  409080:	6143      	streq	r3, [r0, #20]
  409082:	f100 0218 	addeq.w	r2, r0, #24
  409086:	2300      	movs	r3, #0
  409088:	6013      	str	r3, [r2, #0]
  40908a:	6053      	str	r3, [r2, #4]
  40908c:	6093      	str	r3, [r2, #8]
  40908e:	4620      	mov	r0, r4
  409090:	bd10      	pop	{r4, pc}
  409092:	4602      	mov	r2, r0
  409094:	e7f7      	b.n	409086 <_calloc_r+0x3e>
  409096:	2100      	movs	r1, #0
  409098:	f7fa fdbe 	bl	403c18 <memset>
  40909c:	4620      	mov	r0, r4
  40909e:	bd10      	pop	{r4, pc}
  4090a0:	f100 0208 	add.w	r2, r0, #8
  4090a4:	e7ef      	b.n	409086 <_calloc_r+0x3e>
  4090a6:	bf00      	nop

004090a8 <_close_r>:
  4090a8:	b538      	push	{r3, r4, r5, lr}
  4090aa:	4c07      	ldr	r4, [pc, #28]	; (4090c8 <_close_r+0x20>)
  4090ac:	2300      	movs	r3, #0
  4090ae:	4605      	mov	r5, r0
  4090b0:	4608      	mov	r0, r1
  4090b2:	6023      	str	r3, [r4, #0]
  4090b4:	f7f9 fa68 	bl	402588 <_close>
  4090b8:	1c43      	adds	r3, r0, #1
  4090ba:	d000      	beq.n	4090be <_close_r+0x16>
  4090bc:	bd38      	pop	{r3, r4, r5, pc}
  4090be:	6823      	ldr	r3, [r4, #0]
  4090c0:	2b00      	cmp	r3, #0
  4090c2:	d0fb      	beq.n	4090bc <_close_r+0x14>
  4090c4:	602b      	str	r3, [r5, #0]
  4090c6:	bd38      	pop	{r3, r4, r5, pc}
  4090c8:	20400b6c 	.word	0x20400b6c

004090cc <_fclose_r>:
  4090cc:	b570      	push	{r4, r5, r6, lr}
  4090ce:	b139      	cbz	r1, 4090e0 <_fclose_r+0x14>
  4090d0:	4605      	mov	r5, r0
  4090d2:	460c      	mov	r4, r1
  4090d4:	b108      	cbz	r0, 4090da <_fclose_r+0xe>
  4090d6:	6b83      	ldr	r3, [r0, #56]	; 0x38
  4090d8:	b383      	cbz	r3, 40913c <_fclose_r+0x70>
  4090da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
  4090de:	b913      	cbnz	r3, 4090e6 <_fclose_r+0x1a>
  4090e0:	2600      	movs	r6, #0
  4090e2:	4630      	mov	r0, r6
  4090e4:	bd70      	pop	{r4, r5, r6, pc}
  4090e6:	4621      	mov	r1, r4
  4090e8:	4628      	mov	r0, r5
  4090ea:	f7fd ff87 	bl	406ffc <__sflush_r>
  4090ee:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
  4090f0:	4606      	mov	r6, r0
  4090f2:	b133      	cbz	r3, 409102 <_fclose_r+0x36>
  4090f4:	69e1      	ldr	r1, [r4, #28]
  4090f6:	4628      	mov	r0, r5
  4090f8:	4798      	blx	r3
  4090fa:	2800      	cmp	r0, #0
  4090fc:	bfb8      	it	lt
  4090fe:	f04f 36ff 	movlt.w	r6, #4294967295
  409102:	89a3      	ldrh	r3, [r4, #12]
  409104:	061b      	lsls	r3, r3, #24
  409106:	d41c      	bmi.n	409142 <_fclose_r+0x76>
  409108:	6b21      	ldr	r1, [r4, #48]	; 0x30
  40910a:	b141      	cbz	r1, 40911e <_fclose_r+0x52>
  40910c:	f104 0340 	add.w	r3, r4, #64	; 0x40
  409110:	4299      	cmp	r1, r3
  409112:	d002      	beq.n	40911a <_fclose_r+0x4e>
  409114:	4628      	mov	r0, r5
  409116:	f7fe f97b 	bl	407410 <_free_r>
  40911a:	2300      	movs	r3, #0
  40911c:	6323      	str	r3, [r4, #48]	; 0x30
  40911e:	6c61      	ldr	r1, [r4, #68]	; 0x44
  409120:	b121      	cbz	r1, 40912c <_fclose_r+0x60>
  409122:	4628      	mov	r0, r5
  409124:	f7fe f974 	bl	407410 <_free_r>
  409128:	2300      	movs	r3, #0
  40912a:	6463      	str	r3, [r4, #68]	; 0x44
  40912c:	f7fe f8a0 	bl	407270 <__sfp_lock_acquire>
  409130:	2300      	movs	r3, #0
  409132:	81a3      	strh	r3, [r4, #12]
  409134:	f7fe f89e 	bl	407274 <__sfp_lock_release>
  409138:	4630      	mov	r0, r6
  40913a:	bd70      	pop	{r4, r5, r6, pc}
  40913c:	f7fe f892 	bl	407264 <__sinit>
  409140:	e7cb      	b.n	4090da <_fclose_r+0xe>
  409142:	6921      	ldr	r1, [r4, #16]
  409144:	4628      	mov	r0, r5
  409146:	f7fe f963 	bl	407410 <_free_r>
  40914a:	e7dd      	b.n	409108 <_fclose_r+0x3c>

0040914c <_fstat_r>:
  40914c:	b538      	push	{r3, r4, r5, lr}
  40914e:	460b      	mov	r3, r1
  409150:	4c07      	ldr	r4, [pc, #28]	; (409170 <_fstat_r+0x24>)
  409152:	4605      	mov	r5, r0
  409154:	4611      	mov	r1, r2
  409156:	4618      	mov	r0, r3
  409158:	2300      	movs	r3, #0
  40915a:	6023      	str	r3, [r4, #0]
  40915c:	f7f9 fa20 	bl	4025a0 <_fstat>
  409160:	1c43      	adds	r3, r0, #1
  409162:	d000      	beq.n	409166 <_fstat_r+0x1a>
  409164:	bd38      	pop	{r3, r4, r5, pc}
  409166:	6823      	ldr	r3, [r4, #0]
  409168:	2b00      	cmp	r3, #0
  40916a:	d0fb      	beq.n	409164 <_fstat_r+0x18>
  40916c:	602b      	str	r3, [r5, #0]
  40916e:	bd38      	pop	{r3, r4, r5, pc}
  409170:	20400b6c 	.word	0x20400b6c

00409174 <_isatty_r>:
  409174:	b538      	push	{r3, r4, r5, lr}
  409176:	4c07      	ldr	r4, [pc, #28]	; (409194 <_isatty_r+0x20>)
  409178:	2300      	movs	r3, #0
  40917a:	4605      	mov	r5, r0
  40917c:	4608      	mov	r0, r1
  40917e:	6023      	str	r3, [r4, #0]
  409180:	f7f9 fa1e 	bl	4025c0 <_isatty>
  409184:	1c43      	adds	r3, r0, #1
  409186:	d000      	beq.n	40918a <_isatty_r+0x16>
  409188:	bd38      	pop	{r3, r4, r5, pc}
  40918a:	6823      	ldr	r3, [r4, #0]
  40918c:	2b00      	cmp	r3, #0
  40918e:	d0fb      	beq.n	409188 <_isatty_r+0x14>
  409190:	602b      	str	r3, [r5, #0]
  409192:	bd38      	pop	{r3, r4, r5, pc}
  409194:	20400b6c 	.word	0x20400b6c

00409198 <_lseek_r>:
  409198:	b570      	push	{r4, r5, r6, lr}
  40919a:	460d      	mov	r5, r1
  40919c:	4c08      	ldr	r4, [pc, #32]	; (4091c0 <_lseek_r+0x28>)
  40919e:	4611      	mov	r1, r2
  4091a0:	4606      	mov	r6, r0
  4091a2:	461a      	mov	r2, r3
  4091a4:	4628      	mov	r0, r5
  4091a6:	2300      	movs	r3, #0
  4091a8:	6023      	str	r3, [r4, #0]
  4091aa:	f7f9 fa14 	bl	4025d6 <_lseek>
  4091ae:	1c43      	adds	r3, r0, #1
  4091b0:	d000      	beq.n	4091b4 <_lseek_r+0x1c>
  4091b2:	bd70      	pop	{r4, r5, r6, pc}
  4091b4:	6823      	ldr	r3, [r4, #0]
  4091b6:	2b00      	cmp	r3, #0
  4091b8:	d0fb      	beq.n	4091b2 <_lseek_r+0x1a>
  4091ba:	6033      	str	r3, [r6, #0]
  4091bc:	bd70      	pop	{r4, r5, r6, pc}
  4091be:	bf00      	nop
  4091c0:	20400b6c 	.word	0x20400b6c

004091c4 <_read_r>:
  4091c4:	b570      	push	{r4, r5, r6, lr}
  4091c6:	460d      	mov	r5, r1
  4091c8:	4c08      	ldr	r4, [pc, #32]	; (4091ec <_read_r+0x28>)
  4091ca:	4611      	mov	r1, r2
  4091cc:	4606      	mov	r6, r0
  4091ce:	461a      	mov	r2, r3
  4091d0:	4628      	mov	r0, r5
  4091d2:	2300      	movs	r3, #0
  4091d4:	6023      	str	r3, [r4, #0]
  4091d6:	f7f7 fc81 	bl	400adc <_read>
  4091da:	1c43      	adds	r3, r0, #1
  4091dc:	d000      	beq.n	4091e0 <_read_r+0x1c>
  4091de:	bd70      	pop	{r4, r5, r6, pc}
  4091e0:	6823      	ldr	r3, [r4, #0]
  4091e2:	2b00      	cmp	r3, #0
  4091e4:	d0fb      	beq.n	4091de <_read_r+0x1a>
  4091e6:	6033      	str	r3, [r6, #0]
  4091e8:	bd70      	pop	{r4, r5, r6, pc}
  4091ea:	bf00      	nop
  4091ec:	20400b6c 	.word	0x20400b6c

004091f0 <__aeabi_d2iz>:
  4091f0:	ea4f 0241 	mov.w	r2, r1, lsl #1
  4091f4:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
  4091f8:	d215      	bcs.n	409226 <__aeabi_d2iz+0x36>
  4091fa:	d511      	bpl.n	409220 <__aeabi_d2iz+0x30>
  4091fc:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
  409200:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
  409204:	d912      	bls.n	40922c <__aeabi_d2iz+0x3c>
  409206:	ea4f 23c1 	mov.w	r3, r1, lsl #11
  40920a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
  40920e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
  409212:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
  409216:	fa23 f002 	lsr.w	r0, r3, r2
  40921a:	bf18      	it	ne
  40921c:	4240      	negne	r0, r0
  40921e:	4770      	bx	lr
  409220:	f04f 0000 	mov.w	r0, #0
  409224:	4770      	bx	lr
  409226:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
  40922a:	d105      	bne.n	409238 <__aeabi_d2iz+0x48>
  40922c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
  409230:	bf08      	it	eq
  409232:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
  409236:	4770      	bx	lr
  409238:	f04f 0000 	mov.w	r0, #0
  40923c:	4770      	bx	lr
  40923e:	bf00      	nop

00409240 <__aeabi_uldivmod>:
  409240:	b953      	cbnz	r3, 409258 <__aeabi_uldivmod+0x18>
  409242:	b94a      	cbnz	r2, 409258 <__aeabi_uldivmod+0x18>
  409244:	2900      	cmp	r1, #0
  409246:	bf08      	it	eq
  409248:	2800      	cmpeq	r0, #0
  40924a:	bf1c      	itt	ne
  40924c:	f04f 31ff 	movne.w	r1, #4294967295
  409250:	f04f 30ff 	movne.w	r0, #4294967295
  409254:	f000 b97a 	b.w	40954c <__aeabi_idiv0>
  409258:	f1ad 0c08 	sub.w	ip, sp, #8
  40925c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
  409260:	f000 f806 	bl	409270 <__udivmoddi4>
  409264:	f8dd e004 	ldr.w	lr, [sp, #4]
  409268:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
  40926c:	b004      	add	sp, #16
  40926e:	4770      	bx	lr

00409270 <__udivmoddi4>:
  409270:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  409274:	468c      	mov	ip, r1
  409276:	460d      	mov	r5, r1
  409278:	4604      	mov	r4, r0
  40927a:	9e08      	ldr	r6, [sp, #32]
  40927c:	2b00      	cmp	r3, #0
  40927e:	d151      	bne.n	409324 <__udivmoddi4+0xb4>
  409280:	428a      	cmp	r2, r1
  409282:	4617      	mov	r7, r2
  409284:	d96d      	bls.n	409362 <__udivmoddi4+0xf2>
  409286:	fab2 fe82 	clz	lr, r2
  40928a:	f1be 0f00 	cmp.w	lr, #0
  40928e:	d00b      	beq.n	4092a8 <__udivmoddi4+0x38>
  409290:	f1ce 0c20 	rsb	ip, lr, #32
  409294:	fa01 f50e 	lsl.w	r5, r1, lr
  409298:	fa20 fc0c 	lsr.w	ip, r0, ip
  40929c:	fa02 f70e 	lsl.w	r7, r2, lr
  4092a0:	ea4c 0c05 	orr.w	ip, ip, r5
  4092a4:	fa00 f40e 	lsl.w	r4, r0, lr
  4092a8:	ea4f 4a17 	mov.w	sl, r7, lsr #16
  4092ac:	0c25      	lsrs	r5, r4, #16
  4092ae:	fbbc f8fa 	udiv	r8, ip, sl
  4092b2:	fa1f f987 	uxth.w	r9, r7
  4092b6:	fb0a cc18 	mls	ip, sl, r8, ip
  4092ba:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
  4092be:	fb08 f309 	mul.w	r3, r8, r9
  4092c2:	42ab      	cmp	r3, r5
  4092c4:	d90a      	bls.n	4092dc <__udivmoddi4+0x6c>
  4092c6:	19ed      	adds	r5, r5, r7
  4092c8:	f108 32ff 	add.w	r2, r8, #4294967295
  4092cc:	f080 8123 	bcs.w	409516 <__udivmoddi4+0x2a6>
  4092d0:	42ab      	cmp	r3, r5
  4092d2:	f240 8120 	bls.w	409516 <__udivmoddi4+0x2a6>
  4092d6:	f1a8 0802 	sub.w	r8, r8, #2
  4092da:	443d      	add	r5, r7
  4092dc:	1aed      	subs	r5, r5, r3
  4092de:	b2a4      	uxth	r4, r4
  4092e0:	fbb5 f0fa 	udiv	r0, r5, sl
  4092e4:	fb0a 5510 	mls	r5, sl, r0, r5
  4092e8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
  4092ec:	fb00 f909 	mul.w	r9, r0, r9
  4092f0:	45a1      	cmp	r9, r4
  4092f2:	d909      	bls.n	409308 <__udivmoddi4+0x98>
  4092f4:	19e4      	adds	r4, r4, r7
  4092f6:	f100 33ff 	add.w	r3, r0, #4294967295
  4092fa:	f080 810a 	bcs.w	409512 <__udivmoddi4+0x2a2>
  4092fe:	45a1      	cmp	r9, r4
  409300:	f240 8107 	bls.w	409512 <__udivmoddi4+0x2a2>
  409304:	3802      	subs	r0, #2
  409306:	443c      	add	r4, r7
  409308:	eba4 0409 	sub.w	r4, r4, r9
  40930c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  409310:	2100      	movs	r1, #0
  409312:	2e00      	cmp	r6, #0
  409314:	d061      	beq.n	4093da <__udivmoddi4+0x16a>
  409316:	fa24 f40e 	lsr.w	r4, r4, lr
  40931a:	2300      	movs	r3, #0
  40931c:	6034      	str	r4, [r6, #0]
  40931e:	6073      	str	r3, [r6, #4]
  409320:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409324:	428b      	cmp	r3, r1
  409326:	d907      	bls.n	409338 <__udivmoddi4+0xc8>
  409328:	2e00      	cmp	r6, #0
  40932a:	d054      	beq.n	4093d6 <__udivmoddi4+0x166>
  40932c:	2100      	movs	r1, #0
  40932e:	e886 0021 	stmia.w	r6, {r0, r5}
  409332:	4608      	mov	r0, r1
  409334:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409338:	fab3 f183 	clz	r1, r3
  40933c:	2900      	cmp	r1, #0
  40933e:	f040 808e 	bne.w	40945e <__udivmoddi4+0x1ee>
  409342:	42ab      	cmp	r3, r5
  409344:	d302      	bcc.n	40934c <__udivmoddi4+0xdc>
  409346:	4282      	cmp	r2, r0
  409348:	f200 80fa 	bhi.w	409540 <__udivmoddi4+0x2d0>
  40934c:	1a84      	subs	r4, r0, r2
  40934e:	eb65 0503 	sbc.w	r5, r5, r3
  409352:	2001      	movs	r0, #1
  409354:	46ac      	mov	ip, r5
  409356:	2e00      	cmp	r6, #0
  409358:	d03f      	beq.n	4093da <__udivmoddi4+0x16a>
  40935a:	e886 1010 	stmia.w	r6, {r4, ip}
  40935e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409362:	b912      	cbnz	r2, 40936a <__udivmoddi4+0xfa>
  409364:	2701      	movs	r7, #1
  409366:	fbb7 f7f2 	udiv	r7, r7, r2
  40936a:	fab7 fe87 	clz	lr, r7
  40936e:	f1be 0f00 	cmp.w	lr, #0
  409372:	d134      	bne.n	4093de <__udivmoddi4+0x16e>
  409374:	1beb      	subs	r3, r5, r7
  409376:	0c3a      	lsrs	r2, r7, #16
  409378:	fa1f fc87 	uxth.w	ip, r7
  40937c:	2101      	movs	r1, #1
  40937e:	fbb3 f8f2 	udiv	r8, r3, r2
  409382:	0c25      	lsrs	r5, r4, #16
  409384:	fb02 3318 	mls	r3, r2, r8, r3
  409388:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40938c:	fb0c f308 	mul.w	r3, ip, r8
  409390:	42ab      	cmp	r3, r5
  409392:	d907      	bls.n	4093a4 <__udivmoddi4+0x134>
  409394:	19ed      	adds	r5, r5, r7
  409396:	f108 30ff 	add.w	r0, r8, #4294967295
  40939a:	d202      	bcs.n	4093a2 <__udivmoddi4+0x132>
  40939c:	42ab      	cmp	r3, r5
  40939e:	f200 80d1 	bhi.w	409544 <__udivmoddi4+0x2d4>
  4093a2:	4680      	mov	r8, r0
  4093a4:	1aed      	subs	r5, r5, r3
  4093a6:	b2a3      	uxth	r3, r4
  4093a8:	fbb5 f0f2 	udiv	r0, r5, r2
  4093ac:	fb02 5510 	mls	r5, r2, r0, r5
  4093b0:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
  4093b4:	fb0c fc00 	mul.w	ip, ip, r0
  4093b8:	45a4      	cmp	ip, r4
  4093ba:	d907      	bls.n	4093cc <__udivmoddi4+0x15c>
  4093bc:	19e4      	adds	r4, r4, r7
  4093be:	f100 33ff 	add.w	r3, r0, #4294967295
  4093c2:	d202      	bcs.n	4093ca <__udivmoddi4+0x15a>
  4093c4:	45a4      	cmp	ip, r4
  4093c6:	f200 80b8 	bhi.w	40953a <__udivmoddi4+0x2ca>
  4093ca:	4618      	mov	r0, r3
  4093cc:	eba4 040c 	sub.w	r4, r4, ip
  4093d0:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
  4093d4:	e79d      	b.n	409312 <__udivmoddi4+0xa2>
  4093d6:	4631      	mov	r1, r6
  4093d8:	4630      	mov	r0, r6
  4093da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  4093de:	f1ce 0420 	rsb	r4, lr, #32
  4093e2:	fa05 f30e 	lsl.w	r3, r5, lr
  4093e6:	fa07 f70e 	lsl.w	r7, r7, lr
  4093ea:	fa20 f804 	lsr.w	r8, r0, r4
  4093ee:	0c3a      	lsrs	r2, r7, #16
  4093f0:	fa25 f404 	lsr.w	r4, r5, r4
  4093f4:	ea48 0803 	orr.w	r8, r8, r3
  4093f8:	fbb4 f1f2 	udiv	r1, r4, r2
  4093fc:	ea4f 4518 	mov.w	r5, r8, lsr #16
  409400:	fb02 4411 	mls	r4, r2, r1, r4
  409404:	fa1f fc87 	uxth.w	ip, r7
  409408:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
  40940c:	fb01 f30c 	mul.w	r3, r1, ip
  409410:	42ab      	cmp	r3, r5
  409412:	fa00 f40e 	lsl.w	r4, r0, lr
  409416:	d909      	bls.n	40942c <__udivmoddi4+0x1bc>
  409418:	19ed      	adds	r5, r5, r7
  40941a:	f101 30ff 	add.w	r0, r1, #4294967295
  40941e:	f080 808a 	bcs.w	409536 <__udivmoddi4+0x2c6>
  409422:	42ab      	cmp	r3, r5
  409424:	f240 8087 	bls.w	409536 <__udivmoddi4+0x2c6>
  409428:	3902      	subs	r1, #2
  40942a:	443d      	add	r5, r7
  40942c:	1aeb      	subs	r3, r5, r3
  40942e:	fa1f f588 	uxth.w	r5, r8
  409432:	fbb3 f0f2 	udiv	r0, r3, r2
  409436:	fb02 3310 	mls	r3, r2, r0, r3
  40943a:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
  40943e:	fb00 f30c 	mul.w	r3, r0, ip
  409442:	42ab      	cmp	r3, r5
  409444:	d907      	bls.n	409456 <__udivmoddi4+0x1e6>
  409446:	19ed      	adds	r5, r5, r7
  409448:	f100 38ff 	add.w	r8, r0, #4294967295
  40944c:	d26f      	bcs.n	40952e <__udivmoddi4+0x2be>
  40944e:	42ab      	cmp	r3, r5
  409450:	d96d      	bls.n	40952e <__udivmoddi4+0x2be>
  409452:	3802      	subs	r0, #2
  409454:	443d      	add	r5, r7
  409456:	1aeb      	subs	r3, r5, r3
  409458:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
  40945c:	e78f      	b.n	40937e <__udivmoddi4+0x10e>
  40945e:	f1c1 0720 	rsb	r7, r1, #32
  409462:	fa22 f807 	lsr.w	r8, r2, r7
  409466:	408b      	lsls	r3, r1
  409468:	fa05 f401 	lsl.w	r4, r5, r1
  40946c:	ea48 0303 	orr.w	r3, r8, r3
  409470:	fa20 fe07 	lsr.w	lr, r0, r7
  409474:	ea4f 4c13 	mov.w	ip, r3, lsr #16
  409478:	40fd      	lsrs	r5, r7
  40947a:	ea4e 0e04 	orr.w	lr, lr, r4
  40947e:	fbb5 f9fc 	udiv	r9, r5, ip
  409482:	ea4f 441e 	mov.w	r4, lr, lsr #16
  409486:	fb0c 5519 	mls	r5, ip, r9, r5
  40948a:	fa1f f883 	uxth.w	r8, r3
  40948e:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
  409492:	fb09 f408 	mul.w	r4, r9, r8
  409496:	42ac      	cmp	r4, r5
  409498:	fa02 f201 	lsl.w	r2, r2, r1
  40949c:	fa00 fa01 	lsl.w	sl, r0, r1
  4094a0:	d908      	bls.n	4094b4 <__udivmoddi4+0x244>
  4094a2:	18ed      	adds	r5, r5, r3
  4094a4:	f109 30ff 	add.w	r0, r9, #4294967295
  4094a8:	d243      	bcs.n	409532 <__udivmoddi4+0x2c2>
  4094aa:	42ac      	cmp	r4, r5
  4094ac:	d941      	bls.n	409532 <__udivmoddi4+0x2c2>
  4094ae:	f1a9 0902 	sub.w	r9, r9, #2
  4094b2:	441d      	add	r5, r3
  4094b4:	1b2d      	subs	r5, r5, r4
  4094b6:	fa1f fe8e 	uxth.w	lr, lr
  4094ba:	fbb5 f0fc 	udiv	r0, r5, ip
  4094be:	fb0c 5510 	mls	r5, ip, r0, r5
  4094c2:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
  4094c6:	fb00 f808 	mul.w	r8, r0, r8
  4094ca:	45a0      	cmp	r8, r4
  4094cc:	d907      	bls.n	4094de <__udivmoddi4+0x26e>
  4094ce:	18e4      	adds	r4, r4, r3
  4094d0:	f100 35ff 	add.w	r5, r0, #4294967295
  4094d4:	d229      	bcs.n	40952a <__udivmoddi4+0x2ba>
  4094d6:	45a0      	cmp	r8, r4
  4094d8:	d927      	bls.n	40952a <__udivmoddi4+0x2ba>
  4094da:	3802      	subs	r0, #2
  4094dc:	441c      	add	r4, r3
  4094de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
  4094e2:	eba4 0408 	sub.w	r4, r4, r8
  4094e6:	fba0 8902 	umull	r8, r9, r0, r2
  4094ea:	454c      	cmp	r4, r9
  4094ec:	46c6      	mov	lr, r8
  4094ee:	464d      	mov	r5, r9
  4094f0:	d315      	bcc.n	40951e <__udivmoddi4+0x2ae>
  4094f2:	d012      	beq.n	40951a <__udivmoddi4+0x2aa>
  4094f4:	b156      	cbz	r6, 40950c <__udivmoddi4+0x29c>
  4094f6:	ebba 030e 	subs.w	r3, sl, lr
  4094fa:	eb64 0405 	sbc.w	r4, r4, r5
  4094fe:	fa04 f707 	lsl.w	r7, r4, r7
  409502:	40cb      	lsrs	r3, r1
  409504:	431f      	orrs	r7, r3
  409506:	40cc      	lsrs	r4, r1
  409508:	6037      	str	r7, [r6, #0]
  40950a:	6074      	str	r4, [r6, #4]
  40950c:	2100      	movs	r1, #0
  40950e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
  409512:	4618      	mov	r0, r3
  409514:	e6f8      	b.n	409308 <__udivmoddi4+0x98>
  409516:	4690      	mov	r8, r2
  409518:	e6e0      	b.n	4092dc <__udivmoddi4+0x6c>
  40951a:	45c2      	cmp	sl, r8
  40951c:	d2ea      	bcs.n	4094f4 <__udivmoddi4+0x284>
  40951e:	ebb8 0e02 	subs.w	lr, r8, r2
  409522:	eb69 0503 	sbc.w	r5, r9, r3
  409526:	3801      	subs	r0, #1
  409528:	e7e4      	b.n	4094f4 <__udivmoddi4+0x284>
  40952a:	4628      	mov	r0, r5
  40952c:	e7d7      	b.n	4094de <__udivmoddi4+0x26e>
  40952e:	4640      	mov	r0, r8
  409530:	e791      	b.n	409456 <__udivmoddi4+0x1e6>
  409532:	4681      	mov	r9, r0
  409534:	e7be      	b.n	4094b4 <__udivmoddi4+0x244>
  409536:	4601      	mov	r1, r0
  409538:	e778      	b.n	40942c <__udivmoddi4+0x1bc>
  40953a:	3802      	subs	r0, #2
  40953c:	443c      	add	r4, r7
  40953e:	e745      	b.n	4093cc <__udivmoddi4+0x15c>
  409540:	4608      	mov	r0, r1
  409542:	e708      	b.n	409356 <__udivmoddi4+0xe6>
  409544:	f1a8 0802 	sub.w	r8, r8, #2
  409548:	443d      	add	r5, r7
  40954a:	e72b      	b.n	4093a4 <__udivmoddi4+0x134>

0040954c <__aeabi_idiv0>:
  40954c:	4770      	bx	lr
  40954e:	bf00      	nop
  409550:	2f792f78 	.word	0x2f792f78
  409554:	203a207a 	.word	0x203a207a
  409558:	2f206425 	.word	0x2f206425
  40955c:	20642520 	.word	0x20642520
  409560:	6425202f 	.word	0x6425202f
  409564:	00000a20 	.word	0x00000a20
  409568:	20642523 	.word	0x20642523
  40956c:	0000000a 	.word	0x0000000a
  409570:	0a206425 	.word	0x0a206425
  409574:	00000000 	.word	0x00000000
  409578:	75646f4d 	.word	0x75646f4d
  40957c:	203a6f6c 	.word	0x203a6f6c
  409580:	0a206425 	.word	0x0a206425
  409584:	00000000 	.word	0x00000000
  409588:	0001c200 	.word	0x0001c200
  40958c:	000000c0 	.word	0x000000c0
  409590:	00000800 	.word	0x00000800
  409594:	00000000 	.word	0x00000000
  409598:	63696e49 	.word	0x63696e49
  40959c:	696c6169 	.word	0x696c6169
  4095a0:	646e617a 	.word	0x646e617a
  4095a4:	7562206f 	.word	0x7562206f
  4095a8:	32692073 	.word	0x32692073
  4095ac:	000a2063 	.word	0x000a2063
  4095b0:	5252455b 	.word	0x5252455b
  4095b4:	5b205d4f 	.word	0x5b205d4f
  4095b8:	5d633269 	.word	0x5d633269
  4095bc:	65725b20 	.word	0x65725b20
  4095c0:	205d6461 	.word	0x205d6461
  4095c4:	0000000a 	.word	0x0000000a
  4095c8:	5252455b 	.word	0x5252455b
  4095cc:	5b205d4f 	.word	0x5b205d4f
  4095d0:	5d75636d 	.word	0x5d75636d
  4095d4:	72575b20 	.word	0x72575b20
  4095d8:	20676e6f 	.word	0x20676e6f
  4095dc:	69766564 	.word	0x69766564
  4095e0:	205d6563 	.word	0x205d6563
  4095e4:	2578305b 	.word	0x2578305b
  4095e8:	205d5832 	.word	0x205d5832
  4095ec:	0000000a 	.word	0x0000000a
  4095f0:	5252455b 	.word	0x5252455b
  4095f4:	5b205d4f 	.word	0x5b205d4f
  4095f8:	5d633269 	.word	0x5d633269
  4095fc:	72775b20 	.word	0x72775b20
  409600:	5d657469 	.word	0x5d657469
  409604:	00000a20 	.word	0x00000a20
  409608:	74727173 	.word	0x74727173
  40960c:	00000000 	.word	0x00000000

00409610 <_global_impure_ptr>:
  409610:	20400010 00464e49 00666e69 004e414e     ..@ INF.inf.NAN.
  409620:	006e616e 33323130 37363534 42413938     nan.0123456789AB
  409630:	46454443 00000000 33323130 37363534     CDEF....01234567
  409640:	62613938 66656463 00000000 6c756e28     89abcdef....(nul
  409650:	0000296c 00000030                       l)..0...

00409658 <blanks.7208>:
  409658:	20202020 20202020 20202020 20202020                     

00409668 <zeroes.7209>:
  409668:	30303030 30303030 30303030 30303030     0000000000000000

00409678 <blanks.7202>:
  409678:	20202020 20202020 20202020 20202020                     

00409688 <zeroes.7203>:
  409688:	30303030 30303030 30303030 30303030     0000000000000000
  409698:	69666e49 7974696e 00000000 004e614e     Infinity....NaN.
  4096a8:	00000043 49534f50 00000058 0000002e     C...POSIX.......

004096b8 <__mprec_bigtens>:
  4096b8:	37e08000 4341c379 b5056e17 4693b8b5     ...7y.AC.n.....F
  4096c8:	e93ff9f5 4d384f03 f9301d32 5a827748     ..?..O8M2.0.Hw.Z
  4096d8:	7f73bf3c 75154fdd                       <.s..O.u

004096e0 <__mprec_tens>:
  4096e0:	00000000 3ff00000 00000000 40240000     .......?......$@
  4096f0:	00000000 40590000 00000000 408f4000     ......Y@.....@.@
  409700:	00000000 40c38800 00000000 40f86a00     .......@.....j.@
  409710:	00000000 412e8480 00000000 416312d0     .......A......cA
  409720:	00000000 4197d784 00000000 41cdcd65     .......A....e..A
  409730:	20000000 4202a05f e8000000 42374876     ... _..B....vH7B
  409740:	a2000000 426d1a94 e5400000 42a2309c     ......mB..@..0.B
  409750:	1e900000 42d6bcc4 26340000 430c6bf5     .......B..4&.k.C
  409760:	37e08000 4341c379 85d8a000 43763457     ...7y.AC....W4vC
  409770:	674ec800 43abc16d 60913d00 43e158e4     ..Ngm..C.=.`.X.C
  409780:	78b58c40 4415af1d d6e2ef50 444b1ae4     @..x...DP.....KD
  409790:	064dd592 4480f0cf c7e14af6 44b52d02     ..M....D.J...-.D
  4097a0:	79d99db4 44ea7843                       ...yCx.D

004097a8 <p05.6040>:
  4097a8:	00000005 00000019 0000007d              ........}...

004097b4 <_ctype_>:
  4097b4:	20202000 20202020 28282020 20282828     .         ((((( 
  4097c4:	20202020 20202020 20202020 20202020                     
  4097d4:	10108820 10101010 10101010 10101010      ...............
  4097e4:	04040410 04040404 10040404 10101010     ................
  4097f4:	41411010 41414141 01010101 01010101     ..AAAAAA........
  409804:	01010101 01010101 01010101 10101010     ................
  409814:	42421010 42424242 02020202 02020202     ..BBBBBB........
  409824:	02020202 02020202 02020202 10101010     ................
  409834:	00000020 00000000 00000000 00000000      ...............
	...

004098b8 <_init>:
  4098b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4098ba:	bf00      	nop
  4098bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4098be:	bc08      	pop	{r3}
  4098c0:	469e      	mov	lr, r3
  4098c2:	4770      	bx	lr

004098c4 <__init_array_start>:
  4098c4:	0040605d 	.word	0x0040605d

004098c8 <__frame_dummy_init_array_entry>:
  4098c8:	00400165                                e.@.

004098cc <_fini>:
  4098cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  4098ce:	bf00      	nop
  4098d0:	bcf8      	pop	{r3, r4, r5, r6, r7}
  4098d2:	bc08      	pop	{r3}
  4098d4:	469e      	mov	lr, r3
  4098d6:	4770      	bx	lr

004098d8 <__fini_array_start>:
  4098d8:	00400141 	.word	0x00400141
