# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../testcordicip.gen/sources_1/ip/cordic/sim/cordic.vhd" \

# Do not sort compile order
nosort
