<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='660' ll='662' type='const RegClassOrRegBank &amp; llvm::MachineRegisterInfo::getRegClassOrRegBank(unsigned int Reg) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='657'>/// Return the register bank or register class of \p Reg.
  /// \note Before the register bank gets assigned (i.e., before the
  /// RegBankSelect pass) \p Reg may not have either.</doc>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/Localizer.cpp' l='114' u='c' c='_ZN4llvm9Localizer20runOnMachineFunctionERNS_15MachineFunctionE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='89' u='c' c='_ZNK4llvm16RegisterBankInfo10getRegBankEjRKNS_19MachineRegisterInfoERKNS_18TargetRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/GlobalISel/RegisterBankInfo.cpp' l='131' u='c' c='_ZN4llvm16RegisterBankInfo24constrainGenericRegisterEjRKNS_19TargetRegisterClassERNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='100' u='c' c='_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='102' u='c' c='_ZN4llvm19MachineRegisterInfo17constrainRegAttrsEjjj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64InstructionSelector.cpp' l='1064' u='c' c='_ZNK12_GLOBAL__N_126AArch64InstructionSelector6selectERN4llvm12MachineInstrERNS1_15CodeGenCoverageE'/>
