#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  4 02:13:32 2021
# Process ID: 12818
# Current directory: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2
# Command line: vivado -log txem7310_pll__s3100_sv_pgu__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
Command: link_design -top txem7310_pll__s3100_sv_pgu__top -part xc7a200tfbg484-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 726 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xdc] for cell 'master_drp_ug480_inst/xadc_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/bd_3c9d_microblaze_I_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/microblaze_I/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_1/bd_3c9d_rst_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/rst_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_2/bd_3c9d_ilmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/ilmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_3/bd_3c9d_dlmb_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/dlmb/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:09 ; elapsed = 00:00:19 . Memory (MB): peak = 2192.285 ; gain = 538.656 ; free physical = 2961 ; free virtual = 5234
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/mdm_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_9/bd_3c9d_iomodule_0_0_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst/iomodule_0/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/microblaze_mcs_1_board.xdc] for cell 'lan_endpoint_wrapper_inst/soft_cpu_mcs_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_board.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_board.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_board.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_board.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_net.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/new/debug_cores.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc:517]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_2/fifo_generator_3_2_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3_1/fifo_generator_3_1_clocks.xdc] for cell 'control_eeprom__11AA160T_inst/EEPROM_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_4/fifo_generator_4_clocks.xdc] for cell 'TEST_fifo_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_rd_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_3/fifo_generator_3_clocks.xdc] for cell 'lan_endpoint_wrapper_inst/LAN_fifo_wr_inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_3_1/clk_wiz_0_3_1_late.xdc] for cell 'clk_wiz_0_3_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0_0_1/clk_wiz_0_0_1_late.xdc] for cell 'clk_wiz_0_0_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_2_2/clk_wiz_2_2_late.xdc] for cell 'clk_wiz_2_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_0_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_1_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_inst/inst'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_1_2/clk_wiz_1_2_late.xdc] for cell 'clk_wiz_1_2_inst/inst'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0'
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/fifo_generator_5_1_2/fifo_generator_5_1_2_clocks.xdc] for cell 'dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'txem7310_pll__s3100_sv_pgu__top'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 152 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 80 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 16 instances

11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:43 . Memory (MB): peak = 2213.285 ; gain = 1043.062 ; free physical = 2970 ; free virtual = 5243
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2277.316 ; gain = 64.031 ; free physical = 2965 ; free virtual = 5238
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "398dcd8fd146f60e".
INFO: [Netlist 29-17] Analyzing 586 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_0
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_0_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "161a5c6d8061483d".
INFO: [Netlist 29-17] Analyzing 610 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_1
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_1_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "161a5c6d8061483d".
INFO: [Netlist 29-17] Analyzing 634 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Chipscope 16-318] Generating core instance : u_ila_2
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:ila:6.2 for cell u_ila_2_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:ila:6.2", from Vivado IP cache entry "cb53da48a7ff55d7".
INFO: [Netlist 29-17] Analyzing 697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2302.957 ; gain = 0.000 ; free physical = 2853 ; free virtual = 5130
Phase 1 Generate And Synthesize Debug Cores | Checksum: 1651c43b6

Time (s): cpu = 00:01:48 ; elapsed = 00:03:14 . Memory (MB): peak = 2302.957 ; gain = 25.641 ; free physical = 2853 ; free virtual = 5130
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 2 Retarget
WARNING: [Opt 31-233] Net with MARK_DEBUG TRUE property was optimized: slave_spi_mth_brd__M2_inst/i_SPI_CS_B
Resolution: To prevent optimization apply the following XDC constraint before opt_design: set_property DONT_TOUCH TRUE [get_nets slave_spi_mth_brd__M2_inst/i_SPI_CS_B]
INFO: [Opt 31-138] Pushed 5 inverter(s) to 5 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1c60f4540

Time (s): cpu = 00:01:52 ; elapsed = 00:03:16 . Memory (MB): peak = 2377.957 ; gain = 100.641 ; free physical = 2840 ; free virtual = 5117
INFO: [Opt 31-389] Phase Retarget created 950 cells and removed 1136 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e3cdac0a

Time (s): cpu = 00:01:53 ; elapsed = 00:03:18 . Memory (MB): peak = 2377.957 ; gain = 100.641 ; free physical = 2840 ; free virtual = 5117
INFO: [Opt 31-389] Phase Constant propagation created 841 cells and removed 2609 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 15cbc506c

Time (s): cpu = 00:01:55 ; elapsed = 00:03:19 . Memory (MB): peak = 2377.957 ; gain = 100.641 ; free physical = 2839 ; free virtual = 5116
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1413 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 15cbc506c

Time (s): cpu = 00:01:55 ; elapsed = 00:03:20 . Memory (MB): peak = 2377.957 ; gain = 100.641 ; free physical = 2841 ; free virtual = 5118
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 15cbc506c

Time (s): cpu = 00:01:55 ; elapsed = 00:03:20 . Memory (MB): peak = 2377.957 ; gain = 100.641 ; free physical = 2840 ; free virtual = 5117
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2377.957 ; gain = 0.000 ; free physical = 2839 ; free virtual = 5116
Ending Logic Optimization Task | Checksum: 15cbc506c

Time (s): cpu = 00:01:56 ; elapsed = 00:03:20 . Memory (MB): peak = 2377.957 ; gain = 100.641 ; free physical = 2839 ; free virtual = 5116

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.045 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 2 BRAM(s) out of a total of 37 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 0 Total Ports: 74
Ending PowerOpt Patch Enables Task | Checksum: 106246112

Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2772 ; free virtual = 5052
Ending Power Optimization Task | Checksum: 106246112

Time (s): cpu = 00:00:15 ; elapsed = 00:00:08 . Memory (MB): peak = 2892.289 ; gain = 514.332 ; free physical = 2799 ; free virtual = 5078
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:14 ; elapsed = 00:03:31 . Memory (MB): peak = 2892.289 ; gain = 679.004 ; free physical = 2799 ; free virtual = 5078
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2792 ; free virtual = 5072
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2796 ; free virtual = 5075
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_opted.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_opted.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_opted.rpx
Command: report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_opted.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_opted.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2785 ; free virtual = 5065
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 5b7b5621

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2785 ; free virtual = 5065
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2788 ; free virtual = 5068

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
WARNING: [Place 30-568] A LUT 'dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1' is driving clock pin of 15 registers. This could lead to large hold time violations. First few involved registers are:
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[2] {FDRE}
	dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[3] {FDRE}
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f6c7adea

Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2754 ; free virtual = 5037

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 13a4ad7ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2702 ; free virtual = 4985

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 13a4ad7ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2702 ; free virtual = 4984
Phase 1 Placer Initialization | Checksum: 13a4ad7ee

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2702 ; free virtual = 4985

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: f4984bbb

Time (s): cpu = 00:01:08 ; elapsed = 00:00:45 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4934

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f4984bbb

Time (s): cpu = 00:01:09 ; elapsed = 00:00:45 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2651 ; free virtual = 4934

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 155651b1c

Time (s): cpu = 00:01:13 ; elapsed = 00:00:49 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2647 ; free virtual = 4930

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1367f39f0

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2646 ; free virtual = 4930

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 169c9c994

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2647 ; free virtual = 4930

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 169c9c994

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2647 ; free virtual = 4930

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: dbc7bf80

Time (s): cpu = 00:01:14 ; elapsed = 00:00:49 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2646 ; free virtual = 4929

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 15b2982bb

Time (s): cpu = 00:01:25 ; elapsed = 00:01:07 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2615 ; free virtual = 4898

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 130a47762

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2615 ; free virtual = 4899

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 130a47762

Time (s): cpu = 00:01:26 ; elapsed = 00:01:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2615 ; free virtual = 4899
Phase 3 Detail Placement | Checksum: 130a47762

Time (s): cpu = 00:01:27 ; elapsed = 00:01:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2615 ; free virtual = 4899

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 165e66c9f

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 165e66c9f

Time (s): cpu = 00:01:33 ; elapsed = 00:01:12 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2627 ; free virtual = 4911
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.208. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 21445fe15

Time (s): cpu = 00:01:54 ; elapsed = 00:02:46 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2626 ; free virtual = 4910
Phase 4.1 Post Commit Optimization | Checksum: 21445fe15

Time (s): cpu = 00:01:54 ; elapsed = 00:02:46 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2626 ; free virtual = 4910

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 21445fe15

Time (s): cpu = 00:01:54 ; elapsed = 00:02:46 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4912

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 21445fe15

Time (s): cpu = 00:01:54 ; elapsed = 00:02:46 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4912

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1e1a3f3bc

Time (s): cpu = 00:01:54 ; elapsed = 00:02:46 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4912
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e1a3f3bc

Time (s): cpu = 00:01:55 ; elapsed = 00:02:46 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2628 ; free virtual = 4912
Ending Placer Task | Checksum: 18db9d3c9

Time (s): cpu = 00:01:55 ; elapsed = 00:02:47 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2687 ; free virtual = 4971
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:58 ; elapsed = 00:02:49 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2687 ; free virtual = 4971
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2674 ; free virtual = 4958
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2683 ; free virtual = 4967
INFO: [runtcl-4] Executing : report_io -file txem7310_pll__s3100_sv_pgu__top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2673 ; free virtual = 4957
INFO: [runtcl-4] Executing : report_utilization -file txem7310_pll__s3100_sv_pgu__top_utilization_placed.rpt -pb txem7310_pll__s3100_sv_pgu__top_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2678 ; free virtual = 4962
INFO: [runtcl-4] Executing : report_control_sets -verbose -file txem7310_pll__s3100_sv_pgu__top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2682 ; free virtual = 4966
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2683 ; free virtual = 4967

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.559 |
Phase 1 Physical Synthesis Initialization | Checksum: 15d090d61

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2661 ; free virtual = 4945
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.559 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]. Replicated 3 times.
INFO: [Physopt 32-81] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]. Replicated 3 times.
INFO: [Physopt 32-572] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0[0]. Replicated 2 times.
INFO: [Physopt 32-232] Optimized 3 nets. Created 8 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 8 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.413 |
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2657 ; free virtual = 4942
Phase 2 Fanout Optimization | Checksum: 1c6dcc937

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2657 ; free virtual = 4942

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 40 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[13]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[11]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[13]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[11]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0[0].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0_reg[0]
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[3]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[8].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[8]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac0_reg_n_0_[4].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac0_reg[4]
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/w_CE___dsp48_cnt_idx_dac1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_2__2
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P_reg[15]_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_5__0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/w_Q____cnt32b_cnt_dur_dac1[14].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_Q_reg[14]
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_10__0_n_0.  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_10__0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_16__0_n_0.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_16__0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_5__2_n_0.  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_cnt_dur_dac1__inst/r_P[0]_i_5__2
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[13].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[13]
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[6].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[6]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[14].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[14]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[4]
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[12].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[12]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[9].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[9]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[14].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[14]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[5].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[5]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[0].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[0]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[0].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[0]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_dat_out_dac1__inst/D[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_dat_out_dac1__inst/r_P_reg[13]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_dat_out_dac1__inst/D[15].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dsp48__AP_C__r_fcid_dat_out_dac1__inst/r_P_reg[15]
INFO: [Physopt 32-661] Optimized 14 nets.  Re-placed 14 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 14 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 14 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.413 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940
Phase 3 Placement Based Optimization | Checksum: 1fe29438a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940
Phase 4 Rewire | Checksum: 1fe29438a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 11 candidate nets for critical-cell optimization.
INFO: [Physopt 32-712] Optimization is not feasible on net w_dac1_data_pin[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13] was not replicated.
INFO: [Physopt 32-81] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[11]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[13]. Replicated 1 times.
INFO: [Physopt 32-81] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN. Replicated 1 times.
INFO: [Physopt 32-572] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_1 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12] was not replicated.
INFO: [Physopt 32-571] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN_1 was not replicated.
INFO: [Physopt 32-571] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN was not replicated.
INFO: [Physopt 32-232] Optimized 3 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.399 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940
Phase 5 Critical Cell Optimization | Checksum: 191f73bde

Time (s): cpu = 00:00:30 ; elapsed = 00:00:09 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 6 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-572] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941
Phase 6 Fanout Optimization | Checksum: ffff496e

Time (s): cpu = 00:00:31 ; elapsed = 00:00:09 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941

Phase 7 Placement Based Optimization
INFO: [Physopt 32-660] Identified 27 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[13]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[11]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[11]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[13]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[13]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[11]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_3.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_3
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN.  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0[0].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0_reg[0]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[3]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0[0]_repN_1.  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[4]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[9].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[9]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13]_INST_0
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[5].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[5]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[12]
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[8].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[8]_INST_0
INFO: [Physopt 32-661] Optimized 4 nets.  Re-placed 4 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 4 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.399 |
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940
Phase 7 Placement Based Optimization | Checksum: fdf18f21

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 8 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940
Phase 8 Rewire | Checksum: fdf18f21

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 9 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 4 candidate nets for critical-cell optimization.
INFO: [Physopt 32-712] Optimization is not feasible on net w_dac1_data_pin[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13] was not replicated.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Critical Cell Optimization | Checksum: fdf18f21

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 10 Fanout Optimization
INFO: [Physopt 32-64] No nets found for fanout-optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 10 Fanout Optimization | Checksum: fdf18f21

Time (s): cpu = 00:00:43 ; elapsed = 00:00:14 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 11 Placement Based Optimization
INFO: [Physopt 32-660] Identified 25 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[13]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[11]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[11]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[13]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[13]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[11]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_3.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_3
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0[0].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0_reg[0]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[3]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-663] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[15].  Re-placed instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[15]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[4]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[12]
INFO: [Physopt 32-661] Optimized 1 net.  Re-placed 1 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 0 new cell, deleted 0 existing cell and moved 1 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.399 |
Netlist sorting complete. Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941
Phase 11 Placement Based Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941

Phase 12 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[11] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-241] No nets found for rewiring () optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941
Phase 12 Rewire | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941

Phase 13 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 3 candidate nets for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 13 Critical Cell Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941

Phase 14 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 14 DSP Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941

Phase 15 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 15 BRAM Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4941

Phase 16 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 16 URAM Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 17 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 17 Shift Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:17 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 18 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 18 DSP Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 19 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 19 BRAM Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 20 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 20 URAM Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 21 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 21 Shift Register Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2656 ; free virtual = 4940

Phase 22 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 6 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 0 net.  Swapped 0 pin.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 22 Critical Pin Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:53 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 23 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 23 Very High Fanout Optimization | Checksum: fd09dd73

Time (s): cpu = 00:00:54 ; elapsed = 00:00:18 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 24 Placement Based Optimization
INFO: [Physopt 32-660] Identified 23 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[13]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[11]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[11]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[11]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[13]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[13]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[11].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[11]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1[0]_repN_3.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac1_reg[0]_replica_3
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0[0].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac0_reg[0]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[4]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[3]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1[0]_repN.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_sq_pulse_run_dac1_reg[0]_replica
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[3].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[3]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[2]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[1]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[10]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0[0]_repN_1.  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/flag_cid_ff_pulse_run_dac0_reg[0]_replica_1
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[13]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac0_data_pin[12]_INST_0
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0[4].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac0_reg[4]
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg_n_0_[12].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_cid_dat_out_dac1_reg[12]
INFO: [Physopt 32-661] Optimized 0 net.  Re-placed 0 instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940
Phase 24 Placement Based Optimization | Checksum: fd09dd73

Time (s): cpu = 00:01:06 ; elapsed = 00:00:21 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2655 ; free virtual = 4940

Phase 25 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.399 |
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net obufds_DAC1_DAT13_inst_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[13]
INFO: [Physopt 32-702] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]_INST_0
INFO: [Physopt 32-712] Optimization is not feasible on net w_dac1_data_pin[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-571] Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13] was not replicated.
INFO: [Physopt 32-702] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-712] Optimization is not feasible on net DAC1_DAT[13] due to MARK_DEBUG attribute.
INFO: [Physopt 32-702] Processed net DAC1_DAT[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net obufds_DAC1_DAT13_inst_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1_reg[13]
INFO: [Physopt 32-702] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/r_dat_out_dac1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-662] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13].  Did not re-place instance dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]_INST_0
INFO: [Physopt 32-702] Processed net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/o_dac1_data_pin[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net DAC1_DAT[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.208 | TNS=-0.399 |
Phase 25 Critical Path Optimization | Checksum: 194e30c10

Time (s): cpu = 00:01:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2652 ; free virtual = 4936

Phase 26 BRAM Enable Optimization
Phase 26 BRAM Enable Optimization | Checksum: 194e30c10

Time (s): cpu = 00:01:12 ; elapsed = 00:00:22 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2652 ; free virtual = 4936
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2652 ; free virtual = 4937
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.208 | TNS=-0.399 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.146  |            8  |              0  |                     3  |           0  |           3  |  00:00:02  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                    19  |          81  |           4  |  00:00:13  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |          12  |           3  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.014  |            3  |              0  |                     3  |          22  |           3  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:02  |
|  Total              |          0.000  |          0.160  |           11  |              0  |                    25  |         115  |          25  |  00:00:17  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 15dfa50e0

Time (s): cpu = 00:01:13 ; elapsed = 00:00:23 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2652 ; free virtual = 4937
INFO: [Common 17-83] Releasing license: Implementation
334 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:26 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2671 ; free virtual = 4955
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2661 ; free virtual = 4946
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2669 ; free virtual = 4953
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 8af825d2 ConstDB: 0 ShapeSum: 83b421f7 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 11c8c44ac

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2449 ; free virtual = 4734
Post Restoration Checksum: NetGraph: e3c31068 NumContArr: 38c93444 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 11c8c44ac

Time (s): cpu = 00:00:41 ; elapsed = 00:00:32 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2448 ; free virtual = 4733

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 11c8c44ac

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2409 ; free virtual = 4694

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 11c8c44ac

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2409 ; free virtual = 4694
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 2426becd2

Time (s): cpu = 00:00:54 ; elapsed = 00:00:40 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2390 ; free virtual = 4675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.144 | TNS=-0.272 | WHS=-1.557 | THS=-887.063|

Phase 2 Router Initialization | Checksum: 296431931

Time (s): cpu = 00:00:58 ; elapsed = 00:00:43 . Memory (MB): peak = 2892.289 ; gain = 0.000 ; free physical = 2386 ; free virtual = 4671

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 5d6d6a94

Time (s): cpu = 00:02:15 ; elapsed = 00:01:00 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2331 ; free virtual = 4615

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3310
 Number of Nodes with overlaps = 316
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.065 | TNS=-15.102| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 21b79a886

Time (s): cpu = 00:15:33 ; elapsed = 00:11:11 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2373 ; free virtual = 4657

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 66
 Number of Nodes with overlaps = 28
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.166 | TNS=-0.506 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 196027b47

Time (s): cpu = 00:19:49 ; elapsed = 00:15:09 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2379 ; free virtual = 4664

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 136
 Number of Nodes with overlaps = 37
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17e8ecbcd

Time (s): cpu = 00:37:16 ; elapsed = 00:31:55 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4675
Phase 4 Rip-up And Reroute | Checksum: 17e8ecbcd

Time (s): cpu = 00:37:17 ; elapsed = 00:31:55 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4675

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 17e8ecbcd

Time (s): cpu = 00:37:17 ; elapsed = 00:31:55 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4675

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 17e8ecbcd

Time (s): cpu = 00:37:17 ; elapsed = 00:31:55 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4676
Phase 5 Delay and Skew Optimization | Checksum: 17e8ecbcd

Time (s): cpu = 00:37:17 ; elapsed = 00:31:55 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4676

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13df78855

Time (s): cpu = 00:37:19 ; elapsed = 00:31:56 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4675
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.027  | TNS=0.000  | WHS=0.038  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1b5f39690

Time (s): cpu = 00:37:19 ; elapsed = 00:31:56 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4675
Phase 6 Post Hold Fix | Checksum: 1b5f39690

Time (s): cpu = 00:37:19 ; elapsed = 00:31:56 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2388 ; free virtual = 4675

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 2.55297 %
  Global Horizontal Routing Utilization  = 3.25106 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b7d74360

Time (s): cpu = 00:37:20 ; elapsed = 00:31:56 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2387 ; free virtual = 4674

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b7d74360

Time (s): cpu = 00:37:20 ; elapsed = 00:31:56 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2386 ; free virtual = 4673

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22f276636

Time (s): cpu = 00:37:22 ; elapsed = 00:31:58 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2384 ; free virtual = 4672

Phase 10 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.028  | TNS=0.000  | WHS=0.039  | THS=0.000  |

INFO: [Route 35-61] The design met the timing requirement.
Phase 10 Post Router Timing | Checksum: 1f9c44770

Time (s): cpu = 00:37:29 ; elapsed = 00:32:00 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2368 ; free virtual = 4655
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:37:29 ; elapsed = 00:32:01 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2547 ; free virtual = 4835

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
353 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:37:34 ; elapsed = 00:32:03 . Memory (MB): peak = 3255.285 ; gain = 362.996 ; free physical = 2547 ; free virtual = 4835
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 3279.297 ; gain = 0.000 ; free physical = 2541 ; free virtual = 4829
INFO: [Common 17-1381] The checkpoint '/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 3279.297 ; gain = 24.012 ; free physical = 2551 ; free virtual = 4839
INFO: [runtcl-4] Executing : report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_routed.rpx
Command: report_drc -file txem7310_pll__s3100_sv_pgu__top_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpx
Command: report_methodology -file txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 3375.344 ; gain = 0.000 ; free physical = 2460 ; free virtual = 4748
INFO: [runtcl-4] Executing : report_power -file txem7310_pll__s3100_sv_pgu__top_power_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_power_summary_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_power_routed.rpx
Command: report_power -file txem7310_pll__s3100_sv_pgu__top_power_routed.rpt -pb txem7310_pll__s3100_sv_pgu__top_power_summary_routed.pb -rpx txem7310_pll__s3100_sv_pgu__top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
365 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 3375.344 ; gain = 0.000 ; free physical = 2438 ; free virtual = 4725
INFO: [runtcl-4] Executing : report_route_status -file txem7310_pll__s3100_sv_pgu__top_route_status.rpt -pb txem7310_pll__s3100_sv_pgu__top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file txem7310_pll__s3100_sv_pgu__top_timing_summary_routed.rpt -rpx txem7310_pll__s3100_sv_pgu__top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file txem7310_pll__s3100_sv_pgu__top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file txem7310_pll__s3100_sv_pgu__top_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3375.344 ; gain = 0.000 ; free physical = 2430 ; free virtual = 4718
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 02:54:14 2021...
#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Fri Jun  4 08:16:38 2021
# Process ID: 30448
# Current directory: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2
# Command line: vivado -log txem7310_pll__s3100_sv_pgu__top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
# Log file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/txem7310_pll__s3100_sv_pgu__top.vdi
# Journal file: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/vivado.jou
#-----------------------------------------------------------
source txem7310_pll__s3100_sv_pgu__top.tcl -notrace
Command: open_checkpoint txem7310_pll__s3100_sv_pgu__top_routed.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1160.195 ; gain = 0.000 ; free physical = 2075 ; free virtual = 4466
INFO: [Netlist 29-17] Analyzing 1027 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a200tfbg484-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_board.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_board.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_early.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_7/bd_3c9d_mdm_0_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2152.410 ; gain = 575.656 ; free physical = 1047 ; free virtual = 3439
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_early.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/constrs_1/imports/src_ref/txem7310_pll__s3100_sv_pgu__top.xdc:517]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top.xdc]
Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_late.xdc]
Finished Parsing XDC File [/media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.runs/impl_1_2/.Xil/Vivado-30448-jo2061-VirtualBox/dcp1/txem7310_pll__s3100_sv_pgu__top_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:02 . Memory (MB): peak = 2214.730 ; gain = 26.320 ; free physical = 1142 ; free virtual = 3534
Restored from archive | CPU: 1.470000 secs | Memory: 32.565598 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.68 ; elapsed = 00:00:02 . Memory (MB): peak = 2214.730 ; gain = 26.320 ; free physical = 1142 ; free virtual = 3534
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 358 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 200 instances
  IOBUF => IOBUF (IBUF, OBUFT): 20 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 79 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 36 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 22 instances
  SRLC16E => SRL16E: 1 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.4 (64-bit) build 2086221
open_checkpoint: Time (s): cpu = 00:00:22 ; elapsed = 00:00:47 . Memory (MB): peak = 2214.730 ; gain = 1054.535 ; free physical = 1148 ; free virtual = 3540
Command: write_bitstream -force txem7310_pll__s3100_sv_pgu__top.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.4/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__F_LED7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP0__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP1__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP2__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP3__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP4__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP5__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP6__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC BUFC-1] Input Buffer Connections: Input buffer iobuf__TP7__inst/IBUF has no loads. It is recommended to have an input buffer drive an internal load.
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dac0 overlaps with pblock_dac0_fifo_datinc, and pblock_dac0_fifo_dur :  1.18%  1.18% .
WARNING: [DRC FLBO-1] Pblock overlap: pblock_dac1 overlaps with pblock_dac1_fifo_datinc, and pblock_dac1_fifo_dur :  1.18%  1.18% .
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_1 is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/gwakn.WR_ACK_reg_3 is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/wr_clk is a gated clock net sourced by a combinational pin dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2/O, cell dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net ok_endpoint_wrapper_inst/okClk is a gated clock net sourced by a combinational pin ok_endpoint_wrapper_inst/bufgmux_c_eeprom_fifo_clk_inst_i_1/O, cell ok_endpoint_wrapper_inst/bufgmux_c_eeprom_fifo_clk_inst_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_datinc__inst_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac0_fifo_dur_____inst_i_1 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac0_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_datinc__inst_i_2 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_datinc__inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
WARNING: [DRC PLHOLDVIO-2] Non-Optimal connections which could lead to hold violations: A LUT dac_pattern_gen_wrapper__inst/dac_pattern_gen_inst/dac1_fifo_dur_____inst_i_1 is driving clock pin of 15 cells. This could lead to large hold time violations. First few involved cells are:
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1 {FIFO36E1}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[0] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[1] {FDRE}
    dac_pattern_gen_wrapper__inst/dac1_fifo_dur_____inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.power_on_wr_rst_reg[4] {FDRE}
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 42 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/sf_temp/dsn_s3100_sv_pgu_git/txem7310_pll/txem7310_pll.srcs/sources_1/ip/microblaze_mcs_1/bd_0/ip/ip_0/data/mb_bootloop_le.elf 
INFO: [Project 1-821] Please set project.enableDesignId to be 'true'.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 50261888 bits.
Writing bitstream ./txem7310_pll__s3100_sv_pgu__top.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:50 ; elapsed = 00:00:34 . Memory (MB): peak = 2788.625 ; gain = 573.895 ; free physical = 903 ; free virtual = 3301
INFO: [Common 17-206] Exiting Vivado at Fri Jun  4 08:18:07 2021...
