{
    "name": "mriscv",
    "folder": "mriscv",
    "sim_files": [],
    "files": [
        "mriscvcore/mriscvcore.v",
        "mriscvcore/ALU/ALU.v",
        "mriscvcore/DECO_INSTR/DECO_INSTR.v",
        "mriscvcore/MEMORY_INTERFACE/MEMORY_INTERFACE.v",
        "mriscvcore/UTILITIES/UTILITY.v",
        "mriscvcore/MULT/MULT.v",
        "mriscvcore/IRQ/IRQ.v",
        "mriscvcore/REG_FILE/REG_FILE.v",
        "mriscvcore/FSM/FSM.v"
    ],
    "include_dirs": [
        "mriscvcore/MULT",
        "mriscvcore/ALU",
        "mriscvcore/DECO_INSTR",
        "mriscvcore/UTILITIES",
        "mriscvcore/MEMORY_INTERFACE",
        "mriscvcore/FSM",
        "mriscvcore",
        "mriscvcore/REG_FILE",
        "mriscvcore/IRQ"
    ],
    "repository": "https://github.com/onchipuis/mriscv",
    "top_module": "mriscvcore",
    "extra_flags": [],
    "language_version": "1800-2017",
    "march": "rv32i",
    "two_memory": false,
    "is_simulable": true
}