{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 04 06:21:47 2018 " "Info: Processing started: Tue Dec 04 06:21:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off controlUnit -c controlUnit --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "RegSrc\[0\]\$latch " "Warning: Node \"RegSrc\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegSrc\[1\]\$latch " "Warning: Node \"RegSrc\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegWrite\[0\]\$latch " "Warning: Node \"RegWrite\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "RegWrite\[1\]\$latch " "Warning: Node \"RegWrite\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ImmSrc\[0\]\$latch " "Warning: Node \"ImmSrc\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ImmSrc\[1\]\$latch " "Warning: Node \"ImmSrc\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUSrc\$latch " "Warning: Node \"ALUSrc\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUControl\[0\]\$latch " "Warning: Node \"ALUControl\[0\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "ALUControl\[1\]\$latch " "Warning: Node \"ALUControl\[1\]\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemWrite\$latch " "Warning: Node \"MemWrite\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "MemtoReg\$latch " "Warning: Node \"MemtoReg\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "PCSrc\$latch " "Warning: Node \"PCSrc\$latch\" is a latch" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "reset " "Info: Assuming node \"reset\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 2 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[3\] " "Info: Assuming node \"Cond\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[1\] " "Info: Assuming node \"Cond\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[0\] " "Info: Assuming node \"Cond\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Cond\[2\] " "Info: Assuming node \"Cond\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "ALUFlags\[2\] " "Info: Assuming node \"ALUFlags\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 7 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Op\[1\] " "Info: Assuming node \"Op\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[5\] " "Info: Assuming node \"Funct\[5\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Op\[0\] " "Info: Assuming node \"Op\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[3\] " "Info: Assuming node \"Funct\[3\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[1\] " "Info: Assuming node \"Funct\[1\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[4\] " "Info: Assuming node \"Funct\[4\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[2\] " "Info: Assuming node \"Funct\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Op\[2\] " "Info: Assuming node \"Op\[2\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Funct\[0\] " "Info: Assuming node \"Funct\[0\]\" is a latch enable. Will not compute fmax for this pin." {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 5 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "39 " "Warning: Found 39 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux0~4 " "Info: Detected gated clock \"Mux0~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~6 " "Info: Detected gated clock \"Mux1~6\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~8 " "Info: Detected gated clock \"Mux24~8\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~8" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~7 " "Info: Detected gated clock \"Mux24~7\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~6 " "Info: Detected gated clock \"Mux24~6\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~3 " "Info: Detected gated clock \"Mux0~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~2 " "Info: Detected gated clock \"Mux0~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~4 " "Info: Detected gated clock \"Mux16~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~3 " "Info: Detected gated clock \"Mux16~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~5 " "Info: Detected gated clock \"Mux24~5\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~5 " "Info: Detected gated clock \"Mux1~5\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~4 " "Info: Detected gated clock \"Mux1~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~3 " "Info: Detected gated clock \"Mux1~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux1~2 " "Info: Detected gated clock \"Mux1~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux1~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux18~1 " "Info: Detected gated clock \"Mux18~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 359 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~2 " "Info: Detected gated clock \"Mux23~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~1 " "Info: Detected gated clock \"Mux23~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector19~0 " "Info: Detected gated clock \"Selector19~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~3 " "Info: Detected gated clock \"Mux20~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~2 " "Info: Detected gated clock \"Mux20~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~1 " "Info: Detected gated clock \"Mux20~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux20~0 " "Info: Detected gated clock \"Mux20~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux20~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux19~2 " "Info: Detected gated clock \"Mux19~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux19~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux19~1 " "Info: Detected gated clock \"Mux19~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux19~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Selector9~0 " "Info: Detected gated clock \"Selector9~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 627 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector9~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux19~0 " "Info: Detected gated clock \"Mux19~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux18~0 " "Info: Detected gated clock \"Mux18~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 359 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux23~0 " "Info: Detected gated clock \"Mux23~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux23~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux17~0 " "Info: Detected gated clock \"Mux17~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~4 " "Info: Detected gated clock \"Mux24~4\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr2~0 " "Info: Detected gated clock \"WideOr2~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux15~0 " "Info: Detected gated clock \"Mux15~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~9 " "Info: Detected gated clock \"Mux24~9\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~9" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~3 " "Info: Detected gated clock \"Mux24~3\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~2 " "Info: Detected gated clock \"Mux16~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~1 " "Info: Detected gated clock \"Mux16~1\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux16~0 " "Info: Detected gated clock \"Mux16~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux16~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux24~2 " "Info: Detected gated clock \"Mux24~2\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux24~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "WideOr3~0 " "Info: Detected gated clock \"WideOr3~0\" as buffer" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 38 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideOr3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "MemWrite\$latch Cond\[1\] Op\[1\] 7.820 ns register " "Info: tsu for register \"MemWrite\$latch\" (data pin = \"Cond\[1\]\", clock pin = \"Op\[1\]\") is 7.820 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.386 ns + Longest pin register " "Info: + Longest pin to register delay is 9.386 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Cond\[1\] 1 CLK PIN_C17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_C17; Fanout = 5; CLK Node = 'Cond\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.124 ns) + CELL(0.413 ns) 6.377 ns Mux4~0 2 COMB LCCOMB_X45_Y35_N18 1 " "Info: 2: + IC(5.124 ns) + CELL(0.413 ns) = 6.377 ns; Loc. = LCCOMB_X45_Y35_N18; Fanout = 1; COMB Node = 'Mux4~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.537 ns" { Cond[1] Mux4~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 462 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.420 ns) 7.060 ns Mux3~0 3 COMB LCCOMB_X45_Y35_N12 7 " "Info: 3: + IC(0.263 ns) + CELL(0.420 ns) = 7.060 ns; Loc. = LCCOMB_X45_Y35_N12; Fanout = 7; COMB Node = 'Mux3~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Mux4~0 Mux3~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.793 ns) + CELL(0.150 ns) 8.003 ns Mux14~0 4 COMB LCCOMB_X44_Y35_N4 2 " "Info: 4: + IC(0.793 ns) + CELL(0.150 ns) = 8.003 ns; Loc. = LCCOMB_X44_Y35_N4; Fanout = 2; COMB Node = 'Mux14~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.943 ns" { Mux3~0 Mux14~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.112 ns) + CELL(0.271 ns) 9.386 ns MemWrite\$latch 5 REG LCCOMB_X43_Y35_N2 1 " "Info: 5: + IC(1.112 ns) + CELL(0.271 ns) = 9.386 ns; Loc. = LCCOMB_X43_Y35_N2; Fanout = 1; REG Node = 'MemWrite\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.383 ns" { Mux14~0 MemWrite$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.094 ns ( 22.31 % ) " "Info: Total cell delay = 2.094 ns ( 22.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.292 ns ( 77.69 % ) " "Info: Total interconnect delay = 7.292 ns ( 77.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.386 ns" { Cond[1] Mux4~0 Mux3~0 Mux14~0 MemWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.386 ns" { Cond[1] {} Cond[1]~combout {} Mux4~0 {} Mux3~0 {} Mux14~0 {} MemWrite$latch {} } { 0.000ns 0.000ns 5.124ns 0.263ns 0.793ns 1.112ns } { 0.000ns 0.840ns 0.413ns 0.420ns 0.150ns 0.271ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.836 ns + " "Info: + Micro setup delay of destination is 0.836 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Op\[1\] destination 2.402 ns - Shortest register " "Info: - Shortest clock path from clock \"Op\[1\]\" to destination register is 2.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns Op\[1\] 1 CLK PIN_G16 11 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G16; Fanout = 11; CLK Node = 'Op\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Op[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.047 ns) + CELL(0.150 ns) 2.007 ns Mux1~6 2 COMB LCCOMB_X43_Y35_N26 1 " "Info: 2: + IC(1.047 ns) + CELL(0.150 ns) = 2.007 ns; Loc. = LCCOMB_X43_Y35_N26; Fanout = 1; COMB Node = 'Mux1~6'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.197 ns" { Op[1] Mux1~6 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.150 ns) 2.402 ns MemWrite\$latch 3 REG LCCOMB_X43_Y35_N2 1 " "Info: 3: + IC(0.245 ns) + CELL(0.150 ns) = 2.402 ns; Loc. = LCCOMB_X43_Y35_N2; Fanout = 1; REG Node = 'MemWrite\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.395 ns" { Mux1~6 MemWrite$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.110 ns ( 46.21 % ) " "Info: Total cell delay = 1.110 ns ( 46.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 53.79 % ) " "Info: Total interconnect delay = 1.292 ns ( 53.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Op[1] Mux1~6 MemWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { Op[1] {} Op[1]~combout {} Mux1~6 {} MemWrite$latch {} } { 0.000ns 0.000ns 1.047ns 0.245ns } { 0.000ns 0.810ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.386 ns" { Cond[1] Mux4~0 Mux3~0 Mux14~0 MemWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.386 ns" { Cond[1] {} Cond[1]~combout {} Mux4~0 {} Mux3~0 {} Mux14~0 {} MemWrite$latch {} } { 0.000ns 0.000ns 5.124ns 0.263ns 0.793ns 1.112ns } { 0.000ns 0.840ns 0.413ns 0.420ns 0.150ns 0.271ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.402 ns" { Op[1] Mux1~6 MemWrite$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.402 ns" { Op[1] {} Op[1]~combout {} Mux1~6 {} MemWrite$latch {} } { 0.000ns 0.000ns 1.047ns 0.245ns } { 0.000ns 0.810ns 0.150ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Cond\[2\] ALUControl\[1\] ALUControl\[1\]\$latch 13.547 ns register " "Info: tco from clock \"Cond\[2\]\" to destination pin \"ALUControl\[1\]\" through register \"ALUControl\[1\]\$latch\" is 13.547 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cond\[2\] source 7.615 ns + Longest register " "Info: + Longest clock path from clock \"Cond\[2\]\" to source register is 7.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Cond\[2\] 1 CLK PIN_D17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 5; CLK Node = 'Cond\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[2] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.398 ns) 2.280 ns Mux16~1 2 COMB LCCOMB_X45_Y35_N8 3 " "Info: 2: + IC(1.042 ns) + CELL(0.398 ns) = 2.280 ns; Loc. = LCCOMB_X45_Y35_N8; Fanout = 3; COMB Node = 'Mux16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Cond[2] Mux16~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.271 ns) 2.814 ns Mux16~2 3 COMB LCCOMB_X45_Y35_N24 8 " "Info: 3: + IC(0.263 ns) + CELL(0.271 ns) = 2.814 ns; Loc. = LCCOMB_X45_Y35_N24; Fanout = 8; COMB Node = 'Mux16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Mux16~1 Mux16~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.420 ns) 3.928 ns Mux19~2 4 COMB LCCOMB_X42_Y35_N10 3 " "Info: 4: + IC(0.694 ns) + CELL(0.420 ns) = 3.928 ns; Loc. = LCCOMB_X42_Y35_N10; Fanout = 3; COMB Node = 'Mux19~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Mux16~2 Mux19~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.410 ns) 4.611 ns Mux23~2 5 COMB LCCOMB_X42_Y35_N4 1 " "Info: 5: + IC(0.273 ns) + CELL(0.410 ns) = 4.611 ns; Loc. = LCCOMB_X42_Y35_N4; Fanout = 1; COMB Node = 'Mux23~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Mux19~2 Mux23~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.000 ns) 5.997 ns Mux23~2clkctrl 6 COMB CLKCTRL_G8 2 " "Info: 6: + IC(1.386 ns) + CELL(0.000 ns) = 5.997 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'Mux23~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { Mux23~2 Mux23~2clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.275 ns) 7.615 ns ALUControl\[1\]\$latch 7 REG LCCOMB_X46_Y35_N12 1 " "Info: 7: + IC(1.343 ns) + CELL(0.275 ns) = 7.615 ns; Loc. = LCCOMB_X46_Y35_N12; Fanout = 1; REG Node = 'ALUControl\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 34.33 % ) " "Info: Total cell delay = 2.614 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.001 ns ( 65.67 % ) " "Info: Total interconnect delay = 5.001 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { Cond[2] Mux16~1 Mux16~2 Mux19~2 Mux23~2 Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { Cond[2] {} Cond[2]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux23~2 {} Mux23~2clkctrl {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.042ns 0.263ns 0.694ns 0.273ns 1.386ns 1.343ns } { 0.000ns 0.840ns 0.398ns 0.271ns 0.420ns 0.410ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.932 ns + Longest register pin " "Info: + Longest register to pin delay is 5.932 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ALUControl\[1\]\$latch 1 REG LCCOMB_X46_Y35_N12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X46_Y35_N12; Fanout = 1; REG Node = 'ALUControl\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ALUControl[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.174 ns) + CELL(2.758 ns) 5.932 ns ALUControl\[1\] 2 PIN PIN_Y16 0 " "Info: 2: + IC(3.174 ns) + CELL(2.758 ns) = 5.932 ns; Loc. = PIN_Y16; Fanout = 0; PIN Node = 'ALUControl\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { ALUControl[1]$latch ALUControl[1] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.758 ns ( 46.49 % ) " "Info: Total cell delay = 2.758 ns ( 46.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.174 ns ( 53.51 % ) " "Info: Total interconnect delay = 3.174 ns ( 53.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { ALUControl[1]$latch ALUControl[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { ALUControl[1]$latch {} ALUControl[1] {} } { 0.000ns 3.174ns } { 0.000ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { Cond[2] Mux16~1 Mux16~2 Mux19~2 Mux23~2 Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { Cond[2] {} Cond[2]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux23~2 {} Mux23~2clkctrl {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.042ns 0.263ns 0.694ns 0.273ns 1.386ns 1.343ns } { 0.000ns 0.840ns 0.398ns 0.271ns 0.420ns 0.410ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.932 ns" { ALUControl[1]$latch ALUControl[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.932 ns" { ALUControl[1]$latch {} ALUControl[1] {} } { 0.000ns 3.174ns } { 0.000ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ALUControl\[1\]\$latch Op\[2\] Cond\[2\] 3.997 ns register " "Info: th for register \"ALUControl\[1\]\$latch\" (data pin = \"Op\[2\]\", clock pin = \"Cond\[2\]\") is 3.997 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Cond\[2\] destination 7.615 ns + Longest register " "Info: + Longest clock path from clock \"Cond\[2\]\" to destination register is 7.615 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.840 ns) 0.840 ns Cond\[2\] 1 CLK PIN_D17 5 " "Info: 1: + IC(0.000 ns) + CELL(0.840 ns) = 0.840 ns; Loc. = PIN_D17; Fanout = 5; CLK Node = 'Cond\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Cond[2] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.042 ns) + CELL(0.398 ns) 2.280 ns Mux16~1 2 COMB LCCOMB_X45_Y35_N8 3 " "Info: 2: + IC(1.042 ns) + CELL(0.398 ns) = 2.280 ns; Loc. = LCCOMB_X45_Y35_N8; Fanout = 3; COMB Node = 'Mux16~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.440 ns" { Cond[2] Mux16~1 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.263 ns) + CELL(0.271 ns) 2.814 ns Mux16~2 3 COMB LCCOMB_X45_Y35_N24 8 " "Info: 3: + IC(0.263 ns) + CELL(0.271 ns) = 2.814 ns; Loc. = LCCOMB_X45_Y35_N24; Fanout = 8; COMB Node = 'Mux16~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.534 ns" { Mux16~1 Mux16~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 570 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.694 ns) + CELL(0.420 ns) 3.928 ns Mux19~2 4 COMB LCCOMB_X42_Y35_N10 3 " "Info: 4: + IC(0.694 ns) + CELL(0.420 ns) = 3.928 ns; Loc. = LCCOMB_X42_Y35_N10; Fanout = 3; COMB Node = 'Mux19~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.114 ns" { Mux16~2 Mux19~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.410 ns) 4.611 ns Mux23~2 5 COMB LCCOMB_X42_Y35_N4 1 " "Info: 5: + IC(0.273 ns) + CELL(0.410 ns) = 4.611 ns; Loc. = LCCOMB_X42_Y35_N4; Fanout = 1; COMB Node = 'Mux23~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.683 ns" { Mux19~2 Mux23~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.386 ns) + CELL(0.000 ns) 5.997 ns Mux23~2clkctrl 6 COMB CLKCTRL_G8 2 " "Info: 6: + IC(1.386 ns) + CELL(0.000 ns) = 5.997 ns; Loc. = CLKCTRL_G8; Fanout = 2; COMB Node = 'Mux23~2clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.386 ns" { Mux23~2 Mux23~2clkctrl } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.275 ns) 7.615 ns ALUControl\[1\]\$latch 7 REG LCCOMB_X46_Y35_N12 1 " "Info: 7: + IC(1.343 ns) + CELL(0.275 ns) = 7.615 ns; Loc. = LCCOMB_X46_Y35_N12; Fanout = 1; REG Node = 'ALUControl\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.618 ns" { Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.614 ns ( 34.33 % ) " "Info: Total cell delay = 2.614 ns ( 34.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.001 ns ( 65.67 % ) " "Info: Total interconnect delay = 5.001 ns ( 65.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { Cond[2] Mux16~1 Mux16~2 Mux19~2 Mux23~2 Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { Cond[2] {} Cond[2]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux23~2 {} Mux23~2clkctrl {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.042ns 0.263ns 0.694ns 0.273ns 1.386ns 1.343ns } { 0.000ns 0.840ns 0.398ns 0.271ns 0.420ns 0.410ns 0.000ns 0.275ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.618 ns - Shortest pin register " "Info: - Shortest pin to register delay is 3.618 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns Op\[2\] 1 CLK PIN_H16 10 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_H16; Fanout = 10; CLK Node = 'Op\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Op[2] } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.150 ns) 1.992 ns Mux15~0 2 COMB LCCOMB_X44_Y35_N8 15 " "Info: 2: + IC(1.012 ns) + CELL(0.150 ns) = 1.992 ns; Loc. = LCCOMB_X44_Y35_N8; Fanout = 15; COMB Node = 'Mux15~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.162 ns" { Op[2] Mux15~0 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.687 ns) + CELL(0.275 ns) 2.954 ns Mux8~2 3 COMB LCCOMB_X46_Y35_N0 1 " "Info: 3: + IC(0.687 ns) + CELL(0.275 ns) = 2.954 ns; Loc. = LCCOMB_X46_Y35_N0; Fanout = 1; COMB Node = 'Mux8~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { Mux15~0 Mux8~2 } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.419 ns) 3.618 ns ALUControl\[1\]\$latch 4 REG LCCOMB_X46_Y35_N12 1 " "Info: 4: + IC(0.245 ns) + CELL(0.419 ns) = 3.618 ns; Loc. = LCCOMB_X46_Y35_N12; Fanout = 1; REG Node = 'ALUControl\[1\]\$latch'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.664 ns" { Mux8~2 ALUControl[1]$latch } "NODE_NAME" } } { "controlUnit.v" "" { Text "C:/GitRepository/arm-system-module/ControlUnit/controlUnit.v" 21 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.674 ns ( 46.27 % ) " "Info: Total cell delay = 1.674 ns ( 46.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.944 ns ( 53.73 % ) " "Info: Total interconnect delay = 1.944 ns ( 53.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { Op[2] Mux15~0 Mux8~2 ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { Op[2] {} Op[2]~combout {} Mux15~0 {} Mux8~2 {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.012ns 0.687ns 0.245ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.419ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.615 ns" { Cond[2] Mux16~1 Mux16~2 Mux19~2 Mux23~2 Mux23~2clkctrl ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.615 ns" { Cond[2] {} Cond[2]~combout {} Mux16~1 {} Mux16~2 {} Mux19~2 {} Mux23~2 {} Mux23~2clkctrl {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.042ns 0.263ns 0.694ns 0.273ns 1.386ns 1.343ns } { 0.000ns 0.840ns 0.398ns 0.271ns 0.420ns 0.410ns 0.000ns 0.275ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.618 ns" { Op[2] Mux15~0 Mux8~2 ALUControl[1]$latch } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.618 ns" { Op[2] {} Op[2]~combout {} Mux15~0 {} Mux8~2 {} ALUControl[1]$latch {} } { 0.000ns 0.000ns 1.012ns 0.687ns 0.245ns } { 0.000ns 0.830ns 0.150ns 0.275ns 0.419ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 15 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 04 06:21:47 2018 " "Info: Processing ended: Tue Dec 04 06:21:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
