Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (lin64) Build 2729669 Thu Dec  5 04:48:12 MST 2019
| Date         : Mon Jun 22 13:40:34 2020
| Host         : Manjaro-Envy running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file i2c_timing_summary_routed.rpt -pb i2c_timing_summary_routed.pb -rpx i2c_timing_summary_routed.rpx -warn_on_violation
| Design       : i2c
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 17 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[32]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[0]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[1]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[2]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[4]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[5]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[6]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[7]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: c_reg_reg[8]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 17 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.869        0.000                      0                  197        0.165        0.000                      0                  197        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.869        0.000                      0                  197        0.165        0.000                      0                  197        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.869ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.165ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.869ns  (required time - arrival time)
  Source:                 btn_db_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db_unit/FSM_sequential_state_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.172ns  (logic 1.250ns (24.167%)  route 3.922ns (75.833%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.624     5.145    btn_db_unit/CLK
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  btn_db_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.858     6.522    btn_db_unit/start_wr_tick
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.152     6.674 r  btn_db_unit/FSM_sequential_state_reg[1]_i_10/O
                         net (fo=3, routed)           1.394     8.068    btn_db_unit/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.332     8.400 r  btn_db_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           1.212     9.612    btn_db_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  btn_db_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.458    10.194    btn_db_unit/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I2_O)        0.124    10.318 r  btn_db_unit/FSM_sequential_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.318    btn_db_unit/FSM_sequential_state_reg[1]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.848    btn_db_unit/CLK
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[1]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.077    15.187    btn_db_unit/FSM_sequential_state_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.318    
  -------------------------------------------------------------------
                         slack                                  4.869    

Slack (MET) :             4.876ns  (required time - arrival time)
  Source:                 btn_db_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db_unit/FSM_sequential_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.169ns  (logic 1.250ns (24.181%)  route 3.919ns (75.819%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.624     5.145    btn_db_unit/CLK
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  btn_db_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.858     6.522    btn_db_unit/start_wr_tick
    SLICE_X7Y31          LUT2 (Prop_lut2_I0_O)        0.152     6.674 r  btn_db_unit/FSM_sequential_state_reg[1]_i_10/O
                         net (fo=3, routed)           1.394     8.068    btn_db_unit/FSM_sequential_state_reg[1]_i_10_n_0
    SLICE_X7Y24          LUT6 (Prop_lut6_I3_O)        0.332     8.400 r  btn_db_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           1.212     9.612    btn_db_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X6Y30          LUT6 (Prop_lut6_I5_O)        0.124     9.736 r  btn_db_unit/FSM_sequential_state_reg[1]_i_4/O
                         net (fo=2, routed)           0.455    10.191    btn_db_unit/FSM_sequential_state_reg[1]_i_4_n_0
    SLICE_X6Y31          LUT6 (Prop_lut6_I2_O)        0.124    10.315 r  btn_db_unit/FSM_sequential_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.315    btn_db_unit/FSM_sequential_state_reg[0]_i_1_n_0
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.848    btn_db_unit/CLK
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.081    15.191    btn_db_unit/FSM_sequential_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.191    
                         arrival time                         -10.315    
  -------------------------------------------------------------------
                         slack                                  4.876    

Slack (MET) :             5.020ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.022ns  (logic 1.383ns (27.540%)  route 3.639ns (72.460%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 r  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 f  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 f  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           0.867     8.664    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.327     8.991 f  btn_db_unit/c_reg[8]_i_3/O
                         net (fo=9, routed)           1.048    10.039    btn_db_unit/c_reg[8]_i_3_n_0
    SLICE_X2Y23          LUT2 (Prop_lut2_I1_O)        0.124    10.163 r  btn_db_unit/c_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    10.163    btn_db_unit_n_13
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[0]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.077    15.183    c_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.183    
                         arrival time                         -10.163    
  -------------------------------------------------------------------
                         slack                                  5.020    

Slack (MET) :             5.034ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.012ns  (logic 1.383ns (27.595%)  route 3.629ns (72.405%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 r  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 f  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 f  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           0.867     8.664    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.327     8.991 f  btn_db_unit/c_reg[8]_i_3/O
                         net (fo=9, routed)           1.038    10.029    btn_db_unit/c_reg[8]_i_3_n_0
    SLICE_X2Y23          LUT4 (Prop_lut4_I3_O)        0.124    10.153 r  btn_db_unit/c_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    10.153    btn_db_unit_n_6
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[7]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.081    15.187    c_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.187    
                         arrival time                         -10.153    
  -------------------------------------------------------------------
                         slack                                  5.034    

Slack (MET) :             5.035ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.048ns  (logic 1.409ns (27.914%)  route 3.639ns (72.086%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 r  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 f  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 f  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           0.867     8.664    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.327     8.991 f  btn_db_unit/c_reg[8]_i_3/O
                         net (fo=9, routed)           1.048    10.039    btn_db_unit/c_reg[8]_i_3_n_0
    SLICE_X2Y23          LUT3 (Prop_lut3_I2_O)        0.150    10.189 r  btn_db_unit/c_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    10.189    btn_db_unit_n_12
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[1]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.118    15.224    c_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.189    
  -------------------------------------------------------------------
                         slack                                  5.035    

Slack (MET) :             5.043ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.411ns (27.998%)  route 3.629ns (72.002%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 r  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 f  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 f  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           0.867     8.664    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X2Y26          LUT6 (Prop_lut6_I1_O)        0.327     8.991 f  btn_db_unit/c_reg[8]_i_3/O
                         net (fo=9, routed)           1.038    10.029    btn_db_unit/c_reg[8]_i_3_n_0
    SLICE_X2Y23          LUT5 (Prop_lut5_I4_O)        0.152    10.181 r  btn_db_unit/c_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    10.181    btn_db_unit_n_5
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
                         clock pessimism              0.296    15.141    
                         clock uncertainty           -0.035    15.106    
    SLICE_X2Y23          FDCE (Setup_fdce_C_D)        0.118    15.224    c_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         15.224    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  5.043    

Slack (MET) :             5.296ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.666ns  (logic 1.507ns (32.295%)  route 3.159ns (67.705%))
  Logic Levels:           5  (LUT4=3 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 r  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 r  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           0.627     8.424    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.751 r  btn_db_unit/byte_reg[1]_i_3/O
                         net (fo=1, routed)           0.403     9.154    btn_db_unit/byte_reg[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.278 r  btn_db_unit/byte_reg[1]_i_2/O
                         net (fo=2, routed)           0.405     9.684    btn_db_unit/byte_reg[1]_i_2_n_0
    SLICE_X3Y28          LUT4 (Prop_lut4_I2_O)        0.124     9.808 r  btn_db_unit/byte_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.808    btn_db_unit_n_4
    SLICE_X3Y28          FDCE                                         r  byte_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  byte_reg_reg[0]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)        0.031    15.104    byte_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  5.296    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            byte_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.502ns (32.223%)  route 3.159ns (67.777%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 r  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 r  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           0.627     8.424    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X3Y27          LUT4 (Prop_lut4_I2_O)        0.327     8.751 r  btn_db_unit/byte_reg[1]_i_3/O
                         net (fo=1, routed)           0.403     9.154    btn_db_unit/byte_reg[1]_i_3_n_0
    SLICE_X3Y27          LUT6 (Prop_lut6_I0_O)        0.124     9.278 r  btn_db_unit/byte_reg[1]_i_2/O
                         net (fo=2, routed)           0.405     9.684    btn_db_unit/byte_reg[1]_i_2_n_0
    SLICE_X3Y28          LUT5 (Prop_lut5_I3_O)        0.119     9.803 r  btn_db_unit/byte_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.803    btn_db_unit_n_3
    SLICE_X3Y28          FDCE                                         r  byte_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  byte_reg_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y28          FDCE (Setup_fdce_C_D)        0.075    15.148    byte_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -9.803    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.354ns  (required time - arrival time)
  Source:                 btn_db_unit/q_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db_unit/q_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.475ns  (logic 1.519ns (33.945%)  route 2.956ns (66.055%))
  Logic Levels:           4  (CARRY4=2 LUT1=1 LUT5=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.617     5.138    btn_db_unit/CLK
    SLICE_X7Y23          FDRE                                         r  btn_db_unit/q_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y23          FDRE (Prop_fdre_C_Q)         0.456     5.594 f  btn_db_unit/q_reg_reg[7]/Q
                         net (fo=4, routed)           1.012     6.607    btn_db_unit/q_reg[7]
    SLICE_X7Y26          LUT1 (Prop_lut1_I0_O)        0.124     6.731 r  btn_db_unit/minusOp_carry__0_i_2/O
                         net (fo=1, routed)           0.000     6.731    btn_db_unit/minusOp_carry__0_i_2_n_0
    SLICE_X7Y26          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.129 r  btn_db_unit/minusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.129    btn_db_unit/minusOp_carry__0_n_0
    SLICE_X7Y27          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.368 r  btn_db_unit/minusOp_carry__1/O[2]
                         net (fo=1, routed)           0.930     8.297    btn_db_unit/minusOp[11]
    SLICE_X7Y31          LUT5 (Prop_lut5_I0_O)        0.302     8.599 r  btn_db_unit/q_reg[11]_i_1/O
                         net (fo=2, routed)           1.014     9.613    btn_db_unit/sel0[11]
    SLICE_X7Y30          FDRE                                         r  btn_db_unit/q_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.506    14.847    btn_db_unit/CLK
    SLICE_X7Y30          FDRE                                         r  btn_db_unit/q_reg_reg[11]/C
                         clock pessimism              0.260    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X7Y30          FDRE (Setup_fdre_C_D)       -0.105    14.967    btn_db_unit/q_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.967    
                         arrival time                          -9.613    
  -------------------------------------------------------------------
                         slack                                  5.354    

Slack (MET) :             5.369ns  (required time - arrival time)
  Source:                 c_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bit_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.593ns  (logic 1.383ns (30.109%)  route 3.210ns (69.891%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X2Y23          FDCE                                         r  c_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDCE (Prop_fdce_C_Q)         0.478     5.619 f  c_reg_reg[8]/Q
                         net (fo=3, routed)           0.878     6.497    c_reg[8]
    SLICE_X2Y23          LUT6 (Prop_lut6_I2_O)        0.301     6.798 r  FSM_onehot_state_reg[36]_i_9/O
                         net (fo=2, routed)           0.846     7.644    FSM_onehot_state_reg[36]_i_9_n_0
    SLICE_X3Y24          LUT4 (Prop_lut4_I0_O)        0.153     7.797 r  FSM_onehot_state_reg[36]_i_5/O
                         net (fo=6, routed)           1.055     8.852    btn_db_unit/FSM_onehot_state_reg_reg[0]_0
    SLICE_X2Y27          LUT6 (Prop_lut6_I1_O)        0.327     9.179 r  btn_db_unit/bit_reg[2]_i_3/O
                         net (fo=3, routed)           0.432     9.611    btn_db_unit/bit_reg[2]_i_3_n_0
    SLICE_X1Y28          LUT6 (Prop_lut6_I4_O)        0.124     9.735 r  btn_db_unit/bit_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.735    btn_db_unit_n_1
    SLICE_X1Y28          FDCE                                         r  bit_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.507    14.848    clk_IBUF_BUFG
    SLICE_X1Y28          FDCE                                         r  bit_reg_reg[1]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X1Y28          FDCE (Setup_fdce_C_D)        0.031    15.104    bit_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.104    
                         arrival time                          -9.735    
  -------------------------------------------------------------------
                         slack                                  5.369    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 rx_reg_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_reg_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.987%)  route 0.125ns (47.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X3Y26          FDCE                                         r  rx_reg_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  rx_reg_reg[17]/Q
                         net (fo=2, routed)           0.125     1.732    rx_reg_reg_n_0_[17]
    SLICE_X5Y25          FDCE                                         r  rx_reg_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.848     1.975    clk_IBUF_BUFG
    SLICE_X5Y25          FDCE                                         r  rx_reg_reg[18]/C
                         clock pessimism             -0.478     1.497    
    SLICE_X5Y25          FDCE (Hold_fdce_C_D)         0.070     1.567    rx_reg_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.164ns (59.125%)  route 0.113ns (40.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y26          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  FSM_onehot_state_reg_reg[5]/Q
                         net (fo=3, routed)           0.113     1.744    FSM_onehot_state_reg_reg_n_0_[5]
    SLICE_X0Y27          FDCE                                         r  FSM_onehot_state_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X0Y27          FDCE                                         r  FSM_onehot_state_reg_reg[6]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X0Y27          FDCE (Hold_fdce_C_D)         0.076     1.557    FSM_onehot_state_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.613%)  route 0.143ns (43.387%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.582     1.465    clk_IBUF_BUFG
    SLICE_X1Y25          FDCE                                         r  FSM_onehot_state_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y25          FDCE (Prop_fdce_C_Q)         0.141     1.606 r  FSM_onehot_state_reg_reg[2]/Q
                         net (fo=3, routed)           0.143     1.749    FSM_onehot_state_reg_reg_n_0_[2]
    SLICE_X2Y26          LUT6 (Prop_lut6_I5_O)        0.045     1.794 r  FSM_onehot_state_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.794    FSM_onehot_state_reg[3]_i_1_n_0
    SLICE_X2Y26          FDCE                                         r  FSM_onehot_state_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X2Y26          FDCE                                         r  FSM_onehot_state_reg_reg[3]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X2Y26          FDCE (Hold_fdce_C_D)         0.120     1.599    FSM_onehot_state_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.082%)  route 0.130ns (47.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.469    clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  FSM_onehot_state_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDCE (Prop_fdce_C_Q)         0.141     1.610 r  FSM_onehot_state_reg_reg[9]/Q
                         net (fo=2, routed)           0.130     1.740    FSM_onehot_state_reg_reg_n_0_[9]
    SLICE_X0Y29          FDCE                                         r  FSM_onehot_state_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     1.982    clk_IBUF_BUFG
    SLICE_X0Y29          FDCE                                         r  FSM_onehot_state_reg_reg[10]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y29          FDCE (Hold_fdce_C_D)         0.070     1.539    FSM_onehot_state_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 rx_reg_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_reg_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.479%)  route 0.123ns (46.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  rx_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  rx_reg_reg[14]/Q
                         net (fo=3, routed)           0.123     1.730    rx_reg_reg_n_0_[14]
    SLICE_X4Y27          FDCE                                         r  rx_reg_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X4Y27          FDCE                                         r  rx_reg_reg[15]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X4Y27          FDCE (Hold_fdce_C_D)         0.047     1.526    rx_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rx_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_reg_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  rx_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y27          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  rx_reg_reg[10]/Q
                         net (fo=3, routed)           0.115     1.722    rx_reg_reg_n_0_[10]
    SLICE_X5Y27          FDCE                                         r  rx_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.851     1.978    clk_IBUF_BUFG
    SLICE_X5Y27          FDCE                                         r  rx_reg_reg[11]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X5Y27          FDCE (Hold_fdce_C_D)         0.047     1.513    rx_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 rx_reg_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rx_reg_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.019%)  route 0.115ns (44.981%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.583     1.466    clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  rx_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y28          FDCE (Prop_fdce_C_Q)         0.141     1.607 r  rx_reg_reg[12]/Q
                         net (fo=3, routed)           0.115     1.722    rx_reg_reg_n_0_[12]
    SLICE_X5Y28          FDCE                                         r  rx_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.852     1.979    clk_IBUF_BUFG
    SLICE_X5Y28          FDCE                                         r  rx_reg_reg[13]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X5Y28          FDCE (Hold_fdce_C_D)         0.047     1.513    rx_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.513    
                         arrival time                           1.722    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 btn_db_unit/FSM_sequential_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_db_unit/q_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.209ns (66.271%)  route 0.106ns (33.729%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.586     1.469    btn_db_unit/CLK
    SLICE_X6Y31          FDRE                                         r  btn_db_unit/FSM_sequential_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDRE (Prop_fdre_C_Q)         0.164     1.633 r  btn_db_unit/FSM_sequential_state_reg_reg[1]/Q
                         net (fo=30, routed)          0.106     1.740    btn_db_unit/start_wr_tick
    SLICE_X7Y31          LUT5 (Prop_lut5_I2_O)        0.045     1.785 r  btn_db_unit/q_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.785    btn_db_unit/sel0[6]
    SLICE_X7Y31          FDRE                                         r  btn_db_unit/q_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.855     1.982    btn_db_unit/CLK
    SLICE_X7Y31          FDRE                                         r  btn_db_unit/q_reg_reg[6]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X7Y31          FDRE (Hold_fdre_C_D)         0.091     1.573    btn_db_unit/q_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 byte_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[33]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.432%)  route 0.162ns (46.568%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X3Y28          FDCE                                         r  byte_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  byte_reg_reg[0]/Q
                         net (fo=7, routed)           0.162     1.771    byte_reg[0]
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.045     1.816 r  FSM_onehot_state_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     1.816    FSM_onehot_state_reg[33]_i_1_n_0
    SLICE_X2Y28          FDCE                                         r  FSM_onehot_state_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.854     1.981    clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  FSM_onehot_state_reg_reg[33]/C
                         clock pessimism             -0.500     1.481    
    SLICE_X2Y28          FDCE (Hold_fdce_C_D)         0.120     1.601    FSM_onehot_state_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 FSM_onehot_state_reg_reg[27]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FSM_onehot_state_reg_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.971%)  route 0.134ns (45.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.585     1.468    clk_IBUF_BUFG
    SLICE_X2Y28          FDCE                                         r  FSM_onehot_state_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  FSM_onehot_state_reg_reg[27]/Q
                         net (fo=3, routed)           0.134     1.766    FSM_onehot_state_reg_reg_n_0_[27]
    SLICE_X3Y27          FDCE                                         r  FSM_onehot_state_reg_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.853     1.980    clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  FSM_onehot_state_reg_reg[28]/C
                         clock pessimism             -0.499     1.481    
    SLICE_X3Y27          FDCE (Hold_fdce_C_D)         0.066     1.547    FSM_onehot_state_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.766    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    FSM_onehot_state_reg_reg[18]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y27    FSM_onehot_state_reg_reg[19]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y25    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    FSM_onehot_state_reg_reg[20]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y29    FSM_onehot_state_reg_reg[21]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    FSM_onehot_state_reg_reg[22]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    FSM_onehot_state_reg_reg[23]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y27    FSM_onehot_state_reg_reg[24]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y27    FSM_onehot_state_reg_reg[25]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    FSM_onehot_state_reg_reg[19]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29    FSM_onehot_state_reg_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y29    FSM_onehot_state_reg_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[22]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[23]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    FSM_onehot_state_reg_reg[24]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[25]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y28    FSM_onehot_state_reg_reg[26]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y27    FSM_onehot_state_reg_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y25    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[23]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    FSM_onehot_state_reg_reg[24]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[25]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y27    FSM_onehot_state_reg_reg[28]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y27    FSM_onehot_state_reg_reg[29]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y25    FSM_onehot_state_reg_reg[2]/C



