<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<module id="DSS" XML_version="1" HW_revision="Unknown" description="ipxact12_to_ccs_generated">

    <register id="__ALL___SL2_BUF_ADDR_SKIP" description="Skip Pred MB Base Address" width="32" offset="0x0" page = "0" acronym="__ALL___SL2_BUF_ADDR_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for Skip Pred MB" resetval="24576" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP" description="MB Info (Part-I) Base Address TOP" width="32" offset="0x4" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for MB Info (Part-I) TOP" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBHDRINFO_BOT" description="MB Info (Part-I) Base Address BOT" width="32" offset="0x8" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for MB Info (Part-I) BOT" resetval="2048" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBMVINFO_TOP" description="MV Info (Part-II) Base Address TOP" width="32" offset="0xC" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBMVINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for MV Info (Part-II) TOP" resetval="4096" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_MBMVINFO_BOT" description="MV Info (Part-II) Base Address BOT" width="32" offset="0x10" page = "0" acronym="__ALL___SL2_BUF_ADDR_MBMVINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for MV Info (Part-II) BOT" resetval="6144" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEINFO" description="Slice Info Base Address" width="32" offset="0x14" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for Slice Info" resetval="8192" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICEEXPWEIGHTTABLE" description="Weighted Prediction Paremeters Base Address" width="32" offset="0x18" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICEEXPWEIGHTTABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for Weighted Prediction Paremeters" resetval="12288" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_SLICERPL" description="Reference Picture List Base Address" width="32" offset="0x1C" page = "0" acronym="__ALL___SL2_BUF_ADDR_SLICERPL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for Reference Picture List" resetval="16384" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_PICREFFRAMEINFO" description="Reference Frame Info Base Address" width="32" offset="0x20" page = "0" acronym="__ALL___SL2_BUF_ADDR_PICREFFRAMEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address (128b word aligned) for Reference Frame Info" resetval="20480" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_RFPB" description="Reference Frame Parameter Buffer Base Address" width="32" offset="0x24" page = "0" acronym="__ALL___SL2_BUF_ADDR_RFPB">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Reference Frame Parameter Buffer" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_Y_VC_R0" description="Luma Vertical Cache Ref=0 SL2 Base Address" width="32" offset="0x28" page = "0" acronym="__ALL___SL2_BUF_ADDR_Y_VC_R0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Luma Vertical Cache Ref=0" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_Y_VC_R1" description="Luma Vertical Cache Ref=1 SL2 Base Address" width="32" offset="0x2C" page = "0" acronym="__ALL___SL2_BUF_ADDR_Y_VC_R1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Luma Vertical Cache Ref=1" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_Y_VC_R2" description="Luma Vertical Cache Ref=2 SL2 Base Address" width="32" offset="0x30" page = "0" acronym="__ALL___SL2_BUF_ADDR_Y_VC_R2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Luma Vertical Cache Ref=2" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_Y_VC_R3" description="Luma Vertical Cache Ref=3 SL2 Base Address" width="32" offset="0x34" page = "0" acronym="__ALL___SL2_BUF_ADDR_Y_VC_R3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Luma Vertical Cache Ref=3" resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_UV_VC_R0" description="Chroma Vertical Cache Ref=0 SL2 Base Address" width="32" offset="0x48" page = "0" acronym="__ALL___SL2_BUF_ADDR_UV_VC_R0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description=" " resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Chroma Vertical Cache Ref=0 " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_UV_VC_R1" description="Chroma Vertical Cache Ref=1 SL2 Base Address" width="32" offset="0x4C" page = "0" acronym="__ALL___SL2_BUF_ADDR_UV_VC_R1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Chroma Vertical Cache Ref=1 " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_UV_VC_R2" description="Chroma Vertical Cache Ref=2 SL2 Base Address" width="32" offset="0x50" page = "0" acronym="__ALL___SL2_BUF_ADDR_UV_VC_R2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Chroma Vertical Cache Ref=2 " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_ADDR_UV_VC_R3" description="Chroma Vertical Cache Ref=3 SL2 Base Address" width="32" offset="0x54" page = "0" acronym="__ALL___SL2_BUF_ADDR_UV_VC_R3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="31" width="10"/>
        <bitfield id="BUF_ADDR" rwaccess="RW" range="" description="SL2 Base Address for Chroma Vertical Cache Ref=3 " resetval="0" end="0" begin="21" width="22"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_GW_REFWINDOW" description="BC Control Parameters for Luma Growing Window  Reference Pixel in SL2 fetched by iME" width="32" offset="0x100" page = "0" acronym="__ALL___SL2_BUF_DEPTH_GW_REFWINDOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="ACTUAL_DEPTH_MINUS1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="VIRTUAL_DEPTH_MINUS1" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_GW_REFWINDOW" description="BC Pointer Parameters for Luma Growing Window Reference Pixel in SL2 fetched by iME" width="32" offset="0x104" page = "0" acronym="__ALL___SL2_BUF_START_PTR_GW_REFWINDOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_POINTER" rwaccess="RW" range="" description="WRITE_POINTER" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER" rwaccess="RW" range="" description="READ_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="FULL_ON_CLEAR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_GW_REFWINDOW" description="BC Pointer Increment Parameters for Luma Growing Window Reference Pixel in SL2 fetched by iME" width="32" offset="0x108" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_GW_REFWINDOW">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_POINTER_INC" rwaccess="RW" range="" description="WRITE_POINTER_INC" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER_INC" rwaccess="RW" range="" description="READ_POINTER_INC" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SKIP" description="BC Control Parameters for Luma Skip Pred Pixel in SL2 produced by iME" width="32" offset="0x118" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="ACTUAL_DEPTH_MINUS1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="VIRTUAL_DEPTH_MINUS1" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SKIP" description="BC Pointer Parameters for Luma Skip Pred Pixel in SL2 produced by iME" width="32" offset="0x11C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_POINTER" rwaccess="RW" range="" description="WRITE_POINTER" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER" rwaccess="RW" range="" description="READ_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="FULL_ON_CLEAR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SKIP" description="BC Pointer Increment Parameters for Luma Skip Pred Pixel in SL2 produced by iME" width="32" offset="0x120" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SKIP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_POINTER_INC" rwaccess="RW" range="" description="WRITE_POINTER_INC" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER_INC" rwaccess="RW" range="" description="READ_POINTER_INC" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MBHDRINFO_TOP" description="BC Control Parameters for Top MB Level Information - part-I and part-II" width="32" offset="0x124" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="ACTUAL_DEPTH_MINUS1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="VIRTUAL_DEPTH_MINUS1" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_MBHDRINFO_TOP" description="BC Pointer Parameters for Top MB Level Information - part-I and part-II" width="32" offset="0x128" page = "0" acronym="__ALL___SL2_BUF_START_PTR_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_POINTER" rwaccess="RW" range="" description="WRITE_POINTER" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER" rwaccess="RW" range="" description="READ_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="FULL_ON_CLEAR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_TOP" description="BC Pointer Increment Parameters for Top MB Level Information - part-I and part-II" width="32" offset="0x12C" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_TOP">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_POINTER_INC" rwaccess="RW" range="" description="WRITE_POINTER_INC" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER_INC" rwaccess="RW" range="" description="READ_POINTER_INC" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_MBHDRINFO_BOT" description="BC Control Parameters for Bottom MB Level Information - part-I and part-II" width="32" offset="0x130" page = "0" acronym="__ALL___SL2_BUF_DEPTH_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="ACTUAL_DEPTH_MINUS1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="VIRTUAL_DEPTH_MINUS1" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_MBHDRINFO_BOT" description="BC Pointer Parameters for Bottom MB Level Information - part-I and part-II" width="32" offset="0x134" page = "0" acronym="__ALL___SL2_BUF_START_PTR_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_POINTER" rwaccess="RW" range="" description="WRITE_POINTER" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER" rwaccess="RW" range="" description="READ_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="FULL_ON_CLEAR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_BOT" description="BC Pointer Increment Parameters for Bottom MB Level Information - part-I and part-II" width="32" offset="0x138" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_MBHDRINFO_BOT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_POINTER_INC" rwaccess="RW" range="" description="WRITE_POINTER_INC" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER_INC" rwaccess="RW" range="" description="READ_POINTER_INC" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SLICEINFO" description="BC Control Parameters for Slice Level Info - Slice_Info" width="32" offset="0x13C" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="ACTUAL_DEPTH_MINUS1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="VIRTUAL_DEPTH_MINUS1" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SLICEINFO" description="BC Pointer Parameters for Slice Level Info - Slice_Info" width="32" offset="0x140" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_POINTER" rwaccess="RW" range="" description="WRITE_POINTER" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER" rwaccess="RW" range="" description="READ_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="FULL_ON_CLEAR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SLICEINFO" description="BC Pointer Increment Parameters for Slice Level Info - Slice_Info" width="32" offset="0x144" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SLICEINFO">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_POINTER_INC" rwaccess="RW" range="" description="WRITE_POINTER_INC" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER_INC" rwaccess="RW" range="" description="READ_POINTER_INC" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_DEPTH_SPARE_BC_0" description="BC Control Parameters for SPARE BC# 0" width="32" offset="0x148" page = "0" acronym="__ALL___SL2_BUF_DEPTH_SPARE_BC_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="ACTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="ACTUAL_DEPTH_MINUS1" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="VIRTUAL_DEPTH_MINUS1" rwaccess="RW" range="" description="VIRTUAL_DEPTH_MINUS1" resetval="0" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___SL2_BUF_START_PTR_SPARE_BC_0" description="BC Pointer Parameters for SPARE BC# 0" width="32" offset="0x14C" page = "0" acronym="__ALL___SL2_BUF_START_PTR_SPARE_BC_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="30" width="5"/>
        <bitfield id="WRITE_POINTER" rwaccess="RW" range="" description="WRITE_POINTER" resetval="0" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER" rwaccess="RW" range="" description="READ_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="FULL_ON_CLEAR" rwaccess="RW" range="" description="FULL_ON_CLEAR" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___SL2_BUF_PTR_INC_SPARE_BC_0" description="BC Pointer Increment Parameters for SPARE BC# 0" width="32" offset="0x150" page = "0" acronym="__ALL___SL2_BUF_PTR_INC_SPARE_BC_0">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="WRITE_POINTER_INC" rwaccess="RW" range="" description="WRITE_POINTER_INC" resetval="1" end="0" begin="9" width="10"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="10" begin="15" width="6"/>
        <bitfield id="READ_POINTER_INC" rwaccess="RW" range="" description="READ_POINTER_INC" resetval="1" end="16" begin="25" width="10"/>
    </register>
    <register id="__ALL___MODE" description="MC5 Mode Register" width="32" offset="0x200" page = "0" acronym="__ALL___MODE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="9" begin="31" width="23"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="1" begin="7" width="7"/>
        <bitfield id="ENCODER" rwaccess="RW" range="" description="0=&gt;Decoder, 1=&gt;Encoder" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MODE" rwaccess="RW" range="" description="0=&gt;H.241, 1=&gt;Normal" resetval="1" end="8" begin="8" width="1"/>
    </register>
    <register id="__ALL___CODEC_TYPE" description="MC5 codec type register" width="32" offset="0x204" page = "0" acronym="__ALL___CODEC_TYPE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="4" begin="31" width="28"/>
        <bitfield id="CODEC_TYPE" rwaccess="RW" range="" description="0=&gt;H.264, Others=&gt;Reserved" resetval="0" end="0" begin="3" width="4"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_1" description="MC5 Paremeters 1" width="32" offset="0x208" page = "0" acronym="__ALL___MC5_PARAMETER_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="Y_DDR_STRIDE" rwaccess="RW" range="" description="DDR Stride for Luma Component" resetval="16384" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_2" description="MC5 Paremeters 2" width="32" offset="0x20C" page = "0" acronym="__ALL___MC5_PARAMETER_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="UV_DDR_STRIDE" rwaccess="RW" range="" description="DDR Stride for Chroma Component" resetval="32768" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_3" description="MC5 Paremeters 3" width="32" offset="0x210" page = "0" acronym="__ALL___MC5_PARAMETER_3">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="SUB_TILE_TYPE" rwaccess="RW" range="" description="Type of DDR Sub-tile, 0-&gt;4x4, 1-&gt;8x4" resetval="0" end="0" begin="1" width="2"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_4" description="MC5 Paremeters 4" width="32" offset="0x214" page = "0" acronym="__ALL___MC5_PARAMETER_4">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="NV21" rwaccess="RW" range="" description="1 = NV21 mode of operation; 0 (default) = NV12" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_5" description="MC5 Paremeters 5" width="32" offset="0x218" page = "0" acronym="__ALL___MC5_PARAMETER_5">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="MAX_N_MB_MINUS1" rwaccess="RW" range="" description="Maximum value of n-MB - 1" resetval="3" end="0" begin="1" width="2"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_6" description="MC5 Paremeters 6" width="32" offset="0x21C" page = "0" acronym="__ALL___MC5_PARAMETER_6">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="CACHE_BYPASS" rwaccess="RW" range="" description="No Caching done by MC5" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_7" description="MC5 Paremeters 7" width="32" offset="0x220" page = "0" acronym="__ALL___MC5_PARAMETER_7">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="MV_BUF_SIZE" rwaccess="RW" range="" description="Size of entire MV Buffer in SL2 - applies for both odd and even" resetval="512" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_8" description="MC5 Paremeters 8" width="32" offset="0x224" page = "0" acronym="__ALL___MC5_PARAMETER_8">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="SEC_MERGE_BYPASS" rwaccess="RW" range="" description="1 = No Secondary Merging is performed" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___MC5_PARAMETER_9" description="MC5 Paremeters 9" width="32" offset="0x228" page = "0" acronym="__ALL___MC5_PARAMETER_9">
        <bitfield id="ARBITRARY_START" rwaccess="RW" range="" description="1 =&gt; We started decoding a stream at an arbitrary point and dpb is empty. MC5 should operate like intra MB for entire picture." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
    </register>
    <register id="__ALL___ENCODER_PARAMETER_1" description="MC5 Encoder Parameters 1" width="32" offset="0x280" page = "0" acronym="__ALL___ENCODER_PARAMETER_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="BSKIP_PRED_BY_IME" rwaccess="RW" range="" description="B-Skip Data Prepared by iME" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___VC_COMMON_PARAM" description="Vertical Cache Parameters" width="32" offset="0x2C0" page = "0" acronym="__ALL___VC_COMMON_PARAM">
        <bitfield id="VC_WIDTH" rwaccess="RW" range="" description="Luma Vertical Cache Width" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="26" begin="31" width="6"/>
        <bitfield id="UV_VC_EN" rwaccess="RW" range="" description="Chroma Vertical Cache Enable" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="2" begin="15" width="14"/>
        <bitfield id="Y_VC_EN" rwaccess="RW" range="" description="Luma Vertical Cache Enable" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___LUMA_VC_PARAM_0" description="Luma Vertical Cache Parameters #0" width="32" offset="0x2C4" page = "0" acronym="__ALL___LUMA_VC_PARAM_0">
        <bitfield id="Y_VC_R1_ENABLE" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 1 Enable" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="Y_VC_R1_HEIGHT" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 1 Vertical Search Range(VSR) in multiples of 8 pixels; Height = 2*VSR+16" resetval="0" end="22" begin="26" width="5"/>
        <bitfield id="Y_VC_R1_DPB_IDX" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 1 DPB Index" resetval="0" end="17" begin="21" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="Y_VC_R0_ENABLE" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 0 Enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Y_VC_R0_DPB_IDX" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 0 DPB Index" resetval="0" end="1" begin="5" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="11" begin="15" width="5"/>
        <bitfield id="Y_VC_R0_HEIGHT" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 0 Vertical Search Range(VSR) in multiples of 8 pixels; Height = 2*VSR+16" resetval="0" end="6" begin="10" width="5"/>
    </register>
    <register id="__ALL___LUMA_VC_PARAM_1" description="Luma Vertical Cache Parameters #1" width="32" offset="0x2C8" page = "0" acronym="__ALL___LUMA_VC_PARAM_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="Y_VC_R2_DPB_IDX" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 2 DPB Index" resetval="0" end="1" begin="5" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="11" begin="15" width="5"/>
        <bitfield id="Y_VC_R3_ENABLE" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 3 Enable" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="Y_VC_R2_ENABLE" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 2 Enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Y_VC_R2_HEIGHT" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 2 Vertical Search Range(VSR) in multiples of 8 pixels; Height = 2*VSR+16" resetval="0" end="6" begin="10" width="5"/>
        <bitfield id="Y_VC_R3_DPB_IDX" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 3 DPB Index" resetval="0" end="17" begin="21" width="5"/>
        <bitfield id="Y_VC_R3_HEIGHT" rwaccess="RW" range="" description="Luma Vertical Cache for Ref# 3 Vertical Search Range(VSR) in multiples of 8 pixels; Height = 2*VSR+16" resetval="0" end="22" begin="26" width="5"/>
    </register>
    <register id="__ALL___CHROMA_VC_PARAM_0" description="Chroma Vertical Cache Parameters #0" width="32" offset="0x2CC" page = "0" acronym="__ALL___CHROMA_VC_PARAM_0">
        <bitfield id="UV_VC_R0_ENABLE" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 0 Enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="UV_VC_R0_HEIGHT" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 0 Vertical Search Range(VSR) in multiples of 4 pixels; Height = 2*VSR+8" resetval="0" end="6" begin="10" width="5"/>
        <bitfield id="UV_VC_R1_DPB_IDX" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 1 DPB Index" resetval="0" end="17" begin="21" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="UV_VC_R0_DPB_IDX" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 0 DPB Index" resetval="0" end="1" begin="5" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="11" begin="15" width="5"/>
        <bitfield id="UV_VC_R1_HEIGHT" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 1 Vertical Search Range(VSR) in multiples of 4 pixels; Height = 2*VSR+8" resetval="0" end="22" begin="26" width="5"/>
        <bitfield id="UV_VC_R1_ENABLE" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 1 Enable" resetval="0" end="16" begin="16" width="1"/>
    </register>
    <register id="__ALL___CHROMA_VC_PARAM_1" description="Chroma Vertical Cache Parameters #1" width="32" offset="0x2D0" page = "0" acronym="__ALL___CHROMA_VC_PARAM_1">
        <bitfield id="UV_VC_R3_HEIGHT" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 3 Vertical Search Range(VSR) in multiples of 4 pixels; Height = 2*VSR+8" resetval="0" end="22" begin="26" width="5"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="27" begin="31" width="5"/>
        <bitfield id="UV_VC_R3_ENABLE" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 3 Enable" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="UV_VC_R2_DPB_IDX" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 2 DPB Index" resetval="0" end="1" begin="5" width="5"/>
        <bitfield id="UV_VC_R2_ENABLE" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 2 Enable" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="UV_VC_R3_DPB_IDX" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 3 DPB Index" resetval="0" end="17" begin="21" width="5"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="11" begin="15" width="5"/>
        <bitfield id="UV_VC_R2_HEIGHT" rwaccess="RW" range="" description="Chroma Vertical Cache for Ref# 2 Vertical Search Range(VSR) in multiples of 4 pixels; Height = 2*VSR+8" resetval="0" end="6" begin="10" width="5"/>
    </register>
    <register id="__ALL___MB_INF_CONTEXT" description="A register which defines which SL2BC MBInfo comes from" width="32" offset="0x300" page = "0" acronym="__ALL___MB_INF_CONTEXT">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="MB_INF_START_O_NE" rwaccess="RW" range="" description="MB Info read from odd or even SL2BC; 0-&gt; Even, 1-&gt; Odd" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___RPL_0_3_0" description="32 bit RPL word" width="32" offset="0x304" page = "0" acronym="__ALL___RPL_0_3_0">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=2 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=1 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=3 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=0 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_7_4" description="32 bit RPL word" width="32" offset="0x308" page = "0" acronym="__ALL___RPL_0_7_4">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=6 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=5 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=7 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=4 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_11_8" description="32 bit RPL word" width="32" offset="0x30C" page = "0" acronym="__ALL___RPL_0_11_8">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=10 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=9 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=11 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=8 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_15_12" description="32 bit RPL word" width="32" offset="0x310" page = "0" acronym="__ALL___RPL_0_15_12">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=14 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=13 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=15 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=12 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_19_16" description="32 bit RPL word" width="32" offset="0x314" page = "0" acronym="__ALL___RPL_0_19_16">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=18 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=17 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=19 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=16 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_23_20" description="32 bit RPL word" width="32" offset="0x318" page = "0" acronym="__ALL___RPL_0_23_20">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=22 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=21 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=23 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=20 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_27_24" description="32 bit RPL word" width="32" offset="0x31C" page = "0" acronym="__ALL___RPL_0_27_24">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=26 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=25 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=27 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=24 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_0_31_28" description="32 bit RPL word" width="32" offset="0x320" page = "0" acronym="__ALL___RPL_0_31_28">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=30 in L0" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=29 in L0" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=31 in L0" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=28 in L0" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_3_0" description="32 bit RPL word" width="32" offset="0x324" page = "0" acronym="__ALL___RPL_1_3_0">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=2 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=1 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=3 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=0 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_7_4" description="32 bit RPL word" width="32" offset="0x328" page = "0" acronym="__ALL___RPL_1_7_4">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=6 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=5 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=7 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=4 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_11_8" description="32 bit RPL word" width="32" offset="0x32C" page = "0" acronym="__ALL___RPL_1_11_8">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=10 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=9 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=11 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=8 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_15_12" description="32 bit RPL word" width="32" offset="0x330" page = "0" acronym="__ALL___RPL_1_15_12">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=14 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=13 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=15 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=12 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_19_16" description="32 bit RPL word" width="32" offset="0x334" page = "0" acronym="__ALL___RPL_1_19_16">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=18 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=17 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=19 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=16 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_23_20" description="32 bit RPL word" width="32" offset="0x338" page = "0" acronym="__ALL___RPL_1_23_20">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=22 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=21 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=23 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=20 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_27_24" description="32 bit RPL word" width="32" offset="0x33C" page = "0" acronym="__ALL___RPL_1_27_24">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=26 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=25 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=27 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=24 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___RPL_1_31_28" description="32 bit RPL word" width="32" offset="0x340" page = "0" acronym="__ALL___RPL_1_31_28">
        <bitfield id="PICTURE_FORMAT_1" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="REF_PIC_ID_2" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=30 in L1" resetval="0" end="18" begin="21" width="4"/>
        <bitfield id="PICTURE_FORMAT_0" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="PICTURE_FORMAT_2" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="PICTURE_FORMAT_3" rwaccess="RW" range="" description="0: frame picture, 1: top-field picture, 2: bottom-field picture, 3: Reserved." resetval="0" end="24" begin="25" width="2"/>
        <bitfield id="REF_PIC_ID_1" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=29 in L1" resetval="0" end="10" begin="13" width="4"/>
        <bitfield id="REF_PIC_ID_3" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=31 in L1" resetval="0" end="26" begin="29" width="4"/>
        <bitfield id="REF_PIC_ID_0" rwaccess="RW" range="" description="equal the reference frame ID of ref_idx=28 in L1" resetval="0" end="2" begin="5" width="4"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="22" begin="23" width="2"/>
    </register>
    <register id="__ALL___PID" description="MC5 PID" width="32" offset="0x400" page = "0" acronym="__ALL___PID">
        <bitfield id="PID" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SYSCONFIG" description="SYSCONFIG" width="32" offset="0x404" page = "0" acronym="__ALL___SYSCONFIG">
        <bitfield id="FREE_EMU" rwaccess="RW" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="6" begin="31" width="26"/>
        <bitfield id="SOFT_RESET" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="IDLE_MODE" rwaccess="RW" range="" description="" resetval="2" end="2" begin="3" width="2"/>
        <bitfield id="STANDBY_MODE" rwaccess="RW" range="" description="" resetval="2" end="4" begin="5" width="2"/>
    </register>
    <register id="__ALL___IRQ_STATUS_RAW" description="Raw status of sources.&#xA;Raw status is set even if the interrupt is not enabled;&#xA;Write 1 to set the raw status (mostly for debug)&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action&#xA;  Write 1:  Set event (for debug)&#xA;  Read 0:  No event pending &#xA;  Read 1:  Event pending" width="32" offset="0x408" page = "0" acronym="__ALL___IRQ_STATUS_RAW">
        <bitfield id="MC_FE_EOS" rwaccess="RW" range="" description="MC FE end of slice interrupt raw status" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="WATCHPOINT_L3_1" rwaccess="RW" range="" description="Watch-point for L3 port #1 interrupt raw status" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="MASTER_SRESPERR_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) received Sresp=ERR from platform interrupt raw status" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="MASTER_SRESPERR_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) received Sresp=ERR from platform interrupt raw status" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_1" rwaccess="RW" range="" description="Unexpected response received from L3 master port #1 interrupt raw status" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="MC_FE_EOMB" rwaccess="RW" range="" description="MC FE end of MB interrupt raw status" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MC_BE_EOMB" rwaccess="RW" range="" description="MC Back-end end of MB interrupt raw status" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="MC_FE_EOR" rwaccess="RW" range="" description="MC FE end of row interrupt raw status" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) send command for zero byte transfer interrupt raw status" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_0" rwaccess="RW" range="" description="Unexpected response received from L3 master port #0 interrupt raw status" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="WATCHPOINT_L3_0" rwaccess="RW" range="" description="Watch-point for L3 port #0 interrupt raw status" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) send command for zero byte transfer interrupt raw status" resetval="0" end="17" begin="17" width="1"/>
    </register>
    <register id="__ALL___IRQ_STATUS" description="Status of enabled sources.&#xA;The individual status bits are not set, unless the source is enabled (by setting corresponding bit in IRQ_ENABLE_SET register)&#xA;Write &quot;1&quot; to specific bit in this register to clear the status after interrupt has been serviced. &#xA;Note : Writing &quot;1&quot; clears the &quot;raw&quot; status as well&#xA;Note : Writing &quot;1&quot; generates internal EOI. The interrupt line is pulsed again, if any of the interrupt sources are still active (any of the status bits are &quot;1&quot;) after the write of &quot;1&quot;.&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;  Write 0:  No action &#xA;  Write 1:  Clear (raw) event - clears the corresponding bit in this register as well as the &quot;raw&quot; status bit in the IRQ_STATUS_RAW register&#xA;  Read 0:  No enabled event pending  &#xA;  Read 1:  Event pending " width="32" offset="0x40C" page = "0" acronym="__ALL___IRQ_STATUS">
        <bitfield id="MC_FE_EOS" rwaccess="RW" range="" description="MC FE end of slice interrupt status" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="WATCHPOINT_L3_1" rwaccess="RW" range="" description="Watch-point for L3 port #1 interrupt status" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="MASTER_SRESPERR_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) received Sresp=ERR from platform interrupt status" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="MASTER_SRESPERR_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) received Sresp=ERR from platform interrupt status" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_1" rwaccess="RW" range="" description="Unexpected response received from L3 master port #1 interrupt status" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="MC_FE_EOMB" rwaccess="RW" range="" description="MC FE end of MB interrupt status" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MC_BE_EOMB" rwaccess="RW" range="" description="MC Back-end end of MB interrupt status" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="MC_FE_EOR" rwaccess="RW" range="" description="MC FE end of row interrupt status" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) send command for zero byte transfer interrupt status" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_0" rwaccess="RW" range="" description="Unexpected response received from L3 master port #0 interrupt status" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="WATCHPOINT_L3_0" rwaccess="RW" range="" description="Watch-point for L3 port #0 interrupt status" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) send command for zero byte transfer interrupt status" resetval="0" end="17" begin="17" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_SET" description="Interrupt enable for each of the sources.&#xA;Writing &quot;1&quot; to specific field in this register enables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Enable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x410" page = "0" acronym="__ALL___IRQ_ENABLE_SET">
        <bitfield id="MC_FE_EOS" rwaccess="RW" range="" description="MC FE end of slice interrupt enable set" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="WATCHPOINT_L3_1" rwaccess="RW" range="" description="Watch-point for L3 port #1 interrupt enable set" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="MASTER_SRESPERR_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) received Sresp=ERR from platform interrupt enable set" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="MASTER_SRESPERR_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) received Sresp=ERR from platform interrupt enable set" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_1" rwaccess="RW" range="" description="Unexpected response received from L3 master port #1 interrupt enable set" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="MC_FE_EOMB" rwaccess="RW" range="" description="MC FE end of MB interrupt enable set" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MC_BE_EOMB" rwaccess="RW" range="" description="MC Back-end end of MB interrupt enable set" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="MC_FE_EOR" rwaccess="RW" range="" description="MC FE end of row interrupt enable set" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) send command for zero byte transfer interrupt enable set" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_0" rwaccess="RW" range="" description="Unexpected response received from L3 master port #0 interrupt enable set" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="WATCHPOINT_L3_0" rwaccess="RW" range="" description="Watch-point for L3 port #0 interrupt enable set" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) send command for zero byte transfer interrupt enable set" resetval="0" end="17" begin="17" width="1"/>
    </register>
    <register id="__ALL___IRQ_ENABLE_CLR" description="Interrupt disable for each of the sources.&#xA;Writing &quot;1&quot; to specific field in this register disables the corresponding source for interrupt generatation&#xA;The read value reflects whether the corresponding source is enabled/disabled for interrupt generation&#xA;&#xA;The following is the behavior for read/write into each of the individual fields :&#xA;Write 0:  No action &#xA;Write 1:  Disable interrupt&#xA;Read 0:  Interrupt disabled (masked) &#xA;Read 1:  Interrupt enabled " width="32" offset="0x414" page = "0" acronym="__ALL___IRQ_ENABLE_CLR">
        <bitfield id="MC_FE_EOS" rwaccess="RW" range="" description="MC FE end of slice interrupt enable clear" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="WATCHPOINT_L3_1" rwaccess="RW" range="" description="Watch-point for L3 port #1 interrupt enable clear" resetval="0" end="23" begin="23" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="MASTER_SRESPERR_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) received Sresp=ERR from platform interrupt enable clear" resetval="0" end="16" begin="16" width="1"/>
        <bitfield id="MASTER_SRESPERR_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) received Sresp=ERR from platform interrupt enable clear" resetval="0" end="20" begin="20" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_1" rwaccess="RW" range="" description="Unexpected response received from L3 master port #1 interrupt enable clear" resetval="0" end="22" begin="22" width="1"/>
        <bitfield id="MC_FE_EOMB" rwaccess="RW" range="" description="MC FE end of MB interrupt enable clear" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="MC_BE_EOMB" rwaccess="RW" range="" description="MC Back-end end of MB interrupt enable clear" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="MC_FE_EOR" rwaccess="RW" range="" description="MC FE end of row interrupt enable clear" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) send command for zero byte transfer interrupt enable clear" resetval="0" end="21" begin="21" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_0" rwaccess="RW" range="" description="Unexpected response received from L3 master port #0 interrupt enable clear" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="WATCHPOINT_L3_0" rwaccess="RW" range="" description="Watch-point for L3 port #0 interrupt enable clear" resetval="0" end="19" begin="19" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) send command for zero byte transfer interrupt enable clear" resetval="0" end="17" begin="17" width="1"/>
    </register>
    <register id="__ALL___IRQ_BLOCKING_CFG" description="Interrupt blocking configuration for each of the sources.&#xA;&#xA;If a bit in this register is set to &quot;1&quot;, MC5 halts after it generates an interrupt for the corresponding interrupt source, and waits for interrupt acknowledgement for that interrupt line before continuing execution.&#xA;&#xA;If a bit in this register is set to &quot;0&quot;, MC5 does not halt after it generates an interrupt for the corresponding interrupt source.&#xA;&#xA;The configuration in this register only apply to enabled interrupt sources." width="32" offset="0x418" page = "0" acronym="__ALL___IRQ_BLOCKING_CFG">
        <bitfield id="MC_FE_EOS" rwaccess="RW" range="" description="MC FE end of slice interrupt blocking enabled" resetval="1" end="1" begin="1" width="1"/>
        <bitfield id="WATCHPOINT_L3_1" rwaccess="RW" range="" description="Watch-point for L3 port #1 interrupt blocking enabled" resetval="1" end="23" begin="23" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="24" begin="31" width="8"/>
        <bitfield id="MASTER_SRESPERR_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) received Sresp=ERR from platform interrupt blocking enabled" resetval="1" end="16" begin="16" width="1"/>
        <bitfield id="MASTER_SRESPERR_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) received Sresp=ERR from platform interrupt blocking enabled" resetval="1" end="20" begin="20" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_1" rwaccess="RW" range="" description="Unexpected response received from L3 master port #1 interrupt blocking enabled" resetval="1" end="22" begin="22" width="1"/>
        <bitfield id="MC_FE_EOMB" rwaccess="RW" range="" description="MC FE end of MB interrupt blocking enabled" resetval="1" end="0" begin="0" width="1"/>
        <bitfield id="MC_BE_EOMB" rwaccess="RW" range="" description="MC Back-end end of MB interrupt blocking enabled" resetval="1" end="3" begin="3" width="1"/>
        <bitfield id="MC_FE_EOR" rwaccess="RW" range="" description="MC FE end of row interrupt blocking enabled" resetval="1" end="2" begin="2" width="1"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_1" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#1) send command for zero byte transfer interrupt blocking enabled" resetval="1" end="21" begin="21" width="1"/>
        <bitfield id="MASTER_UNEXP_RESP_L3_0" rwaccess="RW" range="" description="Unexpected response received from L3 master port #0 interrupt blocking enabled" resetval="1" end="18" begin="18" width="1"/>
        <bitfield id="WATCHPOINT_L3_0" rwaccess="RW" range="" description="Watch-point for L3 port #0 interrupt blocking enabled" resetval="1" end="19" begin="19" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="4" begin="15" width="12"/>
        <bitfield id="MASTER_0_BYTE_XFER_L3_0" rwaccess="RW" range="" description="MC-DMA OCP L3 master port (#0) send command for zero byte transfer interrupt blocking enabled" resetval="1" end="17" begin="17" width="1"/>
    </register>
    <register id="__ALL___DMA_WATCHPOINT_BOTTOM_BOUND" description="Watchpoint interrupt is raised when the DMA address on any L3 port is less than this bound." width="32" offset="0x440" page = "0" acronym="__ALL___DMA_WATCHPOINT_BOTTOM_BOUND">
        <bitfield id="L3_ADDRESS" rwaccess="RW" range="" description="Lower 32 bits of the address bound." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_WATCHPOINT_TOP_BOUND" description="Watchpoint interrupt is raised when the DMA address on any L3 port is more than this bound." width="32" offset="0x444" page = "0" acronym="__ALL___DMA_WATCHPOINT_TOP_BOUND">
        <bitfield id="L3_ADDRESS" rwaccess="RW" range="" description="Lower 32 bits of the address bound." resetval="4294967295" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___WATCHPOINT_INTR_ADDRESS_L3_0" description="L3 Port#0 Address which cause watch-point interrupt for L3 Port#0 (WATCHPOINT_L3_0)" width="32" offset="0x448" page = "0" acronym="__ALL___WATCHPOINT_INTR_ADDRESS_L3_0">
        <bitfield id="L3_ADDRESS" rwaccess="R" range="" description="Lower 32 bits of the address bound." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___WATCHPOINT_INTR_ADDRESS_L3_1" description="L3 Port#1 Address which cause watch-point interrupt for L3 Port#1 (WATCHPOINT_L3_1)" width="32" offset="0x44C" page = "0" acronym="__ALL___WATCHPOINT_INTR_ADDRESS_L3_1">
        <bitfield id="L3_ADDRESS" rwaccess="R" range="" description="Lower 32 bits of the address bound." resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___BC_ENABLE" description="Enable MMR for BCs in MC5. If this register is 0, the corresponding BC's ready is not looked for thread to proceed its execution" width="32" offset="0x450" page = "0" acronym="__ALL___BC_ENABLE">
        <bitfield id="SPARE_BC_1" rwaccess="RW" range="" description="Enable for Spare BC #1; 1=&gt;Enabled (BC Ready is required for thread to proceed); 0=&gt;Disabled" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SKIP_BC" rwaccess="RW" range="" description="Enable for SKIP_BC; 1=&gt;Enabled (BC Ready is required for thread to proceed); 0=&gt;Disabled" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="5" begin="31" width="27"/>
        <bitfield id="GW_REFWINDOW_BC" rwaccess="RW" range="" description="Enable for GW_REFWINDOW_BC; 1=&gt;Enabled (BC Ready is required for thread to proceed); 0=&gt;Disabled" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SPARE_BC_0" rwaccess="RW" range="" description="Enable for Spare BC #0; 1=&gt;Enabled (BC Ready is required for thread to proceed); 0=&gt;Disabled" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___MC5_ENABLE" description="MC5 Enable" width="32" offset="0x480" page = "0" acronym="__ALL___MC5_ENABLE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="1" begin="31" width="31"/>
        <bitfield id="MC_EN" rwaccess="RW" range="" description="" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___PROGRAM_AUTO_LOAD" description="Enable and SL2 location of the Auto Load MMR Image" width="32" offset="0x484" page = "0" acronym="__ALL___PROGRAM_AUTO_LOAD">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="30" width="9"/>
        <bitfield id="AUTO_PROGRAM_ADDR" rwaccess="RW" range="" description="Program Auto Load SL2 Base Address" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="AUTO_PROGRAM_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Program Auto Load Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___CONTEXT_AUTO_LOAD_STORE" description="Enable and SL2 location of the Context MMR Image" width="32" offset="0x488" page = "0" acronym="__ALL___CONTEXT_AUTO_LOAD_STORE">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="22" begin="29" width="8"/>
        <bitfield id="AUTO_CONTEXT_LOAD_EN" rwaccess="RW" range="" description="1 =&gt; Cotext Auto Load Enabled" resetval="0" end="30" begin="30" width="1"/>
        <bitfield id="AUTO_CONTEXT_ADDR" rwaccess="RW" range="" description="Context Auto Load / Store SL2 Base Address" resetval="0" end="0" begin="21" width="22"/>
        <bitfield id="AUTO_CONTEXT_STORE_EN" rwaccess="RW" range="" description="1 =&gt; Cotext Auto Store Enabled" resetval="0" end="31" begin="31" width="1"/>
    </register>
    <register id="__ALL___BC_CLEAR" description="BC Clear Register for LBC and SL2BC" width="32" offset="0x48C" page = "0" acronym="__ALL___BC_CLEAR">
        <bitfield id="CHROMA_BANKS_CLEAR" rwaccess="W" range="" description="BC Clear for All Chroma Data Banks LBCs" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="GW_REFWINDOW_BC_CLEAR" rwaccess="W" range="" description="BC Clear for Growing Window Reference Pixel SL2BC" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SLICEINFO_BC_CLEAR" rwaccess="W" range="" description="BC Clear for SliceInfo SL2BC" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="LUMA_BANKS_CLEAR" rwaccess="W" range="" description="BC Clear for All Luma Data Banks LBCs" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="MBHDRINFO_TOP_BC_CLEAR" rwaccess="W" range="" description="BC Clear for Top MB Information SL2BC" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="AMT_CLEAR" rwaccess="W" range="" description="BC Clear for AMT LBC" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="SPARE_BC_0_CLEAR" rwaccess="W" range="" description="BC Clear for SPARE BC# 0" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="PFC_CLEAR" rwaccess="W" range="" description="BC Clear for Filter Commands LBC" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="DMA_COMMANDS_CLEAR" rwaccess="W" range="" description="BC Clear for DMA Commands and DMA Internal Addres LBCs" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="MBHDRINFO_BOT_BC_CLEAR" rwaccess="W" range="" description="BC Clear for Bottom MB Information SL2BC" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="BE_SYNC_CLEAR" rwaccess="W" range="" description="BC Clear for BE SYNC LBC" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="Reserved_2" rwaccess="W" range="" description="BC Clear for SPARE BC# 1" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="SKIP_BC_CLEAR" rwaccess="W" range="" description="BC Clear for Skip Pred Pixel SL2BC" resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___BC_IDLE" description="BC Idle Register for LBC and SL2BC" width="32" offset="0x490" page = "0" acronym="__ALL___BC_IDLE">
        <bitfield id="MBHDRINFO_TOP_BC_IDLE" rwaccess="W" range="" description="BC idle for Top MB Information SL2BC" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SLICEINFO_BC_IDLE" rwaccess="W" range="" description="BC idle for SliceInfo SL2BC" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="14" begin="31" width="18"/>
        <bitfield id="SPARE_BC_0_IDLE" rwaccess="W" range="" description="BC idle for SPARE BC# 0" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="SKIP_BC_IDLE" rwaccess="W" range="" description="BC idle for Skip Pred Pixel SL2BC" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="BE_SYNC_IDLE" rwaccess="W" range="" description="BC idle for BE SYNC LBC" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="LUMA_BANKS_IDLE" rwaccess="W" range="" description="BC idle for All Luma Data Banks LBCs" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="GW_REFWINDOW_BC_IDLE" rwaccess="W" range="" description="BC idle for Growing Window Reference Pixel SL2BC" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="DMA_COMMANDS_IDLE" rwaccess="W" range="" description="BC idle for DMA Commands and DMA Internal Addres LBCs" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="PFC_IDLE" rwaccess="W" range="" description="BC idle for Filter Commands LBC" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="MBHDRINFO_BOT_BC_IDLE" rwaccess="W" range="" description="BC idle for Bottom MB Information SL2BC" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="CHROMA_BANKS_IDLE" rwaccess="W" range="" description="BC idle for All Chroma Data Banks LBCs" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="AMT_IDLE" rwaccess="W" range="" description="BC idle for AMT LBC" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="Reserved_2" rwaccess="W" range="" description="BC idle for SPARE BC# 1" resetval="0" end="7" begin="7" width="1"/>
    </register>
    <register id="__ALL___DBG_CAP" description="Debug Capability register is used by debug software to determine which optional debug modules are present and how many instances of each module exist." width="32" offset="0x500" page = "0" acronym="__ALL___DBG_CAP">
        <bitfield id="DBG_OWN_SUP" rwaccess="R" range="" description="Indicates if the HWA supports an module ownership.  v2.0 and above.  b0 - Not Supported.  b1 - Ownership supported." resetval="0" end="28" begin="28" width="1"/>
        <bitfield id="NUM_CNTRS" rwaccess="R" range="" description="The number of counter modules that exist.  &#xA;The registers supporting the counter modules must be implemented consecutively in the memory map." resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="SYS_EXE_REQ" rwaccess="R" range="" description="Whether HWA Core Execution status and control is supported.  b0 - Not Supported.  b1 - Supported." resetval="0" end="24" begin="24" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="30" begin="31" width="2"/>
        <bitfield id="TRIG_OUTPUT" rwaccess="R" range="" description="b0 - Trigger Outputs are not supported.  b1  - Trigger Outputs are supported." resetval="1" end="23" begin="23" width="1"/>
        <bitfield id="DBG_WP_DATA_SUP" rwaccess="R" range="" description="Indicates if the WP resources has corresponding data qualification.  b0 - Not supported.  b1 - Data qualifiers are supported." resetval="0" end="29" begin="29" width="1"/>
        <bitfield id="NUM_WPS" rwaccess="R" range="" description="The number of watchpoint modules that exist.  &#xA;The registers supporting the watchpoint modules must be implemented consecutively in the memory map" resetval="0" end="12" begin="15" width="4"/>
        <bitfield id="TRIG_CHNS" rwaccess="R" range="" description="Number of Trigger Channels Supported.  &#xA;b00 ------ No channels supported.  &#xA;b01 ------ One channel supported.  &#xA;b10 ------ Two channels supported.  &#xA;Others ---- Reserved." resetval="1" end="20" begin="21" width="2"/>
        <bitfield id="DBQ_RESET_SUP" rwaccess="R" range="" description="Whether HWA Core reset is supported or not which does not affect debug logic.  b0 - Not Supported.  b1 - Supported." resetval="0" end="25" begin="25" width="1"/>
        <bitfield id="DBG_INDIRECT_SUP" rwaccess="R" range="" description="Indicates if the HWA supports an indirect memory access port.  v2.0 and above.  b0 - Not Supported.  b1 - Indirect port supported." resetval="0" end="27" begin="27" width="1"/>
        <bitfield id="NUM_BPS" rwaccess="R" range="" description="The number of breakpoint modules that exist.  &#xA;The registers supporting the breakpoint modules must be implemented consecutively in the memory map." resetval="2" end="8" begin="11" width="4"/>
        <bitfield id="TRIG_INPUT" rwaccess="R" range="" description="b0  -  Trigger Inputs are not supported.  b1  -  Trigger Inputs are supported." resetval="1" end="22" begin="22" width="1"/>
        <bitfield id="DBG_SWBP_SUP" rwaccess="R" range="" description="Whether HWA Core supports SWBP or not.  b0 - Not Supported.  b1 - Supported." resetval="0" end="26" begin="26" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="7" width="8"/>
    </register>
    <register id="__ALL___DBG_CNTL" description="Debug Control register is used by debug software to control all of the basic debug functions." width="32" offset="0x504" page = "0" acronym="__ALL___DBG_CNTL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="20" begin="31" width="12"/>
        <bitfield id="Reserved_6" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="DBG_RESTART" rwaccess="RW" range="" description="Debug Restart Status bit. &#xA;This bit is normally set when the DBG_HALT bit transitions from 1 to 0 when the natural execution state is entered. &#xA;It is a sticky bit. It may also be set when a synchronous run causes the accelerator to leave halted state.  &#xA;Reading 1 means HWA Core exited halted state (at least temporarily).  &#xA;Reading 0 means HWA Core did not exit halted state.  &#xA;Writing 1 shall clear the bit if set. &#xA;There is no restriction on when it can be cleared.  &#xA;Writing 0 shall have no effect." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="DBG_HALT" rwaccess="RW" range="" description="Global debug run control.  &#xA;The bit will be read as being set upon entry to HALTED state due to halted state being entered &#xA;because of SWBP, HWBP, HWWP, EMU0 / 1 trigger or manual halt requested through this control.  &#xA;Writing 1 when read 0 shall cause a halt on the next possible halt boundary.  &#xA;Writing 0 when read 1 returns the system to the natural execution state. &#xA;A synchronous run hardware request has the same effect.  &#xA;Reading 1 means that the halted state has been reached or been requested by the manual halt mechanism.  &#xA;Reading 0 means that the target is in its natural execution state.  &#xA;NOTE: 1. The natural execution state means the FSM state entered prior to last entry into Halted state.  &#xA;2. This would be the last application requested FSM state unless the DBG_SYS_EXE_REQ control was used to change it." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="DBG_HALT_STEP" rwaccess="R" range="" description="Execution halted due to single step completion.  &#xA;Set to 1 when the single step completes.  &#xA;Set to 0 when execution resumes." resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="DBG_STAT_EMU0" rwaccess="R" range="" description="Statues of EMU0 input. This bit indicates the current value of the EMU0 input." resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="DBG_HALT_EMU0" rwaccess="R" range="" description="Execution halted due to trigger in on EMU0 input.  &#xA;Set to 1 when halt due to EMU0 input completes.  Set to 0 when execution resumes." resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="Reserved_3" rwaccess="R" range="" description="" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="DBG_HALT_USER" rwaccess="R" range="" description="Execution halted due to an application update of the DBG_HALT bit.  &#xA;Set to 1 when halt due to DBG_HALT update completes.  Set to 0 when execution resumes." resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="DBG_SINGLE_STEP_EN" rwaccess="RW" range="" description="Single Step Execution enable.  &#xA;When this bit is set, the accelerator core shall be halted upon execution of   a single instruction. &#xA;This is after the accelerator core has left the halted state by clearing the DBG_HALT control bit.  &#xA;Writing 1 enables halting when the next instruction following exit from halted state is executed.  &#xA;Writing 0 disables halts via single step.  &#xA;NOTE: 1. When the accelerator core enters its natural execution state, it may or may not execute an instruction and re-enter HALTED state." resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="DBG_EMU0_CNTL" rwaccess="R" range="" description="EMU0 output control.&#xA;The  cross trigger output control.  &#xA;This values in this field determine the behavior of the outputs generated on EMU0.  &#xA;NOTE: The effect of setting 1 is ignored if the HWA Core is currently in HALTED state until the HWA core exits and re-enters HALTED state.  &#xA;DBG_EMUn_CNTL=0, Output Enable=De-asserted, Output=0, Pulse=NA, Description=No output.  Input only.  &#xA;DBG_EMUn_CNTL=1, Output Enable=Stopping , Output=0, Pulse=Yes, Description=Pulse on halt. If this bit is set when halted then no effect until the HWA re-enters halted state.  &#xA;DBG_EMUn_CNTL=2, Output Enable=HWBP, Output=0, Pulse=Yes, Description=Pulse when any HWBP triggers.  &#xA;DBG_EMUn_CNTL=3, Output Enable=HWWP, Output=0, Pulse=Yes, Description=Pulse when any HWWP triggers.  &#xA;DBG_EMUn_CNTL=4, Output Enable=Asserted, Output=1, Pulse=No, Description=Drive pin high.  &#xA;DBG_EMUn_CNTL=5, Output Enable=Asserted, Output=0, Pulse=No, Description=Drive pin low.  &#xA;DBG_EMUn_CNTL=6 to 15, Description=Reserved." resetval="0" end="16" begin="19" width="4"/>
        <bitfield id="Reserved_4" rwaccess="R" range="" description="" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="DBG_HALT_BPWP" rwaccess="R" range="" description="Execution halted due to trigger from HWBP or WP.  Set to 1 halt due to breakpoint or watchpoint completes.  Set to 0 when execution resumes." resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="DBG_WPBP_EN" rwaccess="RW" range="" description="This bit enables the halts on watchpoint or hardware breakpoint trigger  events.  &#xA;Writing 1 enables halting on any hardware breakpoint or watchpoint trigger.  &#xA;Each breakpoint or watchpoint resource also has a local enable.  &#xA;Writing 0 disables halts via hardware breakpoints or watchpoints." resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="DBG_EXE_STAT" rwaccess="R" range="" description="The execution status of the module.  &#xA;Set to 1 when halted due to debug event.  &#xA;Set to 0 when execution resumes." resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="Reserved_5" rwaccess="R" range="" description="" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="DBG_EMU0_EN" rwaccess="RW" range="" description="EMU0 input trigger enable.  &#xA;Writing 1 enables halting on the falling edge of the EMU0 input.  &#xA;Writing 0 disables halts via EMU0 input." resetval="0" end="5" begin="5" width="1"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_CNTL" description="Hardware Brakepoint Control for MC FE (at MB-Index)" width="32" offset="0x540" page = "0" acronym="__ALL___DBG_HWBP_0_CNTL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="HALT" rwaccess="RW" range="" description="This bit configures the module to generate halt when triggered.  Writing 1 enables a HWA halt when triggered.  &#xA;The DBG_CNTL:DBG_HALT_BPWP must also be set for the halt to occur.  Writing 0 disables halt upon trigger." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="This is the local enable for the hardware breakpoint module.  &#xA;Writing 1 to this bit enables the module to generate an instruction address match trigger.  &#xA;Writing 0 to this bit disables the module." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGERED" rwaccess="RW" range="" description="This bit is Set to &quot;1&quot; when HWBP located at the MB_Index in DBG_HWBP_n_MB_Index is executed.  &#xA;Set to 1 when executing the MB index = DBG_HWBP_n_MB_Index.  Cleared to 0 by writing 1 to this bit." resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_MB_INDEX" description="Hardware Brakepoint from MC FE: At MB-Index" width="32" offset="0x544" page = "0" acronym="__ALL___DBG_HWBP_0_MB_INDEX">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Column index of the MB. After processing that MB HWA will halt." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Row index of the MB. After processing that MB HWA will halt." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_0_AMASK" description="Hardware Brakepoint: mask for mb-index" width="32" offset="0x54C" page = "0" acronym="__ALL___DBG_HWBP_0_AMASK">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Mask for the column index of DBG_HWBP_n_MB_INDEX" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Mask for the row index of      DBG_HWBP_n_MB_INDEX" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_CNTL" description="Hardware Brakepoint Control for MC BE (at MB-Index)" width="32" offset="0x580" page = "0" acronym="__ALL___DBG_HWBP_1_CNTL">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="HALT" rwaccess="RW" range="" description="This bit configures the module to generate halt when triggered.  Writing 1 enables a HWA halt when triggered.  &#xA;The DBG_CNTL:DBG_HALT_BPWP must also be set for the halt to occur.  Writing 0 disables halt upon trigger." resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="ENABLE" rwaccess="RW" range="" description="This is the local enable for the hardware breakpoint module.  &#xA;Writing 1 to this bit enables the module to generate an instruction address match trigger.  &#xA;Writing 0 to this bit disables the module." resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TRIGGERED" rwaccess="RW" range="" description="This bit is Set to &quot;1&quot; when HWBP located at the MB_Index in DBG_HWBP_n_MB_Index is executed.  &#xA;Set to 1 when executing the MB index = DBG_HWBP_n_MB_Index.  Cleared to 0 by writing 1 to this bit." resetval="0" end="2" begin="2" width="1"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_MB_INDEX" description="Hardware Brakepoint from MC BE: At MB-Index" width="32" offset="0x584" page = "0" acronym="__ALL___DBG_HWBP_1_MB_INDEX">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Column index of the MB. After processing that MB HWA will halt." resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Row index of the MB. After processing that MB HWA will halt." resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DBG_HWBP_1_AMASK" description="Hardware Brakepoint: mask for mb-index" width="32" offset="0x58C" page = "0" acronym="__ALL___DBG_HWBP_1_AMASK">
        <bitfield id="COLUMN_INDEX" rwaccess="RW" range="" description="Mask for the column index of DBG_HWBP_n_MB_INDEX" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="ROW_INDEX" rwaccess="RW" range="" description="Mask for the row index of      DBG_HWBP_n_MB_INDEX" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___DEBUG_1" description="MC5 Specific Debug Register 1" width="32" offset="0x5C0" page = "0" acronym="__ALL___DEBUG_1">
        <bitfield id="ONE_L3_PORT" rwaccess="RW" range="" description="DMA Operates using only 1 L3 port" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="CACHE_FLUSH" rwaccess="W" range="" description="Writing 1 will clear the horizontal cache; doesn't impact vertical cache; this register should be written when MC5 is in a halted state else output will be corrupted." resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___GW_REFWINDOW_BC_STATUS" description="Growing Window SL2BC Status" width="32" offset="0x600" page = "0" acronym="__ALL___GW_REFWINDOW_BC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SKIP_BC_STATUS" description="Skip Pred SL2BC Status" width="32" offset="0x608" page = "0" acronym="__ALL___SKIP_BC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MBHDRINFO_TOP_BC_STATUS" description="MB Info Top SL2BC Status" width="32" offset="0x60C" page = "0" acronym="__ALL___MBHDRINFO_TOP_BC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MBHDRINFO_BOT_BC_STATUS" description="MB Info Bottom SL2BC Status" width="32" offset="0x610" page = "0" acronym="__ALL___MBHDRINFO_BOT_BC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SLICEINFO_BC_STATUS" description="Reference Picture List FIFO Status" width="32" offset="0x614" page = "0" acronym="__ALL___SLICEINFO_BC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___SPARE_BC_0_STATUS" description="SPARE FIFO# 0 Status" width="32" offset="0x618" page = "0" acronym="__ALL___SPARE_BC_0_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___PFC_STATUS" description="PFC LBC Status" width="32" offset="0x620" page = "0" acronym="__ALL___PFC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___AMT_STATUS" description="AMT LBC Status" width="32" offset="0x624" page = "0" acronym="__ALL___AMT_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DMA_COMMANDS_STATUS" description="DMA_COMMANDS LBC Status" width="32" offset="0x628" page = "0" acronym="__ALL___DMA_COMMANDS_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS_STATUS" description="DMA_INTADDRESS LBC Status" width="32" offset="0x62C" page = "0" acronym="__ALL___DMA_INTADDRESS_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___BE_SYNC_STATUS" description="BE_SYNC LBC Status" width="32" offset="0x630" page = "0" acronym="__ALL___BE_SYNC_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_STATUS" description="MC_DATA_BANK_LUMA_EVEN_0 LBC Status" width="32" offset="0x634" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_STATUS" description="MC_DATA_BANK_LUMA_EVEN_1 LBC Status" width="32" offset="0x638" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_STATUS" description="MC_DATA_BANK_LUMA_EVEN_2 LBC Status" width="32" offset="0x63C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_STATUS" description="MC_DATA_BANK_LUMA_ODD_0 LBC Status" width="32" offset="0x640" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_STATUS" description="MC_DATA_BANK_LUMA_ODD_1 LBC Status" width="32" offset="0x644" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_STATUS" description="MC_DATA_BANK_LUMA_ODD_2 LBC Status" width="32" offset="0x648" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_STATUS" description="MC_DATA_BANK_CHROMA_EVEN_0 LBC Status" width="32" offset="0x64C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_STATUS" description="MC_DATA_BANK_CHROMA_EVEN_1 LBC Status" width="32" offset="0x650" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_STATUS" description="MC_DATA_BANK_CHROMA_EVEN_2 LBC Status" width="32" offset="0x654" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_STATUS" description="MC_DATA_BANK_CHROMA_ODD_0 LBC Status" width="32" offset="0x658" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_STATUS" description="MC_DATA_BANK_CHROMA_ODD_1 LBC Status" width="32" offset="0x65C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_STATUS" description="MC_DATA_BANK_CHROMA_ODD_2 LBC Status" width="32" offset="0x660" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_STATUS">
        <bitfield id="RD_POINTER" rwaccess="R" range="" description="RD_POINTER" resetval="0" end="16" begin="25" width="10"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="28" begin="30" width="3"/>
        <bitfield id="RD_STATUS" rwaccess="R" range="" description="RD_STATUS" resetval="0" end="26" begin="27" width="2"/>
        <bitfield id="EMPTY" rwaccess="R" range="" description="EMPTY" resetval="0" end="31" begin="31" width="1"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="12" begin="14" width="3"/>
        <bitfield id="WR_STATUS" rwaccess="R" range="" description="WR_STATUS" resetval="0" end="10" begin="11" width="2"/>
        <bitfield id="FULL" rwaccess="R" range="" description="FULL" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="WR_POINTER" rwaccess="R" range="" description="WR_POINTER" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___Slice_Paremeters_1" description="Slice Paremeters 1" width="32" offset="0x700" page = "0" acronym="__ALL___Slice_Paremeters_1">
        <bitfield id="MBAFFframeflag" rwaccess="R" range="" description="" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="Profile" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="FrameNumLSB" rwaccess="R" range="" description="" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="SliceType" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
    </register>
    <register id="__ALL___Slice_Paremeters_2" description="Slice Paremeters 2" width="32" offset="0x704" page = "0" acronym="__ALL___Slice_Paremeters_2">
        <bitfield id="CurrentBotFOC" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Slice_Paremeters_3" description="Slice Paremeters 3" width="32" offset="0x708" page = "0" acronym="__ALL___Slice_Paremeters_3">
        <bitfield id="CurrentTopFOC" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___Slice_Paremeters_4" description="Slice Paremeters 4" width="32" offset="0x70C" page = "0" acronym="__ALL___Slice_Paremeters_4">
        <bitfield id="CurrentPOC" rwaccess="R" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MB_Parameters_1" description="MB Parameters 1" width="32" offset="0x710" page = "0" acronym="__ALL___MB_Parameters_1">
        <bitfield id="B3_8x8_blk_pred_dir" rwaccess="R" range="" description="" resetval="0" end="14" begin="15" width="2"/>
        <bitfield id="B2_8x8_blk_partition_type" rwaccess="R" range="" description="" resetval="0" end="12" begin="13" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="19" begin="31" width="13"/>
        <bitfield id="B0_8x8_blk_partition_type" rwaccess="R" range="" description="" resetval="0" end="4" begin="5" width="2"/>
        <bitfield id="B1_8x8_blk_partition_type" rwaccess="R" range="" description="" resetval="0" end="8" begin="9" width="2"/>
        <bitfield id="Mb_field" rwaccess="R" range="" description="" resetval="0" end="18" begin="18" width="1"/>
        <bitfield id="B1_8x8_blk_pred_dir" rwaccess="R" range="" description="" resetval="0" end="6" begin="7" width="2"/>
        <bitfield id="B3_8x8_blk_partition_type" rwaccess="R" range="" description="" resetval="0" end="16" begin="17" width="2"/>
        <bitfield id="mb_partition_type" rwaccess="R" range="" description="" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="B0_8x8_blk_pred_dir" rwaccess="R" range="" description="" resetval="0" end="2" begin="3" width="2"/>
        <bitfield id="B2_8x8_blk_pred_dir" rwaccess="R" range="" description="" resetval="0" end="10" begin="11" width="2"/>
    </register>
    <register id="__ALL___MB_Parameters_2" description="MB Parameters 2" width="32" offset="0x714" page = "0" acronym="__ALL___MB_Parameters_2">
        <bitfield id="MB_Y" rwaccess="R" range="" description="" resetval="0" end="16" begin="24" width="9"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="25" begin="31" width="7"/>
        <bitfield id="MB_X" rwaccess="R" range="" description="" resetval="0" end="0" begin="8" width="9"/>
        <bitfield id="Reserved_2" rwaccess="R" range="" description="" resetval="0" end="9" begin="15" width="7"/>
    </register>
    <register id="__ALL___L3_DATA_FETCH_ENABLE" description="MMR Register to Enable L3 Data Fetch Statistics" width="32" offset="0x718" page = "0" acronym="__ALL___L3_DATA_FETCH_ENABLE">
        <bitfield id="PORT_0_ENABLE" rwaccess="RW" range="" description="1=&gt; L3_PORT_0_DATA_FETCH Counter is enabled 0=&gt; disabled" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="PORT_1_ENABLE" rwaccess="RW" range="" description="1=&gt; L3_PORT_1_DATA_FETCH Counter is enabled 0=&gt; disabled" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___L3_DATA_FETCH_CLEAR" description="MMR Register to Clear L3 Data Fetch Statistics" width="32" offset="0x71C" page = "0" acronym="__ALL___L3_DATA_FETCH_CLEAR">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
        <bitfield id="PORT_0_CLEAR" rwaccess="W" range="" description="Write 1 to Clear L3_PORT_0_DATA_FETCH" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="PORT_1_CLEAR" rwaccess="W" range="" description="Write 1 to Clear L3_PORT_1_DATA_FETCH" resetval="0" end="1" begin="1" width="1"/>
    </register>
    <register id="__ALL___L3_PORT_0_DATA_FETCH" description="Amount of Data Fetch in Bytes from MC-DMA L3 Port 0" width="32" offset="0x720" page = "0" acronym="__ALL___L3_PORT_0_DATA_FETCH">
        <bitfield id="PORT_0_BYTES" rwaccess="R" range="" description="Amount of Data Fetch in Bytes from MC-DMA L3 Port 0" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___L3_PORT_1_DATA_FETCH" description="Amount of Data Fetch in Bytes from MC-DMA L3 Port 1" width="32" offset="0x724" page = "0" acronym="__ALL___L3_PORT_1_DATA_FETCH">
        <bitfield id="PORT_1_BYTES" rwaccess="R" range="" description="Amount of Data Fetch in Bytes from MC-DMA L3 Port 1" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___L3_PORT_0_TAG_USAGE" description="MMR Register indicating which all Tags are used for MC-DMA L3 Port 0" width="32" offset="0x728" page = "0" acronym="__ALL___L3_PORT_0_TAG_USAGE">
        <bitfield id="TAG_7_USED" rwaccess="R" range="" description="0=&gt;Tag 7 is Free; 1=&gt; Tag 7 is Used" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TAG_8_USED" rwaccess="R" range="" description="0=&gt;Tag 8 is Free; 1=&gt; Tag 8 is Used" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="TAG_12_USED" rwaccess="R" range="" description="0=&gt;Tag 12 is Free; 1=&gt; Tag 12 is Used" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="TAG_4_USED" rwaccess="R" range="" description="0=&gt;Tag 4 is Free; 1=&gt; Tag 4 is Used" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TAG_9_USED" rwaccess="R" range="" description="0=&gt;Tag 9 is Free; 1=&gt; Tag 9 is Used" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="TAG_15_USED" rwaccess="R" range="" description="0=&gt;Tag 15 is Free; 1=&gt; Tag 15 is Used" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="TAG_1_USED" rwaccess="R" range="" description="0=&gt;Tag 1 is Free; 1=&gt; Tag 1 is Used" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TAG_14_USED" rwaccess="R" range="" description="0=&gt;Tag 14 is Free; 1=&gt; Tag 14 is Used" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="TAG_11_USED" rwaccess="R" range="" description="0=&gt;Tag 11 is Free; 1=&gt; Tag 11 is Used" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="TAG_13_USED" rwaccess="R" range="" description="0=&gt;Tag 13 is Free; 1=&gt; Tag 13 is Used" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="TAG_3_USED" rwaccess="R" range="" description="0=&gt;Tag 3 is Free; 1=&gt; Tag 3 is Used" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="TAG_2_USED" rwaccess="R" range="" description="0=&gt;Tag 2 is Free; 1=&gt; Tag 2 is Used" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="TAG_0_USED" rwaccess="R" range="" description="0=&gt;Tag 0 is Free; 1=&gt; Tag 0 is Used" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TAG_10_USED" rwaccess="R" range="" description="0=&gt;Tag 10 is Free; 1=&gt; Tag 10 is Used" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="TAG_5_USED" rwaccess="R" range="" description="0=&gt;Tag 5 is Free; 1=&gt; Tag 5 is Used" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="TAG_6_USED" rwaccess="R" range="" description="0=&gt;Tag 6 is Free; 1=&gt; Tag 6 is Used" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___L3_PORT_1_TAG_USAGE" description="MMR Register indicating which all Tags are used for MC-DMA L3 Port 1" width="32" offset="0x72C" page = "0" acronym="__ALL___L3_PORT_1_TAG_USAGE">
        <bitfield id="TAG_7_USED" rwaccess="R" range="" description="0=&gt;Tag 7 is Free; 1=&gt; Tag 7 is Used" resetval="0" end="7" begin="7" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="TAG_8_USED" rwaccess="R" range="" description="0=&gt;Tag 8 is Free; 1=&gt; Tag 8 is Used" resetval="0" end="8" begin="8" width="1"/>
        <bitfield id="TAG_12_USED" rwaccess="R" range="" description="0=&gt;Tag 12 is Free; 1=&gt; Tag 12 is Used" resetval="0" end="12" begin="12" width="1"/>
        <bitfield id="TAG_4_USED" rwaccess="R" range="" description="0=&gt;Tag 4 is Free; 1=&gt; Tag 4 is Used" resetval="0" end="4" begin="4" width="1"/>
        <bitfield id="TAG_9_USED" rwaccess="R" range="" description="0=&gt;Tag 9 is Free; 1=&gt; Tag 9 is Used" resetval="0" end="9" begin="9" width="1"/>
        <bitfield id="TAG_15_USED" rwaccess="R" range="" description="0=&gt;Tag 15 is Free; 1=&gt; Tag 15 is Used" resetval="0" end="15" begin="15" width="1"/>
        <bitfield id="TAG_1_USED" rwaccess="R" range="" description="0=&gt;Tag 1 is Free; 1=&gt; Tag 1 is Used" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="TAG_14_USED" rwaccess="R" range="" description="0=&gt;Tag 14 is Free; 1=&gt; Tag 14 is Used" resetval="0" end="14" begin="14" width="1"/>
        <bitfield id="TAG_11_USED" rwaccess="R" range="" description="0=&gt;Tag 11 is Free; 1=&gt; Tag 11 is Used" resetval="0" end="11" begin="11" width="1"/>
        <bitfield id="TAG_13_USED" rwaccess="R" range="" description="0=&gt;Tag 13 is Free; 1=&gt; Tag 13 is Used" resetval="0" end="13" begin="13" width="1"/>
        <bitfield id="TAG_3_USED" rwaccess="R" range="" description="0=&gt;Tag 3 is Free; 1=&gt; Tag 3 is Used" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="TAG_2_USED" rwaccess="R" range="" description="0=&gt;Tag 2 is Free; 1=&gt; Tag 2 is Used" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="TAG_0_USED" rwaccess="R" range="" description="0=&gt;Tag 0 is Free; 1=&gt; Tag 0 is Used" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="TAG_10_USED" rwaccess="R" range="" description="0=&gt;Tag 10 is Free; 1=&gt; Tag 10 is Used" resetval="0" end="10" begin="10" width="1"/>
        <bitfield id="TAG_5_USED" rwaccess="R" range="" description="0=&gt;Tag 5 is Free; 1=&gt; Tag 5 is Used" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="TAG_6_USED" rwaccess="R" range="" description="0=&gt;Tag 6 is Free; 1=&gt; Tag 6 is Used" resetval="0" end="6" begin="6" width="1"/>
    </register>
    <register id="__ALL___SCHEDULER_STATUS" description="Indicates HWA Status" width="32" offset="0x740" page = "0" acronym="__ALL___SCHEDULER_STATUS">
        <bitfield id="PIPEDOWN" rwaccess="R" range="" description="HWA is in pipedown" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="EXE" rwaccess="R" range="" description="HWA is executing" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="3" begin="31" width="29"/>
        <bitfield id="INIT" rwaccess="R" range="" description="HWA is autoloading/initializing" resetval="0" end="0" begin="0" width="1"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_FE_PRE" description="FE Pre Thread Status" width="32" offset="0x744" page = "0" acronym="__ALL___HWA_THREAD_STATUS_FE_PRE">
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_FE_MAIN" description="FE Main Thread Status" width="32" offset="0x748" page = "0" acronym="__ALL___HWA_THREAD_STATUS_FE_MAIN">
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_DMA" description="DMA Thread Status" width="32" offset="0x74C" page = "0" acronym="__ALL___HWA_THREAD_STATUS_DMA">
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___HWA_THREAD_STATUS_BE" description="BE Thread Status" width="32" offset="0x750" page = "0" acronym="__ALL___HWA_THREAD_STATUS_BE">
        <bitfield id="EXE" rwaccess="R" range="" description="Execution state" resetval="0" end="1" begin="1" width="1"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="7" begin="31" width="25"/>
        <bitfield id="HALT_DEBUG_IN" rwaccess="R" range="" description="Halted because of pi_emu" resetval="0" end="5" begin="5" width="1"/>
        <bitfield id="HALT_INTR" rwaccess="R" range="" description="Halted because of interrupt request" resetval="0" end="2" begin="2" width="1"/>
        <bitfield id="HALT_DEBUG_OUT" rwaccess="R" range="" description="Halted because of debug out request" resetval="0" end="6" begin="6" width="1"/>
        <bitfield id="WAIT" rwaccess="R" range="" description="Waiting for the Tstart_req" resetval="0" end="0" begin="0" width="1"/>
        <bitfield id="HALT_PIPEDOWN" rwaccess="R" range="" description="Thread piped down" resetval="0" end="3" begin="3" width="1"/>
        <bitfield id="HALT_REWIND" rwaccess="R" range="" description="Halted because of rewind" resetval="0" end="4" begin="4" width="1"/>
    </register>
    <register id="__ALL___W_BUF_FIRST_0" description="" width="32" offset="0x1000" page = "0" acronym="__ALL___W_BUF_FIRST_0">
        <bitfield id="W_BUF" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___W_BUF_FIRST_1" description="" width="32" offset="0x1004" page = "0" acronym="__ALL___W_BUF_FIRST_1">
        <bitfield id="W_BUF" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___W_BUF_LAST_0" description="" width="32" offset="0x13F8" page = "0" acronym="__ALL___W_BUF_LAST_0">
        <bitfield id="W_BUF" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___W_BUF_LAST_1" description="" width="32" offset="0x13FC" page = "0" acronym="__ALL___W_BUF_LAST_1">
        <bitfield id="W_BUF" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___RA_BUF_FIRST" description="" width="32" offset="0x1800" page = "0" acronym="__ALL___RA_BUF_FIRST">
        <bitfield id="RA_BUF" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___RA_BUF_LAST" description="" width="32" offset="0x1EFC" page = "0" acronym="__ALL___RA_BUF_LAST">
        <bitfield id="RA_BUF" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SA_MEM_FIRST_0" description="" width="32" offset="0x2000" page = "0" acronym="__ALL___SA_MEM_FIRST_0">
        <bitfield id="SA_MEM" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SA_MEM_FIRST_1" description="" width="32" offset="0x2004" page = "0" acronym="__ALL___SA_MEM_FIRST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="SA_MEM" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___SA_MEM_LAST_0" description="" width="32" offset="0x31F8" page = "0" acronym="__ALL___SA_MEM_LAST_0">
        <bitfield id="SA_MEM" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___SA_MEM_LAST_1" description="" width="32" offset="0x31FC" page = "0" acronym="__ALL___SA_MEM_LAST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="SA_MEM" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___VC_TAGS_FIRST" description="" width="32" offset="0x4000" page = "0" acronym="__ALL___VC_TAGS_FIRST">
        <bitfield id="VC_TAGS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___VC_TAGS_LAST" description="" width="32" offset="0x4FFC" page = "0" acronym="__ALL___VC_TAGS_LAST">
        <bitfield id="VC_TAGS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
    </register>
    <register id="__ALL___PFC_FIRST_0" description="" width="32" offset="0x6000" page = "0" acronym="__ALL___PFC_FIRST_0">
        <bitfield id="PFC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PFC_FIRST_1" description="" width="32" offset="0x6004" page = "0" acronym="__ALL___PFC_FIRST_1">
        <bitfield id="PFC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PFC_FIRST_2" description="" width="32" offset="0x6008" page = "0" acronym="__ALL___PFC_FIRST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="PFC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="7" width="8"/>
    </register>
    <register id="__ALL___PFC_LAST_0" description="" width="32" offset="0x83F0" page = "0" acronym="__ALL___PFC_LAST_0">
        <bitfield id="PFC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PFC_LAST_1" description="" width="32" offset="0x83F4" page = "0" acronym="__ALL___PFC_LAST_1">
        <bitfield id="PFC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___PFC_LAST_2" description="" width="32" offset="0x83F8" page = "0" acronym="__ALL___PFC_LAST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="8" begin="31" width="24"/>
        <bitfield id="PFC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="7" width="8"/>
    </register>
    <register id="__ALL___AMT0_FIRST_0" description="" width="32" offset="0x9B00" page = "0" acronym="__ALL___AMT0_FIRST_0">
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___AMT0_FIRST_1" description="" width="32" offset="0x9B04" page = "0" acronym="__ALL___AMT0_FIRST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___AMT0_LAST_0" description="" width="32" offset="0xB2F8" page = "0" acronym="__ALL___AMT0_LAST_0">
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___AMT0_LAST_1" description="" width="32" offset="0xB2FC" page = "0" acronym="__ALL___AMT0_LAST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___AMT1_FIRST_0" description="" width="32" offset="0xBB00" page = "0" acronym="__ALL___AMT1_FIRST_0">
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___AMT1_FIRST_1" description="" width="32" offset="0xBB04" page = "0" acronym="__ALL___AMT1_FIRST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___AMT1_LAST_0" description="" width="32" offset="0xD2F8" page = "0" acronym="__ALL___AMT1_LAST_0">
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___AMT1_LAST_1" description="" width="32" offset="0xD2FC" page = "0" acronym="__ALL___AMT1_LAST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___AMT2_FIRST_0" description="" width="32" offset="0xDB00" page = "0" acronym="__ALL___AMT2_FIRST_0">
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___AMT2_FIRST_1" description="" width="32" offset="0xDB04" page = "0" acronym="__ALL___AMT2_FIRST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___AMT2_LAST_0" description="" width="32" offset="0xF2F8" page = "0" acronym="__ALL___AMT2_LAST_0">
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___AMT2_LAST_1" description="" width="32" offset="0xF2FC" page = "0" acronym="__ALL___AMT2_LAST_1">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="12" begin="31" width="20"/>
        <bitfield id="AMT" rwaccess="RW" range="" description="" resetval="0" end="0" begin="11" width="12"/>
    </register>
    <register id="__ALL___DMA_COMMANDS0_FIRST_0" description="" width="32" offset="0x11B00" page = "0" acronym="__ALL___DMA_COMMANDS0_FIRST_0">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS0_FIRST_1" description="" width="32" offset="0x11B04" page = "0" acronym="__ALL___DMA_COMMANDS0_FIRST_1">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS0_FIRST_2" description="" width="32" offset="0x11B08" page = "0" acronym="__ALL___DMA_COMMANDS0_FIRST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DMA_COMMANDS0_LAST_0" description="" width="32" offset="0x13330" page = "0" acronym="__ALL___DMA_COMMANDS0_LAST_0">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS0_LAST_1" description="" width="32" offset="0x13334" page = "0" acronym="__ALL___DMA_COMMANDS0_LAST_1">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS0_LAST_2" description="" width="32" offset="0x13338" page = "0" acronym="__ALL___DMA_COMMANDS0_LAST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DMA_COMMANDS1_FIRST_0" description="" width="32" offset="0x13B00" page = "0" acronym="__ALL___DMA_COMMANDS1_FIRST_0">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS1_FIRST_1" description="" width="32" offset="0x13B04" page = "0" acronym="__ALL___DMA_COMMANDS1_FIRST_1">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS1_FIRST_2" description="" width="32" offset="0x13B08" page = "0" acronym="__ALL___DMA_COMMANDS1_FIRST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DMA_COMMANDS1_LAST_0" description="" width="32" offset="0x15330" page = "0" acronym="__ALL___DMA_COMMANDS1_LAST_0">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS1_LAST_1" description="" width="32" offset="0x15334" page = "0" acronym="__ALL___DMA_COMMANDS1_LAST_1">
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_COMMANDS1_LAST_2" description="" width="32" offset="0x15338" page = "0" acronym="__ALL___DMA_COMMANDS1_LAST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="10" begin="31" width="22"/>
        <bitfield id="DMA_COMMANDS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="9" width="10"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS0_FIRST_0" description="" width="32" offset="0x19B00" page = "0" acronym="__ALL___DMA_INTADDRESS0_FIRST_0">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS0_FIRST_1" description="" width="32" offset="0x19B04" page = "0" acronym="__ALL___DMA_INTADDRESS0_FIRST_1">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS0_FIRST_2" description="" width="32" offset="0x19B08" page = "0" acronym="__ALL___DMA_INTADDRESS0_FIRST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS0_LAST_0" description="" width="32" offset="0x1A110" page = "0" acronym="__ALL___DMA_INTADDRESS0_LAST_0">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS0_LAST_1" description="" width="32" offset="0x1A114" page = "0" acronym="__ALL___DMA_INTADDRESS0_LAST_1">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS0_LAST_2" description="" width="32" offset="0x1A118" page = "0" acronym="__ALL___DMA_INTADDRESS0_LAST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS1_FIRST_0" description="" width="32" offset="0x1A300" page = "0" acronym="__ALL___DMA_INTADDRESS1_FIRST_0">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS1_FIRST_1" description="" width="32" offset="0x1A304" page = "0" acronym="__ALL___DMA_INTADDRESS1_FIRST_1">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS1_FIRST_2" description="" width="32" offset="0x1A308" page = "0" acronym="__ALL___DMA_INTADDRESS1_FIRST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS1_LAST_0" description="" width="32" offset="0x1A910" page = "0" acronym="__ALL___DMA_INTADDRESS1_LAST_0">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS1_LAST_1" description="" width="32" offset="0x1A914" page = "0" acronym="__ALL___DMA_INTADDRESS1_LAST_1">
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___DMA_INTADDRESS1_LAST_2" description="" width="32" offset="0x1A918" page = "0" acronym="__ALL___DMA_INTADDRESS1_LAST_2">
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="16" begin="31" width="16"/>
        <bitfield id="DMA_INTADDRESS" rwaccess="RW" range="" description="" resetval="0" end="0" begin="15" width="16"/>
    </register>
    <register id="__ALL___BE_SYNC_FIRST" description="" width="32" offset="0x1BB000" page = "0" acronym="__ALL___BE_SYNC_FIRST">
        <bitfield id="BE_SYNC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___BE_SYNC_LAST" description="" width="32" offset="0x1BB004" page = "0" acronym="__ALL___BE_SYNC_LAST">
        <bitfield id="BE_SYNC" rwaccess="RW" range="" description="" resetval="0" end="0" begin="1" width="2"/>
        <bitfield id="Reserved_1" rwaccess="R" range="" description="" resetval="0" end="2" begin="31" width="30"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_0" description="" width="32" offset="0x1E000" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_0">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_1" description="" width="32" offset="0x1E004" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_1">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_2" description="" width="32" offset="0x1E008" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_2">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_3" description="" width="32" offset="0x1E00C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_FIRST_3">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_0" description="" width="32" offset="0x1E7F0" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_0">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_1" description="" width="32" offset="0x1E7F4" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_1">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_2" description="" width="32" offset="0x1E7F8" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_2">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_3" description="" width="32" offset="0x1E7FC" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_0_LAST_3">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_0" description="" width="32" offset="0x1F000" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_0">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_1" description="" width="32" offset="0x1F004" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_1">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_2" description="" width="32" offset="0x1F008" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_2">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_3" description="" width="32" offset="0x1F00C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_FIRST_3">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_0" description="" width="32" offset="0x1F7F0" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_0">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_1" description="" width="32" offset="0x1F7F4" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_1">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_2" description="" width="32" offset="0x1F7F8" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_2">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_3" description="" width="32" offset="0x1F7FC" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_1_LAST_3">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_0" description="" width="32" offset="0x20000" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_0">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_1" description="" width="32" offset="0x20004" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_1">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_2" description="" width="32" offset="0x20008" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_2">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_3" description="" width="32" offset="0x2000C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_FIRST_3">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_0" description="" width="32" offset="0x207F0" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_0">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_1" description="" width="32" offset="0x207F4" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_1">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_2" description="" width="32" offset="0x207F8" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_2">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_3" description="" width="32" offset="0x207FC" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_EVEN_2_LAST_3">
        <bitfield id="MC_DATA_BANK_LUMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_0" description="" width="32" offset="0x24000" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_0">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_1" description="" width="32" offset="0x24004" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_1">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_2" description="" width="32" offset="0x24008" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_2">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_3" description="" width="32" offset="0x2400C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_FIRST_3">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_0" description="" width="32" offset="0x247F0" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_0">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_1" description="" width="32" offset="0x247F4" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_1">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_2" description="" width="32" offset="0x247F8" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_2">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_3" description="" width="32" offset="0x247FC" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_0_LAST_3">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_0" description="" width="32" offset="0x25000" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_0">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_1" description="" width="32" offset="0x25004" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_1">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_2" description="" width="32" offset="0x25008" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_2">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_3" description="" width="32" offset="0x2500C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_FIRST_3">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_0" description="" width="32" offset="0x257F0" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_0">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_1" description="" width="32" offset="0x257F4" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_1">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_2" description="" width="32" offset="0x257F8" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_2">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_3" description="" width="32" offset="0x257FC" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_1_LAST_3">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_0" description="" width="32" offset="0x26000" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_0">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_1" description="" width="32" offset="0x26004" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_1">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_2" description="" width="32" offset="0x26008" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_2">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_3" description="" width="32" offset="0x2600C" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_FIRST_3">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_0" description="" width="32" offset="0x267F0" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_0">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_1" description="" width="32" offset="0x267F4" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_1">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_2" description="" width="32" offset="0x267F8" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_2">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_3" description="" width="32" offset="0x267FC" page = "0" acronym="__ALL___MC_DATA_BANK_LUMA_ODD_2_LAST_3">
        <bitfield id="MC_DATA_BANK_LUMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_0" description="" width="32" offset="0x2A000" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_1" description="" width="32" offset="0x2A004" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_2" description="" width="32" offset="0x2A008" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_3" description="" width="32" offset="0x2A00C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_FIRST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_0" description="" width="32" offset="0x2A3F0" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_1" description="" width="32" offset="0x2A3F4" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_2" description="" width="32" offset="0x2A3F8" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_3" description="" width="32" offset="0x2A3FC" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_0_LAST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_0" description="" width="32" offset="0x2A800" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_1" description="" width="32" offset="0x2A804" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_2" description="" width="32" offset="0x2A808" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_3" description="" width="32" offset="0x2A80C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_FIRST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_0" description="" width="32" offset="0x2ABF0" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_1" description="" width="32" offset="0x2ABF4" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_2" description="" width="32" offset="0x2ABF8" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_3" description="" width="32" offset="0x2ABFC" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_1_LAST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_0" description="" width="32" offset="0x2B000" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_1" description="" width="32" offset="0x2B004" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_2" description="" width="32" offset="0x2B008" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_3" description="" width="32" offset="0x2B00C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_FIRST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_0" description="" width="32" offset="0x2B3F0" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_1" description="" width="32" offset="0x2B3F4" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_2" description="" width="32" offset="0x2B3F8" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_3" description="" width="32" offset="0x2B3FC" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_EVEN_2_LAST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_EVEN_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_0" description="" width="32" offset="0x2D000" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_1" description="" width="32" offset="0x2D004" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_2" description="" width="32" offset="0x2D008" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_3" description="" width="32" offset="0x2D00C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_FIRST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_0" description="" width="32" offset="0x2D3F0" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_1" description="" width="32" offset="0x2D3F4" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_2" description="" width="32" offset="0x2D3F8" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_3" description="" width="32" offset="0x2D3FC" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_0_LAST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_0" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_0" description="" width="32" offset="0x2D800" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_1" description="" width="32" offset="0x2D804" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_2" description="" width="32" offset="0x2D808" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_3" description="" width="32" offset="0x2D80C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_FIRST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_0" description="" width="32" offset="0x2DBF0" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_1" description="" width="32" offset="0x2DBF4" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_2" description="" width="32" offset="0x2DBF8" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_3" description="" width="32" offset="0x2DBFC" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_1_LAST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_1" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_0" description="" width="32" offset="0x2E000" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_1" description="" width="32" offset="0x2E004" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_2" description="" width="32" offset="0x2E008" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_3" description="" width="32" offset="0x2E00C" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_FIRST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_0" description="" width="32" offset="0x2E3F0" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_0">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_1" description="" width="32" offset="0x2E3F4" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_1">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_2" description="" width="32" offset="0x2E3F8" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_2">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
    </register>
    <register id="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_3" description="" width="32" offset="0x2E3FC" page = "0" acronym="__ALL___MC_DATA_BANK_CHROMA_ODD_2_LAST_3">
        <bitfield id="MC_DATA_BANK_CHROMA_ODD_2" rwaccess="RW" range="" description="" resetval="0" end="0" begin="31" width="32"/>
</register>
</module>
