// Seed: 4128448052
module module_0 (
    input supply0 id_0,
    input supply1 id_1,
    input tri id_2,
    input supply1 id_3,
    output wand id_4,
    input supply1 id_5,
    output supply0 id_6,
    input wor id_7,
    input wor id_8,
    input tri1 id_9,
    output tri id_10,
    output wand id_11,
    output supply1 id_12,
    input wand id_13,
    input wire id_14,
    output wand id_15
);
  assign id_12 = 1'b0;
endmodule
module module_1 (
    output uwire id_0,
    inout uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    output wor id_4
);
  wire id_6;
  wire id_7;
  module_0(
      id_3, id_1, id_3, id_3, id_2, id_3, id_1, id_1, id_1, id_1, id_0, id_2, id_4, id_1, id_1, id_1
  );
endmodule
