Analysis & Synthesis report for GameVisualizer
Mon May 13 12:21:16 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Messages
  6. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+---------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                              ;
+-----------------------------+---------------------------------------------+
; Analysis & Synthesis Status ; Failed - Mon May 13 12:21:16 2019           ;
; Quartus Prime Version       ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name               ; GameVisualizer                              ;
; Top-level Entity Name       ; GameVisualizer                              ;
; Family                      ; Cyclone V                                   ;
; Logic utilization (in ALMs) ; N/A until Partition Merge                   ;
; Total registers             ; N/A until Partition Merge                   ;
; Total pins                  ; N/A until Partition Merge                   ;
; Total virtual pins          ; N/A until Partition Merge                   ;
; Total block memory bits     ; N/A until Partition Merge                   ;
; Total PLLs                  ; N/A until Partition Merge                   ;
; Total DLLs                  ; N/A until Partition Merge                   ;
+-----------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; GameVisualizer     ; GameVisualizer     ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Maximum processors allowed for parallel compilation                             ; 2                  ;                    ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Mon May 13 12:20:48 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off GameVisualizer -c GameVisualizer
Info (20032): Parallel compilation is enabled and will use up to 2 processors
Info (12248): Elaborating Qsys system entity "gameVisuals.qsys"
Info (12250): 2019.05.13.12:21:00 Progress: Loading Battleship/gameVisuals.qsys
Info (12250): 2019.05.13.12:21:00 Progress: Reading input file
Info (12250): 2019.05.13.12:21:01 Progress: Adding clk_0 [clock_source 16.1]
Info (12250): 2019.05.13.12:21:01 Progress: Parameterizing module clk_0
Info (12250): 2019.05.13.12:21:01 Progress: Adding communication_0 [communication 1.0]
Info (12250): 2019.05.13.12:21:02 Progress: Parameterizing module communication_0
Info (12250): 2019.05.13.12:21:02 Progress: Adding gameMemory_avalon_interface_0 [gameMemory_avalon_interface 1.0]
Info (12250): 2019.05.13.12:21:02 Progress: Parameterizing module gameMemory_avalon_interface_0
Info (12250): 2019.05.13.12:21:02 Progress: Adding masterSlave_0 [masterSlave 1.0]
Info (12250): 2019.05.13.12:21:02 Progress: Parameterizing module masterSlave_0
Info (12250): 2019.05.13.12:21:02 Progress: Adding nios2_qsys_0 [altera_nios2_qsys 16.1]
Info (12250): 2019.05.13.12:21:02 Progress: Parameterizing module nios2_qsys_0
Info (12250): 2019.05.13.12:21:02 Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 16.1]
Info (12250): 2019.05.13.12:21:02 Progress: Parameterizing module onchip_memory2_0
Info (12250): 2019.05.13.12:21:02 Progress: Building connections
Info (12250): 2019.05.13.12:21:02 Progress: Parameterizing connections
Info (12250): 2019.05.13.12:21:02 Progress: Validating
Info (12250): 2019.05.13.12:21:02 Progress: Done reading input file
Warning (12251): GameVisuals.nios2_qsys_0: Nios II Classic cores are no longer recommended for new projects
Info (12250): GameVisuals: Generating gameVisuals "gameVisuals" for QUARTUS_SYNTH
Info (12250): Communication_0: "gameVisuals" instantiated communication "communication_0"
Info (12250): GameMemory_avalon_interface_0: "gameVisuals" instantiated gameMemory_avalon_interface "gameMemory_avalon_interface_0"
Info (12250): MasterSlave_0: "gameVisuals" instantiated masterSlave "masterSlave_0"
Info (12250): Nios2_qsys_0: Starting RTL generation for module 'gameVisuals_nios2_qsys_0'
Info (12250): Nios2_qsys_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/eperlcmd.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=gameVisuals_nios2_qsys_0 --dir=C:/Users/Laurens/AppData/Local/Temp/alt8029_5463427940893854141.dir/0004_nios2_qsys_0_gen/ --quartus_bindir=C:/intelfpga_lite/16.1/quartus/bin64 --verilog --config=C:/Users/Laurens/AppData/Local/Temp/alt8029_5463427940893854141.dir/0004_nios2_qsys_0_gen//gameVisuals_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*) Starting Nios II generation
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   Checking for plaintext license.
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   Couldn't query license setup in Quartus directory C:/intelfpga_lite/16.1/quartus/bin64
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   Plaintext license not found.
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   Elaborating CPU configuration settings
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:07 (*)   Creating all objects for CPU
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:08 (*)   Generating RTL from CPU objects
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:08 (*)   Creating plain-text RTL
Info (12250): Nios2_qsys_0: # 2019.05.13 12:21:09 (*) Done Nios II generation
Info (12250): Nios2_qsys_0: Done RTL generation for module 'gameVisuals_nios2_qsys_0'
Info (12250): Nios2_qsys_0: "gameVisuals" instantiated altera_nios2_qsys "nios2_qsys_0"
Info (12250): Onchip_memory2_0: Starting RTL generation for module 'gameVisuals_onchip_memory2_0'
Info (12250): Onchip_memory2_0:   Generation command is [exec C:/intelfpga_lite/16.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/16.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/16.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/16.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=gameVisuals_onchip_memory2_0 --dir=C:/Users/Laurens/AppData/Local/Temp/alt8029_5463427940893854141.dir/0005_onchip_memory2_0_gen/ --quartus_dir=C:/intelfpga_lite/16.1/quartus --verilog --config=C:/Users/Laurens/AppData/Local/Temp/alt8029_5463427940893854141.dir/0005_onchip_memory2_0_gen//gameVisuals_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_memory2_0: Done RTL generation for module 'gameVisuals_onchip_memory2_0'
Info (12250): Onchip_memory2_0: "gameVisuals" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "gameVisuals" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "gameVisuals" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "gameVisuals" instantiated altera_reset_controller "rst_controller"
Info (12250): Nios2_qsys_0_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "nios2_qsys_0_data_master_translator"
Info (12250): GameMemory_avalon_interface_0_avalon_slave_0_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "gameMemory_avalon_interface_0_avalon_slave_0_translator"
Info (12250): Nios2_qsys_0_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "nios2_qsys_0_data_master_agent"
Info (12250): GameMemory_avalon_interface_0_avalon_slave_0_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "gameMemory_avalon_interface_0_avalon_slave_0_agent"
Info (12250): GameMemory_avalon_interface_0_avalon_slave_0_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "gameMemory_avalon_interface_0_avalon_slave_0_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_005: "mm_interconnect_0" instantiated altera_merlin_router "router_005"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_003: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_003"
Info (12250): Reusing file D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gameVisuals/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gameVisuals/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gameVisuals/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): GameVisuals: Done "gameVisuals" with 27 modules, 45 files
Info (12249): Finished elaborating Qsys system entity "gameVisuals.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file pll100mhz.v
    Info (12023): Found entity 1: PLL100MHz File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/PLL100MHz.v Line: 8
Info (12021): Found 1 design units, including 1 entities, in source file pll100mhz/pll100mhz_0002.v
    Info (12023): Found entity 1: PLL100MHz_0002 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/PLL100MHz/PLL100MHz_0002.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file vga_controller.v
    Info (12023): Found entity 1: vga_controller File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/vga_controller.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamevisualizer.v
    Info (12023): Found entity 1: GameVisualizer File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameVisualizer.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file gamemap.v
    Info (12023): Found entity 1: GameMap File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameMap.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file game_ram.v
    Info (12023): Found entity 1: game_RAM File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/game_RAM.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file gamememory.v
    Info (12023): Found entity 1: gameMemory File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/gameMemory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file gamememory_avalon_interface.v
    Info (12023): Found entity 1: gameMemory_avalon_interface File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/gameMemory_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file communication_memory.v
    Info (12023): Found entity 1: communication_memory File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/communication_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file reg32.v
    Info (12023): Found entity 1: reg32 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/reg32.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file communication_mem_avalon_interface.v
    Info (12023): Found entity 1: communication_mem_avalon_interface File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/communication_mem_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file masterslave.v
    Info (12023): Found entity 1: masterSlave File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/masterSlave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file masterslave_avalon_interface.v
    Info (12023): Found entity 1: masterSlave_avalon_interface File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/masterSlave_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/gamevisuals.v
    Info (12023): Found entity 1: gameVisuals File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/gamevisuals.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/gamevisuals/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/communication_mem_avalon_interface.v
    Info (12023): Found entity 1: communication_mem_avalon_interface File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/communication_mem_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/communication_memory.v
    Info (12023): Found entity 1: communication_memory File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/communication_memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamememory.v
    Info (12023): Found entity 1: gameMemory File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamememory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamememory_avalon_interface.v
    Info (12023): Found entity 1: gameMemory_avalon_interface File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamememory_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_irq_mapper.sv
    Info (12023): Found entity 1: gameVisuals_irq_mapper File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0.v
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_avalon_st_adapter File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_cmd_demux File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_cmd_demux_001 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_cmd_mux File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_mux_003.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_cmd_mux_003 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_cmd_mux_003.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_router_default_decode File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: gameVisuals_mm_interconnect_0_router File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_router_001_default_decode File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: gameVisuals_mm_interconnect_0_router_001 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_router_002_default_decode File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: gameVisuals_mm_interconnect_0_router_002 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_005.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_router_005_default_decode File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_005.sv Line: 45
    Info (12023): Found entity 2: gameVisuals_mm_interconnect_0_router_005 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_router_005.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_rsp_demux File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_rsp_mux File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: gameVisuals_mm_interconnect_0_rsp_mux_001 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 21 design units, including 21 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v
    Info (12023): Found entity 1: gameVisuals_nios2_qsys_0_register_bank_a_module File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 21
    Info (12023): Found entity 2: gameVisuals_nios2_qsys_0_register_bank_b_module File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 87
    Info (12023): Found entity 3: gameVisuals_nios2_qsys_0_nios2_oci_debug File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 153
    Info (12023): Found entity 4: gameVisuals_nios2_qsys_0_ociram_sp_ram_module File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 295
    Info (12023): Found entity 5: gameVisuals_nios2_qsys_0_nios2_ocimem File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 359
    Info (12023): Found entity 6: gameVisuals_nios2_qsys_0_nios2_avalon_reg File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 543
    Info (12023): Found entity 7: gameVisuals_nios2_qsys_0_nios2_oci_break File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 636
    Info (12023): Found entity 8: gameVisuals_nios2_qsys_0_nios2_oci_xbrk File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 931
    Info (12023): Found entity 9: gameVisuals_nios2_qsys_0_nios2_oci_dbrk File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1138
    Info (12023): Found entity 10: gameVisuals_nios2_qsys_0_nios2_oci_itrace File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1325
    Info (12023): Found entity 11: gameVisuals_nios2_qsys_0_nios2_oci_td_mode File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1649
    Info (12023): Found entity 12: gameVisuals_nios2_qsys_0_nios2_oci_dtrace File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1717
    Info (12023): Found entity 13: gameVisuals_nios2_qsys_0_nios2_oci_compute_input_tm_cnt File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1812
    Info (12023): Found entity 14: gameVisuals_nios2_qsys_0_nios2_oci_fifo_wrptr_inc File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1884
    Info (12023): Found entity 15: gameVisuals_nios2_qsys_0_nios2_oci_fifo_cnt_inc File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1927
    Info (12023): Found entity 16: gameVisuals_nios2_qsys_0_nios2_oci_fifo File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 1974
    Info (12023): Found entity 17: gameVisuals_nios2_qsys_0_nios2_oci_pib File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 2476
    Info (12023): Found entity 18: gameVisuals_nios2_qsys_0_nios2_oci_im File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 2545
    Info (12023): Found entity 19: gameVisuals_nios2_qsys_0_nios2_performance_monitors File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 2662
    Info (12023): Found entity 20: gameVisuals_nios2_qsys_0_nios2_oci File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 2679
    Info (12023): Found entity 21: gameVisuals_nios2_qsys_0 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0.v Line: 3188
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_jtag_debug_module_sysclk.v
    Info (12023): Found entity 1: gameVisuals_nios2_qsys_0_jtag_debug_module_sysclk File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_jtag_debug_module_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_jtag_debug_module_tck.v
    Info (12023): Found entity 1: gameVisuals_nios2_qsys_0_jtag_debug_module_tck File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_jtag_debug_module_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_jtag_debug_module_wrapper.v
    Info (12023): Found entity 1: gameVisuals_nios2_qsys_0_jtag_debug_module_wrapper File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_jtag_debug_module_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_oci_test_bench.v
    Info (12023): Found entity 1: gameVisuals_nios2_qsys_0_oci_test_bench File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_oci_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_test_bench.v
    Info (12023): Found entity 1: gameVisuals_nios2_qsys_0_test_bench File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_nios2_qsys_0_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/gamevisuals_onchip_memory2_0.v
    Info (12023): Found entity 1: gameVisuals_onchip_memory2_0 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/gamevisuals_onchip_memory2_0.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/masterslave.v
    Info (12023): Found entity 1: masterSlave File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/masterslave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/masterslave_avalon_interface.v
    Info (12023): Found entity 1: masterSlave_avalon_interface File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/masterslave_avalon_interface.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/gamevisuals/submodules/reg32.v
    Info (12023): Found entity 1: reg32 File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/db/ip/gamevisuals/submodules/reg32.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at GameVisualizer.v(108): created implicit net for "reset" File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameVisualizer.v Line: 108
Error (10161): Verilog HDL error at GameVisualizer.v(165): object "GPIO" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameVisualizer.v Line: 165
Error (10161): Verilog HDL error at GameVisualizer.v(166): object "GPIO" is not declared. Verify the object name is correct. If the name is correct, declare the object. File: D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameVisualizer.v Line: 166
Info (144001): Generated suppressed messages file D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameVisualizer.map.smsg
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings
    Error: Peak virtual memory: 4782 megabytes
    Error: Processing ended: Mon May 13 12:21:16 2019
    Error: Elapsed time: 00:00:28
    Error: Total CPU time (on all processors): 00:00:56


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Unief/IIW_Ma/HW_SW/Project/Battleship/GameVisualizer.map.smsg.


