# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 850 3.2e-05 512 210 400 450560 39.244 13.3509 113.725 418.057 584.623 584.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 850 3.2e-05 512 210 400 451584 38.354 13.2233 128.602 414.29 594.712 594.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 850 3.2e-05 512 210 400 450560 39.4054 13.3871 135.056 419.162 607.25 607.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 850 3.2e-05 512 210 400 442368 38.8234 13.1418 123.75 412.585 588.544 588.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 850 3.2e-05 512 210 400 448000 38.388 13.1973 126.254 412.631 590.714 590.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 850 3.2e-05 512 210 400 444416 38.9166 13.2014 129.854 413.624 595.84 596.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 850 3.2e-05 512 210 400 445440 38.6533 13.1743 130.241 412.604 594.926 595.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 850 3.2e-05 512 210 400 442368 39.8887 13.3495 125.194 418.141 596.825 597.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 850 3.2e-05 512 210 400 442368 38.8167 13.1443 125.736 412.696 590.635 590.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 850 3.2e-05 512 210 400 435200 39.5516 13.1686 132.595 412.622 598.187 598.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 850 3.2e-05 512 210 400 425984 41.3774 13.3452 153.249 417.759 625.976 626.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 850 3.2e-05 512 210 405 450560 39.1633 13.3394 109.501 417.684 579.942 580.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 850 3.2e-05 512 210 405 455680 39.1213 13.4042 114.731 418.965 586.477 586.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 850 3.2e-05 512 210 405 448512 39.1238 13.3106 112.127 416.634 581.445 581.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 850 3.2e-05 512 210 405 451584 39.2834 13.3922 115.962 418.365 587.254 587.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 850 3.2e-05 512 210 405 450560 39.1986 13.3491 118.567 417.776 589.157 589.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 850 3.2e-05 512 210 405 442368 39.3116 13.2348 131.562 414.284 598.647 598.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 850 3.2e-05 512 210 405 450560 39.4037 13.396 131.242 419.451 603.739 603.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 850 3.2e-05 512 210 405 442368 38.7672 13.1397 138.211 412.193 602.562 602.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 850 3.2e-05 512 210 405 435200 39.5629 13.1828 134.953 412.228 600.181 600.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 850 3.2e-05 512 210 405 444416 38.9124 13.1937 138.252 413.633 604.247 604.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 850 3.2e-05 512 210 405 445440 38.6358 13.1717 135.938 412.561 600.547 600.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 850 3.2e-05 512 210 405 442368 39.8767 13.3443 129.271 417.812 600.549 600.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 850 3.2e-05 512 210 405 442368 38.826 13.1439 152.589 412.646 617.453 617.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 850 3.2e-05 512 210 405 435200 39.5608 13.1763 150.64 412.372 615.994 616.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 850 3.2e-05 512 210 405 425984 41.3756 13.3449 133.558 417.847 606.373 606.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 850 3.2e-05 512 210 400 454656 38.8066 13.3407 105.438 418.039 575.875 576.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 850 3.2e-05 512 210 400 455680 39.078 13.3979 119.147 419.454 591.323 591.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 850 3.2e-05 512 210 400 454656 38.4139 13.314 110.519 416.674 579.172 579.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 850 3.2e-05 512 210 400 451584 39.2979 13.3923 112.66 418.394 583.991 584.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 850 3.2e-05 512 210 400 450560 39.1744 13.3438 113.023 417.776 583.569 583.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 850 3.2e-05 512 210 400 451584 38.3481 13.2321 140.023 414.348 606.202 606.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 850 3.2e-05 512 210 400 442368 38.0763 13.0684 96.3651 408.549 556.299 556.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 850 3.2e-05 512 210 400 450560 39.3924 13.3928 133.812 419.439 606.288 606.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 850 3.2e-05 512 210 400 430080 39.9227 13.1441 90.7792 412.342 556.435 556.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 850 3.2e-05 512 210 400 442368 38.7755 13.1379 123.346 412.299 587.808 587.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 850 3.2e-05 512 210 400 442368 38.8402 13.1422 89.0616 412.697 553.984 554.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 850 3.2e-05 512 210 400 448000 38.3695 13.185 130.667 412.258 594.733 594.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 850 3.2e-05 512 210 400 435200 39.5521 13.1734 90.4371 412.61 556.017 556.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 850 3.2e-05 512 210 400 444416 38.9274 13.1994 166.646 413.695 632.713 632.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 850 3.2e-05 512 210 400 430080 38.4379 13.0463 106.145 404.027 561.902 562.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 850 3.2e-05 512 210 400 445440 38.6268 13.1691 160.309 412.636 624.987 625.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 850 3.2e-05 512 210 400 430080 39.967 13.1666 105.005 412.644 571.031 571.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 850 3.2e-05 512 210 400 442368 39.9002 13.3423 154.122 417.79 625.401 625.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 850 3.2e-05 512 210 400 425984 41.403 13.3441 100.208 417.815 573.022 573.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 850 3.2e-05 512 210 400 442368 38.8151 13.1484 133.762 412.696 598.672 598.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 850 3.2e-05 512 210 400 393216 40.2595 12.8389 84.8862 396.333 534.565 534.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 850 3.2e-05 512 210 400 435200 39.5671 13.1759 137.538 412.616 603.142 603.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 850 3.2e-05 512 210 400 409600 41.931 13.1644 92.3859 412.444 560.168 560.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 850 3.2e-05 512 210 408 450560 39.1634 13.3425 105.953 418.095 576.804 576.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 850 3.2e-05 512 210 408 455680 39.0995 13.4011 113.445 419.02 585.209 585.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 850 3.2e-05 512 210 408 448512 39.0729 13.312 111.392 416.63 580.657 580.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 850 3.2e-05 512 210 408 442368 38.7855 13.1447 70.9964 412.298 535.474 535.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 850 3.2e-05 512 210 408 451584 39.2504 13.3906 129.567 418.463 600.914 601.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 850 3.2e-05 512 210 408 444416 38.9346 13.1978 81.3976 414.04 547.807 547.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 850 3.2e-05 512 210 408 450560 39.1633 13.3426 124.918 417.711 595.39 595.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 850 3.2e-05 512 210 408 442368 39.897 13.3385 82.1688 418.132 553.781 553.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 850 3.2e-05 512 210 408 442368 39.3184 13.2359 134.215 414.539 601.552 601.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 850 3.2e-05 512 210 408 423936 39.8275 13.0666 90.6898 408.457 552.285 552.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 850 3.2e-05 512 210 408 450560 39.3798 13.3923 129.72 419.097 601.836 602.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 850 3.2e-05 512 210 408 430080 39.9128 13.1441 89.7568 412.286 555.348 555.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 850 3.2e-05 512 210 408 442368 38.7685 13.14 164.86 412.586 629.598 629.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 850 3.2e-05 512 210 408 442368 38.8338 13.1461 107.057 412.297 571.577 571.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 850 3.2e-05 512 210 408 435200 39.5708 13.185 159.985 412.626 625.616 625.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 850 3.2e-05 512 210 408 435200 39.5878 13.177 108.265 412.307 573.585 573.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 850 3.2e-05 512 210 408 444416 38.9292 13.2035 159.371 413.968 625.724 625.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 850 3.2e-05 512 210 408 430080 38.4277 13.0497 102.703 404.422 558.85 559.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 850 3.2e-05 512 210 408 445440 38.6175 13.4915 154.813 412.27 619.436 619.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 850 3.2e-05 512 210 408 430080 39.9657 13.1584 98.3643 412.35 564.083 564.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 850 3.2e-05 512 210 408 442368 39.872 14.6008 148.581 418.147 621.449 621.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 850 3.2e-05 512 210 408 425984 41.3921 13.3424 96.3429 417.902 569.232 569.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 850 3.2e-05 512 210 400 450560 39.1478 13.337 118.694 417.584 589.014 589.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 850 3.2e-05 512 210 400 450560 39.4796 13.3944 106.928 419.142 579.195 579.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 850 3.2e-05 512 210 400 450560 39.3996 13.3923 69.8551 419.093 541.988 542.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 850 3.2e-05 512 210 400 448512 39.0622 13.312 113.892 416.386 582.9 583.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 850 3.2e-05 512 210 400 442368 38.7725 13.1506 72.4329 412.141 536.744 536.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 850 3.2e-05 512 210 400 451584 39.2531 13.388 123.18 418.452 594.527 594.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 850 3.2e-05 512 210 400 444416 38.8976 13.1938 77.4139 413.976 543.727 543.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 850 3.2e-05 512 210 400 450560 39.1584 13.3505 127.71 417.707 598.178 598.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 850 3.2e-05 512 210 400 442368 39.8758 13.3458 83.9688 418.1 555.537 555.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 850 3.2e-05 512 210 400 442368 39.3066 13.2321 132.697 414.186 599.672 599.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 850 3.2e-05 512 210 400 423936 39.8396 13.0672 91.9471 408.168 553.266 553.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 850 3.2e-05 512 210 400 450560 39.3828 13.3863 131.391 419.495 603.904 604.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 850 3.2e-05 512 210 400 430080 39.9098 13.1478 89.2076 412.339 554.854 555.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 850 3.2e-05 512 210 400 442368 38.7933 13.1464 159.369 412.236 623.792 623.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 850 3.2e-05 512 210 400 442368 38.8424 13.1489 106.88 412.653 571.764 571.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 850 3.2e-05 512 210 400 435200 39.5624 13.1789 156.413 412.54 621.949 622.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 850 3.2e-05 512 210 400 435200 39.5785 13.1715 105.386 412.656 571.036 571.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 850 3.2e-05 512 210 400 444416 38.9007 13.1974 154.201 413.976 620.526 620.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 850 3.2e-05 512 210 400 430080 38.4253 13.054 99.2891 404.427 555.443 555.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 850 3.2e-05 512 210 400 430080 40.021 13.1745 146.181 412.628 612.248 612.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 850 3.2e-05 512 210 400 430080 39.9704 13.1587 96.8748 412.591 562.834 563.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 850 3.2e-05 512 210 400 442368 39.88 13.3407 143.773 417.688 614.929 615.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 850 3.2e-05 512 210 400 425984 41.3938 13.7933 97.4588 418.189 571.082 571.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 850 3.2e-05 512 210 416 454656 38.7597 13.3421 107.378 418.037 577.766 577.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 850 3.2e-05 512 210 416 450560 39.1942 13.341 69.3306 418.061 540.171 540.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 850 3.2e-05 512 210 416 455680 39.0819 13.4046 110.62 419.414 582.77 582.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 850 3.2e-05 512 210 416 450560 39.3922 13.3916 70.7806 419.449 543.263 543.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 850 3.2e-05 512 210 416 448512 39.0583 13.3149 118.117 416.636 587.375 587.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 850 3.2e-05 512 210 416 442368 38.7876 13.1455 76.0853 412.632 540.898 541.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 850 3.2e-05 512 210 416 451584 39.2896 13.3886 117.668 418.333 588.923 589.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 850 3.2e-05 512 210 416 444416 38.9331 13.1948 74.3284 413.652 540.349 540.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 850 3.2e-05 512 210 416 451584 39.2709 13.3924 62.6637 418.361 533.932 534.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 850 3.2e-05 512 210 416 450560 39.1741 13.3405 118.67 418.112 589.548 589.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 850 3.2e-05 512 210 416 442368 39.8836 13.3479 79.3929 418.06 550.934 551.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 850 3.2e-05 512 210 416 442368 38.8449 13.155 66.2897 412.204 530.736 530.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 850 3.2e-05 512 210 416 442368 39.2866 13.2285 166.173 414.279 633.209 633.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 850 3.2e-05 512 210 416 423936 39.831 13.069 103.15 408.057 564.357 564.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 850 3.2e-05 512 210 416 414720 40.7179 13.0662 83.2455 408.548 545.819 546.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 850 3.2e-05 512 210 416 450560 39.3941 13.3878 159.115 419.41 631.549 631.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 850 3.2e-05 512 210 416 430080 39.9454 13.1467 102.454 412.64 568.432 568.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 850 3.2e-05 512 210 416 430080 39.9693 13.165 86.4143 412.389 552.192 552.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 850 3.2e-05 512 210 416 442368 38.7808 13.1471 147.394 412.19 611.763 611.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 850 3.2e-05 512 210 416 442368 38.8477 13.1505 97.1715 412.696 562.108 562.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 850 3.2e-05 512 210 416 405504 39.0795 12.8309 77.2862 395.899 525.342 525.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 850 3.2e-05 512 210 416 435200 39.5817 13.1786 144.217 412.631 609.852 610.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 850 3.2e-05 512 210 416 435200 39.574 13.1733 100.216 412.211 565.421 565.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 850 3.2e-05 512 210 416 422400 40.8595 13.183 81.078 412.661 548.024 548.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 850 3.2e-05 512 210 416 444416 38.9117 13.1966 141.829 413.534 607.722 607.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 850 3.2e-05 512 210 416 430080 38.4351 13.0437 95.9475 404.002 551.676 551.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 850 3.2e-05 512 210 416 430080 38.5284 13.0662 79.9851 404.118 535.949 536.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 850 3.2e-05 512 210 416 445440 38.615 13.1748 139.034 412.262 603.336 603.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 850 3.2e-05 512 210 416 430080 39.9667 13.1556 96.9037 412.648 562.924 563.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 850 3.2e-05 512 210 416 414720 39.5956 13.0695 77.9979 402.184 533.099 533.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 850 3.2e-05 512 210 416 442368 39.8768 13.3409 139.868 417.819 611.148 611.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 850 3.2e-05 512 210 416 425984 41.3894 13.3426 92.1519 417.904 565.034 565.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 850 3.2e-05 512 210 416 393216 40.2606 12.8403 76.0074 396.29 525.644 525.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 850 3.2e-05 512 210 400 434176 40.638 13.3489 102.229 417.747 574.213 574.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 850 3.2e-05 512 210 400 434176 40.6945 13.3403 65.8238 417.701 537.805 537.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 850 3.2e-05 512 210 400 435200 40.8627 13.402 115.009 419.415 588.94 589.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 850 3.2e-05 512 210 400 430080 41.227 13.3878 74.5342 419.446 548.843 549.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 850 3.2e-05 512 210 400 414720 41.4827 13.1744 59.3689 412.644 526.914 527.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 850 3.2e-05 512 210 400 430080 40.7268 13.3139 105.823 416.331 576.448 576.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 850 3.2e-05 512 210 400 417792 41.1049 13.14 67.8299 412.376 534.695 534.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 850 3.2e-05 512 210 400 405504 41.5466 13.0639 55.0016 408.462 518.321 518.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 850 3.2e-05 512 210 400 430080 41.2623 13.3968 151.1 418.387 624.396 624.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 850 3.2e-05 512 210 400 415744 41.5364 13.2063 94.7087 413.907 563.61 563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 850 3.2e-05 512 210 400 430080 41.247 13.3898 79.9101 418.727 553.525 553.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 850 3.2e-05 512 210 400 434176 40.6707 13.351 143.246 417.609 615.131 615.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 850 3.2e-05 512 210 400 425984 41.4117 13.3482 92.0831 418.097 565.184 565.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 850 3.2e-05 512 210 400 417792 41.1434 13.1461 72.8795 412.658 540.079 540.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 850 3.2e-05 512 210 400 423936 40.967 13.2326 145.306 414.349 614.106 614.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 850 3.2e-05 512 210 400 405504 41.5538 13.4203 90.753 408.468 554.439 554.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 850 3.2e-05 512 210 400 414720 40.7532 13.0677 81.5387 408.618 544.224 544.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 850 3.2e-05 512 210 400 368640 42.4983 12.8349 64.673 395.892 516.15 516.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 850 3.2e-05 512 210 400 430080 41.2696 13.3911 138.029 419.445 612.38 612.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 850 3.2e-05 512 210 400 409600 41.8688 13.1438 89.8521 412.628 557.734 557.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 850 3.2e-05 512 210 400 399360 42.966 13.1628 73.8401 412.678 542.891 543.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 850 3.2e-05 512 210 400 409600 41.8917 13.1483 72.664 412.452 540.405 540.592
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 850 3.2e-05 512 210 400 417792 41.1078 13.1423 125.761 412.222 592.481 592.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 850 3.2e-05 512 210 400 417792 41.1236 13.1502 89.5066 412.652 556.684 556.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 850 3.2e-05 512 210 400 368640 42.4727 12.8307 66.067 395.951 517.562 517.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 850 3.2e-05 512 210 400 393216 40.2465 12.8326 66.8513 395.969 516.152 516.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 850 3.2e-05 512 210 400 422400 40.8202 13.1912 131.694 412.596 598.547 598.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 850 3.2e-05 512 210 400 409600 41.9839 13.1774 88.228 412.699 556.333 556.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 850 3.2e-05 512 210 400 422400 40.8679 13.1857 78.6703 412.723 545.693 545.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 850 3.2e-05 512 210 400 409600 41.9237 13.1661 70.7356 412.954 539.032 539.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 850 3.2e-05 512 210 432 450560 39.1103 13.3423 124.243 417.937 594.873 595.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 850 3.2e-05 512 210 432 450560 39.1651 13.3483 81.0389 417.712 551.512 551.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 850 3.2e-05 512 210 432 442368 38.776 13.1482 81.4669 412.243 545.878 546.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 850 3.2e-05 512 210 432 450560 39.4345 13.401 120.317 419.469 592.864 593.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 850 3.2e-05 512 210 432 450560 39.3798 13.4 79.5838 419.413 552.021 552.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 850 3.2e-05 512 210 432 430080 40.0392 13.1798 63.2502 412.646 529.365 529.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 850 3.2e-05 512 210 432 448512 39.0477 13.312 165.765 416.401 634.775 634.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 850 3.2e-05 512 210 432 442368 38.7709 13.147 106.334 412.489 570.997 571.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 850 3.2e-05 512 210 432 423936 39.8447 13.0621 83.1136 408.494 544.762 544.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 850 3.2e-05 512 210 432 442368 38.8181 13.142 73.4017 412.692 538.299 538.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 850 3.2e-05 512 210 432 451584 39.2409 13.3995 156.381 418.454 627.716 627.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 850 3.2e-05 512 210 432 444416 38.9273 13.1994 100.931 413.529 566.828 567.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 850 3.2e-05 512 210 432 451584 39.2523 13.387 83.653 418.772 555.31 555.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 850 3.2e-05 512 210 432 430080 38.4213 13.0425 72.3043 404.47 528.489 528.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 850 3.2e-05 512 210 432 450560 39.1699 13.3421 154.242 417.769 624.78 624.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 850 3.2e-05 512 210 432 442368 39.8932 13.3509 97.7973 417.846 569.139 569.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 850 3.2e-05 512 210 432 442368 38.8458 13.1441 82.35 412.306 546.904 547.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 850 3.2e-05 512 210 432 425984 41.4089 13.3427 70.0828 418.566 543.65 543.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 850 3.2e-05 512 210 432 442368 39.3069 13.2362 146.266 414.575 613.626 613.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 850 3.2e-05 512 210 432 423936 39.8289 13.0703 98.4975 408.157 559.803 559.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 850 3.2e-05 512 210 432 414720 40.7561 13.0785 81.8521 408.59 544.527 544.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 850 3.2e-05 512 210 432 405504 39.0587 12.8328 79.5653 396.274 527.982 528.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 850 3.2e-05 512 210 432 450560 39.3928 13.3925 147.594 419.444 620.068 620.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 850 3.2e-05 512 210 432 430080 39.9303 13.1488 100.825 412.29 566.439 566.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 850 3.2e-05 512 210 432 430080 39.983 13.1615 84.4509 412.683 550.522 550.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 850 3.2e-05 512 210 432 409600 41.8959 13.142 75.6081 412.773 543.668 543.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 850 3.2e-05 512 210 400 446464 39.4962 13.3446 120.437 417.996 591.524 591.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 850 3.2e-05 512 210 400 442368 39.8673 13.3485 78.2716 417.724 549.458 549.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 850 3.2e-05 512 210 400 430080 39.9196 16.3411 63.1152 412.242 531.864 532.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 850 3.2e-05 512 210 400 450560 39.4439 13.4083 114.781 419.474 587.355 587.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 850 3.2e-05 512 210 400 450560 39.3919 13.394 74.5818 419.104 546.722 546.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 850 3.2e-05 512 210 400 430080 40.0533 13.1742 59.9212 412.645 526.04 526.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 850 3.2e-05 512 210 400 430080 39.9499 13.1438 51.6478 412.583 517.568 517.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 850 3.2e-05 512 210 400 442368 39.5188 13.3101 151.942 416.328 621.348 621.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 850 3.2e-05 512 210 400 430080 39.9342 13.1441 95.1932 416.275 564.791 564.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 850 3.2e-05 512 210 400 423936 39.8438 13.0683 76.8732 408.215 538.247 538.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 850 3.2e-05 512 210 400 417792 41.1465 13.1444 64.3116 412.3 531.153 531.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 850 3.2e-05 512 210 400 444416 39.8597 13.386 141.292 418.648 613.431 613.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 850 3.2e-05 512 210 400 430080 40.2287 13.2041 90.7175 413.973 558.369 558.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 850 3.2e-05 512 210 400 430080 41.2609 13.3837 73.9915 418.825 547.707 547.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 850 3.2e-05 512 210 400 401408 41.1852 13.054 61.9097 404.387 520.781 520.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 850 3.2e-05 512 210 400 442368 39.8739 13.3394 142.835 418.017 614.315 614.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 850 3.2e-05 512 210 400 442368 39.8726 13.3448 93.156 417.651 564.275 564.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 850 3.2e-05 512 210 400 417792 41.1404 13.148 73.7741 412.702 541.01 541.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 850 3.2e-05 512 210 400 425984 41.402 13.3425 67.318 418.189 540.503 540.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 850 3.2e-05 512 210 400 442368 39.3116 13.2326 144.796 414.291 611.88 612.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 850 3.2e-05 512 210 400 423936 39.8444 13.0609 98.7173 408.499 560.367 560.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 850 3.2e-05 512 210 400 414720 40.7359 13.077 80.171 408.592 542.822 543.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 850 3.2e-05 512 210 400 405504 39.0585 12.8312 74.911 396.265 523.317 523.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 850 3.2e-05 512 210 400 414720 39.5971 13.0632 70.5933 402.129 525.624 525.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 850 3.2e-05 512 210 400 450560 39.3673 13.3886 141.811 419.497 614.313 614.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 850 3.2e-05 512 210 400 430080 39.9303 13.142 94.617 412.601 560.538 560.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 850 3.2e-05 512 210 400 430080 39.979 13.1604 80.1882 412.345 545.919 546.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 850 3.2e-05 512 210 400 409600 41.9157 13.1542 71.2997 412.403 539.017 539.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 850 3.2e-05 512 210 400 409600 41.9483 13.1605 67.8464 412.739 535.937 536.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 850 3.2e-05 512 210 420 438272 40.3133 13.3407 114.184 418.044 586.129 586.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 850 3.2e-05 512 210 420 434176 40.6839 13.3407 74.976 417.723 546.963 547.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 850 3.2e-05 512 210 420 430080 39.9141 13.1359 61.6727 412.176 527.144 527.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 850 3.2e-05 512 210 420 425984 41.4208 13.3447 67.458 417.696 540.163 540.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 850 3.2e-05 512 210 420 440320 40.3464 13.4 156.293 419.456 629.747 629.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 850 3.2e-05 512 210 420 440320 40.2932 13.3908 101.036 419.438 574.405 574.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 850 3.2e-05 512 210 420 430080 40.0196 13.1774 81.0196 412.647 547.112 547.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 850 3.2e-05 512 210 420 430080 39.9279 13.1486 68.9788 412.284 534.589 534.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 850 3.2e-05 512 210 420 436224 40.1254 13.3206 141.762 416.329 611.796 611.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 850 3.2e-05 512 210 420 430080 39.924 13.1426 93.6193 412.578 559.51 559.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 850 3.2e-05 512 210 420 423936 39.8377 13.0676 75.0228 408.542 536.721 536.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 850 3.2e-05 512 210 420 417792 41.1676 13.1544 65.6477 412.6 532.822 533.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 850 3.2e-05 512 210 420 430080 39.9801 13.1618 59.3085 412.27 524.965 525.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 850 3.2e-05 512 210 420 437248 40.5779 13.3894 140.897 418.272 613.384 613.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 850 3.2e-05 512 210 420 430080 40.2075 13.1994 88.8809 413.69 556.228 556.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 850 3.2e-05 512 210 420 430080 41.2724 13.3882 75.3648 418.529 548.798 548.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 850 3.2e-05 512 210 420 401408 41.1779 13.0554 61.317 404.462 520.263 520.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 850 3.2e-05 512 210 420 394240 42.7562 13.0888 53.5064 409.238 518.835 519.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 850 3.2e-05 512 210 420 434176 40.6654 13.3468 134.221 417.714 606.194 606.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 850 3.2e-05 512 210 420 425984 41.3973 13.3511 89.1312 418.22 562.344 562.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 850 3.2e-05 512 210 420 417792 41.1507 13.1436 72.3397 412.691 539.571 539.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 850 3.2e-05 512 210 420 425984 41.4141 13.3425 69.1235 417.873 541.999 542.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 850 3.2e-05 512 210 420 409600 41.9288 13.1448 60.8774 413.019 529.222 529.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 850 3.2e-05 512 210 448 425984 41.3478 13.3455 117.322 418.085 590.354 590.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 850 3.2e-05 512 210 448 425984 41.3971 13.3409 76.1171 417.717 548.818 549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 850 3.2e-05 512 210 448 417792 41.1016 13.1429 62.4517 412.239 529.184 529.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 850 3.2e-05 512 210 448 425984 41.4113 13.3427 70.1873 418.157 543.343 543.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 850 3.2e-05 512 210 448 424960 41.7844 13.3962 154.684 419.471 629.583 629.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 850 3.2e-05 512 210 448 419840 42.286 13.3864 98.3097 419.486 573.716 573.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 850 3.2e-05 512 210 448 414720 41.5067 13.1686 79.5523 412.309 546.788 546.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 850 3.2e-05 512 210 448 409600 41.8705 13.151 68.3444 412.352 535.968 536.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 850 3.2e-05 512 210 448 409600 41.9829 13.1707 62.0084 412.655 530.07 530.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 850 3.2e-05 512 210 448 423936 41.2622 13.3104 142.131 416.633 613.581 613.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 850 3.2e-05 512 210 448 417792 41.1083 13.1486 93.15 412.585 560.238 560.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 850 3.2e-05 512 210 448 405504 41.5566 13.0601 73.3863 408.216 536.461 536.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 850 3.2e-05 512 210 448 417792 41.1505 13.1482 66.437 412.688 533.673 533.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 850 3.2e-05 512 210 448 399360 42.9559 13.1564 56.9842 412.676 526.024 526.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 850 3.2e-05 512 210 448 422912 41.8796 13.386 138.233 418.744 612.485 612.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 850 3.2e-05 512 210 448 415744 41.8431 13.2014 87.4574 413.917 556.664 556.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 850 3.2e-05 512 210 448 408576 43.332 13.3965 72.7752 418.462 548.216 548.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 850 3.2e-05 512 210 448 401408 41.2011 13.0497 62.8516 404.426 521.77 521.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 850 3.2e-05 512 210 448 394240 42.7603 13.0892 54.6984 408.912 519.705 519.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 850 3.2e-05 512 210 448 425984 41.3805 13.3407 139.143 417.776 611.888 612.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 850 3.2e-05 512 210 448 425984 41.4117 13.3427 93.1841 417.825 566.009 566.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 850 3.2e-05 512 210 448 417792 41.1613 13.1396 75.2722 412.361 542.179 542.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 850 3.2e-05 512 210 448 425984 41.4184 13.3435 71.3703 417.751 544.133 544.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 850 3.2e-05 512 210 448 409600 41.9297 13.1441 63.6353 412.739 531.694 531.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 850 3.2e-05 512 210 448 393216 40.2848 12.8328 57.9835 396.342 507.687 507.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 850 3.2e-05 512 210 512 393216 45.1924 13.3791 217.479 419.405 695.71 695.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 850 3.2e-05 512 210 512 389120 44.935 13.3448 139.641 418.089 616.255 616.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 850 3.2e-05 512 210 512 385024 45.3363 13.3468 94.5764 418.065 571.576 571.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 850 3.2e-05 512 210 512 380928 44.6222 13.1399 76.4572 412.304 546.774 546.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 850 3.2e-05 512 210 512 376832 46.1802 13.3509 67.6256 418.109 545.513 545.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 850 3.2e-05 512 210 512 368640 45.7789 13.1438 61.3475 412.631 533.149 533.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 850 3.2e-05 512 210 512 368640 45.8335 13.1441 56.5765 412.6 528.406 528.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 850 3.2e-05 512 210 512 344064 46.6362 13.052 49.9479 404.468 514.348 514.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 850 3.2e-05 512 210 512 360448 47.829 13.3391 68.5301 417.819 547.778 547.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 850 3.2e-05 512 210 420 401408 41.3882 13.0496 175.085 404.421 634.197 634.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 850 3.2e-05 512 210 448 401408 41.3774 13.0464 179.695 404.465 638.835 639.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 850 3.2e-05 512 210 400 430080 39.5512 13.0847 183.935 409.276 646.102 646.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 850 3.2e-05 512 210 432 430080 39.6224 13.0903 196.991 408.906 658.864 659.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 850 3.2e-05 512 210 416 442368 40.1781 13.3427 182.189 417.822 653.788 653.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 850 3.2e-05 512 210 416 430080 39.962 13.1461 121.172 412.841 587.369 587.551
