// Seed: 660013122
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    input tri  id_2
);
  wire id_4;
endmodule
module module_1 (
    input tri0 id_0,
    output supply0 id_1,
    output tri1 id_2,
    input wor id_3,
    input wor id_4,
    output tri1 id_5,
    input tri1 id_6,
    input wand id_7,
    output supply1 id_8
    , id_18,
    input uwire id_9,
    output uwire id_10,
    input uwire id_11,
    output wire id_12
    , id_19,
    input tri0 id_13,
    input uwire id_14,
    input supply0 id_15,
    input tri1 id_16
);
  wire id_20;
  assign id_12 = 1;
  module_0(
      id_15, id_11, id_6
  );
  assign id_10 = id_13;
  wire id_21;
endmodule
