

================================================================
== Vitis HLS Report for 'v_mix_upsample_false_s'
================================================================
* Date:           Thu Jul 18 12:04:22 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.802 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        1|  8303041|  10.000 ns|  83.030 ms|    1|  8303041|       no|
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |                                                          |                                                |  Latency (cycles) |   Latency (absolute)  |  Interval  |                    Pipeline                   |
        |                         Instance                         |                     Module                     |   min   |   max   |    min    |    max    | min |  max |                      Type                     |
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+
        |grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98  |v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2  |        2|     3842|  20.000 ns|  38.420 us|    1|  3841|  loop auto-rewind stp(delay=0 clock cycles(s))|
        +----------------------------------------------------------+------------------------------------------------+---------+---------+-----------+-----------+-----+------+-----------------------------------------------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_105_1  |        0|  8303040|  4 ~ 3844|          -|          -|  0 ~ 2160|        no|
        +--------------------+---------+---------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     25|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      15|     82|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     98|    -|
|Register         |        -|    -|      42|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      57|    205|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |                         Instance                         |                     Module                     | BRAM_18K| DSP| FF | LUT| URAM|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98  |v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2  |        0|   0|  15|  82|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+
    |Total                                                     |                                                |        0|   0|  15|  82|    0|
    +----------------------------------------------------------+------------------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |y_10_fu_128_p2        |         +|   0|  0|  12|          12|           1|
    |icmp_ln105_fu_123_p2  |      icmp|   0|  0|  12|          12|          12|
    |ap_block_state1       |        or|   0|  0|   1|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  25|          25|          14|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |HwReg_layerEnableFlag_2_val_blk_n  |   9|          2|    1|          2|
    |HwReg_layerHeight_2_val_blk_n      |   9|          2|    1|          2|
    |HwReg_layerHeight_2_val_c_blk_n    |   9|          2|    1|          2|
    |HwReg_layerWidth_2_val_blk_n       |   9|          2|    1|          2|
    |HwReg_layerWidth_2_val_c_blk_n     |   9|          2|    1|          2|
    |ap_NS_fsm                          |  17|          4|    1|          4|
    |ap_done                            |   9|          2|    1|          2|
    |srcLayer2Rgb_read                  |   9|          2|    1|          2|
    |srcLayer2x_write                   |   9|          2|    1|          2|
    |y_fu_60                            |   9|          2|   12|         24|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |  98|         22|   21|         44|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |                                  Name                                 | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |HwReg_layerEnableFlag_2_val_read_reg_139                               |   1|   0|    1|          0|
    |ap_CS_fsm                                                              |   3|   0|    3|          0|
    |ap_done_reg                                                            |   1|   0|    1|          0|
    |empty_75_reg_148                                                       |  12|   0|   12|          0|
    |empty_reg_143                                                          |  12|   0|   12|          0|
    |grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98_ap_start_reg  |   1|   0|    1|          0|
    |y_fu_60                                                                |  12|   0|   12|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                  |  42|   0|   42|          0|
    +-----------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|                  RTL Ports                 | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                                      |   in|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|ap_rst                                      |   in|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|ap_start                                    |   in|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|ap_done                                     |  out|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|ap_continue                                 |   in|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|ap_idle                                     |  out|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|ap_ready                                    |  out|    1|  ap_ctrl_hs|        v_mix_upsample<false>|  return value|
|srcLayer2Rgb_dout                           |   in|   24|     ap_fifo|                 srcLayer2Rgb|       pointer|
|srcLayer2Rgb_num_data_valid                 |   in|    3|     ap_fifo|                 srcLayer2Rgb|       pointer|
|srcLayer2Rgb_fifo_cap                       |   in|    3|     ap_fifo|                 srcLayer2Rgb|       pointer|
|srcLayer2Rgb_empty_n                        |   in|    1|     ap_fifo|                 srcLayer2Rgb|       pointer|
|srcLayer2Rgb_read                           |  out|    1|     ap_fifo|                 srcLayer2Rgb|       pointer|
|HwReg_layerHeight_2_val_dout                |   in|   16|     ap_fifo|      HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_num_data_valid      |   in|    3|     ap_fifo|      HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_fifo_cap            |   in|    3|     ap_fifo|      HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_empty_n             |   in|    1|     ap_fifo|      HwReg_layerHeight_2_val|       pointer|
|HwReg_layerHeight_2_val_read                |  out|    1|     ap_fifo|      HwReg_layerHeight_2_val|       pointer|
|HwReg_layerWidth_2_val_dout                 |   in|   16|     ap_fifo|       HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_num_data_valid       |   in|    3|     ap_fifo|       HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_fifo_cap             |   in|    3|     ap_fifo|       HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_empty_n              |   in|    1|     ap_fifo|       HwReg_layerWidth_2_val|       pointer|
|HwReg_layerWidth_2_val_read                 |  out|    1|     ap_fifo|       HwReg_layerWidth_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_dout            |   in|    1|     ap_fifo|  HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_num_data_valid  |   in|    3|     ap_fifo|  HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_fifo_cap        |   in|    3|     ap_fifo|  HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_empty_n         |   in|    1|     ap_fifo|  HwReg_layerEnableFlag_2_val|       pointer|
|HwReg_layerEnableFlag_2_val_read            |  out|    1|     ap_fifo|  HwReg_layerEnableFlag_2_val|       pointer|
|srcLayer2x_din                              |  out|   24|     ap_fifo|                   srcLayer2x|       pointer|
|srcLayer2x_num_data_valid                   |   in|    3|     ap_fifo|                   srcLayer2x|       pointer|
|srcLayer2x_fifo_cap                         |   in|    3|     ap_fifo|                   srcLayer2x|       pointer|
|srcLayer2x_full_n                           |   in|    1|     ap_fifo|                   srcLayer2x|       pointer|
|srcLayer2x_write                            |  out|    1|     ap_fifo|                   srcLayer2x|       pointer|
|HwReg_layerWidth_2_val_c_din                |  out|   16|     ap_fifo|     HwReg_layerWidth_2_val_c|       pointer|
|HwReg_layerWidth_2_val_c_num_data_valid     |   in|    3|     ap_fifo|     HwReg_layerWidth_2_val_c|       pointer|
|HwReg_layerWidth_2_val_c_fifo_cap           |   in|    3|     ap_fifo|     HwReg_layerWidth_2_val_c|       pointer|
|HwReg_layerWidth_2_val_c_full_n             |   in|    1|     ap_fifo|     HwReg_layerWidth_2_val_c|       pointer|
|HwReg_layerWidth_2_val_c_write              |  out|    1|     ap_fifo|     HwReg_layerWidth_2_val_c|       pointer|
|HwReg_layerHeight_2_val_c_din               |  out|   16|     ap_fifo|    HwReg_layerHeight_2_val_c|       pointer|
|HwReg_layerHeight_2_val_c_num_data_valid    |   in|    3|     ap_fifo|    HwReg_layerHeight_2_val_c|       pointer|
|HwReg_layerHeight_2_val_c_fifo_cap          |   in|    3|     ap_fifo|    HwReg_layerHeight_2_val_c|       pointer|
|HwReg_layerHeight_2_val_c_full_n            |   in|    1|     ap_fifo|    HwReg_layerHeight_2_val_c|       pointer|
|HwReg_layerHeight_2_val_c_write             |  out|    1|     ap_fifo|    HwReg_layerHeight_2_val_c|       pointer|
+--------------------------------------------+-----+-----+------------+-----------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 4 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (3.40ns)   --->   "%HwReg_layerHeight_2_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerHeight_2_val"   --->   Operation 5 'read' 'HwReg_layerHeight_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerHeight_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerHeight_2_val_c, i16 %HwReg_layerHeight_2_val_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (3.40ns)   --->   "%HwReg_layerWidth_2_val_read = read i16 @_ssdm_op_Read.ap_fifo.i16P0A, i16 %HwReg_layerWidth_2_val"   --->   Operation 9 'read' 'HwReg_layerWidth_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %HwReg_layerWidth_2_val_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.40ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i16P0A, i16 %HwReg_layerWidth_2_val_c, i16 %HwReg_layerWidth_2_val_read"   --->   Operation 11 'write' 'write_ln0' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 3> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %HwReg_layerEnableFlag_2_val, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (3.40ns)   --->   "%HwReg_layerEnableFlag_2_val_read = read i1 @_ssdm_op_Read.ap_fifo.i1P0A, i1 %HwReg_layerEnableFlag_2_val" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:100->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 13 'read' 'HwReg_layerEnableFlag_2_val_read' <Predicate = true> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i16 %HwReg_layerHeight_2_val_read"   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty_75 = trunc i16 %HwReg_layerWidth_2_val_read"   --->   Operation 15 'trunc' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2Rgb, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcLayer2x, void @empty_17, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln103 = br i1 %HwReg_layerEnableFlag_2_val_read, void %v_mix_upsample<false>.exit, void %VITIS_LOOP_107_2.i.preheader" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:103->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 18 'br' 'br_ln103' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%y = alloca i32 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 19 'alloca' 'y' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.29ns)   --->   "%store_ln97 = store i12 0, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 20 'store' 'store_ln97' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.29>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln105 = br void %VITIS_LOOP_107_2.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 21 'br' 'br_ln105' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.39>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%y_9 = load i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 22 'load' 'y_9' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.54ns)   --->   "%icmp_ln105 = icmp_eq  i12 %y_9, i12 %empty" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 23 'icmp' 'icmp_ln105' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 2160, i64 0"   --->   Operation 24 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.54ns)   --->   "%y_10 = add i12 %y_9, i12 1" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 25 'add' 'y_10' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln105 = br i1 %icmp_ln105, void %VITIS_LOOP_107_2.split.i, void %v_mix_upsample<false>.exit.loopexit" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 26 'br' 'br_ln105' <Predicate = (HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty_76 = wait i32 @_ssdm_op_Wait"   --->   Operation 27 'wait' 'empty_76' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 28 [2/2] (2.84ns)   --->   "%call_ln0 = call void @v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2, i12 %empty_75, i24 %srcLayer2Rgb, i24 %srcLayer2x"   --->   Operation 28 'call' 'call_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln105)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/1] (1.29ns)   --->   "%store_ln97 = store i12 %y_10, i12 %y" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:97->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 29 'store' 'store_ln97' <Predicate = (HwReg_layerEnableFlag_2_val_read & !icmp_ln105)> <Delay = 1.29>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln0 = br void %v_mix_upsample<false>.exit"   --->   Operation 30 'br' 'br_ln0' <Predicate = (HwReg_layerEnableFlag_2_val_read & icmp_ln105)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln779 = ret" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 31 'ret' 'ret_ln779' <Predicate = (icmp_ln105) | (!HwReg_layerEnableFlag_2_val_read)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln105 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 32 'specloopname' 'specloopname_ln105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/2] (4.14ns)   --->   "%call_ln0 = call void @v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2, i12 %empty_75, i24 %srcLayer2Rgb, i24 %srcLayer2x"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 4.14> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln105 = br void %VITIS_LOOP_107_2.i" [/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:105->/home/nothon/fpga2C/ZTurnV2/ZTurnV2.runs/main_design_v_mix_0_0_synth_1/prj/sol/.autopilot/db/v_mix.cpp:779]   --->   Operation 34 'br' 'br_ln105' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ srcLayer2Rgb]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerHeight_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerWidth_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerEnableFlag_2_val]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcLayer2x]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerWidth_2_val_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_layerHeight_2_val_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0                (specinterface    ) [ 0000]
HwReg_layerHeight_2_val_read     (read             ) [ 0000]
specinterface_ln0                (specinterface    ) [ 0000]
write_ln0                        (write            ) [ 0000]
specinterface_ln0                (specinterface    ) [ 0000]
HwReg_layerWidth_2_val_read      (read             ) [ 0000]
specinterface_ln0                (specinterface    ) [ 0000]
write_ln0                        (write            ) [ 0000]
specinterface_ln0                (specinterface    ) [ 0000]
HwReg_layerEnableFlag_2_val_read (read             ) [ 0111]
empty                            (trunc            ) [ 0011]
empty_75                         (trunc            ) [ 0011]
specinterface_ln0                (specinterface    ) [ 0000]
specinterface_ln0                (specinterface    ) [ 0000]
br_ln103                         (br               ) [ 0000]
y                                (alloca           ) [ 0111]
store_ln97                       (store            ) [ 0000]
br_ln105                         (br               ) [ 0000]
y_9                              (load             ) [ 0000]
icmp_ln105                       (icmp             ) [ 0011]
speclooptripcount_ln0            (speclooptripcount) [ 0000]
y_10                             (add              ) [ 0000]
br_ln105                         (br               ) [ 0000]
empty_76                         (wait             ) [ 0000]
store_ln97                       (store            ) [ 0000]
br_ln0                           (br               ) [ 0000]
ret_ln779                        (ret              ) [ 0000]
specloopname_ln105               (specloopname     ) [ 0000]
call_ln0                         (call             ) [ 0000]
br_ln105                         (br               ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="srcLayer2Rgb">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer2Rgb"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_layerHeight_2_val">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_2_val"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_layerWidth_2_val">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_2_val"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="HwReg_layerEnableFlag_2_val">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerEnableFlag_2_val"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="srcLayer2x">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcLayer2x"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_layerWidth_2_val_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerWidth_2_val_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_layerHeight_2_val_c">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_layerHeight_2_val_c"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_17"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_48"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_mix_upsample<false>_Pipeline_VITIS_LOOP_107_2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="y_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="HwReg_layerHeight_2_val_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="16" slack="0"/>
<pin id="66" dir="0" index="1" bw="16" slack="0"/>
<pin id="67" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerHeight_2_val_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="write_ln0_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="16" slack="0"/>
<pin id="73" dir="0" index="2" bw="16" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="HwReg_layerWidth_2_val_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="16" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerWidth_2_val_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="write_ln0_write_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="0" slack="0"/>
<pin id="86" dir="0" index="1" bw="16" slack="0"/>
<pin id="87" dir="0" index="2" bw="16" slack="0"/>
<pin id="88" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="HwReg_layerEnableFlag_2_val_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_layerEnableFlag_2_val_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="0" slack="0"/>
<pin id="100" dir="0" index="1" bw="12" slack="1"/>
<pin id="101" dir="0" index="2" bw="24" slack="0"/>
<pin id="102" dir="0" index="3" bw="24" slack="0"/>
<pin id="103" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="empty_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="16" slack="0"/>
<pin id="109" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="empty_75_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="16" slack="0"/>
<pin id="113" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_75/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="store_ln97_store_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="1" slack="0"/>
<pin id="117" dir="0" index="1" bw="12" slack="0"/>
<pin id="118" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="y_9_load_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="12" slack="1"/>
<pin id="122" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y_9/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="icmp_ln105_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="12" slack="0"/>
<pin id="125" dir="0" index="1" bw="12" slack="1"/>
<pin id="126" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="y_10_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="12" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_10/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="store_ln97_store_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="12" slack="0"/>
<pin id="136" dir="0" index="1" bw="12" slack="1"/>
<pin id="137" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln97/2 "/>
</bind>
</comp>

<comp id="139" class="1005" name="HwReg_layerEnableFlag_2_val_read_reg_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="1" slack="1"/>
<pin id="141" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="HwReg_layerEnableFlag_2_val_read "/>
</bind>
</comp>

<comp id="143" class="1005" name="empty_reg_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="12" slack="1"/>
<pin id="145" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="148" class="1005" name="empty_75_reg_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="12" slack="1"/>
<pin id="150" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="empty_75 "/>
</bind>
</comp>

<comp id="153" class="1005" name="y_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="12" slack="0"/>
<pin id="155" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="40" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="68"><net_src comp="30" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="2" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="32" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="82"><net_src comp="30" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="10" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="78" pin="2"/><net_sink comp="84" pin=2"/></net>

<net id="96"><net_src comp="34" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="104"><net_src comp="54" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="0" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="106"><net_src comp="8" pin="0"/><net_sink comp="98" pin=3"/></net>

<net id="110"><net_src comp="64" pin="2"/><net_sink comp="107" pin=0"/></net>

<net id="114"><net_src comp="78" pin="2"/><net_sink comp="111" pin=0"/></net>

<net id="119"><net_src comp="42" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="127"><net_src comp="120" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="120" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="50" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="128" pin="2"/><net_sink comp="134" pin=0"/></net>

<net id="142"><net_src comp="92" pin="2"/><net_sink comp="139" pin=0"/></net>

<net id="146"><net_src comp="107" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="151"><net_src comp="111" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="152"><net_src comp="148" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="156"><net_src comp="60" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="157"><net_src comp="153" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="158"><net_src comp="153" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="159"><net_src comp="153" pin="1"/><net_sink comp="134" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: srcLayer2x | {2 3 }
	Port: HwReg_layerWidth_2_val_c | {1 }
	Port: HwReg_layerHeight_2_val_c | {1 }
 - Input state : 
	Port: v_mix_upsample<false> : srcLayer2Rgb | {2 3 }
	Port: v_mix_upsample<false> : HwReg_layerHeight_2_val | {1 }
	Port: v_mix_upsample<false> : HwReg_layerWidth_2_val | {1 }
	Port: v_mix_upsample<false> : HwReg_layerEnableFlag_2_val | {1 }
  - Chain level:
	State 1
		store_ln97 : 1
	State 2
		icmp_ln105 : 1
		y_10 : 1
		br_ln105 : 2
		store_ln97 : 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------|---------|---------|
| Operation|                      Functional Unit                     |    FF   |   LUT   |
|----------|----------------------------------------------------------|---------|---------|
|   call   | grp_v_mix_upsample_false_Pipeline_VITIS_LOOP_107_2_fu_98 |    12   |    24   |
|----------|----------------------------------------------------------|---------|---------|
|   icmp   |                     icmp_ln105_fu_123                    |    0    |    12   |
|----------|----------------------------------------------------------|---------|---------|
|    add   |                        y_10_fu_128                       |    0    |    12   |
|----------|----------------------------------------------------------|---------|---------|
|          |          HwReg_layerHeight_2_val_read_read_fu_64         |    0    |    0    |
|   read   |          HwReg_layerWidth_2_val_read_read_fu_78          |    0    |    0    |
|          |        HwReg_layerEnableFlag_2_val_read_read_fu_92       |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   write  |                   write_ln0_write_fu_70                  |    0    |    0    |
|          |                   write_ln0_write_fu_84                  |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   trunc  |                       empty_fu_107                       |    0    |    0    |
|          |                      empty_75_fu_111                     |    0    |    0    |
|----------|----------------------------------------------------------|---------|---------|
|   Total  |                                                          |    12   |    48   |
|----------|----------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------------+--------+
|                                        |   FF   |
+----------------------------------------+--------+
|HwReg_layerEnableFlag_2_val_read_reg_139|    1   |
|            empty_75_reg_148            |   12   |
|              empty_reg_143             |   12   |
|                y_reg_153               |   12   |
+----------------------------------------+--------+
|                  Total                 |   37   |
+----------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |   12   |   48   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   37   |    -   |
+-----------+--------+--------+
|   Total   |   49   |   48   |
+-----------+--------+--------+
