Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date             : Sun Apr 18 19:51:52 2021
| Host             : DESKTOP-CE0C5LI running 64-bit major release  (build 9200)
| Command          : report_power -file Wrapper_power_routed.rpt -pb Wrapper_power_summary_routed.pb -rpx Wrapper_power_routed.rpx
| Design           : Wrapper
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 12.544       |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 12.291       |
| Device Static (W)        | 0.253        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 27.8         |
| Junction Temperature (C) | 82.2         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |     5.257 |     1751 |       --- |             --- |
|   LUT as Logic |     5.145 |      949 |     63400 |            1.50 |
|   Register     |     0.072 |      432 |    126800 |            0.34 |
|   BUFG         |     0.017 |        2 |        32 |            6.25 |
|   F7/F8 Muxes  |     0.014 |        6 |     63400 |           <0.01 |
|   CARRY4       |     0.009 |        4 |     15850 |            0.03 |
|   Others       |     0.000 |      176 |       --- |             --- |
| Signals        |     5.295 |     1530 |       --- |             --- |
| Block RAM      |     0.356 |      1.5 |       135 |            1.11 |
| I/O            |     1.384 |       11 |       210 |            5.24 |
| Static Power   |     0.253 |          |           |                 |
| Total          |    12.544 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |    11.030 |      10.891 |      0.139 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.084 |       0.050 |      0.034 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.392 |       0.388 |      0.004 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.032 |       0.029 |      0.004 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| Wrapper             |    12.291 |
|   CPU               |     8.237 |
|     DX              |     5.114 |
|       IR            |     5.060 |
|       regA          |     0.024 |
|       regB          |     0.030 |
|     FD              |     1.947 |
|       IR            |     1.947 |
|     MW              |     0.554 |
|       IR            |     0.063 |
|       O             |     0.490 |
|     NEWXMIR         |     0.014 |
|       second        |     0.014 |
|     PC              |     0.283 |
|       loop1[0].dff  |     0.061 |
|       loop1[10].dff |     0.003 |
|       loop1[11].dff |     0.003 |
|       loop1[1].dff  |     0.017 |
|       loop1[2].dff  |     0.010 |
|       loop1[3].dff  |     0.010 |
|       loop1[4].dff  |     0.028 |
|       loop1[5].dff  |     0.024 |
|       loop1[6].dff  |     0.029 |
|       loop1[7].dff  |     0.088 |
|       loop1[8].dff  |     0.006 |
|       loop1[9].dff  |     0.003 |
|     SECOND          |     0.069 |
|     SERVO1          |     0.002 |
|     SERVO2          |     0.002 |
|     SERVO3          |     0.001 |
|     XM              |     0.235 |
|       IR            |     0.038 |
|       O             |     0.197 |
|   InstMem           |     0.502 |
|   RegisterFile      |     1.987 |
|     dec32           |     0.125 |
|       s4            |     0.125 |
|     loop1[1].regs   |     0.104 |
|       loop1[0].dff  |     0.004 |
|       loop1[10].dff |     0.003 |
|       loop1[11].dff |     0.003 |
|       loop1[12].dff |     0.003 |
|       loop1[13].dff |     0.004 |
|       loop1[14].dff |     0.004 |
|       loop1[15].dff |     0.003 |
|       loop1[16].dff |     0.003 |
|       loop1[17].dff |     0.003 |
|       loop1[18].dff |     0.003 |
|       loop1[19].dff |     0.003 |
|       loop1[1].dff  |     0.003 |
|       loop1[20].dff |     0.003 |
|       loop1[21].dff |     0.003 |
|       loop1[22].dff |     0.004 |
|       loop1[23].dff |     0.003 |
|       loop1[24].dff |     0.003 |
|       loop1[25].dff |     0.003 |
|       loop1[26].dff |     0.004 |
|       loop1[27].dff |     0.003 |
|       loop1[28].dff |     0.003 |
|       loop1[29].dff |     0.004 |
|       loop1[2].dff  |     0.004 |
|       loop1[30].dff |     0.003 |
|       loop1[31].dff |     0.004 |
|       loop1[3].dff  |     0.002 |
|       loop1[4].dff  |     0.004 |
|       loop1[5].dff  |     0.003 |
|       loop1[6].dff  |     0.003 |
|       loop1[7].dff  |     0.003 |
|       loop1[8].dff  |     0.004 |
|       loop1[9].dff  |     0.004 |
|     loop1[28].regs  |     0.224 |
|       loop1[0].dff  |     0.009 |
|       loop1[10].dff |     0.007 |
|       loop1[11].dff |     0.006 |
|       loop1[12].dff |     0.006 |
|       loop1[13].dff |     0.006 |
|       loop1[14].dff |     0.008 |
|       loop1[15].dff |     0.008 |
|       loop1[16].dff |     0.007 |
|       loop1[17].dff |     0.009 |
|       loop1[18].dff |     0.008 |
|       loop1[19].dff |     0.006 |
|       loop1[1].dff  |     0.008 |
|       loop1[20].dff |     0.010 |
|       loop1[21].dff |     0.007 |
|       loop1[22].dff |     0.007 |
|       loop1[23].dff |     0.008 |
|       loop1[24].dff |     0.005 |
|       loop1[25].dff |     0.005 |
|       loop1[26].dff |     0.008 |
|       loop1[27].dff |     0.007 |
|       loop1[28].dff |     0.007 |
|       loop1[29].dff |     0.006 |
|       loop1[2].dff  |     0.007 |
|       loop1[30].dff |     0.007 |
|       loop1[31].dff |     0.009 |
|       loop1[3].dff  |     0.008 |
|       loop1[4].dff  |     0.006 |
|       loop1[5].dff  |     0.006 |
|       loop1[6].dff  |     0.007 |
|       loop1[7].dff  |     0.007 |
|       loop1[8].dff  |     0.005 |
|       loop1[9].dff  |     0.006 |
|     loop1[29].regs  |     0.002 |
|     loop1[2].regs   |     0.010 |
|     loop1[30].regs  |     0.003 |
|     loop1[31].regs  |     0.711 |
|       loop1[0].dff  |     0.048 |
|       loop1[10].dff |     0.017 |
|       loop1[11].dff |     0.018 |
|       loop1[12].dff |     0.020 |
|       loop1[13].dff |     0.019 |
|       loop1[14].dff |     0.018 |
|       loop1[15].dff |     0.026 |
|       loop1[16].dff |     0.021 |
|       loop1[17].dff |     0.038 |
|       loop1[18].dff |     0.024 |
|       loop1[19].dff |     0.020 |
|       loop1[1].dff  |     0.026 |
|       loop1[20].dff |     0.024 |
|       loop1[21].dff |     0.022 |
|       loop1[22].dff |     0.025 |
|       loop1[23].dff |     0.022 |
|       loop1[24].dff |     0.021 |
|       loop1[25].dff |     0.023 |
|       loop1[26].dff |     0.014 |
|       loop1[27].dff |     0.029 |
|       loop1[28].dff |     0.021 |
|       loop1[29].dff |     0.022 |
|       loop1[2].dff  |     0.015 |
|       loop1[30].dff |     0.020 |
|       loop1[31].dff |     0.029 |
|       loop1[3].dff  |     0.016 |
|       loop1[4].dff  |     0.020 |
|       loop1[5].dff  |     0.016 |
|       loop1[6].dff  |     0.016 |
|       loop1[7].dff  |     0.030 |
|       loop1[8].dff  |     0.016 |
|       loop1[9].dff  |     0.016 |
|     loop1[3].regs   |     0.002 |
|     regA            |     0.351 |
|       s4            |     0.351 |
|     regB            |     0.455 |
|       s4            |     0.455 |
+---------------------+-----------+


