$comment
	File created using the following command:
		vcd file FourBitRegister.msim.vcd -direction
$end
$date
	Tue Oct 11 07:40:02 2022
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module FourBitRegister_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 4 " D [0:3] $end
$var reg 1 # EN $end
$var wire 1 $ C [0] $end
$var wire 1 % C [1] $end
$var wire 1 & C [2] $end
$var wire 1 ' C [3] $end

$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . C[0]~output_o $end
$var wire 1 / C[1]~output_o $end
$var wire 1 0 C[2]~output_o $end
$var wire 1 1 C[3]~output_o $end
$var wire 1 2 CLK~input_o $end
$var wire 1 3 D[0]~input_o $end
$var wire 1 4 EN~input_o $end
$var wire 1 5 inst~q $end
$var wire 1 6 D[1]~input_o $end
$var wire 1 7 inst1~q $end
$var wire 1 8 D[2]~input_o $end
$var wire 1 9 inst2~q $end
$var wire 1 : D[3]~input_o $end
$var wire 1 ; inst3~q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1!
b0 "
1#
0'
0&
0%
0$
0(
1)
x*
1+
1,
1-
0.
0/
00
01
12
03
14
05
06
07
08
09
0:
0;
$end
#5000
0!
02
#67500
1!
12
#125000
b1 "
1:
#130000
0!
02
#192500
1!
12
1;
11
1'
#250000
b11 "
b10 "
0:
18
#255000
0!
02
#317500
1!
12
0;
19
10
01
0'
1&
#375000
b11 "
1:
#380000
0!
02
#442500
1!
12
1;
11
1'
#500000
b111 "
b101 "
b100 "
0:
08
16
#505000
0!
02
#567500
1!
12
0;
09
17
1/
00
01
0'
0&
1%
#625000
b101 "
1:
#630000
0!
02
#692500
1!
12
1;
11
1'
#750000
b111 "
b110 "
0:
18
#755000
0!
02
#817500
1!
12
0;
19
10
01
0'
1&
#875000
b111 "
1:
#880000
0!
02
#942500
1!
12
1;
11
1'
#1000000
