$date
	Wed Jul 13 21:02:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module DatapathTB $end
$var reg 1 ! clock $end
$var reg 1 " reset $end
$scope module datapath $end
$var wire 32 # ALUoperator [31:0] $end
$var wire 32 $ ALUrResp [31:0] $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$var wire 1 % zero $end
$var wire 32 & writeData [31:0] $end
$var wire 1 ' regWrite $end
$var wire 32 ( readData [31:0] $end
$var wire 1 ) memtoReg $end
$var wire 1 * memWrite $end
$var wire 1 + memRead $end
$var wire 32 , instruction [31:0] $end
$var wire 32 - immediateSH [31:0] $end
$var wire 32 . immediate [31:0] $end
$var wire 32 / data2 [31:0] $end
$var wire 32 0 data1 [31:0] $end
$var wire 1 1 branch $end
$var wire 32 2 auxiliarData [31:0] $end
$var wire 32 3 PCshift [31:0] $end
$var wire 32 4 PCpsadd [31:0] $end
$var wire 32 5 PCNext [31:0] $end
$var wire 32 6 PC [31:0] $end
$var wire 32 7 ALUout [31:0] $end
$var wire 1 8 ALUSrc $end
$var wire 2 9 ALUOp [1:0] $end
$var wire 4 : ALUCrt [3:0] $end
$scope module alu $end
$var wire 1 ! clock $end
$var wire 32 ; input2 [31:0] $end
$var wire 32 < input1 [31:0] $end
$var wire 4 = ALUControl [3:0] $end
$var reg 32 > ALUOut [31:0] $end
$var reg 1 % zero $end
$scope function sOut $end
$var reg 32 ? input1 [31:0] $end
$var reg 32 @ input2 [31:0] $end
$upscope $end
$upscope $end
$scope module aluCrt $end
$var wire 1 A clock $end
$var wire 3 B funct3 [2:0] $end
$var wire 7 C funct7 [6:0] $end
$var wire 2 D ALUOp [1:0] $end
$var reg 4 E outALUControl [3:0] $end
$upscope $end
$scope module control $end
$var wire 1 ! clock $end
$var wire 7 F opcode [6:0] $end
$var reg 2 G ALUOp [1:0] $end
$var reg 1 8 ALUSrc $end
$var reg 1 1 branch $end
$var reg 1 + memoryRead $end
$var reg 1 ) memoryToRegister $end
$var reg 1 * memoryWrite $end
$var reg 1 ' regWrite $end
$upscope $end
$scope module dataMem $end
$var wire 32 H address [31:0] $end
$var wire 1 ! clock $end
$var wire 1 * memRead $end
$var wire 1 + memWrite $end
$var wire 1 " reset $end
$var wire 32 I writeData [31:0] $end
$var reg 32 J readData [31:0] $end
$upscope $end
$scope module immGen $end
$var wire 1 ! clock $end
$var wire 32 K opcode [31:0] $end
$var wire 32 L immediate [31:0] $end
$var reg 32 M outImmediate [31:0] $end
$upscope $end
$scope module instructionMem $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$var wire 32 N PC [31:0] $end
$var reg 32 O out [31:0] $end
$upscope $end
$scope module mux1 $end
$var wire 1 ! clock $end
$var wire 32 P input2 [31:0] $end
$var wire 1 8 selector $end
$var wire 32 Q input1 [31:0] $end
$var reg 32 R out [31:0] $end
$upscope $end
$scope module mux2 $end
$var wire 1 ! clock $end
$var wire 32 S input1 [31:0] $end
$var wire 32 T input2 [31:0] $end
$var wire 1 ) selector $end
$var reg 32 U out [31:0] $end
$upscope $end
$scope module mux32And $end
$var wire 1 1 branch $end
$var wire 1 ! clock $end
$var wire 1 % zero $end
$var wire 32 V addPCShift [31:0] $end
$var wire 32 W addPC [31:0] $end
$var reg 32 X PCNext [31:0] $end
$var reg 1 Y selector $end
$upscope $end
$scope module pcAdd $end
$var wire 1 ! clock $end
$var wire 32 Z PC [31:0] $end
$var reg 32 [ outPCAdder [31:0] $end
$upscope $end
$scope module pcAdderShift $end
$var wire 1 ! clock $end
$var wire 32 \ immediate [31:0] $end
$var wire 32 ] PC [31:0] $end
$var reg 32 ^ PCAddShift [31:0] $end
$upscope $end
$scope module programCounter $end
$var wire 32 _ PCNext [31:0] $end
$var wire 1 ! clock $end
$var wire 1 " reset $end
$var reg 32 ` outPCNext [31:0] $end
$upscope $end
$scope module registerMem $end
$var wire 1 ! clk $end
$var wire 32 a dataWrite [31:0] $end
$var wire 1 ' rWrite $end
$var wire 1 " reset $end
$var wire 5 b rs1 [4:0] $end
$var wire 5 c rs2 [4:0] $end
$var wire 5 d rsWrite [4:0] $end
$var reg 32 e outRS1 [31:0] $end
$var reg 32 f outRS2 [31:0] $end
$upscope $end
$scope module sht $end
$var wire 1 ! clock $end
$var wire 32 g immediate [31:0] $end
$var reg 32 h shiftImmediate [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx h
bx g
bx f
bx e
bx d
bx c
bx b
bx a
b0 `
bx _
bx ^
b0 ]
bx \
bx [
b0 Z
xY
bx X
b0 W
bx V
bx U
bx T
bx S
bx R
bx Q
bx P
bx O
b0 N
bx M
bx L
b0xxxxxxx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
zA
bx @
bx ?
bx >
bx =
bx <
bx ;
bx :
bx 9
x8
bx 7
bx 6
b0 5
bx 4
bx 3
bx 2
x1
bx 0
bx /
bx .
bx -
bx ,
x+
x*
x)
bx (
x'
bx &
x%
bz $
bz #
0"
0!
$end
#20000
b110011 K
b1 d
b1 c
b1 b
b0 B
b0 C
b110011 F
b100 4
b100 [
b100001000000010110011 ,
b100001000000010110011 L
b100001000000010110011 O
1%
b0 7
b0 >
b0 H
b0 T
bx00 -
bx00 \
bx00 h
b0 6
b0 X
b0 _
1!
#40000
0!
#60000
b111 /
b111 Q
b111 f
b111 0
b111 <
b111 e
0Y
b10 9
b10 D
b10 G
01
0*
0+
1'
0)
08
1!
#80000
0!
#100000
bx /
bx Q
bx f
bx 0
bx <
bx e
b111 2
b111 ;
b111 R
1!
#120000
0!
#140000
bx 2
bx ;
bx R
1!
#160000
0!
#180000
1!
#200000
0!
#220000
1!
#240000
0!
#260000
1!
#280000
0!
#300000
1!
#320000
0!
#340000
1!
#360000
0!
#380000
1!
#400000
0!
#420000
1!
#440000
0!
#460000
1!
#480000
0!
#500000
1!
#520000
0!
#540000
1!
#560000
0!
#580000
1!
#600000
0!
#620000
1!
#640000
0!
