
RidiciJednotka.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000090  00800100  00002790  00002824  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002790  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000495  00800190  00800190  000028b4  2**0
                  ALLOC
  3 .comment      0000005c  00000000  00000000  000028b4  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00002910  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 00000360  00000000  00000000  00002950  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   000034f9  00000000  00000000  00002cb0  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00000fa4  00000000  00000000  000061a9  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000011e5  00000000  00000000  0000714d  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000880  00000000  00000000  00008334  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000d1e  00000000  00000000  00008bb4  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00001d0d  00000000  00000000  000098d2  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000002e8  00000000  00000000  0000b5df  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 ca 00 	jmp	0x194	; 0x194 <__ctors_end>
       4:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       8:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
       c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      10:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      14:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      18:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      1c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      20:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      24:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      28:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      2c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      30:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      34:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      38:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      3c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      40:	0c 94 78 0a 	jmp	0x14f0	; 0x14f0 <__vector_16>
      44:	0c 94 87 0a 	jmp	0x150e	; 0x150e <__vector_17>
      48:	0c 94 96 0a 	jmp	0x152c	; 0x152c <__vector_18>
      4c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      50:	0c 94 89 06 	jmp	0xd12	; 0xd12 <__vector_20>
      54:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      58:	0c 94 b9 06 	jmp	0xd72	; 0xd72 <__vector_22>
      5c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      60:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      64:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      68:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      6c:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      70:	0c 94 7e 08 	jmp	0x10fc	; 0x10fc <__vector_28>
      74:	0c 94 e7 00 	jmp	0x1ce	; 0x1ce <__bad_interrupt>
      78:	0c 94 ae 08 	jmp	0x115c	; 0x115c <__vector_30>
      7c:	49 0a       	sbc	r4, r25
      7e:	4d 0a       	sbc	r4, r29
      80:	51 0a       	sbc	r5, r17
      82:	55 0a       	sbc	r5, r21
      84:	59 0a       	sbc	r5, r25
      86:	5d 0a       	sbc	r5, r29
      88:	61 0a       	sbc	r6, r17
      8a:	65 0a       	sbc	r6, r21
      8c:	69 0a       	sbc	r6, r25
      8e:	6d 0a       	sbc	r6, r29
      90:	71 0a       	sbc	r7, r17

00000092 <__trampolines_end>:
      92:	6e 61       	ori	r22, 0x1E	; 30
      94:	6e 00       	.word	0x006e	; ????

00000096 <__c.2177>:
      96:	69 6e 66 00 00 40 7a 10 f3 5a 00 a0 72 4e 18 09     inf..@z..Z..rN..
      a6:	00 10 a5 d4 e8 00 00 e8 76 48 17 00 00 e4 0b 54     ........vH.....T
      b6:	02 00 00 ca 9a 3b 00 00 00 e1 f5 05 00 00 80 96     .....;..........
      c6:	98 00 00 00 40 42 0f 00 00 00 a0 86 01 00 00 00     ....@B..........
      d6:	10 27 00 00 00 00 e8 03 00 00 00 00 64 00 00 00     .'..........d...
      e6:	00 00 0a 00 00 00 00 00 01 00 00 00 00 00 2c 76     ..............,v
      f6:	d8 88 dc 67 4f 08 23 df c1 df ae 59 e1 b1 b7 96     ...gO.#....Y....
     106:	e5 e3 e4 53 c6 3a e6 51 99 76 96 e8 e6 c2 84 26     ...S.:.Q.v.....&
     116:	eb 89 8c 9b 62 ed 40 7c 6f fc ef bc 9c 9f 40 f2     ....b.@|o.....@.
     126:	ba a5 6f a5 f4 90 05 5a 2a f7 5c 93 6b 6c f9 67     ..o....Z*.\.kl.g
     136:	6d c1 1b fc e0 e4 0d 47 fe f5 20 e6 b5 00 d0 ed     m......G.. .....
     146:	90 2e 03 00 94 35 77 05 00 80 84 1e 08 00 00 20     .....5w........ 
     156:	4e 0a 00 00 00 c8 0c 33 33 33 33 0f 98 6e 12 83     N......3333..n..
     166:	11 41 ef 8d 21 14 89 3b e6 55 16 cf fe e6 db 18     .A..!..;.U......
     176:	d1 84 4b 38 1b f7 7c 1d 90 1d a4 bb e4 24 20 32     ..K8..|......$ 2
     186:	84 72 5e 22 81 00 c9 f1 24 ec a1 e5 3d 27           .r^"....$...='

00000194 <__ctors_end>:
     194:	11 24       	eor	r1, r1
     196:	1f be       	out	0x3f, r1	; 63
     198:	cf ef       	ldi	r28, 0xFF	; 255
     19a:	d0 e1       	ldi	r29, 0x10	; 16
     19c:	de bf       	out	0x3e, r29	; 62
     19e:	cd bf       	out	0x3d, r28	; 61

000001a0 <__do_copy_data>:
     1a0:	11 e0       	ldi	r17, 0x01	; 1
     1a2:	a0 e0       	ldi	r26, 0x00	; 0
     1a4:	b1 e0       	ldi	r27, 0x01	; 1
     1a6:	e0 e9       	ldi	r30, 0x90	; 144
     1a8:	f7 e2       	ldi	r31, 0x27	; 39
     1aa:	02 c0       	rjmp	.+4      	; 0x1b0 <__do_copy_data+0x10>
     1ac:	05 90       	lpm	r0, Z+
     1ae:	0d 92       	st	X+, r0
     1b0:	a0 39       	cpi	r26, 0x90	; 144
     1b2:	b1 07       	cpc	r27, r17
     1b4:	d9 f7       	brne	.-10     	; 0x1ac <__do_copy_data+0xc>

000001b6 <__do_clear_bss>:
     1b6:	26 e0       	ldi	r18, 0x06	; 6
     1b8:	a0 e9       	ldi	r26, 0x90	; 144
     1ba:	b1 e0       	ldi	r27, 0x01	; 1
     1bc:	01 c0       	rjmp	.+2      	; 0x1c0 <.do_clear_bss_start>

000001be <.do_clear_bss_loop>:
     1be:	1d 92       	st	X+, r1

000001c0 <.do_clear_bss_start>:
     1c0:	a5 32       	cpi	r26, 0x25	; 37
     1c2:	b2 07       	cpc	r27, r18
     1c4:	e1 f7       	brne	.-8      	; 0x1be <.do_clear_bss_loop>
     1c6:	0e 94 c8 0a 	call	0x1590	; 0x1590 <main>
     1ca:	0c 94 c6 13 	jmp	0x278c	; 0x278c <_exit>

000001ce <__bad_interrupt>:
     1ce:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000001d2 <adc_init>:

word adc_data;

void adc_init(void)
{
  ADCSRA = BV(ADEN) | 7; // clk / 128
     1d2:	87 e8       	ldi	r24, 0x87	; 135
     1d4:	80 93 7a 00 	sts	0x007A, r24
  ADCSRB = 0;
     1d8:	10 92 7b 00 	sts	0x007B, r1
  DIDR0 = 0xFF; // all pin C is analog
     1dc:	8f ef       	ldi	r24, 0xFF	; 255
     1de:	80 93 7e 00 	sts	0x007E, r24
  ADMUX  = 0;
     1e2:	10 92 7c 00 	sts	0x007C, r1
  adc_data = 0;
     1e6:	10 92 ad 01 	sts	0x01AD, r1
     1ea:	10 92 ac 01 	sts	0x01AC, r1
     1ee:	08 95       	ret

000001f0 <adc_read>:
}

uint16_t adc_read (uint8_t channel)
{

  ADMUX = (channel & 7);
     1f0:	87 70       	andi	r24, 0x07	; 7
     1f2:	80 93 7c 00 	sts	0x007C, r24
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     1f6:	86 ef       	ldi	r24, 0xF6	; 246
     1f8:	8a 95       	dec	r24
     1fa:	f1 f7       	brne	.-4      	; 0x1f8 <adc_read+0x8>
  _delay_us(50);
  ADCSRA |= BV(ADSC);
     1fc:	ea e7       	ldi	r30, 0x7A	; 122
     1fe:	f0 e0       	ldi	r31, 0x00	; 0
     200:	80 81       	ld	r24, Z
     202:	80 64       	ori	r24, 0x40	; 64
     204:	80 83       	st	Z, r24

  while ((ADCSRA & BV(ADSC)) > 0 );
     206:	80 81       	ld	r24, Z
     208:	86 fd       	sbrc	r24, 6
     20a:	fd cf       	rjmp	.-6      	; 0x206 <adc_read+0x16>

  return (ADC);
     20c:	80 91 78 00 	lds	r24, 0x0078
     210:	90 91 79 00 	lds	r25, 0x0079
}
     214:	08 95       	ret

00000216 <Ddebug>:

Ttripac debug_buf;

void Ddebug(void)
{
  debug_buf.n.addr = 20;
     216:	ee ea       	ldi	r30, 0xAE	; 174
     218:	f1 e0       	ldi	r31, 0x01	; 1
     21a:	84 e1       	ldi	r24, 0x14	; 20
     21c:	80 83       	st	Z, r24
  debug_buf.n.cmd = 5;
     21e:	85 e0       	ldi	r24, 0x05	; 5
     220:	81 83       	std	Z+1, r24	; 0x01
  debug_buf.n.val.b.b0 = uart1_buf_pac_rx.b[0];
     222:	a5 e7       	ldi	r26, 0x75	; 117
     224:	b5 e0       	ldi	r27, 0x05	; 5
     226:	8c 91       	ld	r24, X
     228:	84 83       	std	Z+4, r24	; 0x04
  debug_buf.n.val.b.b1 = uart1_buf_pac_rx.b[1];
     22a:	11 96       	adiw	r26, 0x01	; 1
     22c:	8c 91       	ld	r24, X
     22e:	11 97       	sbiw	r26, 0x01	; 1
     230:	85 83       	std	Z+5, r24	; 0x05
  debug_buf.n.val.b.b2 = uart1_buf_pac_rx.b[2];
     232:	12 96       	adiw	r26, 0x02	; 2
     234:	8c 91       	ld	r24, X
     236:	86 83       	std	Z+6, r24	; 0x06
  debug_buf.n.val.b.b3 = Dcount;
     238:	80 91 90 01 	lds	r24, 0x0190
     23c:	87 83       	std	Z+7, r24	; 0x07
  uart0_put_data((byte*) &debug_buf);
     23e:	cf 01       	movw	r24, r30
     240:	0e 94 cf 07 	call	0xf9e	; 0xf9e <uart0_put_data>
     244:	08 95       	ret

00000246 <modzm_parse>:

void modzm_parse(void)
{
    // data is in TB_BufIn

	switch (TB_Decode()) {
     246:	0e 94 4a 03 	call	0x694	; 0x694 <TB_Decode>
     24a:	8f 30       	cpi	r24, 0x0F	; 15
     24c:	19 f0       	breq	.+6      	; 0x254 <modzm_parse+0xe>
     24e:	8e 3f       	cpi	r24, 0xFE	; 254
     250:	a9 f0       	breq	.+42     	; 0x27c <modzm_parse+0x36>
     252:	08 95       	ret
		case TB_CMD_GIO:
			// analog inputs
			if (TB_bufIn[TB_BUF_TYPE] < 8)
     254:	80 91 09 02 	lds	r24, 0x0209
     258:	88 30       	cpi	r24, 0x08	; 8
     25a:	48 f4       	brcc	.+18     	; 0x26e <modzm_parse+0x28>
			{
				TB_SendAck(TB_ERR_OK, adc_read(TB_bufIn[TB_BUF_TYPE]));
     25c:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
     260:	ac 01       	movw	r20, r24
     262:	60 e0       	ldi	r22, 0x00	; 0
     264:	70 e0       	ldi	r23, 0x00	; 0
     266:	84 e6       	ldi	r24, 0x64	; 100
     268:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
     26c:	08 95       	ret
			}
			else
			{
				TB_SendAck(TB_ERR_TYPE, 0);
     26e:	40 e0       	ldi	r20, 0x00	; 0
     270:	50 e0       	ldi	r21, 0x00	; 0
     272:	ba 01       	movw	r22, r20
     274:	83 e0       	ldi	r24, 0x03	; 3
     276:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
     27a:	08 95       	ret
			}
		break;
		case TB_CMD_DEBUG:
			//TB_SendAck(TB_ERR_OK, 12345);
			switch (TB_bufIn[TB_BUF_TYPE])
     27c:	80 91 09 02 	lds	r24, 0x0209
     280:	81 30       	cpi	r24, 0x01	; 1
     282:	69 f0       	breq	.+26     	; 0x29e <modzm_parse+0x58>
     284:	28 f0       	brcs	.+10     	; 0x290 <modzm_parse+0x4a>
     286:	82 30       	cpi	r24, 0x02	; 2
     288:	b1 f0       	breq	.+44     	; 0x2b6 <modzm_parse+0x70>
     28a:	83 30       	cpi	r24, 0x03	; 3
     28c:	d9 f0       	breq	.+54     	; 0x2c4 <modzm_parse+0x7e>
     28e:	08 95       	ret
			{
				case 0:
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 24) | ((dword) 0 << 16) | ((dword) 0 << 8));
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	ba 01       	movw	r22, r20
     296:	84 e6       	ldi	r24, 0x64	; 100
     298:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
					//TB_SendAckOK();
				break;
     29c:	08 95       	ret
				case 1: // get uart status
					TB_SendAck(TB_ERR_OK, ((dword) 0 << 16) | ((dword) uart1_status << 8) | ((dword) uart0_status));
     29e:	80 91 a1 01 	lds	r24, 0x01A1
     2a2:	40 91 96 01 	lds	r20, 0x0196
     2a6:	50 e0       	ldi	r21, 0x00	; 0
     2a8:	60 e0       	ldi	r22, 0x00	; 0
     2aa:	70 e0       	ldi	r23, 0x00	; 0
     2ac:	58 2b       	or	r21, r24
     2ae:	84 e6       	ldi	r24, 0x64	; 100
     2b0:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
				break;
     2b4:	08 95       	ret
        case 2: // clear statuses
          uart1_status = 0;
     2b6:	10 92 a1 01 	sts	0x01A1, r1
          uart0_status = 0;
     2ba:	10 92 96 01 	sts	0x0196, r1
          TB_SendAckOK();
     2be:	0e 94 33 06 	call	0xc66	; 0xc66 <TB_SendAckOK>
          break;
     2c2:	08 95       	ret
        case 3: // test uart1
          Ddebug();
     2c4:	0e 94 0b 01 	call	0x216	; 0x216 <Ddebug>
     2c8:	08 95       	ret

000002ca <pp_processRequests>:
{
	//  byte dataindex;
	byte i;
	byte addr;

	if (pp_f_frompc)
     2ca:	80 91 d3 01 	lds	r24, 0x01D3
     2ce:	88 23       	and	r24, r24
     2d0:	c1 f0       	breq	.+48     	; 0x302 <pp_processRequests+0x38>
	{ 
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
     2d2:	80 91 ca 01 	lds	r24, 0x01CA
     2d6:	81 11       	cpse	r24, r1
     2d8:	0e c0       	rjmp	.+28     	; 0x2f6 <pp_processRequests+0x2c>
     2da:	ea ec       	ldi	r30, 0xCA	; 202
     2dc:	f1 e0       	ldi	r31, 0x01	; 1
     2de:	a7 e0       	ldi	r26, 0x07	; 7
     2e0:	b2 e0       	ldi	r27, 0x02	; 2
     2e2:	23 ed       	ldi	r18, 0xD3	; 211
     2e4:	31 e0       	ldi	r19, 0x01	; 1
		{
			// data for us
			for (i=0; i<9; i++)
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
     2e6:	81 91       	ld	r24, Z+
     2e8:	8d 93       	st	X+, r24
		// some data in main packet buffer
		addr = pp_buf_pc.n.addr;
		if (addr == 0)
		{
			// data for us
			for (i=0; i<9; i++)
     2ea:	e2 17       	cp	r30, r18
     2ec:	f3 07       	cpc	r31, r19
     2ee:	d9 f7       	brne	.-10     	; 0x2e6 <pp_processRequests+0x1c>
			{
				TB_bufIn[i] = pp_buf_pc.b[i];
			}
			modzm_parse();
     2f0:	0e 94 23 01 	call	0x246	; 0x246 <modzm_parse>
     2f4:	04 c0       	rjmp	.+8      	; 0x2fe <pp_processRequests+0x34>
	    }
		else
		{
			// data to internal
			uart1_put_data((byte *) &pp_buf_pc);
     2f6:	8a ec       	ldi	r24, 0xCA	; 202
     2f8:	91 e0       	ldi	r25, 0x01	; 1
     2fa:	0e 94 fc 09 	call	0x13f8	; 0x13f8 <uart1_put_data>
		}
		pp_f_frompc = FALSE;
     2fe:	10 92 d3 01 	sts	0x01D3, r1
     302:	08 95       	ret

00000304 <pp_SendResponses>:
void pp_SendResponses(void)
{
//  byte i;

  // local to PC
  if (pp_f_fromdev) {
     304:	80 91 c0 01 	lds	r24, 0x01C0
     308:	88 23       	and	r24, r24
     30a:	31 f0       	breq	.+12     	; 0x318 <pp_SendResponses+0x14>
    uart0_put_data((byte *) &pp_buf_dev);
     30c:	87 eb       	ldi	r24, 0xB7	; 183
     30e:	91 e0       	ldi	r25, 0x01	; 1
     310:	0e 94 cf 07 	call	0xf9e	; 0xf9e <uart0_put_data>
    pp_f_fromdev = false;
     314:	10 92 c0 01 	sts	0x01C0, r1
     318:	08 95       	ret

0000031a <pp_receive_PC>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart0_flags.data_receive_error) {
     31a:	80 91 95 01 	lds	r24, 0x0195
     31e:	84 ff       	sbrs	r24, 4
     320:	05 c0       	rjmp	.+10     	; 0x32c <pp_receive_PC+0x12>
    uart0_flags.data_receive_error = FALSE;
     322:	80 91 95 01 	lds	r24, 0x0195
     326:	8f 7e       	andi	r24, 0xEF	; 239
     328:	80 93 95 01 	sts	0x0195, r24
    //pp_f_frompc = TRUE;
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
     32c:	80 91 95 01 	lds	r24, 0x0195
     330:	83 ff       	sbrs	r24, 3
     332:	11 c0       	rjmp	.+34     	; 0x356 <pp_receive_PC+0x3c>
    data_ptr = uart0_get_data_begin();
     334:	0e 94 ad 07 	call	0xf5a	; 0xf5a <uart0_get_data_begin>
     338:	dc 01       	movw	r26, r24
     33a:	ea ec       	ldi	r30, 0xCA	; 202
     33c:	f1 e0       	ldi	r31, 0x01	; 1
     33e:	23 ed       	ldi	r18, 0xD3	; 211
     340:	31 e0       	ldi	r19, 0x01	; 1
    for(i=0; i<TRI_LEN; i++) {
      pp_buf_pc.b[i] = (*data_ptr);
     342:	8d 91       	ld	r24, X+
     344:	81 93       	st	Z+, r24
  
  // succesful receive
  // copy to pp Rx buffer
  if (uart0_flags.data_received) {
    data_ptr = uart0_get_data_begin();
    for(i=0; i<TRI_LEN; i++) {
     346:	e2 17       	cp	r30, r18
     348:	f3 07       	cpc	r31, r19
     34a:	d9 f7       	brne	.-10     	; 0x342 <pp_receive_PC+0x28>
      pp_buf_pc.b[i] = (*data_ptr);
      data_ptr++;      
    }
    uart0_get_data_end();
     34c:	0e 94 be 07 	call	0xf7c	; 0xf7c <uart0_get_data_end>
    pp_f_frompc = TRUE;
     350:	81 e0       	ldi	r24, 0x01	; 1
     352:	80 93 d3 01 	sts	0x01D3, r24
     356:	08 95       	ret

00000358 <pp_receive_own>:
void pp_receive_own(void)
{
	byte * data_ptr;
	byte i;
  
	if(!pp_f_fromdev)
     358:	80 91 c0 01 	lds	r24, 0x01C0
     35c:	81 11       	cpse	r24, r1
     35e:	14 c0       	rjmp	.+40     	; 0x388 <pp_receive_own+0x30>
	{
		if (TB_send_flag)
     360:	80 91 93 01 	lds	r24, 0x0193
     364:	88 23       	and	r24, r24
     366:	81 f0       	breq	.+32     	; 0x388 <pp_receive_own+0x30>
		{
			
			TB_send_flag = FALSE;
     368:	10 92 93 01 	sts	0x0193, r1
     36c:	a7 ef       	ldi	r26, 0xF7	; 247
     36e:	b1 e0       	ldi	r27, 0x01	; 1
     370:	e7 eb       	ldi	r30, 0xB7	; 183
     372:	f1 e0       	ldi	r31, 0x01	; 1
     374:	20 ec       	ldi	r18, 0xC0	; 192
     376:	31 e0       	ldi	r19, 0x01	; 1
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
			{
				pp_buf_dev.b[i] = (*data_ptr);
     378:	8d 91       	ld	r24, X+
     37a:	81 93       	st	Z+, r24
		if (TB_send_flag)
		{
			
			TB_send_flag = FALSE;
			data_ptr = TB_bufOut;
			for(i=0; i<TRI_LEN; i++)
     37c:	e2 17       	cp	r30, r18
     37e:	f3 07       	cpc	r31, r19
     380:	d9 f7       	brne	.-10     	; 0x378 <pp_receive_own+0x20>
			{
				pp_buf_dev.b[i] = (*data_ptr);
				data_ptr++;      
			}	  
			pp_f_fromdev = TRUE;
     382:	81 e0       	ldi	r24, 0x01	; 1
     384:	80 93 c0 01 	sts	0x01C0, r24
     388:	08 95       	ret

0000038a <pp_receive_int>:
{
  byte * data_ptr;
  byte i;
  
  // receive error
  if (uart1_flags.data_receive_error) {
     38a:	80 91 a0 01 	lds	r24, 0x01A0
     38e:	84 ff       	sbrs	r24, 4
     390:	0a c0       	rjmp	.+20     	; 0x3a6 <pp_receive_int+0x1c>
    uart1_flags.data_receive_error = FALSE;
     392:	80 91 a0 01 	lds	r24, 0x01A0
     396:	8f 7e       	andi	r24, 0xEF	; 239
     398:	80 93 a0 01 	sts	0x01A0, r24
    Dcount += 16;
     39c:	80 91 90 01 	lds	r24, 0x0190
     3a0:	80 5f       	subi	r24, 0xF0	; 240
     3a2:	80 93 90 01 	sts	0x0190, r24
  }
  
  // succesful receive
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
     3a6:	80 91 c0 01 	lds	r24, 0x01C0
     3aa:	81 11       	cpse	r24, r1
     3ac:	1a c0       	rjmp	.+52     	; 0x3e2 <pp_receive_int+0x58>
    if (uart1_flags.data_received) {
     3ae:	80 91 a0 01 	lds	r24, 0x01A0
     3b2:	83 ff       	sbrs	r24, 3
     3b4:	16 c0       	rjmp	.+44     	; 0x3e2 <pp_receive_int+0x58>
      Dcount++;
     3b6:	80 91 90 01 	lds	r24, 0x0190
     3ba:	8f 5f       	subi	r24, 0xFF	; 255
     3bc:	80 93 90 01 	sts	0x0190, r24
      data_ptr = uart1_get_data_begin();
     3c0:	0e 94 ce 09 	call	0x139c	; 0x139c <uart1_get_data_begin>
     3c4:	dc 01       	movw	r26, r24
     3c6:	e7 eb       	ldi	r30, 0xB7	; 183
     3c8:	f1 e0       	ldi	r31, 0x01	; 1
     3ca:	20 ec       	ldi	r18, 0xC0	; 192
     3cc:	31 e0       	ldi	r19, 0x01	; 1
      for(i=0; i<TRI_LEN; i++) {
        pp_buf_dev.b[i] = (*data_ptr);
     3ce:	8d 91       	ld	r24, X+
     3d0:	81 93       	st	Z+, r24
  // copy to pp Rx buffer
  if (!pp_f_fromdev) {
    if (uart1_flags.data_received) {
      Dcount++;
      data_ptr = uart1_get_data_begin();
      for(i=0; i<TRI_LEN; i++) {
     3d2:	e2 17       	cp	r30, r18
     3d4:	f3 07       	cpc	r31, r19
     3d6:	d9 f7       	brne	.-10     	; 0x3ce <pp_receive_int+0x44>
        pp_buf_dev.b[i] = (*data_ptr);
        data_ptr++;      
      }
      uart1_get_data_end();
     3d8:	0e 94 eb 09 	call	0x13d6	; 0x13d6 <uart1_get_data_end>
      pp_f_fromdev = TRUE;
     3dc:	81 e0       	ldi	r24, 0x01	; 1
     3de:	80 93 c0 01 	sts	0x01C0, r24
     3e2:	08 95       	ret

000003e4 <pp_init>:
/**********************************************************/

//----------------------------------------------------------
void pp_init(void)
{
  pp_f_fromdev = FALSE;
     3e4:	10 92 c0 01 	sts	0x01C0, r1
  pp_f_frompc = FALSE;
     3e8:	10 92 d3 01 	sts	0x01D3, r1
     3ec:	08 95       	ret

000003ee <pp_loop>:

//----------------------------------------------------------
void pp_loop(void)
{
  // from PC to devs
  pp_receive_PC();
     3ee:	0e 94 8d 01 	call	0x31a	; 0x31a <pp_receive_PC>
  pp_processRequests();
     3f2:	0e 94 65 01 	call	0x2ca	; 0x2ca <pp_processRequests>
  
  // from devs to PC
  pp_receive_own();  // ZM
     3f6:	0e 94 ac 01 	call	0x358	; 0x358 <pp_receive_own>
  pp_receive_int();  // rack
     3fa:	0e 94 c5 01 	call	0x38a	; 0x38a <pp_receive_int>
  pp_SendResponses();
     3fe:	0e 94 82 01 	call	0x304	; 0x304 <pp_SendResponses>
     402:	08 95       	ret

00000404 <delay>:
//
// Delay function
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
     404:	cf 93       	push	r28
     406:	df 93       	push	r29
     408:	1f 92       	push	r1
     40a:	cd b7       	in	r28, 0x3d	; 61
     40c:	de b7       	in	r29, 0x3e	; 62
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     40e:	19 82       	std	Y+1, r1	; 0x01
     410:	89 81       	ldd	r24, Y+1	; 0x01
     412:	81 11       	cpse	r24, r1
     414:	07 c0       	rjmp	.+14     	; 0x424 <delay+0x20>
  {
  asm("nop");
     416:	00 00       	nop
//	
//-------------------------------------------------------------------------------------------------
void delay(void)
{
volatile unsigned char i;
for(i = 0; i < (F_CPU/1000000); i++)
     418:	89 81       	ldd	r24, Y+1	; 0x01
     41a:	8f 5f       	subi	r24, 0xFF	; 255
     41c:	89 83       	std	Y+1, r24	; 0x01
     41e:	89 81       	ldd	r24, Y+1	; 0x01
     420:	88 23       	and	r24, r24
     422:	c9 f3       	breq	.-14     	; 0x416 <delay+0x12>
  {
  asm("nop");
  }
}
     424:	0f 90       	pop	r0
     426:	df 91       	pop	r29
     428:	cf 91       	pop	r28
     42a:	08 95       	ret

0000042c <GLCD_InitalizeInterface>:
// Ports intalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_InitalizeInterface(void)
{
GLCD_DATA_DDR = 0xFF;
     42c:	8f ef       	ldi	r24, 0xFF	; 255
     42e:	84 b9       	out	0x04, r24	; 4
GLCD_CTRL_DDR = ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     430:	88 ef       	ldi	r24, 0xF8	; 248
     432:	87 b9       	out	0x07, r24	; 7
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_RD) | (1 << GLCD_CD) | (1 << GLCD_RESET) | (1 << GLCD_FS));
     434:	88 b1       	in	r24, 0x08	; 8
     436:	88 6f       	ori	r24, 0xF8	; 248
     438:	88 b9       	out	0x08, r24	; 8
     43a:	08 95       	ret

0000043c <GLCD_ChceckStatus>:
//
//-------------------------------------------------------------------------------------------------
unsigned char GLCD_ChceckStatus(void)
{
uint8_t tmp;
GLCD_DATA_DDR = 0x00;
     43c:	14 b8       	out	0x04, r1	; 4

GLCD_CTRL_PORT &= ~(1 << GLCD_RD);
     43e:	46 98       	cbi	0x08, 6	; 8
delay();
     440:	0e 94 02 02 	call	0x404	; 0x404 <delay>
tmp = GLCD_DATA_PIN;
     444:	83 b1       	in	r24, 0x03	; 3
GLCD_DATA_DDR = 0xFF;
     446:	9f ef       	ldi	r25, 0xFF	; 255
     448:	94 b9       	out	0x04, r25	; 4
GLCD_CTRL_PORT |= (1 << GLCD_RD);
     44a:	46 9a       	sbi	0x08, 6	; 8
return tmp;
}
     44c:	08 95       	ret

0000044e <GLCD_WriteCommand>:
//
// Writes instruction 
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteCommand(unsigned char command)
{
     44e:	cf 93       	push	r28
     450:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     452:	0e 94 1e 02 	call	0x43c	; 0x43c <GLCD_ChceckStatus>
     456:	83 70       	andi	r24, 0x03	; 3
     458:	e1 f3       	breq	.-8      	; 0x452 <GLCD_WriteCommand+0x4>
GLCD_DATA_PORT = command;
     45a:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~(1 << GLCD_WR);
     45c:	47 98       	cbi	0x08, 7	; 8
delay();
     45e:	0e 94 02 02 	call	0x404	; 0x404 <delay>
GLCD_CTRL_PORT |= (1 << GLCD_WR);
     462:	47 9a       	sbi	0x08, 7	; 8
}
     464:	cf 91       	pop	r28
     466:	08 95       	ret

00000468 <GLCD_WriteData>:
//
// Writes data
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteData(unsigned char data)
{
     468:	cf 93       	push	r28
     46a:	c8 2f       	mov	r28, r24
while(!(GLCD_ChceckStatus()&0x03));
     46c:	0e 94 1e 02 	call	0x43c	; 0x43c <GLCD_ChceckStatus>
     470:	83 70       	andi	r24, 0x03	; 3
     472:	e1 f3       	breq	.-8      	; 0x46c <GLCD_WriteData+0x4>
GLCD_DATA_PORT = data;
     474:	c5 b9       	out	0x05, r28	; 5

GLCD_CTRL_PORT &= ~((1 << GLCD_WR) | (1 << GLCD_CD));
     476:	88 b1       	in	r24, 0x08	; 8
     478:	8f 75       	andi	r24, 0x5F	; 95
     47a:	88 b9       	out	0x08, r24	; 8
delay();
     47c:	0e 94 02 02 	call	0x404	; 0x404 <delay>
GLCD_CTRL_PORT |= ((1 << GLCD_WR) | (1 << GLCD_CD));
     480:	88 b1       	in	r24, 0x08	; 8
     482:	80 6a       	ori	r24, 0xA0	; 160
     484:	88 b9       	out	0x08, r24	; 8
}
     486:	cf 91       	pop	r28
     488:	08 95       	ret

0000048a <GLCD_SetAddressPointer>:
//
// Sets address pointer for display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_SetAddressPointer(unsigned int address)
{
     48a:	cf 93       	push	r28
     48c:	c9 2f       	mov	r28, r25
GLCD_WriteData(address & 0xFF);
     48e:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
GLCD_WriteData(address >> 8);
     492:	8c 2f       	mov	r24, r28
     494:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
GLCD_WriteCommand(T6963_SET_ADDRESS_POINTER);
     498:	84 e2       	ldi	r24, 0x24	; 36
     49a:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
}
     49e:	cf 91       	pop	r28
     4a0:	08 95       	ret

000004a2 <GLCD_TextGoTo>:
//-------------------------------------------------------------------------------------------------
void GLCD_TextGoTo(unsigned char x, unsigned char y)
{
	unsigned int address;

	address = GLCD_TEXT_HOME +  x + (GLCD_TEXT_AREA * y);
     4a2:	2e e1       	ldi	r18, 0x1E	; 30
     4a4:	62 9f       	mul	r22, r18
     4a6:	b0 01       	movw	r22, r0
     4a8:	11 24       	eor	r1, r1

	GLCD_SetAddressPointer(address);
     4aa:	9b 01       	movw	r18, r22
     4ac:	28 0f       	add	r18, r24
     4ae:	31 1d       	adc	r19, r1
     4b0:	c9 01       	movw	r24, r18
     4b2:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     4b6:	08 95       	ret

000004b8 <GLCD_WriteDisplayData>:
// Writes display data and increment address pointer
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteDisplayData(unsigned char x)
{
GLCD_WriteData(x);
     4b8:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
GLCD_WriteCommand(T6963_DATA_WRITE_AND_INCREMENT);
     4bc:	80 ec       	ldi	r24, 0xC0	; 192
     4be:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
     4c2:	08 95       	ret

000004c4 <GLCD_ClearText>:
//
// Clears text area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearText(void)
{
     4c4:	cf 93       	push	r28
     4c6:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);
     4c8:	80 e0       	ldi	r24, 0x00	; 0
     4ca:	90 e0       	ldi	r25, 0x00	; 0
     4cc:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     4d0:	c0 ee       	ldi	r28, 0xE0	; 224
     4d2:	d1 e0       	ldi	r29, 0x01	; 1

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
	{
		GLCD_WriteDisplayData(0);
     4d4:	80 e0       	ldi	r24, 0x00	; 0
     4d6:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <GLCD_WriteDisplayData>
     4da:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearText(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_TEXT_HOME);

	for(i = 0; i < GLCD_TEXT_SIZE; i++)
     4dc:	d9 f7       	brne	.-10     	; 0x4d4 <GLCD_ClearText+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     4de:	df 91       	pop	r29
     4e0:	cf 91       	pop	r28
     4e2:	08 95       	ret

000004e4 <GLCD_ClearCG>:
//
// Clears characters generator area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearCG(void)
{
     4e4:	cf 93       	push	r28
     4e6:	df 93       	push	r29
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
     4e8:	80 e0       	ldi	r24, 0x00	; 0
     4ea:	90 e1       	ldi	r25, 0x10	; 16
     4ec:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     4f0:	c0 e0       	ldi	r28, 0x00	; 0
     4f2:	d8 e0       	ldi	r29, 0x08	; 8
	
	for(i = 0; i < 256 * 8; i++)
	{
		GLCD_WriteDisplayData(0);
     4f4:	80 e0       	ldi	r24, 0x00	; 0
     4f6:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <GLCD_WriteDisplayData>
     4fa:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearCG(void)
{
	unsigned int i;
	GLCD_SetAddressPointer(GLCD_EXTERNAL_CG_HOME);
	
	for(i = 0; i < 256 * 8; i++)
     4fc:	d9 f7       	brne	.-10     	; 0x4f4 <GLCD_ClearCG+0x10>
	{
		GLCD_WriteDisplayData(0);
	}
}
     4fe:	df 91       	pop	r29
     500:	cf 91       	pop	r28
     502:	08 95       	ret

00000504 <GLCD_ClearGraphic>:
//
// Clears graphics area of display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_ClearGraphic(void)
{
     504:	cf 93       	push	r28
     506:	df 93       	push	r29
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);
     508:	80 ee       	ldi	r24, 0xE0	; 224
     50a:	91 e0       	ldi	r25, 0x01	; 1
     50c:	0e 94 45 02 	call	0x48a	; 0x48a <GLCD_SetAddressPointer>
     510:	c0 e0       	ldi	r28, 0x00	; 0
     512:	df e0       	ldi	r29, 0x0F	; 15

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
	{
		GLCD_WriteDisplayData(0x00);
     514:	80 e0       	ldi	r24, 0x00	; 0
     516:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <GLCD_WriteDisplayData>
     51a:	21 97       	sbiw	r28, 0x01	; 1
void GLCD_ClearGraphic(void)
{
	int i;
	GLCD_SetAddressPointer(GLCD_GRAPHIC_HOME);

	for(i = 0; i < GLCD_GRAPHIC_SIZE; i++)
     51c:	d9 f7       	brne	.-10     	; 0x514 <GLCD_ClearGraphic+0x10>
	{
		GLCD_WriteDisplayData(0x00);
	}
}
     51e:	df 91       	pop	r29
     520:	cf 91       	pop	r28
     522:	08 95       	ret

00000524 <GLCD_WriteChar>:
// Writes a single character (ASCII code) to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteChar(char charCode)
{
	GLCD_WriteDisplayData(charCode - 32);
     524:	80 52       	subi	r24, 0x20	; 32
     526:	0e 94 5c 02 	call	0x4b8	; 0x4b8 <GLCD_WriteDisplayData>
     52a:	08 95       	ret

0000052c <GLCD_WriteString>:
//
// Writes null-terminated string to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteString(char * string)
{
     52c:	cf 93       	push	r28
     52e:	df 93       	push	r29
     530:	ec 01       	movw	r28, r24
	while(*string)
     532:	88 81       	ld	r24, Y
     534:	88 23       	and	r24, r24
     536:	31 f0       	breq	.+12     	; 0x544 <GLCD_WriteString+0x18>
     538:	21 96       	adiw	r28, 0x01	; 1
	{
		GLCD_WriteChar(*string++);
     53a:	0e 94 92 02 	call	0x524	; 0x524 <GLCD_WriteChar>
// Writes null-terminated string to display RAM memory
//
//-------------------------------------------------------------------------------------------------
void GLCD_WriteString(char * string)
{
	while(*string)
     53e:	89 91       	ld	r24, Y+
     540:	81 11       	cpse	r24, r1
     542:	fb cf       	rjmp	.-10     	; 0x53a <GLCD_WriteString+0xe>
	{
		GLCD_WriteChar(*string++);
	}
}
     544:	df 91       	pop	r29
     546:	cf 91       	pop	r28
     548:	08 95       	ret

0000054a <GLCD_Initalize>:
// Display initalization
//
//-------------------------------------------------------------------------------------------------
void GLCD_Initalize(void)
{
	GLCD_InitalizeInterface();
     54a:	0e 94 16 02 	call	0x42c	; 0x42c <GLCD_InitalizeInterface>

	GLCD_CTRL_PORT &= ~(1 << GLCD_RESET);
     54e:	44 98       	cbi	0x08, 4	; 8
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     550:	89 ef       	ldi	r24, 0xF9	; 249
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	01 97       	sbiw	r24, 0x01	; 1
     556:	f1 f7       	brne	.-4      	; 0x554 <GLCD_Initalize+0xa>
     558:	00 c0       	rjmp	.+0      	; 0x55a <GLCD_Initalize+0x10>
     55a:	00 00       	nop
	_delay_ms(1);
	GLCD_CTRL_PORT |= (1 << GLCD_RESET);
     55c:	44 9a       	sbi	0x08, 4	; 8

	if(GLCD_FONT_WIDTH == 8)
	{
		GLCD_CTRL_PORT &= ~(1 << GLCD_FS);
     55e:	43 98       	cbi	0x08, 3	; 8
	}

	GLCD_WriteData(GLCD_GRAPHIC_HOME & 0xFF);
     560:	80 ee       	ldi	r24, 0xE0	; 224
     562:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(GLCD_GRAPHIC_HOME >> 8);
     566:	81 e0       	ldi	r24, 0x01	; 1
     568:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_HOME_ADDRESS);
     56c:	82 e4       	ldi	r24, 0x42	; 66
     56e:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_GRAPHIC_AREA);
     572:	8e e1       	ldi	r24, 0x1E	; 30
     574:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     578:	80 e0       	ldi	r24, 0x00	; 0
     57a:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_GRAPHIC_AREA);
     57e:	83 e4       	ldi	r24, 0x43	; 67
     580:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_TEXT_HOME);
     584:	80 e0       	ldi	r24, 0x00	; 0
     586:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(GLCD_TEXT_HOME >> 8);
     58a:	80 e0       	ldi	r24, 0x00	; 0
     58c:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_HOME_ADDRESS);
     590:	80 e4       	ldi	r24, 0x40	; 64
     592:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
	
	GLCD_WriteData(GLCD_TEXT_AREA);
     596:	8e e1       	ldi	r24, 0x1E	; 30
     598:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     59c:	80 e0       	ldi	r24, 0x00	; 0
     59e:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_TEXT_AREA);
     5a2:	81 e4       	ldi	r24, 0x41	; 65
     5a4:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteData(GLCD_OFFSET_REGISTER);
     5a8:	82 e0       	ldi	r24, 0x02	; 2
     5aa:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteData(0x00);
     5ae:	80 e0       	ldi	r24, 0x00	; 0
     5b0:	0e 94 34 02 	call	0x468	; 0x468 <GLCD_WriteData>
	GLCD_WriteCommand(T6963_SET_OFFSET_REGISTER);
     5b4:	82 e2       	ldi	r24, 0x22	; 34
     5b6:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
	
	GLCD_WriteCommand(T6963_DISPLAY_MODE  | T6963_GRAPHIC_DISPLAY_ON   | T6963_TEXT_DISPLAY_ON /*| T6963_CURSOR_DISPLAY_ON*/);
     5ba:	8c e9       	ldi	r24, 0x9C	; 156
     5bc:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>

	GLCD_WriteCommand(T6963_MODE_SET | 0);
     5c0:	80 e8       	ldi	r24, 0x80	; 128
     5c2:	0e 94 27 02 	call	0x44e	; 0x44e <GLCD_WriteCommand>
     5c6:	08 95       	ret

000005c8 <timer_init>:
  // Xtal = 14 745 600 Hz

  // * Timer 0 - system timer ....
  // 14745600 / 1024 / 144 = 100 Hz
  //   Xtal  /must/presca/ TOP
  OCR0A = 144; // = TOP
     5c8:	80 e9       	ldi	r24, 0x90	; 144
     5ca:	87 bd       	out	0x27, r24	; 39
  OCR0B = 100; // dummy
     5cc:	84 e6       	ldi	r24, 0x64	; 100
     5ce:	88 bd       	out	0x28, r24	; 40
  TCCR0A = 2; // CTC mode, hardware outputs off
     5d0:	82 e0       	ldi	r24, 0x02	; 2
     5d2:	84 bd       	out	0x24, r24	; 36
  TCCR0B = 5; // CTC mode, presc = 1024
     5d4:	85 e0       	ldi	r24, 0x05	; 5
     5d6:	85 bd       	out	0x25, r24	; 37
  TIMSK0 |= BV(OCIE0A); // compare A int enabled
     5d8:	ee e6       	ldi	r30, 0x6E	; 110
     5da:	f0 e0       	ldi	r31, 0x00	; 0
     5dc:	80 81       	ld	r24, Z
     5de:	82 60       	ori	r24, 0x02	; 2
     5e0:	80 83       	st	Z, r24
     5e2:	08 95       	ret

000005e4 <TB_calcSum>:
}


/******************************************************/
void TB_calcSum(void)
{
     5e4:	e7 ef       	ldi	r30, 0xF7	; 247
     5e6:	f1 e0       	ldi	r31, 0x01	; 1
     5e8:	2f ef       	ldi	r18, 0xFF	; 255
     5ea:	31 e0       	ldi	r19, 0x01	; 1
  byte i, sum;
  sum = 0;
     5ec:	80 e0       	ldi	r24, 0x00	; 0
  for(i=0; i<8; i++) {
    sum += TB_bufOut[i];
     5ee:	91 91       	ld	r25, Z+
     5f0:	89 0f       	add	r24, r25
/******************************************************/
void TB_calcSum(void)
{
  byte i, sum;
  sum = 0;
  for(i=0; i<8; i++) {
     5f2:	e2 17       	cp	r30, r18
     5f4:	f3 07       	cpc	r31, r19
     5f6:	d9 f7       	brne	.-10     	; 0x5ee <TB_calcSum+0xa>
    sum += TB_bufOut[i];
  }
  TB_bufOut[TB_BUF_SUM] = sum;
     5f8:	80 93 ff 01 	sts	0x01FF, r24
     5fc:	08 95       	ret

000005fe <TB_Init>:
/******************************************************/
// public functions
/******************************************************/
// initialize
void TB_Init(void * setting_in_eeprom)
{
     5fe:	cf 93       	push	r28
     600:	df 93       	push	r29
     602:	ec 01       	movw	r28, r24
  addr_setting_in_eeprom = setting_in_eeprom;
     604:	90 93 11 02 	sts	0x0211, r25
     608:	80 93 10 02 	sts	0x0210, r24
  //                 DST,   SRC, size
  eeprom_read_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     60c:	45 e0       	ldi	r20, 0x05	; 5
     60e:	50 e0       	ldi	r21, 0x00	; 0
     610:	bc 01       	movw	r22, r24
     612:	80 e0       	ldi	r24, 0x00	; 0
     614:	92 e0       	ldi	r25, 0x02	; 2
     616:	0e 94 8c 13 	call	0x2718	; 0x2718 <eeprom_read_block>
  if (TB_gbparam.eemagic != 66) {
     61a:	80 91 00 02 	lds	r24, 0x0200
     61e:	82 34       	cpi	r24, 0x42	; 66
     620:	89 f0       	breq	.+34     	; 0x644 <TB_Init+0x46>
    // not valid data in eeprom
    TB_gbparam.eemagic = 66;
     622:	e0 e0       	ldi	r30, 0x00	; 0
     624:	f2 e0       	ldi	r31, 0x02	; 2
     626:	82 e4       	ldi	r24, 0x42	; 66
     628:	80 83       	st	Z, r24
    TB_gbparam.baud = 4;
     62a:	84 e0       	ldi	r24, 0x04	; 4
     62c:	81 83       	std	Z+1, r24	; 0x01
    TB_gbparam.address = 1;
     62e:	81 e0       	ldi	r24, 0x01	; 1
     630:	82 83       	std	Z+2, r24	; 0x02
    TB_gbparam.telegram_pause_time = 0;
     632:	13 82       	std	Z+3, r1	; 0x03
    TB_gbparam.host_address = 2;
     634:	82 e0       	ldi	r24, 0x02	; 2
     636:	84 83       	std	Z+4, r24	; 0x04
    // save default setting to eeprom
    eeprom_write_block((void *) &TB_gbparam, setting_in_eeprom, sizeof(struct TB_GBPARAM));
     638:	45 e0       	ldi	r20, 0x05	; 5
     63a:	50 e0       	ldi	r21, 0x00	; 0
     63c:	be 01       	movw	r22, r28
     63e:	cf 01       	movw	r24, r30
     640:	0e 94 ae 13 	call	0x275c	; 0x275c <eeprom_write_block>
  }
  // ted mame funkèni konfiguraci naètenou

  // zvolíme správnou komunikaèní rychlost:
  if (TB_Callback_setBaud != NULL) TB_Callback_setBaud(TB_gbparam.baud);
     644:	e0 91 91 01 	lds	r30, 0x0191
     648:	f0 91 92 01 	lds	r31, 0x0192
     64c:	30 97       	sbiw	r30, 0x00	; 0
     64e:	19 f0       	breq	.+6      	; 0x656 <TB_Init+0x58>
     650:	80 91 01 02 	lds	r24, 0x0201
     654:	09 95       	icall

  TB_AddrReply = TB_gbparam.host_address;
     656:	80 91 04 02 	lds	r24, 0x0204
     65a:	80 93 12 02 	sts	0x0212, r24
  //TB_AddrModule= TB_gbparam.address;
  TB_AddrModule = 0;
     65e:	10 92 06 02 	sts	0x0206, r1
}
     662:	df 91       	pop	r29
     664:	cf 91       	pop	r28
     666:	08 95       	ret

00000668 <TB_SendAck>:

/******************************************************/
// send response from module
void TB_SendAck(byte status, long int value)
{
  TB_bufOut[0] = TB_AddrReply;
     668:	e7 ef       	ldi	r30, 0xF7	; 247
     66a:	f1 e0       	ldi	r31, 0x01	; 1
     66c:	90 91 12 02 	lds	r25, 0x0212
     670:	90 83       	st	Z, r25
  TB_bufOut[1] = TB_AddrModule;
     672:	90 91 06 02 	lds	r25, 0x0206
     676:	91 83       	std	Z+1, r25	; 0x01
  TB_bufOut[2] = status;
     678:	82 83       	std	Z+2, r24	; 0x02
  TB_bufOut[3] = TB_bufIn[TB_BUF_COMMAND]; //command;
     67a:	80 91 08 02 	lds	r24, 0x0208
     67e:	83 83       	std	Z+3, r24	; 0x03
  TB_bufOut[4] = value >> 24;
     680:	74 83       	std	Z+4, r23	; 0x04
  TB_bufOut[5] = value >> 16;
     682:	65 83       	std	Z+5, r22	; 0x05
  TB_bufOut[6] = value >> 8;
     684:	56 83       	std	Z+6, r21	; 0x06
  TB_bufOut[7] = value >> 0;
     686:	47 83       	std	Z+7, r20	; 0x07
  TB_calcSum();
     688:	0e 94 f2 02 	call	0x5e4	; 0x5e4 <TB_calcSum>
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     68c:	81 e0       	ldi	r24, 0x01	; 1
     68e:	80 93 93 01 	sts	0x0193, r24
     692:	08 95       	ret

00000694 <TB_Decode>:

/******************************************************/
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
     694:	0f 93       	push	r16
     696:	1f 93       	push	r17
     698:	cf 93       	push	r28
     69a:	df 93       	push	r29
     69c:	1f 92       	push	r1
     69e:	cd b7       	in	r28, 0x3d	; 61
     6a0:	de b7       	in	r29, 0x3e	; 62
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     6a2:	e7 e0       	ldi	r30, 0x07	; 7
     6a4:	f2 e0       	ldi	r31, 0x02	; 2
     6a6:	84 81       	ldd	r24, Z+4	; 0x04
             (((int32_t) TB_bufIn[5]) << 16) |
     6a8:	45 81       	ldd	r20, Z+5	; 0x05
     6aa:	50 e0       	ldi	r21, 0x00	; 0
     6ac:	60 e0       	ldi	r22, 0x00	; 0
     6ae:	70 e0       	ldi	r23, 0x00	; 0
     6b0:	ba 01       	movw	r22, r20
     6b2:	55 27       	eor	r21, r21
     6b4:	44 27       	eor	r20, r20
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     6b6:	78 2b       	or	r23, r24
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;
     6b8:	87 81       	ldd	r24, Z+7	; 0x07
     6ba:	48 2b       	or	r20, r24
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
     6bc:	86 81       	ldd	r24, Z+6	; 0x06
     6be:	58 2b       	or	r21, r24
// decode incoming command
// return = unhandled command number, 0=handled or unknown
byte TB_Decode(void)
{
  volatile byte b;
  TB_Value = (((int32_t) TB_bufIn[4]) << 24) |
     6c0:	40 93 f3 01 	sts	0x01F3, r20
     6c4:	50 93 f4 01 	sts	0x01F4, r21
     6c8:	60 93 f5 01 	sts	0x01F5, r22
     6cc:	70 93 f6 01 	sts	0x01F6, r23
             (((int32_t) TB_bufIn[5]) << 16) |
             (((int32_t) TB_bufIn[6]) <<  8) |
             (((int32_t) TB_bufIn[7])      ) ;

  switch (TB_bufIn[TB_BUF_COMMAND]) {
     6d0:	11 81       	ldd	r17, Z+1	; 0x01
     6d2:	1a 30       	cpi	r17, 0x0A	; 10
     6d4:	09 f4       	brne	.+2      	; 0x6d8 <TB_Decode+0x44>
     6d6:	48 c2       	rjmp	.+1168   	; 0xb68 <TB_Decode+0x4d4>
     6d8:	88 f4       	brcc	.+34     	; 0x6fc <TB_Decode+0x68>
     6da:	14 30       	cpi	r17, 0x04	; 4
     6dc:	09 f4       	brne	.+2      	; 0x6e0 <TB_Decode+0x4c>
     6de:	bc c2       	rjmp	.+1400   	; 0xc58 <TB_Decode+0x5c4>
     6e0:	28 f4       	brcc	.+10     	; 0x6ec <TB_Decode+0x58>
     6e2:	11 30       	cpi	r17, 0x01	; 1
     6e4:	01 f1       	breq	.+64     	; 0x726 <TB_Decode+0x92>
     6e6:	12 30       	cpi	r17, 0x02	; 2
     6e8:	29 f1       	breq	.+74     	; 0x734 <TB_Decode+0xa0>
     6ea:	af c2       	rjmp	.+1374   	; 0xc4a <TB_Decode+0x5b6>
     6ec:	16 30       	cpi	r17, 0x06	; 6
     6ee:	09 f4       	brne	.+2      	; 0x6f2 <TB_Decode+0x5e>
     6f0:	70 c0       	rjmp	.+224    	; 0x7d2 <TB_Decode+0x13e>
     6f2:	38 f1       	brcs	.+78     	; 0x742 <TB_Decode+0xae>
     6f4:	19 30       	cpi	r17, 0x09	; 9
     6f6:	09 f4       	brne	.+2      	; 0x6fa <TB_Decode+0x66>
     6f8:	96 c1       	rjmp	.+812    	; 0xa26 <TB_Decode+0x392>
     6fa:	a7 c2       	rjmp	.+1358   	; 0xc4a <TB_Decode+0x5b6>
     6fc:	1f 30       	cpi	r17, 0x0F	; 15
     6fe:	09 f4       	brne	.+2      	; 0x702 <TB_Decode+0x6e>
     700:	20 c1       	rjmp	.+576    	; 0x942 <TB_Decode+0x2ae>
     702:	38 f4       	brcc	.+14     	; 0x712 <TB_Decode+0x7e>
     704:	1d 30       	cpi	r17, 0x0D	; 13
     706:	09 f4       	brne	.+2      	; 0x70a <TB_Decode+0x76>
     708:	a7 c2       	rjmp	.+1358   	; 0xc58 <TB_Decode+0x5c4>
     70a:	1e 30       	cpi	r17, 0x0E	; 14
     70c:	09 f4       	brne	.+2      	; 0x710 <TB_Decode+0x7c>
     70e:	da c0       	rjmp	.+436    	; 0x8c4 <TB_Decode+0x230>
     710:	9c c2       	rjmp	.+1336   	; 0xc4a <TB_Decode+0x5b6>
     712:	18 38       	cpi	r17, 0x88	; 136
     714:	09 f4       	brne	.+2      	; 0x718 <TB_Decode+0x84>
     716:	6c c2       	rjmp	.+1240   	; 0xbf0 <TB_Decode+0x55c>
     718:	1e 3f       	cpi	r17, 0xFE	; 254
     71a:	09 f4       	brne	.+2      	; 0x71e <TB_Decode+0x8a>
     71c:	9d c2       	rjmp	.+1338   	; 0xc58 <TB_Decode+0x5c4>
     71e:	11 32       	cpi	r17, 0x21	; 33
     720:	09 f0       	breq	.+2      	; 0x724 <TB_Decode+0x90>
     722:	93 c2       	rjmp	.+1318   	; 0xc4a <TB_Decode+0x5b6>
     724:	87 c2       	rjmp	.+1294   	; 0xc34 <TB_Decode+0x5a0>
    case TB_CMD_DEBUG:
      return TB_CMD_DEBUG;
      break;
    case TB_CMD_ROR:
      TB_SendAck(TB_ERR_OK, 0);
     726:	40 e0       	ldi	r20, 0x00	; 0
     728:	50 e0       	ldi	r21, 0x00	; 0
     72a:	ba 01       	movw	r22, r20
     72c:	84 e6       	ldi	r24, 0x64	; 100
     72e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
      return TB_CMD_ROR;
     732:	92 c2       	rjmp	.+1316   	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_ROL:
      TB_SendAck(TB_ERR_OK, 0);
     734:	40 e0       	ldi	r20, 0x00	; 0
     736:	50 e0       	ldi	r21, 0x00	; 0
     738:	ba 01       	movw	r22, r20
     73a:	84 e6       	ldi	r24, 0x64	; 100
     73c:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
      return TB_CMD_ROL;
     740:	8b c2       	rjmp	.+1302   	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_MVP:
      return TB_CMD_MVP;
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     742:	10 91 0a 02 	lds	r17, 0x020A
     746:	11 23       	and	r17, r17
     748:	41 f0       	breq	.+16     	; 0x75a <TB_Decode+0xc6>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     74a:	40 e0       	ldi	r20, 0x00	; 0
     74c:	50 e0       	ldi	r21, 0x00	; 0
     74e:	ba 01       	movw	r22, r20
     750:	84 e0       	ldi	r24, 0x04	; 4
     752:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     756:	10 e0       	ldi	r17, 0x00	; 0
     758:	7f c2       	rjmp	.+1278   	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_SAP: // set axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     75a:	80 91 09 02 	lds	r24, 0x0209
     75e:	86 30       	cpi	r24, 0x06	; 6
     760:	e9 f0       	breq	.+58     	; 0x79c <TB_Decode+0x108>
     762:	28 f4       	brcc	.+10     	; 0x76e <TB_Decode+0xda>
     764:	84 30       	cpi	r24, 0x04	; 4
     766:	41 f0       	breq	.+16     	; 0x778 <TB_Decode+0xe4>
     768:	85 30       	cpi	r24, 0x05	; 5
     76a:	79 f0       	breq	.+30     	; 0x78a <TB_Decode+0xf6>
     76c:	2b c0       	rjmp	.+86     	; 0x7c4 <TB_Decode+0x130>
     76e:	87 30       	cpi	r24, 0x07	; 7
     770:	f1 f0       	breq	.+60     	; 0x7ae <TB_Decode+0x11a>
     772:	8c 38       	cpi	r24, 0x8C	; 140
     774:	29 f1       	breq	.+74     	; 0x7c0 <TB_Decode+0x12c>
     776:	26 c0       	rjmp	.+76     	; 0x7c4 <TB_Decode+0x130>
          case TB_PARAM_SPEED:
            TB_param.speed = TB_Value;
     778:	40 93 de 01 	sts	0x01DE, r20
     77c:	50 93 df 01 	sts	0x01DF, r21
     780:	60 93 e0 01 	sts	0x01E0, r22
     784:	70 93 e1 01 	sts	0x01E1, r23
            break;
     788:	1d c0       	rjmp	.+58     	; 0x7c4 <TB_Decode+0x130>
          case TB_PARAM_ACCELERATION:
            TB_param.acceleration = TB_Value;
     78a:	40 93 e2 01 	sts	0x01E2, r20
     78e:	50 93 e3 01 	sts	0x01E3, r21
     792:	60 93 e4 01 	sts	0x01E4, r22
     796:	70 93 e5 01 	sts	0x01E5, r23
            break;
     79a:	14 c0       	rjmp	.+40     	; 0x7c4 <TB_Decode+0x130>
          case TB_PARAM_CURRENT_RUN:
            TB_param.current = TB_Value;
     79c:	40 93 e6 01 	sts	0x01E6, r20
     7a0:	50 93 e7 01 	sts	0x01E7, r21
     7a4:	60 93 e8 01 	sts	0x01E8, r22
     7a8:	70 93 e9 01 	sts	0x01E9, r23
            break;
     7ac:	0b c0       	rjmp	.+22     	; 0x7c4 <TB_Decode+0x130>
          case TB_PARAM_CURRENT_HOLD:
            TB_param.current_hold = TB_Value;
     7ae:	40 93 ea 01 	sts	0x01EA, r20
     7b2:	50 93 eb 01 	sts	0x01EB, r21
     7b6:	60 93 ec 01 	sts	0x01EC, r22
     7ba:	70 93 ed 01 	sts	0x01ED, r23
            break;
     7be:	02 c0       	rjmp	.+4      	; 0x7c4 <TB_Decode+0x130>
          case TB_PARAM_RESOLUTION:
            TB_param.resolution = TB_Value;
     7c0:	40 93 ee 01 	sts	0x01EE, r20

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     7c4:	40 e0       	ldi	r20, 0x00	; 0
     7c6:	50 e0       	ldi	r21, 0x00	; 0
     7c8:	ba 01       	movw	r22, r20
     7ca:	84 e6       	ldi	r24, 0x64	; 100
     7cc:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
     7d0:	43 c2       	rjmp	.+1158   	; 0xc58 <TB_Decode+0x5c4>
        }
        TB_SendAckOK();
      }
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     7d2:	10 91 0a 02 	lds	r17, 0x020A
     7d6:	11 23       	and	r17, r17
     7d8:	41 f0       	breq	.+16     	; 0x7ea <TB_Decode+0x156>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     7da:	40 e0       	ldi	r20, 0x00	; 0
     7dc:	50 e0       	ldi	r21, 0x00	; 0
     7de:	ba 01       	movw	r22, r20
     7e0:	84 e0       	ldi	r24, 0x04	; 4
     7e2:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     7e6:	10 e0       	ldi	r17, 0x00	; 0
     7e8:	37 c2       	rjmp	.+1134   	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_GAP: // get axis parameter
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     7ea:	80 91 09 02 	lds	r24, 0x0209
     7ee:	86 30       	cpi	r24, 0x06	; 6
     7f0:	49 f1       	breq	.+82     	; 0x844 <TB_Decode+0x1b0>
     7f2:	30 f4       	brcc	.+12     	; 0x800 <TB_Decode+0x16c>
     7f4:	84 30       	cpi	r24, 0x04	; 4
     7f6:	f1 f1       	breq	.+124    	; 0x874 <TB_Decode+0x1e0>
     7f8:	c8 f4       	brcc	.+50     	; 0x82c <TB_Decode+0x198>
     7fa:	81 30       	cpi	r24, 0x01	; 1
     7fc:	59 f0       	breq	.+22     	; 0x814 <TB_Decode+0x180>
     7fe:	5b c0       	rjmp	.+182    	; 0x8b6 <TB_Decode+0x222>
     800:	8c 38       	cpi	r24, 0x8C	; 140
     802:	09 f4       	brne	.+2      	; 0x806 <TB_Decode+0x172>
     804:	43 c0       	rjmp	.+134    	; 0x88c <TB_Decode+0x1f8>
     806:	84 3c       	cpi	r24, 0xC4	; 196
     808:	09 f4       	brne	.+2      	; 0x80c <TB_Decode+0x178>
     80a:	49 c0       	rjmp	.+146    	; 0x89e <TB_Decode+0x20a>
     80c:	87 30       	cpi	r24, 0x07	; 7
     80e:	09 f0       	breq	.+2      	; 0x812 <TB_Decode+0x17e>
     810:	52 c0       	rjmp	.+164    	; 0x8b6 <TB_Decode+0x222>
     812:	24 c0       	rjmp	.+72     	; 0x85c <TB_Decode+0x1c8>
          case TB_PARAM_ACTUAL_POSITION:
            TB_SendAck(TB_ERR_OK, TB_param.actual_position);
     814:	40 91 da 01 	lds	r20, 0x01DA
     818:	50 91 db 01 	lds	r21, 0x01DB
     81c:	60 91 dc 01 	lds	r22, 0x01DC
     820:	70 91 dd 01 	lds	r23, 0x01DD
     824:	84 e6       	ldi	r24, 0x64	; 100
     826:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     82a:	16 c2       	rjmp	.+1068   	; 0xc58 <TB_Decode+0x5c4>
          case TB_PARAM_ACCELERATION:
            TB_SendAck(TB_ERR_OK, TB_param.acceleration);
     82c:	40 91 e2 01 	lds	r20, 0x01E2
     830:	50 91 e3 01 	lds	r21, 0x01E3
     834:	60 91 e4 01 	lds	r22, 0x01E4
     838:	70 91 e5 01 	lds	r23, 0x01E5
     83c:	84 e6       	ldi	r24, 0x64	; 100
     83e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     842:	0a c2       	rjmp	.+1044   	; 0xc58 <TB_Decode+0x5c4>
          case TB_PARAM_CURRENT_RUN:
            TB_SendAck(TB_ERR_OK, TB_param.current);
     844:	40 91 e6 01 	lds	r20, 0x01E6
     848:	50 91 e7 01 	lds	r21, 0x01E7
     84c:	60 91 e8 01 	lds	r22, 0x01E8
     850:	70 91 e9 01 	lds	r23, 0x01E9
     854:	84 e6       	ldi	r24, 0x64	; 100
     856:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     85a:	fe c1       	rjmp	.+1020   	; 0xc58 <TB_Decode+0x5c4>
          case TB_PARAM_CURRENT_HOLD:
            TB_SendAck(TB_ERR_OK, TB_param.current_hold);
     85c:	40 91 ea 01 	lds	r20, 0x01EA
     860:	50 91 eb 01 	lds	r21, 0x01EB
     864:	60 91 ec 01 	lds	r22, 0x01EC
     868:	70 91 ed 01 	lds	r23, 0x01ED
     86c:	84 e6       	ldi	r24, 0x64	; 100
     86e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     872:	f2 c1       	rjmp	.+996    	; 0xc58 <TB_Decode+0x5c4>
          case TB_PARAM_SPEED:
            TB_SendAck(TB_ERR_OK, TB_param.speed);
     874:	40 91 de 01 	lds	r20, 0x01DE
     878:	50 91 df 01 	lds	r21, 0x01DF
     87c:	60 91 e0 01 	lds	r22, 0x01E0
     880:	70 91 e1 01 	lds	r23, 0x01E1
     884:	84 e6       	ldi	r24, 0x64	; 100
     886:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     88a:	e6 c1       	rjmp	.+972    	; 0xc58 <TB_Decode+0x5c4>
          case TB_PARAM_RESOLUTION:
            TB_SendAck(TB_ERR_OK, TB_param.resolution);
     88c:	40 91 ee 01 	lds	r20, 0x01EE
     890:	50 e0       	ldi	r21, 0x00	; 0
     892:	60 e0       	ldi	r22, 0x00	; 0
     894:	70 e0       	ldi	r23, 0x00	; 0
     896:	84 e6       	ldi	r24, 0x64	; 100
     898:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     89c:	dd c1       	rjmp	.+954    	; 0xc58 <TB_Decode+0x5c4>
          case TB_PARAM_RFS_DISTANCE:
            TB_SendAck(TB_ERR_OK, TB_param.rfs_distance);
     89e:	40 91 ef 01 	lds	r20, 0x01EF
     8a2:	50 91 f0 01 	lds	r21, 0x01F0
     8a6:	60 91 f1 01 	lds	r22, 0x01F1
     8aa:	70 91 f2 01 	lds	r23, 0x01F2
     8ae:	84 e6       	ldi	r24, 0x64	; 100
     8b0:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     8b4:	d1 c1       	rjmp	.+930    	; 0xc58 <TB_Decode+0x5c4>
// doplnit nastavitelné parametry
          default:
            TB_SendAck(TB_ERR_VALUE, 0);
     8b6:	40 e0       	ldi	r20, 0x00	; 0
     8b8:	50 e0       	ldi	r21, 0x00	; 0
     8ba:	ba 01       	movw	r22, r20
     8bc:	84 e0       	ldi	r24, 0x04	; 4
     8be:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     8c2:	ca c1       	rjmp	.+916    	; 0xc58 <TB_Decode+0x5c4>
        }
      }
      break;
    case TB_CMD_SIO:
      if (TB_bufIn[TB_BUF_MOTOR] != 2) {
     8c4:	80 91 0a 02 	lds	r24, 0x020A
     8c8:	82 30       	cpi	r24, 0x02	; 2
     8ca:	39 f0       	breq	.+14     	; 0x8da <TB_Decode+0x246>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     8cc:	40 e0       	ldi	r20, 0x00	; 0
     8ce:	50 e0       	ldi	r21, 0x00	; 0
     8d0:	ba 01       	movw	r22, r20
     8d2:	84 e0       	ldi	r24, 0x04	; 4
     8d4:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
        return TB_CMD_SIO;
     8d8:	bf c1       	rjmp	.+894    	; 0xc58 <TB_Decode+0x5c4>
      }
      switch (TB_bufIn[TB_BUF_TYPE]) {
     8da:	80 91 09 02 	lds	r24, 0x0209
     8de:	88 23       	and	r24, r24
     8e0:	19 f0       	breq	.+6      	; 0x8e8 <TB_Decode+0x254>
     8e2:	81 30       	cpi	r24, 0x01	; 1
     8e4:	a1 f0       	breq	.+40     	; 0x90e <TB_Decode+0x27a>
     8e6:	26 c0       	rjmp	.+76     	; 0x934 <TB_Decode+0x2a0>
        case 0:
          TB_out.b0 = (TB_Value != 0);
     8e8:	91 e0       	ldi	r25, 0x01	; 1
     8ea:	45 2b       	or	r20, r21
     8ec:	46 2b       	or	r20, r22
     8ee:	47 2b       	or	r20, r23
     8f0:	09 f4       	brne	.+2      	; 0x8f4 <TB_Decode+0x260>
     8f2:	90 e0       	ldi	r25, 0x00	; 0
     8f4:	80 91 d5 01 	lds	r24, 0x01D5
     8f8:	90 fb       	bst	r25, 0
     8fa:	80 f9       	bld	r24, 0
     8fc:	80 93 d5 01 	sts	0x01D5, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     900:	40 e0       	ldi	r20, 0x00	; 0
     902:	50 e0       	ldi	r21, 0x00	; 0
     904:	ba 01       	movw	r22, r20
     906:	84 e6       	ldi	r24, 0x64	; 100
     908:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
     90c:	a5 c1       	rjmp	.+842    	; 0xc58 <TB_Decode+0x5c4>
        case 0:
          TB_out.b0 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        case 1:
          TB_out.b1 = (TB_Value != 0);
     90e:	91 e0       	ldi	r25, 0x01	; 1
     910:	45 2b       	or	r20, r21
     912:	46 2b       	or	r20, r22
     914:	47 2b       	or	r20, r23
     916:	09 f4       	brne	.+2      	; 0x91a <TB_Decode+0x286>
     918:	90 e0       	ldi	r25, 0x00	; 0
     91a:	80 91 d5 01 	lds	r24, 0x01D5
     91e:	90 fb       	bst	r25, 0
     920:	81 f9       	bld	r24, 1
     922:	80 93 d5 01 	sts	0x01D5, r24

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     926:	40 e0       	ldi	r20, 0x00	; 0
     928:	50 e0       	ldi	r21, 0x00	; 0
     92a:	ba 01       	movw	r22, r20
     92c:	84 e6       	ldi	r24, 0x64	; 100
     92e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
     932:	92 c1       	rjmp	.+804    	; 0xc58 <TB_Decode+0x5c4>
        case 1:
          TB_out.b1 = (TB_Value != 0);
          TB_SendAckOK();
          break;
        default:
          TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     934:	40 e0       	ldi	r20, 0x00	; 0
     936:	50 e0       	ldi	r21, 0x00	; 0
     938:	ba 01       	movw	r22, r20
     93a:	84 e0       	ldi	r24, 0x04	; 4
     93c:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
          break;
     940:	8b c1       	rjmp	.+790    	; 0xc58 <TB_Decode+0x5c4>
      }
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
     942:	00 91 0a 02 	lds	r16, 0x020A
     946:	01 30       	cpi	r16, 0x01	; 1
     948:	09 f4       	brne	.+2      	; 0x94c <TB_Decode+0x2b8>
     94a:	86 c1       	rjmp	.+780    	; 0xc58 <TB_Decode+0x5c4>
     94c:	28 f0       	brcs	.+10     	; 0x958 <TB_Decode+0x2c4>
     94e:	02 30       	cpi	r16, 0x02	; 2
     950:	09 f4       	brne	.+2      	; 0x954 <TB_Decode+0x2c0>
     952:	44 c0       	rjmp	.+136    	; 0x9dc <TB_Decode+0x348>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     954:	10 e0       	ldi	r17, 0x00	; 0
     956:	80 c1       	rjmp	.+768    	; 0xc58 <TB_Decode+0x5c4>
      return TB_CMD_SIO;
      break;
    case TB_CMD_GIO:
      switch (TB_bufIn[TB_BUF_MOTOR]) {
        case 0: // inputs (4)
          switch (TB_bufIn[TB_BUF_TYPE]) {
     958:	10 91 09 02 	lds	r17, 0x0209
     95c:	11 30       	cpi	r17, 0x01	; 1
     95e:	81 f0       	breq	.+32     	; 0x980 <TB_Decode+0x2ec>
     960:	28 f0       	brcs	.+10     	; 0x96c <TB_Decode+0x2d8>
     962:	12 30       	cpi	r17, 0x02	; 2
     964:	c9 f0       	breq	.+50     	; 0x998 <TB_Decode+0x304>
     966:	13 30       	cpi	r17, 0x03	; 3
     968:	21 f1       	breq	.+72     	; 0x9b2 <TB_Decode+0x31e>
     96a:	30 c0       	rjmp	.+96     	; 0x9cc <TB_Decode+0x338>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
     96c:	40 91 05 02 	lds	r20, 0x0205
     970:	41 70       	andi	r20, 0x01	; 1
     972:	50 e0       	ldi	r21, 0x00	; 0
     974:	60 e0       	ldi	r22, 0x00	; 0
     976:	70 e0       	ldi	r23, 0x00	; 0
     978:	84 e6       	ldi	r24, 0x64	; 100
     97a:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
              break;
     97e:	6c c1       	rjmp	.+728    	; 0xc58 <TB_Decode+0x5c4>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
     980:	40 91 05 02 	lds	r20, 0x0205
     984:	46 95       	lsr	r20
     986:	41 70       	andi	r20, 0x01	; 1
     988:	50 e0       	ldi	r21, 0x00	; 0
     98a:	60 e0       	ldi	r22, 0x00	; 0
     98c:	70 e0       	ldi	r23, 0x00	; 0
     98e:	84 e6       	ldi	r24, 0x64	; 100
     990:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     994:	10 2f       	mov	r17, r16
            case 0:
              TB_SendAck(TB_ERR_OK, TB_inp.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
     996:	60 c1       	rjmp	.+704    	; 0xc58 <TB_Decode+0x5c4>
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
     998:	40 91 05 02 	lds	r20, 0x0205
     99c:	42 fb       	bst	r20, 2
     99e:	44 27       	eor	r20, r20
     9a0:	40 f9       	bld	r20, 0
     9a2:	50 e0       	ldi	r21, 0x00	; 0
     9a4:	60 e0       	ldi	r22, 0x00	; 0
     9a6:	70 e0       	ldi	r23, 0x00	; 0
     9a8:	84 e6       	ldi	r24, 0x64	; 100
     9aa:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9ae:	10 2f       	mov	r17, r16
            case 1:
              TB_SendAck(TB_ERR_OK, TB_inp.b1);
              break;
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
     9b0:	53 c1       	rjmp	.+678    	; 0xc58 <TB_Decode+0x5c4>
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
     9b2:	40 91 05 02 	lds	r20, 0x0205
     9b6:	43 fb       	bst	r20, 3
     9b8:	44 27       	eor	r20, r20
     9ba:	40 f9       	bld	r20, 0
     9bc:	50 e0       	ldi	r21, 0x00	; 0
     9be:	60 e0       	ldi	r22, 0x00	; 0
     9c0:	70 e0       	ldi	r23, 0x00	; 0
     9c2:	84 e6       	ldi	r24, 0x64	; 100
     9c4:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9c8:	10 2f       	mov	r17, r16
            case 2:
              TB_SendAck(TB_ERR_OK, TB_inp.b2);
              break;
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
     9ca:	46 c1       	rjmp	.+652    	; 0xc58 <TB_Decode+0x5c4>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     9cc:	40 e0       	ldi	r20, 0x00	; 0
     9ce:	50 e0       	ldi	r21, 0x00	; 0
     9d0:	ba 01       	movw	r22, r20
     9d2:	84 e0       	ldi	r24, 0x04	; 4
     9d4:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     9d8:	10 2f       	mov	r17, r16
            case 3:
              TB_SendAck(TB_ERR_OK, TB_inp.b3);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     9da:	3e c1       	rjmp	.+636    	; 0xc58 <TB_Decode+0x5c4>
        case 1: // analog inputs (2)
          //TB_SendAck(TB_ERR_VALUE, 0); // invalid value
          return TB_CMD_GIO;
          break;
        case 2: // outputs (2);
          switch (TB_bufIn[TB_BUF_TYPE]) {
     9dc:	10 91 09 02 	lds	r17, 0x0209
     9e0:	11 23       	and	r17, r17
     9e2:	19 f0       	breq	.+6      	; 0x9ea <TB_Decode+0x356>
     9e4:	11 30       	cpi	r17, 0x01	; 1
     9e6:	59 f0       	breq	.+22     	; 0x9fe <TB_Decode+0x36a>
     9e8:	16 c0       	rjmp	.+44     	; 0xa16 <TB_Decode+0x382>
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
     9ea:	40 91 d5 01 	lds	r20, 0x01D5
     9ee:	41 70       	andi	r20, 0x01	; 1
     9f0:	50 e0       	ldi	r21, 0x00	; 0
     9f2:	60 e0       	ldi	r22, 0x00	; 0
     9f4:	70 e0       	ldi	r23, 0x00	; 0
     9f6:	84 e6       	ldi	r24, 0x64	; 100
     9f8:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
              break;
     9fc:	2d c1       	rjmp	.+602    	; 0xc58 <TB_Decode+0x5c4>
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
     9fe:	40 91 d5 01 	lds	r20, 0x01D5
     a02:	46 95       	lsr	r20
     a04:	41 70       	andi	r20, 0x01	; 1
     a06:	50 e0       	ldi	r21, 0x00	; 0
     a08:	60 e0       	ldi	r22, 0x00	; 0
     a0a:	70 e0       	ldi	r23, 0x00	; 0
     a0c:	84 e6       	ldi	r24, 0x64	; 100
     a0e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a12:	10 e0       	ldi	r17, 0x00	; 0
            case 0:
              TB_SendAck(TB_ERR_OK, TB_out.b0);
              break;
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
     a14:	21 c1       	rjmp	.+578    	; 0xc58 <TB_Decode+0x5c4>
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a16:	40 e0       	ldi	r20, 0x00	; 0
     a18:	50 e0       	ldi	r21, 0x00	; 0
     a1a:	ba 01       	movw	r22, r20
     a1c:	84 e0       	ldi	r24, 0x04	; 4
     a1e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a22:	10 e0       	ldi	r17, 0x00	; 0
            case 1:
              TB_SendAck(TB_ERR_OK, TB_out.b1);
              break;
            default:
              TB_SendAck(TB_ERR_VALUE, 0); // invalid value
              break;
     a24:	19 c1       	rjmp	.+562    	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_RFS:
      return TB_CMD_RFS;
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     a26:	10 91 0a 02 	lds	r17, 0x020A
     a2a:	11 23       	and	r17, r17
     a2c:	41 f0       	breq	.+16     	; 0xa3e <TB_Decode+0x3aa>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     a2e:	40 e0       	ldi	r20, 0x00	; 0
     a30:	50 e0       	ldi	r21, 0x00	; 0
     a32:	ba 01       	movw	r22, r20
     a34:	84 e0       	ldi	r24, 0x04	; 4
     a36:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     a3a:	10 e0       	ldi	r17, 0x00	; 0
     a3c:	0d c1       	rjmp	.+538    	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_SGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     a3e:	80 91 09 02 	lds	r24, 0x0209
     a42:	81 34       	cpi	r24, 0x41	; 65
     a44:	51 f1       	breq	.+84     	; 0xa9a <TB_Decode+0x406>
     a46:	18 f4       	brcc	.+6      	; 0xa4e <TB_Decode+0x3ba>
     a48:	80 34       	cpi	r24, 0x40	; 64
     a4a:	41 f0       	breq	.+16     	; 0xa5c <TB_Decode+0x3c8>
     a4c:	86 c0       	rjmp	.+268    	; 0xb5a <TB_Decode+0x4c6>
     a4e:	82 34       	cpi	r24, 0x42	; 66
     a50:	09 f4       	brne	.+2      	; 0xa54 <TB_Decode+0x3c0>
     a52:	43 c0       	rjmp	.+134    	; 0xada <TB_Decode+0x446>
     a54:	8c 34       	cpi	r24, 0x4C	; 76
     a56:	09 f4       	brne	.+2      	; 0xa5a <TB_Decode+0x3c6>
     a58:	60 c0       	rjmp	.+192    	; 0xb1a <TB_Decode+0x486>
     a5a:	7f c0       	rjmp	.+254    	; 0xb5a <TB_Decode+0x4c6>
          case TB_GBPARAM_EEMAGIC:
            if (TB_Value != TB_gbparam.eemagic) {
     a5c:	80 91 00 02 	lds	r24, 0x0200
     a60:	90 e0       	ldi	r25, 0x00	; 0
     a62:	a0 e0       	ldi	r26, 0x00	; 0
     a64:	b0 e0       	ldi	r27, 0x00	; 0
     a66:	48 17       	cp	r20, r24
     a68:	59 07       	cpc	r21, r25
     a6a:	6a 07       	cpc	r22, r26
     a6c:	7b 07       	cpc	r23, r27
     a6e:	71 f0       	breq	.+28     	; 0xa8c <TB_Decode+0x3f8>
              TB_gbparam.eemagic = TB_Value;
     a70:	e0 e0       	ldi	r30, 0x00	; 0
     a72:	f2 e0       	ldi	r31, 0x02	; 2
     a74:	40 83       	st	Z, r20
              b = (void *) &(TB_gbparam.eemagic) - (void *) &(TB_gbparam);
     a76:	19 82       	std	Y+1, r1	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.eemagic);
     a78:	60 81       	ld	r22, Z
     a7a:	29 81       	ldd	r18, Y+1	; 0x01
     a7c:	80 91 10 02 	lds	r24, 0x0210
     a80:	90 91 11 02 	lds	r25, 0x0211
     a84:	82 0f       	add	r24, r18
     a86:	91 1d       	adc	r25, r1
     a88:	0e 94 9c 13 	call	0x2738	; 0x2738 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     a8c:	40 e0       	ldi	r20, 0x00	; 0
     a8e:	50 e0       	ldi	r21, 0x00	; 0
     a90:	ba 01       	movw	r22, r20
     a92:	84 e6       	ldi	r24, 0x64	; 100
     a94:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     a98:	df c0       	rjmp	.+446    	; 0xc58 <TB_Decode+0x5c4>
          case TB_GBPARAM_BAUD:
            if (TB_Value != TB_gbparam.baud) {
     a9a:	80 91 01 02 	lds	r24, 0x0201
     a9e:	90 e0       	ldi	r25, 0x00	; 0
     aa0:	a0 e0       	ldi	r26, 0x00	; 0
     aa2:	b0 e0       	ldi	r27, 0x00	; 0
     aa4:	48 17       	cp	r20, r24
     aa6:	59 07       	cpc	r21, r25
     aa8:	6a 07       	cpc	r22, r26
     aaa:	7b 07       	cpc	r23, r27
     aac:	79 f0       	breq	.+30     	; 0xacc <TB_Decode+0x438>
              TB_gbparam.baud = TB_Value;
     aae:	e0 e0       	ldi	r30, 0x00	; 0
     ab0:	f2 e0       	ldi	r31, 0x02	; 2
     ab2:	41 83       	std	Z+1, r20	; 0x01
              b = (void *) &(TB_gbparam.baud) - (void *) &(TB_gbparam);
     ab4:	81 e0       	ldi	r24, 0x01	; 1
     ab6:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.baud);
     ab8:	61 81       	ldd	r22, Z+1	; 0x01
     aba:	29 81       	ldd	r18, Y+1	; 0x01
     abc:	80 91 10 02 	lds	r24, 0x0210
     ac0:	90 91 11 02 	lds	r25, 0x0211
     ac4:	82 0f       	add	r24, r18
     ac6:	91 1d       	adc	r25, r1
     ac8:	0e 94 9c 13 	call	0x2738	; 0x2738 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     acc:	40 e0       	ldi	r20, 0x00	; 0
     ace:	50 e0       	ldi	r21, 0x00	; 0
     ad0:	ba 01       	movw	r22, r20
     ad2:	84 e6       	ldi	r24, 0x64	; 100
     ad4:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     ad8:	bf c0       	rjmp	.+382    	; 0xc58 <TB_Decode+0x5c4>
          case TB_GBPARAM_ADDRESS:
            if (TB_Value != TB_gbparam.address) {
     ada:	80 91 02 02 	lds	r24, 0x0202
     ade:	90 e0       	ldi	r25, 0x00	; 0
     ae0:	a0 e0       	ldi	r26, 0x00	; 0
     ae2:	b0 e0       	ldi	r27, 0x00	; 0
     ae4:	48 17       	cp	r20, r24
     ae6:	59 07       	cpc	r21, r25
     ae8:	6a 07       	cpc	r22, r26
     aea:	7b 07       	cpc	r23, r27
     aec:	79 f0       	breq	.+30     	; 0xb0c <TB_Decode+0x478>
              TB_gbparam.address = TB_Value;
     aee:	e0 e0       	ldi	r30, 0x00	; 0
     af0:	f2 e0       	ldi	r31, 0x02	; 2
     af2:	42 83       	std	Z+2, r20	; 0x02
              b = (void *) &(TB_gbparam.address) - (void *) &(TB_gbparam);
     af4:	82 e0       	ldi	r24, 0x02	; 2
     af6:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.address);
     af8:	62 81       	ldd	r22, Z+2	; 0x02
     afa:	29 81       	ldd	r18, Y+1	; 0x01
     afc:	80 91 10 02 	lds	r24, 0x0210
     b00:	90 91 11 02 	lds	r25, 0x0211
     b04:	82 0f       	add	r24, r18
     b06:	91 1d       	adc	r25, r1
     b08:	0e 94 9c 13 	call	0x2738	; 0x2738 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b0c:	40 e0       	ldi	r20, 0x00	; 0
     b0e:	50 e0       	ldi	r21, 0x00	; 0
     b10:	ba 01       	movw	r22, r20
     b12:	84 e6       	ldi	r24, 0x64	; 100
     b14:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     b18:	9f c0       	rjmp	.+318    	; 0xc58 <TB_Decode+0x5c4>
          case TB_GBPARAM_HOST_ADDR:
            if (TB_Value != TB_gbparam.host_address) {
     b1a:	80 91 04 02 	lds	r24, 0x0204
     b1e:	90 e0       	ldi	r25, 0x00	; 0
     b20:	a0 e0       	ldi	r26, 0x00	; 0
     b22:	b0 e0       	ldi	r27, 0x00	; 0
     b24:	48 17       	cp	r20, r24
     b26:	59 07       	cpc	r21, r25
     b28:	6a 07       	cpc	r22, r26
     b2a:	7b 07       	cpc	r23, r27
     b2c:	79 f0       	breq	.+30     	; 0xb4c <TB_Decode+0x4b8>
              TB_gbparam.host_address = TB_Value;
     b2e:	e0 e0       	ldi	r30, 0x00	; 0
     b30:	f2 e0       	ldi	r31, 0x02	; 2
     b32:	44 83       	std	Z+4, r20	; 0x04
              b = (void *) &(TB_gbparam.host_address) - (void *) &(TB_gbparam);
     b34:	84 e0       	ldi	r24, 0x04	; 4
     b36:	89 83       	std	Y+1, r24	; 0x01
              eeprom_update_byte(b+addr_setting_in_eeprom, TB_gbparam.host_address);
     b38:	64 81       	ldd	r22, Z+4	; 0x04
     b3a:	29 81       	ldd	r18, Y+1	; 0x01
     b3c:	80 91 10 02 	lds	r24, 0x0210
     b40:	90 91 11 02 	lds	r25, 0x0211
     b44:	82 0f       	add	r24, r18
     b46:	91 1d       	adc	r25, r1
     b48:	0e 94 9c 13 	call	0x2738	; 0x2738 <eeprom_update_byte>
            }
            TB_SendAck(TB_ERR_OK, 0);
     b4c:	40 e0       	ldi	r20, 0x00	; 0
     b4e:	50 e0       	ldi	r21, 0x00	; 0
     b50:	ba 01       	movw	r22, r20
     b52:	84 e6       	ldi	r24, 0x64	; 100
     b54:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     b58:	7f c0       	rjmp	.+254    	; 0xc58 <TB_Decode+0x5c4>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b5a:	40 e0       	ldi	r20, 0x00	; 0
     b5c:	50 e0       	ldi	r21, 0x00	; 0
     b5e:	ba 01       	movw	r22, r20
     b60:	84 e0       	ldi	r24, 0x04	; 4
     b62:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     b66:	78 c0       	rjmp	.+240    	; 0xc58 <TB_Decode+0x5c4>
        }
      }
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
     b68:	10 91 0a 02 	lds	r17, 0x020A
     b6c:	11 23       	and	r17, r17
     b6e:	41 f0       	breq	.+16     	; 0xb80 <TB_Decode+0x4ec>
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     b70:	40 e0       	ldi	r20, 0x00	; 0
     b72:	50 e0       	ldi	r21, 0x00	; 0
     b74:	ba 01       	movw	r22, r20
     b76:	84 e0       	ldi	r24, 0x04	; 4
     b78:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     b7c:	10 e0       	ldi	r17, 0x00	; 0
     b7e:	6c c0       	rjmp	.+216    	; 0xc58 <TB_Decode+0x5c4>
      break;
    case TB_CMD_GGP:
      if (TB_bufIn[TB_BUF_MOTOR] != 0) {
        TB_SendAck(TB_ERR_VALUE, 0); // invalid value
      } else {
        switch (TB_bufIn[TB_BUF_TYPE]) {
     b80:	80 91 09 02 	lds	r24, 0x0209
     b84:	81 34       	cpi	r24, 0x41	; 65
     b86:	49 f0       	breq	.+18     	; 0xb9a <TB_Decode+0x506>
     b88:	18 f4       	brcc	.+6      	; 0xb90 <TB_Decode+0x4fc>
     b8a:	80 34       	cpi	r24, 0x40	; 64
     b8c:	09 f1       	breq	.+66     	; 0xbd0 <TB_Decode+0x53c>
     b8e:	29 c0       	rjmp	.+82     	; 0xbe2 <TB_Decode+0x54e>
     b90:	82 34       	cpi	r24, 0x42	; 66
     b92:	61 f0       	breq	.+24     	; 0xbac <TB_Decode+0x518>
     b94:	8c 34       	cpi	r24, 0x4C	; 76
     b96:	99 f0       	breq	.+38     	; 0xbbe <TB_Decode+0x52a>
     b98:	24 c0       	rjmp	.+72     	; 0xbe2 <TB_Decode+0x54e>
          case TB_GBPARAM_BAUD:
            TB_SendAck(TB_ERR_OK, TB_gbparam.baud);
     b9a:	40 91 01 02 	lds	r20, 0x0201
     b9e:	50 e0       	ldi	r21, 0x00	; 0
     ba0:	60 e0       	ldi	r22, 0x00	; 0
     ba2:	70 e0       	ldi	r23, 0x00	; 0
     ba4:	84 e6       	ldi	r24, 0x64	; 100
     ba6:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     baa:	56 c0       	rjmp	.+172    	; 0xc58 <TB_Decode+0x5c4>
          case TB_GBPARAM_ADDRESS:
            TB_SendAck(TB_ERR_OK, TB_gbparam.address);
     bac:	40 91 02 02 	lds	r20, 0x0202
     bb0:	50 e0       	ldi	r21, 0x00	; 0
     bb2:	60 e0       	ldi	r22, 0x00	; 0
     bb4:	70 e0       	ldi	r23, 0x00	; 0
     bb6:	84 e6       	ldi	r24, 0x64	; 100
     bb8:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     bbc:	4d c0       	rjmp	.+154    	; 0xc58 <TB_Decode+0x5c4>
          case TB_GBPARAM_HOST_ADDR:
            TB_SendAck(TB_ERR_OK, TB_gbparam.host_address);
     bbe:	40 91 04 02 	lds	r20, 0x0204
     bc2:	50 e0       	ldi	r21, 0x00	; 0
     bc4:	60 e0       	ldi	r22, 0x00	; 0
     bc6:	70 e0       	ldi	r23, 0x00	; 0
     bc8:	84 e6       	ldi	r24, 0x64	; 100
     bca:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     bce:	44 c0       	rjmp	.+136    	; 0xc58 <TB_Decode+0x5c4>
          case TB_GBPARAM_EEMAGIC:
            TB_SendAck(TB_ERR_OK, TB_gbparam.eemagic);
     bd0:	40 91 00 02 	lds	r20, 0x0200
     bd4:	50 e0       	ldi	r21, 0x00	; 0
     bd6:	60 e0       	ldi	r22, 0x00	; 0
     bd8:	70 e0       	ldi	r23, 0x00	; 0
     bda:	84 e6       	ldi	r24, 0x64	; 100
     bdc:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     be0:	3b c0       	rjmp	.+118    	; 0xc58 <TB_Decode+0x5c4>
          default:
            TB_SendAck(TB_ERR_VALUE, 0); // invalid value
     be2:	40 e0       	ldi	r20, 0x00	; 0
     be4:	50 e0       	ldi	r21, 0x00	; 0
     be6:	ba 01       	movw	r22, r20
     be8:	84 e0       	ldi	r24, 0x04	; 4
     bea:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
            break;
     bee:	34 c0       	rjmp	.+104    	; 0xc58 <TB_Decode+0x5c4>
        }
      }
      break;
    case 136: // get module version
      if (TB_bufIn[TB_BUF_TYPE] == 0) {
     bf0:	10 91 09 02 	lds	r17, 0x0209
     bf4:	11 11       	cpse	r17, r1
     bf6:	15 c0       	rjmp	.+42     	; 0xc22 <TB_Decode+0x58e>
        // text mode
        TB_bufOut[0] = TB_AddrReply;
     bf8:	e7 ef       	ldi	r30, 0xF7	; 247
     bfa:	f1 e0       	ldi	r31, 0x01	; 1
     bfc:	80 91 12 02 	lds	r24, 0x0212
     c00:	80 83       	st	Z, r24
        TB_bufOut[1] = '1';
     c02:	81 e3       	ldi	r24, 0x31	; 49
     c04:	81 83       	std	Z+1, r24	; 0x01
        TB_bufOut[2] = '0';
     c06:	90 e3       	ldi	r25, 0x30	; 48
     c08:	92 83       	std	Z+2, r25	; 0x02
        TB_bufOut[3] = '2';
     c0a:	22 e3       	ldi	r18, 0x32	; 50
     c0c:	23 83       	std	Z+3, r18	; 0x03
        TB_bufOut[4] = '1';
     c0e:	84 83       	std	Z+4, r24	; 0x04
        TB_bufOut[5] = 'V';
     c10:	36 e5       	ldi	r19, 0x56	; 86
     c12:	35 83       	std	Z+5, r19	; 0x05
        TB_bufOut[6] = '1';
     c14:	86 83       	std	Z+6, r24	; 0x06
        TB_bufOut[7] = '2';
     c16:	27 83       	std	Z+7, r18	; 0x07
        TB_bufOut[8] = '0';
     c18:	90 87       	std	Z+8, r25	; 0x08
// private functions
/******************************************************/
void TB_Send(void)
{
  //if (TB_Callback_TX != NULL) TB_Callback_TX();
  TB_send_flag = true;
     c1a:	81 e0       	ldi	r24, 0x01	; 1
     c1c:	80 93 93 01 	sts	0x0193, r24
     c20:	1b c0       	rjmp	.+54     	; 0xc58 <TB_Decode+0x5c4>
        TB_bufOut[7] = '2';
        TB_bufOut[8] = '0';
        TB_Send();
       } else {
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
     c22:	40 e4       	ldi	r20, 0x40	; 64
     c24:	50 e3       	ldi	r21, 0x30	; 48
     c26:	60 e2       	ldi	r22, 0x20	; 32
     c28:	70 e1       	ldi	r23, 0x10	; 16
     c2a:	84 e6       	ldi	r24, 0x64	; 100
     c2c:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c30:	10 e0       	ldi	r17, 0x00	; 0
     c32:	12 c0       	rjmp	.+36     	; 0xc58 <TB_Decode+0x5c4>
        // binary mode
        TB_SendAck(TB_ERR_OK, (0x10203040));
      };
      break;
	case TEST: // Command 33.
		TB_SendAck(TB_ERR_OK, adc_read(7));
     c34:	87 e0       	ldi	r24, 0x07	; 7
     c36:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
     c3a:	ac 01       	movw	r20, r24
     c3c:	60 e0       	ldi	r22, 0x00	; 0
     c3e:	70 e0       	ldi	r23, 0x00	; 0
     c40:	84 e6       	ldi	r24, 0x64	; 100
     c42:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
		break;
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
      return 0;
  }
  return 0;
     c46:	10 e0       	ldi	r17, 0x00	; 0
      };
      break;
	case TEST: // Command 33.
		TB_SendAck(TB_ERR_OK, adc_read(7));
		
		break;
     c48:	07 c0       	rjmp	.+14     	; 0xc58 <TB_Decode+0x5c4>
    default:
      TB_SendAck(TB_ERR_COMMAND, 0); // invalid command
     c4a:	40 e0       	ldi	r20, 0x00	; 0
     c4c:	50 e0       	ldi	r21, 0x00	; 0
     c4e:	ba 01       	movw	r22, r20
     c50:	82 e0       	ldi	r24, 0x02	; 2
     c52:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
      return 0;
     c56:	10 e0       	ldi	r17, 0x00	; 0
  }
  return 0;
}
     c58:	81 2f       	mov	r24, r17
     c5a:	0f 90       	pop	r0
     c5c:	df 91       	pop	r29
     c5e:	cf 91       	pop	r28
     c60:	1f 91       	pop	r17
     c62:	0f 91       	pop	r16
     c64:	08 95       	ret

00000c66 <TB_SendAckOK>:

/******************************************************/
// send OK response from module
inline void TB_SendAckOK(void)
{
  TB_SendAck(100, 0);
     c66:	40 e0       	ldi	r20, 0x00	; 0
     c68:	50 e0       	ldi	r21, 0x00	; 0
     c6a:	ba 01       	movw	r22, r20
     c6c:	84 e6       	ldi	r24, 0x64	; 100
     c6e:	0e 94 34 03 	call	0x668	; 0x668 <TB_SendAck>
     c72:	08 95       	ret

00000c74 <uart_get_char>:
  // read     -> b++, read *b
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;

  ptr = (uart0_buf_rx_ptr_b+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     c74:	90 91 9e 01 	lds	r25, 0x019E
     c78:	9f 5f       	subi	r25, 0xFF	; 255
     c7a:	9f 77       	andi	r25, 0x7F	; 127
  res = uart0_buf_rx[ptr];
     c7c:	e9 2f       	mov	r30, r25
     c7e:	f0 e0       	ldi	r31, 0x00	; 0
     c80:	e4 5c       	subi	r30, 0xC4	; 196
     c82:	fc 4f       	sbci	r31, 0xFC	; 252
     c84:	80 81       	ld	r24, Z
  uart0_buf_rx_ptr_b = ptr;
     c86:	90 93 9e 01 	sts	0x019E, r25
  return res;
}
     c8a:	08 95       	ret

00000c8c <uart_receive_char>:
{
  // write    -> e++, write *e
  // interrupt safe -> write *(e+1); e++
  byte ptr;

  ptr = (uart0_buf_rx_ptr_e+1) & UART0_BUFFER_LINEAR_SIZE_MAX;
     c8c:	90 91 9d 01 	lds	r25, 0x019D
     c90:	9f 5f       	subi	r25, 0xFF	; 255
     c92:	9f 77       	andi	r25, 0x7F	; 127
  uart0_buf_rx[ptr] = dat;
     c94:	e9 2f       	mov	r30, r25
     c96:	f0 e0       	ldi	r31, 0x00	; 0
     c98:	e4 5c       	subi	r30, 0xC4	; 196
     c9a:	fc 4f       	sbci	r31, 0xFC	; 252
     c9c:	80 83       	st	Z, r24
  uart0_buf_rx_ptr_e = ptr;
     c9e:	90 93 9d 01 	sts	0x019D, r25
     ca2:	08 95       	ret

00000ca4 <uart_send_char>:
char uart_send_char(void)
{
  byte ptr;
  byte res;

  ptr = uart0_buf_tx_ptr;
     ca4:	90 91 9c 01 	lds	r25, 0x019C
  res = uart0_buf_tx[ptr];
     ca8:	e9 2f       	mov	r30, r25
     caa:	f0 e0       	ldi	r31, 0x00	; 0
     cac:	ed 5e       	subi	r30, 0xED	; 237
     cae:	fd 4f       	sbci	r31, 0xFD	; 253
     cb0:	80 81       	ld	r24, Z
  uart0_buf_tx_ptr = ptr+1;
     cb2:	9f 5f       	subi	r25, 0xFF	; 255
     cb4:	90 93 9c 01 	sts	0x019C, r25
  return res;
}
     cb8:	08 95       	ret

00000cba <uart_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart_send(void)
{
  if (uart0_flags.txing == false) {
     cba:	80 91 95 01 	lds	r24, 0x0195
     cbe:	80 fd       	sbrc	r24, 0
     cc0:	0b c0       	rjmp	.+22     	; 0xcd8 <uart_send+0x1e>
    // is some data in buffer ?
    uart0_flags.txing = true;
     cc2:	80 91 95 01 	lds	r24, 0x0195
     cc6:	81 60       	ori	r24, 0x01	; 1
     cc8:	80 93 95 01 	sts	0x0195, r24
    //uart0_tx_timeout = UART0_TX_TIMEOUT;
    //UART0_TX_ENA;  // tx mode
    uart0_buf_tx_ptr = 0; // send first byte from buffer
     ccc:	10 92 9c 01 	sts	0x019C, r1
    UART0_PROC_UDR = uart_send_char();
     cd0:	0e 94 52 06 	call	0xca4	; 0xca4 <uart_send_char>
     cd4:	80 93 c6 00 	sts	0x00C6, r24
     cd8:	08 95       	ret

00000cda <uart_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart_interrupt_rx(byte enable)
{
  if (enable)
     cda:	88 23       	and	r24, r24
     cdc:	31 f0       	breq	.+12     	; 0xcea <uart_interrupt_rx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_RXCIE);
     cde:	e1 ec       	ldi	r30, 0xC1	; 193
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	80 81       	ld	r24, Z
     ce4:	80 68       	ori	r24, 0x80	; 128
     ce6:	80 83       	st	Z, r24
     ce8:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_RXCIE);
     cea:	e1 ec       	ldi	r30, 0xC1	; 193
     cec:	f0 e0       	ldi	r31, 0x00	; 0
     cee:	80 81       	ld	r24, Z
     cf0:	8f 77       	andi	r24, 0x7F	; 127
     cf2:	80 83       	st	Z, r24
     cf4:	08 95       	ret

00000cf6 <uart_interrupt_tx>:
}

void uart_interrupt_tx(byte enable)
{
  if (enable)
     cf6:	88 23       	and	r24, r24
     cf8:	31 f0       	breq	.+12     	; 0xd06 <uart_interrupt_tx+0x10>
    UART0_PROC_UCSRB |= BV(UART0_PROC_TXCIE);
     cfa:	e1 ec       	ldi	r30, 0xC1	; 193
     cfc:	f0 e0       	ldi	r31, 0x00	; 0
     cfe:	80 81       	ld	r24, Z
     d00:	80 64       	ori	r24, 0x40	; 64
     d02:	80 83       	st	Z, r24
     d04:	08 95       	ret
   else
    UART0_PROC_UCSRB &= ~BV(UART0_PROC_TXCIE);
     d06:	e1 ec       	ldi	r30, 0xC1	; 193
     d08:	f0 e0       	ldi	r31, 0x00	; 0
     d0a:	80 81       	ld	r24, Z
     d0c:	8f 7b       	andi	r24, 0xBF	; 191
     d0e:	80 83       	st	Z, r24
     d10:	08 95       	ret

00000d12 <__vector_20>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_RX_vect)
{
     d12:	1f 92       	push	r1
     d14:	0f 92       	push	r0
     d16:	0f b6       	in	r0, 0x3f	; 63
     d18:	0f 92       	push	r0
     d1a:	11 24       	eor	r1, r1
     d1c:	2f 93       	push	r18
     d1e:	3f 93       	push	r19
     d20:	4f 93       	push	r20
     d22:	5f 93       	push	r21
     d24:	6f 93       	push	r22
     d26:	7f 93       	push	r23
     d28:	8f 93       	push	r24
     d2a:	9f 93       	push	r25
     d2c:	af 93       	push	r26
     d2e:	bf 93       	push	r27
     d30:	ef 93       	push	r30
     d32:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart0_rx_timeout = UART0_TIMEOUT;
     d34:	85 e0       	ldi	r24, 0x05	; 5
     d36:	80 93 97 01 	sts	0x0197, r24
  tmpStatus = UART0_PROC_UCSRA;
     d3a:	80 91 c0 00 	lds	r24, 0x00C0
  uart0_status |= tmpStatus;
     d3e:	90 91 96 01 	lds	r25, 0x0196
     d42:	89 2b       	or	r24, r25
     d44:	80 93 96 01 	sts	0x0196, r24
  tmpDat = UART0_PROC_UDR;
     d48:	80 91 c6 00 	lds	r24, 0x00C6
  uart_receive_char(tmpDat);
     d4c:	0e 94 46 06 	call	0xc8c	; 0xc8c <uart_receive_char>
}
     d50:	ff 91       	pop	r31
     d52:	ef 91       	pop	r30
     d54:	bf 91       	pop	r27
     d56:	af 91       	pop	r26
     d58:	9f 91       	pop	r25
     d5a:	8f 91       	pop	r24
     d5c:	7f 91       	pop	r23
     d5e:	6f 91       	pop	r22
     d60:	5f 91       	pop	r21
     d62:	4f 91       	pop	r20
     d64:	3f 91       	pop	r19
     d66:	2f 91       	pop	r18
     d68:	0f 90       	pop	r0
     d6a:	0f be       	out	0x3f, r0	; 63
     d6c:	0f 90       	pop	r0
     d6e:	1f 90       	pop	r1
     d70:	18 95       	reti

00000d72 <__vector_22>:

/******************************************************/
//
/******************************************************/
ISR(UART0_PROC_TX_vect)
{
     d72:	1f 92       	push	r1
     d74:	0f 92       	push	r0
     d76:	0f b6       	in	r0, 0x3f	; 63
     d78:	0f 92       	push	r0
     d7a:	11 24       	eor	r1, r1
     d7c:	2f 93       	push	r18
     d7e:	3f 93       	push	r19
     d80:	4f 93       	push	r20
     d82:	5f 93       	push	r21
     d84:	6f 93       	push	r22
     d86:	7f 93       	push	r23
     d88:	8f 93       	push	r24
     d8a:	9f 93       	push	r25
     d8c:	af 93       	push	r26
     d8e:	bf 93       	push	r27
     d90:	ef 93       	push	r30
     d92:	ff 93       	push	r31
  byte tmpDat;

  // pokud tu jsme omylem rychle pryè
  if (uart0_flags.txing == false) return;
     d94:	80 91 95 01 	lds	r24, 0x0195
     d98:	80 ff       	sbrs	r24, 0
     d9a:	0e c0       	rjmp	.+28     	; 0xdb8 <__vector_22+0x46>

  // is next data in buffer?
  if (uart0_buf_tx_ptr > 8) {
     d9c:	80 91 9c 01 	lds	r24, 0x019C
     da0:	89 30       	cpi	r24, 0x09	; 9
     da2:	30 f0       	brcs	.+12     	; 0xdb0 <__vector_22+0x3e>
    // whole buffer was sended
    uart0_flags.txing = FALSE;
     da4:	80 91 95 01 	lds	r24, 0x0195
     da8:	8e 7f       	andi	r24, 0xFE	; 254
     daa:	80 93 95 01 	sts	0x0195, r24
    // if whole packed was send
    return;
     dae:	04 c0       	rjmp	.+8      	; 0xdb8 <__vector_22+0x46>
  } else {
    // send next byte
    tmpDat = uart_send_char();
     db0:	0e 94 52 06 	call	0xca4	; 0xca4 <uart_send_char>
    UART0_PROC_UDR = tmpDat;
     db4:	80 93 c6 00 	sts	0x00C6, r24
  }
}
     db8:	ff 91       	pop	r31
     dba:	ef 91       	pop	r30
     dbc:	bf 91       	pop	r27
     dbe:	af 91       	pop	r26
     dc0:	9f 91       	pop	r25
     dc2:	8f 91       	pop	r24
     dc4:	7f 91       	pop	r23
     dc6:	6f 91       	pop	r22
     dc8:	5f 91       	pop	r21
     dca:	4f 91       	pop	r20
     dcc:	3f 91       	pop	r19
     dce:	2f 91       	pop	r18
     dd0:	0f 90       	pop	r0
     dd2:	0f be       	out	0x3f, r0	; 63
     dd4:	0f 90       	pop	r0
     dd6:	1f 90       	pop	r1
     dd8:	18 95       	reti

00000dda <uart0_init>:
// Initialization
void uart0_init(void)
{
  // UART port

  UART0_PROC_UBRRL = (F_CPU / (16UL * UART0_DEFAULT_BAUD)) - 1;
     dda:	87 e0       	ldi	r24, 0x07	; 7
     ddc:	80 93 c4 00 	sts	0x00C4, r24

  UART0_PROC_UCSRB |= BV(UART0_PROC_TXEN) | BV(UART0_PROC_RXEN); /* tx/rx enable */
     de0:	e1 ec       	ldi	r30, 0xC1	; 193
     de2:	f0 e0       	ldi	r31, 0x00	; 0
     de4:	80 81       	ld	r24, Z
     de6:	88 61       	ori	r24, 0x18	; 24
     de8:	80 83       	st	Z, r24

  uart_interrupt_rx(true);
     dea:	81 e0       	ldi	r24, 0x01	; 1
     dec:	0e 94 6d 06 	call	0xcda	; 0xcda <uart_interrupt_rx>
  uart_interrupt_tx(true);
     df0:	81 e0       	ldi	r24, 0x01	; 1
     df2:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <uart_interrupt_tx>
  uart0_status = 0;
     df6:	10 92 96 01 	sts	0x0196, r1
     dfa:	08 95       	ret

00000dfc <uart0_process>:
}

//----------------------------------------------------------
// process internal logic
void uart0_process(void)
{
     dfc:	cf 92       	push	r12
     dfe:	df 92       	push	r13
     e00:	ff 92       	push	r15
     e02:	0f 93       	push	r16
     e04:	1f 93       	push	r17
     e06:	cf 93       	push	r28
     e08:	df 93       	push	r29
  uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
}

inline byte uart_pac_tx_empty(void)
{
  return (uart0_buf_pac_tx_ptr_e == uart0_buf_pac_tx_ptr_b);
     e0a:	80 91 9b 01 	lds	r24, 0x019B
  byte sum;
  byte *ptr;
  byte iptr;

  // pøedává zpravy na odvysílání z paketového do lineárního bufferu
  if (!uart_pac_tx_empty()) {
     e0e:	90 91 9a 01 	lds	r25, 0x019A
     e12:	98 17       	cp	r25, r24
     e14:	41 f1       	breq	.+80     	; 0xe66 <uart0_process+0x6a>
    // jsou data k odesláni ?
    if ((!uart0_flags.txing)) {
     e16:	90 91 95 01 	lds	r25, 0x0195
     e1a:	90 fd       	sbrc	r25, 0
     e1c:	24 c0       	rjmp	.+72     	; 0xe66 <uart0_process+0x6a>
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e1e:	8f 5f       	subi	r24, 0xFF	; 255
     e20:	48 2f       	mov	r20, r24
     e22:	4f 71       	andi	r20, 0x1F	; 31
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
     e24:	84 2f       	mov	r24, r20
     e26:	90 e0       	ldi	r25, 0x00	; 0
     e28:	9c 01       	movw	r18, r24
     e2a:	22 0f       	add	r18, r18
     e2c:	33 1f       	adc	r19, r19
     e2e:	22 0f       	add	r18, r18
     e30:	33 1f       	adc	r19, r19
     e32:	22 0f       	add	r18, r18
     e34:	33 1f       	adc	r19, r19
     e36:	28 0f       	add	r18, r24
     e38:	39 1f       	adc	r19, r25
     e3a:	24 54       	subi	r18, 0x44	; 68
     e3c:	3c 4f       	sbci	r19, 0xFC	; 252
     e3e:	b9 01       	movw	r22, r18
     e40:	67 5f       	subi	r22, 0xF7	; 247
     e42:	7f 4f       	sbci	r23, 0xFF	; 255
     e44:	f9 01       	movw	r30, r18
     e46:	df 01       	movw	r26, r30
     e48:	a2 1b       	sub	r26, r18
     e4a:	b3 0b       	sbc	r27, r19
      for (i=0; i<9; i++) {
        uart0_buf_tx[i] = *ptr;
     e4c:	81 91       	ld	r24, Z+
     e4e:	ad 5e       	subi	r26, 0xED	; 237
     e50:	bd 4f       	sbci	r27, 0xFD	; 253
     e52:	8c 93       	st	X, r24
    if ((!uart0_flags.txing)) {
      // nevysíláme ?
      // zaèneme vysílat dalí zprávu
      iptr = (uart0_buf_pac_tx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
      ptr = (byte *) &(uart0_buf_pac_tx[iptr].b[0]);
      for (i=0; i<9; i++) {
     e54:	e6 17       	cp	r30, r22
     e56:	f7 07       	cpc	r31, r23
     e58:	b1 f7       	brne	.-20     	; 0xe46 <uart0_process+0x4a>
        uart0_buf_tx[i] = *ptr;
        ptr++;
      }
      uart0_buf_pac_tx_ptr_b = iptr;
     e5a:	40 93 9b 01 	sts	0x019B, r20
      uart0_buf_tx_ptr = 0;
     e5e:	10 92 9c 01 	sts	0x019C, r1
      uart_send();
     e62:	0e 94 5d 06 	call	0xcba	; 0xcba <uart_send>
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     e66:	80 91 95 01 	lds	r24, 0x0195
     e6a:	83 fd       	sbrc	r24, 3
     e6c:	56 c0       	rjmp	.+172    	; 0xf1a <uart0_process+0x11e>
/******************************************************/
// Useful functions
/******************************************************/
inline byte uart_rx_size(void)
{
  return ((uart0_buf_rx_ptr_e - uart0_buf_rx_ptr_b) & UART0_BUFFER_LINEAR_SIZE_MAX);
     e6e:	80 91 9d 01 	lds	r24, 0x019D
     e72:	90 91 9e 01 	lds	r25, 0x019E
     e76:	89 1b       	sub	r24, r25
     e78:	8f 77       	andi	r24, 0x7F	; 127
      uart_send();
    }
  }

  // kontroluje pøijatá data
  if ((!uart0_flags.data_received) && (uart_rx_size() > 8)) {
     e7a:	89 30       	cpi	r24, 0x09	; 9
     e7c:	08 f4       	brcc	.+2      	; 0xe80 <uart0_process+0x84>
     e7e:	4d c0       	rjmp	.+154    	; 0xf1a <uart0_process+0x11e>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?

    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     e80:	f0 90 98 01 	lds	r15, 0x0198
     e84:	81 e0       	ldi	r24, 0x01	; 1
     e86:	8f 0d       	add	r24, r15
     e88:	8f 71       	andi	r24, 0x1F	; 31
     e8a:	f8 2e       	mov	r15, r24
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
     e8c:	08 2f       	mov	r16, r24
     e8e:	10 e0       	ldi	r17, 0x00	; 0
     e90:	e8 01       	movw	r28, r16
     e92:	cc 0f       	add	r28, r28
     e94:	dd 1f       	adc	r29, r29
     e96:	cc 0f       	add	r28, r28
     e98:	dd 1f       	adc	r29, r29
     e9a:	cc 0f       	add	r28, r28
     e9c:	dd 1f       	adc	r29, r29
     e9e:	c0 0f       	add	r28, r16
     ea0:	d1 1f       	adc	r29, r17
     ea2:	c4 5e       	subi	r28, 0xE4	; 228
     ea4:	dd 4f       	sbci	r29, 0xFD	; 253
     ea6:	6e 01       	movw	r12, r28
     ea8:	89 e0       	ldi	r24, 0x09	; 9
     eaa:	c8 0e       	add	r12, r24
     eac:	d1 1c       	adc	r13, r1
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
      *ptr = uart_get_char();
     eae:	0e 94 3a 06 	call	0xc74	; 0xc74 <uart_get_char>
     eb2:	89 93       	st	Y+, r24
    // zjístíme adresu volného místa v paketovém pøijímacm bufferu
    iptr = (uart0_buf_pac_rx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
    ptr = (byte *) &(uart0_buf_pac_rx[iptr].b[0]);
    
    // pøedáme do paketového pøijímacího bufferu
    for(i=0; i<9; i++) {
     eb4:	cc 15       	cp	r28, r12
     eb6:	dd 05       	cpc	r29, r13
     eb8:	d1 f7       	brne	.-12     	; 0xeae <uart0_process+0xb2>
     eba:	ef 2d       	mov	r30, r15
     ebc:	f0 e0       	ldi	r31, 0x00	; 0
     ebe:	cf 01       	movw	r24, r30
     ec0:	88 0f       	add	r24, r24
     ec2:	99 1f       	adc	r25, r25
     ec4:	88 0f       	add	r24, r24
     ec6:	99 1f       	adc	r25, r25
     ec8:	88 0f       	add	r24, r24
     eca:	99 1f       	adc	r25, r25
     ecc:	e8 0f       	add	r30, r24
     ece:	f9 1f       	adc	r31, r25
     ed0:	e4 5e       	subi	r30, 0xE4	; 228
     ed2:	fd 4f       	sbci	r31, 0xFD	; 253
     ed4:	90 e0       	ldi	r25, 0x00	; 0
     ed6:	80 e0       	ldi	r24, 0x00	; 0
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
      sum += uart0_buf_pac_rx[iptr].b[i];
     ed8:	21 91       	ld	r18, Z+
     eda:	92 0f       	add	r25, r18
      ptr++;
    }

    // odpovídá kontrolní souèet?
    sum = 0;
    for(i=0; i<8; i++) {
     edc:	8f 5f       	subi	r24, 0xFF	; 255
     ede:	88 30       	cpi	r24, 0x08	; 8
     ee0:	d9 f7       	brne	.-10     	; 0xed8 <uart0_process+0xdc>
      sum += uart0_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart0_buf_pac_rx[iptr].b[8]) {
     ee2:	f8 01       	movw	r30, r16
     ee4:	ee 0f       	add	r30, r30
     ee6:	ff 1f       	adc	r31, r31
     ee8:	ee 0f       	add	r30, r30
     eea:	ff 1f       	adc	r31, r31
     eec:	ee 0f       	add	r30, r30
     eee:	ff 1f       	adc	r31, r31
     ef0:	0e 0f       	add	r16, r30
     ef2:	1f 1f       	adc	r17, r31
     ef4:	f8 01       	movw	r30, r16
     ef6:	e4 5e       	subi	r30, 0xE4	; 228
     ef8:	fd 4f       	sbci	r31, 0xFD	; 253
     efa:	80 85       	ldd	r24, Z+8	; 0x08
     efc:	89 13       	cpse	r24, r25
     efe:	08 c0       	rjmp	.+16     	; 0xf10 <uart0_process+0x114>
      // souèet v poøádku
      uart0_flags.data_received = TRUE; 
     f00:	80 91 95 01 	lds	r24, 0x0195
     f04:	88 60       	ori	r24, 0x08	; 8
     f06:	80 93 95 01 	sts	0x0195, r24
      uart0_buf_pac_rx_ptr_e = iptr;
     f0a:	f0 92 98 01 	sts	0x0198, r15
     f0e:	05 c0       	rjmp	.+10     	; 0xf1a <uart0_process+0x11e>
     } else {
      uart0_flags.data_receive_error = TRUE;
     f10:	80 91 95 01 	lds	r24, 0x0195
     f14:	80 61       	ori	r24, 0x10	; 16
     f16:	80 93 95 01 	sts	0x0195, r24
    }
  }

}
     f1a:	df 91       	pop	r29
     f1c:	cf 91       	pop	r28
     f1e:	1f 91       	pop	r17
     f20:	0f 91       	pop	r16
     f22:	ff 90       	pop	r15
     f24:	df 90       	pop	r13
     f26:	cf 90       	pop	r12
     f28:	08 95       	ret

00000f2a <uart0_ISR_timer>:
void uart0_ISR_timer(void)
{
  static byte uart0_rx_timeout_flag = 0;
  
  // smazání náhodnì pøijatých dat (RX timeout)
  if (uart0_rx_timeout > 0) {
     f2a:	80 91 97 01 	lds	r24, 0x0197
     f2e:	88 23       	and	r24, r24
     f30:	41 f0       	breq	.+16     	; 0xf42 <uart0_ISR_timer+0x18>
    uart0_rx_timeout--;
     f32:	80 91 97 01 	lds	r24, 0x0197
     f36:	81 50       	subi	r24, 0x01	; 1
     f38:	80 93 97 01 	sts	0x0197, r24
    uart0_rx_timeout_flag = false;
     f3c:	10 92 94 01 	sts	0x0194, r1
     f40:	08 95       	ret
    } else {
    if (!uart0_rx_timeout_flag) {
     f42:	80 91 94 01 	lds	r24, 0x0194
     f46:	81 11       	cpse	r24, r1
     f48:	07 c0       	rjmp	.+14     	; 0xf58 <uart0_ISR_timer+0x2e>
      uart0_buf_rx_ptr_b = uart0_buf_rx_ptr_e;
     f4a:	80 91 9d 01 	lds	r24, 0x019D
     f4e:	80 93 9e 01 	sts	0x019E, r24
      uart0_rx_timeout_flag = true;
     f52:	81 e0       	ldi	r24, 0x01	; 1
     f54:	80 93 94 01 	sts	0x0194, r24
     f58:	08 95       	ret

00000f5a <uart0_get_data_begin>:
// must be called uart0_get_data_end() at end of handling data
byte * uart0_get_data_begin(void)
{
  byte iptr;
  
  iptr = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f5a:	80 91 99 01 	lds	r24, 0x0199
     f5e:	8f 5f       	subi	r24, 0xFF	; 255
     f60:	8f 71       	andi	r24, 0x1F	; 31
  return (byte *) &uart0_buf_pac_rx[iptr].b[0];
     f62:	90 e0       	ldi	r25, 0x00	; 0
     f64:	9c 01       	movw	r18, r24
     f66:	22 0f       	add	r18, r18
     f68:	33 1f       	adc	r19, r19
     f6a:	22 0f       	add	r18, r18
     f6c:	33 1f       	adc	r19, r19
     f6e:	22 0f       	add	r18, r18
     f70:	33 1f       	adc	r19, r19
     f72:	82 0f       	add	r24, r18
     f74:	93 1f       	adc	r25, r19
}
     f76:	84 5e       	subi	r24, 0xE4	; 228
     f78:	9d 4f       	sbci	r25, 0xFD	; 253
     f7a:	08 95       	ret

00000f7c <uart0_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart0_get_data_end(void)
{
  byte i;
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f7c:	90 91 99 01 	lds	r25, 0x0199
     f80:	9f 5f       	subi	r25, 0xFF	; 255
     f82:	9f 71       	andi	r25, 0x1F	; 31
  uart0_buf_pac_rx_ptr_b = i;
     f84:	90 93 99 01 	sts	0x0199, r25
  return (uart0_buf_pac_rx_ptr_e == uart0_buf_pac_rx_ptr_b);
}

inline byte uart_pac_rx_size(void)
{
  return ((uart0_buf_pac_rx_ptr_e - uart0_buf_pac_rx_ptr_b) & UART0_BUFFER_PACKET_SIZE_MAX);
     f88:	80 91 98 01 	lds	r24, 0x0198
     f8c:	89 1b       	sub	r24, r25
     f8e:	8f 71       	andi	r24, 0x1F	; 31
  
  i = (uart0_buf_pac_rx_ptr_b+1) & UART0_BUFFER_PACKET_SIZE_MAX;
  uart0_buf_pac_rx_ptr_b = i;
  
  i = uart_pac_rx_size();
  if (i == 0) {
     f90:	29 f4       	brne	.+10     	; 0xf9c <uart0_get_data_end+0x20>
    uart0_flags.data_received = FALSE;
     f92:	90 91 95 01 	lds	r25, 0x0195
     f96:	97 7f       	andi	r25, 0xF7	; 247
     f98:	90 93 95 01 	sts	0x0195, r25
  }
  return i;
}
     f9c:	08 95       	ret

00000f9e <uart0_put_data>:
{
  byte i;
  byte j;
  byte sum;
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;
     f9e:	40 91 9a 01 	lds	r20, 0x019A
     fa2:	4f 5f       	subi	r20, 0xFF	; 255
     fa4:	4f 71       	andi	r20, 0x1F	; 31
     fa6:	dc 01       	movw	r26, r24
     fa8:	24 2f       	mov	r18, r20
     faa:	30 e0       	ldi	r19, 0x00	; 0
     fac:	f9 01       	movw	r30, r18
     fae:	ee 0f       	add	r30, r30
     fb0:	ff 1f       	adc	r31, r31
     fb2:	ee 0f       	add	r30, r30
     fb4:	ff 1f       	adc	r31, r31
     fb6:	ee 0f       	add	r30, r30
     fb8:	ff 1f       	adc	r31, r31
     fba:	e2 0f       	add	r30, r18
     fbc:	f3 1f       	adc	r31, r19
     fbe:	e4 54       	subi	r30, 0x44	; 68
     fc0:	fc 4f       	sbci	r31, 0xFC	; 252
     fc2:	2f 5f       	subi	r18, 0xFF	; 255
     fc4:	3f 4f       	sbci	r19, 0xFF	; 255
     fc6:	c9 01       	movw	r24, r18
     fc8:	88 0f       	add	r24, r24
     fca:	99 1f       	adc	r25, r25
     fcc:	88 0f       	add	r24, r24
     fce:	99 1f       	adc	r25, r25
     fd0:	88 0f       	add	r24, r24
     fd2:	99 1f       	adc	r25, r25
     fd4:	28 0f       	add	r18, r24
     fd6:	39 1f       	adc	r19, r25
     fd8:	24 54       	subi	r18, 0x44	; 68
     fda:	3c 4f       	sbci	r19, 0xFC	; 252

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
    uart0_buf_pac_tx[j].b[i] = *dataptr;
     fdc:	8d 91       	ld	r24, X+
     fde:	81 93       	st	Z+, r24
  
  j = (uart0_buf_pac_tx_ptr_e+1) & UART0_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<9; i++) {
     fe0:	e2 17       	cp	r30, r18
     fe2:	f3 07       	cpc	r31, r19
     fe4:	d9 f7       	brne	.-10     	; 0xfdc <uart0_put_data+0x3e>
    dataptr++;
  }
  //use original sum
  //uart0_buf_pac_tx[j].n.sum = sum; // save calculated sum

  uart0_buf_pac_tx_ptr_e = j;
     fe6:	40 93 9a 01 	sts	0x019A, r20
     fea:	08 95       	ret

00000fec <uart1_rx_size>:
/******************************************************/
// Useful functions
/******************************************************/
byte uart1_rx_size(void)
{
  return ((uart1_buf_rx_ptr_e - uart1_buf_rx_ptr_b) & UART1_BUFFER_LINEAR_SIZE_MAX);
     fec:	80 91 a9 01 	lds	r24, 0x01A9
     ff0:	90 91 aa 01 	lds	r25, 0x01AA
     ff4:	89 1b       	sub	r24, r25
}
     ff6:	8f 71       	andi	r24, 0x1F	; 31
     ff8:	08 95       	ret

00000ffa <uart1_get_char>:
  return (uart1_buf_tx_ptr_e == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_empty(void)
{
  return (uart1_buf_rx_ptr_e == uart1_buf_rx_ptr_b);
     ffa:	90 91 a9 01 	lds	r25, 0x01A9
     ffe:	80 91 aa 01 	lds	r24, 0x01AA
{
  // interrupt safe -> read *(b+1); b++
  byte ptr;
  byte res;
  
  if (uart1_rx_empty()) {
    1002:	98 13       	cpse	r25, r24
    1004:	07 c0       	rjmp	.+14     	; 0x1014 <uart1_get_char+0x1a>
    // v bufferu nic není
    uart1_flags_buferr.buf_rx_lin_under = true;
    1006:	80 91 9f 01 	lds	r24, 0x019F
    100a:	88 60       	ori	r24, 0x08	; 8
    100c:	80 93 9f 01 	sts	0x019F, r24
    return 0; 
    1010:	80 e0       	ldi	r24, 0x00	; 0
    1012:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_b+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    1014:	90 91 aa 01 	lds	r25, 0x01AA
    1018:	9f 5f       	subi	r25, 0xFF	; 255
    101a:	9f 71       	andi	r25, 0x1F	; 31
    res = uart1_buf_rx[ptr];
    101c:	e9 2f       	mov	r30, r25
    101e:	f0 e0       	ldi	r31, 0x00	; 0
    1020:	eb 5f       	subi	r30, 0xFB	; 251
    1022:	f9 4f       	sbci	r31, 0xF9	; 249
    1024:	80 81       	ld	r24, Z
    uart1_buf_rx_ptr_b = ptr;
    1026:	90 93 aa 01 	sts	0x01AA, r25
    return res;
  }
}
    102a:	08 95       	ret

0000102c <uart1_receive_char>:
  return ((uart1_buf_tx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_tx_ptr_b);
}
*/
inline byte uart1_rx_full(void)
{
  return (((uart1_buf_rx_ptr_e + 1) & UART1_BUFFER_LINEAR_SIZE_MAX) == uart1_buf_rx_ptr_b);
    102c:	20 91 a9 01 	lds	r18, 0x01A9
    1030:	40 91 aa 01 	lds	r20, 0x01AA
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	2f 5f       	subi	r18, 0xFF	; 255
    1038:	3f 4f       	sbci	r19, 0xFF	; 255
    103a:	2f 71       	andi	r18, 0x1F	; 31
    103c:	33 27       	eor	r19, r19
    103e:	50 e0       	ldi	r21, 0x00	; 0
void uart1_receive_char(char dat)
{
  // interrupt safe -> write *(e+1); e++
  byte ptr;
  
  if (uart1_rx_full()) {
    1040:	24 17       	cp	r18, r20
    1042:	35 07       	cpc	r19, r21
    1044:	31 f4       	brne	.+12     	; 0x1052 <uart1_receive_char+0x26>
    // není kam pøíjímat !
    uart1_flags_buferr.buf_rx_lin_over = true;
    1046:	80 91 9f 01 	lds	r24, 0x019F
    104a:	84 60       	ori	r24, 0x04	; 4
    104c:	80 93 9f 01 	sts	0x019F, r24
    1050:	08 95       	ret
   } else {
    ptr = (uart1_buf_rx_ptr_e+1) & UART1_BUFFER_LINEAR_SIZE_MAX;
    1052:	90 91 a9 01 	lds	r25, 0x01A9
    1056:	9f 5f       	subi	r25, 0xFF	; 255
    1058:	9f 71       	andi	r25, 0x1F	; 31
    uart1_buf_rx[ptr] = dat;
    105a:	e9 2f       	mov	r30, r25
    105c:	f0 e0       	ldi	r31, 0x00	; 0
    105e:	eb 5f       	subi	r30, 0xFB	; 251
    1060:	f9 4f       	sbci	r31, 0xF9	; 249
    1062:	80 83       	st	Z, r24
    uart1_buf_rx_ptr_e = ptr;
    1064:	90 93 a9 01 	sts	0x01A9, r25
    1068:	08 95       	ret

0000106a <uart1_send_char>:
char uart1_send_char(void)
{
  byte ptr;
  byte res;
  
  if (uart1_buf_tx_ptr > 8) {
    106a:	80 91 a8 01 	lds	r24, 0x01A8
    106e:	89 30       	cpi	r24, 0x09	; 9
    1070:	38 f0       	brcs	.+14     	; 0x1080 <uart1_send_char+0x16>
    // není co vysílat !
    uart1_flags_buferr.buf_tx_lin_under = true;
    1072:	80 91 9f 01 	lds	r24, 0x019F
    1076:	82 60       	ori	r24, 0x02	; 2
    1078:	80 93 9f 01 	sts	0x019F, r24
    return 0;
    107c:	80 e0       	ldi	r24, 0x00	; 0
    107e:	08 95       	ret
   } else {
    // vrátí byte k odeslání
    ptr = uart1_buf_tx_ptr;
    1080:	e0 91 a8 01 	lds	r30, 0x01A8
    res = uart1_buf_tx[ptr];
    1084:	f0 e0       	ldi	r31, 0x00	; 0
    1086:	e4 52       	subi	r30, 0x24	; 36
    1088:	fb 4f       	sbci	r31, 0xFB	; 251
    108a:	80 81       	ld	r24, Z
    uart1_buf_tx_ptr++;
    108c:	90 91 a8 01 	lds	r25, 0x01A8
    1090:	9f 5f       	subi	r25, 0xFF	; 255
    1092:	90 93 a8 01 	sts	0x01A8, r25
    return res; 
  }
}
    1096:	08 95       	ret

00001098 <uart1_send>:
/******************************************************/
// start sending TX buffer
/******************************************************/
void uart1_send(void)
{
  if (uart1_flags.txing == false) {
    1098:	80 91 a0 01 	lds	r24, 0x01A0
    109c:	80 fd       	sbrc	r24, 0
    109e:	11 c0       	rjmp	.+34     	; 0x10c2 <uart1_send+0x2a>
    // is some data in buffer ?
    uart1_flags.txing = true;
    10a0:	80 91 a0 01 	lds	r24, 0x01A0
    10a4:	81 60       	ori	r24, 0x01	; 1
    10a6:	80 93 a0 01 	sts	0x01A0, r24
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXEN);
    10aa:	e9 ec       	ldi	r30, 0xC9	; 201
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	8f 7e       	andi	r24, 0xEF	; 239
    10b2:	80 83       	st	Z, r24
    UART1_TX_ENA;  // tx mode
    10b4:	5c 9a       	sbi	0x0b, 4	; 11
    uart1_buf_tx_ptr = 0; // send first byte from buffer
    10b6:	10 92 a8 01 	sts	0x01A8, r1
    UART1_PROC_UDR = uart1_send_char();
    10ba:	0e 94 35 08 	call	0x106a	; 0x106a <uart1_send_char>
    10be:	80 93 ce 00 	sts	0x00CE, r24
    10c2:	08 95       	ret

000010c4 <uart1_interrupt_rx>:
/******************************************************/
// Enable/disable interrupts
/******************************************************/
void uart1_interrupt_rx(byte enable)
{
  if (enable)
    10c4:	88 23       	and	r24, r24
    10c6:	31 f0       	breq	.+12     	; 0x10d4 <uart1_interrupt_rx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXCIE);
    10c8:	e9 ec       	ldi	r30, 0xC9	; 201
    10ca:	f0 e0       	ldi	r31, 0x00	; 0
    10cc:	80 81       	ld	r24, Z
    10ce:	80 68       	ori	r24, 0x80	; 128
    10d0:	80 83       	st	Z, r24
    10d2:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_RXCIE);
    10d4:	e9 ec       	ldi	r30, 0xC9	; 201
    10d6:	f0 e0       	ldi	r31, 0x00	; 0
    10d8:	80 81       	ld	r24, Z
    10da:	8f 77       	andi	r24, 0x7F	; 127
    10dc:	80 83       	st	Z, r24
    10de:	08 95       	ret

000010e0 <uart1_interrupt_tx>:
}

void uart1_interrupt_tx(byte enable)
{
  if (enable)
    10e0:	88 23       	and	r24, r24
    10e2:	31 f0       	breq	.+12     	; 0x10f0 <uart1_interrupt_tx+0x10>
    UART1_PROC_UCSRB |= BV(UART1_PROC_TXCIE);
    10e4:	e9 ec       	ldi	r30, 0xC9	; 201
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	80 64       	ori	r24, 0x40	; 64
    10ec:	80 83       	st	Z, r24
    10ee:	08 95       	ret
   else
    UART1_PROC_UCSRB &= ~BV(UART1_PROC_TXCIE);
    10f0:	e9 ec       	ldi	r30, 0xC9	; 201
    10f2:	f0 e0       	ldi	r31, 0x00	; 0
    10f4:	80 81       	ld	r24, Z
    10f6:	8f 7b       	andi	r24, 0xBF	; 191
    10f8:	80 83       	st	Z, r24
    10fa:	08 95       	ret

000010fc <__vector_28>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_RX_vect)
{
    10fc:	1f 92       	push	r1
    10fe:	0f 92       	push	r0
    1100:	0f b6       	in	r0, 0x3f	; 63
    1102:	0f 92       	push	r0
    1104:	11 24       	eor	r1, r1
    1106:	2f 93       	push	r18
    1108:	3f 93       	push	r19
    110a:	4f 93       	push	r20
    110c:	5f 93       	push	r21
    110e:	6f 93       	push	r22
    1110:	7f 93       	push	r23
    1112:	8f 93       	push	r24
    1114:	9f 93       	push	r25
    1116:	af 93       	push	r26
    1118:	bf 93       	push	r27
    111a:	ef 93       	push	r30
    111c:	ff 93       	push	r31
  byte tmpDat;
  byte tmpStatus;

  uart1_rx_timeout = UART1_TIMEOUT;
    111e:	85 e0       	ldi	r24, 0x05	; 5
    1120:	80 93 a3 01 	sts	0x01A3, r24
  tmpStatus = UART1_PROC_UCSRA;
    1124:	80 91 c8 00 	lds	r24, 0x00C8
  uart1_status |= tmpStatus;
    1128:	90 91 a1 01 	lds	r25, 0x01A1
    112c:	89 2b       	or	r24, r25
    112e:	80 93 a1 01 	sts	0x01A1, r24
  tmpDat = UART1_PROC_UDR;
    1132:	80 91 ce 00 	lds	r24, 0x00CE
  uart1_receive_char(tmpDat);
    1136:	0e 94 16 08 	call	0x102c	; 0x102c <uart1_receive_char>
}
    113a:	ff 91       	pop	r31
    113c:	ef 91       	pop	r30
    113e:	bf 91       	pop	r27
    1140:	af 91       	pop	r26
    1142:	9f 91       	pop	r25
    1144:	8f 91       	pop	r24
    1146:	7f 91       	pop	r23
    1148:	6f 91       	pop	r22
    114a:	5f 91       	pop	r21
    114c:	4f 91       	pop	r20
    114e:	3f 91       	pop	r19
    1150:	2f 91       	pop	r18
    1152:	0f 90       	pop	r0
    1154:	0f be       	out	0x3f, r0	; 63
    1156:	0f 90       	pop	r0
    1158:	1f 90       	pop	r1
    115a:	18 95       	reti

0000115c <__vector_30>:

/******************************************************/
//
/******************************************************/
ISR(UART1_PROC_TX_vect)
{
    115c:	1f 92       	push	r1
    115e:	0f 92       	push	r0
    1160:	0f b6       	in	r0, 0x3f	; 63
    1162:	0f 92       	push	r0
    1164:	11 24       	eor	r1, r1
    1166:	2f 93       	push	r18
    1168:	3f 93       	push	r19
    116a:	4f 93       	push	r20
    116c:	5f 93       	push	r21
    116e:	6f 93       	push	r22
    1170:	7f 93       	push	r23
    1172:	8f 93       	push	r24
    1174:	9f 93       	push	r25
    1176:	af 93       	push	r26
    1178:	bf 93       	push	r27
    117a:	ef 93       	push	r30
    117c:	ff 93       	push	r31
  byte tmpDat;

  // ???
  if (uart1_flags.txing == false) return;
    117e:	80 91 a0 01 	lds	r24, 0x01A0
    1182:	80 ff       	sbrs	r24, 0
    1184:	1c c0       	rjmp	.+56     	; 0x11be <__vector_30+0x62>

  // is next data in buffer?
  if (uart1_buf_tx_ptr > 8) {
    1186:	80 91 a8 01 	lds	r24, 0x01A8
    118a:	89 30       	cpi	r24, 0x09	; 9
    118c:	a0 f0       	brcs	.+40     	; 0x11b6 <__vector_30+0x5a>
    // whole buffer was sended
    uart1_flags.txing = FALSE;
    118e:	80 91 a0 01 	lds	r24, 0x01A0
    1192:	8e 7f       	andi	r24, 0xFE	; 254
    1194:	80 93 a0 01 	sts	0x01A0, r24
    // if whole packed was send, wait for response
    uart1_tx_timeout = UART1_TX_TIMEOUT;
    1198:	82 e3       	ldi	r24, 0x32	; 50
    119a:	80 93 a2 01 	sts	0x01A2, r24
    uart1_flags.wait_tx = TRUE;
    119e:	80 91 a0 01 	lds	r24, 0x01A0
    11a2:	84 60       	ori	r24, 0x04	; 4
    11a4:	80 93 a0 01 	sts	0x01A0, r24
    UART1_TX_DIS;   // rx mode
    11a8:	5c 98       	cbi	0x0b, 4	; 11
    UART1_PROC_UCSRB |= BV(UART1_PROC_RXEN);
    11aa:	e9 ec       	ldi	r30, 0xC9	; 201
    11ac:	f0 e0       	ldi	r31, 0x00	; 0
    11ae:	80 81       	ld	r24, Z
    11b0:	80 61       	ori	r24, 0x10	; 16
    11b2:	80 83       	st	Z, r24
    return;
    11b4:	04 c0       	rjmp	.+8      	; 0x11be <__vector_30+0x62>
  }

  // send next byte
  tmpDat = uart1_send_char();
    11b6:	0e 94 35 08 	call	0x106a	; 0x106a <uart1_send_char>
  UART1_PROC_UDR = tmpDat;
    11ba:	80 93 ce 00 	sts	0x00CE, r24
}
    11be:	ff 91       	pop	r31
    11c0:	ef 91       	pop	r30
    11c2:	bf 91       	pop	r27
    11c4:	af 91       	pop	r26
    11c6:	9f 91       	pop	r25
    11c8:	8f 91       	pop	r24
    11ca:	7f 91       	pop	r23
    11cc:	6f 91       	pop	r22
    11ce:	5f 91       	pop	r21
    11d0:	4f 91       	pop	r20
    11d2:	3f 91       	pop	r19
    11d4:	2f 91       	pop	r18
    11d6:	0f 90       	pop	r0
    11d8:	0f be       	out	0x3f, r0	; 63
    11da:	0f 90       	pop	r0
    11dc:	1f 90       	pop	r1
    11de:	18 95       	reti

000011e0 <uart1_init>:
{
  // UART port
  //UART1_TX_DIR;
  //DDRD |= BV(PD3);

  UART1_PROC_UBRRL = (F_CPU / (16UL * UART1_DEFAULT_BAUD)) - 1;
    11e0:	87 e1       	ldi	r24, 0x17	; 23
    11e2:	80 93 cc 00 	sts	0x00CC, r24

  UART1_PROC_UCSRB |= BV(UART1_PROC_TXEN) | BV(UART1_PROC_RXEN); /* tx/rx enable */
    11e6:	e9 ec       	ldi	r30, 0xC9	; 201
    11e8:	f0 e0       	ldi	r31, 0x00	; 0
    11ea:	80 81       	ld	r24, Z
    11ec:	88 61       	ori	r24, 0x18	; 24
    11ee:	80 83       	st	Z, r24

  uart1_interrupt_rx(true);
    11f0:	81 e0       	ldi	r24, 0x01	; 1
    11f2:	0e 94 62 08 	call	0x10c4	; 0x10c4 <uart1_interrupt_rx>
  uart1_interrupt_tx(true);
    11f6:	81 e0       	ldi	r24, 0x01	; 1
    11f8:	0e 94 70 08 	call	0x10e0	; 0x10e0 <uart1_interrupt_tx>
  uart1_status = 0;
    11fc:	10 92 a1 01 	sts	0x01A1, r1
    1200:	08 95       	ret

00001202 <uart1_process>:

extern uint8_t Pocet;
//----------------------------------------------------------
// process internal logic
void uart1_process(void)
{
    1202:	bf 92       	push	r11
    1204:	cf 92       	push	r12
    1206:	df 92       	push	r13
    1208:	ef 92       	push	r14
    120a:	ff 92       	push	r15
    120c:	0f 93       	push	r16
    120e:	1f 93       	push	r17
    1210:	cf 93       	push	r28
    1212:	df 93       	push	r29
  uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
}

inline byte uart1_pac_tx_empty(void)
{
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
    1214:	80 91 a7 01 	lds	r24, 0x01A7
	byte sum;
	byte *ptr;
	byte iptr;
	
	// pøedává zpravy na odvysílání z paketového do lineárního bufferu
	if (!uart1_pac_tx_empty())
    1218:	90 91 a6 01 	lds	r25, 0x01A6
    121c:	98 17       	cp	r25, r24
    121e:	59 f1       	breq	.+86     	; 0x1276 <uart1_process+0x74>
	{
		// jsou data k odesláni ?
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
    1220:	90 91 a0 01 	lds	r25, 0x01A0
    1224:	90 fd       	sbrc	r25, 0
    1226:	27 c0       	rjmp	.+78     	; 0x1276 <uart1_process+0x74>
    1228:	90 91 a0 01 	lds	r25, 0x01A0
    122c:	92 fd       	sbrc	r25, 2
    122e:	23 c0       	rjmp	.+70     	; 0x1276 <uart1_process+0x74>
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1230:	8f 5f       	subi	r24, 0xFF	; 255
    1232:	8f 70       	andi	r24, 0x0F	; 15
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    1234:	28 2f       	mov	r18, r24
    1236:	30 e0       	ldi	r19, 0x00	; 0
    1238:	a9 01       	movw	r20, r18
    123a:	44 0f       	add	r20, r20
    123c:	55 1f       	adc	r21, r21
    123e:	44 0f       	add	r20, r20
    1240:	55 1f       	adc	r21, r21
    1242:	44 0f       	add	r20, r20
    1244:	55 1f       	adc	r21, r21
    1246:	24 0f       	add	r18, r20
    1248:	35 1f       	adc	r19, r21
    124a:	2b 51       	subi	r18, 0x1B	; 27
    124c:	3b 4f       	sbci	r19, 0xFB	; 251
			uart1_buf_pac_tx_ptr_b = i;
    124e:	80 93 a7 01 	sts	0x01A7, r24
    1252:	a9 01       	movw	r20, r18
    1254:	47 5f       	subi	r20, 0xF7	; 247
    1256:	5f 4f       	sbci	r21, 0xFF	; 255
		if ((!uart1_flags.txing) && (!uart1_flags.wait_tx))
		{
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
    1258:	f9 01       	movw	r30, r18
    125a:	df 01       	movw	r26, r30
    125c:	a2 1b       	sub	r26, r18
    125e:	b3 0b       	sbc	r27, r19
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
			{
				uart1_buf_tx[i] = *ptr;
    1260:	81 91       	ld	r24, Z+
    1262:	a4 52       	subi	r26, 0x24	; 36
    1264:	bb 4f       	sbci	r27, 0xFB	; 251
    1266:	8c 93       	st	X, r24
			// nevysíláme ani neèekáme na odpoveï ?
			// zaèneme vysílat dalí zprávu
			i = (uart1_buf_pac_tx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
			ptr = (byte *) &(uart1_buf_pac_tx[i]);
			uart1_buf_pac_tx_ptr_b = i;
			for (i=0; i<9; i++)
    1268:	e4 17       	cp	r30, r20
    126a:	f5 07       	cpc	r31, r21
    126c:	b1 f7       	brne	.-20     	; 0x125a <uart1_process+0x58>
			{
				uart1_buf_tx[i] = *ptr;
				ptr++;
			}
			uart1_buf_tx_ptr = 0;
    126e:	10 92 a8 01 	sts	0x01A8, r1
			uart1_send();
    1272:	0e 94 4c 08 	call	0x1098	; 0x1098 <uart1_send>
		}
	}

  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    1276:	80 91 a0 01 	lds	r24, 0x01A0
    127a:	83 fd       	sbrc	r24, 3
    127c:	64 c0       	rjmp	.+200    	; 0x1346 <uart1_process+0x144>
    127e:	0e 94 f6 07 	call	0xfec	; 0xfec <uart1_rx_size>
    1282:	89 30       	cpi	r24, 0x09	; 9
    1284:	08 f4       	brcc	.+2      	; 0x1288 <uart1_process+0x86>
    1286:	5f c0       	rjmp	.+190    	; 0x1346 <uart1_process+0x144>
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1288:	b0 90 a4 01 	lds	r11, 0x01A4
    128c:	81 e0       	ldi	r24, 0x01	; 1
    128e:	8b 0d       	add	r24, r11
    1290:	8f 70       	andi	r24, 0x0F	; 15
    1292:	b8 2e       	mov	r11, r24
    1294:	e8 2e       	mov	r14, r24
    1296:	f1 2c       	mov	r15, r1
    1298:	e7 01       	movw	r28, r14
    129a:	cc 0f       	add	r28, r28
    129c:	dd 1f       	adc	r29, r29
    129e:	cc 0f       	add	r28, r28
    12a0:	dd 1f       	adc	r29, r29
    12a2:	cc 0f       	add	r28, r28
    12a4:	dd 1f       	adc	r29, r29
    12a6:	ce 0d       	add	r28, r14
    12a8:	df 1d       	adc	r29, r15
    12aa:	cb 58       	subi	r28, 0x8B	; 139
    12ac:	da 4f       	sbci	r29, 0xFA	; 250
    12ae:	2f ef       	ldi	r18, 0xFF	; 255
    12b0:	e2 1a       	sub	r14, r18
    12b2:	f2 0a       	sbc	r15, r18
    12b4:	c7 01       	movw	r24, r14
    12b6:	88 0f       	add	r24, r24
    12b8:	99 1f       	adc	r25, r25
    12ba:	88 0f       	add	r24, r24
    12bc:	99 1f       	adc	r25, r25
    12be:	88 0f       	add	r24, r24
    12c0:	99 1f       	adc	r25, r25
    12c2:	8e 0d       	add	r24, r14
    12c4:	9f 1d       	adc	r25, r15
    12c6:	9c 01       	movw	r18, r24
    12c8:	2b 58       	subi	r18, 0x8B	; 139
    12ca:	3a 4f       	sbci	r19, 0xFA	; 250
    12cc:	79 01       	movw	r14, r18
    for(i=0; i<9; i++) {
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    12ce:	cb 2c       	mov	r12, r11
    12d0:	d1 2c       	mov	r13, r1
    12d2:	86 01       	movw	r16, r12
    12d4:	0e 94 fd 07 	call	0xffa	; 0xffa <uart1_get_char>
    12d8:	89 93       	st	Y+, r24
  // kontroluje pøijatá data
  if ((!uart1_flags.data_received) && (uart1_rx_size() > 8)) {
    // máme alespoò 9 bytù dat a nejsou nezpracovaná data?
    // pøedáme do paketového pøijímacího bufferu
    iptr = (uart1_buf_pac_rx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX;
    for(i=0; i<9; i++) {
    12da:	ce 15       	cp	r28, r14
    12dc:	df 05       	cpc	r29, r15
    12de:	c9 f7       	brne	.-14     	; 0x12d2 <uart1_process+0xd0>
      uart1_buf_pac_rx[iptr].b[i] = uart1_get_char();
    }
    uart1_buf_pac_rx_ptr_e = iptr;
    12e0:	b0 92 a4 01 	sts	0x01A4, r11
    12e4:	f6 01       	movw	r30, r12
    12e6:	ee 0f       	add	r30, r30
    12e8:	ff 1f       	adc	r31, r31
    12ea:	ee 0f       	add	r30, r30
    12ec:	ff 1f       	adc	r31, r31
    12ee:	ee 0f       	add	r30, r30
    12f0:	ff 1f       	adc	r31, r31
    12f2:	ec 0d       	add	r30, r12
    12f4:	fd 1d       	adc	r31, r13
    12f6:	eb 58       	subi	r30, 0x8B	; 139
    12f8:	fa 4f       	sbci	r31, 0xFA	; 250

    // odpovídá kontrolní souèet?
    sum = 0;
    12fa:	90 e0       	ldi	r25, 0x00	; 0
	for(i=0; i<8; i++)
    12fc:	80 e0       	ldi	r24, 0x00	; 0
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    12fe:	21 91       	ld	r18, Z+
    1300:	92 0f       	add	r25, r18
    }
    uart1_buf_pac_rx_ptr_e = iptr;

    // odpovídá kontrolní souèet?
    sum = 0;
	for(i=0; i<8; i++)
    1302:	8f 5f       	subi	r24, 0xFF	; 255
    1304:	88 30       	cpi	r24, 0x08	; 8
    1306:	d9 f7       	brne	.-10     	; 0x12fe <uart1_process+0xfc>
	{
		sum += uart1_buf_pac_rx[iptr].b[i];
    }
    if (sum == uart1_buf_pac_rx[iptr].b[8]) {
    1308:	f8 01       	movw	r30, r16
    130a:	ee 0f       	add	r30, r30
    130c:	ff 1f       	adc	r31, r31
    130e:	ee 0f       	add	r30, r30
    1310:	ff 1f       	adc	r31, r31
    1312:	ee 0f       	add	r30, r30
    1314:	ff 1f       	adc	r31, r31
    1316:	0e 0f       	add	r16, r30
    1318:	1f 1f       	adc	r17, r31
    131a:	f8 01       	movw	r30, r16
    131c:	eb 58       	subi	r30, 0x8B	; 139
    131e:	fa 4f       	sbci	r31, 0xFA	; 250
    1320:	80 85       	ldd	r24, Z+8	; 0x08
    1322:	89 13       	cpse	r24, r25
    1324:	0b c0       	rjmp	.+22     	; 0x133c <uart1_process+0x13a>
      // souèet v poøádku
      uart1_flags.data_received = TRUE;
    1326:	80 91 a0 01 	lds	r24, 0x01A0
    132a:	88 60       	ori	r24, 0x08	; 8
    132c:	80 93 a0 01 	sts	0x01A0, r24
      uart1_flags.wait_tx = FALSE; // odpoveï pøila
    1330:	80 91 a0 01 	lds	r24, 0x01A0
    1334:	8b 7f       	andi	r24, 0xFB	; 251
    1336:	80 93 a0 01 	sts	0x01A0, r24
    133a:	05 c0       	rjmp	.+10     	; 0x1346 <uart1_process+0x144>
      uart1_buf_pac_rx_ptr_e = iptr;
     } else {
      uart1_flags.data_receive_error = TRUE;
    133c:	80 91 a0 01 	lds	r24, 0x01A0
    1340:	80 61       	ori	r24, 0x10	; 16
    1342:	80 93 a0 01 	sts	0x01A0, r24
    uart1_flags.data_received = TRUE;
    uart1_flags.wait_tx = FALSE; // odpoveï pøila
    */
  }

}
    1346:	df 91       	pop	r29
    1348:	cf 91       	pop	r28
    134a:	1f 91       	pop	r17
    134c:	0f 91       	pop	r16
    134e:	ff 90       	pop	r15
    1350:	ef 90       	pop	r14
    1352:	df 90       	pop	r13
    1354:	cf 90       	pop	r12
    1356:	bf 90       	pop	r11
    1358:	08 95       	ret

0000135a <uart1_ISR_timer>:
//----------------------------------------------------------
// timer function
void uart1_ISR_timer(void)
{
  // pauza za odeslanými daty (nepøila odpovìï)
  if (uart1_flags.wait_tx) {
    135a:	80 91 a0 01 	lds	r24, 0x01A0
    135e:	82 ff       	sbrs	r24, 2
    1360:	0e c0       	rjmp	.+28     	; 0x137e <uart1_ISR_timer+0x24>
    uart1_tx_timeout--;
    1362:	80 91 a2 01 	lds	r24, 0x01A2
    1366:	81 50       	subi	r24, 0x01	; 1
    1368:	80 93 a2 01 	sts	0x01A2, r24
    if (uart1_tx_timeout == 0) {
    136c:	80 91 a2 01 	lds	r24, 0x01A2
    1370:	81 11       	cpse	r24, r1
    1372:	05 c0       	rjmp	.+10     	; 0x137e <uart1_ISR_timer+0x24>
      uart1_flags.wait_tx = FALSE;
    1374:	80 91 a0 01 	lds	r24, 0x01A0
    1378:	8b 7f       	andi	r24, 0xFB	; 251
    137a:	80 93 a0 01 	sts	0x01A0, r24
    }
  }

  // smazání náhodnì pøijatých dat
  if (uart1_rx_timeout > 0) {
    137e:	80 91 a3 01 	lds	r24, 0x01A3
    1382:	88 23       	and	r24, r24
    1384:	31 f0       	breq	.+12     	; 0x1392 <uart1_ISR_timer+0x38>
    uart1_rx_timeout--;
    1386:	80 91 a3 01 	lds	r24, 0x01A3
    138a:	81 50       	subi	r24, 0x01	; 1
    138c:	80 93 a3 01 	sts	0x01A3, r24
    1390:	08 95       	ret
    } else {
    uart1_buf_rx_ptr_b = uart1_buf_rx_ptr_e;
    1392:	80 91 a9 01 	lds	r24, 0x01A9
    1396:	80 93 aa 01 	sts	0x01AA, r24
    139a:	08 95       	ret

0000139c <uart1_get_data_begin>:
  return (uart1_buf_pac_tx_ptr_e == uart1_buf_pac_tx_ptr_b);
}

inline byte uart1_pac_rx_empty(void)
{
  return (uart1_buf_pac_rx_ptr_e == uart1_buf_pac_rx_ptr_b);
    139c:	80 91 a5 01 	lds	r24, 0x01A5
// must be called uart0_get_data_end() at end of handling data
byte * uart1_get_data_begin(void)
{
  byte iptr;
  
  if (uart1_pac_rx_empty()) {
    13a0:	90 91 a4 01 	lds	r25, 0x01A4
    13a4:	98 13       	cpse	r25, r24
    13a6:	08 c0       	rjmp	.+16     	; 0x13b8 <uart1_get_data_begin+0x1c>
    // není co pøedat !
    uart1_flags_buferr.buf_rx_pac_under = true;
    13a8:	80 91 9f 01 	lds	r24, 0x019F
    13ac:	80 68       	ori	r24, 0x80	; 128
    13ae:	80 93 9f 01 	sts	0x019F, r24
    return 0;
    13b2:	80 e0       	ldi	r24, 0x00	; 0
    13b4:	90 e0       	ldi	r25, 0x00	; 0
    13b6:	08 95       	ret
   } else {
    iptr = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    13b8:	8f 5f       	subi	r24, 0xFF	; 255
    13ba:	8f 70       	andi	r24, 0x0F	; 15
    return (byte *) &uart1_buf_pac_rx[iptr].b[0];
    13bc:	90 e0       	ldi	r25, 0x00	; 0
    13be:	9c 01       	movw	r18, r24
    13c0:	22 0f       	add	r18, r18
    13c2:	33 1f       	adc	r19, r19
    13c4:	22 0f       	add	r18, r18
    13c6:	33 1f       	adc	r19, r19
    13c8:	22 0f       	add	r18, r18
    13ca:	33 1f       	adc	r19, r19
    13cc:	82 0f       	add	r24, r18
    13ce:	93 1f       	adc	r25, r19
    13d0:	8b 58       	subi	r24, 0x8B	; 139
    13d2:	9a 4f       	sbci	r25, 0xFA	; 250
  }
}
    13d4:	08 95       	ret

000013d6 <uart1_get_data_end>:
// must be called after uart0_get_data_begin()
byte uart1_get_data_end(void)
{
  byte i;
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    13d6:	90 91 a5 01 	lds	r25, 0x01A5
    13da:	9f 5f       	subi	r25, 0xFF	; 255
    13dc:	9f 70       	andi	r25, 0x0F	; 15
  uart1_buf_pac_rx_ptr_b = i;
    13de:	90 93 a5 01 	sts	0x01A5, r25
  return (uart1_buf_pac_tx_ptr_e - uart1_buf_pac_tx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_rx_size(void)
{
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
    13e2:	80 91 a4 01 	lds	r24, 0x01A4
    13e6:	89 1b       	sub	r24, r25
    13e8:	8f 70       	andi	r24, 0x0F	; 15
  
  i = (uart1_buf_pac_rx_ptr_b+1) & UART1_BUFFER_PACKET_SIZE_MAX;
  uart1_buf_pac_rx_ptr_b = i;
  
  i = uart1_pac_rx_size();
  if (i == 0) {
    13ea:	29 f4       	brne	.+10     	; 0x13f6 <uart1_get_data_end+0x20>
    uart1_flags.data_received = FALSE;
    13ec:	90 91 a0 01 	lds	r25, 0x01A0
    13f0:	97 7f       	andi	r25, 0xF7	; 247
    13f2:	90 93 a0 01 	sts	0x01A0, r25
  }
  return i;
}
    13f6:	08 95       	ret

000013f8 <uart1_put_data>:

//----------------------------------------------------------
// send packet pointed by dataptr
void uart1_put_data(byte * dataptr)
{
    13f8:	cf 93       	push	r28
    13fa:	df 93       	push	r29
    13fc:	fc 01       	movw	r30, r24
  return (uart1_buf_pac_rx_ptr_e - uart1_buf_pac_rx_ptr_b) & UART1_BUFFER_PACKET_SIZE_MAX;
}

inline byte uart1_pac_tx_full(void)
{
  return (((uart1_buf_pac_tx_ptr_e + 1) & UART1_BUFFER_PACKET_SIZE_MAX) ==  uart1_buf_pac_tx_ptr_b);
    13fe:	40 91 a6 01 	lds	r20, 0x01A6
    1402:	84 2f       	mov	r24, r20
    1404:	90 e0       	ldi	r25, 0x00	; 0
    1406:	01 96       	adiw	r24, 0x01	; 1
    1408:	8f 70       	andi	r24, 0x0F	; 15
    140a:	99 27       	eor	r25, r25
    140c:	20 91 a7 01 	lds	r18, 0x01A7
    1410:	30 e0       	ldi	r19, 0x00	; 0
{
  byte i;
  byte j;
  byte sum;
  
  if (uart1_pac_tx_full()) {
    1412:	82 17       	cp	r24, r18
    1414:	93 07       	cpc	r25, r19
    1416:	31 f4       	brne	.+12     	; 0x1424 <uart1_put_data+0x2c>
    // není kam zapsat !
    uart1_flags_buferr.buf_tx_pac_over = true;
    1418:	80 91 9f 01 	lds	r24, 0x019F
    141c:	80 61       	ori	r24, 0x10	; 16
    141e:	80 93 9f 01 	sts	0x019F, r24
    return;
    1422:	2b c0       	rjmp	.+86     	; 0x147a <uart1_put_data+0x82>
  }
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;
    1424:	4f 5f       	subi	r20, 0xFF	; 255
    1426:	4f 70       	andi	r20, 0x0F	; 15
    1428:	84 2f       	mov	r24, r20
    142a:	90 e0       	ldi	r25, 0x00	; 0
    142c:	dc 01       	movw	r26, r24
    142e:	aa 0f       	add	r26, r26
    1430:	bb 1f       	adc	r27, r27
    1432:	aa 0f       	add	r26, r26
    1434:	bb 1f       	adc	r27, r27
    1436:	aa 0f       	add	r26, r26
    1438:	bb 1f       	adc	r27, r27
    143a:	a8 0f       	add	r26, r24
    143c:	b9 1f       	adc	r27, r25
    143e:	ab 51       	subi	r26, 0x1B	; 27
    1440:	bb 4f       	sbci	r27, 0xFB	; 251
    1442:	ef 01       	movw	r28, r30
    1444:	28 96       	adiw	r28, 0x08	; 8

  sum = 0;
    1446:	80 e0       	ldi	r24, 0x00	; 0
  // copy data without sum
  for(i=0; i<8; i++) {
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    1448:	64 2f       	mov	r22, r20
    144a:	70 e0       	ldi	r23, 0x00	; 0
    144c:	9b 01       	movw	r18, r22
    144e:	90 81       	ld	r25, Z
    1450:	9d 93       	st	X+, r25
    sum += *dataptr;
    1452:	91 91       	ld	r25, Z+
    1454:	89 0f       	add	r24, r25
  
  j = (uart1_buf_pac_tx_ptr_e+1) & UART1_BUFFER_PACKET_SIZE_MAX;

  sum = 0;
  // copy data without sum
  for(i=0; i<8; i++) {
    1456:	ec 17       	cp	r30, r28
    1458:	fd 07       	cpc	r31, r29
    145a:	c1 f7       	brne	.-16     	; 0x144c <uart1_put_data+0x54>
    uart1_buf_pac_tx[j].b[i] = *dataptr;
    sum += *dataptr;
    dataptr++;
  }
  uart1_buf_pac_tx[j].n.sum = sum; // save calculated sum
    145c:	fb 01       	movw	r30, r22
    145e:	ee 0f       	add	r30, r30
    1460:	ff 1f       	adc	r31, r31
    1462:	ee 0f       	add	r30, r30
    1464:	ff 1f       	adc	r31, r31
    1466:	ee 0f       	add	r30, r30
    1468:	ff 1f       	adc	r31, r31
    146a:	2e 0f       	add	r18, r30
    146c:	3f 1f       	adc	r19, r31
    146e:	f9 01       	movw	r30, r18
    1470:	eb 51       	subi	r30, 0x1B	; 27
    1472:	fb 4f       	sbci	r31, 0xFB	; 251
    1474:	80 87       	std	Z+8, r24	; 0x08

  uart1_buf_pac_tx_ptr_e = j;
    1476:	40 93 a6 01 	sts	0x01A6, r20
}
    147a:	df 91       	pop	r29
    147c:	cf 91       	pop	r28
    147e:	08 95       	ret

00001480 <uart1_set_baud>:
//----------------------------------------------------------
// Set from default baud rates
void uart1_set_baud(byte baud)
{
  // UART port
  switch (baud) {
    1480:	90 e0       	ldi	r25, 0x00	; 0
    1482:	8b 30       	cpi	r24, 0x0B	; 11
    1484:	91 05       	cpc	r25, r1
    1486:	80 f5       	brcc	.+96     	; 0x14e8 <uart1_set_baud+0x68>
    1488:	fc 01       	movw	r30, r24
    148a:	e2 5c       	subi	r30, 0xC2	; 194
    148c:	ff 4f       	sbci	r31, 0xFF	; 255
    148e:	0c 94 a8 11 	jmp	0x2350	; 0x2350 <__tablejump2__>
    case 0:  
      MACRO_BAUDRATE(9600);
    1492:	8f e5       	ldi	r24, 0x5F	; 95
    1494:	80 93 cc 00 	sts	0x00CC, r24
      break;
    1498:	08 95       	ret
    case 1:  
      MACRO_BAUDRATE(14400);
    149a:	8f e3       	ldi	r24, 0x3F	; 63
    149c:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14a0:	08 95       	ret
    case 2:  
      MACRO_BAUDRATE(19200);
    14a2:	8f e2       	ldi	r24, 0x2F	; 47
    14a4:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14a8:	08 95       	ret
    case 3:  
      MACRO_BAUDRATE(28800);
    14aa:	8f e1       	ldi	r24, 0x1F	; 31
    14ac:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14b0:	08 95       	ret
    case 4:  
      MACRO_BAUDRATE(38400);
    14b2:	87 e1       	ldi	r24, 0x17	; 23
    14b4:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14b8:	08 95       	ret
    case 5:  
      MACRO_BAUDRATE(57600);
    14ba:	8f e0       	ldi	r24, 0x0F	; 15
    14bc:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14c0:	08 95       	ret
    case 6:  
      MACRO_BAUDRATE(76800);
    14c2:	8b e0       	ldi	r24, 0x0B	; 11
    14c4:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14c8:	08 95       	ret
    case 7:  
      MACRO_BAUDRATE(115200);
    14ca:	87 e0       	ldi	r24, 0x07	; 7
    14cc:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14d0:	08 95       	ret
    case 8:  
      MACRO_BAUDRATE(230400);
    14d2:	83 e0       	ldi	r24, 0x03	; 3
    14d4:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14d8:	08 95       	ret
    case 9:  
      MACRO_BAUDRATE(250000);
    14da:	82 e0       	ldi	r24, 0x02	; 2
    14dc:	80 93 cc 00 	sts	0x00CC, r24
      break;
    14e0:	08 95       	ret
    case 10:  
      MACRO_BAUDRATE(500000);
    14e2:	10 92 cc 00 	sts	0x00CC, r1
      break;
    14e6:	08 95       	ret
    default:  
      MACRO_BAUDRATE(19200);
    14e8:	8f e2       	ldi	r24, 0x2F	; 47
    14ea:	80 93 cc 00 	sts	0x00CC, r24
    14ee:	08 95       	ret

000014f0 <__vector_16>:
Ttripac CheckModules;  // buffer
uint8_t Back=0;
extern uint8_t Pocet;

//----------------------------------------------------------
ISR(TIMER0_COMPA_vect) {
    14f0:	1f 92       	push	r1
    14f2:	0f 92       	push	r0
    14f4:	0f b6       	in	r0, 0x3f	; 63
    14f6:	0f 92       	push	r0
    14f8:	11 24       	eor	r1, r1
    14fa:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    14fc:	81 e0       	ldi	r24, 0x01	; 1
    14fe:	80 93 ab 01 	sts	0x01AB, r24
}
    1502:	8f 91       	pop	r24
    1504:	0f 90       	pop	r0
    1506:	0f be       	out	0x3f, r0	; 63
    1508:	0f 90       	pop	r0
    150a:	1f 90       	pop	r1
    150c:	18 95       	reti

0000150e <__vector_17>:

ISR(TIMER0_COMPB_vect) {
    150e:	1f 92       	push	r1
    1510:	0f 92       	push	r0
    1512:	0f b6       	in	r0, 0x3f	; 63
    1514:	0f 92       	push	r0
    1516:	11 24       	eor	r1, r1
    1518:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    151a:	81 e0       	ldi	r24, 0x01	; 1
    151c:	80 93 ab 01 	sts	0x01AB, r24
}
    1520:	8f 91       	pop	r24
    1522:	0f 90       	pop	r0
    1524:	0f be       	out	0x3f, r0	; 63
    1526:	0f 90       	pop	r0
    1528:	1f 90       	pop	r1
    152a:	18 95       	reti

0000152c <__vector_18>:

ISR(TIMER0_OVF_vect) {
    152c:	1f 92       	push	r1
    152e:	0f 92       	push	r0
    1530:	0f b6       	in	r0, 0x3f	; 63
    1532:	0f 92       	push	r0
    1534:	11 24       	eor	r1, r1
    1536:	8f 93       	push	r24
  // T = 10ms
  timer0_flag = true;
    1538:	81 e0       	ldi	r24, 0x01	; 1
    153a:	80 93 ab 01 	sts	0x01AB, r24
}
    153e:	8f 91       	pop	r24
    1540:	0f 90       	pop	r0
    1542:	0f be       	out	0x3f, r0	; 63
    1544:	0f 90       	pop	r0
    1546:	1f 90       	pop	r1
    1548:	18 95       	reti

0000154a <process_timer_100Hz>:
}

//----------------------------------------------------------
void process_timer_100Hz(void)
{
  if (timer0_flag)
    154a:	80 91 ab 01 	lds	r24, 0x01AB
    154e:	88 23       	and	r24, r24
    1550:	31 f0       	breq	.+12     	; 0x155e <process_timer_100Hz+0x14>
  { // T = 10ms
    timer0_flag = false;
    1552:	10 92 ab 01 	sts	0x01AB, r1
    uart0_ISR_timer();
    1556:	0e 94 95 07 	call	0xf2a	; 0xf2a <uart0_ISR_timer>
    uart1_ISR_timer();
    155a:	0e 94 ad 09 	call	0x135a	; 0x135a <uart1_ISR_timer>
    155e:	08 95       	ret

00001560 <init>:
//----------------------------------------------------------
void init(void)
{

  //DDRB = BV(PB0);
  DDRD = BV(PD1) | BV(PD3) | BV(PD4);
    1560:	8a e1       	ldi	r24, 0x1A	; 26
    1562:	8a b9       	out	0x0a, r24	; 10

  uart0_init(); // PC
    1564:	0e 94 ed 06 	call	0xdda	; 0xdda <uart0_init>
  uart1_init(); // internal
    1568:	0e 94 f0 08 	call	0x11e0	; 0x11e0 <uart1_init>
  adc_init();
    156c:	0e 94 e9 00 	call	0x1d2	; 0x1d2 <adc_init>
  //ADCInit();
  timer_init();
    1570:	0e 94 e4 02 	call	0x5c8	; 0x5c8 <timer_init>
  TB_Callback_setBaud = uart1_set_baud;
    1574:	80 e4       	ldi	r24, 0x40	; 64
    1576:	9a e0       	ldi	r25, 0x0A	; 10
    1578:	90 93 92 01 	sts	0x0192, r25
    157c:	80 93 91 01 	sts	0x0191, r24
  TB_Init((void*) 0x10); // addr in eeprom with settings
    1580:	80 e1       	ldi	r24, 0x10	; 16
    1582:	90 e0       	ldi	r25, 0x00	; 0
    1584:	0e 94 ff 02 	call	0x5fe	; 0x5fe <TB_Init>
  pp_init();
    1588:	0e 94 f2 01 	call	0x3e4	; 0x3e4 <pp_init>
  sei();
    158c:	78 94       	sei
    158e:	08 95       	ret

00001590 <main>:
}


//----------------------------------------------------------
int main(void)
{
    1590:	cf 93       	push	r28
    1592:	df 93       	push	r29
    1594:	cd b7       	in	r28, 0x3d	; 61
    1596:	de b7       	in	r29, 0x3e	; 62
    1598:	64 97       	sbiw	r28, 0x14	; 20
    159a:	0f b6       	in	r0, 0x3f	; 63
    159c:	f8 94       	cli
    159e:	de bf       	out	0x3e, r29	; 62
    15a0:	0f be       	out	0x3f, r0	; 63
    15a2:	cd bf       	out	0x3d, r28	; 61
	init();
    15a4:	0e 94 b0 0a 	call	0x1560	; 0x1560 <init>
	char Vystup[20];
	uint8_t MereniADC=0;
	float Convert=0;
	uint8_t PosunX=0, PosunY=0;
	
	GLCD_Initalize(); // Initalize LCD
    15a8:	0e 94 a5 02 	call	0x54a	; 0x54a <GLCD_Initalize>
		CheckModules.n.addr++;
		CheckModules.n.sum = TB_calcSum_Bus((byte *) &CheckModules);
	}
	*/
	
	GLCD_ClearText(); // Clear text area
    15ac:	0e 94 62 02 	call	0x4c4	; 0x4c4 <GLCD_ClearText>
	GLCD_ClearCG(); // Clear character generator area
    15b0:	0e 94 72 02 	call	0x4e4	; 0x4e4 <GLCD_ClearCG>
	GLCD_ClearGraphic(); // Clear graphic area
    15b4:	0e 94 82 02 	call	0x504	; 0x504 <GLCD_ClearGraphic>
int main(void)
{
	init();
	
	char Vystup[20];
	uint8_t MereniADC=0;
    15b8:	d1 2c       	mov	r13, r1
				
				GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
				GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
				
				// Bus-A
				memset(Vystup, 0, 12);
    15ba:	0f 2e       	mov	r0, r31
    15bc:	fc e0       	ldi	r31, 0x0C	; 12
    15be:	cf 2e       	mov	r12, r31
    15c0:	f0 2d       	mov	r31, r0
    15c2:	8e 01       	movw	r16, r28
    15c4:	0f 5f       	subi	r16, 0xFF	; 255
    15c6:	1f 4f       	sbci	r17, 0xFF	; 255
				Convert = (adc_read(6) * 7.65f / 1000.0f);
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_3_LINE + PosunY);
				GLCD_WriteString("Bus-A:      ");
				sprintf(Vystup,"%+6.2fV", Convert);
    15c8:	0f 2e       	mov	r0, r31
    15ca:	f3 e2       	ldi	r31, 0x23	; 35
    15cc:	ef 2e       	mov	r14, r31
    15ce:	f1 e0       	ldi	r31, 0x01	; 1
    15d0:	ff 2e       	mov	r15, r31
    15d2:	f0 2d       	mov	r31, r0
	PosunX = 5;
	PosunY = 2;

	while(1)
	{ // mail loop
		pp_loop();
    15d4:	0e 94 f7 01 	call	0x3ee	; 0x3ee <pp_loop>
		process_timer_100Hz();
    15d8:	0e 94 a5 0a 	call	0x154a	; 0x154a <process_timer_100Hz>
		uart0_process();
    15dc:	0e 94 fe 06 	call	0xdfc	; 0xdfc <uart0_process>
		uart1_process();
    15e0:	0e 94 01 09 	call	0x1202	; 0x1202 <uart1_process>
		
		if(timer0_flag)
    15e4:	80 91 ab 01 	lds	r24, 0x01AB
    15e8:	88 23       	and	r24, r24
    15ea:	a1 f3       	breq	.-24     	; 0x15d4 <main+0x44>
		{
			
			
			// Kadých 1000 ms se provede ètení a zápis do Displeje
			if (MereniADC < 101)
    15ec:	24 e6       	ldi	r18, 0x64	; 100
    15ee:	2d 15       	cp	r18, r13
    15f0:	10 f0       	brcs	.+4      	; 0x15f6 <main+0x66>
			{
				MereniADC++;
    15f2:	d3 94       	inc	r13
    15f4:	ef cf       	rjmp	.-34     	; 0x15d4 <main+0x44>
				// 0.795
				// Napájecí napìtí / (1024 / (Reference / Delièka napìtí))
				//= 5 / (1024 / ( 2.54 / 1.56 ))
				
				//Vymazani Duchù z Displaye
				GLCD_ClearGraphic(); // Clear graphic area
    15f6:	0e 94 82 02 	call	0x504	; 0x504 <GLCD_ClearGraphic>
				
				GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
    15fa:	60 e0       	ldi	r22, 0x00	; 0
    15fc:	85 e0       	ldi	r24, 0x05	; 5
    15fe:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
    1602:	80 e0       	ldi	r24, 0x00	; 0
    1604:	91 e0       	ldi	r25, 0x01	; 1
    1606:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				
				// Bus-A
				memset(Vystup, 0, 12);
    160a:	f8 01       	movw	r30, r16
    160c:	2c 2d       	mov	r18, r12
    160e:	11 92       	st	Z+, r1
    1610:	2a 95       	dec	r18
    1612:	e9 f7       	brne	.-6      	; 0x160e <main+0x7e>
				Convert = (adc_read(6) * 7.65f / 1000.0f);
    1614:	86 e0       	ldi	r24, 0x06	; 6
    1616:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    161a:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_3_LINE + PosunY);
    161c:	64 e0       	ldi	r22, 0x04	; 4
    161e:	85 e0       	ldi	r24, 0x05	; 5
    1620:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("Bus-A:      ");
    1624:	86 e1       	ldi	r24, 0x16	; 22
    1626:	91 e0       	ldi	r25, 0x01	; 1
    1628:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				GLCD_TextGoTo(5,T6963_CURSOR_1_LINE);// set text coordinates
				GLCD_WriteString("AtomTrace - Sci-Trace"); // write text
				
				// Bus-A
				memset(Vystup, 0, 12);
				Convert = (adc_read(6) * 7.65f / 1000.0f);
    162c:	b5 01       	movw	r22, r10
    162e:	80 e0       	ldi	r24, 0x00	; 0
    1630:	90 e0       	ldi	r25, 0x00	; 0
    1632:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    1636:	2d ec       	ldi	r18, 0xCD	; 205
    1638:	3c ec       	ldi	r19, 0xCC	; 204
    163a:	44 ef       	ldi	r20, 0xF4	; 244
    163c:	50 e4       	ldi	r21, 0x40	; 64
    163e:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    1642:	20 e0       	ldi	r18, 0x00	; 0
    1644:	30 e0       	ldi	r19, 0x00	; 0
    1646:	4a e7       	ldi	r20, 0x7A	; 122
    1648:	54 e4       	ldi	r21, 0x44	; 68
    164a:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_3_LINE + PosunY);
				GLCD_WriteString("Bus-A:      ");
				sprintf(Vystup,"%+6.2fV", Convert);
    164e:	9f 93       	push	r25
    1650:	8f 93       	push	r24
    1652:	7f 93       	push	r23
    1654:	6f 93       	push	r22
    1656:	ff 92       	push	r15
    1658:	ef 92       	push	r14
    165a:	1f 93       	push	r17
    165c:	0f 93       	push	r16
    165e:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    1662:	c8 01       	movw	r24, r16
    1664:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				
				// Bus-B
				memset(Vystup, 0, 12);
    1668:	f8 01       	movw	r30, r16
    166a:	2c 2d       	mov	r18, r12
    166c:	11 92       	st	Z+, r1
    166e:	2a 95       	dec	r18
    1670:	e9 f7       	brne	.-6      	; 0x166c <main+0xdc>
				Convert = (adc_read(5) * 7.65f / 1000.0f);
    1672:	85 e0       	ldi	r24, 0x05	; 5
    1674:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1678:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_4_LINE + PosunY);
    167a:	65 e0       	ldi	r22, 0x05	; 5
    167c:	85 e0       	ldi	r24, 0x05	; 5
    167e:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("Bus-B:      ");
    1682:	8b e2       	ldi	r24, 0x2B	; 43
    1684:	91 e0       	ldi	r25, 0x01	; 1
    1686:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// Bus-B
				memset(Vystup, 0, 12);
				Convert = (adc_read(5) * 7.65f / 1000.0f);
    168a:	b5 01       	movw	r22, r10
    168c:	80 e0       	ldi	r24, 0x00	; 0
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    1694:	2d ec       	ldi	r18, 0xCD	; 205
    1696:	3c ec       	ldi	r19, 0xCC	; 204
    1698:	44 ef       	ldi	r20, 0xF4	; 244
    169a:	50 e4       	ldi	r21, 0x40	; 64
    169c:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    16a0:	20 e0       	ldi	r18, 0x00	; 0
    16a2:	30 e0       	ldi	r19, 0x00	; 0
    16a4:	4a e7       	ldi	r20, 0x7A	; 122
    16a6:	54 e4       	ldi	r21, 0x44	; 68
    16a8:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_4_LINE + PosunY);
				GLCD_WriteString("Bus-B:      ");
				sprintf(Vystup,"%+6.2fV", Convert);
    16ac:	9f 93       	push	r25
    16ae:	8f 93       	push	r24
    16b0:	7f 93       	push	r23
    16b2:	6f 93       	push	r22
    16b4:	ff 92       	push	r15
    16b6:	ef 92       	push	r14
    16b8:	1f 93       	push	r17
    16ba:	0f 93       	push	r16
    16bc:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    16c0:	c8 01       	movw	r24, r16
    16c2:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				
				// USB
				memset(Vystup, 0, 12);
    16c6:	f8 01       	movw	r30, r16
    16c8:	2c 2d       	mov	r18, r12
    16ca:	11 92       	st	Z+, r1
    16cc:	2a 95       	dec	r18
    16ce:	e9 f7       	brne	.-6      	; 0x16ca <main+0x13a>
				Convert = (adc_read(7) * 7.65f / 1000.0f);
    16d0:	87 e0       	ldi	r24, 0x07	; 7
    16d2:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    16d6:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_5_LINE + PosunY);
    16d8:	66 e0       	ldi	r22, 0x06	; 6
    16da:	85 e0       	ldi	r24, 0x05	; 5
    16dc:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("USB:        ");
    16e0:	88 e3       	ldi	r24, 0x38	; 56
    16e2:	91 e0       	ldi	r25, 0x01	; 1
    16e4:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// USB
				memset(Vystup, 0, 12);
				Convert = (adc_read(7) * 7.65f / 1000.0f);
    16e8:	b5 01       	movw	r22, r10
    16ea:	80 e0       	ldi	r24, 0x00	; 0
    16ec:	90 e0       	ldi	r25, 0x00	; 0
    16ee:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    16f2:	2d ec       	ldi	r18, 0xCD	; 205
    16f4:	3c ec       	ldi	r19, 0xCC	; 204
    16f6:	44 ef       	ldi	r20, 0xF4	; 244
    16f8:	50 e4       	ldi	r21, 0x40	; 64
    16fa:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    16fe:	20 e0       	ldi	r18, 0x00	; 0
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	4a e7       	ldi	r20, 0x7A	; 122
    1704:	54 e4       	ldi	r21, 0x44	; 68
    1706:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_5_LINE + PosunY);
				GLCD_WriteString("USB:        ");
				if (Convert > 4.5f)
    170a:	0f b6       	in	r0, 0x3f	; 63
    170c:	f8 94       	cli
    170e:	de bf       	out	0x3e, r29	; 62
    1710:	0f be       	out	0x3f, r0	; 63
    1712:	cd bf       	out	0x3d, r28	; 61
    1714:	20 e0       	ldi	r18, 0x00	; 0
    1716:	30 e0       	ldi	r19, 0x00	; 0
    1718:	40 e9       	ldi	r20, 0x90	; 144
    171a:	50 e4       	ldi	r21, 0x40	; 64
    171c:	0e 94 96 0d 	call	0x1b2c	; 0x1b2c <__gesf2>
    1720:	18 16       	cp	r1, r24
    1722:	2c f4       	brge	.+10     	; 0x172e <main+0x19e>
				{
					GLCD_WriteString("Connect");
    1724:	85 e4       	ldi	r24, 0x45	; 69
    1726:	91 e0       	ldi	r25, 0x01	; 1
    1728:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
    172c:	04 c0       	rjmp	.+8      	; 0x1736 <main+0x1a6>
				} 
				else
				{
					GLCD_WriteString("  N.C. ");
    172e:	8d e4       	ldi	r24, 0x4D	; 77
    1730:	91 e0       	ldi	r25, 0x01	; 1
    1732:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				}
				
				// +5V
				memset(Vystup, 0, 12);
    1736:	f8 01       	movw	r30, r16
    1738:	2c 2d       	mov	r18, r12
    173a:	11 92       	st	Z+, r1
    173c:	2a 95       	dec	r18
    173e:	e9 f7       	brne	.-6      	; 0x173a <main+0x1aa>
				Convert = (adc_read(4) * 7.65f / 1000.0f);
    1740:	84 e0       	ldi	r24, 0x04	; 4
    1742:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1746:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_6_LINE + PosunY);
    1748:	67 e0       	ldi	r22, 0x07	; 7
    174a:	85 e0       	ldi	r24, 0x05	; 5
    174c:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("+5V:        ");
    1750:	85 e5       	ldi	r24, 0x55	; 85
    1752:	91 e0       	ldi	r25, 0x01	; 1
    1754:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
					GLCD_WriteString("  N.C. ");
				}
				
				// +5V
				memset(Vystup, 0, 12);
				Convert = (adc_read(4) * 7.65f / 1000.0f);
    1758:	b5 01       	movw	r22, r10
    175a:	80 e0       	ldi	r24, 0x00	; 0
    175c:	90 e0       	ldi	r25, 0x00	; 0
    175e:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    1762:	2d ec       	ldi	r18, 0xCD	; 205
    1764:	3c ec       	ldi	r19, 0xCC	; 204
    1766:	44 ef       	ldi	r20, 0xF4	; 244
    1768:	50 e4       	ldi	r21, 0x40	; 64
    176a:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    176e:	20 e0       	ldi	r18, 0x00	; 0
    1770:	30 e0       	ldi	r19, 0x00	; 0
    1772:	4a e7       	ldi	r20, 0x7A	; 122
    1774:	54 e4       	ldi	r21, 0x44	; 68
    1776:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_6_LINE + PosunY);
				GLCD_WriteString("+5V:        ");
				sprintf(Vystup,"%+6.2fV", Convert);
    177a:	9f 93       	push	r25
    177c:	8f 93       	push	r24
    177e:	7f 93       	push	r23
    1780:	6f 93       	push	r22
    1782:	ff 92       	push	r15
    1784:	ef 92       	push	r14
    1786:	1f 93       	push	r17
    1788:	0f 93       	push	r16
    178a:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    178e:	c8 01       	movw	r24, r16
    1790:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				
				// +12V
				memset(Vystup, 0, 12);
    1794:	f8 01       	movw	r30, r16
    1796:	2c 2d       	mov	r18, r12
    1798:	11 92       	st	Z+, r1
    179a:	2a 95       	dec	r18
    179c:	e9 f7       	brne	.-6      	; 0x1798 <main+0x208>
				Convert = (adc_read(2) * 10.80f / 1000.0f);
    179e:	82 e0       	ldi	r24, 0x02	; 2
    17a0:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    17a4:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_7_LINE + PosunY);
    17a6:	68 e0       	ldi	r22, 0x08	; 8
    17a8:	85 e0       	ldi	r24, 0x05	; 5
    17aa:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("+12V:       ");
    17ae:	82 e6       	ldi	r24, 0x62	; 98
    17b0:	91 e0       	ldi	r25, 0x01	; 1
    17b2:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// +12V
				memset(Vystup, 0, 12);
				Convert = (adc_read(2) * 10.80f / 1000.0f);
    17b6:	b5 01       	movw	r22, r10
    17b8:	80 e0       	ldi	r24, 0x00	; 0
    17ba:	90 e0       	ldi	r25, 0x00	; 0
    17bc:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    17c0:	2d ec       	ldi	r18, 0xCD	; 205
    17c2:	3c ec       	ldi	r19, 0xCC	; 204
    17c4:	4c e2       	ldi	r20, 0x2C	; 44
    17c6:	51 e4       	ldi	r21, 0x41	; 65
    17c8:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    17cc:	20 e0       	ldi	r18, 0x00	; 0
    17ce:	30 e0       	ldi	r19, 0x00	; 0
    17d0:	4a e7       	ldi	r20, 0x7A	; 122
    17d2:	54 e4       	ldi	r21, 0x44	; 68
    17d4:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_7_LINE + PosunY);
				GLCD_WriteString("+12V:       ");
				sprintf(Vystup,"%+6.2fV", Convert);
    17d8:	9f 93       	push	r25
    17da:	8f 93       	push	r24
    17dc:	7f 93       	push	r23
    17de:	6f 93       	push	r22
    17e0:	ff 92       	push	r15
    17e2:	ef 92       	push	r14
    17e4:	1f 93       	push	r17
    17e6:	0f 93       	push	r16
    17e8:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    17ec:	c8 01       	movw	r24, r16
    17ee:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				
				// -12V - 2,01V
				memset(Vystup, 0, 12);
    17f2:	f8 01       	movw	r30, r16
    17f4:	2c 2d       	mov	r18, r12
    17f6:	11 92       	st	Z+, r1
    17f8:	2a 95       	dec	r18
    17fa:	e9 f7       	brne	.-6      	; 0x17f6 <main+0x266>
				Convert = (adc_read(3) * -12.93f / 1000.0f);
    17fc:	83 e0       	ldi	r24, 0x03	; 3
    17fe:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1802:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_8_LINE + PosunY);
    1804:	69 e0       	ldi	r22, 0x09	; 9
    1806:	85 e0       	ldi	r24, 0x05	; 5
    1808:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("-12V:");
    180c:	8f e6       	ldi	r24, 0x6F	; 111
    180e:	91 e0       	ldi	r25, 0x01	; 1
    1810:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				GLCD_TextGoTo(12 + PosunX, T6963_CURSOR_8_LINE + PosunY);
    1814:	69 e0       	ldi	r22, 0x09	; 9
    1816:	81 e1       	ldi	r24, 0x11	; 17
    1818:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// -12V - 2,01V
				memset(Vystup, 0, 12);
				Convert = (adc_read(3) * -12.93f / 1000.0f);
    181c:	b5 01       	movw	r22, r10
    181e:	80 e0       	ldi	r24, 0x00	; 0
    1820:	90 e0       	ldi	r25, 0x00	; 0
    1822:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    1826:	28 e4       	ldi	r18, 0x48	; 72
    1828:	31 ee       	ldi	r19, 0xE1	; 225
    182a:	4e e4       	ldi	r20, 0x4E	; 78
    182c:	51 ec       	ldi	r21, 0xC1	; 193
    182e:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    1832:	20 e0       	ldi	r18, 0x00	; 0
    1834:	30 e0       	ldi	r19, 0x00	; 0
    1836:	4a e7       	ldi	r20, 0x7A	; 122
    1838:	54 e4       	ldi	r21, 0x44	; 68
    183a:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_8_LINE + PosunY);
				GLCD_WriteString("-12V:");
				GLCD_TextGoTo(12 + PosunX, T6963_CURSOR_8_LINE + PosunY);
				sprintf(Vystup,"%+6.2fV", Convert);
    183e:	9f 93       	push	r25
    1840:	8f 93       	push	r24
    1842:	7f 93       	push	r23
    1844:	6f 93       	push	r22
    1846:	ff 92       	push	r15
    1848:	ef 92       	push	r14
    184a:	1f 93       	push	r17
    184c:	0f 93       	push	r16
    184e:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    1852:	c8 01       	movw	r24, r16
    1854:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>

				// +24V - BP
				memset(Vystup, 0, 12);
    1858:	f8 01       	movw	r30, r16
    185a:	2c 2d       	mov	r18, r12
    185c:	11 92       	st	Z+, r1
    185e:	2a 95       	dec	r18
    1860:	e9 f7       	brne	.-6      	; 0x185c <main+0x2cc>
				Convert = (adc_read(1) * 31.52f / 1000.0f);
    1862:	81 e0       	ldi	r24, 0x01	; 1
    1864:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    1868:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_9_LINE + PosunY);
    186a:	6a e0       	ldi	r22, 0x0A	; 10
    186c:	85 e0       	ldi	r24, 0x05	; 5
    186e:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("+24V-BP:    ");
    1872:	85 e7       	ldi	r24, 0x75	; 117
    1874:	91 e0       	ldi	r25, 0x01	; 1
    1876:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);

				// +24V - BP
				memset(Vystup, 0, 12);
				Convert = (adc_read(1) * 31.52f / 1000.0f);
    187a:	b5 01       	movw	r22, r10
    187c:	80 e0       	ldi	r24, 0x00	; 0
    187e:	90 e0       	ldi	r25, 0x00	; 0
    1880:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    1884:	26 ef       	ldi	r18, 0xF6	; 246
    1886:	38 e2       	ldi	r19, 0x28	; 40
    1888:	4c ef       	ldi	r20, 0xFC	; 252
    188a:	51 e4       	ldi	r21, 0x41	; 65
    188c:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    1890:	20 e0       	ldi	r18, 0x00	; 0
    1892:	30 e0       	ldi	r19, 0x00	; 0
    1894:	4a e7       	ldi	r20, 0x7A	; 122
    1896:	54 e4       	ldi	r21, 0x44	; 68
    1898:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_9_LINE + PosunY);
				GLCD_WriteString("+24V-BP:    ");
				sprintf(Vystup,"%+6.2fV", Convert);
    189c:	9f 93       	push	r25
    189e:	8f 93       	push	r24
    18a0:	7f 93       	push	r23
    18a2:	6f 93       	push	r22
    18a4:	ff 92       	push	r15
    18a6:	ef 92       	push	r14
    18a8:	1f 93       	push	r17
    18aa:	0f 93       	push	r16
    18ac:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    18b0:	0f b6       	in	r0, 0x3f	; 63
    18b2:	f8 94       	cli
    18b4:	de bf       	out	0x3e, r29	; 62
    18b6:	0f be       	out	0x3f, r0	; 63
    18b8:	cd bf       	out	0x3d, r28	; 61
    18ba:	c8 01       	movw	r24, r16
    18bc:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				
				// +24V - RJ
				memset(Vystup, 0, 12);
    18c0:	f8 01       	movw	r30, r16
    18c2:	2c 2d       	mov	r18, r12
    18c4:	11 92       	st	Z+, r1
    18c6:	2a 95       	dec	r18
    18c8:	e9 f7       	brne	.-6      	; 0x18c4 <main+0x334>
				Convert = (adc_read(0) * 31.52f / 1000.0f);
    18ca:	80 e0       	ldi	r24, 0x00	; 0
    18cc:	0e 94 f8 00 	call	0x1f0	; 0x1f0 <adc_read>
    18d0:	5c 01       	movw	r10, r24
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_10_LINE + PosunY);
    18d2:	6b e0       	ldi	r22, 0x0B	; 11
    18d4:	85 e0       	ldi	r24, 0x05	; 5
    18d6:	0e 94 51 02 	call	0x4a2	; 0x4a2 <GLCD_TextGoTo>
				GLCD_WriteString("+24V-RJ:    ");
    18da:	82 e8       	ldi	r24, 0x82	; 130
    18dc:	91 e0       	ldi	r25, 0x01	; 1
    18de:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
				sprintf(Vystup,"%+6.2fV", Convert);
				GLCD_WriteString(Vystup);
				
				// +24V - RJ
				memset(Vystup, 0, 12);
				Convert = (adc_read(0) * 31.52f / 1000.0f);
    18e2:	b5 01       	movw	r22, r10
    18e4:	80 e0       	ldi	r24, 0x00	; 0
    18e6:	90 e0       	ldi	r25, 0x00	; 0
    18e8:	0e 94 08 0d 	call	0x1a10	; 0x1a10 <__floatunsisf>
    18ec:	26 ef       	ldi	r18, 0xF6	; 246
    18ee:	38 e2       	ldi	r19, 0x28	; 40
    18f0:	4c ef       	ldi	r20, 0xFC	; 252
    18f2:	51 e4       	ldi	r21, 0x41	; 65
    18f4:	0e 94 9b 0d 	call	0x1b36	; 0x1b36 <__mulsf3>
    18f8:	20 e0       	ldi	r18, 0x00	; 0
    18fa:	30 e0       	ldi	r19, 0x00	; 0
    18fc:	4a e7       	ldi	r20, 0x7A	; 122
    18fe:	54 e4       	ldi	r21, 0x44	; 68
    1900:	0e 94 96 0c 	call	0x192c	; 0x192c <__divsf3>
				GLCD_TextGoTo(0 + PosunX, T6963_CURSOR_10_LINE + PosunY);
				GLCD_WriteString("+24V-RJ:    ");
				sprintf(Vystup,"%+6.2fV", Convert);
    1904:	9f 93       	push	r25
    1906:	8f 93       	push	r24
    1908:	7f 93       	push	r23
    190a:	6f 93       	push	r22
    190c:	ff 92       	push	r15
    190e:	ef 92       	push	r14
    1910:	1f 93       	push	r17
    1912:	0f 93       	push	r16
    1914:	0e 94 0b 13 	call	0x2616	; 0x2616 <sprintf>
				GLCD_WriteString(Vystup);
    1918:	c8 01       	movw	r24, r16
    191a:	0e 94 96 02 	call	0x52c	; 0x52c <GLCD_WriteString>
    191e:	0f b6       	in	r0, 0x3f	; 63
    1920:	f8 94       	cli
    1922:	de bf       	out	0x3e, r29	; 62
    1924:	0f be       	out	0x3f, r0	; 63
    1926:	cd bf       	out	0x3d, r28	; 61
// 					 GLCD_TextGoTo(10, T6963_CURSOR_5_LINE);// set text coordinates
// 					GLCD_WriteString("N.C.   ");
//  				}
				
				
				MereniADC = 0;
    1928:	d1 2c       	mov	r13, r1
    192a:	54 ce       	rjmp	.-856    	; 0x15d4 <main+0x44>

0000192c <__divsf3>:
    192c:	0e 94 aa 0c 	call	0x1954	; 0x1954 <__divsf3x>
    1930:	0c 94 5c 0d 	jmp	0x1ab8	; 0x1ab8 <__fp_round>
    1934:	0e 94 55 0d 	call	0x1aaa	; 0x1aaa <__fp_pscB>
    1938:	58 f0       	brcs	.+22     	; 0x1950 <__divsf3+0x24>
    193a:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <__fp_pscA>
    193e:	40 f0       	brcs	.+16     	; 0x1950 <__divsf3+0x24>
    1940:	29 f4       	brne	.+10     	; 0x194c <__divsf3+0x20>
    1942:	5f 3f       	cpi	r21, 0xFF	; 255
    1944:	29 f0       	breq	.+10     	; 0x1950 <__divsf3+0x24>
    1946:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <__fp_inf>
    194a:	51 11       	cpse	r21, r1
    194c:	0c 94 90 0d 	jmp	0x1b20	; 0x1b20 <__fp_szero>
    1950:	0c 94 4b 0d 	jmp	0x1a96	; 0x1a96 <__fp_nan>

00001954 <__divsf3x>:
    1954:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__fp_split3>
    1958:	68 f3       	brcs	.-38     	; 0x1934 <__divsf3+0x8>

0000195a <__divsf3_pse>:
    195a:	99 23       	and	r25, r25
    195c:	b1 f3       	breq	.-20     	; 0x194a <__divsf3+0x1e>
    195e:	55 23       	and	r21, r21
    1960:	91 f3       	breq	.-28     	; 0x1946 <__divsf3+0x1a>
    1962:	95 1b       	sub	r25, r21
    1964:	55 0b       	sbc	r21, r21
    1966:	bb 27       	eor	r27, r27
    1968:	aa 27       	eor	r26, r26
    196a:	62 17       	cp	r22, r18
    196c:	73 07       	cpc	r23, r19
    196e:	84 07       	cpc	r24, r20
    1970:	38 f0       	brcs	.+14     	; 0x1980 <__divsf3_pse+0x26>
    1972:	9f 5f       	subi	r25, 0xFF	; 255
    1974:	5f 4f       	sbci	r21, 0xFF	; 255
    1976:	22 0f       	add	r18, r18
    1978:	33 1f       	adc	r19, r19
    197a:	44 1f       	adc	r20, r20
    197c:	aa 1f       	adc	r26, r26
    197e:	a9 f3       	breq	.-22     	; 0x196a <__divsf3_pse+0x10>
    1980:	35 d0       	rcall	.+106    	; 0x19ec <__divsf3_pse+0x92>
    1982:	0e 2e       	mov	r0, r30
    1984:	3a f0       	brmi	.+14     	; 0x1994 <__divsf3_pse+0x3a>
    1986:	e0 e8       	ldi	r30, 0x80	; 128
    1988:	32 d0       	rcall	.+100    	; 0x19ee <__divsf3_pse+0x94>
    198a:	91 50       	subi	r25, 0x01	; 1
    198c:	50 40       	sbci	r21, 0x00	; 0
    198e:	e6 95       	lsr	r30
    1990:	00 1c       	adc	r0, r0
    1992:	ca f7       	brpl	.-14     	; 0x1986 <__divsf3_pse+0x2c>
    1994:	2b d0       	rcall	.+86     	; 0x19ec <__divsf3_pse+0x92>
    1996:	fe 2f       	mov	r31, r30
    1998:	29 d0       	rcall	.+82     	; 0x19ec <__divsf3_pse+0x92>
    199a:	66 0f       	add	r22, r22
    199c:	77 1f       	adc	r23, r23
    199e:	88 1f       	adc	r24, r24
    19a0:	bb 1f       	adc	r27, r27
    19a2:	26 17       	cp	r18, r22
    19a4:	37 07       	cpc	r19, r23
    19a6:	48 07       	cpc	r20, r24
    19a8:	ab 07       	cpc	r26, r27
    19aa:	b0 e8       	ldi	r27, 0x80	; 128
    19ac:	09 f0       	breq	.+2      	; 0x19b0 <__divsf3_pse+0x56>
    19ae:	bb 0b       	sbc	r27, r27
    19b0:	80 2d       	mov	r24, r0
    19b2:	bf 01       	movw	r22, r30
    19b4:	ff 27       	eor	r31, r31
    19b6:	93 58       	subi	r25, 0x83	; 131
    19b8:	5f 4f       	sbci	r21, 0xFF	; 255
    19ba:	3a f0       	brmi	.+14     	; 0x19ca <__divsf3_pse+0x70>
    19bc:	9e 3f       	cpi	r25, 0xFE	; 254
    19be:	51 05       	cpc	r21, r1
    19c0:	78 f0       	brcs	.+30     	; 0x19e0 <__divsf3_pse+0x86>
    19c2:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <__fp_inf>
    19c6:	0c 94 90 0d 	jmp	0x1b20	; 0x1b20 <__fp_szero>
    19ca:	5f 3f       	cpi	r21, 0xFF	; 255
    19cc:	e4 f3       	brlt	.-8      	; 0x19c6 <__divsf3_pse+0x6c>
    19ce:	98 3e       	cpi	r25, 0xE8	; 232
    19d0:	d4 f3       	brlt	.-12     	; 0x19c6 <__divsf3_pse+0x6c>
    19d2:	86 95       	lsr	r24
    19d4:	77 95       	ror	r23
    19d6:	67 95       	ror	r22
    19d8:	b7 95       	ror	r27
    19da:	f7 95       	ror	r31
    19dc:	9f 5f       	subi	r25, 0xFF	; 255
    19de:	c9 f7       	brne	.-14     	; 0x19d2 <__divsf3_pse+0x78>
    19e0:	88 0f       	add	r24, r24
    19e2:	91 1d       	adc	r25, r1
    19e4:	96 95       	lsr	r25
    19e6:	87 95       	ror	r24
    19e8:	97 f9       	bld	r25, 7
    19ea:	08 95       	ret
    19ec:	e1 e0       	ldi	r30, 0x01	; 1
    19ee:	66 0f       	add	r22, r22
    19f0:	77 1f       	adc	r23, r23
    19f2:	88 1f       	adc	r24, r24
    19f4:	bb 1f       	adc	r27, r27
    19f6:	62 17       	cp	r22, r18
    19f8:	73 07       	cpc	r23, r19
    19fa:	84 07       	cpc	r24, r20
    19fc:	ba 07       	cpc	r27, r26
    19fe:	20 f0       	brcs	.+8      	; 0x1a08 <__divsf3_pse+0xae>
    1a00:	62 1b       	sub	r22, r18
    1a02:	73 0b       	sbc	r23, r19
    1a04:	84 0b       	sbc	r24, r20
    1a06:	ba 0b       	sbc	r27, r26
    1a08:	ee 1f       	adc	r30, r30
    1a0a:	88 f7       	brcc	.-30     	; 0x19ee <__divsf3_pse+0x94>
    1a0c:	e0 95       	com	r30
    1a0e:	08 95       	ret

00001a10 <__floatunsisf>:
    1a10:	e8 94       	clt
    1a12:	09 c0       	rjmp	.+18     	; 0x1a26 <__floatsisf+0x12>

00001a14 <__floatsisf>:
    1a14:	97 fb       	bst	r25, 7
    1a16:	3e f4       	brtc	.+14     	; 0x1a26 <__floatsisf+0x12>
    1a18:	90 95       	com	r25
    1a1a:	80 95       	com	r24
    1a1c:	70 95       	com	r23
    1a1e:	61 95       	neg	r22
    1a20:	7f 4f       	sbci	r23, 0xFF	; 255
    1a22:	8f 4f       	sbci	r24, 0xFF	; 255
    1a24:	9f 4f       	sbci	r25, 0xFF	; 255
    1a26:	99 23       	and	r25, r25
    1a28:	a9 f0       	breq	.+42     	; 0x1a54 <__floatsisf+0x40>
    1a2a:	f9 2f       	mov	r31, r25
    1a2c:	96 e9       	ldi	r25, 0x96	; 150
    1a2e:	bb 27       	eor	r27, r27
    1a30:	93 95       	inc	r25
    1a32:	f6 95       	lsr	r31
    1a34:	87 95       	ror	r24
    1a36:	77 95       	ror	r23
    1a38:	67 95       	ror	r22
    1a3a:	b7 95       	ror	r27
    1a3c:	f1 11       	cpse	r31, r1
    1a3e:	f8 cf       	rjmp	.-16     	; 0x1a30 <__floatsisf+0x1c>
    1a40:	fa f4       	brpl	.+62     	; 0x1a80 <__floatsisf+0x6c>
    1a42:	bb 0f       	add	r27, r27
    1a44:	11 f4       	brne	.+4      	; 0x1a4a <__floatsisf+0x36>
    1a46:	60 ff       	sbrs	r22, 0
    1a48:	1b c0       	rjmp	.+54     	; 0x1a80 <__floatsisf+0x6c>
    1a4a:	6f 5f       	subi	r22, 0xFF	; 255
    1a4c:	7f 4f       	sbci	r23, 0xFF	; 255
    1a4e:	8f 4f       	sbci	r24, 0xFF	; 255
    1a50:	9f 4f       	sbci	r25, 0xFF	; 255
    1a52:	16 c0       	rjmp	.+44     	; 0x1a80 <__floatsisf+0x6c>
    1a54:	88 23       	and	r24, r24
    1a56:	11 f0       	breq	.+4      	; 0x1a5c <__floatsisf+0x48>
    1a58:	96 e9       	ldi	r25, 0x96	; 150
    1a5a:	11 c0       	rjmp	.+34     	; 0x1a7e <__floatsisf+0x6a>
    1a5c:	77 23       	and	r23, r23
    1a5e:	21 f0       	breq	.+8      	; 0x1a68 <__floatsisf+0x54>
    1a60:	9e e8       	ldi	r25, 0x8E	; 142
    1a62:	87 2f       	mov	r24, r23
    1a64:	76 2f       	mov	r23, r22
    1a66:	05 c0       	rjmp	.+10     	; 0x1a72 <__floatsisf+0x5e>
    1a68:	66 23       	and	r22, r22
    1a6a:	71 f0       	breq	.+28     	; 0x1a88 <__floatsisf+0x74>
    1a6c:	96 e8       	ldi	r25, 0x86	; 134
    1a6e:	86 2f       	mov	r24, r22
    1a70:	70 e0       	ldi	r23, 0x00	; 0
    1a72:	60 e0       	ldi	r22, 0x00	; 0
    1a74:	2a f0       	brmi	.+10     	; 0x1a80 <__floatsisf+0x6c>
    1a76:	9a 95       	dec	r25
    1a78:	66 0f       	add	r22, r22
    1a7a:	77 1f       	adc	r23, r23
    1a7c:	88 1f       	adc	r24, r24
    1a7e:	da f7       	brpl	.-10     	; 0x1a76 <__floatsisf+0x62>
    1a80:	88 0f       	add	r24, r24
    1a82:	96 95       	lsr	r25
    1a84:	87 95       	ror	r24
    1a86:	97 f9       	bld	r25, 7
    1a88:	08 95       	ret

00001a8a <__fp_inf>:
    1a8a:	97 f9       	bld	r25, 7
    1a8c:	9f 67       	ori	r25, 0x7F	; 127
    1a8e:	80 e8       	ldi	r24, 0x80	; 128
    1a90:	70 e0       	ldi	r23, 0x00	; 0
    1a92:	60 e0       	ldi	r22, 0x00	; 0
    1a94:	08 95       	ret

00001a96 <__fp_nan>:
    1a96:	9f ef       	ldi	r25, 0xFF	; 255
    1a98:	80 ec       	ldi	r24, 0xC0	; 192
    1a9a:	08 95       	ret

00001a9c <__fp_pscA>:
    1a9c:	00 24       	eor	r0, r0
    1a9e:	0a 94       	dec	r0
    1aa0:	16 16       	cp	r1, r22
    1aa2:	17 06       	cpc	r1, r23
    1aa4:	18 06       	cpc	r1, r24
    1aa6:	09 06       	cpc	r0, r25
    1aa8:	08 95       	ret

00001aaa <__fp_pscB>:
    1aaa:	00 24       	eor	r0, r0
    1aac:	0a 94       	dec	r0
    1aae:	12 16       	cp	r1, r18
    1ab0:	13 06       	cpc	r1, r19
    1ab2:	14 06       	cpc	r1, r20
    1ab4:	05 06       	cpc	r0, r21
    1ab6:	08 95       	ret

00001ab8 <__fp_round>:
    1ab8:	09 2e       	mov	r0, r25
    1aba:	03 94       	inc	r0
    1abc:	00 0c       	add	r0, r0
    1abe:	11 f4       	brne	.+4      	; 0x1ac4 <__fp_round+0xc>
    1ac0:	88 23       	and	r24, r24
    1ac2:	52 f0       	brmi	.+20     	; 0x1ad8 <__fp_round+0x20>
    1ac4:	bb 0f       	add	r27, r27
    1ac6:	40 f4       	brcc	.+16     	; 0x1ad8 <__fp_round+0x20>
    1ac8:	bf 2b       	or	r27, r31
    1aca:	11 f4       	brne	.+4      	; 0x1ad0 <__fp_round+0x18>
    1acc:	60 ff       	sbrs	r22, 0
    1ace:	04 c0       	rjmp	.+8      	; 0x1ad8 <__fp_round+0x20>
    1ad0:	6f 5f       	subi	r22, 0xFF	; 255
    1ad2:	7f 4f       	sbci	r23, 0xFF	; 255
    1ad4:	8f 4f       	sbci	r24, 0xFF	; 255
    1ad6:	9f 4f       	sbci	r25, 0xFF	; 255
    1ad8:	08 95       	ret

00001ada <__fp_split3>:
    1ada:	57 fd       	sbrc	r21, 7
    1adc:	90 58       	subi	r25, 0x80	; 128
    1ade:	44 0f       	add	r20, r20
    1ae0:	55 1f       	adc	r21, r21
    1ae2:	59 f0       	breq	.+22     	; 0x1afa <__fp_splitA+0x10>
    1ae4:	5f 3f       	cpi	r21, 0xFF	; 255
    1ae6:	71 f0       	breq	.+28     	; 0x1b04 <__fp_splitA+0x1a>
    1ae8:	47 95       	ror	r20

00001aea <__fp_splitA>:
    1aea:	88 0f       	add	r24, r24
    1aec:	97 fb       	bst	r25, 7
    1aee:	99 1f       	adc	r25, r25
    1af0:	61 f0       	breq	.+24     	; 0x1b0a <__fp_splitA+0x20>
    1af2:	9f 3f       	cpi	r25, 0xFF	; 255
    1af4:	79 f0       	breq	.+30     	; 0x1b14 <__fp_splitA+0x2a>
    1af6:	87 95       	ror	r24
    1af8:	08 95       	ret
    1afa:	12 16       	cp	r1, r18
    1afc:	13 06       	cpc	r1, r19
    1afe:	14 06       	cpc	r1, r20
    1b00:	55 1f       	adc	r21, r21
    1b02:	f2 cf       	rjmp	.-28     	; 0x1ae8 <__fp_split3+0xe>
    1b04:	46 95       	lsr	r20
    1b06:	f1 df       	rcall	.-30     	; 0x1aea <__fp_splitA>
    1b08:	08 c0       	rjmp	.+16     	; 0x1b1a <__fp_splitA+0x30>
    1b0a:	16 16       	cp	r1, r22
    1b0c:	17 06       	cpc	r1, r23
    1b0e:	18 06       	cpc	r1, r24
    1b10:	99 1f       	adc	r25, r25
    1b12:	f1 cf       	rjmp	.-30     	; 0x1af6 <__fp_splitA+0xc>
    1b14:	86 95       	lsr	r24
    1b16:	71 05       	cpc	r23, r1
    1b18:	61 05       	cpc	r22, r1
    1b1a:	08 94       	sec
    1b1c:	08 95       	ret

00001b1e <__fp_zero>:
    1b1e:	e8 94       	clt

00001b20 <__fp_szero>:
    1b20:	bb 27       	eor	r27, r27
    1b22:	66 27       	eor	r22, r22
    1b24:	77 27       	eor	r23, r23
    1b26:	cb 01       	movw	r24, r22
    1b28:	97 f9       	bld	r25, 7
    1b2a:	08 95       	ret

00001b2c <__gesf2>:
    1b2c:	0e 94 08 0e 	call	0x1c10	; 0x1c10 <__fp_cmp>
    1b30:	08 f4       	brcc	.+2      	; 0x1b34 <__gesf2+0x8>
    1b32:	8f ef       	ldi	r24, 0xFF	; 255
    1b34:	08 95       	ret

00001b36 <__mulsf3>:
    1b36:	0e 94 ae 0d 	call	0x1b5c	; 0x1b5c <__mulsf3x>
    1b3a:	0c 94 5c 0d 	jmp	0x1ab8	; 0x1ab8 <__fp_round>
    1b3e:	0e 94 4e 0d 	call	0x1a9c	; 0x1a9c <__fp_pscA>
    1b42:	38 f0       	brcs	.+14     	; 0x1b52 <__mulsf3+0x1c>
    1b44:	0e 94 55 0d 	call	0x1aaa	; 0x1aaa <__fp_pscB>
    1b48:	20 f0       	brcs	.+8      	; 0x1b52 <__mulsf3+0x1c>
    1b4a:	95 23       	and	r25, r21
    1b4c:	11 f0       	breq	.+4      	; 0x1b52 <__mulsf3+0x1c>
    1b4e:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <__fp_inf>
    1b52:	0c 94 4b 0d 	jmp	0x1a96	; 0x1a96 <__fp_nan>
    1b56:	11 24       	eor	r1, r1
    1b58:	0c 94 90 0d 	jmp	0x1b20	; 0x1b20 <__fp_szero>

00001b5c <__mulsf3x>:
    1b5c:	0e 94 6d 0d 	call	0x1ada	; 0x1ada <__fp_split3>
    1b60:	70 f3       	brcs	.-36     	; 0x1b3e <__mulsf3+0x8>

00001b62 <__mulsf3_pse>:
    1b62:	95 9f       	mul	r25, r21
    1b64:	c1 f3       	breq	.-16     	; 0x1b56 <__mulsf3+0x20>
    1b66:	95 0f       	add	r25, r21
    1b68:	50 e0       	ldi	r21, 0x00	; 0
    1b6a:	55 1f       	adc	r21, r21
    1b6c:	62 9f       	mul	r22, r18
    1b6e:	f0 01       	movw	r30, r0
    1b70:	72 9f       	mul	r23, r18
    1b72:	bb 27       	eor	r27, r27
    1b74:	f0 0d       	add	r31, r0
    1b76:	b1 1d       	adc	r27, r1
    1b78:	63 9f       	mul	r22, r19
    1b7a:	aa 27       	eor	r26, r26
    1b7c:	f0 0d       	add	r31, r0
    1b7e:	b1 1d       	adc	r27, r1
    1b80:	aa 1f       	adc	r26, r26
    1b82:	64 9f       	mul	r22, r20
    1b84:	66 27       	eor	r22, r22
    1b86:	b0 0d       	add	r27, r0
    1b88:	a1 1d       	adc	r26, r1
    1b8a:	66 1f       	adc	r22, r22
    1b8c:	82 9f       	mul	r24, r18
    1b8e:	22 27       	eor	r18, r18
    1b90:	b0 0d       	add	r27, r0
    1b92:	a1 1d       	adc	r26, r1
    1b94:	62 1f       	adc	r22, r18
    1b96:	73 9f       	mul	r23, r19
    1b98:	b0 0d       	add	r27, r0
    1b9a:	a1 1d       	adc	r26, r1
    1b9c:	62 1f       	adc	r22, r18
    1b9e:	83 9f       	mul	r24, r19
    1ba0:	a0 0d       	add	r26, r0
    1ba2:	61 1d       	adc	r22, r1
    1ba4:	22 1f       	adc	r18, r18
    1ba6:	74 9f       	mul	r23, r20
    1ba8:	33 27       	eor	r19, r19
    1baa:	a0 0d       	add	r26, r0
    1bac:	61 1d       	adc	r22, r1
    1bae:	23 1f       	adc	r18, r19
    1bb0:	84 9f       	mul	r24, r20
    1bb2:	60 0d       	add	r22, r0
    1bb4:	21 1d       	adc	r18, r1
    1bb6:	82 2f       	mov	r24, r18
    1bb8:	76 2f       	mov	r23, r22
    1bba:	6a 2f       	mov	r22, r26
    1bbc:	11 24       	eor	r1, r1
    1bbe:	9f 57       	subi	r25, 0x7F	; 127
    1bc0:	50 40       	sbci	r21, 0x00	; 0
    1bc2:	9a f0       	brmi	.+38     	; 0x1bea <__mulsf3_pse+0x88>
    1bc4:	f1 f0       	breq	.+60     	; 0x1c02 <__mulsf3_pse+0xa0>
    1bc6:	88 23       	and	r24, r24
    1bc8:	4a f0       	brmi	.+18     	; 0x1bdc <__mulsf3_pse+0x7a>
    1bca:	ee 0f       	add	r30, r30
    1bcc:	ff 1f       	adc	r31, r31
    1bce:	bb 1f       	adc	r27, r27
    1bd0:	66 1f       	adc	r22, r22
    1bd2:	77 1f       	adc	r23, r23
    1bd4:	88 1f       	adc	r24, r24
    1bd6:	91 50       	subi	r25, 0x01	; 1
    1bd8:	50 40       	sbci	r21, 0x00	; 0
    1bda:	a9 f7       	brne	.-22     	; 0x1bc6 <__mulsf3_pse+0x64>
    1bdc:	9e 3f       	cpi	r25, 0xFE	; 254
    1bde:	51 05       	cpc	r21, r1
    1be0:	80 f0       	brcs	.+32     	; 0x1c02 <__mulsf3_pse+0xa0>
    1be2:	0c 94 45 0d 	jmp	0x1a8a	; 0x1a8a <__fp_inf>
    1be6:	0c 94 90 0d 	jmp	0x1b20	; 0x1b20 <__fp_szero>
    1bea:	5f 3f       	cpi	r21, 0xFF	; 255
    1bec:	e4 f3       	brlt	.-8      	; 0x1be6 <__mulsf3_pse+0x84>
    1bee:	98 3e       	cpi	r25, 0xE8	; 232
    1bf0:	d4 f3       	brlt	.-12     	; 0x1be6 <__mulsf3_pse+0x84>
    1bf2:	86 95       	lsr	r24
    1bf4:	77 95       	ror	r23
    1bf6:	67 95       	ror	r22
    1bf8:	b7 95       	ror	r27
    1bfa:	f7 95       	ror	r31
    1bfc:	e7 95       	ror	r30
    1bfe:	9f 5f       	subi	r25, 0xFF	; 255
    1c00:	c1 f7       	brne	.-16     	; 0x1bf2 <__mulsf3_pse+0x90>
    1c02:	fe 2b       	or	r31, r30
    1c04:	88 0f       	add	r24, r24
    1c06:	91 1d       	adc	r25, r1
    1c08:	96 95       	lsr	r25
    1c0a:	87 95       	ror	r24
    1c0c:	97 f9       	bld	r25, 7
    1c0e:	08 95       	ret

00001c10 <__fp_cmp>:
    1c10:	99 0f       	add	r25, r25
    1c12:	00 08       	sbc	r0, r0
    1c14:	55 0f       	add	r21, r21
    1c16:	aa 0b       	sbc	r26, r26
    1c18:	e0 e8       	ldi	r30, 0x80	; 128
    1c1a:	fe ef       	ldi	r31, 0xFE	; 254
    1c1c:	16 16       	cp	r1, r22
    1c1e:	17 06       	cpc	r1, r23
    1c20:	e8 07       	cpc	r30, r24
    1c22:	f9 07       	cpc	r31, r25
    1c24:	c0 f0       	brcs	.+48     	; 0x1c56 <__fp_cmp+0x46>
    1c26:	12 16       	cp	r1, r18
    1c28:	13 06       	cpc	r1, r19
    1c2a:	e4 07       	cpc	r30, r20
    1c2c:	f5 07       	cpc	r31, r21
    1c2e:	98 f0       	brcs	.+38     	; 0x1c56 <__fp_cmp+0x46>
    1c30:	62 1b       	sub	r22, r18
    1c32:	73 0b       	sbc	r23, r19
    1c34:	84 0b       	sbc	r24, r20
    1c36:	95 0b       	sbc	r25, r21
    1c38:	39 f4       	brne	.+14     	; 0x1c48 <__fp_cmp+0x38>
    1c3a:	0a 26       	eor	r0, r26
    1c3c:	61 f0       	breq	.+24     	; 0x1c56 <__fp_cmp+0x46>
    1c3e:	23 2b       	or	r18, r19
    1c40:	24 2b       	or	r18, r20
    1c42:	25 2b       	or	r18, r21
    1c44:	21 f4       	brne	.+8      	; 0x1c4e <__fp_cmp+0x3e>
    1c46:	08 95       	ret
    1c48:	0a 26       	eor	r0, r26
    1c4a:	09 f4       	brne	.+2      	; 0x1c4e <__fp_cmp+0x3e>
    1c4c:	a1 40       	sbci	r26, 0x01	; 1
    1c4e:	a6 95       	lsr	r26
    1c50:	8f ef       	ldi	r24, 0xFF	; 255
    1c52:	81 1d       	adc	r24, r1
    1c54:	81 1d       	adc	r24, r1
    1c56:	08 95       	ret

00001c58 <vfprintf>:
    1c58:	a3 e1       	ldi	r26, 0x13	; 19
    1c5a:	b0 e0       	ldi	r27, 0x00	; 0
    1c5c:	e2 e3       	ldi	r30, 0x32	; 50
    1c5e:	fe e0       	ldi	r31, 0x0E	; 14
    1c60:	0c 94 ae 11 	jmp	0x235c	; 0x235c <__prologue_saves__>
    1c64:	6c 01       	movw	r12, r24
    1c66:	4b 01       	movw	r8, r22
    1c68:	2a 01       	movw	r4, r20
    1c6a:	fc 01       	movw	r30, r24
    1c6c:	17 82       	std	Z+7, r1	; 0x07
    1c6e:	16 82       	std	Z+6, r1	; 0x06
    1c70:	83 81       	ldd	r24, Z+3	; 0x03
    1c72:	81 ff       	sbrs	r24, 1
    1c74:	43 c3       	rjmp	.+1670   	; 0x22fc <vfprintf+0x6a4>
    1c76:	ae 01       	movw	r20, r28
    1c78:	4f 5f       	subi	r20, 0xFF	; 255
    1c7a:	5f 4f       	sbci	r21, 0xFF	; 255
    1c7c:	3a 01       	movw	r6, r20
    1c7e:	f6 01       	movw	r30, r12
    1c80:	93 81       	ldd	r25, Z+3	; 0x03
    1c82:	f4 01       	movw	r30, r8
    1c84:	93 fd       	sbrc	r25, 3
    1c86:	85 91       	lpm	r24, Z+
    1c88:	93 ff       	sbrs	r25, 3
    1c8a:	81 91       	ld	r24, Z+
    1c8c:	4f 01       	movw	r8, r30
    1c8e:	88 23       	and	r24, r24
    1c90:	09 f4       	brne	.+2      	; 0x1c94 <vfprintf+0x3c>
    1c92:	30 c3       	rjmp	.+1632   	; 0x22f4 <vfprintf+0x69c>
    1c94:	85 32       	cpi	r24, 0x25	; 37
    1c96:	39 f4       	brne	.+14     	; 0x1ca6 <vfprintf+0x4e>
    1c98:	93 fd       	sbrc	r25, 3
    1c9a:	85 91       	lpm	r24, Z+
    1c9c:	93 ff       	sbrs	r25, 3
    1c9e:	81 91       	ld	r24, Z+
    1ca0:	4f 01       	movw	r8, r30
    1ca2:	85 32       	cpi	r24, 0x25	; 37
    1ca4:	39 f4       	brne	.+14     	; 0x1cb4 <vfprintf+0x5c>
    1ca6:	b6 01       	movw	r22, r12
    1ca8:	90 e0       	ldi	r25, 0x00	; 0
    1caa:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1cae:	52 01       	movw	r10, r4
    1cb0:	25 01       	movw	r4, r10
    1cb2:	e5 cf       	rjmp	.-54     	; 0x1c7e <vfprintf+0x26>
    1cb4:	10 e0       	ldi	r17, 0x00	; 0
    1cb6:	f1 2c       	mov	r15, r1
    1cb8:	20 e0       	ldi	r18, 0x00	; 0
    1cba:	20 32       	cpi	r18, 0x20	; 32
    1cbc:	a0 f4       	brcc	.+40     	; 0x1ce6 <vfprintf+0x8e>
    1cbe:	8b 32       	cpi	r24, 0x2B	; 43
    1cc0:	69 f0       	breq	.+26     	; 0x1cdc <vfprintf+0x84>
    1cc2:	30 f4       	brcc	.+12     	; 0x1cd0 <vfprintf+0x78>
    1cc4:	80 32       	cpi	r24, 0x20	; 32
    1cc6:	59 f0       	breq	.+22     	; 0x1cde <vfprintf+0x86>
    1cc8:	83 32       	cpi	r24, 0x23	; 35
    1cca:	69 f4       	brne	.+26     	; 0x1ce6 <vfprintf+0x8e>
    1ccc:	20 61       	ori	r18, 0x10	; 16
    1cce:	2c c0       	rjmp	.+88     	; 0x1d28 <vfprintf+0xd0>
    1cd0:	8d 32       	cpi	r24, 0x2D	; 45
    1cd2:	39 f0       	breq	.+14     	; 0x1ce2 <vfprintf+0x8a>
    1cd4:	80 33       	cpi	r24, 0x30	; 48
    1cd6:	39 f4       	brne	.+14     	; 0x1ce6 <vfprintf+0x8e>
    1cd8:	21 60       	ori	r18, 0x01	; 1
    1cda:	26 c0       	rjmp	.+76     	; 0x1d28 <vfprintf+0xd0>
    1cdc:	22 60       	ori	r18, 0x02	; 2
    1cde:	24 60       	ori	r18, 0x04	; 4
    1ce0:	23 c0       	rjmp	.+70     	; 0x1d28 <vfprintf+0xd0>
    1ce2:	28 60       	ori	r18, 0x08	; 8
    1ce4:	21 c0       	rjmp	.+66     	; 0x1d28 <vfprintf+0xd0>
    1ce6:	27 fd       	sbrc	r18, 7
    1ce8:	27 c0       	rjmp	.+78     	; 0x1d38 <vfprintf+0xe0>
    1cea:	30 ed       	ldi	r19, 0xD0	; 208
    1cec:	38 0f       	add	r19, r24
    1cee:	3a 30       	cpi	r19, 0x0A	; 10
    1cf0:	78 f4       	brcc	.+30     	; 0x1d10 <vfprintf+0xb8>
    1cf2:	26 ff       	sbrs	r18, 6
    1cf4:	06 c0       	rjmp	.+12     	; 0x1d02 <vfprintf+0xaa>
    1cf6:	fa e0       	ldi	r31, 0x0A	; 10
    1cf8:	1f 9f       	mul	r17, r31
    1cfa:	30 0d       	add	r19, r0
    1cfc:	11 24       	eor	r1, r1
    1cfe:	13 2f       	mov	r17, r19
    1d00:	13 c0       	rjmp	.+38     	; 0x1d28 <vfprintf+0xd0>
    1d02:	4a e0       	ldi	r20, 0x0A	; 10
    1d04:	f4 9e       	mul	r15, r20
    1d06:	30 0d       	add	r19, r0
    1d08:	11 24       	eor	r1, r1
    1d0a:	f3 2e       	mov	r15, r19
    1d0c:	20 62       	ori	r18, 0x20	; 32
    1d0e:	0c c0       	rjmp	.+24     	; 0x1d28 <vfprintf+0xd0>
    1d10:	8e 32       	cpi	r24, 0x2E	; 46
    1d12:	21 f4       	brne	.+8      	; 0x1d1c <vfprintf+0xc4>
    1d14:	26 fd       	sbrc	r18, 6
    1d16:	ee c2       	rjmp	.+1500   	; 0x22f4 <vfprintf+0x69c>
    1d18:	20 64       	ori	r18, 0x40	; 64
    1d1a:	06 c0       	rjmp	.+12     	; 0x1d28 <vfprintf+0xd0>
    1d1c:	8c 36       	cpi	r24, 0x6C	; 108
    1d1e:	11 f4       	brne	.+4      	; 0x1d24 <vfprintf+0xcc>
    1d20:	20 68       	ori	r18, 0x80	; 128
    1d22:	02 c0       	rjmp	.+4      	; 0x1d28 <vfprintf+0xd0>
    1d24:	88 36       	cpi	r24, 0x68	; 104
    1d26:	41 f4       	brne	.+16     	; 0x1d38 <vfprintf+0xe0>
    1d28:	f4 01       	movw	r30, r8
    1d2a:	93 fd       	sbrc	r25, 3
    1d2c:	85 91       	lpm	r24, Z+
    1d2e:	93 ff       	sbrs	r25, 3
    1d30:	81 91       	ld	r24, Z+
    1d32:	4f 01       	movw	r8, r30
    1d34:	81 11       	cpse	r24, r1
    1d36:	c1 cf       	rjmp	.-126    	; 0x1cba <vfprintf+0x62>
    1d38:	9b eb       	ldi	r25, 0xBB	; 187
    1d3a:	98 0f       	add	r25, r24
    1d3c:	93 30       	cpi	r25, 0x03	; 3
    1d3e:	18 f4       	brcc	.+6      	; 0x1d46 <vfprintf+0xee>
    1d40:	20 61       	ori	r18, 0x10	; 16
    1d42:	80 5e       	subi	r24, 0xE0	; 224
    1d44:	06 c0       	rjmp	.+12     	; 0x1d52 <vfprintf+0xfa>
    1d46:	9b e9       	ldi	r25, 0x9B	; 155
    1d48:	98 0f       	add	r25, r24
    1d4a:	93 30       	cpi	r25, 0x03	; 3
    1d4c:	08 f0       	brcs	.+2      	; 0x1d50 <vfprintf+0xf8>
    1d4e:	71 c1       	rjmp	.+738    	; 0x2032 <vfprintf+0x3da>
    1d50:	2f 7e       	andi	r18, 0xEF	; 239
    1d52:	26 ff       	sbrs	r18, 6
    1d54:	16 e0       	ldi	r17, 0x06	; 6
    1d56:	2f 73       	andi	r18, 0x3F	; 63
    1d58:	32 2e       	mov	r3, r18
    1d5a:	85 36       	cpi	r24, 0x65	; 101
    1d5c:	19 f4       	brne	.+6      	; 0x1d64 <vfprintf+0x10c>
    1d5e:	20 64       	ori	r18, 0x40	; 64
    1d60:	32 2e       	mov	r3, r18
    1d62:	08 c0       	rjmp	.+16     	; 0x1d74 <vfprintf+0x11c>
    1d64:	86 36       	cpi	r24, 0x66	; 102
    1d66:	21 f4       	brne	.+8      	; 0x1d70 <vfprintf+0x118>
    1d68:	f2 2f       	mov	r31, r18
    1d6a:	f0 68       	ori	r31, 0x80	; 128
    1d6c:	3f 2e       	mov	r3, r31
    1d6e:	02 c0       	rjmp	.+4      	; 0x1d74 <vfprintf+0x11c>
    1d70:	11 11       	cpse	r17, r1
    1d72:	11 50       	subi	r17, 0x01	; 1
    1d74:	37 fe       	sbrs	r3, 7
    1d76:	07 c0       	rjmp	.+14     	; 0x1d86 <vfprintf+0x12e>
    1d78:	1c 33       	cpi	r17, 0x3C	; 60
    1d7a:	50 f4       	brcc	.+20     	; 0x1d90 <vfprintf+0x138>
    1d7c:	ee 24       	eor	r14, r14
    1d7e:	e3 94       	inc	r14
    1d80:	e1 0e       	add	r14, r17
    1d82:	27 e0       	ldi	r18, 0x07	; 7
    1d84:	0b c0       	rjmp	.+22     	; 0x1d9c <vfprintf+0x144>
    1d86:	18 30       	cpi	r17, 0x08	; 8
    1d88:	38 f0       	brcs	.+14     	; 0x1d98 <vfprintf+0x140>
    1d8a:	27 e0       	ldi	r18, 0x07	; 7
    1d8c:	17 e0       	ldi	r17, 0x07	; 7
    1d8e:	05 c0       	rjmp	.+10     	; 0x1d9a <vfprintf+0x142>
    1d90:	27 e0       	ldi	r18, 0x07	; 7
    1d92:	4c e3       	ldi	r20, 0x3C	; 60
    1d94:	e4 2e       	mov	r14, r20
    1d96:	02 c0       	rjmp	.+4      	; 0x1d9c <vfprintf+0x144>
    1d98:	21 2f       	mov	r18, r17
    1d9a:	e1 2c       	mov	r14, r1
    1d9c:	52 01       	movw	r10, r4
    1d9e:	44 e0       	ldi	r20, 0x04	; 4
    1da0:	a4 0e       	add	r10, r20
    1da2:	b1 1c       	adc	r11, r1
    1da4:	f2 01       	movw	r30, r4
    1da6:	60 81       	ld	r22, Z
    1da8:	71 81       	ldd	r23, Z+1	; 0x01
    1daa:	82 81       	ldd	r24, Z+2	; 0x02
    1dac:	93 81       	ldd	r25, Z+3	; 0x03
    1dae:	0e 2d       	mov	r16, r14
    1db0:	a3 01       	movw	r20, r6
    1db2:	0e 94 e5 11 	call	0x23ca	; 0x23ca <__ftoa_engine>
    1db6:	2c 01       	movw	r4, r24
    1db8:	09 81       	ldd	r16, Y+1	; 0x01
    1dba:	00 ff       	sbrs	r16, 0
    1dbc:	02 c0       	rjmp	.+4      	; 0x1dc2 <vfprintf+0x16a>
    1dbe:	03 ff       	sbrs	r16, 3
    1dc0:	07 c0       	rjmp	.+14     	; 0x1dd0 <vfprintf+0x178>
    1dc2:	31 fc       	sbrc	r3, 1
    1dc4:	08 c0       	rjmp	.+16     	; 0x1dd6 <vfprintf+0x17e>
    1dc6:	32 fe       	sbrs	r3, 2
    1dc8:	09 c0       	rjmp	.+18     	; 0x1ddc <vfprintf+0x184>
    1dca:	30 e2       	ldi	r19, 0x20	; 32
    1dcc:	23 2e       	mov	r2, r19
    1dce:	07 c0       	rjmp	.+14     	; 0x1dde <vfprintf+0x186>
    1dd0:	2d e2       	ldi	r18, 0x2D	; 45
    1dd2:	22 2e       	mov	r2, r18
    1dd4:	04 c0       	rjmp	.+8      	; 0x1dde <vfprintf+0x186>
    1dd6:	9b e2       	ldi	r25, 0x2B	; 43
    1dd8:	29 2e       	mov	r2, r25
    1dda:	01 c0       	rjmp	.+2      	; 0x1dde <vfprintf+0x186>
    1ddc:	21 2c       	mov	r2, r1
    1dde:	80 2f       	mov	r24, r16
    1de0:	8c 70       	andi	r24, 0x0C	; 12
    1de2:	19 f0       	breq	.+6      	; 0x1dea <vfprintf+0x192>
    1de4:	21 10       	cpse	r2, r1
    1de6:	68 c2       	rjmp	.+1232   	; 0x22b8 <vfprintf+0x660>
    1de8:	a8 c2       	rjmp	.+1360   	; 0x233a <vfprintf+0x6e2>
    1dea:	37 fe       	sbrs	r3, 7
    1dec:	0f c0       	rjmp	.+30     	; 0x1e0c <vfprintf+0x1b4>
    1dee:	e4 0c       	add	r14, r4
    1df0:	04 ff       	sbrs	r16, 4
    1df2:	04 c0       	rjmp	.+8      	; 0x1dfc <vfprintf+0x1a4>
    1df4:	8a 81       	ldd	r24, Y+2	; 0x02
    1df6:	81 33       	cpi	r24, 0x31	; 49
    1df8:	09 f4       	brne	.+2      	; 0x1dfc <vfprintf+0x1a4>
    1dfa:	ea 94       	dec	r14
    1dfc:	1e 14       	cp	r1, r14
    1dfe:	74 f5       	brge	.+92     	; 0x1e5c <vfprintf+0x204>
    1e00:	f8 e0       	ldi	r31, 0x08	; 8
    1e02:	fe 15       	cp	r31, r14
    1e04:	78 f5       	brcc	.+94     	; 0x1e64 <vfprintf+0x20c>
    1e06:	88 e0       	ldi	r24, 0x08	; 8
    1e08:	e8 2e       	mov	r14, r24
    1e0a:	2c c0       	rjmp	.+88     	; 0x1e64 <vfprintf+0x20c>
    1e0c:	36 fc       	sbrc	r3, 6
    1e0e:	2a c0       	rjmp	.+84     	; 0x1e64 <vfprintf+0x20c>
    1e10:	81 2f       	mov	r24, r17
    1e12:	90 e0       	ldi	r25, 0x00	; 0
    1e14:	84 15       	cp	r24, r4
    1e16:	95 05       	cpc	r25, r5
    1e18:	9c f0       	brlt	.+38     	; 0x1e40 <vfprintf+0x1e8>
    1e1a:	2c ef       	ldi	r18, 0xFC	; 252
    1e1c:	42 16       	cp	r4, r18
    1e1e:	2f ef       	ldi	r18, 0xFF	; 255
    1e20:	52 06       	cpc	r5, r18
    1e22:	74 f0       	brlt	.+28     	; 0x1e40 <vfprintf+0x1e8>
    1e24:	43 2d       	mov	r20, r3
    1e26:	40 68       	ori	r20, 0x80	; 128
    1e28:	34 2e       	mov	r3, r20
    1e2a:	0a c0       	rjmp	.+20     	; 0x1e40 <vfprintf+0x1e8>
    1e2c:	e2 e0       	ldi	r30, 0x02	; 2
    1e2e:	f0 e0       	ldi	r31, 0x00	; 0
    1e30:	ec 0f       	add	r30, r28
    1e32:	fd 1f       	adc	r31, r29
    1e34:	e1 0f       	add	r30, r17
    1e36:	f1 1d       	adc	r31, r1
    1e38:	80 81       	ld	r24, Z
    1e3a:	80 33       	cpi	r24, 0x30	; 48
    1e3c:	19 f4       	brne	.+6      	; 0x1e44 <vfprintf+0x1ec>
    1e3e:	11 50       	subi	r17, 0x01	; 1
    1e40:	11 11       	cpse	r17, r1
    1e42:	f4 cf       	rjmp	.-24     	; 0x1e2c <vfprintf+0x1d4>
    1e44:	37 fe       	sbrs	r3, 7
    1e46:	0e c0       	rjmp	.+28     	; 0x1e64 <vfprintf+0x20c>
    1e48:	ee 24       	eor	r14, r14
    1e4a:	e3 94       	inc	r14
    1e4c:	e1 0e       	add	r14, r17
    1e4e:	81 2f       	mov	r24, r17
    1e50:	90 e0       	ldi	r25, 0x00	; 0
    1e52:	48 16       	cp	r4, r24
    1e54:	59 06       	cpc	r5, r25
    1e56:	2c f4       	brge	.+10     	; 0x1e62 <vfprintf+0x20a>
    1e58:	14 19       	sub	r17, r4
    1e5a:	04 c0       	rjmp	.+8      	; 0x1e64 <vfprintf+0x20c>
    1e5c:	ee 24       	eor	r14, r14
    1e5e:	e3 94       	inc	r14
    1e60:	01 c0       	rjmp	.+2      	; 0x1e64 <vfprintf+0x20c>
    1e62:	10 e0       	ldi	r17, 0x00	; 0
    1e64:	37 fe       	sbrs	r3, 7
    1e66:	06 c0       	rjmp	.+12     	; 0x1e74 <vfprintf+0x21c>
    1e68:	14 14       	cp	r1, r4
    1e6a:	15 04       	cpc	r1, r5
    1e6c:	34 f4       	brge	.+12     	; 0x1e7a <vfprintf+0x222>
    1e6e:	c2 01       	movw	r24, r4
    1e70:	01 96       	adiw	r24, 0x01	; 1
    1e72:	05 c0       	rjmp	.+10     	; 0x1e7e <vfprintf+0x226>
    1e74:	85 e0       	ldi	r24, 0x05	; 5
    1e76:	90 e0       	ldi	r25, 0x00	; 0
    1e78:	02 c0       	rjmp	.+4      	; 0x1e7e <vfprintf+0x226>
    1e7a:	81 e0       	ldi	r24, 0x01	; 1
    1e7c:	90 e0       	ldi	r25, 0x00	; 0
    1e7e:	21 10       	cpse	r2, r1
    1e80:	01 96       	adiw	r24, 0x01	; 1
    1e82:	11 23       	and	r17, r17
    1e84:	31 f0       	breq	.+12     	; 0x1e92 <vfprintf+0x23a>
    1e86:	21 2f       	mov	r18, r17
    1e88:	30 e0       	ldi	r19, 0x00	; 0
    1e8a:	2f 5f       	subi	r18, 0xFF	; 255
    1e8c:	3f 4f       	sbci	r19, 0xFF	; 255
    1e8e:	82 0f       	add	r24, r18
    1e90:	93 1f       	adc	r25, r19
    1e92:	2f 2d       	mov	r18, r15
    1e94:	30 e0       	ldi	r19, 0x00	; 0
    1e96:	82 17       	cp	r24, r18
    1e98:	93 07       	cpc	r25, r19
    1e9a:	14 f4       	brge	.+4      	; 0x1ea0 <vfprintf+0x248>
    1e9c:	f8 1a       	sub	r15, r24
    1e9e:	01 c0       	rjmp	.+2      	; 0x1ea2 <vfprintf+0x24a>
    1ea0:	f1 2c       	mov	r15, r1
    1ea2:	83 2d       	mov	r24, r3
    1ea4:	89 70       	andi	r24, 0x09	; 9
    1ea6:	49 f4       	brne	.+18     	; 0x1eba <vfprintf+0x262>
    1ea8:	ff 20       	and	r15, r15
    1eaa:	39 f0       	breq	.+14     	; 0x1eba <vfprintf+0x262>
    1eac:	b6 01       	movw	r22, r12
    1eae:	80 e2       	ldi	r24, 0x20	; 32
    1eb0:	90 e0       	ldi	r25, 0x00	; 0
    1eb2:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1eb6:	fa 94       	dec	r15
    1eb8:	f7 cf       	rjmp	.-18     	; 0x1ea8 <vfprintf+0x250>
    1eba:	22 20       	and	r2, r2
    1ebc:	29 f0       	breq	.+10     	; 0x1ec8 <vfprintf+0x270>
    1ebe:	b6 01       	movw	r22, r12
    1ec0:	82 2d       	mov	r24, r2
    1ec2:	90 e0       	ldi	r25, 0x00	; 0
    1ec4:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1ec8:	33 fc       	sbrc	r3, 3
    1eca:	09 c0       	rjmp	.+18     	; 0x1ede <vfprintf+0x286>
    1ecc:	ff 20       	and	r15, r15
    1ece:	39 f0       	breq	.+14     	; 0x1ede <vfprintf+0x286>
    1ed0:	b6 01       	movw	r22, r12
    1ed2:	80 e3       	ldi	r24, 0x30	; 48
    1ed4:	90 e0       	ldi	r25, 0x00	; 0
    1ed6:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1eda:	fa 94       	dec	r15
    1edc:	f7 cf       	rjmp	.-18     	; 0x1ecc <vfprintf+0x274>
    1ede:	37 fe       	sbrs	r3, 7
    1ee0:	5a c0       	rjmp	.+180    	; 0x1f96 <vfprintf+0x33e>
    1ee2:	94 2d       	mov	r25, r4
    1ee4:	85 2d       	mov	r24, r5
    1ee6:	57 fe       	sbrs	r5, 7
    1ee8:	02 c0       	rjmp	.+4      	; 0x1eee <vfprintf+0x296>
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	80 e0       	ldi	r24, 0x00	; 0
    1eee:	29 2e       	mov	r2, r25
    1ef0:	38 2e       	mov	r3, r24
    1ef2:	20 e0       	ldi	r18, 0x00	; 0
    1ef4:	30 e0       	ldi	r19, 0x00	; 0
    1ef6:	a2 01       	movw	r20, r4
    1ef8:	4e 19       	sub	r20, r14
    1efa:	51 09       	sbc	r21, r1
    1efc:	5d 87       	std	Y+13, r21	; 0x0d
    1efe:	4c 87       	std	Y+12, r20	; 0x0c
    1f00:	a2 01       	movw	r20, r4
    1f02:	42 19       	sub	r20, r2
    1f04:	53 09       	sbc	r21, r3
    1f06:	5f 87       	std	Y+15, r21	; 0x0f
    1f08:	4e 87       	std	Y+14, r20	; 0x0e
    1f0a:	61 2f       	mov	r22, r17
    1f0c:	70 e0       	ldi	r23, 0x00	; 0
    1f0e:	44 27       	eor	r20, r20
    1f10:	55 27       	eor	r21, r21
    1f12:	46 1b       	sub	r20, r22
    1f14:	57 0b       	sbc	r21, r23
    1f16:	59 8b       	std	Y+17, r21	; 0x11
    1f18:	48 8b       	std	Y+16, r20	; 0x10
    1f1a:	5f ef       	ldi	r21, 0xFF	; 255
    1f1c:	25 16       	cp	r2, r21
    1f1e:	35 06       	cpc	r3, r21
    1f20:	49 f4       	brne	.+18     	; 0x1f34 <vfprintf+0x2dc>
    1f22:	b6 01       	movw	r22, r12
    1f24:	8e e2       	ldi	r24, 0x2E	; 46
    1f26:	90 e0       	ldi	r25, 0x00	; 0
    1f28:	2a 8b       	std	Y+18, r18	; 0x12
    1f2a:	3b 8b       	std	Y+19, r19	; 0x13
    1f2c:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1f30:	3b 89       	ldd	r19, Y+19	; 0x13
    1f32:	2a 89       	ldd	r18, Y+18	; 0x12
    1f34:	42 14       	cp	r4, r2
    1f36:	53 04       	cpc	r5, r3
    1f38:	6c f0       	brlt	.+26     	; 0x1f54 <vfprintf+0x2fc>
    1f3a:	4c 85       	ldd	r20, Y+12	; 0x0c
    1f3c:	5d 85       	ldd	r21, Y+13	; 0x0d
    1f3e:	42 15       	cp	r20, r2
    1f40:	53 05       	cpc	r21, r3
    1f42:	44 f4       	brge	.+16     	; 0x1f54 <vfprintf+0x2fc>
    1f44:	ee 85       	ldd	r30, Y+14	; 0x0e
    1f46:	ff 85       	ldd	r31, Y+15	; 0x0f
    1f48:	e2 0f       	add	r30, r18
    1f4a:	f3 1f       	adc	r31, r19
    1f4c:	e6 0d       	add	r30, r6
    1f4e:	f7 1d       	adc	r31, r7
    1f50:	81 81       	ldd	r24, Z+1	; 0x01
    1f52:	01 c0       	rjmp	.+2      	; 0x1f56 <vfprintf+0x2fe>
    1f54:	80 e3       	ldi	r24, 0x30	; 48
    1f56:	51 e0       	ldi	r21, 0x01	; 1
    1f58:	25 1a       	sub	r2, r21
    1f5a:	31 08       	sbc	r3, r1
    1f5c:	2f 5f       	subi	r18, 0xFF	; 255
    1f5e:	3f 4f       	sbci	r19, 0xFF	; 255
    1f60:	48 89       	ldd	r20, Y+16	; 0x10
    1f62:	59 89       	ldd	r21, Y+17	; 0x11
    1f64:	24 16       	cp	r2, r20
    1f66:	35 06       	cpc	r3, r21
    1f68:	4c f0       	brlt	.+18     	; 0x1f7c <vfprintf+0x324>
    1f6a:	b6 01       	movw	r22, r12
    1f6c:	90 e0       	ldi	r25, 0x00	; 0
    1f6e:	2a 8b       	std	Y+18, r18	; 0x12
    1f70:	3b 8b       	std	Y+19, r19	; 0x13
    1f72:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1f76:	2a 89       	ldd	r18, Y+18	; 0x12
    1f78:	3b 89       	ldd	r19, Y+19	; 0x13
    1f7a:	cf cf       	rjmp	.-98     	; 0x1f1a <vfprintf+0x2c2>
    1f7c:	24 14       	cp	r2, r4
    1f7e:	35 04       	cpc	r3, r5
    1f80:	39 f4       	brne	.+14     	; 0x1f90 <vfprintf+0x338>
    1f82:	9a 81       	ldd	r25, Y+2	; 0x02
    1f84:	96 33       	cpi	r25, 0x36	; 54
    1f86:	18 f4       	brcc	.+6      	; 0x1f8e <vfprintf+0x336>
    1f88:	95 33       	cpi	r25, 0x35	; 53
    1f8a:	11 f4       	brne	.+4      	; 0x1f90 <vfprintf+0x338>
    1f8c:	04 ff       	sbrs	r16, 4
    1f8e:	81 e3       	ldi	r24, 0x31	; 49
    1f90:	b6 01       	movw	r22, r12
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	4b c0       	rjmp	.+150    	; 0x202c <vfprintf+0x3d4>
    1f96:	8a 81       	ldd	r24, Y+2	; 0x02
    1f98:	81 33       	cpi	r24, 0x31	; 49
    1f9a:	09 f0       	breq	.+2      	; 0x1f9e <vfprintf+0x346>
    1f9c:	0f 7e       	andi	r16, 0xEF	; 239
    1f9e:	b6 01       	movw	r22, r12
    1fa0:	90 e0       	ldi	r25, 0x00	; 0
    1fa2:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1fa6:	11 11       	cpse	r17, r1
    1fa8:	05 c0       	rjmp	.+10     	; 0x1fb4 <vfprintf+0x35c>
    1faa:	34 fc       	sbrc	r3, 4
    1fac:	18 c0       	rjmp	.+48     	; 0x1fde <vfprintf+0x386>
    1fae:	85 e6       	ldi	r24, 0x65	; 101
    1fb0:	90 e0       	ldi	r25, 0x00	; 0
    1fb2:	17 c0       	rjmp	.+46     	; 0x1fe2 <vfprintf+0x38a>
    1fb4:	b6 01       	movw	r22, r12
    1fb6:	8e e2       	ldi	r24, 0x2E	; 46
    1fb8:	90 e0       	ldi	r25, 0x00	; 0
    1fba:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1fbe:	82 e0       	ldi	r24, 0x02	; 2
    1fc0:	ee 24       	eor	r14, r14
    1fc2:	e3 94       	inc	r14
    1fc4:	e8 0e       	add	r14, r24
    1fc6:	f3 01       	movw	r30, r6
    1fc8:	e8 0f       	add	r30, r24
    1fca:	f1 1d       	adc	r31, r1
    1fcc:	80 81       	ld	r24, Z
    1fce:	b6 01       	movw	r22, r12
    1fd0:	90 e0       	ldi	r25, 0x00	; 0
    1fd2:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1fd6:	11 50       	subi	r17, 0x01	; 1
    1fd8:	8e 2d       	mov	r24, r14
    1fda:	91 f7       	brne	.-28     	; 0x1fc0 <vfprintf+0x368>
    1fdc:	e6 cf       	rjmp	.-52     	; 0x1faa <vfprintf+0x352>
    1fde:	85 e4       	ldi	r24, 0x45	; 69
    1fe0:	90 e0       	ldi	r25, 0x00	; 0
    1fe2:	b6 01       	movw	r22, r12
    1fe4:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    1fe8:	57 fc       	sbrc	r5, 7
    1fea:	05 c0       	rjmp	.+10     	; 0x1ff6 <vfprintf+0x39e>
    1fec:	41 14       	cp	r4, r1
    1fee:	51 04       	cpc	r5, r1
    1ff0:	39 f4       	brne	.+14     	; 0x2000 <vfprintf+0x3a8>
    1ff2:	04 ff       	sbrs	r16, 4
    1ff4:	05 c0       	rjmp	.+10     	; 0x2000 <vfprintf+0x3a8>
    1ff6:	51 94       	neg	r5
    1ff8:	41 94       	neg	r4
    1ffa:	51 08       	sbc	r5, r1
    1ffc:	8d e2       	ldi	r24, 0x2D	; 45
    1ffe:	01 c0       	rjmp	.+2      	; 0x2002 <vfprintf+0x3aa>
    2000:	8b e2       	ldi	r24, 0x2B	; 43
    2002:	b6 01       	movw	r22, r12
    2004:	90 e0       	ldi	r25, 0x00	; 0
    2006:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    200a:	80 e3       	ldi	r24, 0x30	; 48
    200c:	9a e0       	ldi	r25, 0x0A	; 10
    200e:	49 16       	cp	r4, r25
    2010:	51 04       	cpc	r5, r1
    2012:	2c f0       	brlt	.+10     	; 0x201e <vfprintf+0x3c6>
    2014:	8f 5f       	subi	r24, 0xFF	; 255
    2016:	5a e0       	ldi	r21, 0x0A	; 10
    2018:	45 1a       	sub	r4, r21
    201a:	51 08       	sbc	r5, r1
    201c:	f7 cf       	rjmp	.-18     	; 0x200c <vfprintf+0x3b4>
    201e:	b6 01       	movw	r22, r12
    2020:	90 e0       	ldi	r25, 0x00	; 0
    2022:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    2026:	b6 01       	movw	r22, r12
    2028:	c2 01       	movw	r24, r4
    202a:	c0 96       	adiw	r24, 0x30	; 48
    202c:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    2030:	57 c1       	rjmp	.+686    	; 0x22e0 <vfprintf+0x688>
    2032:	83 36       	cpi	r24, 0x63	; 99
    2034:	31 f0       	breq	.+12     	; 0x2042 <vfprintf+0x3ea>
    2036:	83 37       	cpi	r24, 0x73	; 115
    2038:	79 f0       	breq	.+30     	; 0x2058 <vfprintf+0x400>
    203a:	83 35       	cpi	r24, 0x53	; 83
    203c:	09 f0       	breq	.+2      	; 0x2040 <vfprintf+0x3e8>
    203e:	58 c0       	rjmp	.+176    	; 0x20f0 <vfprintf+0x498>
    2040:	21 c0       	rjmp	.+66     	; 0x2084 <vfprintf+0x42c>
    2042:	52 01       	movw	r10, r4
    2044:	e2 e0       	ldi	r30, 0x02	; 2
    2046:	ae 0e       	add	r10, r30
    2048:	b1 1c       	adc	r11, r1
    204a:	f2 01       	movw	r30, r4
    204c:	80 81       	ld	r24, Z
    204e:	89 83       	std	Y+1, r24	; 0x01
    2050:	01 e0       	ldi	r16, 0x01	; 1
    2052:	10 e0       	ldi	r17, 0x00	; 0
    2054:	23 01       	movw	r4, r6
    2056:	14 c0       	rjmp	.+40     	; 0x2080 <vfprintf+0x428>
    2058:	52 01       	movw	r10, r4
    205a:	f2 e0       	ldi	r31, 0x02	; 2
    205c:	af 0e       	add	r10, r31
    205e:	b1 1c       	adc	r11, r1
    2060:	f2 01       	movw	r30, r4
    2062:	40 80       	ld	r4, Z
    2064:	51 80       	ldd	r5, Z+1	; 0x01
    2066:	26 ff       	sbrs	r18, 6
    2068:	03 c0       	rjmp	.+6      	; 0x2070 <vfprintf+0x418>
    206a:	61 2f       	mov	r22, r17
    206c:	70 e0       	ldi	r23, 0x00	; 0
    206e:	02 c0       	rjmp	.+4      	; 0x2074 <vfprintf+0x41c>
    2070:	6f ef       	ldi	r22, 0xFF	; 255
    2072:	7f ef       	ldi	r23, 0xFF	; 255
    2074:	c2 01       	movw	r24, r4
    2076:	2a 8b       	std	Y+18, r18	; 0x12
    2078:	0e 94 c8 12 	call	0x2590	; 0x2590 <strnlen>
    207c:	8c 01       	movw	r16, r24
    207e:	2a 89       	ldd	r18, Y+18	; 0x12
    2080:	2f 77       	andi	r18, 0x7F	; 127
    2082:	15 c0       	rjmp	.+42     	; 0x20ae <vfprintf+0x456>
    2084:	52 01       	movw	r10, r4
    2086:	f2 e0       	ldi	r31, 0x02	; 2
    2088:	af 0e       	add	r10, r31
    208a:	b1 1c       	adc	r11, r1
    208c:	f2 01       	movw	r30, r4
    208e:	40 80       	ld	r4, Z
    2090:	51 80       	ldd	r5, Z+1	; 0x01
    2092:	26 ff       	sbrs	r18, 6
    2094:	03 c0       	rjmp	.+6      	; 0x209c <vfprintf+0x444>
    2096:	61 2f       	mov	r22, r17
    2098:	70 e0       	ldi	r23, 0x00	; 0
    209a:	02 c0       	rjmp	.+4      	; 0x20a0 <vfprintf+0x448>
    209c:	6f ef       	ldi	r22, 0xFF	; 255
    209e:	7f ef       	ldi	r23, 0xFF	; 255
    20a0:	c2 01       	movw	r24, r4
    20a2:	2a 8b       	std	Y+18, r18	; 0x12
    20a4:	0e 94 bd 12 	call	0x257a	; 0x257a <strnlen_P>
    20a8:	8c 01       	movw	r16, r24
    20aa:	2a 89       	ldd	r18, Y+18	; 0x12
    20ac:	20 68       	ori	r18, 0x80	; 128
    20ae:	32 2e       	mov	r3, r18
    20b0:	23 fd       	sbrc	r18, 3
    20b2:	1a c0       	rjmp	.+52     	; 0x20e8 <vfprintf+0x490>
    20b4:	8f 2d       	mov	r24, r15
    20b6:	90 e0       	ldi	r25, 0x00	; 0
    20b8:	08 17       	cp	r16, r24
    20ba:	19 07       	cpc	r17, r25
    20bc:	a8 f4       	brcc	.+42     	; 0x20e8 <vfprintf+0x490>
    20be:	b6 01       	movw	r22, r12
    20c0:	80 e2       	ldi	r24, 0x20	; 32
    20c2:	90 e0       	ldi	r25, 0x00	; 0
    20c4:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    20c8:	fa 94       	dec	r15
    20ca:	f4 cf       	rjmp	.-24     	; 0x20b4 <vfprintf+0x45c>
    20cc:	f2 01       	movw	r30, r4
    20ce:	37 fc       	sbrc	r3, 7
    20d0:	85 91       	lpm	r24, Z+
    20d2:	37 fe       	sbrs	r3, 7
    20d4:	81 91       	ld	r24, Z+
    20d6:	2f 01       	movw	r4, r30
    20d8:	b6 01       	movw	r22, r12
    20da:	90 e0       	ldi	r25, 0x00	; 0
    20dc:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    20e0:	f1 10       	cpse	r15, r1
    20e2:	fa 94       	dec	r15
    20e4:	01 50       	subi	r16, 0x01	; 1
    20e6:	11 09       	sbc	r17, r1
    20e8:	01 15       	cp	r16, r1
    20ea:	11 05       	cpc	r17, r1
    20ec:	79 f7       	brne	.-34     	; 0x20cc <vfprintf+0x474>
    20ee:	f8 c0       	rjmp	.+496    	; 0x22e0 <vfprintf+0x688>
    20f0:	84 36       	cpi	r24, 0x64	; 100
    20f2:	11 f0       	breq	.+4      	; 0x20f8 <vfprintf+0x4a0>
    20f4:	89 36       	cpi	r24, 0x69	; 105
    20f6:	59 f5       	brne	.+86     	; 0x214e <vfprintf+0x4f6>
    20f8:	52 01       	movw	r10, r4
    20fa:	27 ff       	sbrs	r18, 7
    20fc:	09 c0       	rjmp	.+18     	; 0x2110 <vfprintf+0x4b8>
    20fe:	f4 e0       	ldi	r31, 0x04	; 4
    2100:	af 0e       	add	r10, r31
    2102:	b1 1c       	adc	r11, r1
    2104:	f2 01       	movw	r30, r4
    2106:	60 81       	ld	r22, Z
    2108:	71 81       	ldd	r23, Z+1	; 0x01
    210a:	82 81       	ldd	r24, Z+2	; 0x02
    210c:	93 81       	ldd	r25, Z+3	; 0x03
    210e:	0a c0       	rjmp	.+20     	; 0x2124 <vfprintf+0x4cc>
    2110:	f2 e0       	ldi	r31, 0x02	; 2
    2112:	af 0e       	add	r10, r31
    2114:	b1 1c       	adc	r11, r1
    2116:	f2 01       	movw	r30, r4
    2118:	60 81       	ld	r22, Z
    211a:	71 81       	ldd	r23, Z+1	; 0x01
    211c:	07 2e       	mov	r0, r23
    211e:	00 0c       	add	r0, r0
    2120:	88 0b       	sbc	r24, r24
    2122:	99 0b       	sbc	r25, r25
    2124:	2f 76       	andi	r18, 0x6F	; 111
    2126:	32 2e       	mov	r3, r18
    2128:	97 ff       	sbrs	r25, 7
    212a:	09 c0       	rjmp	.+18     	; 0x213e <vfprintf+0x4e6>
    212c:	90 95       	com	r25
    212e:	80 95       	com	r24
    2130:	70 95       	com	r23
    2132:	61 95       	neg	r22
    2134:	7f 4f       	sbci	r23, 0xFF	; 255
    2136:	8f 4f       	sbci	r24, 0xFF	; 255
    2138:	9f 4f       	sbci	r25, 0xFF	; 255
    213a:	20 68       	ori	r18, 0x80	; 128
    213c:	32 2e       	mov	r3, r18
    213e:	2a e0       	ldi	r18, 0x0A	; 10
    2140:	30 e0       	ldi	r19, 0x00	; 0
    2142:	a3 01       	movw	r20, r6
    2144:	0e 94 2e 13 	call	0x265c	; 0x265c <__ultoa_invert>
    2148:	e8 2e       	mov	r14, r24
    214a:	e6 18       	sub	r14, r6
    214c:	3f c0       	rjmp	.+126    	; 0x21cc <vfprintf+0x574>
    214e:	02 2f       	mov	r16, r18
    2150:	85 37       	cpi	r24, 0x75	; 117
    2152:	21 f4       	brne	.+8      	; 0x215c <vfprintf+0x504>
    2154:	0f 7e       	andi	r16, 0xEF	; 239
    2156:	2a e0       	ldi	r18, 0x0A	; 10
    2158:	30 e0       	ldi	r19, 0x00	; 0
    215a:	1d c0       	rjmp	.+58     	; 0x2196 <vfprintf+0x53e>
    215c:	09 7f       	andi	r16, 0xF9	; 249
    215e:	8f 36       	cpi	r24, 0x6F	; 111
    2160:	91 f0       	breq	.+36     	; 0x2186 <vfprintf+0x52e>
    2162:	18 f4       	brcc	.+6      	; 0x216a <vfprintf+0x512>
    2164:	88 35       	cpi	r24, 0x58	; 88
    2166:	59 f0       	breq	.+22     	; 0x217e <vfprintf+0x526>
    2168:	c5 c0       	rjmp	.+394    	; 0x22f4 <vfprintf+0x69c>
    216a:	80 37       	cpi	r24, 0x70	; 112
    216c:	19 f0       	breq	.+6      	; 0x2174 <vfprintf+0x51c>
    216e:	88 37       	cpi	r24, 0x78	; 120
    2170:	11 f0       	breq	.+4      	; 0x2176 <vfprintf+0x51e>
    2172:	c0 c0       	rjmp	.+384    	; 0x22f4 <vfprintf+0x69c>
    2174:	00 61       	ori	r16, 0x10	; 16
    2176:	04 ff       	sbrs	r16, 4
    2178:	09 c0       	rjmp	.+18     	; 0x218c <vfprintf+0x534>
    217a:	04 60       	ori	r16, 0x04	; 4
    217c:	07 c0       	rjmp	.+14     	; 0x218c <vfprintf+0x534>
    217e:	24 ff       	sbrs	r18, 4
    2180:	08 c0       	rjmp	.+16     	; 0x2192 <vfprintf+0x53a>
    2182:	06 60       	ori	r16, 0x06	; 6
    2184:	06 c0       	rjmp	.+12     	; 0x2192 <vfprintf+0x53a>
    2186:	28 e0       	ldi	r18, 0x08	; 8
    2188:	30 e0       	ldi	r19, 0x00	; 0
    218a:	05 c0       	rjmp	.+10     	; 0x2196 <vfprintf+0x53e>
    218c:	20 e1       	ldi	r18, 0x10	; 16
    218e:	30 e0       	ldi	r19, 0x00	; 0
    2190:	02 c0       	rjmp	.+4      	; 0x2196 <vfprintf+0x53e>
    2192:	20 e1       	ldi	r18, 0x10	; 16
    2194:	32 e0       	ldi	r19, 0x02	; 2
    2196:	52 01       	movw	r10, r4
    2198:	07 ff       	sbrs	r16, 7
    219a:	09 c0       	rjmp	.+18     	; 0x21ae <vfprintf+0x556>
    219c:	f4 e0       	ldi	r31, 0x04	; 4
    219e:	af 0e       	add	r10, r31
    21a0:	b1 1c       	adc	r11, r1
    21a2:	f2 01       	movw	r30, r4
    21a4:	60 81       	ld	r22, Z
    21a6:	71 81       	ldd	r23, Z+1	; 0x01
    21a8:	82 81       	ldd	r24, Z+2	; 0x02
    21aa:	93 81       	ldd	r25, Z+3	; 0x03
    21ac:	08 c0       	rjmp	.+16     	; 0x21be <vfprintf+0x566>
    21ae:	f2 e0       	ldi	r31, 0x02	; 2
    21b0:	af 0e       	add	r10, r31
    21b2:	b1 1c       	adc	r11, r1
    21b4:	f2 01       	movw	r30, r4
    21b6:	60 81       	ld	r22, Z
    21b8:	71 81       	ldd	r23, Z+1	; 0x01
    21ba:	80 e0       	ldi	r24, 0x00	; 0
    21bc:	90 e0       	ldi	r25, 0x00	; 0
    21be:	a3 01       	movw	r20, r6
    21c0:	0e 94 2e 13 	call	0x265c	; 0x265c <__ultoa_invert>
    21c4:	e8 2e       	mov	r14, r24
    21c6:	e6 18       	sub	r14, r6
    21c8:	0f 77       	andi	r16, 0x7F	; 127
    21ca:	30 2e       	mov	r3, r16
    21cc:	36 fe       	sbrs	r3, 6
    21ce:	0b c0       	rjmp	.+22     	; 0x21e6 <vfprintf+0x58e>
    21d0:	33 2d       	mov	r19, r3
    21d2:	3e 7f       	andi	r19, 0xFE	; 254
    21d4:	e1 16       	cp	r14, r17
    21d6:	50 f4       	brcc	.+20     	; 0x21ec <vfprintf+0x594>
    21d8:	34 fe       	sbrs	r3, 4
    21da:	0a c0       	rjmp	.+20     	; 0x21f0 <vfprintf+0x598>
    21dc:	32 fc       	sbrc	r3, 2
    21de:	08 c0       	rjmp	.+16     	; 0x21f0 <vfprintf+0x598>
    21e0:	33 2d       	mov	r19, r3
    21e2:	3e 7e       	andi	r19, 0xEE	; 238
    21e4:	05 c0       	rjmp	.+10     	; 0x21f0 <vfprintf+0x598>
    21e6:	0e 2d       	mov	r16, r14
    21e8:	33 2d       	mov	r19, r3
    21ea:	03 c0       	rjmp	.+6      	; 0x21f2 <vfprintf+0x59a>
    21ec:	0e 2d       	mov	r16, r14
    21ee:	01 c0       	rjmp	.+2      	; 0x21f2 <vfprintf+0x59a>
    21f0:	01 2f       	mov	r16, r17
    21f2:	34 ff       	sbrs	r19, 4
    21f4:	0c c0       	rjmp	.+24     	; 0x220e <vfprintf+0x5b6>
    21f6:	fe 01       	movw	r30, r28
    21f8:	ee 0d       	add	r30, r14
    21fa:	f1 1d       	adc	r31, r1
    21fc:	80 81       	ld	r24, Z
    21fe:	80 33       	cpi	r24, 0x30	; 48
    2200:	11 f4       	brne	.+4      	; 0x2206 <vfprintf+0x5ae>
    2202:	39 7e       	andi	r19, 0xE9	; 233
    2204:	08 c0       	rjmp	.+16     	; 0x2216 <vfprintf+0x5be>
    2206:	32 ff       	sbrs	r19, 2
    2208:	05 c0       	rjmp	.+10     	; 0x2214 <vfprintf+0x5bc>
    220a:	0e 5f       	subi	r16, 0xFE	; 254
    220c:	04 c0       	rjmp	.+8      	; 0x2216 <vfprintf+0x5be>
    220e:	83 2f       	mov	r24, r19
    2210:	86 78       	andi	r24, 0x86	; 134
    2212:	09 f0       	breq	.+2      	; 0x2216 <vfprintf+0x5be>
    2214:	0f 5f       	subi	r16, 0xFF	; 255
    2216:	33 fd       	sbrc	r19, 3
    2218:	13 c0       	rjmp	.+38     	; 0x2240 <vfprintf+0x5e8>
    221a:	30 ff       	sbrs	r19, 0
    221c:	06 c0       	rjmp	.+12     	; 0x222a <vfprintf+0x5d2>
    221e:	1e 2d       	mov	r17, r14
    2220:	0f 15       	cp	r16, r15
    2222:	18 f4       	brcc	.+6      	; 0x222a <vfprintf+0x5d2>
    2224:	1f 0d       	add	r17, r15
    2226:	10 1b       	sub	r17, r16
    2228:	0f 2d       	mov	r16, r15
    222a:	0f 15       	cp	r16, r15
    222c:	68 f4       	brcc	.+26     	; 0x2248 <vfprintf+0x5f0>
    222e:	b6 01       	movw	r22, r12
    2230:	80 e2       	ldi	r24, 0x20	; 32
    2232:	90 e0       	ldi	r25, 0x00	; 0
    2234:	3b 8b       	std	Y+19, r19	; 0x13
    2236:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    223a:	0f 5f       	subi	r16, 0xFF	; 255
    223c:	3b 89       	ldd	r19, Y+19	; 0x13
    223e:	f5 cf       	rjmp	.-22     	; 0x222a <vfprintf+0x5d2>
    2240:	0f 15       	cp	r16, r15
    2242:	10 f4       	brcc	.+4      	; 0x2248 <vfprintf+0x5f0>
    2244:	f0 1a       	sub	r15, r16
    2246:	01 c0       	rjmp	.+2      	; 0x224a <vfprintf+0x5f2>
    2248:	f1 2c       	mov	r15, r1
    224a:	34 ff       	sbrs	r19, 4
    224c:	12 c0       	rjmp	.+36     	; 0x2272 <vfprintf+0x61a>
    224e:	b6 01       	movw	r22, r12
    2250:	80 e3       	ldi	r24, 0x30	; 48
    2252:	90 e0       	ldi	r25, 0x00	; 0
    2254:	3b 8b       	std	Y+19, r19	; 0x13
    2256:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    225a:	3b 89       	ldd	r19, Y+19	; 0x13
    225c:	32 ff       	sbrs	r19, 2
    225e:	17 c0       	rjmp	.+46     	; 0x228e <vfprintf+0x636>
    2260:	31 fd       	sbrc	r19, 1
    2262:	03 c0       	rjmp	.+6      	; 0x226a <vfprintf+0x612>
    2264:	88 e7       	ldi	r24, 0x78	; 120
    2266:	90 e0       	ldi	r25, 0x00	; 0
    2268:	02 c0       	rjmp	.+4      	; 0x226e <vfprintf+0x616>
    226a:	88 e5       	ldi	r24, 0x58	; 88
    226c:	90 e0       	ldi	r25, 0x00	; 0
    226e:	b6 01       	movw	r22, r12
    2270:	0c c0       	rjmp	.+24     	; 0x228a <vfprintf+0x632>
    2272:	83 2f       	mov	r24, r19
    2274:	86 78       	andi	r24, 0x86	; 134
    2276:	59 f0       	breq	.+22     	; 0x228e <vfprintf+0x636>
    2278:	31 ff       	sbrs	r19, 1
    227a:	02 c0       	rjmp	.+4      	; 0x2280 <vfprintf+0x628>
    227c:	8b e2       	ldi	r24, 0x2B	; 43
    227e:	01 c0       	rjmp	.+2      	; 0x2282 <vfprintf+0x62a>
    2280:	80 e2       	ldi	r24, 0x20	; 32
    2282:	37 fd       	sbrc	r19, 7
    2284:	8d e2       	ldi	r24, 0x2D	; 45
    2286:	b6 01       	movw	r22, r12
    2288:	90 e0       	ldi	r25, 0x00	; 0
    228a:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    228e:	e1 16       	cp	r14, r17
    2290:	38 f4       	brcc	.+14     	; 0x22a0 <vfprintf+0x648>
    2292:	b6 01       	movw	r22, r12
    2294:	80 e3       	ldi	r24, 0x30	; 48
    2296:	90 e0       	ldi	r25, 0x00	; 0
    2298:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    229c:	11 50       	subi	r17, 0x01	; 1
    229e:	f7 cf       	rjmp	.-18     	; 0x228e <vfprintf+0x636>
    22a0:	ea 94       	dec	r14
    22a2:	f3 01       	movw	r30, r6
    22a4:	ee 0d       	add	r30, r14
    22a6:	f1 1d       	adc	r31, r1
    22a8:	80 81       	ld	r24, Z
    22aa:	b6 01       	movw	r22, r12
    22ac:	90 e0       	ldi	r25, 0x00	; 0
    22ae:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    22b2:	e1 10       	cpse	r14, r1
    22b4:	f5 cf       	rjmp	.-22     	; 0x22a0 <vfprintf+0x648>
    22b6:	14 c0       	rjmp	.+40     	; 0x22e0 <vfprintf+0x688>
    22b8:	f4 e0       	ldi	r31, 0x04	; 4
    22ba:	ff 15       	cp	r31, r15
    22bc:	58 f5       	brcc	.+86     	; 0x2314 <vfprintf+0x6bc>
    22be:	84 e0       	ldi	r24, 0x04	; 4
    22c0:	f8 1a       	sub	r15, r24
    22c2:	33 fe       	sbrs	r3, 3
    22c4:	1e c0       	rjmp	.+60     	; 0x2302 <vfprintf+0x6aa>
    22c6:	21 10       	cpse	r2, r1
    22c8:	26 c0       	rjmp	.+76     	; 0x2316 <vfprintf+0x6be>
    22ca:	03 ff       	sbrs	r16, 3
    22cc:	2a c0       	rjmp	.+84     	; 0x2322 <vfprintf+0x6ca>
    22ce:	02 e9       	ldi	r16, 0x92	; 146
    22d0:	10 e0       	ldi	r17, 0x00	; 0
    22d2:	f3 2d       	mov	r31, r3
    22d4:	f0 71       	andi	r31, 0x10	; 16
    22d6:	3f 2e       	mov	r3, r31
    22d8:	f8 01       	movw	r30, r16
    22da:	84 91       	lpm	r24, Z
    22dc:	81 11       	cpse	r24, r1
    22de:	24 c0       	rjmp	.+72     	; 0x2328 <vfprintf+0x6d0>
    22e0:	ff 20       	and	r15, r15
    22e2:	09 f4       	brne	.+2      	; 0x22e6 <vfprintf+0x68e>
    22e4:	e5 cc       	rjmp	.-1590   	; 0x1cb0 <vfprintf+0x58>
    22e6:	b6 01       	movw	r22, r12
    22e8:	80 e2       	ldi	r24, 0x20	; 32
    22ea:	90 e0       	ldi	r25, 0x00	; 0
    22ec:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    22f0:	fa 94       	dec	r15
    22f2:	f6 cf       	rjmp	.-20     	; 0x22e0 <vfprintf+0x688>
    22f4:	f6 01       	movw	r30, r12
    22f6:	86 81       	ldd	r24, Z+6	; 0x06
    22f8:	97 81       	ldd	r25, Z+7	; 0x07
    22fa:	26 c0       	rjmp	.+76     	; 0x2348 <vfprintf+0x6f0>
    22fc:	8f ef       	ldi	r24, 0xFF	; 255
    22fe:	9f ef       	ldi	r25, 0xFF	; 255
    2300:	23 c0       	rjmp	.+70     	; 0x2348 <vfprintf+0x6f0>
    2302:	b6 01       	movw	r22, r12
    2304:	80 e2       	ldi	r24, 0x20	; 32
    2306:	90 e0       	ldi	r25, 0x00	; 0
    2308:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    230c:	fa 94       	dec	r15
    230e:	f1 10       	cpse	r15, r1
    2310:	f8 cf       	rjmp	.-16     	; 0x2302 <vfprintf+0x6aa>
    2312:	d9 cf       	rjmp	.-78     	; 0x22c6 <vfprintf+0x66e>
    2314:	f1 2c       	mov	r15, r1
    2316:	b6 01       	movw	r22, r12
    2318:	82 2d       	mov	r24, r2
    231a:	90 e0       	ldi	r25, 0x00	; 0
    231c:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    2320:	d4 cf       	rjmp	.-88     	; 0x22ca <vfprintf+0x672>
    2322:	06 e9       	ldi	r16, 0x96	; 150
    2324:	10 e0       	ldi	r17, 0x00	; 0
    2326:	d5 cf       	rjmp	.-86     	; 0x22d2 <vfprintf+0x67a>
    2328:	31 10       	cpse	r3, r1
    232a:	80 52       	subi	r24, 0x20	; 32
    232c:	b6 01       	movw	r22, r12
    232e:	90 e0       	ldi	r25, 0x00	; 0
    2330:	0e 94 d3 12 	call	0x25a6	; 0x25a6 <fputc>
    2334:	0f 5f       	subi	r16, 0xFF	; 255
    2336:	1f 4f       	sbci	r17, 0xFF	; 255
    2338:	cf cf       	rjmp	.-98     	; 0x22d8 <vfprintf+0x680>
    233a:	23 e0       	ldi	r18, 0x03	; 3
    233c:	2f 15       	cp	r18, r15
    233e:	10 f4       	brcc	.+4      	; 0x2344 <vfprintf+0x6ec>
    2340:	83 e0       	ldi	r24, 0x03	; 3
    2342:	be cf       	rjmp	.-132    	; 0x22c0 <vfprintf+0x668>
    2344:	f1 2c       	mov	r15, r1
    2346:	c1 cf       	rjmp	.-126    	; 0x22ca <vfprintf+0x672>
    2348:	63 96       	adiw	r28, 0x13	; 19
    234a:	e2 e1       	ldi	r30, 0x12	; 18
    234c:	0c 94 ca 11 	jmp	0x2394	; 0x2394 <__epilogue_restores__>

00002350 <__tablejump2__>:
    2350:	ee 0f       	add	r30, r30
    2352:	ff 1f       	adc	r31, r31
    2354:	05 90       	lpm	r0, Z+
    2356:	f4 91       	lpm	r31, Z
    2358:	e0 2d       	mov	r30, r0
    235a:	09 94       	ijmp

0000235c <__prologue_saves__>:
    235c:	2f 92       	push	r2
    235e:	3f 92       	push	r3
    2360:	4f 92       	push	r4
    2362:	5f 92       	push	r5
    2364:	6f 92       	push	r6
    2366:	7f 92       	push	r7
    2368:	8f 92       	push	r8
    236a:	9f 92       	push	r9
    236c:	af 92       	push	r10
    236e:	bf 92       	push	r11
    2370:	cf 92       	push	r12
    2372:	df 92       	push	r13
    2374:	ef 92       	push	r14
    2376:	ff 92       	push	r15
    2378:	0f 93       	push	r16
    237a:	1f 93       	push	r17
    237c:	cf 93       	push	r28
    237e:	df 93       	push	r29
    2380:	cd b7       	in	r28, 0x3d	; 61
    2382:	de b7       	in	r29, 0x3e	; 62
    2384:	ca 1b       	sub	r28, r26
    2386:	db 0b       	sbc	r29, r27
    2388:	0f b6       	in	r0, 0x3f	; 63
    238a:	f8 94       	cli
    238c:	de bf       	out	0x3e, r29	; 62
    238e:	0f be       	out	0x3f, r0	; 63
    2390:	cd bf       	out	0x3d, r28	; 61
    2392:	09 94       	ijmp

00002394 <__epilogue_restores__>:
    2394:	2a 88       	ldd	r2, Y+18	; 0x12
    2396:	39 88       	ldd	r3, Y+17	; 0x11
    2398:	48 88       	ldd	r4, Y+16	; 0x10
    239a:	5f 84       	ldd	r5, Y+15	; 0x0f
    239c:	6e 84       	ldd	r6, Y+14	; 0x0e
    239e:	7d 84       	ldd	r7, Y+13	; 0x0d
    23a0:	8c 84       	ldd	r8, Y+12	; 0x0c
    23a2:	9b 84       	ldd	r9, Y+11	; 0x0b
    23a4:	aa 84       	ldd	r10, Y+10	; 0x0a
    23a6:	b9 84       	ldd	r11, Y+9	; 0x09
    23a8:	c8 84       	ldd	r12, Y+8	; 0x08
    23aa:	df 80       	ldd	r13, Y+7	; 0x07
    23ac:	ee 80       	ldd	r14, Y+6	; 0x06
    23ae:	fd 80       	ldd	r15, Y+5	; 0x05
    23b0:	0c 81       	ldd	r16, Y+4	; 0x04
    23b2:	1b 81       	ldd	r17, Y+3	; 0x03
    23b4:	aa 81       	ldd	r26, Y+2	; 0x02
    23b6:	b9 81       	ldd	r27, Y+1	; 0x01
    23b8:	ce 0f       	add	r28, r30
    23ba:	d1 1d       	adc	r29, r1
    23bc:	0f b6       	in	r0, 0x3f	; 63
    23be:	f8 94       	cli
    23c0:	de bf       	out	0x3e, r29	; 62
    23c2:	0f be       	out	0x3f, r0	; 63
    23c4:	cd bf       	out	0x3d, r28	; 61
    23c6:	ed 01       	movw	r28, r26
    23c8:	08 95       	ret

000023ca <__ftoa_engine>:
    23ca:	28 30       	cpi	r18, 0x08	; 8
    23cc:	08 f0       	brcs	.+2      	; 0x23d0 <__ftoa_engine+0x6>
    23ce:	27 e0       	ldi	r18, 0x07	; 7
    23d0:	33 27       	eor	r19, r19
    23d2:	da 01       	movw	r26, r20
    23d4:	99 0f       	add	r25, r25
    23d6:	31 1d       	adc	r19, r1
    23d8:	87 fd       	sbrc	r24, 7
    23da:	91 60       	ori	r25, 0x01	; 1
    23dc:	00 96       	adiw	r24, 0x00	; 0
    23de:	61 05       	cpc	r22, r1
    23e0:	71 05       	cpc	r23, r1
    23e2:	39 f4       	brne	.+14     	; 0x23f2 <__ftoa_engine+0x28>
    23e4:	32 60       	ori	r19, 0x02	; 2
    23e6:	2e 5f       	subi	r18, 0xFE	; 254
    23e8:	3d 93       	st	X+, r19
    23ea:	30 e3       	ldi	r19, 0x30	; 48
    23ec:	2a 95       	dec	r18
    23ee:	e1 f7       	brne	.-8      	; 0x23e8 <__ftoa_engine+0x1e>
    23f0:	08 95       	ret
    23f2:	9f 3f       	cpi	r25, 0xFF	; 255
    23f4:	30 f0       	brcs	.+12     	; 0x2402 <__ftoa_engine+0x38>
    23f6:	80 38       	cpi	r24, 0x80	; 128
    23f8:	71 05       	cpc	r23, r1
    23fa:	61 05       	cpc	r22, r1
    23fc:	09 f0       	breq	.+2      	; 0x2400 <__ftoa_engine+0x36>
    23fe:	3c 5f       	subi	r19, 0xFC	; 252
    2400:	3c 5f       	subi	r19, 0xFC	; 252
    2402:	3d 93       	st	X+, r19
    2404:	91 30       	cpi	r25, 0x01	; 1
    2406:	08 f0       	brcs	.+2      	; 0x240a <__ftoa_engine+0x40>
    2408:	80 68       	ori	r24, 0x80	; 128
    240a:	91 1d       	adc	r25, r1
    240c:	df 93       	push	r29
    240e:	cf 93       	push	r28
    2410:	1f 93       	push	r17
    2412:	0f 93       	push	r16
    2414:	ff 92       	push	r15
    2416:	ef 92       	push	r14
    2418:	19 2f       	mov	r17, r25
    241a:	98 7f       	andi	r25, 0xF8	; 248
    241c:	96 95       	lsr	r25
    241e:	e9 2f       	mov	r30, r25
    2420:	96 95       	lsr	r25
    2422:	96 95       	lsr	r25
    2424:	e9 0f       	add	r30, r25
    2426:	ff 27       	eor	r31, r31
    2428:	ec 50       	subi	r30, 0x0C	; 12
    242a:	ff 4f       	sbci	r31, 0xFF	; 255
    242c:	99 27       	eor	r25, r25
    242e:	33 27       	eor	r19, r19
    2430:	ee 24       	eor	r14, r14
    2432:	ff 24       	eor	r15, r15
    2434:	a7 01       	movw	r20, r14
    2436:	e7 01       	movw	r28, r14
    2438:	05 90       	lpm	r0, Z+
    243a:	08 94       	sec
    243c:	07 94       	ror	r0
    243e:	28 f4       	brcc	.+10     	; 0x244a <__ftoa_engine+0x80>
    2440:	36 0f       	add	r19, r22
    2442:	e7 1e       	adc	r14, r23
    2444:	f8 1e       	adc	r15, r24
    2446:	49 1f       	adc	r20, r25
    2448:	51 1d       	adc	r21, r1
    244a:	66 0f       	add	r22, r22
    244c:	77 1f       	adc	r23, r23
    244e:	88 1f       	adc	r24, r24
    2450:	99 1f       	adc	r25, r25
    2452:	06 94       	lsr	r0
    2454:	a1 f7       	brne	.-24     	; 0x243e <__ftoa_engine+0x74>
    2456:	05 90       	lpm	r0, Z+
    2458:	07 94       	ror	r0
    245a:	28 f4       	brcc	.+10     	; 0x2466 <__ftoa_engine+0x9c>
    245c:	e7 0e       	add	r14, r23
    245e:	f8 1e       	adc	r15, r24
    2460:	49 1f       	adc	r20, r25
    2462:	56 1f       	adc	r21, r22
    2464:	c1 1d       	adc	r28, r1
    2466:	77 0f       	add	r23, r23
    2468:	88 1f       	adc	r24, r24
    246a:	99 1f       	adc	r25, r25
    246c:	66 1f       	adc	r22, r22
    246e:	06 94       	lsr	r0
    2470:	a1 f7       	brne	.-24     	; 0x245a <__ftoa_engine+0x90>
    2472:	05 90       	lpm	r0, Z+
    2474:	07 94       	ror	r0
    2476:	28 f4       	brcc	.+10     	; 0x2482 <__ftoa_engine+0xb8>
    2478:	f8 0e       	add	r15, r24
    247a:	49 1f       	adc	r20, r25
    247c:	56 1f       	adc	r21, r22
    247e:	c7 1f       	adc	r28, r23
    2480:	d1 1d       	adc	r29, r1
    2482:	88 0f       	add	r24, r24
    2484:	99 1f       	adc	r25, r25
    2486:	66 1f       	adc	r22, r22
    2488:	77 1f       	adc	r23, r23
    248a:	06 94       	lsr	r0
    248c:	a1 f7       	brne	.-24     	; 0x2476 <__ftoa_engine+0xac>
    248e:	05 90       	lpm	r0, Z+
    2490:	07 94       	ror	r0
    2492:	20 f4       	brcc	.+8      	; 0x249c <__ftoa_engine+0xd2>
    2494:	49 0f       	add	r20, r25
    2496:	56 1f       	adc	r21, r22
    2498:	c7 1f       	adc	r28, r23
    249a:	d8 1f       	adc	r29, r24
    249c:	99 0f       	add	r25, r25
    249e:	66 1f       	adc	r22, r22
    24a0:	77 1f       	adc	r23, r23
    24a2:	88 1f       	adc	r24, r24
    24a4:	06 94       	lsr	r0
    24a6:	a9 f7       	brne	.-22     	; 0x2492 <__ftoa_engine+0xc8>
    24a8:	84 91       	lpm	r24, Z
    24aa:	10 95       	com	r17
    24ac:	17 70       	andi	r17, 0x07	; 7
    24ae:	41 f0       	breq	.+16     	; 0x24c0 <__ftoa_engine+0xf6>
    24b0:	d6 95       	lsr	r29
    24b2:	c7 95       	ror	r28
    24b4:	57 95       	ror	r21
    24b6:	47 95       	ror	r20
    24b8:	f7 94       	ror	r15
    24ba:	e7 94       	ror	r14
    24bc:	1a 95       	dec	r17
    24be:	c1 f7       	brne	.-16     	; 0x24b0 <__ftoa_engine+0xe6>
    24c0:	ea e9       	ldi	r30, 0x9A	; 154
    24c2:	f0 e0       	ldi	r31, 0x00	; 0
    24c4:	68 94       	set
    24c6:	15 90       	lpm	r1, Z+
    24c8:	15 91       	lpm	r17, Z+
    24ca:	35 91       	lpm	r19, Z+
    24cc:	65 91       	lpm	r22, Z+
    24ce:	95 91       	lpm	r25, Z+
    24d0:	05 90       	lpm	r0, Z+
    24d2:	7f e2       	ldi	r23, 0x2F	; 47
    24d4:	73 95       	inc	r23
    24d6:	e1 18       	sub	r14, r1
    24d8:	f1 0a       	sbc	r15, r17
    24da:	43 0b       	sbc	r20, r19
    24dc:	56 0b       	sbc	r21, r22
    24de:	c9 0b       	sbc	r28, r25
    24e0:	d0 09       	sbc	r29, r0
    24e2:	c0 f7       	brcc	.-16     	; 0x24d4 <__ftoa_engine+0x10a>
    24e4:	e1 0c       	add	r14, r1
    24e6:	f1 1e       	adc	r15, r17
    24e8:	43 1f       	adc	r20, r19
    24ea:	56 1f       	adc	r21, r22
    24ec:	c9 1f       	adc	r28, r25
    24ee:	d0 1d       	adc	r29, r0
    24f0:	7e f4       	brtc	.+30     	; 0x2510 <__ftoa_engine+0x146>
    24f2:	70 33       	cpi	r23, 0x30	; 48
    24f4:	11 f4       	brne	.+4      	; 0x24fa <__ftoa_engine+0x130>
    24f6:	8a 95       	dec	r24
    24f8:	e6 cf       	rjmp	.-52     	; 0x24c6 <__ftoa_engine+0xfc>
    24fa:	e8 94       	clt
    24fc:	01 50       	subi	r16, 0x01	; 1
    24fe:	30 f0       	brcs	.+12     	; 0x250c <__ftoa_engine+0x142>
    2500:	08 0f       	add	r16, r24
    2502:	0a f4       	brpl	.+2      	; 0x2506 <__ftoa_engine+0x13c>
    2504:	00 27       	eor	r16, r16
    2506:	02 17       	cp	r16, r18
    2508:	08 f4       	brcc	.+2      	; 0x250c <__ftoa_engine+0x142>
    250a:	20 2f       	mov	r18, r16
    250c:	23 95       	inc	r18
    250e:	02 2f       	mov	r16, r18
    2510:	7a 33       	cpi	r23, 0x3A	; 58
    2512:	28 f0       	brcs	.+10     	; 0x251e <__ftoa_engine+0x154>
    2514:	79 e3       	ldi	r23, 0x39	; 57
    2516:	7d 93       	st	X+, r23
    2518:	2a 95       	dec	r18
    251a:	e9 f7       	brne	.-6      	; 0x2516 <__ftoa_engine+0x14c>
    251c:	10 c0       	rjmp	.+32     	; 0x253e <__ftoa_engine+0x174>
    251e:	7d 93       	st	X+, r23
    2520:	2a 95       	dec	r18
    2522:	89 f6       	brne	.-94     	; 0x24c6 <__ftoa_engine+0xfc>
    2524:	06 94       	lsr	r0
    2526:	97 95       	ror	r25
    2528:	67 95       	ror	r22
    252a:	37 95       	ror	r19
    252c:	17 95       	ror	r17
    252e:	17 94       	ror	r1
    2530:	e1 18       	sub	r14, r1
    2532:	f1 0a       	sbc	r15, r17
    2534:	43 0b       	sbc	r20, r19
    2536:	56 0b       	sbc	r21, r22
    2538:	c9 0b       	sbc	r28, r25
    253a:	d0 09       	sbc	r29, r0
    253c:	98 f0       	brcs	.+38     	; 0x2564 <__ftoa_engine+0x19a>
    253e:	23 95       	inc	r18
    2540:	7e 91       	ld	r23, -X
    2542:	73 95       	inc	r23
    2544:	7a 33       	cpi	r23, 0x3A	; 58
    2546:	08 f0       	brcs	.+2      	; 0x254a <__ftoa_engine+0x180>
    2548:	70 e3       	ldi	r23, 0x30	; 48
    254a:	7c 93       	st	X, r23
    254c:	20 13       	cpse	r18, r16
    254e:	b8 f7       	brcc	.-18     	; 0x253e <__ftoa_engine+0x174>
    2550:	7e 91       	ld	r23, -X
    2552:	70 61       	ori	r23, 0x10	; 16
    2554:	7d 93       	st	X+, r23
    2556:	30 f0       	brcs	.+12     	; 0x2564 <__ftoa_engine+0x19a>
    2558:	83 95       	inc	r24
    255a:	71 e3       	ldi	r23, 0x31	; 49
    255c:	7d 93       	st	X+, r23
    255e:	70 e3       	ldi	r23, 0x30	; 48
    2560:	2a 95       	dec	r18
    2562:	e1 f7       	brne	.-8      	; 0x255c <__ftoa_engine+0x192>
    2564:	11 24       	eor	r1, r1
    2566:	ef 90       	pop	r14
    2568:	ff 90       	pop	r15
    256a:	0f 91       	pop	r16
    256c:	1f 91       	pop	r17
    256e:	cf 91       	pop	r28
    2570:	df 91       	pop	r29
    2572:	99 27       	eor	r25, r25
    2574:	87 fd       	sbrc	r24, 7
    2576:	90 95       	com	r25
    2578:	08 95       	ret

0000257a <strnlen_P>:
    257a:	fc 01       	movw	r30, r24
    257c:	05 90       	lpm	r0, Z+
    257e:	61 50       	subi	r22, 0x01	; 1
    2580:	70 40       	sbci	r23, 0x00	; 0
    2582:	01 10       	cpse	r0, r1
    2584:	d8 f7       	brcc	.-10     	; 0x257c <strnlen_P+0x2>
    2586:	80 95       	com	r24
    2588:	90 95       	com	r25
    258a:	8e 0f       	add	r24, r30
    258c:	9f 1f       	adc	r25, r31
    258e:	08 95       	ret

00002590 <strnlen>:
    2590:	fc 01       	movw	r30, r24
    2592:	61 50       	subi	r22, 0x01	; 1
    2594:	70 40       	sbci	r23, 0x00	; 0
    2596:	01 90       	ld	r0, Z+
    2598:	01 10       	cpse	r0, r1
    259a:	d8 f7       	brcc	.-10     	; 0x2592 <strnlen+0x2>
    259c:	80 95       	com	r24
    259e:	90 95       	com	r25
    25a0:	8e 0f       	add	r24, r30
    25a2:	9f 1f       	adc	r25, r31
    25a4:	08 95       	ret

000025a6 <fputc>:
    25a6:	0f 93       	push	r16
    25a8:	1f 93       	push	r17
    25aa:	cf 93       	push	r28
    25ac:	df 93       	push	r29
    25ae:	fb 01       	movw	r30, r22
    25b0:	23 81       	ldd	r18, Z+3	; 0x03
    25b2:	21 fd       	sbrc	r18, 1
    25b4:	03 c0       	rjmp	.+6      	; 0x25bc <fputc+0x16>
    25b6:	8f ef       	ldi	r24, 0xFF	; 255
    25b8:	9f ef       	ldi	r25, 0xFF	; 255
    25ba:	28 c0       	rjmp	.+80     	; 0x260c <fputc+0x66>
    25bc:	22 ff       	sbrs	r18, 2
    25be:	16 c0       	rjmp	.+44     	; 0x25ec <fputc+0x46>
    25c0:	46 81       	ldd	r20, Z+6	; 0x06
    25c2:	57 81       	ldd	r21, Z+7	; 0x07
    25c4:	24 81       	ldd	r18, Z+4	; 0x04
    25c6:	35 81       	ldd	r19, Z+5	; 0x05
    25c8:	42 17       	cp	r20, r18
    25ca:	53 07       	cpc	r21, r19
    25cc:	44 f4       	brge	.+16     	; 0x25de <fputc+0x38>
    25ce:	a0 81       	ld	r26, Z
    25d0:	b1 81       	ldd	r27, Z+1	; 0x01
    25d2:	9d 01       	movw	r18, r26
    25d4:	2f 5f       	subi	r18, 0xFF	; 255
    25d6:	3f 4f       	sbci	r19, 0xFF	; 255
    25d8:	31 83       	std	Z+1, r19	; 0x01
    25da:	20 83       	st	Z, r18
    25dc:	8c 93       	st	X, r24
    25de:	26 81       	ldd	r18, Z+6	; 0x06
    25e0:	37 81       	ldd	r19, Z+7	; 0x07
    25e2:	2f 5f       	subi	r18, 0xFF	; 255
    25e4:	3f 4f       	sbci	r19, 0xFF	; 255
    25e6:	37 83       	std	Z+7, r19	; 0x07
    25e8:	26 83       	std	Z+6, r18	; 0x06
    25ea:	10 c0       	rjmp	.+32     	; 0x260c <fputc+0x66>
    25ec:	eb 01       	movw	r28, r22
    25ee:	09 2f       	mov	r16, r25
    25f0:	18 2f       	mov	r17, r24
    25f2:	00 84       	ldd	r0, Z+8	; 0x08
    25f4:	f1 85       	ldd	r31, Z+9	; 0x09
    25f6:	e0 2d       	mov	r30, r0
    25f8:	09 95       	icall
    25fa:	89 2b       	or	r24, r25
    25fc:	e1 f6       	brne	.-72     	; 0x25b6 <fputc+0x10>
    25fe:	8e 81       	ldd	r24, Y+6	; 0x06
    2600:	9f 81       	ldd	r25, Y+7	; 0x07
    2602:	01 96       	adiw	r24, 0x01	; 1
    2604:	9f 83       	std	Y+7, r25	; 0x07
    2606:	8e 83       	std	Y+6, r24	; 0x06
    2608:	81 2f       	mov	r24, r17
    260a:	90 2f       	mov	r25, r16
    260c:	df 91       	pop	r29
    260e:	cf 91       	pop	r28
    2610:	1f 91       	pop	r17
    2612:	0f 91       	pop	r16
    2614:	08 95       	ret

00002616 <sprintf>:
    2616:	ae e0       	ldi	r26, 0x0E	; 14
    2618:	b0 e0       	ldi	r27, 0x00	; 0
    261a:	e1 e1       	ldi	r30, 0x11	; 17
    261c:	f3 e1       	ldi	r31, 0x13	; 19
    261e:	0c 94 bc 11 	jmp	0x2378	; 0x2378 <__prologue_saves__+0x1c>
    2622:	0d 89       	ldd	r16, Y+21	; 0x15
    2624:	1e 89       	ldd	r17, Y+22	; 0x16
    2626:	86 e0       	ldi	r24, 0x06	; 6
    2628:	8c 83       	std	Y+4, r24	; 0x04
    262a:	1a 83       	std	Y+2, r17	; 0x02
    262c:	09 83       	std	Y+1, r16	; 0x01
    262e:	8f ef       	ldi	r24, 0xFF	; 255
    2630:	9f e7       	ldi	r25, 0x7F	; 127
    2632:	9e 83       	std	Y+6, r25	; 0x06
    2634:	8d 83       	std	Y+5, r24	; 0x05
    2636:	ae 01       	movw	r20, r28
    2638:	47 5e       	subi	r20, 0xE7	; 231
    263a:	5f 4f       	sbci	r21, 0xFF	; 255
    263c:	6f 89       	ldd	r22, Y+23	; 0x17
    263e:	78 8d       	ldd	r23, Y+24	; 0x18
    2640:	ce 01       	movw	r24, r28
    2642:	01 96       	adiw	r24, 0x01	; 1
    2644:	0e 94 2c 0e 	call	0x1c58	; 0x1c58 <vfprintf>
    2648:	2f 81       	ldd	r18, Y+7	; 0x07
    264a:	38 85       	ldd	r19, Y+8	; 0x08
    264c:	f8 01       	movw	r30, r16
    264e:	e2 0f       	add	r30, r18
    2650:	f3 1f       	adc	r31, r19
    2652:	10 82       	st	Z, r1
    2654:	2e 96       	adiw	r28, 0x0e	; 14
    2656:	e4 e0       	ldi	r30, 0x04	; 4
    2658:	0c 94 d8 11 	jmp	0x23b0	; 0x23b0 <__epilogue_restores__+0x1c>

0000265c <__ultoa_invert>:
    265c:	fa 01       	movw	r30, r20
    265e:	aa 27       	eor	r26, r26
    2660:	28 30       	cpi	r18, 0x08	; 8
    2662:	51 f1       	breq	.+84     	; 0x26b8 <__ultoa_invert+0x5c>
    2664:	20 31       	cpi	r18, 0x10	; 16
    2666:	81 f1       	breq	.+96     	; 0x26c8 <__ultoa_invert+0x6c>
    2668:	e8 94       	clt
    266a:	6f 93       	push	r22
    266c:	6e 7f       	andi	r22, 0xFE	; 254
    266e:	6e 5f       	subi	r22, 0xFE	; 254
    2670:	7f 4f       	sbci	r23, 0xFF	; 255
    2672:	8f 4f       	sbci	r24, 0xFF	; 255
    2674:	9f 4f       	sbci	r25, 0xFF	; 255
    2676:	af 4f       	sbci	r26, 0xFF	; 255
    2678:	b1 e0       	ldi	r27, 0x01	; 1
    267a:	3e d0       	rcall	.+124    	; 0x26f8 <__ultoa_invert+0x9c>
    267c:	b4 e0       	ldi	r27, 0x04	; 4
    267e:	3c d0       	rcall	.+120    	; 0x26f8 <__ultoa_invert+0x9c>
    2680:	67 0f       	add	r22, r23
    2682:	78 1f       	adc	r23, r24
    2684:	89 1f       	adc	r24, r25
    2686:	9a 1f       	adc	r25, r26
    2688:	a1 1d       	adc	r26, r1
    268a:	68 0f       	add	r22, r24
    268c:	79 1f       	adc	r23, r25
    268e:	8a 1f       	adc	r24, r26
    2690:	91 1d       	adc	r25, r1
    2692:	a1 1d       	adc	r26, r1
    2694:	6a 0f       	add	r22, r26
    2696:	71 1d       	adc	r23, r1
    2698:	81 1d       	adc	r24, r1
    269a:	91 1d       	adc	r25, r1
    269c:	a1 1d       	adc	r26, r1
    269e:	20 d0       	rcall	.+64     	; 0x26e0 <__ultoa_invert+0x84>
    26a0:	09 f4       	brne	.+2      	; 0x26a4 <__ultoa_invert+0x48>
    26a2:	68 94       	set
    26a4:	3f 91       	pop	r19
    26a6:	2a e0       	ldi	r18, 0x0A	; 10
    26a8:	26 9f       	mul	r18, r22
    26aa:	11 24       	eor	r1, r1
    26ac:	30 19       	sub	r19, r0
    26ae:	30 5d       	subi	r19, 0xD0	; 208
    26b0:	31 93       	st	Z+, r19
    26b2:	de f6       	brtc	.-74     	; 0x266a <__ultoa_invert+0xe>
    26b4:	cf 01       	movw	r24, r30
    26b6:	08 95       	ret
    26b8:	46 2f       	mov	r20, r22
    26ba:	47 70       	andi	r20, 0x07	; 7
    26bc:	40 5d       	subi	r20, 0xD0	; 208
    26be:	41 93       	st	Z+, r20
    26c0:	b3 e0       	ldi	r27, 0x03	; 3
    26c2:	0f d0       	rcall	.+30     	; 0x26e2 <__ultoa_invert+0x86>
    26c4:	c9 f7       	brne	.-14     	; 0x26b8 <__ultoa_invert+0x5c>
    26c6:	f6 cf       	rjmp	.-20     	; 0x26b4 <__ultoa_invert+0x58>
    26c8:	46 2f       	mov	r20, r22
    26ca:	4f 70       	andi	r20, 0x0F	; 15
    26cc:	40 5d       	subi	r20, 0xD0	; 208
    26ce:	4a 33       	cpi	r20, 0x3A	; 58
    26d0:	18 f0       	brcs	.+6      	; 0x26d8 <__ultoa_invert+0x7c>
    26d2:	49 5d       	subi	r20, 0xD9	; 217
    26d4:	31 fd       	sbrc	r19, 1
    26d6:	40 52       	subi	r20, 0x20	; 32
    26d8:	41 93       	st	Z+, r20
    26da:	02 d0       	rcall	.+4      	; 0x26e0 <__ultoa_invert+0x84>
    26dc:	a9 f7       	brne	.-22     	; 0x26c8 <__ultoa_invert+0x6c>
    26de:	ea cf       	rjmp	.-44     	; 0x26b4 <__ultoa_invert+0x58>
    26e0:	b4 e0       	ldi	r27, 0x04	; 4
    26e2:	a6 95       	lsr	r26
    26e4:	97 95       	ror	r25
    26e6:	87 95       	ror	r24
    26e8:	77 95       	ror	r23
    26ea:	67 95       	ror	r22
    26ec:	ba 95       	dec	r27
    26ee:	c9 f7       	brne	.-14     	; 0x26e2 <__ultoa_invert+0x86>
    26f0:	00 97       	sbiw	r24, 0x00	; 0
    26f2:	61 05       	cpc	r22, r1
    26f4:	71 05       	cpc	r23, r1
    26f6:	08 95       	ret
    26f8:	9b 01       	movw	r18, r22
    26fa:	ac 01       	movw	r20, r24
    26fc:	0a 2e       	mov	r0, r26
    26fe:	06 94       	lsr	r0
    2700:	57 95       	ror	r21
    2702:	47 95       	ror	r20
    2704:	37 95       	ror	r19
    2706:	27 95       	ror	r18
    2708:	ba 95       	dec	r27
    270a:	c9 f7       	brne	.-14     	; 0x26fe <__ultoa_invert+0xa2>
    270c:	62 0f       	add	r22, r18
    270e:	73 1f       	adc	r23, r19
    2710:	84 1f       	adc	r24, r20
    2712:	95 1f       	adc	r25, r21
    2714:	a0 1d       	adc	r26, r0
    2716:	08 95       	ret

00002718 <eeprom_read_block>:
    2718:	dc 01       	movw	r26, r24
    271a:	cb 01       	movw	r24, r22

0000271c <eeprom_read_blraw>:
    271c:	fc 01       	movw	r30, r24
    271e:	f9 99       	sbic	0x1f, 1	; 31
    2720:	fe cf       	rjmp	.-4      	; 0x271e <eeprom_read_blraw+0x2>
    2722:	06 c0       	rjmp	.+12     	; 0x2730 <eeprom_read_blraw+0x14>
    2724:	f2 bd       	out	0x22, r31	; 34
    2726:	e1 bd       	out	0x21, r30	; 33
    2728:	f8 9a       	sbi	0x1f, 0	; 31
    272a:	31 96       	adiw	r30, 0x01	; 1
    272c:	00 b4       	in	r0, 0x20	; 32
    272e:	0d 92       	st	X+, r0
    2730:	41 50       	subi	r20, 0x01	; 1
    2732:	50 40       	sbci	r21, 0x00	; 0
    2734:	b8 f7       	brcc	.-18     	; 0x2724 <eeprom_read_blraw+0x8>
    2736:	08 95       	ret

00002738 <eeprom_update_byte>:
    2738:	26 2f       	mov	r18, r22

0000273a <eeprom_update_r18>:
    273a:	f9 99       	sbic	0x1f, 1	; 31
    273c:	fe cf       	rjmp	.-4      	; 0x273a <eeprom_update_r18>
    273e:	92 bd       	out	0x22, r25	; 34
    2740:	81 bd       	out	0x21, r24	; 33
    2742:	f8 9a       	sbi	0x1f, 0	; 31
    2744:	01 97       	sbiw	r24, 0x01	; 1
    2746:	00 b4       	in	r0, 0x20	; 32
    2748:	02 16       	cp	r0, r18
    274a:	39 f0       	breq	.+14     	; 0x275a <eeprom_update_r18+0x20>
    274c:	1f ba       	out	0x1f, r1	; 31
    274e:	20 bd       	out	0x20, r18	; 32
    2750:	0f b6       	in	r0, 0x3f	; 63
    2752:	f8 94       	cli
    2754:	fa 9a       	sbi	0x1f, 2	; 31
    2756:	f9 9a       	sbi	0x1f, 1	; 31
    2758:	0f be       	out	0x3f, r0	; 63
    275a:	08 95       	ret

0000275c <eeprom_write_block>:
    275c:	dc 01       	movw	r26, r24
    275e:	cb 01       	movw	r24, r22
    2760:	03 c0       	rjmp	.+6      	; 0x2768 <eeprom_write_block+0xc>
    2762:	2d 91       	ld	r18, X+
    2764:	0e 94 b9 13 	call	0x2772	; 0x2772 <eeprom_write_r18>
    2768:	41 50       	subi	r20, 0x01	; 1
    276a:	50 40       	sbci	r21, 0x00	; 0
    276c:	d0 f7       	brcc	.-12     	; 0x2762 <eeprom_write_block+0x6>
    276e:	08 95       	ret

00002770 <eeprom_write_byte>:
    2770:	26 2f       	mov	r18, r22

00002772 <eeprom_write_r18>:
    2772:	f9 99       	sbic	0x1f, 1	; 31
    2774:	fe cf       	rjmp	.-4      	; 0x2772 <eeprom_write_r18>
    2776:	1f ba       	out	0x1f, r1	; 31
    2778:	92 bd       	out	0x22, r25	; 34
    277a:	81 bd       	out	0x21, r24	; 33
    277c:	20 bd       	out	0x20, r18	; 32
    277e:	0f b6       	in	r0, 0x3f	; 63
    2780:	f8 94       	cli
    2782:	fa 9a       	sbi	0x1f, 2	; 31
    2784:	f9 9a       	sbi	0x1f, 1	; 31
    2786:	0f be       	out	0x3f, r0	; 63
    2788:	01 96       	adiw	r24, 0x01	; 1
    278a:	08 95       	ret

0000278c <_exit>:
    278c:	f8 94       	cli

0000278e <__stop_program>:
    278e:	ff cf       	rjmp	.-2      	; 0x278e <__stop_program>
