
servo_control_baqu.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008158  080001b0  080001b0  000011b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000005a8  08008308  08008308  00009308  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080088b0  080088b0  0000a1e8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080088b0  080088b0  000098b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080088b8  080088b8  0000a1e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080088b8  080088b8  000098b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080088bc  080088bc  000098bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001e8  20000000  080088c0  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000a1e8  2**0
                  CONTENTS
 10 .bss          000003dc  200001e8  200001e8  0000a1e8  2**2
                  ALLOC
 11 ._user_heap_stack 00003004  200005c4  200005c4  0000a1e8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000a1e8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000163b8  00000000  00000000  0000a218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003778  00000000  00000000  000205d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000012f8  00000000  00000000  00023d48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000e8f  00000000  00000000  00025040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002af09  00000000  00000000  00025ecf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019096  00000000  00000000  00050dd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000fa35c  00000000  00000000  00069e6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001641ca  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00005d9c  00000000  00000000  00164210  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  00169fac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	@ (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	@ (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	00000000 	.word	0x00000000
 80001d0:	080082f0 	.word	0x080082f0

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	@ (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	@ (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	@ (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001ec 	.word	0x200001ec
 80001ec:	080082f0 	.word	0x080082f0

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_uldivmod>:
 8000bc8:	b953      	cbnz	r3, 8000be0 <__aeabi_uldivmod+0x18>
 8000bca:	b94a      	cbnz	r2, 8000be0 <__aeabi_uldivmod+0x18>
 8000bcc:	2900      	cmp	r1, #0
 8000bce:	bf08      	it	eq
 8000bd0:	2800      	cmpeq	r0, #0
 8000bd2:	bf1c      	itt	ne
 8000bd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bdc:	f000 b988 	b.w	8000ef0 <__aeabi_idiv0>
 8000be0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000be4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000be8:	f000 f806 	bl	8000bf8 <__udivmoddi4>
 8000bec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bf4:	b004      	add	sp, #16
 8000bf6:	4770      	bx	lr

08000bf8 <__udivmoddi4>:
 8000bf8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bfc:	9d08      	ldr	r5, [sp, #32]
 8000bfe:	468e      	mov	lr, r1
 8000c00:	4604      	mov	r4, r0
 8000c02:	4688      	mov	r8, r1
 8000c04:	2b00      	cmp	r3, #0
 8000c06:	d14a      	bne.n	8000c9e <__udivmoddi4+0xa6>
 8000c08:	428a      	cmp	r2, r1
 8000c0a:	4617      	mov	r7, r2
 8000c0c:	d962      	bls.n	8000cd4 <__udivmoddi4+0xdc>
 8000c0e:	fab2 f682 	clz	r6, r2
 8000c12:	b14e      	cbz	r6, 8000c28 <__udivmoddi4+0x30>
 8000c14:	f1c6 0320 	rsb	r3, r6, #32
 8000c18:	fa01 f806 	lsl.w	r8, r1, r6
 8000c1c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c20:	40b7      	lsls	r7, r6
 8000c22:	ea43 0808 	orr.w	r8, r3, r8
 8000c26:	40b4      	lsls	r4, r6
 8000c28:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c2c:	fa1f fc87 	uxth.w	ip, r7
 8000c30:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c34:	0c23      	lsrs	r3, r4, #16
 8000c36:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c3a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c3e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c42:	429a      	cmp	r2, r3
 8000c44:	d909      	bls.n	8000c5a <__udivmoddi4+0x62>
 8000c46:	18fb      	adds	r3, r7, r3
 8000c48:	f101 30ff 	add.w	r0, r1, #4294967295
 8000c4c:	f080 80ea 	bcs.w	8000e24 <__udivmoddi4+0x22c>
 8000c50:	429a      	cmp	r2, r3
 8000c52:	f240 80e7 	bls.w	8000e24 <__udivmoddi4+0x22c>
 8000c56:	3902      	subs	r1, #2
 8000c58:	443b      	add	r3, r7
 8000c5a:	1a9a      	subs	r2, r3, r2
 8000c5c:	b2a3      	uxth	r3, r4
 8000c5e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c62:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c6a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c6e:	459c      	cmp	ip, r3
 8000c70:	d909      	bls.n	8000c86 <__udivmoddi4+0x8e>
 8000c72:	18fb      	adds	r3, r7, r3
 8000c74:	f100 32ff 	add.w	r2, r0, #4294967295
 8000c78:	f080 80d6 	bcs.w	8000e28 <__udivmoddi4+0x230>
 8000c7c:	459c      	cmp	ip, r3
 8000c7e:	f240 80d3 	bls.w	8000e28 <__udivmoddi4+0x230>
 8000c82:	443b      	add	r3, r7
 8000c84:	3802      	subs	r0, #2
 8000c86:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000c8a:	eba3 030c 	sub.w	r3, r3, ip
 8000c8e:	2100      	movs	r1, #0
 8000c90:	b11d      	cbz	r5, 8000c9a <__udivmoddi4+0xa2>
 8000c92:	40f3      	lsrs	r3, r6
 8000c94:	2200      	movs	r2, #0
 8000c96:	e9c5 3200 	strd	r3, r2, [r5]
 8000c9a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d905      	bls.n	8000cae <__udivmoddi4+0xb6>
 8000ca2:	b10d      	cbz	r5, 8000ca8 <__udivmoddi4+0xb0>
 8000ca4:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca8:	2100      	movs	r1, #0
 8000caa:	4608      	mov	r0, r1
 8000cac:	e7f5      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cae:	fab3 f183 	clz	r1, r3
 8000cb2:	2900      	cmp	r1, #0
 8000cb4:	d146      	bne.n	8000d44 <__udivmoddi4+0x14c>
 8000cb6:	4573      	cmp	r3, lr
 8000cb8:	d302      	bcc.n	8000cc0 <__udivmoddi4+0xc8>
 8000cba:	4282      	cmp	r2, r0
 8000cbc:	f200 8105 	bhi.w	8000eca <__udivmoddi4+0x2d2>
 8000cc0:	1a84      	subs	r4, r0, r2
 8000cc2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cc6:	2001      	movs	r0, #1
 8000cc8:	4690      	mov	r8, r2
 8000cca:	2d00      	cmp	r5, #0
 8000ccc:	d0e5      	beq.n	8000c9a <__udivmoddi4+0xa2>
 8000cce:	e9c5 4800 	strd	r4, r8, [r5]
 8000cd2:	e7e2      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000cd4:	2a00      	cmp	r2, #0
 8000cd6:	f000 8090 	beq.w	8000dfa <__udivmoddi4+0x202>
 8000cda:	fab2 f682 	clz	r6, r2
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	f040 80a4 	bne.w	8000e2c <__udivmoddi4+0x234>
 8000ce4:	1a8a      	subs	r2, r1, r2
 8000ce6:	0c03      	lsrs	r3, r0, #16
 8000ce8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cec:	b280      	uxth	r0, r0
 8000cee:	b2bc      	uxth	r4, r7
 8000cf0:	2101      	movs	r1, #1
 8000cf2:	fbb2 fcfe 	udiv	ip, r2, lr
 8000cf6:	fb0e 221c 	mls	r2, lr, ip, r2
 8000cfa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfe:	fb04 f20c 	mul.w	r2, r4, ip
 8000d02:	429a      	cmp	r2, r3
 8000d04:	d907      	bls.n	8000d16 <__udivmoddi4+0x11e>
 8000d06:	18fb      	adds	r3, r7, r3
 8000d08:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d0c:	d202      	bcs.n	8000d14 <__udivmoddi4+0x11c>
 8000d0e:	429a      	cmp	r2, r3
 8000d10:	f200 80e0 	bhi.w	8000ed4 <__udivmoddi4+0x2dc>
 8000d14:	46c4      	mov	ip, r8
 8000d16:	1a9b      	subs	r3, r3, r2
 8000d18:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d1c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d20:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d24:	fb02 f404 	mul.w	r4, r2, r4
 8000d28:	429c      	cmp	r4, r3
 8000d2a:	d907      	bls.n	8000d3c <__udivmoddi4+0x144>
 8000d2c:	18fb      	adds	r3, r7, r3
 8000d2e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000d32:	d202      	bcs.n	8000d3a <__udivmoddi4+0x142>
 8000d34:	429c      	cmp	r4, r3
 8000d36:	f200 80ca 	bhi.w	8000ece <__udivmoddi4+0x2d6>
 8000d3a:	4602      	mov	r2, r0
 8000d3c:	1b1b      	subs	r3, r3, r4
 8000d3e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d42:	e7a5      	b.n	8000c90 <__udivmoddi4+0x98>
 8000d44:	f1c1 0620 	rsb	r6, r1, #32
 8000d48:	408b      	lsls	r3, r1
 8000d4a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d4e:	431f      	orrs	r7, r3
 8000d50:	fa0e f401 	lsl.w	r4, lr, r1
 8000d54:	fa20 f306 	lsr.w	r3, r0, r6
 8000d58:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d5c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d60:	4323      	orrs	r3, r4
 8000d62:	fa00 f801 	lsl.w	r8, r0, r1
 8000d66:	fa1f fc87 	uxth.w	ip, r7
 8000d6a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d6e:	0c1c      	lsrs	r4, r3, #16
 8000d70:	fb09 ee10 	mls	lr, r9, r0, lr
 8000d74:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000d78:	fb00 fe0c 	mul.w	lr, r0, ip
 8000d7c:	45a6      	cmp	lr, r4
 8000d7e:	fa02 f201 	lsl.w	r2, r2, r1
 8000d82:	d909      	bls.n	8000d98 <__udivmoddi4+0x1a0>
 8000d84:	193c      	adds	r4, r7, r4
 8000d86:	f100 3aff 	add.w	sl, r0, #4294967295
 8000d8a:	f080 809c 	bcs.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d8e:	45a6      	cmp	lr, r4
 8000d90:	f240 8099 	bls.w	8000ec6 <__udivmoddi4+0x2ce>
 8000d94:	3802      	subs	r0, #2
 8000d96:	443c      	add	r4, r7
 8000d98:	eba4 040e 	sub.w	r4, r4, lr
 8000d9c:	fa1f fe83 	uxth.w	lr, r3
 8000da0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000da4:	fb09 4413 	mls	r4, r9, r3, r4
 8000da8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000dac:	fb03 fc0c 	mul.w	ip, r3, ip
 8000db0:	45a4      	cmp	ip, r4
 8000db2:	d908      	bls.n	8000dc6 <__udivmoddi4+0x1ce>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f103 3eff 	add.w	lr, r3, #4294967295
 8000dba:	f080 8082 	bcs.w	8000ec2 <__udivmoddi4+0x2ca>
 8000dbe:	45a4      	cmp	ip, r4
 8000dc0:	d97f      	bls.n	8000ec2 <__udivmoddi4+0x2ca>
 8000dc2:	3b02      	subs	r3, #2
 8000dc4:	443c      	add	r4, r7
 8000dc6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dca:	eba4 040c 	sub.w	r4, r4, ip
 8000dce:	fba0 ec02 	umull	lr, ip, r0, r2
 8000dd2:	4564      	cmp	r4, ip
 8000dd4:	4673      	mov	r3, lr
 8000dd6:	46e1      	mov	r9, ip
 8000dd8:	d362      	bcc.n	8000ea0 <__udivmoddi4+0x2a8>
 8000dda:	d05f      	beq.n	8000e9c <__udivmoddi4+0x2a4>
 8000ddc:	b15d      	cbz	r5, 8000df6 <__udivmoddi4+0x1fe>
 8000dde:	ebb8 0203 	subs.w	r2, r8, r3
 8000de2:	eb64 0409 	sbc.w	r4, r4, r9
 8000de6:	fa04 f606 	lsl.w	r6, r4, r6
 8000dea:	fa22 f301 	lsr.w	r3, r2, r1
 8000dee:	431e      	orrs	r6, r3
 8000df0:	40cc      	lsrs	r4, r1
 8000df2:	e9c5 6400 	strd	r6, r4, [r5]
 8000df6:	2100      	movs	r1, #0
 8000df8:	e74f      	b.n	8000c9a <__udivmoddi4+0xa2>
 8000dfa:	fbb1 fcf2 	udiv	ip, r1, r2
 8000dfe:	0c01      	lsrs	r1, r0, #16
 8000e00:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e04:	b280      	uxth	r0, r0
 8000e06:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e0a:	463b      	mov	r3, r7
 8000e0c:	4638      	mov	r0, r7
 8000e0e:	463c      	mov	r4, r7
 8000e10:	46b8      	mov	r8, r7
 8000e12:	46be      	mov	lr, r7
 8000e14:	2620      	movs	r6, #32
 8000e16:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e1a:	eba2 0208 	sub.w	r2, r2, r8
 8000e1e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e22:	e766      	b.n	8000cf2 <__udivmoddi4+0xfa>
 8000e24:	4601      	mov	r1, r0
 8000e26:	e718      	b.n	8000c5a <__udivmoddi4+0x62>
 8000e28:	4610      	mov	r0, r2
 8000e2a:	e72c      	b.n	8000c86 <__udivmoddi4+0x8e>
 8000e2c:	f1c6 0220 	rsb	r2, r6, #32
 8000e30:	fa2e f302 	lsr.w	r3, lr, r2
 8000e34:	40b7      	lsls	r7, r6
 8000e36:	40b1      	lsls	r1, r6
 8000e38:	fa20 f202 	lsr.w	r2, r0, r2
 8000e3c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e40:	430a      	orrs	r2, r1
 8000e42:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e46:	b2bc      	uxth	r4, r7
 8000e48:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e4c:	0c11      	lsrs	r1, r2, #16
 8000e4e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e52:	fb08 f904 	mul.w	r9, r8, r4
 8000e56:	40b0      	lsls	r0, r6
 8000e58:	4589      	cmp	r9, r1
 8000e5a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e5e:	b280      	uxth	r0, r0
 8000e60:	d93e      	bls.n	8000ee0 <__udivmoddi4+0x2e8>
 8000e62:	1879      	adds	r1, r7, r1
 8000e64:	f108 3cff 	add.w	ip, r8, #4294967295
 8000e68:	d201      	bcs.n	8000e6e <__udivmoddi4+0x276>
 8000e6a:	4589      	cmp	r9, r1
 8000e6c:	d81f      	bhi.n	8000eae <__udivmoddi4+0x2b6>
 8000e6e:	eba1 0109 	sub.w	r1, r1, r9
 8000e72:	fbb1 f9fe 	udiv	r9, r1, lr
 8000e76:	fb09 f804 	mul.w	r8, r9, r4
 8000e7a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000e7e:	b292      	uxth	r2, r2
 8000e80:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000e84:	4542      	cmp	r2, r8
 8000e86:	d229      	bcs.n	8000edc <__udivmoddi4+0x2e4>
 8000e88:	18ba      	adds	r2, r7, r2
 8000e8a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000e8e:	d2c4      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e90:	4542      	cmp	r2, r8
 8000e92:	d2c2      	bcs.n	8000e1a <__udivmoddi4+0x222>
 8000e94:	f1a9 0102 	sub.w	r1, r9, #2
 8000e98:	443a      	add	r2, r7
 8000e9a:	e7be      	b.n	8000e1a <__udivmoddi4+0x222>
 8000e9c:	45f0      	cmp	r8, lr
 8000e9e:	d29d      	bcs.n	8000ddc <__udivmoddi4+0x1e4>
 8000ea0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ea4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ea8:	3801      	subs	r0, #1
 8000eaa:	46e1      	mov	r9, ip
 8000eac:	e796      	b.n	8000ddc <__udivmoddi4+0x1e4>
 8000eae:	eba7 0909 	sub.w	r9, r7, r9
 8000eb2:	4449      	add	r1, r9
 8000eb4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000eb8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ebc:	fb09 f804 	mul.w	r8, r9, r4
 8000ec0:	e7db      	b.n	8000e7a <__udivmoddi4+0x282>
 8000ec2:	4673      	mov	r3, lr
 8000ec4:	e77f      	b.n	8000dc6 <__udivmoddi4+0x1ce>
 8000ec6:	4650      	mov	r0, sl
 8000ec8:	e766      	b.n	8000d98 <__udivmoddi4+0x1a0>
 8000eca:	4608      	mov	r0, r1
 8000ecc:	e6fd      	b.n	8000cca <__udivmoddi4+0xd2>
 8000ece:	443b      	add	r3, r7
 8000ed0:	3a02      	subs	r2, #2
 8000ed2:	e733      	b.n	8000d3c <__udivmoddi4+0x144>
 8000ed4:	f1ac 0c02 	sub.w	ip, ip, #2
 8000ed8:	443b      	add	r3, r7
 8000eda:	e71c      	b.n	8000d16 <__udivmoddi4+0x11e>
 8000edc:	4649      	mov	r1, r9
 8000ede:	e79c      	b.n	8000e1a <__udivmoddi4+0x222>
 8000ee0:	eba1 0109 	sub.w	r1, r1, r9
 8000ee4:	46c4      	mov	ip, r8
 8000ee6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eea:	fb09 f804 	mul.w	r8, r9, r4
 8000eee:	e7c4      	b.n	8000e7a <__udivmoddi4+0x282>

08000ef0 <__aeabi_idiv0>:
 8000ef0:	4770      	bx	lr
 8000ef2:	bf00      	nop

08000ef4 <MX_ADC1_Init>:

ADC_HandleTypeDef hadc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ef4:	b580      	push	{r7, lr}
 8000ef6:	b084      	sub	sp, #16
 8000ef8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000efa:	463b      	mov	r3, r7
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
 8000f00:	605a      	str	r2, [r3, #4]
 8000f02:	609a      	str	r2, [r3, #8]
 8000f04:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000f06:	4b21      	ldr	r3, [pc, #132]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f08:	4a21      	ldr	r2, [pc, #132]	@ (8000f90 <MX_ADC1_Init+0x9c>)
 8000f0a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f0e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000f12:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000f14:	4b1d      	ldr	r3, [pc, #116]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8000f1a:	4b1c      	ldr	r3, [pc, #112]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000f20:	4b1a      	ldr	r3, [pc, #104]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000f26:	4b19      	ldr	r3, [pc, #100]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f2e:	4b17      	ldr	r3, [pc, #92]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f30:	2200      	movs	r2, #0
 8000f32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000f34:	4b15      	ldr	r3, [pc, #84]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f36:	4a17      	ldr	r2, [pc, #92]	@ (8000f94 <MX_ADC1_Init+0xa0>)
 8000f38:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000f3a:	4b14      	ldr	r3, [pc, #80]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f3c:	2200      	movs	r2, #0
 8000f3e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000f40:	4b12      	ldr	r3, [pc, #72]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f42:	2201      	movs	r2, #1
 8000f44:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000f46:	4b11      	ldr	r3, [pc, #68]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f48:	2200      	movs	r2, #0
 8000f4a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f4e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f50:	2201      	movs	r2, #1
 8000f52:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f54:	480d      	ldr	r0, [pc, #52]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f56:	f001 fae5 	bl	8002524 <HAL_ADC_Init>
 8000f5a:	4603      	mov	r3, r0
 8000f5c:	2b00      	cmp	r3, #0
 8000f5e:	d001      	beq.n	8000f64 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8000f60:	f000 fb2e 	bl	80015c0 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8000f64:	2304      	movs	r3, #4
 8000f66:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f68:	2301      	movs	r3, #1
 8000f6a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f6c:	2300      	movs	r3, #0
 8000f6e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f70:	463b      	mov	r3, r7
 8000f72:	4619      	mov	r1, r3
 8000f74:	4805      	ldr	r0, [pc, #20]	@ (8000f8c <MX_ADC1_Init+0x98>)
 8000f76:	f001 fb19 	bl	80025ac <HAL_ADC_ConfigChannel>
 8000f7a:	4603      	mov	r3, r0
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d001      	beq.n	8000f84 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8000f80:	f000 fb1e 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f84:	bf00      	nop
 8000f86:	3710      	adds	r7, #16
 8000f88:	46bd      	mov	sp, r7
 8000f8a:	bd80      	pop	{r7, pc}
 8000f8c:	20000204 	.word	0x20000204
 8000f90:	40012000 	.word	0x40012000
 8000f94:	0f000001 	.word	0x0f000001

08000f98 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000f98:	b580      	push	{r7, lr}
 8000f9a:	b08a      	sub	sp, #40	@ 0x28
 8000f9c:	af00      	add	r7, sp, #0
 8000f9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa0:	f107 0314 	add.w	r3, r7, #20
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	601a      	str	r2, [r3, #0]
 8000fa8:	605a      	str	r2, [r3, #4]
 8000faa:	609a      	str	r2, [r3, #8]
 8000fac:	60da      	str	r2, [r3, #12]
 8000fae:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	681b      	ldr	r3, [r3, #0]
 8000fb4:	4a17      	ldr	r2, [pc, #92]	@ (8001014 <HAL_ADC_MspInit+0x7c>)
 8000fb6:	4293      	cmp	r3, r2
 8000fb8:	d127      	bne.n	800100a <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fba:	2300      	movs	r3, #0
 8000fbc:	613b      	str	r3, [r7, #16]
 8000fbe:	4b16      	ldr	r3, [pc, #88]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	4a15      	ldr	r2, [pc, #84]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fc4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fca:	4b13      	ldr	r3, [pc, #76]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000fd2:	613b      	str	r3, [r7, #16]
 8000fd4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	60fb      	str	r3, [r7, #12]
 8000fda:	4b0f      	ldr	r3, [pc, #60]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fdc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fde:	4a0e      	ldr	r2, [pc, #56]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe0:	f043 0301 	orr.w	r3, r3, #1
 8000fe4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe6:	4b0c      	ldr	r3, [pc, #48]	@ (8001018 <HAL_ADC_MspInit+0x80>)
 8000fe8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fea:	f003 0301 	and.w	r3, r3, #1
 8000fee:	60fb      	str	r3, [r7, #12]
 8000ff0:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000ff2:	2310      	movs	r3, #16
 8000ff4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000ff6:	2303      	movs	r3, #3
 8000ff8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ffe:	f107 0314 	add.w	r3, r7, #20
 8001002:	4619      	mov	r1, r3
 8001004:	4805      	ldr	r0, [pc, #20]	@ (800101c <HAL_ADC_MspInit+0x84>)
 8001006:	f001 fef5 	bl	8002df4 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800100a:	bf00      	nop
 800100c:	3728      	adds	r7, #40	@ 0x28
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	40012000 	.word	0x40012000
 8001018:	40023800 	.word	0x40023800
 800101c:	40020000 	.word	0x40020000

08001020 <EncoderReader_Init>:
#define PULSE_PER_REV 12000      // 12000 PPR (4  48000 count/rev)
#define QUADRATURE    4          // TIM2 Encoder Mode = 4
#define COUNT_PER_REV (PULSE_PER_REV * QUADRATURE)  // 48000
#define DEG_PER_COUNT (360.0f / COUNT_PER_REV)      // 0.0075/

int EncoderReader_Init(void) {
 8001020:	b580      	push	{r7, lr}
 8001022:	af00      	add	r7, sp, #0
    encoder_count = 0;
 8001024:	4b09      	ldr	r3, [pc, #36]	@ (800104c <EncoderReader_Init+0x2c>)
 8001026:	2200      	movs	r2, #0
 8001028:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 800102a:	4b09      	ldr	r3, [pc, #36]	@ (8001050 <EncoderReader_Init+0x30>)
 800102c:	2200      	movs	r2, #0
 800102e:	601a      	str	r2, [r3, #0]
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  //   ( )
 8001030:	4b08      	ldr	r3, [pc, #32]	@ (8001054 <EncoderReader_Init+0x34>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001038:	625a      	str	r2, [r3, #36]	@ 0x24
    initialized = 1;
 800103a:	4b07      	ldr	r3, [pc, #28]	@ (8001058 <EncoderReader_Init+0x38>)
 800103c:	2201      	movs	r2, #1
 800103e:	701a      	strb	r2, [r3, #0]
    printf("[Encoder] Initialized\n");
 8001040:	4806      	ldr	r0, [pc, #24]	@ (800105c <EncoderReader_Init+0x3c>)
 8001042:	f005 f9e9 	bl	8006418 <puts>
    return 0;
 8001046:	2300      	movs	r3, #0
}
 8001048:	4618      	mov	r0, r3
 800104a:	bd80      	pop	{r7, pc}
 800104c:	2000024c 	.word	0x2000024c
 8001050:	20000250 	.word	0x20000250
 8001054:	200002ec 	.word	0x200002ec
 8001058:	20000254 	.word	0x20000254
 800105c:	08008308 	.word	0x08008308

08001060 <EncoderReader_GetAngleDeg>:

float EncoderReader_GetAngleDeg(void) {
 8001060:	b480      	push	{r7}
 8001062:	b083      	sub	sp, #12
 8001064:	af00      	add	r7, sp, #0
    //     
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
 8001066:	4b0f      	ldr	r3, [pc, #60]	@ (80010a4 <EncoderReader_GetAngleDeg+0x44>)
 8001068:	681b      	ldr	r3, [r3, #0]
 800106a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800106c:	80fb      	strh	r3, [r7, #6]
    encoder_count = (int32_t)raw - 32768;  // 16    (0~65535)
 800106e:	88fb      	ldrh	r3, [r7, #6]
 8001070:	f5a3 4300 	sub.w	r3, r3, #32768	@ 0x8000
 8001074:	4a0c      	ldr	r2, [pc, #48]	@ (80010a8 <EncoderReader_GetAngleDeg+0x48>)
 8001076:	6013      	str	r3, [r2, #0]
    int32_t adjusted_count = encoder_count - encoder_offset;
 8001078:	4b0b      	ldr	r3, [pc, #44]	@ (80010a8 <EncoderReader_GetAngleDeg+0x48>)
 800107a:	681a      	ldr	r2, [r3, #0]
 800107c:	4b0b      	ldr	r3, [pc, #44]	@ (80010ac <EncoderReader_GetAngleDeg+0x4c>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	1ad3      	subs	r3, r2, r3
 8001082:	603b      	str	r3, [r7, #0]
    return (float)adjusted_count * DEG_PER_COUNT;
 8001084:	683b      	ldr	r3, [r7, #0]
 8001086:	ee07 3a90 	vmov	s15, r3
 800108a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800108e:	ed9f 7a08 	vldr	s14, [pc, #32]	@ 80010b0 <EncoderReader_GetAngleDeg+0x50>
 8001092:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8001096:	eeb0 0a67 	vmov.f32	s0, s15
 800109a:	370c      	adds	r7, #12
 800109c:	46bd      	mov	sp, r7
 800109e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a2:	4770      	bx	lr
 80010a4:	200002ec 	.word	0x200002ec
 80010a8:	2000024c 	.word	0x2000024c
 80010ac:	20000250 	.word	0x20000250
 80010b0:	3bf5c28f 	.word	0x3bf5c28f

080010b4 <EncoderReader_Reset>:
    uint16_t raw = __HAL_TIM_GET_COUNTER(&ENCODER_TIMER);
    encoder_count = (int32_t)raw - 32768;
    return encoder_count;
}

void EncoderReader_Reset(void) {
 80010b4:	b580      	push	{r7, lr}
 80010b6:	af00      	add	r7, sp, #0
    __HAL_TIM_SET_COUNTER(&ENCODER_TIMER, 32768);  // TIM4   
 80010b8:	4b07      	ldr	r3, [pc, #28]	@ (80010d8 <EncoderReader_Reset+0x24>)
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 80010c0:	625a      	str	r2, [r3, #36]	@ 0x24
    encoder_count = 0;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <EncoderReader_Reset+0x28>)
 80010c4:	2200      	movs	r2, #0
 80010c6:	601a      	str	r2, [r3, #0]
    encoder_offset = 0;
 80010c8:	4b05      	ldr	r3, [pc, #20]	@ (80010e0 <EncoderReader_Reset+0x2c>)
 80010ca:	2200      	movs	r2, #0
 80010cc:	601a      	str	r2, [r3, #0]
    printf("[Encoder] Reset\n");
 80010ce:	4805      	ldr	r0, [pc, #20]	@ (80010e4 <EncoderReader_Reset+0x30>)
 80010d0:	f005 f9a2 	bl	8006418 <puts>
}
 80010d4:	bf00      	nop
 80010d6:	bd80      	pop	{r7, pc}
 80010d8:	200002ec 	.word	0x200002ec
 80010dc:	2000024c 	.word	0x2000024c
 80010e0:	20000250 	.word	0x20000250
 80010e4:	08008320 	.word	0x08008320

080010e8 <MX_GPIO_Init>:
     PA8   ------> USB_OTG_FS_SOF
     PA11   ------> USB_OTG_FS_DM
     PA12   ------> USB_OTG_FS_DP
*/
void MX_GPIO_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b08c      	sub	sp, #48	@ 0x30
 80010ec:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ee:	f107 031c 	add.w	r3, r7, #28
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
 80010fa:	60da      	str	r2, [r3, #12]
 80010fc:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010fe:	2300      	movs	r3, #0
 8001100:	61bb      	str	r3, [r7, #24]
 8001102:	4b70      	ldr	r3, [pc, #448]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001106:	4a6f      	ldr	r2, [pc, #444]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001108:	f043 0304 	orr.w	r3, r3, #4
 800110c:	6313      	str	r3, [r2, #48]	@ 0x30
 800110e:	4b6d      	ldr	r3, [pc, #436]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001112:	f003 0304 	and.w	r3, r3, #4
 8001116:	61bb      	str	r3, [r7, #24]
 8001118:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800111a:	2300      	movs	r3, #0
 800111c:	617b      	str	r3, [r7, #20]
 800111e:	4b69      	ldr	r3, [pc, #420]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001122:	4a68      	ldr	r2, [pc, #416]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001124:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001128:	6313      	str	r3, [r2, #48]	@ 0x30
 800112a:	4b66      	ldr	r3, [pc, #408]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800112c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800112e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001132:	617b      	str	r3, [r7, #20]
 8001134:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001136:	2300      	movs	r3, #0
 8001138:	613b      	str	r3, [r7, #16]
 800113a:	4b62      	ldr	r3, [pc, #392]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800113c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800113e:	4a61      	ldr	r2, [pc, #388]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001140:	f043 0301 	orr.w	r3, r3, #1
 8001144:	6313      	str	r3, [r2, #48]	@ 0x30
 8001146:	4b5f      	ldr	r3, [pc, #380]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800114a:	f003 0301 	and.w	r3, r3, #1
 800114e:	613b      	str	r3, [r7, #16]
 8001150:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001152:	2300      	movs	r3, #0
 8001154:	60fb      	str	r3, [r7, #12]
 8001156:	4b5b      	ldr	r3, [pc, #364]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001158:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800115a:	4a5a      	ldr	r2, [pc, #360]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800115c:	f043 0302 	orr.w	r3, r3, #2
 8001160:	6313      	str	r3, [r2, #48]	@ 0x30
 8001162:	4b58      	ldr	r3, [pc, #352]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001164:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001166:	f003 0302 	and.w	r3, r3, #2
 800116a:	60fb      	str	r3, [r7, #12]
 800116c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800116e:	2300      	movs	r3, #0
 8001170:	60bb      	str	r3, [r7, #8]
 8001172:	4b54      	ldr	r3, [pc, #336]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001174:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001176:	4a53      	ldr	r2, [pc, #332]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001178:	f043 0310 	orr.w	r3, r3, #16
 800117c:	6313      	str	r3, [r2, #48]	@ 0x30
 800117e:	4b51      	ldr	r3, [pc, #324]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001180:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001182:	f003 0310 	and.w	r3, r3, #16
 8001186:	60bb      	str	r3, [r7, #8]
 8001188:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800118a:	2300      	movs	r3, #0
 800118c:	607b      	str	r3, [r7, #4]
 800118e:	4b4d      	ldr	r3, [pc, #308]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001190:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001192:	4a4c      	ldr	r2, [pc, #304]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 8001194:	f043 0308 	orr.w	r3, r3, #8
 8001198:	6313      	str	r3, [r2, #48]	@ 0x30
 800119a:	4b4a      	ldr	r3, [pc, #296]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 800119c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119e:	f003 0308 	and.w	r3, r3, #8
 80011a2:	607b      	str	r3, [r7, #4]
 80011a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80011a6:	2300      	movs	r3, #0
 80011a8:	603b      	str	r3, [r7, #0]
 80011aa:	4b46      	ldr	r3, [pc, #280]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 80011ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ae:	4a45      	ldr	r2, [pc, #276]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 80011b0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80011b4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011b6:	4b43      	ldr	r3, [pc, #268]	@ (80012c4 <MX_GPIO_Init+0x1dc>)
 80011b8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80011be:	603b      	str	r3, [r7, #0]
 80011c0:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 80011c2:	2200      	movs	r2, #0
 80011c4:	f244 0181 	movw	r1, #16513	@ 0x4081
 80011c8:	483f      	ldr	r0, [pc, #252]	@ (80012c8 <MX_GPIO_Init+0x1e0>)
 80011ca:	f001 ffd7 	bl	800317c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 80011ce:	2200      	movs	r2, #0
 80011d0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011d4:	483d      	ldr	r0, [pc, #244]	@ (80012cc <MX_GPIO_Init+0x1e4>)
 80011d6:	f001 ffd1 	bl	800317c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, SVON_PIN_Pin|EMG_PIN_Pin, GPIO_PIN_SET);
 80011da:	2201      	movs	r2, #1
 80011dc:	f44f 4140 	mov.w	r1, #49152	@ 0xc000
 80011e0:	483b      	ldr	r0, [pc, #236]	@ (80012d0 <MX_GPIO_Init+0x1e8>)
 80011e2:	f001 ffcb 	bl	800317c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2140      	movs	r1, #64	@ 0x40
 80011ea:	483a      	ldr	r0, [pc, #232]	@ (80012d4 <MX_GPIO_Init+0x1ec>)
 80011ec:	f001 ffc6 	bl	800317c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80011f0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011f4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011f6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80011fa:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fc:	2300      	movs	r3, #0
 80011fe:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	4619      	mov	r1, r3
 8001206:	4834      	ldr	r0, [pc, #208]	@ (80012d8 <MX_GPIO_Init+0x1f0>)
 8001208:	f001 fdf4 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800120c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8001210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001212:	2301      	movs	r3, #1
 8001214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001216:	2300      	movs	r3, #0
 8001218:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800121a:	2300      	movs	r3, #0
 800121c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800121e:	f107 031c 	add.w	r3, r7, #28
 8001222:	4619      	mov	r1, r3
 8001224:	4828      	ldr	r0, [pc, #160]	@ (80012c8 <MX_GPIO_Init+0x1e0>)
 8001226:	f001 fde5 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : DIR_PIN_Pin */
  GPIO_InitStruct.Pin = DIR_PIN_Pin;
 800122a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800122e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001230:	2301      	movs	r3, #1
 8001232:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001234:	2300      	movs	r3, #0
 8001236:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001238:	2300      	movs	r3, #0
 800123a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DIR_PIN_GPIO_Port, &GPIO_InitStruct);
 800123c:	f107 031c 	add.w	r3, r7, #28
 8001240:	4619      	mov	r1, r3
 8001242:	4822      	ldr	r0, [pc, #136]	@ (80012cc <MX_GPIO_Init+0x1e4>)
 8001244:	f001 fdd6 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SVON_PIN_Pin EMG_PIN_Pin */
  GPIO_InitStruct.Pin = SVON_PIN_Pin|EMG_PIN_Pin;
 8001248:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 800124c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800124e:	2301      	movs	r3, #1
 8001250:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001252:	2300      	movs	r3, #0
 8001254:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001256:	2300      	movs	r3, #0
 8001258:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800125a:	f107 031c 	add.w	r3, r7, #28
 800125e:	4619      	mov	r1, r3
 8001260:	481b      	ldr	r0, [pc, #108]	@ (80012d0 <MX_GPIO_Init+0x1e8>)
 8001262:	f001 fdc7 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8001266:	2340      	movs	r3, #64	@ 0x40
 8001268:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800126a:	2301      	movs	r3, #1
 800126c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800126e:	2300      	movs	r3, #0
 8001270:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001272:	2300      	movs	r3, #0
 8001274:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8001276:	f107 031c 	add.w	r3, r7, #28
 800127a:	4619      	mov	r1, r3
 800127c:	4815      	ldr	r0, [pc, #84]	@ (80012d4 <MX_GPIO_Init+0x1ec>)
 800127e:	f001 fdb9 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8001282:	2380      	movs	r3, #128	@ 0x80
 8001284:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001286:	2300      	movs	r3, #0
 8001288:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800128e:	f107 031c 	add.w	r3, r7, #28
 8001292:	4619      	mov	r1, r3
 8001294:	480f      	ldr	r0, [pc, #60]	@ (80012d4 <MX_GPIO_Init+0x1ec>)
 8001296:	f001 fdad 	bl	8002df4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_DM_Pin|USB_DP_Pin;
 800129a:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 800129e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a0:	2302      	movs	r3, #2
 80012a2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012a4:	2300      	movs	r3, #0
 80012a6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80012a8:	2303      	movs	r3, #3
 80012aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80012ac:	230a      	movs	r3, #10
 80012ae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012b0:	f107 031c 	add.w	r3, r7, #28
 80012b4:	4619      	mov	r1, r3
 80012b6:	4809      	ldr	r0, [pc, #36]	@ (80012dc <MX_GPIO_Init+0x1f4>)
 80012b8:	f001 fd9c 	bl	8002df4 <HAL_GPIO_Init>

}
 80012bc:	bf00      	nop
 80012be:	3730      	adds	r7, #48	@ 0x30
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	40023800 	.word	0x40023800
 80012c8:	40020400 	.word	0x40020400
 80012cc:	40021000 	.word	0x40021000
 80012d0:	40020c00 	.word	0x40020c00
 80012d4:	40021800 	.word	0x40021800
 80012d8:	40020800 	.word	0x40020800
 80012dc:	40020000 	.word	0x40020000

080012e0 <MX_IWDG_Init>:

IWDG_HandleTypeDef hiwdg;

/* IWDG init function */
void MX_IWDG_Init(void)
{
 80012e0:	b580      	push	{r7, lr}
 80012e2:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80012e4:	4b09      	ldr	r3, [pc, #36]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001310 <MX_IWDG_Init+0x30>)
 80012e8:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_256;
 80012ea:	4b08      	ldr	r3, [pc, #32]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012ec:	2206      	movs	r2, #6
 80012ee:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 4095;
 80012f0:	4b06      	ldr	r3, [pc, #24]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012f2:	f640 72ff 	movw	r2, #4095	@ 0xfff
 80012f6:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80012f8:	4804      	ldr	r0, [pc, #16]	@ (800130c <MX_IWDG_Init+0x2c>)
 80012fa:	f001 ff58 	bl	80031ae <HAL_IWDG_Init>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d001      	beq.n	8001308 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001304:	f000 f95c 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001308:	bf00      	nop
 800130a:	bd80      	pop	{r7, pc}
 800130c:	20000258 	.word	0x20000258
 8001310:	40003000 	.word	0x40003000

08001314 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001314:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001318:	b0a1      	sub	sp, #132	@ 0x84
 800131a:	af0a      	add	r7, sp, #40	@ 0x28
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800131c:	f001 f86c 	bl	80023f8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001320:	f000 f8ca 	bl	80014b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001324:	f7ff fee0 	bl	80010e8 <MX_GPIO_Init>
  MX_USART3_UART_Init();
 8001328:	f000 ff92 	bl	8002250 <MX_USART3_UART_Init>
  MX_USART1_UART_Init();
 800132c:	f000 ff66 	bl	80021fc <MX_USART1_UART_Init>
  MX_ADC1_Init();
 8001330:	f7ff fde0 	bl	8000ef4 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001334:	f000 fda8 	bl	8001e88 <MX_TIM1_Init>
  MX_IWDG_Init();
 8001338:	f7ff ffd2 	bl	80012e0 <MX_IWDG_Init>
  MX_TIM4_Init();
 800133c:	f000 fe60 	bl	8002000 <MX_TIM4_Init>
  //MX_LWIP_Init();
  /* USER CODE BEGIN 2 */

  // PE11 TIM1_CH2 AF GPIO Output  ( )
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001340:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001344:	2200      	movs	r2, #0
 8001346:	601a      	str	r2, [r3, #0]
 8001348:	605a      	str	r2, [r3, #4]
 800134a:	609a      	str	r2, [r3, #8]
 800134c:	60da      	str	r2, [r3, #12]
 800134e:	611a      	str	r2, [r3, #16]
  GPIO_InitStruct.Pin = GPIO_PIN_11;
 8001350:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8001354:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001356:	2301      	movs	r3, #1
 8001358:	637b      	str	r3, [r7, #52]	@ 0x34
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135a:	2300      	movs	r3, #0
 800135c:	63bb      	str	r3, [r7, #56]	@ 0x38
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800135e:	2300      	movs	r3, #0
 8001360:	63fb      	str	r3, [r7, #60]	@ 0x3c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001362:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8001366:	4619      	mov	r1, r3
 8001368:	484b      	ldr	r0, [pc, #300]	@ (8001498 <main+0x184>)
 800136a:	f001 fd43 	bl	8002df4 <HAL_GPIO_Init>

  HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 800136e:	213c      	movs	r1, #60	@ 0x3c
 8001370:	484a      	ldr	r0, [pc, #296]	@ (800149c <main+0x188>)
 8001372:	f002 ff9d 	bl	80042b0 <HAL_TIM_Encoder_Start>

  Relay_Init();
 8001376:	f000 fc1b 	bl	8001bb0 <Relay_Init>
  PulseControl_Init();
 800137a:	f000 fb51 	bl	8001a20 <PulseControl_Init>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 800137e:	2100      	movs	r1, #0
 8001380:	4847      	ldr	r0, [pc, #284]	@ (80014a0 <main+0x18c>)
 8001382:	f002 fcf9 	bl	8003d78 <HAL_TIM_PWM_Start>
  EncoderReader_Init();
 8001386:	f7ff fe4b 	bl	8001020 <EncoderReader_Init>
  PositionControl_Init();
 800138a:	f000 f91f 	bl	80015cc <PositionControl_Init>

  Relay_ServoOn();
 800138e:	f000 fc21 	bl	8001bd4 <Relay_ServoOn>
  HAL_Delay(1000);
 8001392:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001396:	f001 f8a1 	bl	80024dc <HAL_Delay>

  char msg[] = "Servo Start!\r\n";
 800139a:	4b42      	ldr	r3, [pc, #264]	@ (80014a4 <main+0x190>)
 800139c:	f107 0420 	add.w	r4, r7, #32
 80013a0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013a2:	c407      	stmia	r4!, {r0, r1, r2}
 80013a4:	8023      	strh	r3, [r4, #0]
 80013a6:	3402      	adds	r4, #2
 80013a8:	0c1b      	lsrs	r3, r3, #16
 80013aa:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3, (uint8_t*)msg, strlen(msg), 100);
 80013ac:	f107 0320 	add.w	r3, r7, #32
 80013b0:	4618      	mov	r0, r3
 80013b2:	f7fe ff6d 	bl	8000290 <strlen>
 80013b6:	4603      	mov	r3, r0
 80013b8:	b29a      	uxth	r2, r3
 80013ba:	f107 0120 	add.w	r1, r7, #32
 80013be:	2364      	movs	r3, #100	@ 0x64
 80013c0:	4839      	ldr	r0, [pc, #228]	@ (80014a8 <main+0x194>)
 80013c2:	f003 feed 	bl	80051a0 <HAL_UART_Transmit>
  //if (!Homing_IsComplete()) {
  //    printf("[Main] Homing failed!\n");
  //    while (1);
  //}
  //HAL_Delay(500);
  EncoderReader_Reset(); //    (0 )
 80013c6:	f7ff fe75 	bl	80010b4 <EncoderReader_Reset>
  PositionControl_SetTarget(10.0f);
 80013ca:	eeb2 0a04 	vmov.f32	s0, #36	@ 0x41200000  10.0
 80013ce:	f000 fa6d 	bl	80018ac <PositionControl_SetTarget>
  PositionControl_Enable();
 80013d2:	f000 fabd 	bl	8001950 <PositionControl_Enable>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  uint32_t debug_cnt = 0;
 80013d6:	2300      	movs	r3, #0
 80013d8:	657b      	str	r3, [r7, #84]	@ 0x54
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
    if (interrupt_flag) {
 80013da:	4b34      	ldr	r3, [pc, #208]	@ (80014ac <main+0x198>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	b2db      	uxtb	r3, r3
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d055      	beq.n	8001490 <main+0x17c>
        interrupt_flag = 0;
 80013e4:	4b31      	ldr	r3, [pc, #196]	@ (80014ac <main+0x198>)
 80013e6:	2200      	movs	r2, #0
 80013e8:	701a      	strb	r2, [r3, #0]
        PositionControl_Update();
 80013ea:	f000 f9b9 	bl	8001760 <PositionControl_Update>

        if (++debug_cnt >= 100) {
 80013ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013f0:	3301      	adds	r3, #1
 80013f2:	657b      	str	r3, [r7, #84]	@ 0x54
 80013f4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80013f6:	2b63      	cmp	r3, #99	@ 0x63
 80013f8:	d94a      	bls.n	8001490 <main+0x17c>
            uint32_t arr = __HAL_TIM_GET_AUTORELOAD(&htim1);
 80013fa:	4b29      	ldr	r3, [pc, #164]	@ (80014a0 <main+0x18c>)
 80013fc:	681b      	ldr	r3, [r3, #0]
 80013fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001400:	653b      	str	r3, [r7, #80]	@ 0x50
            uint32_t ccr = __HAL_TIM_GET_COMPARE(&htim1, TIM_CHANNEL_1);
 8001402:	4b27      	ldr	r3, [pc, #156]	@ (80014a0 <main+0x18c>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001408:	64fb      	str	r3, [r7, #76]	@ 0x4c
            uint32_t enc_raw = __HAL_TIM_GET_COUNTER(&htim4);
 800140a:	4b24      	ldr	r3, [pc, #144]	@ (800149c <main+0x188>)
 800140c:	681b      	ldr	r3, [r3, #0]
 800140e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001410:	64bb      	str	r3, [r7, #72]	@ 0x48
            GPIO_PinState dir_state = HAL_GPIO_ReadPin(DIR_PIN_GPIO_Port, DIR_PIN_Pin);
 8001412:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001416:	4820      	ldr	r0, [pc, #128]	@ (8001498 <main+0x184>)
 8001418:	f001 fe98 	bl	800314c <HAL_GPIO_ReadPin>
 800141c:	4603      	mov	r3, r0
 800141e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
            PositionControl_State_t s = PositionControl_GetState();
 8001422:	1d3b      	adds	r3, r7, #4
 8001424:	4618      	mov	r0, r3
 8001426:	f000 fa75 	bl	8001914 <PositionControl_GetState>
            debug_cnt = 0;
 800142a:	2300      	movs	r3, #0
 800142c:	657b      	str	r3, [r7, #84]	@ 0x54
            printf("[DIAG] MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
                   (int)PositionControl_GetMode(),
 800142e:	f000 fa87 	bl	8001940 <PositionControl_GetMode>
 8001432:	4603      	mov	r3, r0
            printf("[DIAG] MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 8001434:	461e      	mov	r6, r3
                   s.target_angle,
 8001436:	687b      	ldr	r3, [r7, #4]
            printf("[DIAG] MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 8001438:	4618      	mov	r0, r3
 800143a:	f7ff f895 	bl	8000568 <__aeabi_f2d>
 800143e:	4682      	mov	sl, r0
 8001440:	468b      	mov	fp, r1
                   s.current_angle,
 8001442:	68bb      	ldr	r3, [r7, #8]
            printf("[DIAG] MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 8001444:	4618      	mov	r0, r3
 8001446:	f7ff f88f 	bl	8000568 <__aeabi_f2d>
 800144a:	4604      	mov	r4, r0
 800144c:	460d      	mov	r5, r1
                   s.error,
 800144e:	68fb      	ldr	r3, [r7, #12]
            printf("[DIAG] MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 8001450:	4618      	mov	r0, r3
 8001452:	f7ff f889 	bl	8000568 <__aeabi_f2d>
 8001456:	4680      	mov	r8, r0
 8001458:	4689      	mov	r9, r1
                   s.output,
 800145a:	693b      	ldr	r3, [r7, #16]
            printf("[DIAG] MODE:%d T:%.2f C:%.2f E:%.2f O:%.0f ARR:%lu CCR:%lu DIR:%d ENC:%lu\r\n",
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff f883 	bl	8000568 <__aeabi_f2d>
 8001462:	4602      	mov	r2, r0
 8001464:	460b      	mov	r3, r1
 8001466:	f897 1047 	ldrb.w	r1, [r7, #71]	@ 0x47
 800146a:	6cb8      	ldr	r0, [r7, #72]	@ 0x48
 800146c:	9009      	str	r0, [sp, #36]	@ 0x24
 800146e:	9108      	str	r1, [sp, #32]
 8001470:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 8001472:	9107      	str	r1, [sp, #28]
 8001474:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8001476:	9106      	str	r1, [sp, #24]
 8001478:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800147c:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8001480:	e9cd 4500 	strd	r4, r5, [sp]
 8001484:	4652      	mov	r2, sl
 8001486:	465b      	mov	r3, fp
 8001488:	4631      	mov	r1, r6
 800148a:	4809      	ldr	r0, [pc, #36]	@ (80014b0 <main+0x19c>)
 800148c:	f004 ff5c 	bl	8006348 <iprintf>
                   (int)dir_state,
                   (unsigned long)enc_raw);
        }
    }

    HAL_IWDG_Refresh(&hiwdg);
 8001490:	4808      	ldr	r0, [pc, #32]	@ (80014b4 <main+0x1a0>)
 8001492:	f001 fed0 	bl	8003236 <HAL_IWDG_Refresh>
    if (interrupt_flag) {
 8001496:	e7a0      	b.n	80013da <main+0xc6>
 8001498:	40021000 	.word	0x40021000
 800149c:	200002ec 	.word	0x200002ec
 80014a0:	200002a4 	.word	0x200002a4
 80014a4:	08008398 	.word	0x08008398
 80014a8:	2000037c 	.word	0x2000037c
 80014ac:	2000029d 	.word	0x2000029d
 80014b0:	0800834c 	.word	0x0800834c
 80014b4:	20000258 	.word	0x20000258

080014b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b094      	sub	sp, #80	@ 0x50
 80014bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80014be:	f107 0320 	add.w	r3, r7, #32
 80014c2:	2230      	movs	r2, #48	@ 0x30
 80014c4:	2100      	movs	r1, #0
 80014c6:	4618      	mov	r0, r3
 80014c8:	f005 f886 	bl	80065d8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80014cc:	f107 030c 	add.w	r3, r7, #12
 80014d0:	2200      	movs	r2, #0
 80014d2:	601a      	str	r2, [r3, #0]
 80014d4:	605a      	str	r2, [r3, #4]
 80014d6:	609a      	str	r2, [r3, #8]
 80014d8:	60da      	str	r2, [r3, #12]
 80014da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80014dc:	2300      	movs	r3, #0
 80014de:	60bb      	str	r3, [r7, #8]
 80014e0:	4b2c      	ldr	r3, [pc, #176]	@ (8001594 <SystemClock_Config+0xdc>)
 80014e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014e4:	4a2b      	ldr	r2, [pc, #172]	@ (8001594 <SystemClock_Config+0xdc>)
 80014e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80014ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80014ec:	4b29      	ldr	r3, [pc, #164]	@ (8001594 <SystemClock_Config+0xdc>)
 80014ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80014f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80014f4:	60bb      	str	r3, [r7, #8]
 80014f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80014f8:	2300      	movs	r3, #0
 80014fa:	607b      	str	r3, [r7, #4]
 80014fc:	4b26      	ldr	r3, [pc, #152]	@ (8001598 <SystemClock_Config+0xe0>)
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	4a25      	ldr	r2, [pc, #148]	@ (8001598 <SystemClock_Config+0xe0>)
 8001502:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001506:	6013      	str	r3, [r2, #0]
 8001508:	4b23      	ldr	r3, [pc, #140]	@ (8001598 <SystemClock_Config+0xe0>)
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001510:	607b      	str	r3, [r7, #4]
 8001512:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001514:	2309      	movs	r3, #9
 8001516:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001518:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 800151c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 800151e:	2301      	movs	r3, #1
 8001520:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001522:	2302      	movs	r3, #2
 8001524:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001526:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800152a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 800152c:	2304      	movs	r3, #4
 800152e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001530:	23b4      	movs	r3, #180	@ 0xb4
 8001532:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001534:	2302      	movs	r3, #2
 8001536:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001538:	2307      	movs	r3, #7
 800153a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800153c:	f107 0320 	add.w	r3, r7, #32
 8001540:	4618      	mov	r0, r3
 8001542:	f001 fed9 	bl	80032f8 <HAL_RCC_OscConfig>
 8001546:	4603      	mov	r3, r0
 8001548:	2b00      	cmp	r3, #0
 800154a:	d001      	beq.n	8001550 <SystemClock_Config+0x98>
  {
    Error_Handler();
 800154c:	f000 f838 	bl	80015c0 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001550:	f001 fe82 	bl	8003258 <HAL_PWREx_EnableOverDrive>
 8001554:	4603      	mov	r3, r0
 8001556:	2b00      	cmp	r3, #0
 8001558:	d001      	beq.n	800155e <SystemClock_Config+0xa6>
  {
    Error_Handler();
 800155a:	f000 f831 	bl	80015c0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800155e:	230f      	movs	r3, #15
 8001560:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001562:	2302      	movs	r3, #2
 8001564:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001566:	2300      	movs	r3, #0
 8001568:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800156a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 800156e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001570:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001574:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001576:	f107 030c 	add.w	r3, r7, #12
 800157a:	2105      	movs	r1, #5
 800157c:	4618      	mov	r0, r3
 800157e:	f002 f933 	bl	80037e8 <HAL_RCC_ClockConfig>
 8001582:	4603      	mov	r3, r0
 8001584:	2b00      	cmp	r3, #0
 8001586:	d001      	beq.n	800158c <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001588:	f000 f81a 	bl	80015c0 <Error_Handler>
  }
}
 800158c:	bf00      	nop
 800158e:	3750      	adds	r7, #80	@ 0x50
 8001590:	46bd      	mov	sp, r7
 8001592:	bd80      	pop	{r7, pc}
 8001594:	40023800 	.word	0x40023800
 8001598:	40007000 	.word	0x40007000

0800159c <__io_putchar>:

/* USER CODE BEGIN 4 */

// printf UART 
int __io_putchar(int ch)
{
 800159c:	b580      	push	{r7, lr}
 800159e:	b082      	sub	sp, #8
 80015a0:	af00      	add	r7, sp, #0
 80015a2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart3, (uint8_t *)&ch, 1, HAL_MAX_DELAY);
 80015a4:	1d39      	adds	r1, r7, #4
 80015a6:	f04f 33ff 	mov.w	r3, #4294967295
 80015aa:	2201      	movs	r2, #1
 80015ac:	4803      	ldr	r0, [pc, #12]	@ (80015bc <__io_putchar+0x20>)
 80015ae:	f003 fdf7 	bl	80051a0 <HAL_UART_Transmit>
    return ch;
 80015b2:	687b      	ldr	r3, [r7, #4]
}
 80015b4:	4618      	mov	r0, r3
 80015b6:	3708      	adds	r7, #8
 80015b8:	46bd      	mov	sp, r7
 80015ba:	bd80      	pop	{r7, pc}
 80015bc:	2000037c 	.word	0x2000037c

080015c0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015c4:	b672      	cpsid	i
}
 80015c6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015c8:	bf00      	nop
 80015ca:	e7fd      	b.n	80015c8 <Error_Handler+0x8>

080015cc <PositionControl_Init>:

// ==========  ==========
// Init()        .
//   

int PositionControl_Init(void) {
 80015cc:	b580      	push	{r7, lr}
 80015ce:	af00      	add	r7, sp, #0
    pid_state.prev_error = 0.0f;  //D : ( - )/dt,    
 80015d0:	4b0e      	ldr	r3, [pc, #56]	@ (800160c <PositionControl_Init+0x40>)
 80015d2:	f04f 0200 	mov.w	r2, #0
 80015d6:	601a      	str	r2, [r3, #0]
    pid_state.integral = 0.0f;   //  
 80015d8:	4b0c      	ldr	r3, [pc, #48]	@ (800160c <PositionControl_Init+0x40>)
 80015da:	f04f 0200 	mov.w	r2, #0
 80015de:	605a      	str	r2, [r3, #4]
    pid_state.last_time_ms = HAL_GetTick();  //HAL_GetTick():STM32HAL,     (dt   )
 80015e0:	f000 ff70 	bl	80024c4 <HAL_GetTick>
 80015e4:	4603      	mov	r3, r0
 80015e6:	4a09      	ldr	r2, [pc, #36]	@ (800160c <PositionControl_Init+0x40>)
 80015e8:	6093      	str	r3, [r2, #8]
    
    state.target_angle = 0.0f;
 80015ea:	4b09      	ldr	r3, [pc, #36]	@ (8001610 <PositionControl_Init+0x44>)
 80015ec:	f04f 0200 	mov.w	r2, #0
 80015f0:	601a      	str	r2, [r3, #0]
    state.current_angle = 0.0f;
 80015f2:	4b07      	ldr	r3, [pc, #28]	@ (8001610 <PositionControl_Init+0x44>)
 80015f4:	f04f 0200 	mov.w	r2, #0
 80015f8:	605a      	str	r2, [r3, #4]
    control_enabled = false; //   , , Enable()     
 80015fa:	4b06      	ldr	r3, [pc, #24]	@ (8001614 <PositionControl_Init+0x48>)
 80015fc:	2200      	movs	r2, #0
 80015fe:	701a      	strb	r2, [r3, #0]

    printf("[PosCtrl] Initialized\n");
 8001600:	4805      	ldr	r0, [pc, #20]	@ (8001618 <PositionControl_Init+0x4c>)
 8001602:	f004 ff09 	bl	8006418 <puts>
    return POS_CTRL_OK;  // 
 8001606:	2300      	movs	r3, #0
}
 8001608:	4618      	mov	r0, r3
 800160a:	bd80      	pop	{r7, pc}
 800160c:	20000268 	.word	0x20000268
 8001610:	20000274 	.word	0x20000274
 8001614:	20000290 	.word	0x20000290
 8001618:	080083a8 	.word	0x080083a8

0800161c <PID_Calculate>:

// ========== PID  ==========
static float PID_Calculate(float error, float dt) {
 800161c:	b480      	push	{r7}
 800161e:	b089      	sub	sp, #36	@ 0x24
 8001620:	af00      	add	r7, sp, #0
 8001622:	ed87 0a01 	vstr	s0, [r7, #4]
 8001626:	edc7 0a00 	vstr	s1, [r7]
    // P
    float p_term = pid_params.Kp * error;
 800162a:	4b4b      	ldr	r3, [pc, #300]	@ (8001758 <PID_Calculate+0x13c>)
 800162c:	edd3 7a00 	vldr	s15, [r3]
 8001630:	ed97 7a01 	vldr	s14, [r7, #4]
 8001634:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001638:	edc7 7a06 	vstr	s15, [r7, #24]
    
    // I (  )
    pid_state.integral += error * dt;
 800163c:	4b47      	ldr	r3, [pc, #284]	@ (800175c <PID_Calculate+0x140>)
 800163e:	ed93 7a01 	vldr	s14, [r3, #4]
 8001642:	edd7 6a01 	vldr	s13, [r7, #4]
 8001646:	edd7 7a00 	vldr	s15, [r7]
 800164a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800164e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001652:	4b42      	ldr	r3, [pc, #264]	@ (800175c <PID_Calculate+0x140>)
 8001654:	edc3 7a01 	vstr	s15, [r3, #4]
    
    //  ( )
    if (pid_state.integral > pid_params.integral_limit) {
 8001658:	4b40      	ldr	r3, [pc, #256]	@ (800175c <PID_Calculate+0x140>)
 800165a:	ed93 7a01 	vldr	s14, [r3, #4]
 800165e:	4b3e      	ldr	r3, [pc, #248]	@ (8001758 <PID_Calculate+0x13c>)
 8001660:	edd3 7a03 	vldr	s15, [r3, #12]
 8001664:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001668:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800166c:	dd04      	ble.n	8001678 <PID_Calculate+0x5c>
        pid_state.integral = pid_params.integral_limit;
 800166e:	4b3a      	ldr	r3, [pc, #232]	@ (8001758 <PID_Calculate+0x13c>)
 8001670:	68db      	ldr	r3, [r3, #12]
 8001672:	4a3a      	ldr	r2, [pc, #232]	@ (800175c <PID_Calculate+0x140>)
 8001674:	6053      	str	r3, [r2, #4]
 8001676:	e014      	b.n	80016a2 <PID_Calculate+0x86>
    } else if (pid_state.integral < -pid_params.integral_limit) {
 8001678:	4b38      	ldr	r3, [pc, #224]	@ (800175c <PID_Calculate+0x140>)
 800167a:	ed93 7a01 	vldr	s14, [r3, #4]
 800167e:	4b36      	ldr	r3, [pc, #216]	@ (8001758 <PID_Calculate+0x13c>)
 8001680:	edd3 7a03 	vldr	s15, [r3, #12]
 8001684:	eef1 7a67 	vneg.f32	s15, s15
 8001688:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800168c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001690:	d507      	bpl.n	80016a2 <PID_Calculate+0x86>
        pid_state.integral = -pid_params.integral_limit;
 8001692:	4b31      	ldr	r3, [pc, #196]	@ (8001758 <PID_Calculate+0x13c>)
 8001694:	edd3 7a03 	vldr	s15, [r3, #12]
 8001698:	eef1 7a67 	vneg.f32	s15, s15
 800169c:	4b2f      	ldr	r3, [pc, #188]	@ (800175c <PID_Calculate+0x140>)
 800169e:	edc3 7a01 	vstr	s15, [r3, #4]
    }
    
    float i_term = pid_params.Ki * pid_state.integral;
 80016a2:	4b2d      	ldr	r3, [pc, #180]	@ (8001758 <PID_Calculate+0x13c>)
 80016a4:	ed93 7a01 	vldr	s14, [r3, #4]
 80016a8:	4b2c      	ldr	r3, [pc, #176]	@ (800175c <PID_Calculate+0x140>)
 80016aa:	edd3 7a01 	vldr	s15, [r3, #4]
 80016ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016b2:	edc7 7a05 	vstr	s15, [r7, #20]
    
    // D ()
    float derivative = (error - pid_state.prev_error) / dt;
 80016b6:	4b29      	ldr	r3, [pc, #164]	@ (800175c <PID_Calculate+0x140>)
 80016b8:	edd3 7a00 	vldr	s15, [r3]
 80016bc:	ed97 7a01 	vldr	s14, [r7, #4]
 80016c0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80016c4:	ed97 7a00 	vldr	s14, [r7]
 80016c8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016cc:	edc7 7a04 	vstr	s15, [r7, #16]
    float d_term = pid_params.Kd * derivative;
 80016d0:	4b21      	ldr	r3, [pc, #132]	@ (8001758 <PID_Calculate+0x13c>)
 80016d2:	edd3 7a02 	vldr	s15, [r3, #8]
 80016d6:	ed97 7a04 	vldr	s14, [r7, #16]
 80016da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80016de:	edc7 7a03 	vstr	s15, [r7, #12]
    
    pid_state.prev_error = error;
 80016e2:	4a1e      	ldr	r2, [pc, #120]	@ (800175c <PID_Calculate+0x140>)
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	6013      	str	r3, [r2, #0]
    
    //  
    float output = p_term + i_term + d_term;
 80016e8:	ed97 7a06 	vldr	s14, [r7, #24]
 80016ec:	edd7 7a05 	vldr	s15, [r7, #20]
 80016f0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016f4:	ed97 7a03 	vldr	s14, [r7, #12]
 80016f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80016fc:	edc7 7a07 	vstr	s15, [r7, #28]
    
    //  
    if (output > pid_params.output_limit) {
 8001700:	4b15      	ldr	r3, [pc, #84]	@ (8001758 <PID_Calculate+0x13c>)
 8001702:	edd3 7a04 	vldr	s15, [r3, #16]
 8001706:	ed97 7a07 	vldr	s14, [r7, #28]
 800170a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800170e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001712:	dd03      	ble.n	800171c <PID_Calculate+0x100>
        output = pid_params.output_limit;
 8001714:	4b10      	ldr	r3, [pc, #64]	@ (8001758 <PID_Calculate+0x13c>)
 8001716:	691b      	ldr	r3, [r3, #16]
 8001718:	61fb      	str	r3, [r7, #28]
 800171a:	e012      	b.n	8001742 <PID_Calculate+0x126>
    } else if (output < -pid_params.output_limit) {
 800171c:	4b0e      	ldr	r3, [pc, #56]	@ (8001758 <PID_Calculate+0x13c>)
 800171e:	edd3 7a04 	vldr	s15, [r3, #16]
 8001722:	eef1 7a67 	vneg.f32	s15, s15
 8001726:	ed97 7a07 	vldr	s14, [r7, #28]
 800172a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800172e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001732:	d506      	bpl.n	8001742 <PID_Calculate+0x126>
        output = -pid_params.output_limit;
 8001734:	4b08      	ldr	r3, [pc, #32]	@ (8001758 <PID_Calculate+0x13c>)
 8001736:	edd3 7a04 	vldr	s15, [r3, #16]
 800173a:	eef1 7a67 	vneg.f32	s15, s15
 800173e:	edc7 7a07 	vstr	s15, [r7, #28]
    }
    
    return output;
 8001742:	69fb      	ldr	r3, [r7, #28]
 8001744:	ee07 3a90 	vmov	s15, r3
}
 8001748:	eeb0 0a67 	vmov.f32	s0, s15
 800174c:	3724      	adds	r7, #36	@ 0x24
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr
 8001756:	bf00      	nop
 8001758:	20000000 	.word	0x20000000
 800175c:	20000268 	.word	0x20000268

08001760 <PositionControl_Update>:

// ==========    (1ms !) ==========
void PositionControl_Update(void) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
    if (!control_enabled) {
 8001766:	4b4a      	ldr	r3, [pc, #296]	@ (8001890 <PositionControl_Update+0x130>)
 8001768:	781b      	ldrb	r3, [r3, #0]
 800176a:	b2db      	uxtb	r3, r3
 800176c:	f083 0301 	eor.w	r3, r3, #1
 8001770:	b2db      	uxtb	r3, r3
 8001772:	2b00      	cmp	r3, #0
 8001774:	d002      	beq.n	800177c <PositionControl_Update+0x1c>
        PulseControl_Stop();
 8001776:	f000 f9ff 	bl	8001b78 <PulseControl_Stop>
        return;
 800177a:	e085      	b.n	8001888 <PositionControl_Update+0x128>
    }
    
    // 1.   
    state.current_angle = EncoderReader_GetAngleDeg();
 800177c:	f7ff fc70 	bl	8001060 <EncoderReader_GetAngleDeg>
 8001780:	eef0 7a40 	vmov.f32	s15, s0
 8001784:	4b43      	ldr	r3, [pc, #268]	@ (8001894 <PositionControl_Update+0x134>)
 8001786:	edc3 7a01 	vstr	s15, [r3, #4]
    
    // 2.  
    if (!PositionControl_CheckSafety()) {
 800178a:	f000 f8f7 	bl	800197c <PositionControl_CheckSafety>
 800178e:	4603      	mov	r3, r0
 8001790:	f083 0301 	eor.w	r3, r3, #1
 8001794:	b2db      	uxtb	r3, r3
 8001796:	2b00      	cmp	r3, #0
 8001798:	d002      	beq.n	80017a0 <PositionControl_Update+0x40>
        PositionControl_EmergencyStop();
 800179a:	f000 f92b 	bl	80019f4 <PositionControl_EmergencyStop>
        return;
 800179e:	e073      	b.n	8001888 <PositionControl_Update+0x128>
    }
    
    // 3.  
    state.error = state.target_angle - state.current_angle;
 80017a0:	4b3c      	ldr	r3, [pc, #240]	@ (8001894 <PositionControl_Update+0x134>)
 80017a2:	ed93 7a00 	vldr	s14, [r3]
 80017a6:	4b3b      	ldr	r3, [pc, #236]	@ (8001894 <PositionControl_Update+0x134>)
 80017a8:	edd3 7a01 	vldr	s15, [r3, #4]
 80017ac:	ee77 7a67 	vsub.f32	s15, s14, s15
 80017b0:	4b38      	ldr	r3, [pc, #224]	@ (8001894 <PositionControl_Update+0x134>)
 80017b2:	edc3 7a02 	vstr	s15, [r3, #8]
    
    // 4.  
    uint32_t current_time = HAL_GetTick();
 80017b6:	f000 fe85 	bl	80024c4 <HAL_GetTick>
 80017ba:	6038      	str	r0, [r7, #0]
    float dt = (current_time - pid_state.last_time_ms) / 1000.0f;  // ms  s
 80017bc:	4b36      	ldr	r3, [pc, #216]	@ (8001898 <PositionControl_Update+0x138>)
 80017be:	689b      	ldr	r3, [r3, #8]
 80017c0:	683a      	ldr	r2, [r7, #0]
 80017c2:	1ad3      	subs	r3, r2, r3
 80017c4:	ee07 3a90 	vmov	s15, r3
 80017c8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017cc:	eddf 6a33 	vldr	s13, [pc, #204]	@ 800189c <PositionControl_Update+0x13c>
 80017d0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017d4:	edc7 7a01 	vstr	s15, [r7, #4]
    //dt 0  0  (D   ), dt     , 0.001s(1ms)     , 0.001s   D    
    if (dt <= 0.0f) {
 80017d8:	edd7 7a01 	vldr	s15, [r7, #4]
 80017dc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80017e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017e4:	d802      	bhi.n	80017ec <PositionControl_Update+0x8c>
        dt = 0.001f;  //  dt  (1ms)
 80017e6:	4b2e      	ldr	r3, [pc, #184]	@ (80018a0 <PositionControl_Update+0x140>)
 80017e8:	607b      	str	r3, [r7, #4]
 80017ea:	e00a      	b.n	8001802 <PositionControl_Update+0xa2>
        
    }else if (dt > 0.1f) {
 80017ec:	edd7 7a01 	vldr	s15, [r7, #4]
 80017f0:	ed9f 7a2c 	vldr	s14, [pc, #176]	@ 80018a4 <PositionControl_Update+0x144>
 80017f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80017f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017fc:	dd01      	ble.n	8001802 <PositionControl_Update+0xa2>
        dt = 0.1f;    //  dt  (100ms)
 80017fe:	4b2a      	ldr	r3, [pc, #168]	@ (80018a8 <PositionControl_Update+0x148>)
 8001800:	607b      	str	r3, [r7, #4]
    }

    pid_state.last_time_ms = current_time;
 8001802:	4a25      	ldr	r2, [pc, #148]	@ (8001898 <PositionControl_Update+0x138>)
 8001804:	683b      	ldr	r3, [r7, #0]
 8001806:	6093      	str	r3, [r2, #8]
    
    // 5. PID 
    state.output = PID_Calculate(state.error, dt);
 8001808:	4b22      	ldr	r3, [pc, #136]	@ (8001894 <PositionControl_Update+0x134>)
 800180a:	edd3 7a02 	vldr	s15, [r3, #8]
 800180e:	edd7 0a01 	vldr	s1, [r7, #4]
 8001812:	eeb0 0a67 	vmov.f32	s0, s15
 8001816:	f7ff ff01 	bl	800161c <PID_Calculate>
 800181a:	eef0 7a40 	vmov.f32	s15, s0
 800181e:	4b1d      	ldr	r3, [pc, #116]	@ (8001894 <PositionControl_Update+0x134>)
 8001820:	edc3 7a03 	vstr	s15, [r3, #12]
    
    // 6.  
    PulseControl_SetFrequency((int32_t)state.output);
 8001824:	4b1b      	ldr	r3, [pc, #108]	@ (8001894 <PositionControl_Update+0x134>)
 8001826:	edd3 7a03 	vldr	s15, [r3, #12]
 800182a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800182e:	ee17 0a90 	vmov	r0, s15
 8001832:	f000 f90d 	bl	8001a50 <PulseControl_SetFrequency>
    
    // 7.  
    if (fabsf(state.error) < POSITION_TOLERANCE) {
 8001836:	4b17      	ldr	r3, [pc, #92]	@ (8001894 <PositionControl_Update+0x134>)
 8001838:	edd3 7a02 	vldr	s15, [r3, #8]
 800183c:	eef0 7ae7 	vabs.f32	s15, s15
 8001840:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8001844:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001848:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800184c:	d516      	bpl.n	800187c <PositionControl_Update+0x11c>
        state.stable_time_ms += (uint32_t)(dt * 1000.0f); //    
 800184e:	4b11      	ldr	r3, [pc, #68]	@ (8001894 <PositionControl_Update+0x134>)
 8001850:	695b      	ldr	r3, [r3, #20]
 8001852:	edd7 7a01 	vldr	s15, [r7, #4]
 8001856:	ed9f 7a11 	vldr	s14, [pc, #68]	@ 800189c <PositionControl_Update+0x13c>
 800185a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800185e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001862:	ee17 2a90 	vmov	r2, s15
 8001866:	4413      	add	r3, r2
 8001868:	4a0a      	ldr	r2, [pc, #40]	@ (8001894 <PositionControl_Update+0x134>)
 800186a:	6153      	str	r3, [r2, #20]
        if (state.stable_time_ms > 100) {  // 100ms  
 800186c:	4b09      	ldr	r3, [pc, #36]	@ (8001894 <PositionControl_Update+0x134>)
 800186e:	695b      	ldr	r3, [r3, #20]
 8001870:	2b64      	cmp	r3, #100	@ 0x64
 8001872:	d909      	bls.n	8001888 <PositionControl_Update+0x128>
            state.is_stable = true;
 8001874:	4b07      	ldr	r3, [pc, #28]	@ (8001894 <PositionControl_Update+0x134>)
 8001876:	2201      	movs	r2, #1
 8001878:	741a      	strb	r2, [r3, #16]
 800187a:	e005      	b.n	8001888 <PositionControl_Update+0x128>
        }
    } else {
        state.stable_time_ms = 0;
 800187c:	4b05      	ldr	r3, [pc, #20]	@ (8001894 <PositionControl_Update+0x134>)
 800187e:	2200      	movs	r2, #0
 8001880:	615a      	str	r2, [r3, #20]
        state.is_stable = false;
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <PositionControl_Update+0x134>)
 8001884:	2200      	movs	r2, #0
 8001886:	741a      	strb	r2, [r3, #16]
    }
}
 8001888:	3708      	adds	r7, #8
 800188a:	46bd      	mov	sp, r7
 800188c:	bd80      	pop	{r7, pc}
 800188e:	bf00      	nop
 8001890:	20000290 	.word	0x20000290
 8001894:	20000274 	.word	0x20000274
 8001898:	20000268 	.word	0x20000268
 800189c:	447a0000 	.word	0x447a0000
 80018a0:	3a83126f 	.word	0x3a83126f
 80018a4:	3dcccccd 	.word	0x3dcccccd
 80018a8:	3dcccccd 	.word	0x3dcccccd

080018ac <PositionControl_SetTarget>:

// ==========   ==========
int PositionControl_SetTarget(float target_deg) {
 80018ac:	b480      	push	{r7}
 80018ae:	b083      	sub	sp, #12
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	ed87 0a01 	vstr	s0, [r7, #4]
    //  
    if (target_deg > MAX_ANGLE_DEG || target_deg < MIN_ANGLE_DEG) {
 80018b6:	edd7 7a01 	vldr	s15, [r7, #4]
 80018ba:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 8001908 <PositionControl_SetTarget+0x5c>
 80018be:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018c6:	dc08      	bgt.n	80018da <PositionControl_SetTarget+0x2e>
 80018c8:	edd7 7a01 	vldr	s15, [r7, #4]
 80018cc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800190c <PositionControl_SetTarget+0x60>
 80018d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018d8:	d502      	bpl.n	80018e0 <PositionControl_SetTarget+0x34>
        return POS_CTRL_ERR_OVER_LIMIT;
 80018da:	f06f 0302 	mvn.w	r3, #2
 80018de:	e00d      	b.n	80018fc <PositionControl_SetTarget+0x50>
  __ASM volatile ("cpsid i" : : : "memory");
 80018e0:	b672      	cpsid	i
}
 80018e2:	bf00      	nop
    }

    __disable_irq();
    state.target_angle = target_deg;
 80018e4:	4a0a      	ldr	r2, [pc, #40]	@ (8001910 <PositionControl_SetTarget+0x64>)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6013      	str	r3, [r2, #0]
    state.is_stable = false;
 80018ea:	4b09      	ldr	r3, [pc, #36]	@ (8001910 <PositionControl_SetTarget+0x64>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	741a      	strb	r2, [r3, #16]
    state.stable_time_ms = 0;
 80018f0:	4b07      	ldr	r3, [pc, #28]	@ (8001910 <PositionControl_SetTarget+0x64>)
 80018f2:	2200      	movs	r2, #0
 80018f4:	615a      	str	r2, [r3, #20]
  __ASM volatile ("cpsie i" : : : "memory");
 80018f6:	b662      	cpsie	i
}
 80018f8:	bf00      	nop
    __enable_irq();

    return POS_CTRL_OK;
 80018fa:	2300      	movs	r3, #0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr
 8001908:	43b40000 	.word	0x43b40000
 800190c:	c3b40000 	.word	0xc3b40000
 8001910:	20000274 	.word	0x20000274

08001914 <PositionControl_GetState>:
void PositionControl_GetPID(PID_Params_t* params) {
    if (params != NULL) {
        *params = pid_params;
    }
}
PositionControl_State_t PositionControl_GetState(void) {
 8001914:	b4b0      	push	{r4, r5, r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
    return state;
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	4a07      	ldr	r2, [pc, #28]	@ (800193c <PositionControl_GetState+0x28>)
 8001920:	461c      	mov	r4, r3
 8001922:	4615      	mov	r5, r2
 8001924:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001926:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001928:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800192c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001930:	6878      	ldr	r0, [r7, #4]
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	bcb0      	pop	{r4, r5, r7}
 8001938:	4770      	bx	lr
 800193a:	bf00      	nop
 800193c:	20000274 	.word	0x20000274

08001940 <PositionControl_GetMode>:
// ==========   ==========
void PositionControl_SetMode(ControlMode_t mode) {
    //    
    (void)mode; //    
}
ControlMode_t PositionControl_GetMode(void) {
 8001940:	b480      	push	{r7}
 8001942:	af00      	add	r7, sp, #0
    return CTRL_MODE_POSITION;
 8001944:	2301      	movs	r3, #1
}
 8001946:	4618      	mov	r0, r3
 8001948:	46bd      	mov	sp, r7
 800194a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194e:	4770      	bx	lr

08001950 <PositionControl_Enable>:

int PositionControl_Enable(void) {
 8001950:	b580      	push	{r7, lr}
 8001952:	af00      	add	r7, sp, #0
    control_enabled = true;
 8001954:	4b06      	ldr	r3, [pc, #24]	@ (8001970 <PositionControl_Enable+0x20>)
 8001956:	2201      	movs	r2, #1
 8001958:	701a      	strb	r2, [r3, #0]
    pid_state.integral = 0.0f;  //  
 800195a:	4b06      	ldr	r3, [pc, #24]	@ (8001974 <PositionControl_Enable+0x24>)
 800195c:	f04f 0200 	mov.w	r2, #0
 8001960:	605a      	str	r2, [r3, #4]
    printf("[PosCtrl] Enabled\n");
 8001962:	4805      	ldr	r0, [pc, #20]	@ (8001978 <PositionControl_Enable+0x28>)
 8001964:	f004 fd58 	bl	8006418 <puts>
    return POS_CTRL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	bd80      	pop	{r7, pc}
 800196e:	bf00      	nop
 8001970:	20000290 	.word	0x20000290
 8001974:	20000268 	.word	0x20000268
 8001978:	080083f4 	.word	0x080083f4

0800197c <PositionControl_CheckSafety>:
void PositionControl_SetSafetyLimits(SafetyLimits_t* limits) {
    //  
    (void)limits;
}

bool PositionControl_CheckSafety(void) {
 800197c:	b480      	push	{r7}
 800197e:	af00      	add	r7, sp, #0
    //   
    if (state.current_angle > MAX_ANGLE_DEG + 5.0f || 
 8001980:	4b17      	ldr	r3, [pc, #92]	@ (80019e0 <PositionControl_CheckSafety+0x64>)
 8001982:	edd3 7a01 	vldr	s15, [r3, #4]
 8001986:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80019e4 <PositionControl_CheckSafety+0x68>
 800198a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800198e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001992:	dc09      	bgt.n	80019a8 <PositionControl_CheckSafety+0x2c>
        state.current_angle < MIN_ANGLE_DEG - 5.0f) {
 8001994:	4b12      	ldr	r3, [pc, #72]	@ (80019e0 <PositionControl_CheckSafety+0x64>)
 8001996:	edd3 7a01 	vldr	s15, [r3, #4]
    if (state.current_angle > MAX_ANGLE_DEG + 5.0f || 
 800199a:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80019e8 <PositionControl_CheckSafety+0x6c>
 800199e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019a6:	d504      	bpl.n	80019b2 <PositionControl_CheckSafety+0x36>
        fault_flag = 1;
 80019a8:	4b10      	ldr	r3, [pc, #64]	@ (80019ec <PositionControl_CheckSafety+0x70>)
 80019aa:	2201      	movs	r2, #1
 80019ac:	701a      	strb	r2, [r3, #0]
        return false;
 80019ae:	2300      	movs	r3, #0
 80019b0:	e011      	b.n	80019d6 <PositionControl_CheckSafety+0x5a>
    }
    
    //    
    if (fabsf(state.error) > 60.0f) {
 80019b2:	4b0b      	ldr	r3, [pc, #44]	@ (80019e0 <PositionControl_CheckSafety+0x64>)
 80019b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80019b8:	eef0 7ae7 	vabs.f32	s15, s15
 80019bc:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 80019f0 <PositionControl_CheckSafety+0x74>
 80019c0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80019c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80019c8:	dd04      	ble.n	80019d4 <PositionControl_CheckSafety+0x58>
        fault_flag = 2;
 80019ca:	4b08      	ldr	r3, [pc, #32]	@ (80019ec <PositionControl_CheckSafety+0x70>)
 80019cc:	2202      	movs	r2, #2
 80019ce:	701a      	strb	r2, [r3, #0]
        return false;
 80019d0:	2300      	movs	r3, #0
 80019d2:	e000      	b.n	80019d6 <PositionControl_CheckSafety+0x5a>
    }
    
    return true;
 80019d4:	2301      	movs	r3, #1
}
 80019d6:	4618      	mov	r0, r3
 80019d8:	46bd      	mov	sp, r7
 80019da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019de:	4770      	bx	lr
 80019e0:	20000274 	.word	0x20000274
 80019e4:	43b68000 	.word	0x43b68000
 80019e8:	c3b68000 	.word	0xc3b68000
 80019ec:	20000264 	.word	0x20000264
 80019f0:	42700000 	.word	0x42700000

080019f4 <PositionControl_EmergencyStop>:
bool PositionControl_IsSafe(void) {
    return PositionControl_CheckSafety();
}

void PositionControl_EmergencyStop(void) {
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
    control_enabled = false;
 80019f8:	4b06      	ldr	r3, [pc, #24]	@ (8001a14 <PositionControl_EmergencyStop+0x20>)
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
    PulseControl_Stop();
 80019fe:	f000 f8bb 	bl	8001b78 <PulseControl_Stop>
    pid_state.integral = 0.0f;
 8001a02:	4b05      	ldr	r3, [pc, #20]	@ (8001a18 <PositionControl_EmergencyStop+0x24>)
 8001a04:	f04f 0200 	mov.w	r2, #0
 8001a08:	605a      	str	r2, [r3, #4]
    printf("[PosCtrl] EMERGENCY STOP!\n");
 8001a0a:	4804      	ldr	r0, [pc, #16]	@ (8001a1c <PositionControl_EmergencyStop+0x28>)
 8001a0c:	f004 fd04 	bl	8006418 <puts>
    //Relay_Emergency();  //    Fault  
}
 8001a10:	bf00      	nop
 8001a12:	bd80      	pop	{r7, pc}
 8001a14:	20000290 	.word	0x20000290
 8001a18:	20000268 	.word	0x20000268
 8001a1c:	0800842c 	.word	0x0800842c

08001a20 <PulseControl_Init>:
extern TIM_HandleTypeDef htim1;

/**
  * @brief   
  */
void PulseControl_Init(void) {
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0
    p_htim1 = &htim1;
 8001a24:	4b06      	ldr	r3, [pc, #24]	@ (8001a40 <PulseControl_Init+0x20>)
 8001a26:	4a07      	ldr	r2, [pc, #28]	@ (8001a44 <PulseControl_Init+0x24>)
 8001a28:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 8001a2a:	4b07      	ldr	r3, [pc, #28]	@ (8001a48 <PulseControl_Init+0x28>)
 8001a2c:	2200      	movs	r2, #0
 8001a2e:	701a      	strb	r2, [r3, #0]

    //      (Safety)
    // CubeMX(main.c) PE11 GPIO_Output   .
    HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET);
 8001a30:	2200      	movs	r2, #0
 8001a32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a36:	4805      	ldr	r0, [pc, #20]	@ (8001a4c <PulseControl_Init+0x2c>)
 8001a38:	f001 fba0 	bl	800317c <HAL_GPIO_WritePin>
}
 8001a3c:	bf00      	nop
 8001a3e:	bd80      	pop	{r7, pc}
 8001a40:	20000294 	.word	0x20000294
 8001a44:	200002a4 	.word	0x200002a4
 8001a48:	2000029c 	.word	0x2000029c
 8001a4c:	40021000 	.word	0x40021000

08001a50 <PulseControl_SetFrequency>:
 * * [  ]
 *    (DIR_PIN)   , PID   
 *     .    (+, -) 
 * DIR  High/Low   .
 */
void PulseControl_SetFrequency(int32_t freq_hz) {
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
    // 1.   
    if (freq_hz == 0) {
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d106      	bne.n	8001a6c <PulseControl_SetFrequency+0x1c>
        //     Stop  (PID  )
        HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1); 
 8001a5e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b14 <PulseControl_SetFrequency+0xc4>)
 8001a60:	681b      	ldr	r3, [r3, #0]
 8001a62:	2100      	movs	r1, #0
 8001a64:	4618      	mov	r0, r3
 8001a66:	f002 fa4f 	bl	8003f08 <HAL_TIM_PWM_Stop>
        return;
 8001a6a:	e050      	b.n	8001b0e <PulseControl_SetFrequency+0xbe>
    }

    // 2.   ( !)
    // freq_hz  CW,  CCW (     )
    if (freq_hz > 0) {
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b00      	cmp	r3, #0
 8001a70:	dd06      	ble.n	8001a80 <PulseControl_SetFrequency+0x30>
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_SET);   // 
 8001a72:	2201      	movs	r2, #1
 8001a74:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a78:	4827      	ldr	r0, [pc, #156]	@ (8001b18 <PulseControl_SetFrequency+0xc8>)
 8001a7a:	f001 fb7f 	bl	800317c <HAL_GPIO_WritePin>
 8001a7e:	e008      	b.n	8001a92 <PulseControl_SetFrequency+0x42>
    } else {
        HAL_GPIO_WritePin(DIR_PIN_GPIO_Port, DIR_PIN_Pin, GPIO_PIN_RESET); // 
 8001a80:	2200      	movs	r2, #0
 8001a82:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001a86:	4824      	ldr	r0, [pc, #144]	@ (8001b18 <PulseControl_SetFrequency+0xc8>)
 8001a88:	f001 fb78 	bl	800317c <HAL_GPIO_WritePin>
        freq_hz = -freq_hz; //     
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	425b      	negs	r3, r3
 8001a90:	607b      	str	r3, [r7, #4]
    }

    // 3.    (, : 100kHz)
    if (freq_hz > 500) freq_hz = 500;
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001a98:	dd02      	ble.n	8001aa0 <PulseControl_SetFrequency+0x50>
 8001a9a:	f44f 73fa 	mov.w	r3, #500	@ 0x1f4
 8001a9e:	607b      	str	r3, [r7, #4]
    //     (   )
    if (freq_hz < 10) freq_hz = 10;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2b09      	cmp	r3, #9
 8001aa4:	dc01      	bgt.n	8001aaa <PulseControl_SetFrequency+0x5a>
 8001aa6:	230a      	movs	r3, #10
 8001aa8:	607b      	str	r3, [r7, #4]

    // 4. (ARR) 
    // : TimerClock / ((PSC+1) * TargetFreq) - 1
    // MCU TIM1  180MHz PSC 215  (CubeMX   )
    uint32_t timer_clk = 180000000; 
 8001aaa:	4b1c      	ldr	r3, [pc, #112]	@ (8001b1c <PulseControl_SetFrequency+0xcc>)
 8001aac:	613b      	str	r3, [r7, #16]
    uint32_t psc = p_htim1->Instance->PSC;
 8001aae:	4b19      	ldr	r3, [pc, #100]	@ (8001b14 <PulseControl_SetFrequency+0xc4>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ab6:	60fb      	str	r3, [r7, #12]
    
    
    
    // 0  
    uint32_t arr = (timer_clk / ((psc + 1) * freq_hz)) - 1;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	3301      	adds	r3, #1
 8001abc:	687a      	ldr	r2, [r7, #4]
 8001abe:	fb02 f303 	mul.w	r3, r2, r3
 8001ac2:	693a      	ldr	r2, [r7, #16]
 8001ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac8:	3b01      	subs	r3, #1
 8001aca:	617b      	str	r3, [r7, #20]

    if (arr > 0xFFFF) arr = 0xFFFF; //16 
 8001acc:	697b      	ldr	r3, [r7, #20]
 8001ace:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ad2:	d302      	bcc.n	8001ada <PulseControl_SetFrequency+0x8a>
 8001ad4:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8001ad8:	617b      	str	r3, [r7, #20]
    if (arr < 1) arr = 1; //  (0 ) 
 8001ada:	697b      	ldr	r3, [r7, #20]
 8001adc:	2b00      	cmp	r3, #0
 8001ade:	d101      	bne.n	8001ae4 <PulseControl_SetFrequency+0x94>
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	617b      	str	r3, [r7, #20]

    // 5.   (   50% )
    __HAL_TIM_SET_AUTORELOAD(p_htim1, arr);
 8001ae4:	4b0b      	ldr	r3, [pc, #44]	@ (8001b14 <PulseControl_SetFrequency+0xc4>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	681b      	ldr	r3, [r3, #0]
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001aee:	4b09      	ldr	r3, [pc, #36]	@ (8001b14 <PulseControl_SetFrequency+0xc4>)
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	697a      	ldr	r2, [r7, #20]
 8001af4:	60da      	str	r2, [r3, #12]
    __HAL_TIM_SET_COMPARE(p_htim1, TIM_CHANNEL_1, arr / 2);
 8001af6:	4b07      	ldr	r3, [pc, #28]	@ (8001b14 <PulseControl_SetFrequency+0xc4>)
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	697a      	ldr	r2, [r7, #20]
 8001afe:	0852      	lsrs	r2, r2, #1
 8001b00:	635a      	str	r2, [r3, #52]	@ 0x34

    // 6. PWM 
    // PID   (_IT)     .
    HAL_TIM_PWM_Start(p_htim1, TIM_CHANNEL_1);
 8001b02:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <PulseControl_SetFrequency+0xc4>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f002 f935 	bl	8003d78 <HAL_TIM_PWM_Start>
}
 8001b0e:	3718      	adds	r7, #24
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	20000294 	.word	0x20000294
 8001b18:	40021000 	.word	0x40021000
 8001b1c:	0aba9500 	.word	0x0aba9500

08001b20 <HAL_TIM_PWM_PulseFinishedCallback>:

/**
  * @brief PWM    ( )
  *  1    remaining_steps .
  */
void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b082      	sub	sp, #8
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	6078      	str	r0, [r7, #4]
    // TIM1  
    if (htim->Instance == TIM1) {
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	681b      	ldr	r3, [r3, #0]
 8001b2c:	4a0e      	ldr	r2, [pc, #56]	@ (8001b68 <HAL_TIM_PWM_PulseFinishedCallback+0x48>)
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d115      	bne.n	8001b5e <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
        if (remaining_steps > 0) {
 8001b32:	4b0e      	ldr	r3, [pc, #56]	@ (8001b6c <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d004      	beq.n	8001b44 <HAL_TIM_PWM_PulseFinishedCallback+0x24>
            remaining_steps--; //    
 8001b3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001b3c:	681b      	ldr	r3, [r3, #0]
 8001b3e:	3b01      	subs	r3, #1
 8001b40:	4a0a      	ldr	r2, [pc, #40]	@ (8001b6c <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001b42:	6013      	str	r3, [r2, #0]
        }

        if (remaining_steps == 0) {
 8001b44:	4b09      	ldr	r3, [pc, #36]	@ (8001b6c <HAL_TIM_PWM_PulseFinishedCallback+0x4c>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2b00      	cmp	r3, #0
 8001b4a:	d108      	bne.n	8001b5e <HAL_TIM_PWM_PulseFinishedCallback+0x3e>
            //     PWM 
            HAL_TIM_PWM_Stop_IT(p_htim1, TIM_CHANNEL_1);
 8001b4c:	4b08      	ldr	r3, [pc, #32]	@ (8001b70 <HAL_TIM_PWM_PulseFinishedCallback+0x50>)
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	2100      	movs	r1, #0
 8001b52:	4618      	mov	r0, r3
 8001b54:	f002 fa48 	bl	8003fe8 <HAL_TIM_PWM_Stop_IT>
            is_busy = 0;
 8001b58:	4b06      	ldr	r3, [pc, #24]	@ (8001b74 <HAL_TIM_PWM_PulseFinishedCallback+0x54>)
 8001b5a:	2200      	movs	r2, #0
 8001b5c:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001b5e:	bf00      	nop
 8001b60:	3708      	adds	r7, #8
 8001b62:	46bd      	mov	sp, r7
 8001b64:	bd80      	pop	{r7, pc}
 8001b66:	bf00      	nop
 8001b68:	40010000 	.word	0x40010000
 8001b6c:	20000298 	.word	0x20000298
 8001b70:	20000294 	.word	0x20000294
 8001b74:	2000029c 	.word	0x2000029c

08001b78 <PulseControl_Stop>:

/**
  * @brief  
  */
void PulseControl_Stop(void) {
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	af00      	add	r7, sp, #0
    HAL_TIM_PWM_Stop_IT(p_htim1, TIM_CHANNEL_1);
 8001b7c:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <PulseControl_Stop+0x2c>)
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	2100      	movs	r1, #0
 8001b82:	4618      	mov	r0, r3
 8001b84:	f002 fa30 	bl	8003fe8 <HAL_TIM_PWM_Stop_IT>
    HAL_TIM_PWM_Stop(p_htim1, TIM_CHANNEL_1); // IT    
 8001b88:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <PulseControl_Stop+0x2c>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f002 f9ba 	bl	8003f08 <HAL_TIM_PWM_Stop>
    remaining_steps = 0;
 8001b94:	4b04      	ldr	r3, [pc, #16]	@ (8001ba8 <PulseControl_Stop+0x30>)
 8001b96:	2200      	movs	r2, #0
 8001b98:	601a      	str	r2, [r3, #0]
    is_busy = 0;
 8001b9a:	4b04      	ldr	r3, [pc, #16]	@ (8001bac <PulseControl_Stop+0x34>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	701a      	strb	r2, [r3, #0]
}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	20000294 	.word	0x20000294
 8001ba8:	20000298 	.word	0x20000298
 8001bac:	2000029c 	.word	0x2000029c

08001bb0 <Relay_Init>:
 * @brief Initialize relay control
 * SVON: Active LOW (LOW=ON, HIGH=OFF)
 * EMG: Active LOW, B (LOW=, HIGH=)
 */
void Relay_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	af00      	add	r7, sp, #0
    // Default state: Servo OFF, EMG released ( )
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_SET);   // SVON OFF (Active LOW)
 8001bb4:	2201      	movs	r2, #1
 8001bb6:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bba:	4805      	ldr	r0, [pc, #20]	@ (8001bd0 <Relay_Init+0x20>)
 8001bbc:	f001 fade 	bl	800317c <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(EMG_PORT, EMG_PIN_CTRL, GPIO_PIN_SET);     // EMG  ()
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001bc6:	4802      	ldr	r0, [pc, #8]	@ (8001bd0 <Relay_Init+0x20>)
 8001bc8:	f001 fad8 	bl	800317c <HAL_GPIO_WritePin>
}
 8001bcc:	bf00      	nop
 8001bce:	bd80      	pop	{r7, pc}
 8001bd0:	40020c00 	.word	0x40020c00

08001bd4 <Relay_ServoOn>:

/**
 * @brief Turn servo ON (Active LOW: LOW=ON)
 */
void Relay_ServoOn(void)
{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(SVON_PORT, SVON_PIN_CTRL, GPIO_PIN_RESET); // LOW = Servo ON
 8001bd8:	2200      	movs	r2, #0
 8001bda:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bde:	4802      	ldr	r0, [pc, #8]	@ (8001be8 <Relay_ServoOn+0x14>)
 8001be0:	f001 facc 	bl	800317c <HAL_GPIO_WritePin>
}
 8001be4:	bf00      	nop
 8001be6:	bd80      	pop	{r7, pc}
 8001be8:	40020c00 	.word	0x40020c00

08001bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	b083      	sub	sp, #12
 8001bf0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b10      	ldr	r3, [pc, #64]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001bfa:	4a0f      	ldr	r2, [pc, #60]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001bfc:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001c00:	6453      	str	r3, [r2, #68]	@ 0x44
 8001c02:	4b0d      	ldr	r3, [pc, #52]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001c06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	4b09      	ldr	r3, [pc, #36]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c16:	4a08      	ldr	r2, [pc, #32]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c18:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001c1c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001c1e:	4b06      	ldr	r3, [pc, #24]	@ (8001c38 <HAL_MspInit+0x4c>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c2a:	bf00      	nop
 8001c2c:	370c      	adds	r7, #12
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c34:	4770      	bx	lr
 8001c36:	bf00      	nop
 8001c38:	40023800 	.word	0x40023800

08001c3c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c3c:	b480      	push	{r7}
 8001c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c40:	bf00      	nop
 8001c42:	e7fd      	b.n	8001c40 <NMI_Handler+0x4>

08001c44 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c44:	b480      	push	{r7}
 8001c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c48:	bf00      	nop
 8001c4a:	e7fd      	b.n	8001c48 <HardFault_Handler+0x4>

08001c4c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c50:	bf00      	nop
 8001c52:	e7fd      	b.n	8001c50 <MemManage_Handler+0x4>

08001c54 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c54:	b480      	push	{r7}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c58:	bf00      	nop
 8001c5a:	e7fd      	b.n	8001c58 <BusFault_Handler+0x4>

08001c5c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <UsageFault_Handler+0x4>

08001c64 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c68:	bf00      	nop
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c70:	4770      	bx	lr

08001c72 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c72:	b480      	push	{r7}
 8001c74:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c76:	bf00      	nop
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c80:	b480      	push	{r7}
 8001c82:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c84:	bf00      	nop
 8001c86:	46bd      	mov	sp, r7
 8001c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8c:	4770      	bx	lr
	...

08001c90 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c94:	f000 fc02 	bl	800249c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  interrupt_flag = 1;
 8001c98:	4b02      	ldr	r3, [pc, #8]	@ (8001ca4 <SysTick_Handler+0x14>)
 8001c9a:	2201      	movs	r2, #1
 8001c9c:	701a      	strb	r2, [r3, #0]
  /* USER CODE END SysTick_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	2000029d 	.word	0x2000029d

08001ca8 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001cac:	4802      	ldr	r0, [pc, #8]	@ (8001cb8 <TIM1_CC_IRQHandler+0x10>)
 8001cae:	f002 fb8d 	bl	80043cc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	200002a4 	.word	0x200002a4

08001cbc <ETH_IRQHandler>:

/**
  * @brief This function handles Ethernet global interrupt.
  */
void ETH_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ETH_IRQn 0 */

  /* USER CODE END ETH_IRQn 0 */
  HAL_ETH_IRQHandler(&heth);
 8001cc0:	4802      	ldr	r0, [pc, #8]	@ (8001ccc <ETH_IRQHandler+0x10>)
 8001cc2:	f000 ffb3 	bl	8002c2c <HAL_ETH_IRQHandler>
  /* USER CODE BEGIN ETH_IRQn 1 */

  /* USER CODE END ETH_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	200003c8 	.word	0x200003c8

08001cd0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return 1;
 8001cd4:	2301      	movs	r3, #1
}
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	46bd      	mov	sp, r7
 8001cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cde:	4770      	bx	lr

08001ce0 <_kill>:

int _kill(int pid, int sig)
{
 8001ce0:	b480      	push	{r7}
 8001ce2:	b083      	sub	sp, #12
 8001ce4:	af00      	add	r7, sp, #0
 8001ce6:	6078      	str	r0, [r7, #4]
 8001ce8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001cea:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <_kill+0x20>)
 8001cec:	2216      	movs	r2, #22
 8001cee:	601a      	str	r2, [r3, #0]
  return -1;
 8001cf0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001cf4:	4618      	mov	r0, r3
 8001cf6:	370c      	adds	r7, #12
 8001cf8:	46bd      	mov	sp, r7
 8001cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfe:	4770      	bx	lr
 8001d00:	200005b4 	.word	0x200005b4

08001d04 <_exit>:

void _exit (int status)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	b082      	sub	sp, #8
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001d0c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d10:	6878      	ldr	r0, [r7, #4]
 8001d12:	f7ff ffe5 	bl	8001ce0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001d16:	bf00      	nop
 8001d18:	e7fd      	b.n	8001d16 <_exit+0x12>

08001d1a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	b086      	sub	sp, #24
 8001d1e:	af00      	add	r7, sp, #0
 8001d20:	60f8      	str	r0, [r7, #12]
 8001d22:	60b9      	str	r1, [r7, #8]
 8001d24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d26:	2300      	movs	r3, #0
 8001d28:	617b      	str	r3, [r7, #20]
 8001d2a:	e00a      	b.n	8001d42 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001d2c:	f3af 8000 	nop.w
 8001d30:	4601      	mov	r1, r0
 8001d32:	68bb      	ldr	r3, [r7, #8]
 8001d34:	1c5a      	adds	r2, r3, #1
 8001d36:	60ba      	str	r2, [r7, #8]
 8001d38:	b2ca      	uxtb	r2, r1
 8001d3a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d3c:	697b      	ldr	r3, [r7, #20]
 8001d3e:	3301      	adds	r3, #1
 8001d40:	617b      	str	r3, [r7, #20]
 8001d42:	697a      	ldr	r2, [r7, #20]
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	429a      	cmp	r2, r3
 8001d48:	dbf0      	blt.n	8001d2c <_read+0x12>
  }

  return len;
 8001d4a:	687b      	ldr	r3, [r7, #4]
}
 8001d4c:	4618      	mov	r0, r3
 8001d4e:	3718      	adds	r7, #24
 8001d50:	46bd      	mov	sp, r7
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b086      	sub	sp, #24
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	60f8      	str	r0, [r7, #12]
 8001d5c:	60b9      	str	r1, [r7, #8]
 8001d5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d60:	2300      	movs	r3, #0
 8001d62:	617b      	str	r3, [r7, #20]
 8001d64:	e009      	b.n	8001d7a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	1c5a      	adds	r2, r3, #1
 8001d6a:	60ba      	str	r2, [r7, #8]
 8001d6c:	781b      	ldrb	r3, [r3, #0]
 8001d6e:	4618      	mov	r0, r3
 8001d70:	f7ff fc14 	bl	800159c <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001d74:	697b      	ldr	r3, [r7, #20]
 8001d76:	3301      	adds	r3, #1
 8001d78:	617b      	str	r3, [r7, #20]
 8001d7a:	697a      	ldr	r2, [r7, #20]
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	429a      	cmp	r2, r3
 8001d80:	dbf1      	blt.n	8001d66 <_write+0x12>
  }
  return len;
 8001d82:	687b      	ldr	r3, [r7, #4]
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	3718      	adds	r7, #24
 8001d88:	46bd      	mov	sp, r7
 8001d8a:	bd80      	pop	{r7, pc}

08001d8c <_close>:

int _close(int file)
{
 8001d8c:	b480      	push	{r7}
 8001d8e:	b083      	sub	sp, #12
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001d94:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001d98:	4618      	mov	r0, r3
 8001d9a:	370c      	adds	r7, #12
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001da4:	b480      	push	{r7}
 8001da6:	b083      	sub	sp, #12
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
 8001dac:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001dae:	683b      	ldr	r3, [r7, #0]
 8001db0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001db4:	605a      	str	r2, [r3, #4]
  return 0;
 8001db6:	2300      	movs	r3, #0
}
 8001db8:	4618      	mov	r0, r3
 8001dba:	370c      	adds	r7, #12
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dc2:	4770      	bx	lr

08001dc4 <_isatty>:

int _isatty(int file)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	b083      	sub	sp, #12
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001dcc:	2301      	movs	r3, #1
}
 8001dce:	4618      	mov	r0, r3
 8001dd0:	370c      	adds	r7, #12
 8001dd2:	46bd      	mov	sp, r7
 8001dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd8:	4770      	bx	lr

08001dda <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001dda:	b480      	push	{r7}
 8001ddc:	b085      	sub	sp, #20
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	60f8      	str	r0, [r7, #12]
 8001de2:	60b9      	str	r1, [r7, #8]
 8001de4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001de6:	2300      	movs	r3, #0
}
 8001de8:	4618      	mov	r0, r3
 8001dea:	3714      	adds	r7, #20
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr

08001df4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001df4:	b480      	push	{r7}
 8001df6:	b087      	sub	sp, #28
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001dfc:	4a14      	ldr	r2, [pc, #80]	@ (8001e50 <_sbrk+0x5c>)
 8001dfe:	4b15      	ldr	r3, [pc, #84]	@ (8001e54 <_sbrk+0x60>)
 8001e00:	1ad3      	subs	r3, r2, r3
 8001e02:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001e04:	697b      	ldr	r3, [r7, #20]
 8001e06:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001e08:	4b13      	ldr	r3, [pc, #76]	@ (8001e58 <_sbrk+0x64>)
 8001e0a:	681b      	ldr	r3, [r3, #0]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d102      	bne.n	8001e16 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001e10:	4b11      	ldr	r3, [pc, #68]	@ (8001e58 <_sbrk+0x64>)
 8001e12:	4a12      	ldr	r2, [pc, #72]	@ (8001e5c <_sbrk+0x68>)
 8001e14:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001e16:	4b10      	ldr	r3, [pc, #64]	@ (8001e58 <_sbrk+0x64>)
 8001e18:	681a      	ldr	r2, [r3, #0]
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4413      	add	r3, r2
 8001e1e:	693a      	ldr	r2, [r7, #16]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	d205      	bcs.n	8001e30 <_sbrk+0x3c>
  {
    errno = ENOMEM;
 8001e24:	4b0e      	ldr	r3, [pc, #56]	@ (8001e60 <_sbrk+0x6c>)
 8001e26:	220c      	movs	r2, #12
 8001e28:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001e2a:	f04f 33ff 	mov.w	r3, #4294967295
 8001e2e:	e009      	b.n	8001e44 <_sbrk+0x50>
  }

  prev_heap_end = __sbrk_heap_end;
 8001e30:	4b09      	ldr	r3, [pc, #36]	@ (8001e58 <_sbrk+0x64>)
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001e36:	4b08      	ldr	r3, [pc, #32]	@ (8001e58 <_sbrk+0x64>)
 8001e38:	681a      	ldr	r2, [r3, #0]
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4413      	add	r3, r2
 8001e3e:	4a06      	ldr	r2, [pc, #24]	@ (8001e58 <_sbrk+0x64>)
 8001e40:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001e42:	68fb      	ldr	r3, [r7, #12]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	371c      	adds	r7, #28
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4e:	4770      	bx	lr
 8001e50:	20030000 	.word	0x20030000
 8001e54:	00001000 	.word	0x00001000
 8001e58:	200002a0 	.word	0x200002a0
 8001e5c:	200005c8 	.word	0x200005c8
 8001e60:	200005b4 	.word	0x200005b4

08001e64 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001e64:	b480      	push	{r7}
 8001e66:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001e68:	4b06      	ldr	r3, [pc, #24]	@ (8001e84 <SystemInit+0x20>)
 8001e6a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001e6e:	4a05      	ldr	r2, [pc, #20]	@ (8001e84 <SystemInit+0x20>)
 8001e70:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001e74:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001e78:	bf00      	nop
 8001e7a:	46bd      	mov	sp, r7
 8001e7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e80:	4770      	bx	lr
 8001e82:	bf00      	nop
 8001e84:	e000ed00 	.word	0xe000ed00

08001e88 <MX_TIM1_Init>:
TIM_HandleTypeDef htim1;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	b096      	sub	sp, #88	@ 0x58
 8001e8c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e8e:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001e92:	2200      	movs	r2, #0
 8001e94:	601a      	str	r2, [r3, #0]
 8001e96:	605a      	str	r2, [r3, #4]
 8001e98:	609a      	str	r2, [r3, #8]
 8001e9a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e9c:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001ea0:	2200      	movs	r2, #0
 8001ea2:	601a      	str	r2, [r3, #0]
 8001ea4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ea6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001eaa:	2200      	movs	r2, #0
 8001eac:	601a      	str	r2, [r3, #0]
 8001eae:	605a      	str	r2, [r3, #4]
 8001eb0:	609a      	str	r2, [r3, #8]
 8001eb2:	60da      	str	r2, [r3, #12]
 8001eb4:	611a      	str	r2, [r3, #16]
 8001eb6:	615a      	str	r2, [r3, #20]
 8001eb8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eba:	1d3b      	adds	r3, r7, #4
 8001ebc:	2220      	movs	r2, #32
 8001ebe:	2100      	movs	r1, #0
 8001ec0:	4618      	mov	r0, r3
 8001ec2:	f004 fb89 	bl	80065d8 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ec6:	4b4c      	ldr	r3, [pc, #304]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001ec8:	4a4c      	ldr	r2, [pc, #304]	@ (8001ffc <MX_TIM1_Init+0x174>)
 8001eca:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 215;
 8001ecc:	4b4a      	ldr	r3, [pc, #296]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001ece:	22d7      	movs	r2, #215	@ 0xd7
 8001ed0:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ed2:	4b49      	ldr	r3, [pc, #292]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9;
 8001ed8:	4b47      	ldr	r3, [pc, #284]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001eda:	2209      	movs	r2, #9
 8001edc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ede:	4b46      	ldr	r3, [pc, #280]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001ee4:	4b44      	ldr	r3, [pc, #272]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001eea:	4b43      	ldr	r3, [pc, #268]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001eec:	2200      	movs	r2, #0
 8001eee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001ef0:	4841      	ldr	r0, [pc, #260]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001ef2:	f001 fe99 	bl	8003c28 <HAL_TIM_Base_Init>
 8001ef6:	4603      	mov	r3, r0
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d001      	beq.n	8001f00 <MX_TIM1_Init+0x78>
  {
    Error_Handler();
 8001efc:	f7ff fb60 	bl	80015c0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001f00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001f04:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001f06:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001f0a:	4619      	mov	r1, r3
 8001f0c:	483a      	ldr	r0, [pc, #232]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f0e:	f002 fc0f 	bl	8004730 <HAL_TIM_ConfigClockSource>
 8001f12:	4603      	mov	r3, r0
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d001      	beq.n	8001f1c <MX_TIM1_Init+0x94>
  {
    Error_Handler();
 8001f18:	f7ff fb52 	bl	80015c0 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f1c:	4836      	ldr	r0, [pc, #216]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f1e:	f001 fed2 	bl	8003cc6 <HAL_TIM_PWM_Init>
 8001f22:	4603      	mov	r3, r0
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d001      	beq.n	8001f2c <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 8001f28:	f7ff fb4a 	bl	80015c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f30:	2300      	movs	r3, #0
 8001f32:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f34:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001f38:	4619      	mov	r1, r3
 8001f3a:	482f      	ldr	r0, [pc, #188]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f3c:	f002 fffe 	bl	8004f3c <HAL_TIMEx_MasterConfigSynchronization>
 8001f40:	4603      	mov	r3, r0
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d001      	beq.n	8001f4a <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 8001f46:	f7ff fb3b 	bl	80015c0 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f4a:	2360      	movs	r3, #96	@ 0x60
 8001f4c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 5;
 8001f4e:	2305      	movs	r3, #5
 8001f50:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f52:	2300      	movs	r3, #0
 8001f54:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f56:	2300      	movs	r3, #0
 8001f58:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f5a:	2300      	movs	r3, #0
 8001f5c:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f62:	2300      	movs	r3, #0
 8001f64:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f66:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	4619      	mov	r1, r3
 8001f6e:	4822      	ldr	r0, [pc, #136]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f70:	f002 fb1c 	bl	80045ac <HAL_TIM_PWM_ConfigChannel>
 8001f74:	4603      	mov	r3, r0
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d001      	beq.n	8001f7e <MX_TIM1_Init+0xf6>
  {
    Error_Handler();
 8001f7a:	f7ff fb21 	bl	80015c0 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_1);
 8001f7e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	699a      	ldr	r2, [r3, #24]
 8001f84:	4b1c      	ldr	r3, [pc, #112]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	f022 0208 	bic.w	r2, r2, #8
 8001f8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f8e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001f92:	2204      	movs	r2, #4
 8001f94:	4619      	mov	r1, r3
 8001f96:	4818      	ldr	r0, [pc, #96]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001f98:	f002 fb08 	bl	80045ac <HAL_TIM_PWM_ConfigChannel>
 8001f9c:	4603      	mov	r3, r0
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d001      	beq.n	8001fa6 <MX_TIM1_Init+0x11e>
  {
    Error_Handler();
 8001fa2:	f7ff fb0d 	bl	80015c0 <Error_Handler>
  }
  __HAL_TIM_DISABLE_OCxPRELOAD(&htim1, TIM_CHANNEL_2);
 8001fa6:	4b14      	ldr	r3, [pc, #80]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	699a      	ldr	r2, [r3, #24]
 8001fac:	4b12      	ldr	r3, [pc, #72]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001fae:	681b      	ldr	r3, [r3, #0]
 8001fb0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001fb4:	619a      	str	r2, [r3, #24]
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fba:	2300      	movs	r3, #0
 8001fbc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fc6:	2300      	movs	r3, #0
 8001fc8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fce:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fd4:	1d3b      	adds	r3, r7, #4
 8001fd6:	4619      	mov	r1, r3
 8001fd8:	4807      	ldr	r0, [pc, #28]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001fda:	f003 f82b 	bl	8005034 <HAL_TIMEx_ConfigBreakDeadTime>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	2b00      	cmp	r3, #0
 8001fe2:	d001      	beq.n	8001fe8 <MX_TIM1_Init+0x160>
  {
    Error_Handler();
 8001fe4:	f7ff faec 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001fe8:	4803      	ldr	r0, [pc, #12]	@ (8001ff8 <MX_TIM1_Init+0x170>)
 8001fea:	f000 f8cd 	bl	8002188 <HAL_TIM_MspPostInit>

}
 8001fee:	bf00      	nop
 8001ff0:	3758      	adds	r7, #88	@ 0x58
 8001ff2:	46bd      	mov	sp, r7
 8001ff4:	bd80      	pop	{r7, pc}
 8001ff6:	bf00      	nop
 8001ff8:	200002a4 	.word	0x200002a4
 8001ffc:	40010000 	.word	0x40010000

08002000 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b08c      	sub	sp, #48	@ 0x30
 8002004:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8002006:	f107 030c 	add.w	r3, r7, #12
 800200a:	2224      	movs	r2, #36	@ 0x24
 800200c:	2100      	movs	r1, #0
 800200e:	4618      	mov	r0, r3
 8002010:	f004 fae2 	bl	80065d8 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002014:	1d3b      	adds	r3, r7, #4
 8002016:	2200      	movs	r2, #0
 8002018:	601a      	str	r2, [r3, #0]
 800201a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 800201c:	4b20      	ldr	r3, [pc, #128]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 800201e:	4a21      	ldr	r2, [pc, #132]	@ (80020a4 <MX_TIM4_Init+0xa4>)
 8002020:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8002022:	4b1f      	ldr	r3, [pc, #124]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 8002024:	2200      	movs	r2, #0
 8002026:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002028:	4b1d      	ldr	r3, [pc, #116]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 800202a:	2200      	movs	r2, #0
 800202c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 800202e:	4b1c      	ldr	r3, [pc, #112]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 8002030:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002034:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002036:	4b1a      	ldr	r3, [pc, #104]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 8002038:	2200      	movs	r2, #0
 800203a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800203c:	4b18      	ldr	r3, [pc, #96]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 800203e:	2200      	movs	r2, #0
 8002040:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8002042:	2303      	movs	r3, #3
 8002044:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8002046:	2300      	movs	r3, #0
 8002048:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800204a:	2301      	movs	r3, #1
 800204c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800204e:	2300      	movs	r3, #0
 8002050:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 4;
 8002052:	2304      	movs	r3, #4
 8002054:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8002056:	2300      	movs	r3, #0
 8002058:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800205a:	2301      	movs	r3, #1
 800205c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800205e:	2300      	movs	r3, #0
 8002060:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 4;
 8002062:	2304      	movs	r3, #4
 8002064:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8002066:	f107 030c 	add.w	r3, r7, #12
 800206a:	4619      	mov	r1, r3
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 800206e:	f002 f879 	bl	8004164 <HAL_TIM_Encoder_Init>
 8002072:	4603      	mov	r3, r0
 8002074:	2b00      	cmp	r3, #0
 8002076:	d001      	beq.n	800207c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8002078:	f7ff faa2 	bl	80015c0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800207c:	2300      	movs	r3, #0
 800207e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002080:	2300      	movs	r3, #0
 8002082:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002084:	1d3b      	adds	r3, r7, #4
 8002086:	4619      	mov	r1, r3
 8002088:	4805      	ldr	r0, [pc, #20]	@ (80020a0 <MX_TIM4_Init+0xa0>)
 800208a:	f002 ff57 	bl	8004f3c <HAL_TIMEx_MasterConfigSynchronization>
 800208e:	4603      	mov	r3, r0
 8002090:	2b00      	cmp	r3, #0
 8002092:	d001      	beq.n	8002098 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8002094:	f7ff fa94 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8002098:	bf00      	nop
 800209a:	3730      	adds	r7, #48	@ 0x30
 800209c:	46bd      	mov	sp, r7
 800209e:	bd80      	pop	{r7, pc}
 80020a0:	200002ec 	.word	0x200002ec
 80020a4:	40000800 	.word	0x40000800

080020a8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	681b      	ldr	r3, [r3, #0]
 80020b4:	4a0e      	ldr	r2, [pc, #56]	@ (80020f0 <HAL_TIM_Base_MspInit+0x48>)
 80020b6:	4293      	cmp	r3, r2
 80020b8:	d115      	bne.n	80020e6 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80020ba:	2300      	movs	r3, #0
 80020bc:	60fb      	str	r3, [r7, #12]
 80020be:	4b0d      	ldr	r3, [pc, #52]	@ (80020f4 <HAL_TIM_Base_MspInit+0x4c>)
 80020c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020c2:	4a0c      	ldr	r2, [pc, #48]	@ (80020f4 <HAL_TIM_Base_MspInit+0x4c>)
 80020c4:	f043 0301 	orr.w	r3, r3, #1
 80020c8:	6453      	str	r3, [r2, #68]	@ 0x44
 80020ca:	4b0a      	ldr	r3, [pc, #40]	@ (80020f4 <HAL_TIM_Base_MspInit+0x4c>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	f003 0301 	and.w	r3, r3, #1
 80020d2:	60fb      	str	r3, [r7, #12]
 80020d4:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 1, 0);
 80020d6:	2200      	movs	r2, #0
 80020d8:	2101      	movs	r1, #1
 80020da:	201b      	movs	r0, #27
 80020dc:	f000 fd6f 	bl	8002bbe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 80020e0:	201b      	movs	r0, #27
 80020e2:	f000 fd88 	bl	8002bf6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 80020e6:	bf00      	nop
 80020e8:	3710      	adds	r7, #16
 80020ea:	46bd      	mov	sp, r7
 80020ec:	bd80      	pop	{r7, pc}
 80020ee:	bf00      	nop
 80020f0:	40010000 	.word	0x40010000
 80020f4:	40023800 	.word	0x40023800

080020f8 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 80020f8:	b580      	push	{r7, lr}
 80020fa:	b08a      	sub	sp, #40	@ 0x28
 80020fc:	af00      	add	r7, sp, #0
 80020fe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002100:	f107 0314 	add.w	r3, r7, #20
 8002104:	2200      	movs	r2, #0
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	605a      	str	r2, [r3, #4]
 800210a:	609a      	str	r2, [r3, #8]
 800210c:	60da      	str	r2, [r3, #12]
 800210e:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM4)
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	4a19      	ldr	r2, [pc, #100]	@ (800217c <HAL_TIM_Encoder_MspInit+0x84>)
 8002116:	4293      	cmp	r3, r2
 8002118:	d12c      	bne.n	8002174 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 800211a:	2300      	movs	r3, #0
 800211c:	613b      	str	r3, [r7, #16]
 800211e:	4b18      	ldr	r3, [pc, #96]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x88>)
 8002120:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002122:	4a17      	ldr	r2, [pc, #92]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x88>)
 8002124:	f043 0304 	orr.w	r3, r3, #4
 8002128:	6413      	str	r3, [r2, #64]	@ 0x40
 800212a:	4b15      	ldr	r3, [pc, #84]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x88>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	f003 0304 	and.w	r3, r3, #4
 8002132:	613b      	str	r3, [r7, #16]
 8002134:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	60fb      	str	r3, [r7, #12]
 800213a:	4b11      	ldr	r3, [pc, #68]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x88>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800213e:	4a10      	ldr	r2, [pc, #64]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x88>)
 8002140:	f043 0308 	orr.w	r3, r3, #8
 8002144:	6313      	str	r3, [r2, #48]	@ 0x30
 8002146:	4b0e      	ldr	r3, [pc, #56]	@ (8002180 <HAL_TIM_Encoder_MspInit+0x88>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800214a:	f003 0308 	and.w	r3, r3, #8
 800214e:	60fb      	str	r3, [r7, #12]
 8002150:	68fb      	ldr	r3, [r7, #12]
    /**TIM4 GPIO Configuration
    PD12     ------> TIM4_CH1
    PD13     ------> TIM4_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002152:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8002156:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002158:	2302      	movs	r3, #2
 800215a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215c:	2300      	movs	r3, #0
 800215e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002160:	2300      	movs	r3, #0
 8002162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002164:	2302      	movs	r3, #2
 8002166:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002168:	f107 0314 	add.w	r3, r7, #20
 800216c:	4619      	mov	r1, r3
 800216e:	4805      	ldr	r0, [pc, #20]	@ (8002184 <HAL_TIM_Encoder_MspInit+0x8c>)
 8002170:	f000 fe40 	bl	8002df4 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8002174:	bf00      	nop
 8002176:	3728      	adds	r7, #40	@ 0x28
 8002178:	46bd      	mov	sp, r7
 800217a:	bd80      	pop	{r7, pc}
 800217c:	40000800 	.word	0x40000800
 8002180:	40023800 	.word	0x40023800
 8002184:	40020c00 	.word	0x40020c00

08002188 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b088      	sub	sp, #32
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002190:	f107 030c 	add.w	r3, r7, #12
 8002194:	2200      	movs	r2, #0
 8002196:	601a      	str	r2, [r3, #0]
 8002198:	605a      	str	r2, [r3, #4]
 800219a:	609a      	str	r2, [r3, #8]
 800219c:	60da      	str	r2, [r3, #12]
 800219e:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	4a12      	ldr	r2, [pc, #72]	@ (80021f0 <HAL_TIM_MspPostInit+0x68>)
 80021a6:	4293      	cmp	r3, r2
 80021a8:	d11e      	bne.n	80021e8 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80021aa:	2300      	movs	r3, #0
 80021ac:	60bb      	str	r3, [r7, #8]
 80021ae:	4b11      	ldr	r3, [pc, #68]	@ (80021f4 <HAL_TIM_MspPostInit+0x6c>)
 80021b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021b2:	4a10      	ldr	r2, [pc, #64]	@ (80021f4 <HAL_TIM_MspPostInit+0x6c>)
 80021b4:	f043 0310 	orr.w	r3, r3, #16
 80021b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80021ba:	4b0e      	ldr	r3, [pc, #56]	@ (80021f4 <HAL_TIM_MspPostInit+0x6c>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	60bb      	str	r3, [r7, #8]
 80021c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11;
 80021c6:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80021ca:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021cc:	2302      	movs	r3, #2
 80021ce:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021d0:	2300      	movs	r3, #0
 80021d2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021d4:	2300      	movs	r3, #0
 80021d6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80021d8:	2301      	movs	r3, #1
 80021da:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80021dc:	f107 030c 	add.w	r3, r7, #12
 80021e0:	4619      	mov	r1, r3
 80021e2:	4805      	ldr	r0, [pc, #20]	@ (80021f8 <HAL_TIM_MspPostInit+0x70>)
 80021e4:	f000 fe06 	bl	8002df4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 80021e8:	bf00      	nop
 80021ea:	3720      	adds	r7, #32
 80021ec:	46bd      	mov	sp, r7
 80021ee:	bd80      	pop	{r7, pc}
 80021f0:	40010000 	.word	0x40010000
 80021f4:	40023800 	.word	0x40023800
 80021f8:	40021000 	.word	0x40021000

080021fc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80021fc:	b580      	push	{r7, lr}
 80021fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002200:	4b11      	ldr	r3, [pc, #68]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002202:	4a12      	ldr	r2, [pc, #72]	@ (800224c <MX_USART1_UART_Init+0x50>)
 8002204:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8002206:	4b10      	ldr	r3, [pc, #64]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002208:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800220c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800220e:	4b0e      	ldr	r3, [pc, #56]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002210:	2200      	movs	r2, #0
 8002212:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002214:	4b0c      	ldr	r3, [pc, #48]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002216:	2200      	movs	r2, #0
 8002218:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800221a:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 800221c:	2200      	movs	r2, #0
 800221e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002220:	4b09      	ldr	r3, [pc, #36]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002222:	220c      	movs	r2, #12
 8002224:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002226:	4b08      	ldr	r3, [pc, #32]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002228:	2200      	movs	r2, #0
 800222a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800222c:	4b06      	ldr	r3, [pc, #24]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 800222e:	2200      	movs	r2, #0
 8002230:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002232:	4805      	ldr	r0, [pc, #20]	@ (8002248 <MX_USART1_UART_Init+0x4c>)
 8002234:	f002 ff64 	bl	8005100 <HAL_UART_Init>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 800223e:	f7ff f9bf 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002242:	bf00      	nop
 8002244:	bd80      	pop	{r7, pc}
 8002246:	bf00      	nop
 8002248:	20000334 	.word	0x20000334
 800224c:	40011000 	.word	0x40011000

08002250 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002250:	b580      	push	{r7, lr}
 8002252:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002254:	4b11      	ldr	r3, [pc, #68]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 8002256:	4a12      	ldr	r2, [pc, #72]	@ (80022a0 <MX_USART3_UART_Init+0x50>)
 8002258:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 800225a:	4b10      	ldr	r3, [pc, #64]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 800225c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002260:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002262:	4b0e      	ldr	r3, [pc, #56]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 8002264:	2200      	movs	r2, #0
 8002266:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002268:	4b0c      	ldr	r3, [pc, #48]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 800226a:	2200      	movs	r2, #0
 800226c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800226e:	4b0b      	ldr	r3, [pc, #44]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 8002270:	2200      	movs	r2, #0
 8002272:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002274:	4b09      	ldr	r3, [pc, #36]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 8002276:	220c      	movs	r2, #12
 8002278:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800227a:	4b08      	ldr	r3, [pc, #32]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 800227c:	2200      	movs	r2, #0
 800227e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002280:	4b06      	ldr	r3, [pc, #24]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 8002282:	2200      	movs	r2, #0
 8002284:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002286:	4805      	ldr	r0, [pc, #20]	@ (800229c <MX_USART3_UART_Init+0x4c>)
 8002288:	f002 ff3a 	bl	8005100 <HAL_UART_Init>
 800228c:	4603      	mov	r3, r0
 800228e:	2b00      	cmp	r3, #0
 8002290:	d001      	beq.n	8002296 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8002292:	f7ff f995 	bl	80015c0 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002296:	bf00      	nop
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	2000037c 	.word	0x2000037c
 80022a0:	40004800 	.word	0x40004800

080022a4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b08c      	sub	sp, #48	@ 0x30
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	2200      	movs	r2, #0
 80022b2:	601a      	str	r2, [r3, #0]
 80022b4:	605a      	str	r2, [r3, #4]
 80022b6:	609a      	str	r2, [r3, #8]
 80022b8:	60da      	str	r2, [r3, #12]
 80022ba:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	681b      	ldr	r3, [r3, #0]
 80022c0:	4a33      	ldr	r2, [pc, #204]	@ (8002390 <HAL_UART_MspInit+0xec>)
 80022c2:	4293      	cmp	r3, r2
 80022c4:	d12d      	bne.n	8002322 <HAL_UART_MspInit+0x7e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80022c6:	2300      	movs	r3, #0
 80022c8:	61bb      	str	r3, [r7, #24]
 80022ca:	4b32      	ldr	r3, [pc, #200]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 80022cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022ce:	4a31      	ldr	r2, [pc, #196]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 80022d0:	f043 0310 	orr.w	r3, r3, #16
 80022d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80022d6:	4b2f      	ldr	r3, [pc, #188]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 80022d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022da:	f003 0310 	and.w	r3, r3, #16
 80022de:	61bb      	str	r3, [r7, #24]
 80022e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e2:	2300      	movs	r3, #0
 80022e4:	617b      	str	r3, [r7, #20]
 80022e6:	4b2b      	ldr	r3, [pc, #172]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 80022e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ea:	4a2a      	ldr	r2, [pc, #168]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 80022ec:	f043 0301 	orr.w	r3, r3, #1
 80022f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f2:	4b28      	ldr	r3, [pc, #160]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 80022f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f6:	f003 0301 	and.w	r3, r3, #1
 80022fa:	617b      	str	r3, [r7, #20]
 80022fc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80022fe:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002302:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002304:	2302      	movs	r3, #2
 8002306:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800230c:	2303      	movs	r3, #3
 800230e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002310:	2307      	movs	r3, #7
 8002312:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002314:	f107 031c 	add.w	r3, r7, #28
 8002318:	4619      	mov	r1, r3
 800231a:	481f      	ldr	r0, [pc, #124]	@ (8002398 <HAL_UART_MspInit+0xf4>)
 800231c:	f000 fd6a 	bl	8002df4 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002320:	e031      	b.n	8002386 <HAL_UART_MspInit+0xe2>
  else if(uartHandle->Instance==USART3)
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	681b      	ldr	r3, [r3, #0]
 8002326:	4a1d      	ldr	r2, [pc, #116]	@ (800239c <HAL_UART_MspInit+0xf8>)
 8002328:	4293      	cmp	r3, r2
 800232a:	d12c      	bne.n	8002386 <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800232c:	2300      	movs	r3, #0
 800232e:	613b      	str	r3, [r7, #16]
 8002330:	4b18      	ldr	r3, [pc, #96]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 8002332:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002334:	4a17      	ldr	r2, [pc, #92]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 8002336:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800233a:	6413      	str	r3, [r2, #64]	@ 0x40
 800233c:	4b15      	ldr	r3, [pc, #84]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 800233e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002340:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002344:	613b      	str	r3, [r7, #16]
 8002346:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002348:	2300      	movs	r3, #0
 800234a:	60fb      	str	r3, [r7, #12]
 800234c:	4b11      	ldr	r3, [pc, #68]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 800234e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002350:	4a10      	ldr	r2, [pc, #64]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 8002352:	f043 0308 	orr.w	r3, r3, #8
 8002356:	6313      	str	r3, [r2, #48]	@ 0x30
 8002358:	4b0e      	ldr	r3, [pc, #56]	@ (8002394 <HAL_UART_MspInit+0xf0>)
 800235a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800235c:	f003 0308 	and.w	r3, r3, #8
 8002360:	60fb      	str	r3, [r7, #12]
 8002362:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8002364:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002368:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800236a:	2302      	movs	r3, #2
 800236c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800236e:	2300      	movs	r3, #0
 8002370:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002372:	2303      	movs	r3, #3
 8002374:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002376:	2307      	movs	r3, #7
 8002378:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800237a:	f107 031c 	add.w	r3, r7, #28
 800237e:	4619      	mov	r1, r3
 8002380:	4807      	ldr	r0, [pc, #28]	@ (80023a0 <HAL_UART_MspInit+0xfc>)
 8002382:	f000 fd37 	bl	8002df4 <HAL_GPIO_Init>
}
 8002386:	bf00      	nop
 8002388:	3730      	adds	r7, #48	@ 0x30
 800238a:	46bd      	mov	sp, r7
 800238c:	bd80      	pop	{r7, pc}
 800238e:	bf00      	nop
 8002390:	40011000 	.word	0x40011000
 8002394:	40023800 	.word	0x40023800
 8002398:	40020000 	.word	0x40020000
 800239c:	40004800 	.word	0x40004800
 80023a0:	40020c00 	.word	0x40020c00

080023a4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 80023a4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80023dc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80023a8:	f7ff fd5c 	bl	8001e64 <SystemInit>
 
/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80023ac:	480c      	ldr	r0, [pc, #48]	@ (80023e0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80023ae:	490d      	ldr	r1, [pc, #52]	@ (80023e4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80023b0:	4a0d      	ldr	r2, [pc, #52]	@ (80023e8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80023b2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80023b4:	e002      	b.n	80023bc <LoopCopyDataInit>

080023b6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80023b6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80023b8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80023ba:	3304      	adds	r3, #4

080023bc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80023bc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80023be:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80023c0:	d3f9      	bcc.n	80023b6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80023c2:	4a0a      	ldr	r2, [pc, #40]	@ (80023ec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80023c4:	4c0a      	ldr	r4, [pc, #40]	@ (80023f0 <LoopFillZerobss+0x22>)
  movs r3, #0
 80023c6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80023c8:	e001      	b.n	80023ce <LoopFillZerobss>

080023ca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80023ca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80023cc:	3204      	adds	r2, #4

080023ce <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80023ce:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80023d0:	d3fb      	bcc.n	80023ca <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80023d2:	f004 f953 	bl	800667c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80023d6:	f7fe ff9d 	bl	8001314 <main>
  bx  lr    
 80023da:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 80023dc:	20030000 	.word	0x20030000
  ldr r0, =_sdata
 80023e0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80023e4:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 80023e8:	080088c0 	.word	0x080088c0
  ldr r2, =_sbss
 80023ec:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 80023f0:	200005c4 	.word	0x200005c4

080023f4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023f4:	e7fe      	b.n	80023f4 <ADC_IRQHandler>
	...

080023f8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023fc:	4b0e      	ldr	r3, [pc, #56]	@ (8002438 <HAL_Init+0x40>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a0d      	ldr	r2, [pc, #52]	@ (8002438 <HAL_Init+0x40>)
 8002402:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002406:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002408:	4b0b      	ldr	r3, [pc, #44]	@ (8002438 <HAL_Init+0x40>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4a0a      	ldr	r2, [pc, #40]	@ (8002438 <HAL_Init+0x40>)
 800240e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002412:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002414:	4b08      	ldr	r3, [pc, #32]	@ (8002438 <HAL_Init+0x40>)
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a07      	ldr	r2, [pc, #28]	@ (8002438 <HAL_Init+0x40>)
 800241a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800241e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002420:	2003      	movs	r0, #3
 8002422:	f000 fbc1 	bl	8002ba8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002426:	2000      	movs	r0, #0
 8002428:	f000 f808 	bl	800243c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800242c:	f7ff fbde 	bl	8001bec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002430:	2300      	movs	r3, #0
}
 8002432:	4618      	mov	r0, r3
 8002434:	bd80      	pop	{r7, pc}
 8002436:	bf00      	nop
 8002438:	40023c00 	.word	0x40023c00

0800243c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b082      	sub	sp, #8
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002444:	4b12      	ldr	r3, [pc, #72]	@ (8002490 <HAL_InitTick+0x54>)
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	4b12      	ldr	r3, [pc, #72]	@ (8002494 <HAL_InitTick+0x58>)
 800244a:	781b      	ldrb	r3, [r3, #0]
 800244c:	4619      	mov	r1, r3
 800244e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002452:	fbb3 f3f1 	udiv	r3, r3, r1
 8002456:	fbb2 f3f3 	udiv	r3, r2, r3
 800245a:	4618      	mov	r0, r3
 800245c:	f000 fbd9 	bl	8002c12 <HAL_SYSTICK_Config>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002466:	2301      	movs	r3, #1
 8002468:	e00e      	b.n	8002488 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	2b0f      	cmp	r3, #15
 800246e:	d80a      	bhi.n	8002486 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002470:	2200      	movs	r2, #0
 8002472:	6879      	ldr	r1, [r7, #4]
 8002474:	f04f 30ff 	mov.w	r0, #4294967295
 8002478:	f000 fba1 	bl	8002bbe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800247c:	4a06      	ldr	r2, [pc, #24]	@ (8002498 <HAL_InitTick+0x5c>)
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002482:	2300      	movs	r3, #0
 8002484:	e000      	b.n	8002488 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002486:	2301      	movs	r3, #1
}
 8002488:	4618      	mov	r0, r3
 800248a:	3708      	adds	r7, #8
 800248c:	46bd      	mov	sp, r7
 800248e:	bd80      	pop	{r7, pc}
 8002490:	20000014 	.word	0x20000014
 8002494:	2000001c 	.word	0x2000001c
 8002498:	20000018 	.word	0x20000018

0800249c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800249c:	b480      	push	{r7}
 800249e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80024a0:	4b06      	ldr	r3, [pc, #24]	@ (80024bc <HAL_IncTick+0x20>)
 80024a2:	781b      	ldrb	r3, [r3, #0]
 80024a4:	461a      	mov	r2, r3
 80024a6:	4b06      	ldr	r3, [pc, #24]	@ (80024c0 <HAL_IncTick+0x24>)
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	4413      	add	r3, r2
 80024ac:	4a04      	ldr	r2, [pc, #16]	@ (80024c0 <HAL_IncTick+0x24>)
 80024ae:	6013      	str	r3, [r2, #0]
}
 80024b0:	bf00      	nop
 80024b2:	46bd      	mov	sp, r7
 80024b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b8:	4770      	bx	lr
 80024ba:	bf00      	nop
 80024bc:	2000001c 	.word	0x2000001c
 80024c0:	200003c4 	.word	0x200003c4

080024c4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80024c4:	b480      	push	{r7}
 80024c6:	af00      	add	r7, sp, #0
  return uwTick;
 80024c8:	4b03      	ldr	r3, [pc, #12]	@ (80024d8 <HAL_GetTick+0x14>)
 80024ca:	681b      	ldr	r3, [r3, #0]
}
 80024cc:	4618      	mov	r0, r3
 80024ce:	46bd      	mov	sp, r7
 80024d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d4:	4770      	bx	lr
 80024d6:	bf00      	nop
 80024d8:	200003c4 	.word	0x200003c4

080024dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b084      	sub	sp, #16
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80024e4:	f7ff ffee 	bl	80024c4 <HAL_GetTick>
 80024e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024ea:	687b      	ldr	r3, [r7, #4]
 80024ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024f4:	d005      	beq.n	8002502 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024f6:	4b0a      	ldr	r3, [pc, #40]	@ (8002520 <HAL_Delay+0x44>)
 80024f8:	781b      	ldrb	r3, [r3, #0]
 80024fa:	461a      	mov	r2, r3
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	4413      	add	r3, r2
 8002500:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002502:	bf00      	nop
 8002504:	f7ff ffde 	bl	80024c4 <HAL_GetTick>
 8002508:	4602      	mov	r2, r0
 800250a:	68bb      	ldr	r3, [r7, #8]
 800250c:	1ad3      	subs	r3, r2, r3
 800250e:	68fa      	ldr	r2, [r7, #12]
 8002510:	429a      	cmp	r2, r3
 8002512:	d8f7      	bhi.n	8002504 <HAL_Delay+0x28>
  {
  }
}
 8002514:	bf00      	nop
 8002516:	bf00      	nop
 8002518:	3710      	adds	r7, #16
 800251a:	46bd      	mov	sp, r7
 800251c:	bd80      	pop	{r7, pc}
 800251e:	bf00      	nop
 8002520:	2000001c 	.word	0x2000001c

08002524 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b084      	sub	sp, #16
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800252c:	2300      	movs	r3, #0
 800252e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	2b00      	cmp	r3, #0
 8002534:	d101      	bne.n	800253a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002536:	2301      	movs	r3, #1
 8002538:	e033      	b.n	80025a2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800253e:	2b00      	cmp	r3, #0
 8002540:	d109      	bne.n	8002556 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002542:	6878      	ldr	r0, [r7, #4]
 8002544:	f7fe fd28 	bl	8000f98 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	2200      	movs	r2, #0
 800254c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	2200      	movs	r2, #0
 8002552:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800255a:	f003 0310 	and.w	r3, r3, #16
 800255e:	2b00      	cmp	r3, #0
 8002560:	d118      	bne.n	8002594 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002566:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800256a:	f023 0302 	bic.w	r3, r3, #2
 800256e:	f043 0202 	orr.w	r2, r3, #2
 8002572:	687b      	ldr	r3, [r7, #4]
 8002574:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002576:	6878      	ldr	r0, [r7, #4]
 8002578:	f000 f94a 	bl	8002810 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	2200      	movs	r2, #0
 8002580:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002586:	f023 0303 	bic.w	r3, r3, #3
 800258a:	f043 0201 	orr.w	r2, r3, #1
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	641a      	str	r2, [r3, #64]	@ 0x40
 8002592:	e001      	b.n	8002598 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002594:	2301      	movs	r3, #1
 8002596:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	2200      	movs	r2, #0
 800259c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a2:	4618      	mov	r0, r3
 80025a4:	3710      	adds	r7, #16
 80025a6:	46bd      	mov	sp, r7
 80025a8:	bd80      	pop	{r7, pc}
	...

080025ac <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80025ac:	b480      	push	{r7}
 80025ae:	b085      	sub	sp, #20
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
 80025b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80025b6:	2300      	movs	r3, #0
 80025b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80025c0:	2b01      	cmp	r3, #1
 80025c2:	d101      	bne.n	80025c8 <HAL_ADC_ConfigChannel+0x1c>
 80025c4:	2302      	movs	r3, #2
 80025c6:	e113      	b.n	80027f0 <HAL_ADC_ConfigChannel+0x244>
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	2201      	movs	r2, #1
 80025cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80025d0:	683b      	ldr	r3, [r7, #0]
 80025d2:	681b      	ldr	r3, [r3, #0]
 80025d4:	2b09      	cmp	r3, #9
 80025d6:	d925      	bls.n	8002624 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	68d9      	ldr	r1, [r3, #12]
 80025de:	683b      	ldr	r3, [r7, #0]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	b29b      	uxth	r3, r3
 80025e4:	461a      	mov	r2, r3
 80025e6:	4613      	mov	r3, r2
 80025e8:	005b      	lsls	r3, r3, #1
 80025ea:	4413      	add	r3, r2
 80025ec:	3b1e      	subs	r3, #30
 80025ee:	2207      	movs	r2, #7
 80025f0:	fa02 f303 	lsl.w	r3, r2, r3
 80025f4:	43da      	mvns	r2, r3
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	400a      	ands	r2, r1
 80025fc:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	681b      	ldr	r3, [r3, #0]
 8002602:	68d9      	ldr	r1, [r3, #12]
 8002604:	683b      	ldr	r3, [r7, #0]
 8002606:	689a      	ldr	r2, [r3, #8]
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	b29b      	uxth	r3, r3
 800260e:	4618      	mov	r0, r3
 8002610:	4603      	mov	r3, r0
 8002612:	005b      	lsls	r3, r3, #1
 8002614:	4403      	add	r3, r0
 8002616:	3b1e      	subs	r3, #30
 8002618:	409a      	lsls	r2, r3
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	430a      	orrs	r2, r1
 8002620:	60da      	str	r2, [r3, #12]
 8002622:	e022      	b.n	800266a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	6919      	ldr	r1, [r3, #16]
 800262a:	683b      	ldr	r3, [r7, #0]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	b29b      	uxth	r3, r3
 8002630:	461a      	mov	r2, r3
 8002632:	4613      	mov	r3, r2
 8002634:	005b      	lsls	r3, r3, #1
 8002636:	4413      	add	r3, r2
 8002638:	2207      	movs	r2, #7
 800263a:	fa02 f303 	lsl.w	r3, r2, r3
 800263e:	43da      	mvns	r2, r3
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	681b      	ldr	r3, [r3, #0]
 8002644:	400a      	ands	r2, r1
 8002646:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	6919      	ldr	r1, [r3, #16]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	689a      	ldr	r2, [r3, #8]
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	b29b      	uxth	r3, r3
 8002658:	4618      	mov	r0, r3
 800265a:	4603      	mov	r3, r0
 800265c:	005b      	lsls	r3, r3, #1
 800265e:	4403      	add	r3, r0
 8002660:	409a      	lsls	r2, r3
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	430a      	orrs	r2, r1
 8002668:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800266a:	683b      	ldr	r3, [r7, #0]
 800266c:	685b      	ldr	r3, [r3, #4]
 800266e:	2b06      	cmp	r3, #6
 8002670:	d824      	bhi.n	80026bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002678:	683b      	ldr	r3, [r7, #0]
 800267a:	685a      	ldr	r2, [r3, #4]
 800267c:	4613      	mov	r3, r2
 800267e:	009b      	lsls	r3, r3, #2
 8002680:	4413      	add	r3, r2
 8002682:	3b05      	subs	r3, #5
 8002684:	221f      	movs	r2, #31
 8002686:	fa02 f303 	lsl.w	r3, r2, r3
 800268a:	43da      	mvns	r2, r3
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	681b      	ldr	r3, [r3, #0]
 8002690:	400a      	ands	r2, r1
 8002692:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 800269a:	683b      	ldr	r3, [r7, #0]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	b29b      	uxth	r3, r3
 80026a0:	4618      	mov	r0, r3
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	685a      	ldr	r2, [r3, #4]
 80026a6:	4613      	mov	r3, r2
 80026a8:	009b      	lsls	r3, r3, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	3b05      	subs	r3, #5
 80026ae:	fa00 f203 	lsl.w	r2, r0, r3
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	430a      	orrs	r2, r1
 80026b8:	635a      	str	r2, [r3, #52]	@ 0x34
 80026ba:	e04c      	b.n	8002756 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b0c      	cmp	r3, #12
 80026c2:	d824      	bhi.n	800270e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026ca:	683b      	ldr	r3, [r7, #0]
 80026cc:	685a      	ldr	r2, [r3, #4]
 80026ce:	4613      	mov	r3, r2
 80026d0:	009b      	lsls	r3, r3, #2
 80026d2:	4413      	add	r3, r2
 80026d4:	3b23      	subs	r3, #35	@ 0x23
 80026d6:	221f      	movs	r2, #31
 80026d8:	fa02 f303 	lsl.w	r3, r2, r3
 80026dc:	43da      	mvns	r2, r3
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	400a      	ands	r2, r1
 80026e4:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80026ec:	683b      	ldr	r3, [r7, #0]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	b29b      	uxth	r3, r3
 80026f2:	4618      	mov	r0, r3
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	685a      	ldr	r2, [r3, #4]
 80026f8:	4613      	mov	r3, r2
 80026fa:	009b      	lsls	r3, r3, #2
 80026fc:	4413      	add	r3, r2
 80026fe:	3b23      	subs	r3, #35	@ 0x23
 8002700:	fa00 f203 	lsl.w	r2, r0, r3
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	430a      	orrs	r2, r1
 800270a:	631a      	str	r2, [r3, #48]	@ 0x30
 800270c:	e023      	b.n	8002756 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	685a      	ldr	r2, [r3, #4]
 8002718:	4613      	mov	r3, r2
 800271a:	009b      	lsls	r3, r3, #2
 800271c:	4413      	add	r3, r2
 800271e:	3b41      	subs	r3, #65	@ 0x41
 8002720:	221f      	movs	r2, #31
 8002722:	fa02 f303 	lsl.w	r3, r2, r3
 8002726:	43da      	mvns	r2, r3
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	400a      	ands	r2, r1
 800272e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002736:	683b      	ldr	r3, [r7, #0]
 8002738:	681b      	ldr	r3, [r3, #0]
 800273a:	b29b      	uxth	r3, r3
 800273c:	4618      	mov	r0, r3
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685a      	ldr	r2, [r3, #4]
 8002742:	4613      	mov	r3, r2
 8002744:	009b      	lsls	r3, r3, #2
 8002746:	4413      	add	r3, r2
 8002748:	3b41      	subs	r3, #65	@ 0x41
 800274a:	fa00 f203 	lsl.w	r2, r0, r3
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	430a      	orrs	r2, r1
 8002754:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002756:	4b29      	ldr	r3, [pc, #164]	@ (80027fc <HAL_ADC_ConfigChannel+0x250>)
 8002758:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a28      	ldr	r2, [pc, #160]	@ (8002800 <HAL_ADC_ConfigChannel+0x254>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d10f      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x1d8>
 8002764:	683b      	ldr	r3, [r7, #0]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	2b12      	cmp	r3, #18
 800276a:	d10b      	bne.n	8002784 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 8002774:	68fb      	ldr	r3, [r7, #12]
 8002776:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002778:	68fb      	ldr	r3, [r7, #12]
 800277a:	685b      	ldr	r3, [r3, #4]
 800277c:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	681b      	ldr	r3, [r3, #0]
 8002788:	4a1d      	ldr	r2, [pc, #116]	@ (8002800 <HAL_ADC_ConfigChannel+0x254>)
 800278a:	4293      	cmp	r3, r2
 800278c:	d12b      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x23a>
 800278e:	683b      	ldr	r3, [r7, #0]
 8002790:	681b      	ldr	r3, [r3, #0]
 8002792:	4a1c      	ldr	r2, [pc, #112]	@ (8002804 <HAL_ADC_ConfigChannel+0x258>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d003      	beq.n	80027a0 <HAL_ADC_ConfigChannel+0x1f4>
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	2b11      	cmp	r3, #17
 800279e:	d122      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	685b      	ldr	r3, [r3, #4]
 80027a4:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80027ac:	68fb      	ldr	r3, [r7, #12]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80027b4:	68fb      	ldr	r3, [r7, #12]
 80027b6:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	4a11      	ldr	r2, [pc, #68]	@ (8002804 <HAL_ADC_ConfigChannel+0x258>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d111      	bne.n	80027e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80027c2:	4b11      	ldr	r3, [pc, #68]	@ (8002808 <HAL_ADC_ConfigChannel+0x25c>)
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	4a11      	ldr	r2, [pc, #68]	@ (800280c <HAL_ADC_ConfigChannel+0x260>)
 80027c8:	fba2 2303 	umull	r2, r3, r2, r3
 80027cc:	0c9a      	lsrs	r2, r3, #18
 80027ce:	4613      	mov	r3, r2
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	4413      	add	r3, r2
 80027d4:	005b      	lsls	r3, r3, #1
 80027d6:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027d8:	e002      	b.n	80027e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	3b01      	subs	r3, #1
 80027de:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 80027e0:	68bb      	ldr	r3, [r7, #8]
 80027e2:	2b00      	cmp	r3, #0
 80027e4:	d1f9      	bne.n	80027da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2200      	movs	r2, #0
 80027ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 80027ee:	2300      	movs	r3, #0
}
 80027f0:	4618      	mov	r0, r3
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr
 80027fc:	40012300 	.word	0x40012300
 8002800:	40012000 	.word	0x40012000
 8002804:	10000012 	.word	0x10000012
 8002808:	20000014 	.word	0x20000014
 800280c:	431bde83 	.word	0x431bde83

08002810 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002810:	b480      	push	{r7}
 8002812:	b085      	sub	sp, #20
 8002814:	af00      	add	r7, sp, #0
 8002816:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002818:	4b79      	ldr	r3, [pc, #484]	@ (8002a00 <ADC_Init+0x1f0>)
 800281a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002824:	68fb      	ldr	r3, [r7, #12]
 8002826:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	685a      	ldr	r2, [r3, #4]
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	685b      	ldr	r3, [r3, #4]
 8002830:	431a      	orrs	r2, r3
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	681b      	ldr	r3, [r3, #0]
 800283a:	685a      	ldr	r2, [r3, #4]
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002844:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	681b      	ldr	r3, [r3, #0]
 800284a:	6859      	ldr	r1, [r3, #4]
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	691b      	ldr	r3, [r3, #16]
 8002850:	021a      	lsls	r2, r3, #8
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	430a      	orrs	r2, r1
 8002858:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	685a      	ldr	r2, [r3, #4]
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002868:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	6859      	ldr	r1, [r3, #4]
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689a      	ldr	r2, [r3, #8]
 8002874:	687b      	ldr	r3, [r7, #4]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	430a      	orrs	r2, r1
 800287a:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800287c:	687b      	ldr	r3, [r7, #4]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	689a      	ldr	r2, [r3, #8]
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800288a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	6899      	ldr	r1, [r3, #8]
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	68da      	ldr	r2, [r3, #12]
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	430a      	orrs	r2, r1
 800289c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a2:	4a58      	ldr	r2, [pc, #352]	@ (8002a04 <ADC_Init+0x1f4>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d022      	beq.n	80028ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	689a      	ldr	r2, [r3, #8]
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	6899      	ldr	r1, [r3, #8]
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	689a      	ldr	r2, [r3, #8]
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80028d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	6899      	ldr	r1, [r3, #8]
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80028e4:	687b      	ldr	r3, [r7, #4]
 80028e6:	681b      	ldr	r3, [r3, #0]
 80028e8:	430a      	orrs	r2, r1
 80028ea:	609a      	str	r2, [r3, #8]
 80028ec:	e00f      	b.n	800290e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	689a      	ldr	r2, [r3, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80028fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	689a      	ldr	r2, [r3, #8]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 800290c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	689a      	ldr	r2, [r3, #8]
 8002914:	687b      	ldr	r3, [r7, #4]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	f022 0202 	bic.w	r2, r2, #2
 800291c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	6899      	ldr	r1, [r3, #8]
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	7e1b      	ldrb	r3, [r3, #24]
 8002928:	005a      	lsls	r2, r3, #1
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	430a      	orrs	r2, r1
 8002930:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002932:	687b      	ldr	r3, [r7, #4]
 8002934:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002938:	2b00      	cmp	r3, #0
 800293a:	d01b      	beq.n	8002974 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	685a      	ldr	r2, [r3, #4]
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800294a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	685a      	ldr	r2, [r3, #4]
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 800295a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	6859      	ldr	r1, [r3, #4]
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002966:	3b01      	subs	r3, #1
 8002968:	035a      	lsls	r2, r3, #13
 800296a:	687b      	ldr	r3, [r7, #4]
 800296c:	681b      	ldr	r3, [r3, #0]
 800296e:	430a      	orrs	r2, r1
 8002970:	605a      	str	r2, [r3, #4]
 8002972:	e007      	b.n	8002984 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	685a      	ldr	r2, [r3, #4]
 800297a:	687b      	ldr	r3, [r7, #4]
 800297c:	681b      	ldr	r3, [r3, #0]
 800297e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002982:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002992:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	69db      	ldr	r3, [r3, #28]
 800299e:	3b01      	subs	r3, #1
 80029a0:	051a      	lsls	r2, r3, #20
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	430a      	orrs	r2, r1
 80029a8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	689a      	ldr	r2, [r3, #8]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80029b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	6899      	ldr	r1, [r3, #8]
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80029c6:	025a      	lsls	r2, r3, #9
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	430a      	orrs	r2, r1
 80029ce:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	681b      	ldr	r3, [r3, #0]
 80029d4:	689a      	ldr	r2, [r3, #8]
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80029de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	6899      	ldr	r1, [r3, #8]
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	695b      	ldr	r3, [r3, #20]
 80029ea:	029a      	lsls	r2, r3, #10
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	430a      	orrs	r2, r1
 80029f2:	609a      	str	r2, [r3, #8]
}
 80029f4:	bf00      	nop
 80029f6:	3714      	adds	r7, #20
 80029f8:	46bd      	mov	sp, r7
 80029fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029fe:	4770      	bx	lr
 8002a00:	40012300 	.word	0x40012300
 8002a04:	0f000001 	.word	0x0f000001

08002a08 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b085      	sub	sp, #20
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	f003 0307 	and.w	r3, r3, #7
 8002a16:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a18:	4b0c      	ldr	r3, [pc, #48]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a1a:	68db      	ldr	r3, [r3, #12]
 8002a1c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002a24:	4013      	ands	r3, r2
 8002a26:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a28:	68fb      	ldr	r3, [r7, #12]
 8002a2a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a30:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a34:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a38:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a3a:	4a04      	ldr	r2, [pc, #16]	@ (8002a4c <__NVIC_SetPriorityGrouping+0x44>)
 8002a3c:	68bb      	ldr	r3, [r7, #8]
 8002a3e:	60d3      	str	r3, [r2, #12]
}
 8002a40:	bf00      	nop
 8002a42:	3714      	adds	r7, #20
 8002a44:	46bd      	mov	sp, r7
 8002a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a4a:	4770      	bx	lr
 8002a4c:	e000ed00 	.word	0xe000ed00

08002a50 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a50:	b480      	push	{r7}
 8002a52:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a54:	4b04      	ldr	r3, [pc, #16]	@ (8002a68 <__NVIC_GetPriorityGrouping+0x18>)
 8002a56:	68db      	ldr	r3, [r3, #12]
 8002a58:	0a1b      	lsrs	r3, r3, #8
 8002a5a:	f003 0307 	and.w	r3, r3, #7
}
 8002a5e:	4618      	mov	r0, r3
 8002a60:	46bd      	mov	sp, r7
 8002a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a66:	4770      	bx	lr
 8002a68:	e000ed00 	.word	0xe000ed00

08002a6c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	4603      	mov	r3, r0
 8002a74:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002a76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	db0b      	blt.n	8002a96 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002a7e:	79fb      	ldrb	r3, [r7, #7]
 8002a80:	f003 021f 	and.w	r2, r3, #31
 8002a84:	4907      	ldr	r1, [pc, #28]	@ (8002aa4 <__NVIC_EnableIRQ+0x38>)
 8002a86:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a8a:	095b      	lsrs	r3, r3, #5
 8002a8c:	2001      	movs	r0, #1
 8002a8e:	fa00 f202 	lsl.w	r2, r0, r2
 8002a92:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002a96:	bf00      	nop
 8002a98:	370c      	adds	r7, #12
 8002a9a:	46bd      	mov	sp, r7
 8002a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa0:	4770      	bx	lr
 8002aa2:	bf00      	nop
 8002aa4:	e000e100 	.word	0xe000e100

08002aa8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002aa8:	b480      	push	{r7}
 8002aaa:	b083      	sub	sp, #12
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	4603      	mov	r3, r0
 8002ab0:	6039      	str	r1, [r7, #0]
 8002ab2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ab4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	db0a      	blt.n	8002ad2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002abc:	683b      	ldr	r3, [r7, #0]
 8002abe:	b2da      	uxtb	r2, r3
 8002ac0:	490c      	ldr	r1, [pc, #48]	@ (8002af4 <__NVIC_SetPriority+0x4c>)
 8002ac2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ac6:	0112      	lsls	r2, r2, #4
 8002ac8:	b2d2      	uxtb	r2, r2
 8002aca:	440b      	add	r3, r1
 8002acc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002ad0:	e00a      	b.n	8002ae8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	b2da      	uxtb	r2, r3
 8002ad6:	4908      	ldr	r1, [pc, #32]	@ (8002af8 <__NVIC_SetPriority+0x50>)
 8002ad8:	79fb      	ldrb	r3, [r7, #7]
 8002ada:	f003 030f 	and.w	r3, r3, #15
 8002ade:	3b04      	subs	r3, #4
 8002ae0:	0112      	lsls	r2, r2, #4
 8002ae2:	b2d2      	uxtb	r2, r2
 8002ae4:	440b      	add	r3, r1
 8002ae6:	761a      	strb	r2, [r3, #24]
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr
 8002af4:	e000e100 	.word	0xe000e100
 8002af8:	e000ed00 	.word	0xe000ed00

08002afc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002afc:	b480      	push	{r7}
 8002afe:	b089      	sub	sp, #36	@ 0x24
 8002b00:	af00      	add	r7, sp, #0
 8002b02:	60f8      	str	r0, [r7, #12]
 8002b04:	60b9      	str	r1, [r7, #8]
 8002b06:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	f003 0307 	and.w	r3, r3, #7
 8002b0e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b10:	69fb      	ldr	r3, [r7, #28]
 8002b12:	f1c3 0307 	rsb	r3, r3, #7
 8002b16:	2b04      	cmp	r3, #4
 8002b18:	bf28      	it	cs
 8002b1a:	2304      	movcs	r3, #4
 8002b1c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b1e:	69fb      	ldr	r3, [r7, #28]
 8002b20:	3304      	adds	r3, #4
 8002b22:	2b06      	cmp	r3, #6
 8002b24:	d902      	bls.n	8002b2c <NVIC_EncodePriority+0x30>
 8002b26:	69fb      	ldr	r3, [r7, #28]
 8002b28:	3b03      	subs	r3, #3
 8002b2a:	e000      	b.n	8002b2e <NVIC_EncodePriority+0x32>
 8002b2c:	2300      	movs	r3, #0
 8002b2e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b30:	f04f 32ff 	mov.w	r2, #4294967295
 8002b34:	69bb      	ldr	r3, [r7, #24]
 8002b36:	fa02 f303 	lsl.w	r3, r2, r3
 8002b3a:	43da      	mvns	r2, r3
 8002b3c:	68bb      	ldr	r3, [r7, #8]
 8002b3e:	401a      	ands	r2, r3
 8002b40:	697b      	ldr	r3, [r7, #20]
 8002b42:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002b44:	f04f 31ff 	mov.w	r1, #4294967295
 8002b48:	697b      	ldr	r3, [r7, #20]
 8002b4a:	fa01 f303 	lsl.w	r3, r1, r3
 8002b4e:	43d9      	mvns	r1, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b54:	4313      	orrs	r3, r2
         );
}
 8002b56:	4618      	mov	r0, r3
 8002b58:	3724      	adds	r7, #36	@ 0x24
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b60:	4770      	bx	lr
	...

08002b64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b082      	sub	sp, #8
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	3b01      	subs	r3, #1
 8002b70:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b74:	d301      	bcc.n	8002b7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002b76:	2301      	movs	r3, #1
 8002b78:	e00f      	b.n	8002b9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002b7a:	4a0a      	ldr	r2, [pc, #40]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	3b01      	subs	r3, #1
 8002b80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002b82:	210f      	movs	r1, #15
 8002b84:	f04f 30ff 	mov.w	r0, #4294967295
 8002b88:	f7ff ff8e 	bl	8002aa8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002b8c:	4b05      	ldr	r3, [pc, #20]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b8e:	2200      	movs	r2, #0
 8002b90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002b92:	4b04      	ldr	r3, [pc, #16]	@ (8002ba4 <SysTick_Config+0x40>)
 8002b94:	2207      	movs	r2, #7
 8002b96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3708      	adds	r7, #8
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
 8002ba2:	bf00      	nop
 8002ba4:	e000e010 	.word	0xe000e010

08002ba8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	b082      	sub	sp, #8
 8002bac:	af00      	add	r7, sp, #0
 8002bae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002bb0:	6878      	ldr	r0, [r7, #4]
 8002bb2:	f7ff ff29 	bl	8002a08 <__NVIC_SetPriorityGrouping>
}
 8002bb6:	bf00      	nop
 8002bb8:	3708      	adds	r7, #8
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bd80      	pop	{r7, pc}

08002bbe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002bbe:	b580      	push	{r7, lr}
 8002bc0:	b086      	sub	sp, #24
 8002bc2:	af00      	add	r7, sp, #0
 8002bc4:	4603      	mov	r3, r0
 8002bc6:	60b9      	str	r1, [r7, #8]
 8002bc8:	607a      	str	r2, [r7, #4]
 8002bca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002bcc:	2300      	movs	r3, #0
 8002bce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002bd0:	f7ff ff3e 	bl	8002a50 <__NVIC_GetPriorityGrouping>
 8002bd4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002bd6:	687a      	ldr	r2, [r7, #4]
 8002bd8:	68b9      	ldr	r1, [r7, #8]
 8002bda:	6978      	ldr	r0, [r7, #20]
 8002bdc:	f7ff ff8e 	bl	8002afc <NVIC_EncodePriority>
 8002be0:	4602      	mov	r2, r0
 8002be2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002be6:	4611      	mov	r1, r2
 8002be8:	4618      	mov	r0, r3
 8002bea:	f7ff ff5d 	bl	8002aa8 <__NVIC_SetPriority>
}
 8002bee:	bf00      	nop
 8002bf0:	3718      	adds	r7, #24
 8002bf2:	46bd      	mov	sp, r7
 8002bf4:	bd80      	pop	{r7, pc}

08002bf6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002bf6:	b580      	push	{r7, lr}
 8002bf8:	b082      	sub	sp, #8
 8002bfa:	af00      	add	r7, sp, #0
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c04:	4618      	mov	r0, r3
 8002c06:	f7ff ff31 	bl	8002a6c <__NVIC_EnableIRQ>
}
 8002c0a:	bf00      	nop
 8002c0c:	3708      	adds	r7, #8
 8002c0e:	46bd      	mov	sp, r7
 8002c10:	bd80      	pop	{r7, pc}

08002c12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c12:	b580      	push	{r7, lr}
 8002c14:	b082      	sub	sp, #8
 8002c16:	af00      	add	r7, sp, #0
 8002c18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c1a:	6878      	ldr	r0, [r7, #4]
 8002c1c:	f7ff ffa2 	bl	8002b64 <SysTick_Config>
 8002c20:	4603      	mov	r3, r0
}
 8002c22:	4618      	mov	r0, r3
 8002c24:	3708      	adds	r7, #8
 8002c26:	46bd      	mov	sp, r7
 8002c28:	bd80      	pop	{r7, pc}
	...

08002c2c <HAL_ETH_IRQHandler>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval HAL status
  */
void HAL_ETH_IRQHandler(ETH_HandleTypeDef *heth)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b086      	sub	sp, #24
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  uint32_t mac_flag = READ_REG(heth->Instance->MACSR);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c3a:	617b      	str	r3, [r7, #20]
  uint32_t dma_flag = READ_REG(heth->Instance->DMASR);
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	681b      	ldr	r3, [r3, #0]
 8002c40:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c44:	695b      	ldr	r3, [r3, #20]
 8002c46:	613b      	str	r3, [r7, #16]
  uint32_t dma_itsource = READ_REG(heth->Instance->DMAIER);
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	681b      	ldr	r3, [r3, #0]
 8002c4c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c50:	69db      	ldr	r3, [r3, #28]
 8002c52:	60fb      	str	r3, [r7, #12]
  uint32_t exti_flag = READ_REG(EXTI->PR);
 8002c54:	4b4b      	ldr	r3, [pc, #300]	@ (8002d84 <HAL_ETH_IRQHandler+0x158>)
 8002c56:	695b      	ldr	r3, [r3, #20]
 8002c58:	60bb      	str	r3, [r7, #8]

  /* Packet received */
  if (((dma_flag & ETH_DMASR_RS) != 0U) && ((dma_itsource & ETH_DMAIER_RIE) != 0U))
 8002c5a:	693b      	ldr	r3, [r7, #16]
 8002c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c60:	2b00      	cmp	r3, #0
 8002c62:	d00e      	beq.n	8002c82 <HAL_ETH_IRQHandler+0x56>
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d009      	beq.n	8002c82 <HAL_ETH_IRQHandler+0x56>
  {
    /* Clear the Eth DMA Rx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_RS | ETH_DMASR_NIS);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c76:	461a      	mov	r2, r3
 8002c78:	4b43      	ldr	r3, [pc, #268]	@ (8002d88 <HAL_ETH_IRQHandler+0x15c>)
 8002c7a:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Receive complete callback*/
    heth->RxCpltCallback(heth);
#else
    /* Receive complete callback */
    HAL_ETH_RxCpltCallback(heth);
 8002c7c:	6878      	ldr	r0, [r7, #4]
 8002c7e:	f000 f891 	bl	8002da4 <HAL_ETH_RxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* Packet transmitted */
  if (((dma_flag & ETH_DMASR_TS) != 0U) && ((dma_itsource & ETH_DMAIER_TIE) != 0U))
 8002c82:	693b      	ldr	r3, [r7, #16]
 8002c84:	f003 0301 	and.w	r3, r3, #1
 8002c88:	2b00      	cmp	r3, #0
 8002c8a:	d00f      	beq.n	8002cac <HAL_ETH_IRQHandler+0x80>
 8002c8c:	68fb      	ldr	r3, [r7, #12]
 8002c8e:	f003 0301 	and.w	r3, r3, #1
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d00a      	beq.n	8002cac <HAL_ETH_IRQHandler+0x80>
  {
    /* Clear the Eth DMA Tx IT pending bits */
    __HAL_ETH_DMA_CLEAR_IT(heth, ETH_DMASR_TS | ETH_DMASR_NIS);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	f04f 1301 	mov.w	r3, #65537	@ 0x10001
 8002ca4:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /*Call registered Transmit complete callback*/
    heth->TxCpltCallback(heth);
#else
    /* Transfer complete callback */
    HAL_ETH_TxCpltCallback(heth);
 8002ca6:	6878      	ldr	r0, [r7, #4]
 8002ca8:	f000 f872 	bl	8002d90 <HAL_ETH_TxCpltCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }

  /* ETH DMA Error */
  if (((dma_flag & ETH_DMASR_AIS) != 0U) && ((dma_itsource & ETH_DMAIER_AISE) != 0U))
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d042      	beq.n	8002d3c <HAL_ETH_IRQHandler+0x110>
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d03d      	beq.n	8002d3c <HAL_ETH_IRQHandler+0x110>
  {
    heth->ErrorCode |= HAL_ETH_ERROR_DMA;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002cc6:	f043 0208 	orr.w	r2, r3, #8
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    /* if fatal bus error occurred */
    if ((dma_flag & ETH_DMASR_FBES) != 0U)
 8002cd0:	693b      	ldr	r3, [r7, #16]
 8002cd2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d01a      	beq.n	8002d10 <HAL_ETH_IRQHandler+0xe4>
    {
      /* Get DMA error code  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_FBES | ETH_DMASR_TPS | ETH_DMASR_RPS));
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002ce2:	695a      	ldr	r2, [r3, #20]
 8002ce4:	4b29      	ldr	r3, [pc, #164]	@ (8002d8c <HAL_ETH_IRQHandler+0x160>)
 8002ce6:	4013      	ands	r3, r2
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c

      /* Disable all interrupts */
      __HAL_ETH_DMA_DISABLE_IT(heth, ETH_DMAIER_NISE | ETH_DMAIER_AISE);
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002cf6:	69db      	ldr	r3, [r3, #28]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	6812      	ldr	r2, [r2, #0]
 8002cfc:	f423 33c0 	bic.w	r3, r3, #98304	@ 0x18000
 8002d00:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 8002d04:	61d3      	str	r3, [r2, #28]

      /* Set HAL state to ERROR */
      heth->gState = HAL_ETH_STATE_ERROR;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	22e0      	movs	r2, #224	@ 0xe0
 8002d0a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
 8002d0e:	e012      	b.n	8002d36 <HAL_ETH_IRQHandler+0x10a>
    }
    else
    {
      /* Get DMA error status  */
      heth->DMAErrorCode = READ_BIT(heth->Instance->DMASR, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	681b      	ldr	r3, [r3, #0]
 8002d14:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d18:	695a      	ldr	r2, [r3, #20]
 8002d1a:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002d1e:	4013      	ands	r3, r2
 8002d20:	687a      	ldr	r2, [r7, #4]
 8002d22:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
                                                            ETH_DMASR_RBUS | ETH_DMASR_AIS));

      /* Clear the interrupt summary flag */
      __HAL_ETH_DMA_CLEAR_IT(heth, (ETH_DMASR_ETS | ETH_DMASR_RWTS |
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8002d2e:	461a      	mov	r2, r3
 8002d30:	f248 6380 	movw	r3, #34432	@ 0x8680
 8002d34:	6153      	str	r3, [r2, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered Error callback*/
    heth->ErrorCallback(heth);
#else
    /* Ethernet DMA Error callback */
    HAL_ETH_ErrorCallback(heth);
 8002d36:	6878      	ldr	r0, [r7, #4]
 8002d38:	f000 f83e 	bl	8002db8 <HAL_ETH_ErrorCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }


  /* ETH PMT IT */
  if ((mac_flag & ETH_MAC_PMT_IT) != 0U)
 8002d3c:	697b      	ldr	r3, [r7, #20]
 8002d3e:	f003 0308 	and.w	r3, r3, #8
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d00e      	beq.n	8002d64 <HAL_ETH_IRQHandler+0x138>
  {
    /* Get MAC Wake-up source and clear the status register pending bit */
    heth->MACWakeUpEvent = READ_BIT(heth->Instance->MACPMTCSR, (ETH_MACPMTCSR_WFR | ETH_MACPMTCSR_MPR));
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d4c:	f003 0260 	and.w	r2, r3, #96	@ 0x60
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered PMT callback*/
    heth->PMTCallback(heth);
#else
    /* Ethernet PMT callback */
    HAL_ETH_PMTCallback(heth);
 8002d56:	6878      	ldr	r0, [r7, #4]
 8002d58:	f000 f838 	bl	8002dcc <HAL_ETH_PMTCallback>
#endif  /* USE_HAL_ETH_REGISTER_CALLBACKS */

    heth->MACWakeUpEvent = (uint32_t)(0x0U);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	2200      	movs	r2, #0
 8002d60:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  }


  /* check ETH WAKEUP exti flag */
  if ((exti_flag & ETH_WAKEUP_EXTI_LINE) != 0U)
 8002d64:	68bb      	ldr	r3, [r7, #8]
 8002d66:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002d6a:	2b00      	cmp	r3, #0
 8002d6c:	d006      	beq.n	8002d7c <HAL_ETH_IRQHandler+0x150>
  {
    /* Clear ETH WAKEUP Exti pending bit */
    __HAL_ETH_WAKEUP_EXTI_CLEAR_FLAG(ETH_WAKEUP_EXTI_LINE);
 8002d6e:	4b05      	ldr	r3, [pc, #20]	@ (8002d84 <HAL_ETH_IRQHandler+0x158>)
 8002d70:	f44f 2200 	mov.w	r2, #524288	@ 0x80000
 8002d74:	615a      	str	r2, [r3, #20]
#if (USE_HAL_ETH_REGISTER_CALLBACKS == 1)
    /* Call registered WakeUp callback*/
    heth->WakeUpCallback(heth);
#else
    /* ETH WAKEUP callback */
    HAL_ETH_WakeUpCallback(heth);
 8002d76:	6878      	ldr	r0, [r7, #4]
 8002d78:	f000 f832 	bl	8002de0 <HAL_ETH_WakeUpCallback>
#endif /* USE_HAL_ETH_REGISTER_CALLBACKS */
  }
}
 8002d7c:	bf00      	nop
 8002d7e:	3718      	adds	r7, #24
 8002d80:	46bd      	mov	sp, r7
 8002d82:	bd80      	pop	{r7, pc}
 8002d84:	40013c00 	.word	0x40013c00
 8002d88:	00010040 	.word	0x00010040
 8002d8c:	007e2000 	.word	0x007e2000

08002d90 <HAL_ETH_TxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_TxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002d90:	b480      	push	{r7}
 8002d92:	b083      	sub	sp, #12
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_TxCpltCallback could be implemented in the user file
  */
}
 8002d98:	bf00      	nop
 8002d9a:	370c      	adds	r7, #12
 8002d9c:	46bd      	mov	sp, r7
 8002d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002da2:	4770      	bx	lr

08002da4 <HAL_ETH_RxCpltCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_RxCpltCallback(ETH_HandleTypeDef *heth)
{
 8002da4:	b480      	push	{r7}
 8002da6:	b083      	sub	sp, #12
 8002da8:	af00      	add	r7, sp, #0
 8002daa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_RxCpltCallback could be implemented in the user file
  */
}
 8002dac:	bf00      	nop
 8002dae:	370c      	adds	r7, #12
 8002db0:	46bd      	mov	sp, r7
 8002db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db6:	4770      	bx	lr

08002db8 <HAL_ETH_ErrorCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_ErrorCallback(ETH_HandleTypeDef *heth)
{
 8002db8:	b480      	push	{r7}
 8002dba:	b083      	sub	sp, #12
 8002dbc:	af00      	add	r7, sp, #0
 8002dbe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_ErrorCallback could be implemented in the user file
  */
}
 8002dc0:	bf00      	nop
 8002dc2:	370c      	adds	r7, #12
 8002dc4:	46bd      	mov	sp, r7
 8002dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dca:	4770      	bx	lr

08002dcc <HAL_ETH_PMTCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_PMTCallback(ETH_HandleTypeDef *heth)
{
 8002dcc:	b480      	push	{r7}
 8002dce:	b083      	sub	sp, #12
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
  the HAL_ETH_PMTCallback could be implemented in the user file
  */
}
 8002dd4:	bf00      	nop
 8002dd6:	370c      	adds	r7, #12
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dde:	4770      	bx	lr

08002de0 <HAL_ETH_WakeUpCallback>:
  * @param  heth: pointer to a ETH_HandleTypeDef structure that contains
  *         the configuration information for ETHERNET module
  * @retval None
  */
__weak void HAL_ETH_WakeUpCallback(ETH_HandleTypeDef *heth)
{
 8002de0:	b480      	push	{r7}
 8002de2:	b083      	sub	sp, #12
 8002de4:	af00      	add	r7, sp, #0
 8002de6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(heth);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ETH_WakeUpCallback could be implemented in the user file
   */
}
 8002de8:	bf00      	nop
 8002dea:	370c      	adds	r7, #12
 8002dec:	46bd      	mov	sp, r7
 8002dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002df2:	4770      	bx	lr

08002df4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002df4:	b480      	push	{r7}
 8002df6:	b089      	sub	sp, #36	@ 0x24
 8002df8:	af00      	add	r7, sp, #0
 8002dfa:	6078      	str	r0, [r7, #4]
 8002dfc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002dfe:	2300      	movs	r3, #0
 8002e00:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002e02:	2300      	movs	r3, #0
 8002e04:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002e06:	2300      	movs	r3, #0
 8002e08:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61fb      	str	r3, [r7, #28]
 8002e0e:	e177      	b.n	8003100 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002e10:	2201      	movs	r2, #1
 8002e12:	69fb      	ldr	r3, [r7, #28]
 8002e14:	fa02 f303 	lsl.w	r3, r2, r3
 8002e18:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002e1a:	683b      	ldr	r3, [r7, #0]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	697a      	ldr	r2, [r7, #20]
 8002e20:	4013      	ands	r3, r2
 8002e22:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002e24:	693a      	ldr	r2, [r7, #16]
 8002e26:	697b      	ldr	r3, [r7, #20]
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	f040 8166 	bne.w	80030fa <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e2e:	683b      	ldr	r3, [r7, #0]
 8002e30:	685b      	ldr	r3, [r3, #4]
 8002e32:	f003 0303 	and.w	r3, r3, #3
 8002e36:	2b01      	cmp	r3, #1
 8002e38:	d005      	beq.n	8002e46 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e3a:	683b      	ldr	r3, [r7, #0]
 8002e3c:	685b      	ldr	r3, [r3, #4]
 8002e3e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002e42:	2b02      	cmp	r3, #2
 8002e44:	d130      	bne.n	8002ea8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	689b      	ldr	r3, [r3, #8]
 8002e4a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002e4c:	69fb      	ldr	r3, [r7, #28]
 8002e4e:	005b      	lsls	r3, r3, #1
 8002e50:	2203      	movs	r2, #3
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43db      	mvns	r3, r3
 8002e58:	69ba      	ldr	r2, [r7, #24]
 8002e5a:	4013      	ands	r3, r2
 8002e5c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	68da      	ldr	r2, [r3, #12]
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	005b      	lsls	r3, r3, #1
 8002e66:	fa02 f303 	lsl.w	r3, r2, r3
 8002e6a:	69ba      	ldr	r2, [r7, #24]
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e70:	687b      	ldr	r3, [r7, #4]
 8002e72:	69ba      	ldr	r2, [r7, #24]
 8002e74:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	685b      	ldr	r3, [r3, #4]
 8002e7a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e7c:	2201      	movs	r2, #1
 8002e7e:	69fb      	ldr	r3, [r7, #28]
 8002e80:	fa02 f303 	lsl.w	r3, r2, r3
 8002e84:	43db      	mvns	r3, r3
 8002e86:	69ba      	ldr	r2, [r7, #24]
 8002e88:	4013      	ands	r3, r2
 8002e8a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	091b      	lsrs	r3, r3, #4
 8002e92:	f003 0201 	and.w	r2, r3, #1
 8002e96:	69fb      	ldr	r3, [r7, #28]
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	69ba      	ldr	r2, [r7, #24]
 8002e9e:	4313      	orrs	r3, r2
 8002ea0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002ea2:	687b      	ldr	r3, [r7, #4]
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002ea8:	683b      	ldr	r3, [r7, #0]
 8002eaa:	685b      	ldr	r3, [r3, #4]
 8002eac:	f003 0303 	and.w	r3, r3, #3
 8002eb0:	2b03      	cmp	r3, #3
 8002eb2:	d017      	beq.n	8002ee4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002eb4:	687b      	ldr	r3, [r7, #4]
 8002eb6:	68db      	ldr	r3, [r3, #12]
 8002eb8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	005b      	lsls	r3, r3, #1
 8002ebe:	2203      	movs	r2, #3
 8002ec0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ec4:	43db      	mvns	r3, r3
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	4013      	ands	r3, r2
 8002eca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002ecc:	683b      	ldr	r3, [r7, #0]
 8002ece:	689a      	ldr	r2, [r3, #8]
 8002ed0:	69fb      	ldr	r3, [r7, #28]
 8002ed2:	005b      	lsls	r3, r3, #1
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	69ba      	ldr	r2, [r7, #24]
 8002eda:	4313      	orrs	r3, r2
 8002edc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	69ba      	ldr	r2, [r7, #24]
 8002ee2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f003 0303 	and.w	r3, r3, #3
 8002eec:	2b02      	cmp	r3, #2
 8002eee:	d123      	bne.n	8002f38 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002ef0:	69fb      	ldr	r3, [r7, #28]
 8002ef2:	08da      	lsrs	r2, r3, #3
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	3208      	adds	r2, #8
 8002ef8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002efc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002efe:	69fb      	ldr	r3, [r7, #28]
 8002f00:	f003 0307 	and.w	r3, r3, #7
 8002f04:	009b      	lsls	r3, r3, #2
 8002f06:	220f      	movs	r2, #15
 8002f08:	fa02 f303 	lsl.w	r3, r2, r3
 8002f0c:	43db      	mvns	r3, r3
 8002f0e:	69ba      	ldr	r2, [r7, #24]
 8002f10:	4013      	ands	r3, r2
 8002f12:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002f14:	683b      	ldr	r3, [r7, #0]
 8002f16:	691a      	ldr	r2, [r3, #16]
 8002f18:	69fb      	ldr	r3, [r7, #28]
 8002f1a:	f003 0307 	and.w	r3, r3, #7
 8002f1e:	009b      	lsls	r3, r3, #2
 8002f20:	fa02 f303 	lsl.w	r3, r2, r3
 8002f24:	69ba      	ldr	r2, [r7, #24]
 8002f26:	4313      	orrs	r3, r2
 8002f28:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002f2a:	69fb      	ldr	r3, [r7, #28]
 8002f2c:	08da      	lsrs	r2, r3, #3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	3208      	adds	r2, #8
 8002f32:	69b9      	ldr	r1, [r7, #24]
 8002f34:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002f3e:	69fb      	ldr	r3, [r7, #28]
 8002f40:	005b      	lsls	r3, r3, #1
 8002f42:	2203      	movs	r2, #3
 8002f44:	fa02 f303 	lsl.w	r3, r2, r3
 8002f48:	43db      	mvns	r3, r3
 8002f4a:	69ba      	ldr	r2, [r7, #24]
 8002f4c:	4013      	ands	r3, r2
 8002f4e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002f50:	683b      	ldr	r3, [r7, #0]
 8002f52:	685b      	ldr	r3, [r3, #4]
 8002f54:	f003 0203 	and.w	r2, r3, #3
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	005b      	lsls	r3, r3, #1
 8002f5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002f60:	69ba      	ldr	r2, [r7, #24]
 8002f62:	4313      	orrs	r3, r2
 8002f64:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	69ba      	ldr	r2, [r7, #24]
 8002f6a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002f6c:	683b      	ldr	r3, [r7, #0]
 8002f6e:	685b      	ldr	r3, [r3, #4]
 8002f70:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	f000 80c0 	beq.w	80030fa <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f7a:	2300      	movs	r3, #0
 8002f7c:	60fb      	str	r3, [r7, #12]
 8002f7e:	4b66      	ldr	r3, [pc, #408]	@ (8003118 <HAL_GPIO_Init+0x324>)
 8002f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f82:	4a65      	ldr	r2, [pc, #404]	@ (8003118 <HAL_GPIO_Init+0x324>)
 8002f84:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f88:	6453      	str	r3, [r2, #68]	@ 0x44
 8002f8a:	4b63      	ldr	r3, [pc, #396]	@ (8003118 <HAL_GPIO_Init+0x324>)
 8002f8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002f92:	60fb      	str	r3, [r7, #12]
 8002f94:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f96:	4a61      	ldr	r2, [pc, #388]	@ (800311c <HAL_GPIO_Init+0x328>)
 8002f98:	69fb      	ldr	r3, [r7, #28]
 8002f9a:	089b      	lsrs	r3, r3, #2
 8002f9c:	3302      	adds	r3, #2
 8002f9e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002fa2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002fa4:	69fb      	ldr	r3, [r7, #28]
 8002fa6:	f003 0303 	and.w	r3, r3, #3
 8002faa:	009b      	lsls	r3, r3, #2
 8002fac:	220f      	movs	r2, #15
 8002fae:	fa02 f303 	lsl.w	r3, r2, r3
 8002fb2:	43db      	mvns	r3, r3
 8002fb4:	69ba      	ldr	r2, [r7, #24]
 8002fb6:	4013      	ands	r3, r2
 8002fb8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	4a58      	ldr	r2, [pc, #352]	@ (8003120 <HAL_GPIO_Init+0x32c>)
 8002fbe:	4293      	cmp	r3, r2
 8002fc0:	d037      	beq.n	8003032 <HAL_GPIO_Init+0x23e>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4a57      	ldr	r2, [pc, #348]	@ (8003124 <HAL_GPIO_Init+0x330>)
 8002fc6:	4293      	cmp	r3, r2
 8002fc8:	d031      	beq.n	800302e <HAL_GPIO_Init+0x23a>
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a56      	ldr	r2, [pc, #344]	@ (8003128 <HAL_GPIO_Init+0x334>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d02b      	beq.n	800302a <HAL_GPIO_Init+0x236>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	4a55      	ldr	r2, [pc, #340]	@ (800312c <HAL_GPIO_Init+0x338>)
 8002fd6:	4293      	cmp	r3, r2
 8002fd8:	d025      	beq.n	8003026 <HAL_GPIO_Init+0x232>
 8002fda:	687b      	ldr	r3, [r7, #4]
 8002fdc:	4a54      	ldr	r2, [pc, #336]	@ (8003130 <HAL_GPIO_Init+0x33c>)
 8002fde:	4293      	cmp	r3, r2
 8002fe0:	d01f      	beq.n	8003022 <HAL_GPIO_Init+0x22e>
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	4a53      	ldr	r2, [pc, #332]	@ (8003134 <HAL_GPIO_Init+0x340>)
 8002fe6:	4293      	cmp	r3, r2
 8002fe8:	d019      	beq.n	800301e <HAL_GPIO_Init+0x22a>
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	4a52      	ldr	r2, [pc, #328]	@ (8003138 <HAL_GPIO_Init+0x344>)
 8002fee:	4293      	cmp	r3, r2
 8002ff0:	d013      	beq.n	800301a <HAL_GPIO_Init+0x226>
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	4a51      	ldr	r2, [pc, #324]	@ (800313c <HAL_GPIO_Init+0x348>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d00d      	beq.n	8003016 <HAL_GPIO_Init+0x222>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	4a50      	ldr	r2, [pc, #320]	@ (8003140 <HAL_GPIO_Init+0x34c>)
 8002ffe:	4293      	cmp	r3, r2
 8003000:	d007      	beq.n	8003012 <HAL_GPIO_Init+0x21e>
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	4a4f      	ldr	r2, [pc, #316]	@ (8003144 <HAL_GPIO_Init+0x350>)
 8003006:	4293      	cmp	r3, r2
 8003008:	d101      	bne.n	800300e <HAL_GPIO_Init+0x21a>
 800300a:	2309      	movs	r3, #9
 800300c:	e012      	b.n	8003034 <HAL_GPIO_Init+0x240>
 800300e:	230a      	movs	r3, #10
 8003010:	e010      	b.n	8003034 <HAL_GPIO_Init+0x240>
 8003012:	2308      	movs	r3, #8
 8003014:	e00e      	b.n	8003034 <HAL_GPIO_Init+0x240>
 8003016:	2307      	movs	r3, #7
 8003018:	e00c      	b.n	8003034 <HAL_GPIO_Init+0x240>
 800301a:	2306      	movs	r3, #6
 800301c:	e00a      	b.n	8003034 <HAL_GPIO_Init+0x240>
 800301e:	2305      	movs	r3, #5
 8003020:	e008      	b.n	8003034 <HAL_GPIO_Init+0x240>
 8003022:	2304      	movs	r3, #4
 8003024:	e006      	b.n	8003034 <HAL_GPIO_Init+0x240>
 8003026:	2303      	movs	r3, #3
 8003028:	e004      	b.n	8003034 <HAL_GPIO_Init+0x240>
 800302a:	2302      	movs	r3, #2
 800302c:	e002      	b.n	8003034 <HAL_GPIO_Init+0x240>
 800302e:	2301      	movs	r3, #1
 8003030:	e000      	b.n	8003034 <HAL_GPIO_Init+0x240>
 8003032:	2300      	movs	r3, #0
 8003034:	69fa      	ldr	r2, [r7, #28]
 8003036:	f002 0203 	and.w	r2, r2, #3
 800303a:	0092      	lsls	r2, r2, #2
 800303c:	4093      	lsls	r3, r2
 800303e:	69ba      	ldr	r2, [r7, #24]
 8003040:	4313      	orrs	r3, r2
 8003042:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003044:	4935      	ldr	r1, [pc, #212]	@ (800311c <HAL_GPIO_Init+0x328>)
 8003046:	69fb      	ldr	r3, [r7, #28]
 8003048:	089b      	lsrs	r3, r3, #2
 800304a:	3302      	adds	r3, #2
 800304c:	69ba      	ldr	r2, [r7, #24]
 800304e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003052:	4b3d      	ldr	r3, [pc, #244]	@ (8003148 <HAL_GPIO_Init+0x354>)
 8003054:	689b      	ldr	r3, [r3, #8]
 8003056:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	43db      	mvns	r3, r3
 800305c:	69ba      	ldr	r2, [r7, #24]
 800305e:	4013      	ands	r3, r2
 8003060:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003062:	683b      	ldr	r3, [r7, #0]
 8003064:	685b      	ldr	r3, [r3, #4]
 8003066:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800306a:	2b00      	cmp	r3, #0
 800306c:	d003      	beq.n	8003076 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 800306e:	69ba      	ldr	r2, [r7, #24]
 8003070:	693b      	ldr	r3, [r7, #16]
 8003072:	4313      	orrs	r3, r2
 8003074:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003076:	4a34      	ldr	r2, [pc, #208]	@ (8003148 <HAL_GPIO_Init+0x354>)
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800307c:	4b32      	ldr	r3, [pc, #200]	@ (8003148 <HAL_GPIO_Init+0x354>)
 800307e:	68db      	ldr	r3, [r3, #12]
 8003080:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003082:	693b      	ldr	r3, [r7, #16]
 8003084:	43db      	mvns	r3, r3
 8003086:	69ba      	ldr	r2, [r7, #24]
 8003088:	4013      	ands	r3, r2
 800308a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	685b      	ldr	r3, [r3, #4]
 8003090:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003094:	2b00      	cmp	r3, #0
 8003096:	d003      	beq.n	80030a0 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8003098:	69ba      	ldr	r2, [r7, #24]
 800309a:	693b      	ldr	r3, [r7, #16]
 800309c:	4313      	orrs	r3, r2
 800309e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80030a0:	4a29      	ldr	r2, [pc, #164]	@ (8003148 <HAL_GPIO_Init+0x354>)
 80030a2:	69bb      	ldr	r3, [r7, #24]
 80030a4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80030a6:	4b28      	ldr	r3, [pc, #160]	@ (8003148 <HAL_GPIO_Init+0x354>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030ac:	693b      	ldr	r3, [r7, #16]
 80030ae:	43db      	mvns	r3, r3
 80030b0:	69ba      	ldr	r2, [r7, #24]
 80030b2:	4013      	ands	r3, r2
 80030b4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80030b6:	683b      	ldr	r3, [r7, #0]
 80030b8:	685b      	ldr	r3, [r3, #4]
 80030ba:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030be:	2b00      	cmp	r3, #0
 80030c0:	d003      	beq.n	80030ca <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80030c2:	69ba      	ldr	r2, [r7, #24]
 80030c4:	693b      	ldr	r3, [r7, #16]
 80030c6:	4313      	orrs	r3, r2
 80030c8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80030ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003148 <HAL_GPIO_Init+0x354>)
 80030cc:	69bb      	ldr	r3, [r7, #24]
 80030ce:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80030d0:	4b1d      	ldr	r3, [pc, #116]	@ (8003148 <HAL_GPIO_Init+0x354>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80030d6:	693b      	ldr	r3, [r7, #16]
 80030d8:	43db      	mvns	r3, r3
 80030da:	69ba      	ldr	r2, [r7, #24]
 80030dc:	4013      	ands	r3, r2
 80030de:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80030e0:	683b      	ldr	r3, [r7, #0]
 80030e2:	685b      	ldr	r3, [r3, #4]
 80030e4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80030e8:	2b00      	cmp	r3, #0
 80030ea:	d003      	beq.n	80030f4 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 80030ec:	69ba      	ldr	r2, [r7, #24]
 80030ee:	693b      	ldr	r3, [r7, #16]
 80030f0:	4313      	orrs	r3, r2
 80030f2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80030f4:	4a14      	ldr	r2, [pc, #80]	@ (8003148 <HAL_GPIO_Init+0x354>)
 80030f6:	69bb      	ldr	r3, [r7, #24]
 80030f8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80030fa:	69fb      	ldr	r3, [r7, #28]
 80030fc:	3301      	adds	r3, #1
 80030fe:	61fb      	str	r3, [r7, #28]
 8003100:	69fb      	ldr	r3, [r7, #28]
 8003102:	2b0f      	cmp	r3, #15
 8003104:	f67f ae84 	bls.w	8002e10 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003108:	bf00      	nop
 800310a:	bf00      	nop
 800310c:	3724      	adds	r7, #36	@ 0x24
 800310e:	46bd      	mov	sp, r7
 8003110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003114:	4770      	bx	lr
 8003116:	bf00      	nop
 8003118:	40023800 	.word	0x40023800
 800311c:	40013800 	.word	0x40013800
 8003120:	40020000 	.word	0x40020000
 8003124:	40020400 	.word	0x40020400
 8003128:	40020800 	.word	0x40020800
 800312c:	40020c00 	.word	0x40020c00
 8003130:	40021000 	.word	0x40021000
 8003134:	40021400 	.word	0x40021400
 8003138:	40021800 	.word	0x40021800
 800313c:	40021c00 	.word	0x40021c00
 8003140:	40022000 	.word	0x40022000
 8003144:	40022400 	.word	0x40022400
 8003148:	40013c00 	.word	0x40013c00

0800314c <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800314c:	b480      	push	{r7}
 800314e:	b085      	sub	sp, #20
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
 8003154:	460b      	mov	r3, r1
 8003156:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003158:	687b      	ldr	r3, [r7, #4]
 800315a:	691a      	ldr	r2, [r3, #16]
 800315c:	887b      	ldrh	r3, [r7, #2]
 800315e:	4013      	ands	r3, r2
 8003160:	2b00      	cmp	r3, #0
 8003162:	d002      	beq.n	800316a <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003164:	2301      	movs	r3, #1
 8003166:	73fb      	strb	r3, [r7, #15]
 8003168:	e001      	b.n	800316e <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800316a:	2300      	movs	r3, #0
 800316c:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800316e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003170:	4618      	mov	r0, r3
 8003172:	3714      	adds	r7, #20
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
 8003184:	460b      	mov	r3, r1
 8003186:	807b      	strh	r3, [r7, #2]
 8003188:	4613      	mov	r3, r2
 800318a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800318c:	787b      	ldrb	r3, [r7, #1]
 800318e:	2b00      	cmp	r3, #0
 8003190:	d003      	beq.n	800319a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003192:	887a      	ldrh	r2, [r7, #2]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003198:	e003      	b.n	80031a2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800319a:	887b      	ldrh	r3, [r7, #2]
 800319c:	041a      	lsls	r2, r3, #16
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	619a      	str	r2, [r3, #24]
}
 80031a2:	bf00      	nop
 80031a4:	370c      	adds	r7, #12
 80031a6:	46bd      	mov	sp, r7
 80031a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ac:	4770      	bx	lr

080031ae <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80031ae:	b580      	push	{r7, lr}
 80031b0:	b084      	sub	sp, #16
 80031b2:	af00      	add	r7, sp, #0
 80031b4:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d101      	bne.n	80031c0 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 80031bc:	2301      	movs	r3, #1
 80031be:	e036      	b.n	800322e <HAL_IWDG_Init+0x80>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	f64c 42cc 	movw	r2, #52428	@ 0xcccc
 80031c8:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 80031ca:	687b      	ldr	r3, [r7, #4]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f245 5255 	movw	r2, #21845	@ 0x5555
 80031d2:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	687a      	ldr	r2, [r7, #4]
 80031da:	6852      	ldr	r2, [r2, #4]
 80031dc:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	687a      	ldr	r2, [r7, #4]
 80031e4:	6892      	ldr	r2, [r2, #8]
 80031e6:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 80031e8:	f7ff f96c 	bl	80024c4 <HAL_GetTick>
 80031ec:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 80031ee:	e011      	b.n	8003214 <HAL_IWDG_Init+0x66>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 80031f0:	f7ff f968 	bl	80024c4 <HAL_GetTick>
 80031f4:	4602      	mov	r2, r0
 80031f6:	68fb      	ldr	r3, [r7, #12]
 80031f8:	1ad3      	subs	r3, r2, r3
 80031fa:	f641 0201 	movw	r2, #6145	@ 0x1801
 80031fe:	4293      	cmp	r3, r2
 8003200:	d908      	bls.n	8003214 <HAL_IWDG_Init+0x66>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	68db      	ldr	r3, [r3, #12]
 8003208:	f003 0303 	and.w	r3, r3, #3
 800320c:	2b00      	cmp	r3, #0
 800320e:	d001      	beq.n	8003214 <HAL_IWDG_Init+0x66>
      {
        return HAL_TIMEOUT;
 8003210:	2303      	movs	r3, #3
 8003212:	e00c      	b.n	800322e <HAL_IWDG_Init+0x80>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	68db      	ldr	r3, [r3, #12]
 800321a:	f003 0303 	and.w	r3, r3, #3
 800321e:	2b00      	cmp	r3, #0
 8003220:	d1e6      	bne.n	80031f0 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 800322a:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800322c:	2300      	movs	r3, #0
}
 800322e:	4618      	mov	r0, r3
 8003230:	3710      	adds	r7, #16
 8003232:	46bd      	mov	sp, r7
 8003234:	bd80      	pop	{r7, pc}

08003236 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8003236:	b480      	push	{r7}
 8003238:	b083      	sub	sp, #12
 800323a:	af00      	add	r7, sp, #0
 800323c:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	f64a 22aa 	movw	r2, #43690	@ 0xaaaa
 8003246:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003248:	2300      	movs	r3, #0
}
 800324a:	4618      	mov	r0, r3
 800324c:	370c      	adds	r7, #12
 800324e:	46bd      	mov	sp, r7
 8003250:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003254:	4770      	bx	lr
	...

08003258 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003258:	b580      	push	{r7, lr}
 800325a:	b082      	sub	sp, #8
 800325c:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800325e:	2300      	movs	r3, #0
 8003260:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8003262:	2300      	movs	r3, #0
 8003264:	603b      	str	r3, [r7, #0]
 8003266:	4b20      	ldr	r3, [pc, #128]	@ (80032e8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326a:	4a1f      	ldr	r2, [pc, #124]	@ (80032e8 <HAL_PWREx_EnableOverDrive+0x90>)
 800326c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003270:	6413      	str	r3, [r2, #64]	@ 0x40
 8003272:	4b1d      	ldr	r3, [pc, #116]	@ (80032e8 <HAL_PWREx_EnableOverDrive+0x90>)
 8003274:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003276:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800327a:	603b      	str	r3, [r7, #0]
 800327c:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800327e:	4b1b      	ldr	r3, [pc, #108]	@ (80032ec <HAL_PWREx_EnableOverDrive+0x94>)
 8003280:	2201      	movs	r2, #1
 8003282:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003284:	f7ff f91e 	bl	80024c4 <HAL_GetTick>
 8003288:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800328a:	e009      	b.n	80032a0 <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 800328c:	f7ff f91a 	bl	80024c4 <HAL_GetTick>
 8003290:	4602      	mov	r2, r0
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	1ad3      	subs	r3, r2, r3
 8003296:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800329a:	d901      	bls.n	80032a0 <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 800329c:	2303      	movs	r3, #3
 800329e:	e01f      	b.n	80032e0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80032a0:	4b13      	ldr	r3, [pc, #76]	@ (80032f0 <HAL_PWREx_EnableOverDrive+0x98>)
 80032a2:	685b      	ldr	r3, [r3, #4]
 80032a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80032a8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80032ac:	d1ee      	bne.n	800328c <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80032ae:	4b11      	ldr	r3, [pc, #68]	@ (80032f4 <HAL_PWREx_EnableOverDrive+0x9c>)
 80032b0:	2201      	movs	r2, #1
 80032b2:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80032b4:	f7ff f906 	bl	80024c4 <HAL_GetTick>
 80032b8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80032ba:	e009      	b.n	80032d0 <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80032bc:	f7ff f902 	bl	80024c4 <HAL_GetTick>
 80032c0:	4602      	mov	r2, r0
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	1ad3      	subs	r3, r2, r3
 80032c6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80032ca:	d901      	bls.n	80032d0 <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 80032cc:	2303      	movs	r3, #3
 80032ce:	e007      	b.n	80032e0 <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80032d0:	4b07      	ldr	r3, [pc, #28]	@ (80032f0 <HAL_PWREx_EnableOverDrive+0x98>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80032dc:	d1ee      	bne.n	80032bc <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 80032de:	2300      	movs	r3, #0
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	3708      	adds	r7, #8
 80032e4:	46bd      	mov	sp, r7
 80032e6:	bd80      	pop	{r7, pc}
 80032e8:	40023800 	.word	0x40023800
 80032ec:	420e0040 	.word	0x420e0040
 80032f0:	40007000 	.word	0x40007000
 80032f4:	420e0044 	.word	0x420e0044

080032f8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80032f8:	b580      	push	{r7, lr}
 80032fa:	b086      	sub	sp, #24
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2b00      	cmp	r3, #0
 8003304:	d101      	bne.n	800330a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003306:	2301      	movs	r3, #1
 8003308:	e267      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	2b00      	cmp	r3, #0
 8003314:	d075      	beq.n	8003402 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8003316:	4b88      	ldr	r3, [pc, #544]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003318:	689b      	ldr	r3, [r3, #8]
 800331a:	f003 030c 	and.w	r3, r3, #12
 800331e:	2b04      	cmp	r3, #4
 8003320:	d00c      	beq.n	800333c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003322:	4b85      	ldr	r3, [pc, #532]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800332a:	2b08      	cmp	r3, #8
 800332c:	d112      	bne.n	8003354 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800332e:	4b82      	ldr	r3, [pc, #520]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003336:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800333a:	d10b      	bne.n	8003354 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800333c:	4b7e      	ldr	r3, [pc, #504]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d05b      	beq.n	8003400 <HAL_RCC_OscConfig+0x108>
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d157      	bne.n	8003400 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e242      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	685b      	ldr	r3, [r3, #4]
 8003358:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800335c:	d106      	bne.n	800336c <HAL_RCC_OscConfig+0x74>
 800335e:	4b76      	ldr	r3, [pc, #472]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	4a75      	ldr	r2, [pc, #468]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003364:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003368:	6013      	str	r3, [r2, #0]
 800336a:	e01d      	b.n	80033a8 <HAL_RCC_OscConfig+0xb0>
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003374:	d10c      	bne.n	8003390 <HAL_RCC_OscConfig+0x98>
 8003376:	4b70      	ldr	r3, [pc, #448]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003378:	681b      	ldr	r3, [r3, #0]
 800337a:	4a6f      	ldr	r2, [pc, #444]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800337c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003380:	6013      	str	r3, [r2, #0]
 8003382:	4b6d      	ldr	r3, [pc, #436]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003384:	681b      	ldr	r3, [r3, #0]
 8003386:	4a6c      	ldr	r2, [pc, #432]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003388:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800338c:	6013      	str	r3, [r2, #0]
 800338e:	e00b      	b.n	80033a8 <HAL_RCC_OscConfig+0xb0>
 8003390:	4b69      	ldr	r3, [pc, #420]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	4a68      	ldr	r2, [pc, #416]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003396:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800339a:	6013      	str	r3, [r2, #0]
 800339c:	4b66      	ldr	r3, [pc, #408]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4a65      	ldr	r2, [pc, #404]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 80033a2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033a6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	685b      	ldr	r3, [r3, #4]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d013      	beq.n	80033d8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033b0:	f7ff f888 	bl	80024c4 <HAL_GetTick>
 80033b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033b6:	e008      	b.n	80033ca <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033b8:	f7ff f884 	bl	80024c4 <HAL_GetTick>
 80033bc:	4602      	mov	r2, r0
 80033be:	693b      	ldr	r3, [r7, #16]
 80033c0:	1ad3      	subs	r3, r2, r3
 80033c2:	2b64      	cmp	r3, #100	@ 0x64
 80033c4:	d901      	bls.n	80033ca <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80033c6:	2303      	movs	r3, #3
 80033c8:	e207      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80033ca:	4b5b      	ldr	r3, [pc, #364]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d0f0      	beq.n	80033b8 <HAL_RCC_OscConfig+0xc0>
 80033d6:	e014      	b.n	8003402 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d8:	f7ff f874 	bl	80024c4 <HAL_GetTick>
 80033dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033de:	e008      	b.n	80033f2 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80033e0:	f7ff f870 	bl	80024c4 <HAL_GetTick>
 80033e4:	4602      	mov	r2, r0
 80033e6:	693b      	ldr	r3, [r7, #16]
 80033e8:	1ad3      	subs	r3, r2, r3
 80033ea:	2b64      	cmp	r3, #100	@ 0x64
 80033ec:	d901      	bls.n	80033f2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80033ee:	2303      	movs	r3, #3
 80033f0:	e1f3      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80033f2:	4b51      	ldr	r3, [pc, #324]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d1f0      	bne.n	80033e0 <HAL_RCC_OscConfig+0xe8>
 80033fe:	e000      	b.n	8003402 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003400:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f003 0302 	and.w	r3, r3, #2
 800340a:	2b00      	cmp	r3, #0
 800340c:	d063      	beq.n	80034d6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800340e:	4b4a      	ldr	r3, [pc, #296]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003410:	689b      	ldr	r3, [r3, #8]
 8003412:	f003 030c 	and.w	r3, r3, #12
 8003416:	2b00      	cmp	r3, #0
 8003418:	d00b      	beq.n	8003432 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800341a:	4b47      	ldr	r3, [pc, #284]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800341c:	689b      	ldr	r3, [r3, #8]
 800341e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8003422:	2b08      	cmp	r3, #8
 8003424:	d11c      	bne.n	8003460 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003426:	4b44      	ldr	r3, [pc, #272]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800342e:	2b00      	cmp	r3, #0
 8003430:	d116      	bne.n	8003460 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003432:	4b41      	ldr	r3, [pc, #260]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	f003 0302 	and.w	r3, r3, #2
 800343a:	2b00      	cmp	r3, #0
 800343c:	d005      	beq.n	800344a <HAL_RCC_OscConfig+0x152>
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	68db      	ldr	r3, [r3, #12]
 8003442:	2b01      	cmp	r3, #1
 8003444:	d001      	beq.n	800344a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003446:	2301      	movs	r3, #1
 8003448:	e1c7      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800344a:	4b3b      	ldr	r3, [pc, #236]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003452:	687b      	ldr	r3, [r7, #4]
 8003454:	691b      	ldr	r3, [r3, #16]
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	4937      	ldr	r1, [pc, #220]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800345a:	4313      	orrs	r3, r2
 800345c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800345e:	e03a      	b.n	80034d6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	68db      	ldr	r3, [r3, #12]
 8003464:	2b00      	cmp	r3, #0
 8003466:	d020      	beq.n	80034aa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003468:	4b34      	ldr	r3, [pc, #208]	@ (800353c <HAL_RCC_OscConfig+0x244>)
 800346a:	2201      	movs	r2, #1
 800346c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800346e:	f7ff f829 	bl	80024c4 <HAL_GetTick>
 8003472:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003474:	e008      	b.n	8003488 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003476:	f7ff f825 	bl	80024c4 <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	693b      	ldr	r3, [r7, #16]
 800347e:	1ad3      	subs	r3, r2, r3
 8003480:	2b02      	cmp	r3, #2
 8003482:	d901      	bls.n	8003488 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003484:	2303      	movs	r3, #3
 8003486:	e1a8      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003488:	4b2b      	ldr	r3, [pc, #172]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	f003 0302 	and.w	r3, r3, #2
 8003490:	2b00      	cmp	r3, #0
 8003492:	d0f0      	beq.n	8003476 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003494:	4b28      	ldr	r3, [pc, #160]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	00db      	lsls	r3, r3, #3
 80034a2:	4925      	ldr	r1, [pc, #148]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 80034a4:	4313      	orrs	r3, r2
 80034a6:	600b      	str	r3, [r1, #0]
 80034a8:	e015      	b.n	80034d6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80034aa:	4b24      	ldr	r3, [pc, #144]	@ (800353c <HAL_RCC_OscConfig+0x244>)
 80034ac:	2200      	movs	r2, #0
 80034ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034b0:	f7ff f808 	bl	80024c4 <HAL_GetTick>
 80034b4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80034b8:	f7ff f804 	bl	80024c4 <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e187      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80034ca:	4b1b      	ldr	r3, [pc, #108]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 0302 	and.w	r3, r3, #2
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d1f0      	bne.n	80034b8 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f003 0308 	and.w	r3, r3, #8
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d036      	beq.n	8003550 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80034e2:	687b      	ldr	r3, [r7, #4]
 80034e4:	695b      	ldr	r3, [r3, #20]
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d016      	beq.n	8003518 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034ea:	4b15      	ldr	r3, [pc, #84]	@ (8003540 <HAL_RCC_OscConfig+0x248>)
 80034ec:	2201      	movs	r2, #1
 80034ee:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80034f0:	f7fe ffe8 	bl	80024c4 <HAL_GetTick>
 80034f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80034f8:	f7fe ffe4 	bl	80024c4 <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	693b      	ldr	r3, [r7, #16]
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e167      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800350a:	4b0b      	ldr	r3, [pc, #44]	@ (8003538 <HAL_RCC_OscConfig+0x240>)
 800350c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800350e:	f003 0302 	and.w	r3, r3, #2
 8003512:	2b00      	cmp	r3, #0
 8003514:	d0f0      	beq.n	80034f8 <HAL_RCC_OscConfig+0x200>
 8003516:	e01b      	b.n	8003550 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003518:	4b09      	ldr	r3, [pc, #36]	@ (8003540 <HAL_RCC_OscConfig+0x248>)
 800351a:	2200      	movs	r2, #0
 800351c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800351e:	f7fe ffd1 	bl	80024c4 <HAL_GetTick>
 8003522:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003524:	e00e      	b.n	8003544 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003526:	f7fe ffcd 	bl	80024c4 <HAL_GetTick>
 800352a:	4602      	mov	r2, r0
 800352c:	693b      	ldr	r3, [r7, #16]
 800352e:	1ad3      	subs	r3, r2, r3
 8003530:	2b02      	cmp	r3, #2
 8003532:	d907      	bls.n	8003544 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003534:	2303      	movs	r3, #3
 8003536:	e150      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
 8003538:	40023800 	.word	0x40023800
 800353c:	42470000 	.word	0x42470000
 8003540:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003544:	4b88      	ldr	r3, [pc, #544]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003546:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003548:	f003 0302 	and.w	r3, r3, #2
 800354c:	2b00      	cmp	r3, #0
 800354e:	d1ea      	bne.n	8003526 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 0304 	and.w	r3, r3, #4
 8003558:	2b00      	cmp	r3, #0
 800355a:	f000 8097 	beq.w	800368c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800355e:	2300      	movs	r3, #0
 8003560:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003562:	4b81      	ldr	r3, [pc, #516]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003564:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356a:	2b00      	cmp	r3, #0
 800356c:	d10f      	bne.n	800358e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800356e:	2300      	movs	r3, #0
 8003570:	60bb      	str	r3, [r7, #8]
 8003572:	4b7d      	ldr	r3, [pc, #500]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003574:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003576:	4a7c      	ldr	r2, [pc, #496]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003578:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800357c:	6413      	str	r3, [r2, #64]	@ 0x40
 800357e:	4b7a      	ldr	r3, [pc, #488]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003586:	60bb      	str	r3, [r7, #8]
 8003588:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800358a:	2301      	movs	r3, #1
 800358c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800358e:	4b77      	ldr	r3, [pc, #476]	@ (800376c <HAL_RCC_OscConfig+0x474>)
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003596:	2b00      	cmp	r3, #0
 8003598:	d118      	bne.n	80035cc <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800359a:	4b74      	ldr	r3, [pc, #464]	@ (800376c <HAL_RCC_OscConfig+0x474>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	4a73      	ldr	r2, [pc, #460]	@ (800376c <HAL_RCC_OscConfig+0x474>)
 80035a0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80035a4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80035a6:	f7fe ff8d 	bl	80024c4 <HAL_GetTick>
 80035aa:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035ac:	e008      	b.n	80035c0 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80035ae:	f7fe ff89 	bl	80024c4 <HAL_GetTick>
 80035b2:	4602      	mov	r2, r0
 80035b4:	693b      	ldr	r3, [r7, #16]
 80035b6:	1ad3      	subs	r3, r2, r3
 80035b8:	2b02      	cmp	r3, #2
 80035ba:	d901      	bls.n	80035c0 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80035bc:	2303      	movs	r3, #3
 80035be:	e10c      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80035c0:	4b6a      	ldr	r3, [pc, #424]	@ (800376c <HAL_RCC_OscConfig+0x474>)
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d0f0      	beq.n	80035ae <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	689b      	ldr	r3, [r3, #8]
 80035d0:	2b01      	cmp	r3, #1
 80035d2:	d106      	bne.n	80035e2 <HAL_RCC_OscConfig+0x2ea>
 80035d4:	4b64      	ldr	r3, [pc, #400]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80035d6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035d8:	4a63      	ldr	r2, [pc, #396]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80035da:	f043 0301 	orr.w	r3, r3, #1
 80035de:	6713      	str	r3, [r2, #112]	@ 0x70
 80035e0:	e01c      	b.n	800361c <HAL_RCC_OscConfig+0x324>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	689b      	ldr	r3, [r3, #8]
 80035e6:	2b05      	cmp	r3, #5
 80035e8:	d10c      	bne.n	8003604 <HAL_RCC_OscConfig+0x30c>
 80035ea:	4b5f      	ldr	r3, [pc, #380]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80035ec:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035ee:	4a5e      	ldr	r2, [pc, #376]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80035f0:	f043 0304 	orr.w	r3, r3, #4
 80035f4:	6713      	str	r3, [r2, #112]	@ 0x70
 80035f6:	4b5c      	ldr	r3, [pc, #368]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80035f8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80035fa:	4a5b      	ldr	r2, [pc, #364]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80035fc:	f043 0301 	orr.w	r3, r3, #1
 8003600:	6713      	str	r3, [r2, #112]	@ 0x70
 8003602:	e00b      	b.n	800361c <HAL_RCC_OscConfig+0x324>
 8003604:	4b58      	ldr	r3, [pc, #352]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003606:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003608:	4a57      	ldr	r2, [pc, #348]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 800360a:	f023 0301 	bic.w	r3, r3, #1
 800360e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003610:	4b55      	ldr	r3, [pc, #340]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003612:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003614:	4a54      	ldr	r2, [pc, #336]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003616:	f023 0304 	bic.w	r3, r3, #4
 800361a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	2b00      	cmp	r3, #0
 8003622:	d015      	beq.n	8003650 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003624:	f7fe ff4e 	bl	80024c4 <HAL_GetTick>
 8003628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800362a:	e00a      	b.n	8003642 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800362c:	f7fe ff4a 	bl	80024c4 <HAL_GetTick>
 8003630:	4602      	mov	r2, r0
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	1ad3      	subs	r3, r2, r3
 8003636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800363a:	4293      	cmp	r3, r2
 800363c:	d901      	bls.n	8003642 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800363e:	2303      	movs	r3, #3
 8003640:	e0cb      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003642:	4b49      	ldr	r3, [pc, #292]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003646:	f003 0302 	and.w	r3, r3, #2
 800364a:	2b00      	cmp	r3, #0
 800364c:	d0ee      	beq.n	800362c <HAL_RCC_OscConfig+0x334>
 800364e:	e014      	b.n	800367a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003650:	f7fe ff38 	bl	80024c4 <HAL_GetTick>
 8003654:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003656:	e00a      	b.n	800366e <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003658:	f7fe ff34 	bl	80024c4 <HAL_GetTick>
 800365c:	4602      	mov	r2, r0
 800365e:	693b      	ldr	r3, [r7, #16]
 8003660:	1ad3      	subs	r3, r2, r3
 8003662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003666:	4293      	cmp	r3, r2
 8003668:	d901      	bls.n	800366e <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800366a:	2303      	movs	r3, #3
 800366c:	e0b5      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800366e:	4b3e      	ldr	r3, [pc, #248]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003670:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003672:	f003 0302 	and.w	r3, r3, #2
 8003676:	2b00      	cmp	r3, #0
 8003678:	d1ee      	bne.n	8003658 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800367a:	7dfb      	ldrb	r3, [r7, #23]
 800367c:	2b01      	cmp	r3, #1
 800367e:	d105      	bne.n	800368c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003680:	4b39      	ldr	r3, [pc, #228]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003682:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003684:	4a38      	ldr	r2, [pc, #224]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003686:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800368a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	699b      	ldr	r3, [r3, #24]
 8003690:	2b00      	cmp	r3, #0
 8003692:	f000 80a1 	beq.w	80037d8 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003696:	4b34      	ldr	r3, [pc, #208]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	f003 030c 	and.w	r3, r3, #12
 800369e:	2b08      	cmp	r3, #8
 80036a0:	d05c      	beq.n	800375c <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80036a2:	687b      	ldr	r3, [r7, #4]
 80036a4:	699b      	ldr	r3, [r3, #24]
 80036a6:	2b02      	cmp	r3, #2
 80036a8:	d141      	bne.n	800372e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80036aa:	4b31      	ldr	r3, [pc, #196]	@ (8003770 <HAL_RCC_OscConfig+0x478>)
 80036ac:	2200      	movs	r2, #0
 80036ae:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80036b0:	f7fe ff08 	bl	80024c4 <HAL_GetTick>
 80036b4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036b6:	e008      	b.n	80036ca <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80036b8:	f7fe ff04 	bl	80024c4 <HAL_GetTick>
 80036bc:	4602      	mov	r2, r0
 80036be:	693b      	ldr	r3, [r7, #16]
 80036c0:	1ad3      	subs	r3, r2, r3
 80036c2:	2b02      	cmp	r3, #2
 80036c4:	d901      	bls.n	80036ca <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80036c6:	2303      	movs	r3, #3
 80036c8:	e087      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80036ca:	4b27      	ldr	r3, [pc, #156]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d1f0      	bne.n	80036b8 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	69da      	ldr	r2, [r3, #28]
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	6a1b      	ldr	r3, [r3, #32]
 80036de:	431a      	orrs	r2, r3
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036e4:	019b      	lsls	r3, r3, #6
 80036e6:	431a      	orrs	r2, r3
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80036ec:	085b      	lsrs	r3, r3, #1
 80036ee:	3b01      	subs	r3, #1
 80036f0:	041b      	lsls	r3, r3, #16
 80036f2:	431a      	orrs	r2, r3
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80036f8:	061b      	lsls	r3, r3, #24
 80036fa:	491b      	ldr	r1, [pc, #108]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 80036fc:	4313      	orrs	r3, r2
 80036fe:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003700:	4b1b      	ldr	r3, [pc, #108]	@ (8003770 <HAL_RCC_OscConfig+0x478>)
 8003702:	2201      	movs	r2, #1
 8003704:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003706:	f7fe fedd 	bl	80024c4 <HAL_GetTick>
 800370a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800370c:	e008      	b.n	8003720 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800370e:	f7fe fed9 	bl	80024c4 <HAL_GetTick>
 8003712:	4602      	mov	r2, r0
 8003714:	693b      	ldr	r3, [r7, #16]
 8003716:	1ad3      	subs	r3, r2, r3
 8003718:	2b02      	cmp	r3, #2
 800371a:	d901      	bls.n	8003720 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800371c:	2303      	movs	r3, #3
 800371e:	e05c      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003720:	4b11      	ldr	r3, [pc, #68]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003728:	2b00      	cmp	r3, #0
 800372a:	d0f0      	beq.n	800370e <HAL_RCC_OscConfig+0x416>
 800372c:	e054      	b.n	80037d8 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800372e:	4b10      	ldr	r3, [pc, #64]	@ (8003770 <HAL_RCC_OscConfig+0x478>)
 8003730:	2200      	movs	r2, #0
 8003732:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003734:	f7fe fec6 	bl	80024c4 <HAL_GetTick>
 8003738:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800373a:	e008      	b.n	800374e <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800373c:	f7fe fec2 	bl	80024c4 <HAL_GetTick>
 8003740:	4602      	mov	r2, r0
 8003742:	693b      	ldr	r3, [r7, #16]
 8003744:	1ad3      	subs	r3, r2, r3
 8003746:	2b02      	cmp	r3, #2
 8003748:	d901      	bls.n	800374e <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800374a:	2303      	movs	r3, #3
 800374c:	e045      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800374e:	4b06      	ldr	r3, [pc, #24]	@ (8003768 <HAL_RCC_OscConfig+0x470>)
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003756:	2b00      	cmp	r3, #0
 8003758:	d1f0      	bne.n	800373c <HAL_RCC_OscConfig+0x444>
 800375a:	e03d      	b.n	80037d8 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	699b      	ldr	r3, [r3, #24]
 8003760:	2b01      	cmp	r3, #1
 8003762:	d107      	bne.n	8003774 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003764:	2301      	movs	r3, #1
 8003766:	e038      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
 8003768:	40023800 	.word	0x40023800
 800376c:	40007000 	.word	0x40007000
 8003770:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003774:	4b1b      	ldr	r3, [pc, #108]	@ (80037e4 <HAL_RCC_OscConfig+0x4ec>)
 8003776:	685b      	ldr	r3, [r3, #4]
 8003778:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	699b      	ldr	r3, [r3, #24]
 800377e:	2b01      	cmp	r3, #1
 8003780:	d028      	beq.n	80037d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800378c:	429a      	cmp	r2, r3
 800378e:	d121      	bne.n	80037d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003790:	68fb      	ldr	r3, [r7, #12]
 8003792:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800379a:	429a      	cmp	r2, r3
 800379c:	d11a      	bne.n	80037d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800379e:	68fa      	ldr	r2, [r7, #12]
 80037a0:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80037a4:	4013      	ands	r3, r2
 80037a6:	687a      	ldr	r2, [r7, #4]
 80037a8:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80037aa:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80037ac:	4293      	cmp	r3, r2
 80037ae:	d111      	bne.n	80037d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ba:	085b      	lsrs	r3, r3, #1
 80037bc:	3b01      	subs	r3, #1
 80037be:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d107      	bne.n	80037d4 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037ce:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80037d0:	429a      	cmp	r2, r3
 80037d2:	d001      	beq.n	80037d8 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e000      	b.n	80037da <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80037d8:	2300      	movs	r3, #0
}
 80037da:	4618      	mov	r0, r3
 80037dc:	3718      	adds	r7, #24
 80037de:	46bd      	mov	sp, r7
 80037e0:	bd80      	pop	{r7, pc}
 80037e2:	bf00      	nop
 80037e4:	40023800 	.word	0x40023800

080037e8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80037e8:	b580      	push	{r7, lr}
 80037ea:	b084      	sub	sp, #16
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
 80037f0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d101      	bne.n	80037fc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80037f8:	2301      	movs	r3, #1
 80037fa:	e0cc      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80037fc:	4b68      	ldr	r3, [pc, #416]	@ (80039a0 <HAL_RCC_ClockConfig+0x1b8>)
 80037fe:	681b      	ldr	r3, [r3, #0]
 8003800:	f003 030f 	and.w	r3, r3, #15
 8003804:	683a      	ldr	r2, [r7, #0]
 8003806:	429a      	cmp	r2, r3
 8003808:	d90c      	bls.n	8003824 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800380a:	4b65      	ldr	r3, [pc, #404]	@ (80039a0 <HAL_RCC_ClockConfig+0x1b8>)
 800380c:	683a      	ldr	r2, [r7, #0]
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003812:	4b63      	ldr	r3, [pc, #396]	@ (80039a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	f003 030f 	and.w	r3, r3, #15
 800381a:	683a      	ldr	r2, [r7, #0]
 800381c:	429a      	cmp	r2, r3
 800381e:	d001      	beq.n	8003824 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003820:	2301      	movs	r3, #1
 8003822:	e0b8      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	681b      	ldr	r3, [r3, #0]
 8003828:	f003 0302 	and.w	r3, r3, #2
 800382c:	2b00      	cmp	r3, #0
 800382e:	d020      	beq.n	8003872 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f003 0304 	and.w	r3, r3, #4
 8003838:	2b00      	cmp	r3, #0
 800383a:	d005      	beq.n	8003848 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800383c:	4b59      	ldr	r3, [pc, #356]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	4a58      	ldr	r2, [pc, #352]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003842:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003846:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	f003 0308 	and.w	r3, r3, #8
 8003850:	2b00      	cmp	r3, #0
 8003852:	d005      	beq.n	8003860 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003854:	4b53      	ldr	r3, [pc, #332]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003856:	689b      	ldr	r3, [r3, #8]
 8003858:	4a52      	ldr	r2, [pc, #328]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800385a:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 800385e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003860:	4b50      	ldr	r3, [pc, #320]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003862:	689b      	ldr	r3, [r3, #8]
 8003864:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	689b      	ldr	r3, [r3, #8]
 800386c:	494d      	ldr	r1, [pc, #308]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800386e:	4313      	orrs	r3, r2
 8003870:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f003 0301 	and.w	r3, r3, #1
 800387a:	2b00      	cmp	r3, #0
 800387c:	d044      	beq.n	8003908 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	685b      	ldr	r3, [r3, #4]
 8003882:	2b01      	cmp	r3, #1
 8003884:	d107      	bne.n	8003896 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003886:	4b47      	ldr	r3, [pc, #284]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800388e:	2b00      	cmp	r3, #0
 8003890:	d119      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003892:	2301      	movs	r3, #1
 8003894:	e07f      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	685b      	ldr	r3, [r3, #4]
 800389a:	2b02      	cmp	r3, #2
 800389c:	d003      	beq.n	80038a6 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80038a2:	2b03      	cmp	r3, #3
 80038a4:	d107      	bne.n	80038b6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80038a6:	4b3f      	ldr	r3, [pc, #252]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d109      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e06f      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038b6:	4b3b      	ldr	r3, [pc, #236]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d101      	bne.n	80038c6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80038c2:	2301      	movs	r3, #1
 80038c4:	e067      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80038c6:	4b37      	ldr	r3, [pc, #220]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 80038c8:	689b      	ldr	r3, [r3, #8]
 80038ca:	f023 0203 	bic.w	r2, r3, #3
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	685b      	ldr	r3, [r3, #4]
 80038d2:	4934      	ldr	r1, [pc, #208]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 80038d4:	4313      	orrs	r3, r2
 80038d6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80038d8:	f7fe fdf4 	bl	80024c4 <HAL_GetTick>
 80038dc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038de:	e00a      	b.n	80038f6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038e0:	f7fe fdf0 	bl	80024c4 <HAL_GetTick>
 80038e4:	4602      	mov	r2, r0
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	1ad3      	subs	r3, r2, r3
 80038ea:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d901      	bls.n	80038f6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80038f2:	2303      	movs	r3, #3
 80038f4:	e04f      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80038f6:	4b2b      	ldr	r3, [pc, #172]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 80038f8:	689b      	ldr	r3, [r3, #8]
 80038fa:	f003 020c 	and.w	r2, r3, #12
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	685b      	ldr	r3, [r3, #4]
 8003902:	009b      	lsls	r3, r3, #2
 8003904:	429a      	cmp	r2, r3
 8003906:	d1eb      	bne.n	80038e0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003908:	4b25      	ldr	r3, [pc, #148]	@ (80039a0 <HAL_RCC_ClockConfig+0x1b8>)
 800390a:	681b      	ldr	r3, [r3, #0]
 800390c:	f003 030f 	and.w	r3, r3, #15
 8003910:	683a      	ldr	r2, [r7, #0]
 8003912:	429a      	cmp	r2, r3
 8003914:	d20c      	bcs.n	8003930 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003916:	4b22      	ldr	r3, [pc, #136]	@ (80039a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003918:	683a      	ldr	r2, [r7, #0]
 800391a:	b2d2      	uxtb	r2, r2
 800391c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800391e:	4b20      	ldr	r3, [pc, #128]	@ (80039a0 <HAL_RCC_ClockConfig+0x1b8>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	f003 030f 	and.w	r3, r3, #15
 8003926:	683a      	ldr	r2, [r7, #0]
 8003928:	429a      	cmp	r2, r3
 800392a:	d001      	beq.n	8003930 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800392c:	2301      	movs	r3, #1
 800392e:	e032      	b.n	8003996 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f003 0304 	and.w	r3, r3, #4
 8003938:	2b00      	cmp	r3, #0
 800393a:	d008      	beq.n	800394e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800393c:	4b19      	ldr	r3, [pc, #100]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800393e:	689b      	ldr	r3, [r3, #8]
 8003940:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	68db      	ldr	r3, [r3, #12]
 8003948:	4916      	ldr	r1, [pc, #88]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800394a:	4313      	orrs	r3, r2
 800394c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0308 	and.w	r3, r3, #8
 8003956:	2b00      	cmp	r3, #0
 8003958:	d009      	beq.n	800396e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800395a:	4b12      	ldr	r3, [pc, #72]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800395c:	689b      	ldr	r3, [r3, #8]
 800395e:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691b      	ldr	r3, [r3, #16]
 8003966:	00db      	lsls	r3, r3, #3
 8003968:	490e      	ldr	r1, [pc, #56]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 800396a:	4313      	orrs	r3, r2
 800396c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800396e:	f000 f821 	bl	80039b4 <HAL_RCC_GetSysClockFreq>
 8003972:	4602      	mov	r2, r0
 8003974:	4b0b      	ldr	r3, [pc, #44]	@ (80039a4 <HAL_RCC_ClockConfig+0x1bc>)
 8003976:	689b      	ldr	r3, [r3, #8]
 8003978:	091b      	lsrs	r3, r3, #4
 800397a:	f003 030f 	and.w	r3, r3, #15
 800397e:	490a      	ldr	r1, [pc, #40]	@ (80039a8 <HAL_RCC_ClockConfig+0x1c0>)
 8003980:	5ccb      	ldrb	r3, [r1, r3]
 8003982:	fa22 f303 	lsr.w	r3, r2, r3
 8003986:	4a09      	ldr	r2, [pc, #36]	@ (80039ac <HAL_RCC_ClockConfig+0x1c4>)
 8003988:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800398a:	4b09      	ldr	r3, [pc, #36]	@ (80039b0 <HAL_RCC_ClockConfig+0x1c8>)
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	4618      	mov	r0, r3
 8003990:	f7fe fd54 	bl	800243c <HAL_InitTick>

  return HAL_OK;
 8003994:	2300      	movs	r3, #0
}
 8003996:	4618      	mov	r0, r3
 8003998:	3710      	adds	r7, #16
 800399a:	46bd      	mov	sp, r7
 800399c:	bd80      	pop	{r7, pc}
 800399e:	bf00      	nop
 80039a0:	40023c00 	.word	0x40023c00
 80039a4:	40023800 	.word	0x40023800
 80039a8:	08008528 	.word	0x08008528
 80039ac:	20000014 	.word	0x20000014
 80039b0:	20000018 	.word	0x20000018

080039b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039b8:	b094      	sub	sp, #80	@ 0x50
 80039ba:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 80039bc:	2300      	movs	r3, #0
 80039be:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 80039c0:	2300      	movs	r3, #0
 80039c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 80039c4:	2300      	movs	r3, #0
 80039c6:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 80039c8:	2300      	movs	r3, #0
 80039ca:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80039cc:	4b79      	ldr	r3, [pc, #484]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039ce:	689b      	ldr	r3, [r3, #8]
 80039d0:	f003 030c 	and.w	r3, r3, #12
 80039d4:	2b08      	cmp	r3, #8
 80039d6:	d00d      	beq.n	80039f4 <HAL_RCC_GetSysClockFreq+0x40>
 80039d8:	2b08      	cmp	r3, #8
 80039da:	f200 80e1 	bhi.w	8003ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
 80039de:	2b00      	cmp	r3, #0
 80039e0:	d002      	beq.n	80039e8 <HAL_RCC_GetSysClockFreq+0x34>
 80039e2:	2b04      	cmp	r3, #4
 80039e4:	d003      	beq.n	80039ee <HAL_RCC_GetSysClockFreq+0x3a>
 80039e6:	e0db      	b.n	8003ba0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80039e8:	4b73      	ldr	r3, [pc, #460]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 80039ea:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039ec:	e0db      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80039ee:	4b73      	ldr	r3, [pc, #460]	@ (8003bbc <HAL_RCC_GetSysClockFreq+0x208>)
 80039f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80039f2:	e0d8      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80039f4:	4b6f      	ldr	r3, [pc, #444]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 80039f6:	685b      	ldr	r3, [r3, #4]
 80039f8:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80039fc:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80039fe:	4b6d      	ldr	r3, [pc, #436]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a00:	685b      	ldr	r3, [r3, #4]
 8003a02:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d063      	beq.n	8003ad2 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003a0a:	4b6a      	ldr	r3, [pc, #424]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003a0c:	685b      	ldr	r3, [r3, #4]
 8003a0e:	099b      	lsrs	r3, r3, #6
 8003a10:	2200      	movs	r2, #0
 8003a12:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003a14:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003a18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a1c:	633b      	str	r3, [r7, #48]	@ 0x30
 8003a1e:	2300      	movs	r3, #0
 8003a20:	637b      	str	r3, [r7, #52]	@ 0x34
 8003a22:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003a26:	4622      	mov	r2, r4
 8003a28:	462b      	mov	r3, r5
 8003a2a:	f04f 0000 	mov.w	r0, #0
 8003a2e:	f04f 0100 	mov.w	r1, #0
 8003a32:	0159      	lsls	r1, r3, #5
 8003a34:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003a38:	0150      	lsls	r0, r2, #5
 8003a3a:	4602      	mov	r2, r0
 8003a3c:	460b      	mov	r3, r1
 8003a3e:	4621      	mov	r1, r4
 8003a40:	1a51      	subs	r1, r2, r1
 8003a42:	6139      	str	r1, [r7, #16]
 8003a44:	4629      	mov	r1, r5
 8003a46:	eb63 0301 	sbc.w	r3, r3, r1
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	f04f 0200 	mov.w	r2, #0
 8003a50:	f04f 0300 	mov.w	r3, #0
 8003a54:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003a58:	4659      	mov	r1, fp
 8003a5a:	018b      	lsls	r3, r1, #6
 8003a5c:	4651      	mov	r1, sl
 8003a5e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003a62:	4651      	mov	r1, sl
 8003a64:	018a      	lsls	r2, r1, #6
 8003a66:	4651      	mov	r1, sl
 8003a68:	ebb2 0801 	subs.w	r8, r2, r1
 8003a6c:	4659      	mov	r1, fp
 8003a6e:	eb63 0901 	sbc.w	r9, r3, r1
 8003a72:	f04f 0200 	mov.w	r2, #0
 8003a76:	f04f 0300 	mov.w	r3, #0
 8003a7a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003a7e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003a82:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003a86:	4690      	mov	r8, r2
 8003a88:	4699      	mov	r9, r3
 8003a8a:	4623      	mov	r3, r4
 8003a8c:	eb18 0303 	adds.w	r3, r8, r3
 8003a90:	60bb      	str	r3, [r7, #8]
 8003a92:	462b      	mov	r3, r5
 8003a94:	eb49 0303 	adc.w	r3, r9, r3
 8003a98:	60fb      	str	r3, [r7, #12]
 8003a9a:	f04f 0200 	mov.w	r2, #0
 8003a9e:	f04f 0300 	mov.w	r3, #0
 8003aa2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003aa6:	4629      	mov	r1, r5
 8003aa8:	024b      	lsls	r3, r1, #9
 8003aaa:	4621      	mov	r1, r4
 8003aac:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003ab0:	4621      	mov	r1, r4
 8003ab2:	024a      	lsls	r2, r1, #9
 8003ab4:	4610      	mov	r0, r2
 8003ab6:	4619      	mov	r1, r3
 8003ab8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003aba:	2200      	movs	r2, #0
 8003abc:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003abe:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003ac0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003ac4:	f7fd f880 	bl	8000bc8 <__aeabi_uldivmod>
 8003ac8:	4602      	mov	r2, r0
 8003aca:	460b      	mov	r3, r1
 8003acc:	4613      	mov	r3, r2
 8003ace:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003ad0:	e058      	b.n	8003b84 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003ad2:	4b38      	ldr	r3, [pc, #224]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003ad4:	685b      	ldr	r3, [r3, #4]
 8003ad6:	099b      	lsrs	r3, r3, #6
 8003ad8:	2200      	movs	r2, #0
 8003ada:	4618      	mov	r0, r3
 8003adc:	4611      	mov	r1, r2
 8003ade:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003ae2:	623b      	str	r3, [r7, #32]
 8003ae4:	2300      	movs	r3, #0
 8003ae6:	627b      	str	r3, [r7, #36]	@ 0x24
 8003ae8:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003aec:	4642      	mov	r2, r8
 8003aee:	464b      	mov	r3, r9
 8003af0:	f04f 0000 	mov.w	r0, #0
 8003af4:	f04f 0100 	mov.w	r1, #0
 8003af8:	0159      	lsls	r1, r3, #5
 8003afa:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003afe:	0150      	lsls	r0, r2, #5
 8003b00:	4602      	mov	r2, r0
 8003b02:	460b      	mov	r3, r1
 8003b04:	4641      	mov	r1, r8
 8003b06:	ebb2 0a01 	subs.w	sl, r2, r1
 8003b0a:	4649      	mov	r1, r9
 8003b0c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003b10:	f04f 0200 	mov.w	r2, #0
 8003b14:	f04f 0300 	mov.w	r3, #0
 8003b18:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8003b1c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003b20:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003b24:	ebb2 040a 	subs.w	r4, r2, sl
 8003b28:	eb63 050b 	sbc.w	r5, r3, fp
 8003b2c:	f04f 0200 	mov.w	r2, #0
 8003b30:	f04f 0300 	mov.w	r3, #0
 8003b34:	00eb      	lsls	r3, r5, #3
 8003b36:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003b3a:	00e2      	lsls	r2, r4, #3
 8003b3c:	4614      	mov	r4, r2
 8003b3e:	461d      	mov	r5, r3
 8003b40:	4643      	mov	r3, r8
 8003b42:	18e3      	adds	r3, r4, r3
 8003b44:	603b      	str	r3, [r7, #0]
 8003b46:	464b      	mov	r3, r9
 8003b48:	eb45 0303 	adc.w	r3, r5, r3
 8003b4c:	607b      	str	r3, [r7, #4]
 8003b4e:	f04f 0200 	mov.w	r2, #0
 8003b52:	f04f 0300 	mov.w	r3, #0
 8003b56:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003b5a:	4629      	mov	r1, r5
 8003b5c:	028b      	lsls	r3, r1, #10
 8003b5e:	4621      	mov	r1, r4
 8003b60:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003b64:	4621      	mov	r1, r4
 8003b66:	028a      	lsls	r2, r1, #10
 8003b68:	4610      	mov	r0, r2
 8003b6a:	4619      	mov	r1, r3
 8003b6c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003b6e:	2200      	movs	r2, #0
 8003b70:	61bb      	str	r3, [r7, #24]
 8003b72:	61fa      	str	r2, [r7, #28]
 8003b74:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003b78:	f7fd f826 	bl	8000bc8 <__aeabi_uldivmod>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	460b      	mov	r3, r1
 8003b80:	4613      	mov	r3, r2
 8003b82:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003b84:	4b0b      	ldr	r3, [pc, #44]	@ (8003bb4 <HAL_RCC_GetSysClockFreq+0x200>)
 8003b86:	685b      	ldr	r3, [r3, #4]
 8003b88:	0c1b      	lsrs	r3, r3, #16
 8003b8a:	f003 0303 	and.w	r3, r3, #3
 8003b8e:	3301      	adds	r3, #1
 8003b90:	005b      	lsls	r3, r3, #1
 8003b92:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003b94:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003b96:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003b98:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b9c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003b9e:	e002      	b.n	8003ba6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003ba0:	4b05      	ldr	r3, [pc, #20]	@ (8003bb8 <HAL_RCC_GetSysClockFreq+0x204>)
 8003ba2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003ba4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003ba6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003ba8:	4618      	mov	r0, r3
 8003baa:	3750      	adds	r7, #80	@ 0x50
 8003bac:	46bd      	mov	sp, r7
 8003bae:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003bb2:	bf00      	nop
 8003bb4:	40023800 	.word	0x40023800
 8003bb8:	00f42400 	.word	0x00f42400
 8003bbc:	007a1200 	.word	0x007a1200

08003bc0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003bc4:	4b03      	ldr	r3, [pc, #12]	@ (8003bd4 <HAL_RCC_GetHCLKFreq+0x14>)
 8003bc6:	681b      	ldr	r3, [r3, #0]
}
 8003bc8:	4618      	mov	r0, r3
 8003bca:	46bd      	mov	sp, r7
 8003bcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bd0:	4770      	bx	lr
 8003bd2:	bf00      	nop
 8003bd4:	20000014 	.word	0x20000014

08003bd8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003bdc:	f7ff fff0 	bl	8003bc0 <HAL_RCC_GetHCLKFreq>
 8003be0:	4602      	mov	r2, r0
 8003be2:	4b05      	ldr	r3, [pc, #20]	@ (8003bf8 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003be4:	689b      	ldr	r3, [r3, #8]
 8003be6:	0a9b      	lsrs	r3, r3, #10
 8003be8:	f003 0307 	and.w	r3, r3, #7
 8003bec:	4903      	ldr	r1, [pc, #12]	@ (8003bfc <HAL_RCC_GetPCLK1Freq+0x24>)
 8003bee:	5ccb      	ldrb	r3, [r1, r3]
 8003bf0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003bf4:	4618      	mov	r0, r3
 8003bf6:	bd80      	pop	{r7, pc}
 8003bf8:	40023800 	.word	0x40023800
 8003bfc:	08008538 	.word	0x08008538

08003c00 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8003c04:	f7ff ffdc 	bl	8003bc0 <HAL_RCC_GetHCLKFreq>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b05      	ldr	r3, [pc, #20]	@ (8003c20 <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c0c:	689b      	ldr	r3, [r3, #8]
 8003c0e:	0b5b      	lsrs	r3, r3, #13
 8003c10:	f003 0307 	and.w	r3, r3, #7
 8003c14:	4903      	ldr	r1, [pc, #12]	@ (8003c24 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c16:	5ccb      	ldrb	r3, [r1, r3]
 8003c18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	bd80      	pop	{r7, pc}
 8003c20:	40023800 	.word	0x40023800
 8003c24:	08008538 	.word	0x08008538

08003c28 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b082      	sub	sp, #8
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d101      	bne.n	8003c3a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003c36:	2301      	movs	r3, #1
 8003c38:	e041      	b.n	8003cbe <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003c3a:	687b      	ldr	r3, [r7, #4]
 8003c3c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c40:	b2db      	uxtb	r3, r3
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d106      	bne.n	8003c54 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	2200      	movs	r2, #0
 8003c4a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003c4e:	6878      	ldr	r0, [r7, #4]
 8003c50:	f7fe fa2a 	bl	80020a8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	2202      	movs	r2, #2
 8003c58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003c5c:	687b      	ldr	r3, [r7, #4]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	3304      	adds	r3, #4
 8003c64:	4619      	mov	r1, r3
 8003c66:	4610      	mov	r0, r2
 8003c68:	f000 fe52 	bl	8004910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	2201      	movs	r2, #1
 8003c78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	2201      	movs	r2, #1
 8003c80:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	2201      	movs	r2, #1
 8003c88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	2201      	movs	r2, #1
 8003c90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	2201      	movs	r2, #1
 8003c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	2201      	movs	r2, #1
 8003ca0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2201      	movs	r2, #1
 8003ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	2201      	movs	r2, #1
 8003cb0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	2201      	movs	r2, #1
 8003cb8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003cbc:	2300      	movs	r3, #0
}
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	3708      	adds	r7, #8
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003cc6:	b580      	push	{r7, lr}
 8003cc8:	b082      	sub	sp, #8
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d101      	bne.n	8003cd8 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003cd4:	2301      	movs	r3, #1
 8003cd6:	e041      	b.n	8003d5c <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	2b00      	cmp	r3, #0
 8003ce2:	d106      	bne.n	8003cf2 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003cec:	6878      	ldr	r0, [r7, #4]
 8003cee:	f000 f839 	bl	8003d64 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	2202      	movs	r2, #2
 8003cf6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	681a      	ldr	r2, [r3, #0]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	3304      	adds	r3, #4
 8003d02:	4619      	mov	r1, r3
 8003d04:	4610      	mov	r0, r2
 8003d06:	f000 fe03 	bl	8004910 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2201      	movs	r2, #1
 8003d0e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	2201      	movs	r2, #1
 8003d16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	2201      	movs	r2, #1
 8003d1e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	2201      	movs	r2, #1
 8003d26:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2201      	movs	r2, #1
 8003d2e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2201      	movs	r2, #1
 8003d36:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	2201      	movs	r2, #1
 8003d46:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	2201      	movs	r2, #1
 8003d4e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	2201      	movs	r2, #1
 8003d56:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3708      	adds	r7, #8
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003d6c:	bf00      	nop
 8003d6e:	370c      	adds	r7, #12
 8003d70:	46bd      	mov	sp, r7
 8003d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d76:	4770      	bx	lr

08003d78 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b084      	sub	sp, #16
 8003d7c:	af00      	add	r7, sp, #0
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003d82:	683b      	ldr	r3, [r7, #0]
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d109      	bne.n	8003d9c <HAL_TIM_PWM_Start+0x24>
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8003d8e:	b2db      	uxtb	r3, r3
 8003d90:	2b01      	cmp	r3, #1
 8003d92:	bf14      	ite	ne
 8003d94:	2301      	movne	r3, #1
 8003d96:	2300      	moveq	r3, #0
 8003d98:	b2db      	uxtb	r3, r3
 8003d9a:	e022      	b.n	8003de2 <HAL_TIM_PWM_Start+0x6a>
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	2b04      	cmp	r3, #4
 8003da0:	d109      	bne.n	8003db6 <HAL_TIM_PWM_Start+0x3e>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003da8:	b2db      	uxtb	r3, r3
 8003daa:	2b01      	cmp	r3, #1
 8003dac:	bf14      	ite	ne
 8003dae:	2301      	movne	r3, #1
 8003db0:	2300      	moveq	r3, #0
 8003db2:	b2db      	uxtb	r3, r3
 8003db4:	e015      	b.n	8003de2 <HAL_TIM_PWM_Start+0x6a>
 8003db6:	683b      	ldr	r3, [r7, #0]
 8003db8:	2b08      	cmp	r3, #8
 8003dba:	d109      	bne.n	8003dd0 <HAL_TIM_PWM_Start+0x58>
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dc2:	b2db      	uxtb	r3, r3
 8003dc4:	2b01      	cmp	r3, #1
 8003dc6:	bf14      	ite	ne
 8003dc8:	2301      	movne	r3, #1
 8003dca:	2300      	moveq	r3, #0
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	e008      	b.n	8003de2 <HAL_TIM_PWM_Start+0x6a>
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003dd6:	b2db      	uxtb	r3, r3
 8003dd8:	2b01      	cmp	r3, #1
 8003dda:	bf14      	ite	ne
 8003ddc:	2301      	movne	r3, #1
 8003dde:	2300      	moveq	r3, #0
 8003de0:	b2db      	uxtb	r3, r3
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	d001      	beq.n	8003dea <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	e07c      	b.n	8003ee4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d104      	bne.n	8003dfa <HAL_TIM_PWM_Start+0x82>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	2202      	movs	r2, #2
 8003df4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003df8:	e013      	b.n	8003e22 <HAL_TIM_PWM_Start+0xaa>
 8003dfa:	683b      	ldr	r3, [r7, #0]
 8003dfc:	2b04      	cmp	r3, #4
 8003dfe:	d104      	bne.n	8003e0a <HAL_TIM_PWM_Start+0x92>
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2202      	movs	r2, #2
 8003e04:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003e08:	e00b      	b.n	8003e22 <HAL_TIM_PWM_Start+0xaa>
 8003e0a:	683b      	ldr	r3, [r7, #0]
 8003e0c:	2b08      	cmp	r3, #8
 8003e0e:	d104      	bne.n	8003e1a <HAL_TIM_PWM_Start+0xa2>
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	2202      	movs	r2, #2
 8003e14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003e18:	e003      	b.n	8003e22 <HAL_TIM_PWM_Start+0xaa>
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	2202      	movs	r2, #2
 8003e1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	2201      	movs	r2, #1
 8003e28:	6839      	ldr	r1, [r7, #0]
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	f001 f860 	bl	8004ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	4a2d      	ldr	r2, [pc, #180]	@ (8003eec <HAL_TIM_PWM_Start+0x174>)
 8003e36:	4293      	cmp	r3, r2
 8003e38:	d004      	beq.n	8003e44 <HAL_TIM_PWM_Start+0xcc>
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	4a2c      	ldr	r2, [pc, #176]	@ (8003ef0 <HAL_TIM_PWM_Start+0x178>)
 8003e40:	4293      	cmp	r3, r2
 8003e42:	d101      	bne.n	8003e48 <HAL_TIM_PWM_Start+0xd0>
 8003e44:	2301      	movs	r3, #1
 8003e46:	e000      	b.n	8003e4a <HAL_TIM_PWM_Start+0xd2>
 8003e48:	2300      	movs	r3, #0
 8003e4a:	2b00      	cmp	r3, #0
 8003e4c:	d007      	beq.n	8003e5e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003e5c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003e5e:	687b      	ldr	r3, [r7, #4]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	4a22      	ldr	r2, [pc, #136]	@ (8003eec <HAL_TIM_PWM_Start+0x174>)
 8003e64:	4293      	cmp	r3, r2
 8003e66:	d022      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003e70:	d01d      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	4a1f      	ldr	r2, [pc, #124]	@ (8003ef4 <HAL_TIM_PWM_Start+0x17c>)
 8003e78:	4293      	cmp	r3, r2
 8003e7a:	d018      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	4a1d      	ldr	r2, [pc, #116]	@ (8003ef8 <HAL_TIM_PWM_Start+0x180>)
 8003e82:	4293      	cmp	r3, r2
 8003e84:	d013      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	4a1c      	ldr	r2, [pc, #112]	@ (8003efc <HAL_TIM_PWM_Start+0x184>)
 8003e8c:	4293      	cmp	r3, r2
 8003e8e:	d00e      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	681b      	ldr	r3, [r3, #0]
 8003e94:	4a16      	ldr	r2, [pc, #88]	@ (8003ef0 <HAL_TIM_PWM_Start+0x178>)
 8003e96:	4293      	cmp	r3, r2
 8003e98:	d009      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	681b      	ldr	r3, [r3, #0]
 8003e9e:	4a18      	ldr	r2, [pc, #96]	@ (8003f00 <HAL_TIM_PWM_Start+0x188>)
 8003ea0:	4293      	cmp	r3, r2
 8003ea2:	d004      	beq.n	8003eae <HAL_TIM_PWM_Start+0x136>
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	4a16      	ldr	r2, [pc, #88]	@ (8003f04 <HAL_TIM_PWM_Start+0x18c>)
 8003eaa:	4293      	cmp	r3, r2
 8003eac:	d111      	bne.n	8003ed2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f003 0307 	and.w	r3, r3, #7
 8003eb8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003eba:	68fb      	ldr	r3, [r7, #12]
 8003ebc:	2b06      	cmp	r3, #6
 8003ebe:	d010      	beq.n	8003ee2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	681a      	ldr	r2, [r3, #0]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f042 0201 	orr.w	r2, r2, #1
 8003ece:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ed0:	e007      	b.n	8003ee2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	681b      	ldr	r3, [r3, #0]
 8003ed6:	681a      	ldr	r2, [r3, #0]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f042 0201 	orr.w	r2, r2, #1
 8003ee0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ee2:	2300      	movs	r3, #0
}
 8003ee4:	4618      	mov	r0, r3
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}
 8003eec:	40010000 	.word	0x40010000
 8003ef0:	40010400 	.word	0x40010400
 8003ef4:	40000400 	.word	0x40000400
 8003ef8:	40000800 	.word	0x40000800
 8003efc:	40000c00 	.word	0x40000c00
 8003f00:	40014000 	.word	0x40014000
 8003f04:	40001800 	.word	0x40001800

08003f08 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003f08:	b580      	push	{r7, lr}
 8003f0a:	b082      	sub	sp, #8
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	6078      	str	r0, [r7, #4]
 8003f10:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	681b      	ldr	r3, [r3, #0]
 8003f16:	2200      	movs	r2, #0
 8003f18:	6839      	ldr	r1, [r7, #0]
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	f000 ffe8 	bl	8004ef0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	4a2e      	ldr	r2, [pc, #184]	@ (8003fe0 <HAL_TIM_PWM_Stop+0xd8>)
 8003f26:	4293      	cmp	r3, r2
 8003f28:	d004      	beq.n	8003f34 <HAL_TIM_PWM_Stop+0x2c>
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	4a2d      	ldr	r2, [pc, #180]	@ (8003fe4 <HAL_TIM_PWM_Stop+0xdc>)
 8003f30:	4293      	cmp	r3, r2
 8003f32:	d101      	bne.n	8003f38 <HAL_TIM_PWM_Stop+0x30>
 8003f34:	2301      	movs	r3, #1
 8003f36:	e000      	b.n	8003f3a <HAL_TIM_PWM_Stop+0x32>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d017      	beq.n	8003f6e <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	681b      	ldr	r3, [r3, #0]
 8003f42:	6a1a      	ldr	r2, [r3, #32]
 8003f44:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003f48:	4013      	ands	r3, r2
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d10f      	bne.n	8003f6e <HAL_TIM_PWM_Stop+0x66>
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	6a1a      	ldr	r2, [r3, #32]
 8003f54:	f240 4344 	movw	r3, #1092	@ 0x444
 8003f58:	4013      	ands	r3, r2
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d107      	bne.n	8003f6e <HAL_TIM_PWM_Stop+0x66>
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003f6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	6a1a      	ldr	r2, [r3, #32]
 8003f74:	f241 1311 	movw	r3, #4369	@ 0x1111
 8003f78:	4013      	ands	r3, r2
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d10f      	bne.n	8003f9e <HAL_TIM_PWM_Stop+0x96>
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	6a1a      	ldr	r2, [r3, #32]
 8003f84:	f240 4344 	movw	r3, #1092	@ 0x444
 8003f88:	4013      	ands	r3, r2
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d107      	bne.n	8003f9e <HAL_TIM_PWM_Stop+0x96>
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	681a      	ldr	r2, [r3, #0]
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681b      	ldr	r3, [r3, #0]
 8003f98:	f022 0201 	bic.w	r2, r2, #1
 8003f9c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003f9e:	683b      	ldr	r3, [r7, #0]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d104      	bne.n	8003fae <HAL_TIM_PWM_Stop+0xa6>
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003fac:	e013      	b.n	8003fd6 <HAL_TIM_PWM_Stop+0xce>
 8003fae:	683b      	ldr	r3, [r7, #0]
 8003fb0:	2b04      	cmp	r3, #4
 8003fb2:	d104      	bne.n	8003fbe <HAL_TIM_PWM_Stop+0xb6>
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003fbc:	e00b      	b.n	8003fd6 <HAL_TIM_PWM_Stop+0xce>
 8003fbe:	683b      	ldr	r3, [r7, #0]
 8003fc0:	2b08      	cmp	r3, #8
 8003fc2:	d104      	bne.n	8003fce <HAL_TIM_PWM_Stop+0xc6>
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003fcc:	e003      	b.n	8003fd6 <HAL_TIM_PWM_Stop+0xce>
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	2201      	movs	r2, #1
 8003fd2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Return function status */
  return HAL_OK;
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40010000 	.word	0x40010000
 8003fe4:	40010400 	.word	0x40010400

08003fe8 <HAL_TIM_PWM_Stop_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b084      	sub	sp, #16
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ff2:	2300      	movs	r3, #0
 8003ff4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  switch (Channel)
 8003ff6:	683b      	ldr	r3, [r7, #0]
 8003ff8:	2b0c      	cmp	r3, #12
 8003ffa:	d841      	bhi.n	8004080 <HAL_TIM_PWM_Stop_IT+0x98>
 8003ffc:	a201      	add	r2, pc, #4	@ (adr r2, 8004004 <HAL_TIM_PWM_Stop_IT+0x1c>)
 8003ffe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004002:	bf00      	nop
 8004004:	08004039 	.word	0x08004039
 8004008:	08004081 	.word	0x08004081
 800400c:	08004081 	.word	0x08004081
 8004010:	08004081 	.word	0x08004081
 8004014:	0800404b 	.word	0x0800404b
 8004018:	08004081 	.word	0x08004081
 800401c:	08004081 	.word	0x08004081
 8004020:	08004081 	.word	0x08004081
 8004024:	0800405d 	.word	0x0800405d
 8004028:	08004081 	.word	0x08004081
 800402c:	08004081 	.word	0x08004081
 8004030:	08004081 	.word	0x08004081
 8004034:	0800406f 	.word	0x0800406f
  {
    case TIM_CHANNEL_1:
    {
      /* Disable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC1);
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	68da      	ldr	r2, [r3, #12]
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f022 0202 	bic.w	r2, r2, #2
 8004046:	60da      	str	r2, [r3, #12]
      break;
 8004048:	e01d      	b.n	8004086 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_2:
    {
      /* Disable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC2);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	68da      	ldr	r2, [r3, #12]
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	681b      	ldr	r3, [r3, #0]
 8004054:	f022 0204 	bic.w	r2, r2, #4
 8004058:	60da      	str	r2, [r3, #12]
      break;
 800405a:	e014      	b.n	8004086 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_3:
    {
      /* Disable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC3);
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	68da      	ldr	r2, [r3, #12]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f022 0208 	bic.w	r2, r2, #8
 800406a:	60da      	str	r2, [r3, #12]
      break;
 800406c:	e00b      	b.n	8004086 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    case TIM_CHANNEL_4:
    {
      /* Disable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_DISABLE_IT(htim, TIM_IT_CC4);
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	68da      	ldr	r2, [r3, #12]
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	f022 0210 	bic.w	r2, r2, #16
 800407c:	60da      	str	r2, [r3, #12]
      break;
 800407e:	e002      	b.n	8004086 <HAL_TIM_PWM_Stop_IT+0x9e>
    }

    default:
      status = HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	73fb      	strb	r3, [r7, #15]
      break;
 8004084:	bf00      	nop
  }

  if (status == HAL_OK)
 8004086:	7bfb      	ldrb	r3, [r7, #15]
 8004088:	2b00      	cmp	r3, #0
 800408a:	d161      	bne.n	8004150 <HAL_TIM_PWM_Stop_IT+0x168>
  {
    /* Disable the Capture compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	2200      	movs	r2, #0
 8004092:	6839      	ldr	r1, [r7, #0]
 8004094:	4618      	mov	r0, r3
 8004096:	f000 ff2b 	bl	8004ef0 <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	4a2f      	ldr	r2, [pc, #188]	@ (800415c <HAL_TIM_PWM_Stop_IT+0x174>)
 80040a0:	4293      	cmp	r3, r2
 80040a2:	d004      	beq.n	80040ae <HAL_TIM_PWM_Stop_IT+0xc6>
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	4a2d      	ldr	r2, [pc, #180]	@ (8004160 <HAL_TIM_PWM_Stop_IT+0x178>)
 80040aa:	4293      	cmp	r3, r2
 80040ac:	d101      	bne.n	80040b2 <HAL_TIM_PWM_Stop_IT+0xca>
 80040ae:	2301      	movs	r3, #1
 80040b0:	e000      	b.n	80040b4 <HAL_TIM_PWM_Stop_IT+0xcc>
 80040b2:	2300      	movs	r3, #0
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d017      	beq.n	80040e8 <HAL_TIM_PWM_Stop_IT+0x100>
    {
      /* Disable the Main Output */
      __HAL_TIM_MOE_DISABLE(htim);
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	6a1a      	ldr	r2, [r3, #32]
 80040be:	f241 1311 	movw	r3, #4369	@ 0x1111
 80040c2:	4013      	ands	r3, r2
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d10f      	bne.n	80040e8 <HAL_TIM_PWM_Stop_IT+0x100>
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	6a1a      	ldr	r2, [r3, #32]
 80040ce:	f240 4344 	movw	r3, #1092	@ 0x444
 80040d2:	4013      	ands	r3, r2
 80040d4:	2b00      	cmp	r3, #0
 80040d6:	d107      	bne.n	80040e8 <HAL_TIM_PWM_Stop_IT+0x100>
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040e6:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Disable the Peripheral */
    __HAL_TIM_DISABLE(htim);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	6a1a      	ldr	r2, [r3, #32]
 80040ee:	f241 1311 	movw	r3, #4369	@ 0x1111
 80040f2:	4013      	ands	r3, r2
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d10f      	bne.n	8004118 <HAL_TIM_PWM_Stop_IT+0x130>
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	6a1a      	ldr	r2, [r3, #32]
 80040fe:	f240 4344 	movw	r3, #1092	@ 0x444
 8004102:	4013      	ands	r3, r2
 8004104:	2b00      	cmp	r3, #0
 8004106:	d107      	bne.n	8004118 <HAL_TIM_PWM_Stop_IT+0x130>
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f022 0201 	bic.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]

    /* Set the TIM channel state */
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004118:	683b      	ldr	r3, [r7, #0]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d104      	bne.n	8004128 <HAL_TIM_PWM_Stop_IT+0x140>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004126:	e013      	b.n	8004150 <HAL_TIM_PWM_Stop_IT+0x168>
 8004128:	683b      	ldr	r3, [r7, #0]
 800412a:	2b04      	cmp	r3, #4
 800412c:	d104      	bne.n	8004138 <HAL_TIM_PWM_Stop_IT+0x150>
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2201      	movs	r2, #1
 8004132:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004136:	e00b      	b.n	8004150 <HAL_TIM_PWM_Stop_IT+0x168>
 8004138:	683b      	ldr	r3, [r7, #0]
 800413a:	2b08      	cmp	r3, #8
 800413c:	d104      	bne.n	8004148 <HAL_TIM_PWM_Stop_IT+0x160>
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	2201      	movs	r2, #1
 8004142:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004146:	e003      	b.n	8004150 <HAL_TIM_PWM_Stop_IT+0x168>
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	2201      	movs	r2, #1
 800414c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  }

  /* Return function status */
  return status;
 8004150:	7bfb      	ldrb	r3, [r7, #15]
}
 8004152:	4618      	mov	r0, r3
 8004154:	3710      	adds	r7, #16
 8004156:	46bd      	mov	sp, r7
 8004158:	bd80      	pop	{r7, pc}
 800415a:	bf00      	nop
 800415c:	40010000 	.word	0x40010000
 8004160:	40010400 	.word	0x40010400

08004164 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8004164:	b580      	push	{r7, lr}
 8004166:	b086      	sub	sp, #24
 8004168:	af00      	add	r7, sp, #0
 800416a:	6078      	str	r0, [r7, #4]
 800416c:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	2b00      	cmp	r3, #0
 8004172:	d101      	bne.n	8004178 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8004174:	2301      	movs	r3, #1
 8004176:	e097      	b.n	80042a8 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800417e:	b2db      	uxtb	r3, r3
 8004180:	2b00      	cmp	r3, #0
 8004182:	d106      	bne.n	8004192 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2200      	movs	r2, #0
 8004188:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 800418c:	6878      	ldr	r0, [r7, #4]
 800418e:	f7fd ffb3 	bl	80020f8 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004192:	687b      	ldr	r3, [r7, #4]
 8004194:	2202      	movs	r2, #2
 8004196:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	689b      	ldr	r3, [r3, #8]
 80041a0:	687a      	ldr	r2, [r7, #4]
 80041a2:	6812      	ldr	r2, [r2, #0]
 80041a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80041a8:	f023 0307 	bic.w	r3, r3, #7
 80041ac:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681a      	ldr	r2, [r3, #0]
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	3304      	adds	r3, #4
 80041b6:	4619      	mov	r1, r3
 80041b8:	4610      	mov	r0, r2
 80041ba:	f000 fba9 	bl	8004910 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	689b      	ldr	r3, [r3, #8]
 80041c4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	681b      	ldr	r3, [r3, #0]
 80041ca:	699b      	ldr	r3, [r3, #24]
 80041cc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	6a1b      	ldr	r3, [r3, #32]
 80041d4:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	697a      	ldr	r2, [r7, #20]
 80041dc:	4313      	orrs	r3, r2
 80041de:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80041e0:	693b      	ldr	r3, [r7, #16]
 80041e2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80041e6:	f023 0303 	bic.w	r3, r3, #3
 80041ea:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80041ec:	683b      	ldr	r3, [r7, #0]
 80041ee:	689a      	ldr	r2, [r3, #8]
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	699b      	ldr	r3, [r3, #24]
 80041f4:	021b      	lsls	r3, r3, #8
 80041f6:	4313      	orrs	r3, r2
 80041f8:	693a      	ldr	r2, [r7, #16]
 80041fa:	4313      	orrs	r3, r2
 80041fc:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8004204:	f023 030c 	bic.w	r3, r3, #12
 8004208:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004210:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004214:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8004216:	683b      	ldr	r3, [r7, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	021b      	lsls	r3, r3, #8
 8004220:	4313      	orrs	r3, r2
 8004222:	693a      	ldr	r2, [r7, #16]
 8004224:	4313      	orrs	r3, r2
 8004226:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	691b      	ldr	r3, [r3, #16]
 800422c:	011a      	lsls	r2, r3, #4
 800422e:	683b      	ldr	r3, [r7, #0]
 8004230:	6a1b      	ldr	r3, [r3, #32]
 8004232:	031b      	lsls	r3, r3, #12
 8004234:	4313      	orrs	r3, r2
 8004236:	693a      	ldr	r2, [r7, #16]
 8004238:	4313      	orrs	r3, r2
 800423a:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8004242:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800424a:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 800424c:	683b      	ldr	r3, [r7, #0]
 800424e:	685a      	ldr	r2, [r3, #4]
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	695b      	ldr	r3, [r3, #20]
 8004254:	011b      	lsls	r3, r3, #4
 8004256:	4313      	orrs	r3, r2
 8004258:	68fa      	ldr	r2, [r7, #12]
 800425a:	4313      	orrs	r3, r2
 800425c:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	697a      	ldr	r2, [r7, #20]
 8004264:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	693a      	ldr	r2, [r7, #16]
 800426c:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68fa      	ldr	r2, [r7, #12]
 8004274:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	2201      	movs	r2, #1
 800427a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	2201      	movs	r2, #1
 8004282:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	2201      	movs	r2, #1
 800428a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2201      	movs	r2, #1
 8004292:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2201      	movs	r2, #1
 800429a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2201      	movs	r2, #1
 80042a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042a6:	2300      	movs	r3, #0
}
 80042a8:	4618      	mov	r0, r3
 80042aa:	3718      	adds	r7, #24
 80042ac:	46bd      	mov	sp, r7
 80042ae:	bd80      	pop	{r7, pc}

080042b0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	b084      	sub	sp, #16
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	6078      	str	r0, [r7, #4]
 80042b8:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80042c0:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80042c8:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80042d0:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80042d8:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d110      	bne.n	8004302 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 80042e0:	7bfb      	ldrb	r3, [r7, #15]
 80042e2:	2b01      	cmp	r3, #1
 80042e4:	d102      	bne.n	80042ec <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 80042e6:	7b7b      	ldrb	r3, [r7, #13]
 80042e8:	2b01      	cmp	r3, #1
 80042ea:	d001      	beq.n	80042f0 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e069      	b.n	80043c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	2202      	movs	r2, #2
 80042f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	2202      	movs	r2, #2
 80042fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004300:	e031      	b.n	8004366 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8004302:	683b      	ldr	r3, [r7, #0]
 8004304:	2b04      	cmp	r3, #4
 8004306:	d110      	bne.n	800432a <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004308:	7bbb      	ldrb	r3, [r7, #14]
 800430a:	2b01      	cmp	r3, #1
 800430c:	d102      	bne.n	8004314 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800430e:	7b3b      	ldrb	r3, [r7, #12]
 8004310:	2b01      	cmp	r3, #1
 8004312:	d001      	beq.n	8004318 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8004314:	2301      	movs	r3, #1
 8004316:	e055      	b.n	80043c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	2202      	movs	r2, #2
 800431c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	2202      	movs	r2, #2
 8004324:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004328:	e01d      	b.n	8004366 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800432a:	7bfb      	ldrb	r3, [r7, #15]
 800432c:	2b01      	cmp	r3, #1
 800432e:	d108      	bne.n	8004342 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8004330:	7bbb      	ldrb	r3, [r7, #14]
 8004332:	2b01      	cmp	r3, #1
 8004334:	d105      	bne.n	8004342 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8004336:	7b7b      	ldrb	r3, [r7, #13]
 8004338:	2b01      	cmp	r3, #1
 800433a:	d102      	bne.n	8004342 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 800433c:	7b3b      	ldrb	r3, [r7, #12]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d001      	beq.n	8004346 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8004342:	2301      	movs	r3, #1
 8004344:	e03e      	b.n	80043c4 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	2202      	movs	r2, #2
 800434a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2202      	movs	r2, #2
 8004352:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2202      	movs	r2, #2
 800435a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2202      	movs	r2, #2
 8004362:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8004366:	683b      	ldr	r3, [r7, #0]
 8004368:	2b00      	cmp	r3, #0
 800436a:	d003      	beq.n	8004374 <HAL_TIM_Encoder_Start+0xc4>
 800436c:	683b      	ldr	r3, [r7, #0]
 800436e:	2b04      	cmp	r3, #4
 8004370:	d008      	beq.n	8004384 <HAL_TIM_Encoder_Start+0xd4>
 8004372:	e00f      	b.n	8004394 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	2201      	movs	r2, #1
 800437a:	2100      	movs	r1, #0
 800437c:	4618      	mov	r0, r3
 800437e:	f000 fdb7 	bl	8004ef0 <TIM_CCxChannelCmd>
      break;
 8004382:	e016      	b.n	80043b2 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	681b      	ldr	r3, [r3, #0]
 8004388:	2201      	movs	r2, #1
 800438a:	2104      	movs	r1, #4
 800438c:	4618      	mov	r0, r3
 800438e:	f000 fdaf 	bl	8004ef0 <TIM_CCxChannelCmd>
      break;
 8004392:	e00e      	b.n	80043b2 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	2201      	movs	r2, #1
 800439a:	2100      	movs	r1, #0
 800439c:	4618      	mov	r0, r3
 800439e:	f000 fda7 	bl	8004ef0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	681b      	ldr	r3, [r3, #0]
 80043a6:	2201      	movs	r2, #1
 80043a8:	2104      	movs	r1, #4
 80043aa:	4618      	mov	r0, r3
 80043ac:	f000 fda0 	bl	8004ef0 <TIM_CCxChannelCmd>
      break;
 80043b0:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	681a      	ldr	r2, [r3, #0]
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	f042 0201 	orr.w	r2, r2, #1
 80043c0:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80043c2:	2300      	movs	r3, #0
}
 80043c4:	4618      	mov	r0, r3
 80043c6:	3710      	adds	r7, #16
 80043c8:	46bd      	mov	sp, r7
 80043ca:	bd80      	pop	{r7, pc}

080043cc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
 80043da:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	681b      	ldr	r3, [r3, #0]
 80043e0:	691b      	ldr	r3, [r3, #16]
 80043e2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80043e4:	68bb      	ldr	r3, [r7, #8]
 80043e6:	f003 0302 	and.w	r3, r3, #2
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d020      	beq.n	8004430 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	f003 0302 	and.w	r3, r3, #2
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d01b      	beq.n	8004430 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	f06f 0202 	mvn.w	r2, #2
 8004400:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	2201      	movs	r2, #1
 8004406:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	681b      	ldr	r3, [r3, #0]
 800440c:	699b      	ldr	r3, [r3, #24]
 800440e:	f003 0303 	and.w	r3, r3, #3
 8004412:	2b00      	cmp	r3, #0
 8004414:	d003      	beq.n	800441e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004416:	6878      	ldr	r0, [r7, #4]
 8004418:	f000 fa65 	bl	80048e6 <HAL_TIM_IC_CaptureCallback>
 800441c:	e005      	b.n	800442a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800441e:	6878      	ldr	r0, [r7, #4]
 8004420:	f000 fa57 	bl	80048d2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004424:	6878      	ldr	r0, [r7, #4]
 8004426:	f7fd fb7b 	bl	8001b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	2200      	movs	r2, #0
 800442e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8004430:	68bb      	ldr	r3, [r7, #8]
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	d020      	beq.n	800447c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	f003 0304 	and.w	r3, r3, #4
 8004440:	2b00      	cmp	r3, #0
 8004442:	d01b      	beq.n	800447c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f06f 0204 	mvn.w	r2, #4
 800444c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	2202      	movs	r2, #2
 8004452:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	699b      	ldr	r3, [r3, #24]
 800445a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800445e:	2b00      	cmp	r3, #0
 8004460:	d003      	beq.n	800446a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004462:	6878      	ldr	r0, [r7, #4]
 8004464:	f000 fa3f 	bl	80048e6 <HAL_TIM_IC_CaptureCallback>
 8004468:	e005      	b.n	8004476 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800446a:	6878      	ldr	r0, [r7, #4]
 800446c:	f000 fa31 	bl	80048d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004470:	6878      	ldr	r0, [r7, #4]
 8004472:	f7fd fb55 	bl	8001b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800447c:	68bb      	ldr	r3, [r7, #8]
 800447e:	f003 0308 	and.w	r3, r3, #8
 8004482:	2b00      	cmp	r3, #0
 8004484:	d020      	beq.n	80044c8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	f003 0308 	and.w	r3, r3, #8
 800448c:	2b00      	cmp	r3, #0
 800448e:	d01b      	beq.n	80044c8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f06f 0208 	mvn.w	r2, #8
 8004498:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2204      	movs	r2, #4
 800449e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	69db      	ldr	r3, [r3, #28]
 80044a6:	f003 0303 	and.w	r3, r3, #3
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 fa19 	bl	80048e6 <HAL_TIM_IC_CaptureCallback>
 80044b4:	e005      	b.n	80044c2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044b6:	6878      	ldr	r0, [r7, #4]
 80044b8:	f000 fa0b 	bl	80048d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044bc:	6878      	ldr	r0, [r7, #4]
 80044be:	f7fd fb2f 	bl	8001b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80044c8:	68bb      	ldr	r3, [r7, #8]
 80044ca:	f003 0310 	and.w	r3, r3, #16
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d020      	beq.n	8004514 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d01b      	beq.n	8004514 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f06f 0210 	mvn.w	r2, #16
 80044e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2208      	movs	r2, #8
 80044ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d003      	beq.n	8004502 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f9f3 	bl	80048e6 <HAL_TIM_IC_CaptureCallback>
 8004500:	e005      	b.n	800450e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f9e5 	bl	80048d2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f7fd fb09 	bl	8001b20 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004514:	68bb      	ldr	r3, [r7, #8]
 8004516:	f003 0301 	and.w	r3, r3, #1
 800451a:	2b00      	cmp	r3, #0
 800451c:	d00c      	beq.n	8004538 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	f003 0301 	and.w	r3, r3, #1
 8004524:	2b00      	cmp	r3, #0
 8004526:	d007      	beq.n	8004538 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f06f 0201 	mvn.w	r2, #1
 8004530:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004532:	6878      	ldr	r0, [r7, #4]
 8004534:	f000 f9c3 	bl	80048be <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8004538:	68bb      	ldr	r3, [r7, #8]
 800453a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00c      	beq.n	800455c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004548:	2b00      	cmp	r3, #0
 800454a:	d007      	beq.n	800455c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8004554:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004556:	6878      	ldr	r0, [r7, #4]
 8004558:	f000 fdc8 	bl	80050ec <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800455c:	68bb      	ldr	r3, [r7, #8]
 800455e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004562:	2b00      	cmp	r3, #0
 8004564:	d00c      	beq.n	8004580 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800456c:	2b00      	cmp	r3, #0
 800456e:	d007      	beq.n	8004580 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8004578:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800457a:	6878      	ldr	r0, [r7, #4]
 800457c:	f000 f9bd 	bl	80048fa <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8004580:	68bb      	ldr	r3, [r7, #8]
 8004582:	f003 0320 	and.w	r3, r3, #32
 8004586:	2b00      	cmp	r3, #0
 8004588:	d00c      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	f003 0320 	and.w	r3, r3, #32
 8004590:	2b00      	cmp	r3, #0
 8004592:	d007      	beq.n	80045a4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f06f 0220 	mvn.w	r2, #32
 800459c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800459e:	6878      	ldr	r0, [r7, #4]
 80045a0:	f000 fd9a 	bl	80050d8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045a4:	bf00      	nop
 80045a6:	3710      	adds	r7, #16
 80045a8:	46bd      	mov	sp, r7
 80045aa:	bd80      	pop	{r7, pc}

080045ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045ac:	b580      	push	{r7, lr}
 80045ae:	b086      	sub	sp, #24
 80045b0:	af00      	add	r7, sp, #0
 80045b2:	60f8      	str	r0, [r7, #12]
 80045b4:	60b9      	str	r1, [r7, #8]
 80045b6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045b8:	2300      	movs	r3, #0
 80045ba:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80045c2:	2b01      	cmp	r3, #1
 80045c4:	d101      	bne.n	80045ca <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045c6:	2302      	movs	r3, #2
 80045c8:	e0ae      	b.n	8004728 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	2201      	movs	r2, #1
 80045ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2b0c      	cmp	r3, #12
 80045d6:	f200 809f 	bhi.w	8004718 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045da:	a201      	add	r2, pc, #4	@ (adr r2, 80045e0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045e0:	08004615 	.word	0x08004615
 80045e4:	08004719 	.word	0x08004719
 80045e8:	08004719 	.word	0x08004719
 80045ec:	08004719 	.word	0x08004719
 80045f0:	08004655 	.word	0x08004655
 80045f4:	08004719 	.word	0x08004719
 80045f8:	08004719 	.word	0x08004719
 80045fc:	08004719 	.word	0x08004719
 8004600:	08004697 	.word	0x08004697
 8004604:	08004719 	.word	0x08004719
 8004608:	08004719 	.word	0x08004719
 800460c:	08004719 	.word	0x08004719
 8004610:	080046d7 	.word	0x080046d7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	68b9      	ldr	r1, [r7, #8]
 800461a:	4618      	mov	r0, r3
 800461c:	f000 fa1e 	bl	8004a5c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	699a      	ldr	r2, [r3, #24]
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	681b      	ldr	r3, [r3, #0]
 800462a:	f042 0208 	orr.w	r2, r2, #8
 800462e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	699a      	ldr	r2, [r3, #24]
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f022 0204 	bic.w	r2, r2, #4
 800463e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	6999      	ldr	r1, [r3, #24]
 8004646:	68bb      	ldr	r3, [r7, #8]
 8004648:	691a      	ldr	r2, [r3, #16]
 800464a:	68fb      	ldr	r3, [r7, #12]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	430a      	orrs	r2, r1
 8004650:	619a      	str	r2, [r3, #24]
      break;
 8004652:	e064      	b.n	800471e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	68b9      	ldr	r1, [r7, #8]
 800465a:	4618      	mov	r0, r3
 800465c:	f000 fa6e 	bl	8004b3c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	699a      	ldr	r2, [r3, #24]
 8004666:	68fb      	ldr	r3, [r7, #12]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800466e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	699a      	ldr	r2, [r3, #24]
 8004676:	68fb      	ldr	r3, [r7, #12]
 8004678:	681b      	ldr	r3, [r3, #0]
 800467a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800467e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	6999      	ldr	r1, [r3, #24]
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	691b      	ldr	r3, [r3, #16]
 800468a:	021a      	lsls	r2, r3, #8
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	430a      	orrs	r2, r1
 8004692:	619a      	str	r2, [r3, #24]
      break;
 8004694:	e043      	b.n	800471e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	68b9      	ldr	r1, [r7, #8]
 800469c:	4618      	mov	r0, r3
 800469e:	f000 fac3 	bl	8004c28 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	69da      	ldr	r2, [r3, #28]
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	681b      	ldr	r3, [r3, #0]
 80046ac:	f042 0208 	orr.w	r2, r2, #8
 80046b0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	69da      	ldr	r2, [r3, #28]
 80046b8:	68fb      	ldr	r3, [r7, #12]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	f022 0204 	bic.w	r2, r2, #4
 80046c0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69d9      	ldr	r1, [r3, #28]
 80046c8:	68bb      	ldr	r3, [r7, #8]
 80046ca:	691a      	ldr	r2, [r3, #16]
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	430a      	orrs	r2, r1
 80046d2:	61da      	str	r2, [r3, #28]
      break;
 80046d4:	e023      	b.n	800471e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	68b9      	ldr	r1, [r7, #8]
 80046dc:	4618      	mov	r0, r3
 80046de:	f000 fb17 	bl	8004d10 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69da      	ldr	r2, [r3, #28]
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80046f0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	69da      	ldr	r2, [r3, #28]
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004700:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69d9      	ldr	r1, [r3, #28]
 8004708:	68bb      	ldr	r3, [r7, #8]
 800470a:	691b      	ldr	r3, [r3, #16]
 800470c:	021a      	lsls	r2, r3, #8
 800470e:	68fb      	ldr	r3, [r7, #12]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	430a      	orrs	r2, r1
 8004714:	61da      	str	r2, [r3, #28]
      break;
 8004716:	e002      	b.n	800471e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004718:	2301      	movs	r3, #1
 800471a:	75fb      	strb	r3, [r7, #23]
      break;
 800471c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004726:	7dfb      	ldrb	r3, [r7, #23]
}
 8004728:	4618      	mov	r0, r3
 800472a:	3718      	adds	r7, #24
 800472c:	46bd      	mov	sp, r7
 800472e:	bd80      	pop	{r7, pc}

08004730 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b084      	sub	sp, #16
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
 8004738:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800473a:	2300      	movs	r3, #0
 800473c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004744:	2b01      	cmp	r3, #1
 8004746:	d101      	bne.n	800474c <HAL_TIM_ConfigClockSource+0x1c>
 8004748:	2302      	movs	r3, #2
 800474a:	e0b4      	b.n	80048b6 <HAL_TIM_ConfigClockSource+0x186>
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2201      	movs	r2, #1
 8004750:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	2202      	movs	r2, #2
 8004758:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	689b      	ldr	r3, [r3, #8]
 8004762:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004764:	68bb      	ldr	r3, [r7, #8]
 8004766:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800476a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800476c:	68bb      	ldr	r3, [r7, #8]
 800476e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004772:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	681b      	ldr	r3, [r3, #0]
 8004778:	68ba      	ldr	r2, [r7, #8]
 800477a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004784:	d03e      	beq.n	8004804 <HAL_TIM_ConfigClockSource+0xd4>
 8004786:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800478a:	f200 8087 	bhi.w	800489c <HAL_TIM_ConfigClockSource+0x16c>
 800478e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004792:	f000 8086 	beq.w	80048a2 <HAL_TIM_ConfigClockSource+0x172>
 8004796:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800479a:	d87f      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 800479c:	2b70      	cmp	r3, #112	@ 0x70
 800479e:	d01a      	beq.n	80047d6 <HAL_TIM_ConfigClockSource+0xa6>
 80047a0:	2b70      	cmp	r3, #112	@ 0x70
 80047a2:	d87b      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 80047a4:	2b60      	cmp	r3, #96	@ 0x60
 80047a6:	d050      	beq.n	800484a <HAL_TIM_ConfigClockSource+0x11a>
 80047a8:	2b60      	cmp	r3, #96	@ 0x60
 80047aa:	d877      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 80047ac:	2b50      	cmp	r3, #80	@ 0x50
 80047ae:	d03c      	beq.n	800482a <HAL_TIM_ConfigClockSource+0xfa>
 80047b0:	2b50      	cmp	r3, #80	@ 0x50
 80047b2:	d873      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 80047b4:	2b40      	cmp	r3, #64	@ 0x40
 80047b6:	d058      	beq.n	800486a <HAL_TIM_ConfigClockSource+0x13a>
 80047b8:	2b40      	cmp	r3, #64	@ 0x40
 80047ba:	d86f      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 80047bc:	2b30      	cmp	r3, #48	@ 0x30
 80047be:	d064      	beq.n	800488a <HAL_TIM_ConfigClockSource+0x15a>
 80047c0:	2b30      	cmp	r3, #48	@ 0x30
 80047c2:	d86b      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 80047c4:	2b20      	cmp	r3, #32
 80047c6:	d060      	beq.n	800488a <HAL_TIM_ConfigClockSource+0x15a>
 80047c8:	2b20      	cmp	r3, #32
 80047ca:	d867      	bhi.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
 80047cc:	2b00      	cmp	r3, #0
 80047ce:	d05c      	beq.n	800488a <HAL_TIM_ConfigClockSource+0x15a>
 80047d0:	2b10      	cmp	r3, #16
 80047d2:	d05a      	beq.n	800488a <HAL_TIM_ConfigClockSource+0x15a>
 80047d4:	e062      	b.n	800489c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80047da:	683b      	ldr	r3, [r7, #0]
 80047dc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80047de:	683b      	ldr	r3, [r7, #0]
 80047e0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80047e2:	683b      	ldr	r3, [r7, #0]
 80047e4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80047e6:	f000 fb63 	bl	8004eb0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	689b      	ldr	r3, [r3, #8]
 80047f0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80047f2:	68bb      	ldr	r3, [r7, #8]
 80047f4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80047f8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	68ba      	ldr	r2, [r7, #8]
 8004800:	609a      	str	r2, [r3, #8]
      break;
 8004802:	e04f      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8004808:	683b      	ldr	r3, [r7, #0]
 800480a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800480c:	683b      	ldr	r3, [r7, #0]
 800480e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004814:	f000 fb4c 	bl	8004eb0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	689a      	ldr	r2, [r3, #8]
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004826:	609a      	str	r2, [r3, #8]
      break;
 8004828:	e03c      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800482e:	683b      	ldr	r3, [r7, #0]
 8004830:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004836:	461a      	mov	r2, r3
 8004838:	f000 fac0 	bl	8004dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	681b      	ldr	r3, [r3, #0]
 8004840:	2150      	movs	r1, #80	@ 0x50
 8004842:	4618      	mov	r0, r3
 8004844:	f000 fb19 	bl	8004e7a <TIM_ITRx_SetConfig>
      break;
 8004848:	e02c      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004856:	461a      	mov	r2, r3
 8004858:	f000 fadf 	bl	8004e1a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2160      	movs	r1, #96	@ 0x60
 8004862:	4618      	mov	r0, r3
 8004864:	f000 fb09 	bl	8004e7a <TIM_ITRx_SetConfig>
      break;
 8004868:	e01c      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800486e:	683b      	ldr	r3, [r7, #0]
 8004870:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004872:	683b      	ldr	r3, [r7, #0]
 8004874:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004876:	461a      	mov	r2, r3
 8004878:	f000 faa0 	bl	8004dbc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	2140      	movs	r1, #64	@ 0x40
 8004882:	4618      	mov	r0, r3
 8004884:	f000 faf9 	bl	8004e7a <TIM_ITRx_SetConfig>
      break;
 8004888:	e00c      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681a      	ldr	r2, [r3, #0]
 800488e:	683b      	ldr	r3, [r7, #0]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	4619      	mov	r1, r3
 8004894:	4610      	mov	r0, r2
 8004896:	f000 faf0 	bl	8004e7a <TIM_ITRx_SetConfig>
      break;
 800489a:	e003      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800489c:	2301      	movs	r3, #1
 800489e:	73fb      	strb	r3, [r7, #15]
      break;
 80048a0:	e000      	b.n	80048a4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80048a2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2201      	movs	r2, #1
 80048a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80048b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048be:	b480      	push	{r7}
 80048c0:	b083      	sub	sp, #12
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80048c6:	bf00      	nop
 80048c8:	370c      	adds	r7, #12
 80048ca:	46bd      	mov	sp, r7
 80048cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d0:	4770      	bx	lr

080048d2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80048d2:	b480      	push	{r7}
 80048d4:	b083      	sub	sp, #12
 80048d6:	af00      	add	r7, sp, #0
 80048d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80048da:	bf00      	nop
 80048dc:	370c      	adds	r7, #12
 80048de:	46bd      	mov	sp, r7
 80048e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048e4:	4770      	bx	lr

080048e6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80048e6:	b480      	push	{r7}
 80048e8:	b083      	sub	sp, #12
 80048ea:	af00      	add	r7, sp, #0
 80048ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80048ee:	bf00      	nop
 80048f0:	370c      	adds	r7, #12
 80048f2:	46bd      	mov	sp, r7
 80048f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048f8:	4770      	bx	lr

080048fa <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80048fa:	b480      	push	{r7}
 80048fc:	b083      	sub	sp, #12
 80048fe:	af00      	add	r7, sp, #0
 8004900:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004902:	bf00      	nop
 8004904:	370c      	adds	r7, #12
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
	...

08004910 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004910:	b480      	push	{r7}
 8004912:	b085      	sub	sp, #20
 8004914:	af00      	add	r7, sp, #0
 8004916:	6078      	str	r0, [r7, #4]
 8004918:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004920:	687b      	ldr	r3, [r7, #4]
 8004922:	4a43      	ldr	r2, [pc, #268]	@ (8004a30 <TIM_Base_SetConfig+0x120>)
 8004924:	4293      	cmp	r3, r2
 8004926:	d013      	beq.n	8004950 <TIM_Base_SetConfig+0x40>
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800492e:	d00f      	beq.n	8004950 <TIM_Base_SetConfig+0x40>
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	4a40      	ldr	r2, [pc, #256]	@ (8004a34 <TIM_Base_SetConfig+0x124>)
 8004934:	4293      	cmp	r3, r2
 8004936:	d00b      	beq.n	8004950 <TIM_Base_SetConfig+0x40>
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	4a3f      	ldr	r2, [pc, #252]	@ (8004a38 <TIM_Base_SetConfig+0x128>)
 800493c:	4293      	cmp	r3, r2
 800493e:	d007      	beq.n	8004950 <TIM_Base_SetConfig+0x40>
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	4a3e      	ldr	r2, [pc, #248]	@ (8004a3c <TIM_Base_SetConfig+0x12c>)
 8004944:	4293      	cmp	r3, r2
 8004946:	d003      	beq.n	8004950 <TIM_Base_SetConfig+0x40>
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	4a3d      	ldr	r2, [pc, #244]	@ (8004a40 <TIM_Base_SetConfig+0x130>)
 800494c:	4293      	cmp	r3, r2
 800494e:	d108      	bne.n	8004962 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004956:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004958:	683b      	ldr	r3, [r7, #0]
 800495a:	685b      	ldr	r3, [r3, #4]
 800495c:	68fa      	ldr	r2, [r7, #12]
 800495e:	4313      	orrs	r3, r2
 8004960:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	4a32      	ldr	r2, [pc, #200]	@ (8004a30 <TIM_Base_SetConfig+0x120>)
 8004966:	4293      	cmp	r3, r2
 8004968:	d02b      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004970:	d027      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	4a2f      	ldr	r2, [pc, #188]	@ (8004a34 <TIM_Base_SetConfig+0x124>)
 8004976:	4293      	cmp	r3, r2
 8004978:	d023      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	4a2e      	ldr	r2, [pc, #184]	@ (8004a38 <TIM_Base_SetConfig+0x128>)
 800497e:	4293      	cmp	r3, r2
 8004980:	d01f      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	4a2d      	ldr	r2, [pc, #180]	@ (8004a3c <TIM_Base_SetConfig+0x12c>)
 8004986:	4293      	cmp	r3, r2
 8004988:	d01b      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	4a2c      	ldr	r2, [pc, #176]	@ (8004a40 <TIM_Base_SetConfig+0x130>)
 800498e:	4293      	cmp	r3, r2
 8004990:	d017      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	4a2b      	ldr	r2, [pc, #172]	@ (8004a44 <TIM_Base_SetConfig+0x134>)
 8004996:	4293      	cmp	r3, r2
 8004998:	d013      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	4a2a      	ldr	r2, [pc, #168]	@ (8004a48 <TIM_Base_SetConfig+0x138>)
 800499e:	4293      	cmp	r3, r2
 80049a0:	d00f      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	4a29      	ldr	r2, [pc, #164]	@ (8004a4c <TIM_Base_SetConfig+0x13c>)
 80049a6:	4293      	cmp	r3, r2
 80049a8:	d00b      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	4a28      	ldr	r2, [pc, #160]	@ (8004a50 <TIM_Base_SetConfig+0x140>)
 80049ae:	4293      	cmp	r3, r2
 80049b0:	d007      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4a27      	ldr	r2, [pc, #156]	@ (8004a54 <TIM_Base_SetConfig+0x144>)
 80049b6:	4293      	cmp	r3, r2
 80049b8:	d003      	beq.n	80049c2 <TIM_Base_SetConfig+0xb2>
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	4a26      	ldr	r2, [pc, #152]	@ (8004a58 <TIM_Base_SetConfig+0x148>)
 80049be:	4293      	cmp	r3, r2
 80049c0:	d108      	bne.n	80049d4 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80049c2:	68fb      	ldr	r3, [r7, #12]
 80049c4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049c8:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80049da:	683b      	ldr	r3, [r7, #0]
 80049dc:	695b      	ldr	r3, [r3, #20]
 80049de:	4313      	orrs	r3, r2
 80049e0:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80049e2:	683b      	ldr	r3, [r7, #0]
 80049e4:	689a      	ldr	r2, [r3, #8]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80049ea:	683b      	ldr	r3, [r7, #0]
 80049ec:	681a      	ldr	r2, [r3, #0]
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	4a0e      	ldr	r2, [pc, #56]	@ (8004a30 <TIM_Base_SetConfig+0x120>)
 80049f6:	4293      	cmp	r3, r2
 80049f8:	d003      	beq.n	8004a02 <TIM_Base_SetConfig+0xf2>
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	4a10      	ldr	r2, [pc, #64]	@ (8004a40 <TIM_Base_SetConfig+0x130>)
 80049fe:	4293      	cmp	r3, r2
 8004a00:	d103      	bne.n	8004a0a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a02:	683b      	ldr	r3, [r7, #0]
 8004a04:	691a      	ldr	r2, [r3, #16]
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8004a0a:	687b      	ldr	r3, [r7, #4]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f043 0204 	orr.w	r2, r3, #4
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	2201      	movs	r2, #1
 8004a1a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	68fa      	ldr	r2, [r7, #12]
 8004a20:	601a      	str	r2, [r3, #0]
}
 8004a22:	bf00      	nop
 8004a24:	3714      	adds	r7, #20
 8004a26:	46bd      	mov	sp, r7
 8004a28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a2c:	4770      	bx	lr
 8004a2e:	bf00      	nop
 8004a30:	40010000 	.word	0x40010000
 8004a34:	40000400 	.word	0x40000400
 8004a38:	40000800 	.word	0x40000800
 8004a3c:	40000c00 	.word	0x40000c00
 8004a40:	40010400 	.word	0x40010400
 8004a44:	40014000 	.word	0x40014000
 8004a48:	40014400 	.word	0x40014400
 8004a4c:	40014800 	.word	0x40014800
 8004a50:	40001800 	.word	0x40001800
 8004a54:	40001c00 	.word	0x40001c00
 8004a58:	40002000 	.word	0x40002000

08004a5c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004a5c:	b480      	push	{r7}
 8004a5e:	b087      	sub	sp, #28
 8004a60:	af00      	add	r7, sp, #0
 8004a62:	6078      	str	r0, [r7, #4]
 8004a64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	6a1b      	ldr	r3, [r3, #32]
 8004a6a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a1b      	ldr	r3, [r3, #32]
 8004a70:	f023 0201 	bic.w	r2, r3, #1
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	685b      	ldr	r3, [r3, #4]
 8004a7c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	699b      	ldr	r3, [r3, #24]
 8004a82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a8a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	f023 0303 	bic.w	r3, r3, #3
 8004a92:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4313      	orrs	r3, r2
 8004a9c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f023 0302 	bic.w	r3, r3, #2
 8004aa4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004aa6:	683b      	ldr	r3, [r7, #0]
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	697a      	ldr	r2, [r7, #20]
 8004aac:	4313      	orrs	r3, r2
 8004aae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	4a20      	ldr	r2, [pc, #128]	@ (8004b34 <TIM_OC1_SetConfig+0xd8>)
 8004ab4:	4293      	cmp	r3, r2
 8004ab6:	d003      	beq.n	8004ac0 <TIM_OC1_SetConfig+0x64>
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	4a1f      	ldr	r2, [pc, #124]	@ (8004b38 <TIM_OC1_SetConfig+0xdc>)
 8004abc:	4293      	cmp	r3, r2
 8004abe:	d10c      	bne.n	8004ada <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	f023 0308 	bic.w	r3, r3, #8
 8004ac6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004ac8:	683b      	ldr	r3, [r7, #0]
 8004aca:	68db      	ldr	r3, [r3, #12]
 8004acc:	697a      	ldr	r2, [r7, #20]
 8004ace:	4313      	orrs	r3, r2
 8004ad0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004ad2:	697b      	ldr	r3, [r7, #20]
 8004ad4:	f023 0304 	bic.w	r3, r3, #4
 8004ad8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	4a15      	ldr	r2, [pc, #84]	@ (8004b34 <TIM_OC1_SetConfig+0xd8>)
 8004ade:	4293      	cmp	r3, r2
 8004ae0:	d003      	beq.n	8004aea <TIM_OC1_SetConfig+0x8e>
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	4a14      	ldr	r2, [pc, #80]	@ (8004b38 <TIM_OC1_SetConfig+0xdc>)
 8004ae6:	4293      	cmp	r3, r2
 8004ae8:	d111      	bne.n	8004b0e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004aea:	693b      	ldr	r3, [r7, #16]
 8004aec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004af0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004af2:	693b      	ldr	r3, [r7, #16]
 8004af4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004af8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004afa:	683b      	ldr	r3, [r7, #0]
 8004afc:	695b      	ldr	r3, [r3, #20]
 8004afe:	693a      	ldr	r2, [r7, #16]
 8004b00:	4313      	orrs	r3, r2
 8004b02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004b04:	683b      	ldr	r3, [r7, #0]
 8004b06:	699b      	ldr	r3, [r3, #24]
 8004b08:	693a      	ldr	r2, [r7, #16]
 8004b0a:	4313      	orrs	r3, r2
 8004b0c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	693a      	ldr	r2, [r7, #16]
 8004b12:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004b14:	687b      	ldr	r3, [r7, #4]
 8004b16:	68fa      	ldr	r2, [r7, #12]
 8004b18:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	685a      	ldr	r2, [r3, #4]
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	697a      	ldr	r2, [r7, #20]
 8004b26:	621a      	str	r2, [r3, #32]
}
 8004b28:	bf00      	nop
 8004b2a:	371c      	adds	r7, #28
 8004b2c:	46bd      	mov	sp, r7
 8004b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b32:	4770      	bx	lr
 8004b34:	40010000 	.word	0x40010000
 8004b38:	40010400 	.word	0x40010400

08004b3c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	b087      	sub	sp, #28
 8004b40:	af00      	add	r7, sp, #0
 8004b42:	6078      	str	r0, [r7, #4]
 8004b44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004b46:	687b      	ldr	r3, [r7, #4]
 8004b48:	6a1b      	ldr	r3, [r3, #32]
 8004b4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	6a1b      	ldr	r3, [r3, #32]
 8004b50:	f023 0210 	bic.w	r2, r3, #16
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	699b      	ldr	r3, [r3, #24]
 8004b62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004b6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004b72:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	681b      	ldr	r3, [r3, #0]
 8004b78:	021b      	lsls	r3, r3, #8
 8004b7a:	68fa      	ldr	r2, [r7, #12]
 8004b7c:	4313      	orrs	r3, r2
 8004b7e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004b80:	697b      	ldr	r3, [r7, #20]
 8004b82:	f023 0320 	bic.w	r3, r3, #32
 8004b86:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004b88:	683b      	ldr	r3, [r7, #0]
 8004b8a:	689b      	ldr	r3, [r3, #8]
 8004b8c:	011b      	lsls	r3, r3, #4
 8004b8e:	697a      	ldr	r2, [r7, #20]
 8004b90:	4313      	orrs	r3, r2
 8004b92:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	4a22      	ldr	r2, [pc, #136]	@ (8004c20 <TIM_OC2_SetConfig+0xe4>)
 8004b98:	4293      	cmp	r3, r2
 8004b9a:	d003      	beq.n	8004ba4 <TIM_OC2_SetConfig+0x68>
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	4a21      	ldr	r2, [pc, #132]	@ (8004c24 <TIM_OC2_SetConfig+0xe8>)
 8004ba0:	4293      	cmp	r3, r2
 8004ba2:	d10d      	bne.n	8004bc0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004ba4:	697b      	ldr	r3, [r7, #20]
 8004ba6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004baa:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004bac:	683b      	ldr	r3, [r7, #0]
 8004bae:	68db      	ldr	r3, [r3, #12]
 8004bb0:	011b      	lsls	r3, r3, #4
 8004bb2:	697a      	ldr	r2, [r7, #20]
 8004bb4:	4313      	orrs	r3, r2
 8004bb6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004bb8:	697b      	ldr	r3, [r7, #20]
 8004bba:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004bbe:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a17      	ldr	r2, [pc, #92]	@ (8004c20 <TIM_OC2_SetConfig+0xe4>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d003      	beq.n	8004bd0 <TIM_OC2_SetConfig+0x94>
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	4a16      	ldr	r2, [pc, #88]	@ (8004c24 <TIM_OC2_SetConfig+0xe8>)
 8004bcc:	4293      	cmp	r3, r2
 8004bce:	d113      	bne.n	8004bf8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004bd0:	693b      	ldr	r3, [r7, #16]
 8004bd2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004bd6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004bd8:	693b      	ldr	r3, [r7, #16]
 8004bda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004bde:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	695b      	ldr	r3, [r3, #20]
 8004be4:	009b      	lsls	r3, r3, #2
 8004be6:	693a      	ldr	r2, [r7, #16]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	699b      	ldr	r3, [r3, #24]
 8004bf0:	009b      	lsls	r3, r3, #2
 8004bf2:	693a      	ldr	r2, [r7, #16]
 8004bf4:	4313      	orrs	r3, r2
 8004bf6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	693a      	ldr	r2, [r7, #16]
 8004bfc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	68fa      	ldr	r2, [r7, #12]
 8004c02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	685a      	ldr	r2, [r3, #4]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	697a      	ldr	r2, [r7, #20]
 8004c10:	621a      	str	r2, [r3, #32]
}
 8004c12:	bf00      	nop
 8004c14:	371c      	adds	r7, #28
 8004c16:	46bd      	mov	sp, r7
 8004c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c1c:	4770      	bx	lr
 8004c1e:	bf00      	nop
 8004c20:	40010000 	.word	0x40010000
 8004c24:	40010400 	.word	0x40010400

08004c28 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004c28:	b480      	push	{r7}
 8004c2a:	b087      	sub	sp, #28
 8004c2c:	af00      	add	r7, sp, #0
 8004c2e:	6078      	str	r0, [r7, #4]
 8004c30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6a1b      	ldr	r3, [r3, #32]
 8004c36:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	6a1b      	ldr	r3, [r3, #32]
 8004c3c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	685b      	ldr	r3, [r3, #4]
 8004c48:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004c58:	68fb      	ldr	r3, [r7, #12]
 8004c5a:	f023 0303 	bic.w	r3, r3, #3
 8004c5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004c60:	683b      	ldr	r3, [r7, #0]
 8004c62:	681b      	ldr	r3, [r3, #0]
 8004c64:	68fa      	ldr	r2, [r7, #12]
 8004c66:	4313      	orrs	r3, r2
 8004c68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004c70:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	021b      	lsls	r3, r3, #8
 8004c78:	697a      	ldr	r2, [r7, #20]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	4a21      	ldr	r2, [pc, #132]	@ (8004d08 <TIM_OC3_SetConfig+0xe0>)
 8004c82:	4293      	cmp	r3, r2
 8004c84:	d003      	beq.n	8004c8e <TIM_OC3_SetConfig+0x66>
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	4a20      	ldr	r2, [pc, #128]	@ (8004d0c <TIM_OC3_SetConfig+0xe4>)
 8004c8a:	4293      	cmp	r3, r2
 8004c8c:	d10d      	bne.n	8004caa <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004c8e:	697b      	ldr	r3, [r7, #20]
 8004c90:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004c94:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004c96:	683b      	ldr	r3, [r7, #0]
 8004c98:	68db      	ldr	r3, [r3, #12]
 8004c9a:	021b      	lsls	r3, r3, #8
 8004c9c:	697a      	ldr	r2, [r7, #20]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004ca2:	697b      	ldr	r3, [r7, #20]
 8004ca4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ca8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	4a16      	ldr	r2, [pc, #88]	@ (8004d08 <TIM_OC3_SetConfig+0xe0>)
 8004cae:	4293      	cmp	r3, r2
 8004cb0:	d003      	beq.n	8004cba <TIM_OC3_SetConfig+0x92>
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	4a15      	ldr	r2, [pc, #84]	@ (8004d0c <TIM_OC3_SetConfig+0xe4>)
 8004cb6:	4293      	cmp	r3, r2
 8004cb8:	d113      	bne.n	8004ce2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004cc0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004cc2:	693b      	ldr	r3, [r7, #16]
 8004cc4:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004cc8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	695b      	ldr	r3, [r3, #20]
 8004cce:	011b      	lsls	r3, r3, #4
 8004cd0:	693a      	ldr	r2, [r7, #16]
 8004cd2:	4313      	orrs	r3, r2
 8004cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004cd6:	683b      	ldr	r3, [r7, #0]
 8004cd8:	699b      	ldr	r3, [r3, #24]
 8004cda:	011b      	lsls	r3, r3, #4
 8004cdc:	693a      	ldr	r2, [r7, #16]
 8004cde:	4313      	orrs	r3, r2
 8004ce0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	693a      	ldr	r2, [r7, #16]
 8004ce6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	685a      	ldr	r2, [r3, #4]
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	697a      	ldr	r2, [r7, #20]
 8004cfa:	621a      	str	r2, [r3, #32]
}
 8004cfc:	bf00      	nop
 8004cfe:	371c      	adds	r7, #28
 8004d00:	46bd      	mov	sp, r7
 8004d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d06:	4770      	bx	lr
 8004d08:	40010000 	.word	0x40010000
 8004d0c:	40010400 	.word	0x40010400

08004d10 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b087      	sub	sp, #28
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
 8004d18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004d1a:	687b      	ldr	r3, [r7, #4]
 8004d1c:	6a1b      	ldr	r3, [r3, #32]
 8004d1e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004d20:	687b      	ldr	r3, [r7, #4]
 8004d22:	6a1b      	ldr	r3, [r3, #32]
 8004d24:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	685b      	ldr	r3, [r3, #4]
 8004d30:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	69db      	ldr	r3, [r3, #28]
 8004d36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004d38:	68fb      	ldr	r3, [r7, #12]
 8004d3a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004d3e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004d46:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004d48:	683b      	ldr	r3, [r7, #0]
 8004d4a:	681b      	ldr	r3, [r3, #0]
 8004d4c:	021b      	lsls	r3, r3, #8
 8004d4e:	68fa      	ldr	r2, [r7, #12]
 8004d50:	4313      	orrs	r3, r2
 8004d52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004d54:	693b      	ldr	r3, [r7, #16]
 8004d56:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8004d5a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004d5c:	683b      	ldr	r3, [r7, #0]
 8004d5e:	689b      	ldr	r3, [r3, #8]
 8004d60:	031b      	lsls	r3, r3, #12
 8004d62:	693a      	ldr	r2, [r7, #16]
 8004d64:	4313      	orrs	r3, r2
 8004d66:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	4a12      	ldr	r2, [pc, #72]	@ (8004db4 <TIM_OC4_SetConfig+0xa4>)
 8004d6c:	4293      	cmp	r3, r2
 8004d6e:	d003      	beq.n	8004d78 <TIM_OC4_SetConfig+0x68>
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	4a11      	ldr	r2, [pc, #68]	@ (8004db8 <TIM_OC4_SetConfig+0xa8>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d109      	bne.n	8004d8c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004d78:	697b      	ldr	r3, [r7, #20]
 8004d7a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8004d7e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004d80:	683b      	ldr	r3, [r7, #0]
 8004d82:	695b      	ldr	r3, [r3, #20]
 8004d84:	019b      	lsls	r3, r3, #6
 8004d86:	697a      	ldr	r2, [r7, #20]
 8004d88:	4313      	orrs	r3, r2
 8004d8a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	697a      	ldr	r2, [r7, #20]
 8004d90:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	68fa      	ldr	r2, [r7, #12]
 8004d96:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	687b      	ldr	r3, [r7, #4]
 8004d9e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	693a      	ldr	r2, [r7, #16]
 8004da4:	621a      	str	r2, [r3, #32]
}
 8004da6:	bf00      	nop
 8004da8:	371c      	adds	r7, #28
 8004daa:	46bd      	mov	sp, r7
 8004dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004db0:	4770      	bx	lr
 8004db2:	bf00      	nop
 8004db4:	40010000 	.word	0x40010000
 8004db8:	40010400 	.word	0x40010400

08004dbc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004dbc:	b480      	push	{r7}
 8004dbe:	b087      	sub	sp, #28
 8004dc0:	af00      	add	r7, sp, #0
 8004dc2:	60f8      	str	r0, [r7, #12]
 8004dc4:	60b9      	str	r1, [r7, #8]
 8004dc6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6a1b      	ldr	r3, [r3, #32]
 8004dcc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004dce:	68fb      	ldr	r3, [r7, #12]
 8004dd0:	6a1b      	ldr	r3, [r3, #32]
 8004dd2:	f023 0201 	bic.w	r2, r3, #1
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004dda:	68fb      	ldr	r3, [r7, #12]
 8004ddc:	699b      	ldr	r3, [r3, #24]
 8004dde:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004de0:	693b      	ldr	r3, [r7, #16]
 8004de2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004de6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	011b      	lsls	r3, r3, #4
 8004dec:	693a      	ldr	r2, [r7, #16]
 8004dee:	4313      	orrs	r3, r2
 8004df0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004df2:	697b      	ldr	r3, [r7, #20]
 8004df4:	f023 030a 	bic.w	r3, r3, #10
 8004df8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004dfa:	697a      	ldr	r2, [r7, #20]
 8004dfc:	68bb      	ldr	r3, [r7, #8]
 8004dfe:	4313      	orrs	r3, r2
 8004e00:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004e02:	68fb      	ldr	r3, [r7, #12]
 8004e04:	693a      	ldr	r2, [r7, #16]
 8004e06:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	697a      	ldr	r2, [r7, #20]
 8004e0c:	621a      	str	r2, [r3, #32]
}
 8004e0e:	bf00      	nop
 8004e10:	371c      	adds	r7, #28
 8004e12:	46bd      	mov	sp, r7
 8004e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e18:	4770      	bx	lr

08004e1a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004e1a:	b480      	push	{r7}
 8004e1c:	b087      	sub	sp, #28
 8004e1e:	af00      	add	r7, sp, #0
 8004e20:	60f8      	str	r0, [r7, #12]
 8004e22:	60b9      	str	r1, [r7, #8]
 8004e24:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	6a1b      	ldr	r3, [r3, #32]
 8004e2a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	6a1b      	ldr	r3, [r3, #32]
 8004e30:	f023 0210 	bic.w	r2, r3, #16
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	699b      	ldr	r3, [r3, #24]
 8004e3c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004e3e:	693b      	ldr	r3, [r7, #16]
 8004e40:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004e44:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	031b      	lsls	r3, r3, #12
 8004e4a:	693a      	ldr	r2, [r7, #16]
 8004e4c:	4313      	orrs	r3, r2
 8004e4e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004e56:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004e58:	68bb      	ldr	r3, [r7, #8]
 8004e5a:	011b      	lsls	r3, r3, #4
 8004e5c:	697a      	ldr	r2, [r7, #20]
 8004e5e:	4313      	orrs	r3, r2
 8004e60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	693a      	ldr	r2, [r7, #16]
 8004e66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	697a      	ldr	r2, [r7, #20]
 8004e6c:	621a      	str	r2, [r3, #32]
}
 8004e6e:	bf00      	nop
 8004e70:	371c      	adds	r7, #28
 8004e72:	46bd      	mov	sp, r7
 8004e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e78:	4770      	bx	lr

08004e7a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004e7a:	b480      	push	{r7}
 8004e7c:	b085      	sub	sp, #20
 8004e7e:	af00      	add	r7, sp, #0
 8004e80:	6078      	str	r0, [r7, #4]
 8004e82:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	689b      	ldr	r3, [r3, #8]
 8004e88:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004e90:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004e92:	683a      	ldr	r2, [r7, #0]
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	4313      	orrs	r3, r2
 8004e98:	f043 0307 	orr.w	r3, r3, #7
 8004e9c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	68fa      	ldr	r2, [r7, #12]
 8004ea2:	609a      	str	r2, [r3, #8]
}
 8004ea4:	bf00      	nop
 8004ea6:	3714      	adds	r7, #20
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eae:	4770      	bx	lr

08004eb0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b087      	sub	sp, #28
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	60f8      	str	r0, [r7, #12]
 8004eb8:	60b9      	str	r1, [r7, #8]
 8004eba:	607a      	str	r2, [r7, #4]
 8004ebc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004ec4:	697b      	ldr	r3, [r7, #20]
 8004ec6:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004eca:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004ecc:	683b      	ldr	r3, [r7, #0]
 8004ece:	021a      	lsls	r2, r3, #8
 8004ed0:	687b      	ldr	r3, [r7, #4]
 8004ed2:	431a      	orrs	r2, r3
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	4313      	orrs	r3, r2
 8004ed8:	697a      	ldr	r2, [r7, #20]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	697a      	ldr	r2, [r7, #20]
 8004ee2:	609a      	str	r2, [r3, #8]
}
 8004ee4:	bf00      	nop
 8004ee6:	371c      	adds	r7, #28
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004eee:	4770      	bx	lr

08004ef0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004ef0:	b480      	push	{r7}
 8004ef2:	b087      	sub	sp, #28
 8004ef4:	af00      	add	r7, sp, #0
 8004ef6:	60f8      	str	r0, [r7, #12]
 8004ef8:	60b9      	str	r1, [r7, #8]
 8004efa:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004efc:	68bb      	ldr	r3, [r7, #8]
 8004efe:	f003 031f 	and.w	r3, r3, #31
 8004f02:	2201      	movs	r2, #1
 8004f04:	fa02 f303 	lsl.w	r3, r2, r3
 8004f08:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	6a1a      	ldr	r2, [r3, #32]
 8004f0e:	697b      	ldr	r3, [r7, #20]
 8004f10:	43db      	mvns	r3, r3
 8004f12:	401a      	ands	r2, r3
 8004f14:	68fb      	ldr	r3, [r7, #12]
 8004f16:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6a1a      	ldr	r2, [r3, #32]
 8004f1c:	68bb      	ldr	r3, [r7, #8]
 8004f1e:	f003 031f 	and.w	r3, r3, #31
 8004f22:	6879      	ldr	r1, [r7, #4]
 8004f24:	fa01 f303 	lsl.w	r3, r1, r3
 8004f28:	431a      	orrs	r2, r3
 8004f2a:	68fb      	ldr	r3, [r7, #12]
 8004f2c:	621a      	str	r2, [r3, #32]
}
 8004f2e:	bf00      	nop
 8004f30:	371c      	adds	r7, #28
 8004f32:	46bd      	mov	sp, r7
 8004f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f38:	4770      	bx	lr
	...

08004f3c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004f3c:	b480      	push	{r7}
 8004f3e:	b085      	sub	sp, #20
 8004f40:	af00      	add	r7, sp, #0
 8004f42:	6078      	str	r0, [r7, #4]
 8004f44:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004f4c:	2b01      	cmp	r3, #1
 8004f4e:	d101      	bne.n	8004f54 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004f50:	2302      	movs	r3, #2
 8004f52:	e05a      	b.n	800500a <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	2202      	movs	r2, #2
 8004f60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	685b      	ldr	r3, [r3, #4]
 8004f6a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	689b      	ldr	r3, [r3, #8]
 8004f72:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f7a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	68fa      	ldr	r2, [r7, #12]
 8004f82:	4313      	orrs	r3, r2
 8004f84:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68fa      	ldr	r2, [r7, #12]
 8004f8c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a21      	ldr	r2, [pc, #132]	@ (8005018 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d022      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004fa0:	d01d      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	4a1d      	ldr	r2, [pc, #116]	@ (800501c <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d018      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	4a1b      	ldr	r2, [pc, #108]	@ (8005020 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004fb2:	4293      	cmp	r3, r2
 8004fb4:	d013      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	4a1a      	ldr	r2, [pc, #104]	@ (8005024 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8004fbc:	4293      	cmp	r3, r2
 8004fbe:	d00e      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	4a18      	ldr	r2, [pc, #96]	@ (8005028 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004fc6:	4293      	cmp	r3, r2
 8004fc8:	d009      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	681b      	ldr	r3, [r3, #0]
 8004fce:	4a17      	ldr	r2, [pc, #92]	@ (800502c <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004fd0:	4293      	cmp	r3, r2
 8004fd2:	d004      	beq.n	8004fde <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4a15      	ldr	r2, [pc, #84]	@ (8005030 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d10c      	bne.n	8004ff8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004fde:	68bb      	ldr	r3, [r7, #8]
 8004fe0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004fe4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	685b      	ldr	r3, [r3, #4]
 8004fea:	68ba      	ldr	r2, [r7, #8]
 8004fec:	4313      	orrs	r3, r2
 8004fee:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	68ba      	ldr	r2, [r7, #8]
 8004ff6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2201      	movs	r2, #1
 8004ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	2200      	movs	r2, #0
 8005004:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005008:	2300      	movs	r3, #0
}
 800500a:	4618      	mov	r0, r3
 800500c:	3714      	adds	r7, #20
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	40010000 	.word	0x40010000
 800501c:	40000400 	.word	0x40000400
 8005020:	40000800 	.word	0x40000800
 8005024:	40000c00 	.word	0x40000c00
 8005028:	40010400 	.word	0x40010400
 800502c:	40014000 	.word	0x40014000
 8005030:	40001800 	.word	0x40001800

08005034 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005034:	b480      	push	{r7}
 8005036:	b085      	sub	sp, #20
 8005038:	af00      	add	r7, sp, #0
 800503a:	6078      	str	r0, [r7, #4]
 800503c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800503e:	2300      	movs	r3, #0
 8005040:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005048:	2b01      	cmp	r3, #1
 800504a:	d101      	bne.n	8005050 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800504c:	2302      	movs	r3, #2
 800504e:	e03d      	b.n	80050cc <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	2201      	movs	r2, #1
 8005054:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	68db      	ldr	r3, [r3, #12]
 8005062:	4313      	orrs	r3, r2
 8005064:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	689b      	ldr	r3, [r3, #8]
 8005070:	4313      	orrs	r3, r2
 8005072:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 800507a:	683b      	ldr	r3, [r7, #0]
 800507c:	685b      	ldr	r3, [r3, #4]
 800507e:	4313      	orrs	r3, r2
 8005080:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005082:	68fb      	ldr	r3, [r7, #12]
 8005084:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005088:	683b      	ldr	r3, [r7, #0]
 800508a:	681b      	ldr	r3, [r3, #0]
 800508c:	4313      	orrs	r3, r2
 800508e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005096:	683b      	ldr	r3, [r7, #0]
 8005098:	691b      	ldr	r3, [r3, #16]
 800509a:	4313      	orrs	r3, r2
 800509c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	695b      	ldr	r3, [r3, #20]
 80050a8:	4313      	orrs	r3, r2
 80050aa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 80050b2:	683b      	ldr	r3, [r7, #0]
 80050b4:	69db      	ldr	r3, [r3, #28]
 80050b6:	4313      	orrs	r3, r2
 80050b8:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	68fa      	ldr	r2, [r7, #12]
 80050c0:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2200      	movs	r2, #0
 80050c6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80050ca:	2300      	movs	r3, #0
}
 80050cc:	4618      	mov	r0, r3
 80050ce:	3714      	adds	r7, #20
 80050d0:	46bd      	mov	sp, r7
 80050d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d6:	4770      	bx	lr

080050d8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80050d8:	b480      	push	{r7}
 80050da:	b083      	sub	sp, #12
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80050e0:	bf00      	nop
 80050e2:	370c      	adds	r7, #12
 80050e4:	46bd      	mov	sp, r7
 80050e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ea:	4770      	bx	lr

080050ec <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80050ec:	b480      	push	{r7}
 80050ee:	b083      	sub	sp, #12
 80050f0:	af00      	add	r7, sp, #0
 80050f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005100:	b580      	push	{r7, lr}
 8005102:	b082      	sub	sp, #8
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	2b00      	cmp	r3, #0
 800510c:	d101      	bne.n	8005112 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800510e:	2301      	movs	r3, #1
 8005110:	e042      	b.n	8005198 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005118:	b2db      	uxtb	r3, r3
 800511a:	2b00      	cmp	r3, #0
 800511c:	d106      	bne.n	800512c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	2200      	movs	r2, #0
 8005122:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005126:	6878      	ldr	r0, [r7, #4]
 8005128:	f7fd f8bc 	bl	80022a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800512c:	687b      	ldr	r3, [r7, #4]
 800512e:	2224      	movs	r2, #36	@ 0x24
 8005130:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68da      	ldr	r2, [r3, #12]
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005142:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f973 	bl	8005430 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	691a      	ldr	r2, [r3, #16]
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005158:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	695a      	ldr	r2, [r3, #20]
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	681b      	ldr	r3, [r3, #0]
 8005164:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005168:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	68da      	ldr	r2, [r3, #12]
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005178:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	2200      	movs	r2, #0
 800517e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2220      	movs	r2, #32
 8005184:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2220      	movs	r2, #32
 800518c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2200      	movs	r2, #0
 8005194:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005196:	2300      	movs	r3, #0
}
 8005198:	4618      	mov	r0, r3
 800519a:	3708      	adds	r7, #8
 800519c:	46bd      	mov	sp, r7
 800519e:	bd80      	pop	{r7, pc}

080051a0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b08a      	sub	sp, #40	@ 0x28
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	603b      	str	r3, [r7, #0]
 80051ac:	4613      	mov	r3, r2
 80051ae:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80051ba:	b2db      	uxtb	r3, r3
 80051bc:	2b20      	cmp	r3, #32
 80051be:	d175      	bne.n	80052ac <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80051c0:	68bb      	ldr	r3, [r7, #8]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d002      	beq.n	80051cc <HAL_UART_Transmit+0x2c>
 80051c6:	88fb      	ldrh	r3, [r7, #6]
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	d101      	bne.n	80051d0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80051cc:	2301      	movs	r3, #1
 80051ce:	e06e      	b.n	80052ae <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	2200      	movs	r2, #0
 80051d4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	2221      	movs	r2, #33	@ 0x21
 80051da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80051de:	f7fd f971 	bl	80024c4 <HAL_GetTick>
 80051e2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	88fa      	ldrh	r2, [r7, #6]
 80051e8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	88fa      	ldrh	r2, [r7, #6]
 80051ee:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80051f0:	68fb      	ldr	r3, [r7, #12]
 80051f2:	689b      	ldr	r3, [r3, #8]
 80051f4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80051f8:	d108      	bne.n	800520c <HAL_UART_Transmit+0x6c>
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	691b      	ldr	r3, [r3, #16]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d104      	bne.n	800520c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005202:	2300      	movs	r3, #0
 8005204:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005206:	68bb      	ldr	r3, [r7, #8]
 8005208:	61bb      	str	r3, [r7, #24]
 800520a:	e003      	b.n	8005214 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800520c:	68bb      	ldr	r3, [r7, #8]
 800520e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005210:	2300      	movs	r3, #0
 8005212:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005214:	e02e      	b.n	8005274 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005216:	683b      	ldr	r3, [r7, #0]
 8005218:	9300      	str	r3, [sp, #0]
 800521a:	697b      	ldr	r3, [r7, #20]
 800521c:	2200      	movs	r2, #0
 800521e:	2180      	movs	r1, #128	@ 0x80
 8005220:	68f8      	ldr	r0, [r7, #12]
 8005222:	f000 f848 	bl	80052b6 <UART_WaitOnFlagUntilTimeout>
 8005226:	4603      	mov	r3, r0
 8005228:	2b00      	cmp	r3, #0
 800522a:	d005      	beq.n	8005238 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 800522c:	68fb      	ldr	r3, [r7, #12]
 800522e:	2220      	movs	r2, #32
 8005230:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005234:	2303      	movs	r3, #3
 8005236:	e03a      	b.n	80052ae <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005238:	69fb      	ldr	r3, [r7, #28]
 800523a:	2b00      	cmp	r3, #0
 800523c:	d10b      	bne.n	8005256 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800523e:	69bb      	ldr	r3, [r7, #24]
 8005240:	881b      	ldrh	r3, [r3, #0]
 8005242:	461a      	mov	r2, r3
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800524c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800524e:	69bb      	ldr	r3, [r7, #24]
 8005250:	3302      	adds	r3, #2
 8005252:	61bb      	str	r3, [r7, #24]
 8005254:	e007      	b.n	8005266 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005256:	69fb      	ldr	r3, [r7, #28]
 8005258:	781a      	ldrb	r2, [r3, #0]
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005260:	69fb      	ldr	r3, [r7, #28]
 8005262:	3301      	adds	r3, #1
 8005264:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800526a:	b29b      	uxth	r3, r3
 800526c:	3b01      	subs	r3, #1
 800526e:	b29a      	uxth	r2, r3
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005278:	b29b      	uxth	r3, r3
 800527a:	2b00      	cmp	r3, #0
 800527c:	d1cb      	bne.n	8005216 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	9300      	str	r3, [sp, #0]
 8005282:	697b      	ldr	r3, [r7, #20]
 8005284:	2200      	movs	r2, #0
 8005286:	2140      	movs	r1, #64	@ 0x40
 8005288:	68f8      	ldr	r0, [r7, #12]
 800528a:	f000 f814 	bl	80052b6 <UART_WaitOnFlagUntilTimeout>
 800528e:	4603      	mov	r3, r0
 8005290:	2b00      	cmp	r3, #0
 8005292:	d005      	beq.n	80052a0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	2220      	movs	r2, #32
 8005298:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 800529c:	2303      	movs	r3, #3
 800529e:	e006      	b.n	80052ae <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80052a0:	68fb      	ldr	r3, [r7, #12]
 80052a2:	2220      	movs	r2, #32
 80052a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80052a8:	2300      	movs	r3, #0
 80052aa:	e000      	b.n	80052ae <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80052ac:	2302      	movs	r3, #2
  }
}
 80052ae:	4618      	mov	r0, r3
 80052b0:	3720      	adds	r7, #32
 80052b2:	46bd      	mov	sp, r7
 80052b4:	bd80      	pop	{r7, pc}

080052b6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80052b6:	b580      	push	{r7, lr}
 80052b8:	b086      	sub	sp, #24
 80052ba:	af00      	add	r7, sp, #0
 80052bc:	60f8      	str	r0, [r7, #12]
 80052be:	60b9      	str	r1, [r7, #8]
 80052c0:	603b      	str	r3, [r7, #0]
 80052c2:	4613      	mov	r3, r2
 80052c4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80052c6:	e03b      	b.n	8005340 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052c8:	6a3b      	ldr	r3, [r7, #32]
 80052ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80052ce:	d037      	beq.n	8005340 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052d0:	f7fd f8f8 	bl	80024c4 <HAL_GetTick>
 80052d4:	4602      	mov	r2, r0
 80052d6:	683b      	ldr	r3, [r7, #0]
 80052d8:	1ad3      	subs	r3, r2, r3
 80052da:	6a3a      	ldr	r2, [r7, #32]
 80052dc:	429a      	cmp	r2, r3
 80052de:	d302      	bcc.n	80052e6 <UART_WaitOnFlagUntilTimeout+0x30>
 80052e0:	6a3b      	ldr	r3, [r7, #32]
 80052e2:	2b00      	cmp	r3, #0
 80052e4:	d101      	bne.n	80052ea <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 80052e6:	2303      	movs	r3, #3
 80052e8:	e03a      	b.n	8005360 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	681b      	ldr	r3, [r3, #0]
 80052ee:	68db      	ldr	r3, [r3, #12]
 80052f0:	f003 0304 	and.w	r3, r3, #4
 80052f4:	2b00      	cmp	r3, #0
 80052f6:	d023      	beq.n	8005340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052f8:	68bb      	ldr	r3, [r7, #8]
 80052fa:	2b80      	cmp	r3, #128	@ 0x80
 80052fc:	d020      	beq.n	8005340 <UART_WaitOnFlagUntilTimeout+0x8a>
 80052fe:	68bb      	ldr	r3, [r7, #8]
 8005300:	2b40      	cmp	r3, #64	@ 0x40
 8005302:	d01d      	beq.n	8005340 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f003 0308 	and.w	r3, r3, #8
 800530e:	2b08      	cmp	r3, #8
 8005310:	d116      	bne.n	8005340 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005312:	2300      	movs	r3, #0
 8005314:	617b      	str	r3, [r7, #20]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	617b      	str	r3, [r7, #20]
 800531e:	68fb      	ldr	r3, [r7, #12]
 8005320:	681b      	ldr	r3, [r3, #0]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	617b      	str	r3, [r7, #20]
 8005326:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f000 f81d 	bl	8005368 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800532e:	68fb      	ldr	r3, [r7, #12]
 8005330:	2208      	movs	r2, #8
 8005332:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800533c:	2301      	movs	r3, #1
 800533e:	e00f      	b.n	8005360 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	68bb      	ldr	r3, [r7, #8]
 8005348:	4013      	ands	r3, r2
 800534a:	68ba      	ldr	r2, [r7, #8]
 800534c:	429a      	cmp	r2, r3
 800534e:	bf0c      	ite	eq
 8005350:	2301      	moveq	r3, #1
 8005352:	2300      	movne	r3, #0
 8005354:	b2db      	uxtb	r3, r3
 8005356:	461a      	mov	r2, r3
 8005358:	79fb      	ldrb	r3, [r7, #7]
 800535a:	429a      	cmp	r2, r3
 800535c:	d0b4      	beq.n	80052c8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800535e:	2300      	movs	r3, #0
}
 8005360:	4618      	mov	r0, r3
 8005362:	3718      	adds	r7, #24
 8005364:	46bd      	mov	sp, r7
 8005366:	bd80      	pop	{r7, pc}

08005368 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005368:	b480      	push	{r7}
 800536a:	b095      	sub	sp, #84	@ 0x54
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	330c      	adds	r3, #12
 8005376:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005378:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800537a:	e853 3f00 	ldrex	r3, [r3]
 800537e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005380:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005382:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005386:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	330c      	adds	r3, #12
 800538e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005390:	643a      	str	r2, [r7, #64]	@ 0x40
 8005392:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005394:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005396:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005398:	e841 2300 	strex	r3, r2, [r1]
 800539c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800539e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d1e5      	bne.n	8005370 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	3314      	adds	r3, #20
 80053aa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053ac:	6a3b      	ldr	r3, [r7, #32]
 80053ae:	e853 3f00 	ldrex	r3, [r3]
 80053b2:	61fb      	str	r3, [r7, #28]
   return(result);
 80053b4:	69fb      	ldr	r3, [r7, #28]
 80053b6:	f023 0301 	bic.w	r3, r3, #1
 80053ba:	64bb      	str	r3, [r7, #72]	@ 0x48
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	3314      	adds	r3, #20
 80053c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80053c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80053c6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80053ca:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80053cc:	e841 2300 	strex	r3, r2, [r1]
 80053d0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80053d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	d1e5      	bne.n	80053a4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053dc:	2b01      	cmp	r3, #1
 80053de:	d119      	bne.n	8005414 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	330c      	adds	r3, #12
 80053e6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053e8:	68fb      	ldr	r3, [r7, #12]
 80053ea:	e853 3f00 	ldrex	r3, [r3]
 80053ee:	60bb      	str	r3, [r7, #8]
   return(result);
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	f023 0310 	bic.w	r3, r3, #16
 80053f6:	647b      	str	r3, [r7, #68]	@ 0x44
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	330c      	adds	r3, #12
 80053fe:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005400:	61ba      	str	r2, [r7, #24]
 8005402:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005404:	6979      	ldr	r1, [r7, #20]
 8005406:	69ba      	ldr	r2, [r7, #24]
 8005408:	e841 2300 	strex	r3, r2, [r1]
 800540c:	613b      	str	r3, [r7, #16]
   return(result);
 800540e:	693b      	ldr	r3, [r7, #16]
 8005410:	2b00      	cmp	r3, #0
 8005412:	d1e5      	bne.n	80053e0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	2220      	movs	r2, #32
 8005418:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2200      	movs	r2, #0
 8005420:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8005422:	bf00      	nop
 8005424:	3754      	adds	r7, #84	@ 0x54
 8005426:	46bd      	mov	sp, r7
 8005428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542c:	4770      	bx	lr
	...

08005430 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005430:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005434:	b0c0      	sub	sp, #256	@ 0x100
 8005436:	af00      	add	r7, sp, #0
 8005438:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800543c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005440:	681b      	ldr	r3, [r3, #0]
 8005442:	691b      	ldr	r3, [r3, #16]
 8005444:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8005448:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800544c:	68d9      	ldr	r1, [r3, #12]
 800544e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005452:	681a      	ldr	r2, [r3, #0]
 8005454:	ea40 0301 	orr.w	r3, r0, r1
 8005458:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800545a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800545e:	689a      	ldr	r2, [r3, #8]
 8005460:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	431a      	orrs	r2, r3
 8005468:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800546c:	695b      	ldr	r3, [r3, #20]
 800546e:	431a      	orrs	r2, r3
 8005470:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005474:	69db      	ldr	r3, [r3, #28]
 8005476:	4313      	orrs	r3, r2
 8005478:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800547c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	68db      	ldr	r3, [r3, #12]
 8005484:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8005488:	f021 010c 	bic.w	r1, r1, #12
 800548c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005490:	681a      	ldr	r2, [r3, #0]
 8005492:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8005496:	430b      	orrs	r3, r1
 8005498:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800549a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	695b      	ldr	r3, [r3, #20]
 80054a2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80054a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054aa:	6999      	ldr	r1, [r3, #24]
 80054ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054b0:	681a      	ldr	r2, [r3, #0]
 80054b2:	ea40 0301 	orr.w	r3, r0, r1
 80054b6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80054b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054bc:	681a      	ldr	r2, [r3, #0]
 80054be:	4b8f      	ldr	r3, [pc, #572]	@ (80056fc <UART_SetConfig+0x2cc>)
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d005      	beq.n	80054d0 <UART_SetConfig+0xa0>
 80054c4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054c8:	681a      	ldr	r2, [r3, #0]
 80054ca:	4b8d      	ldr	r3, [pc, #564]	@ (8005700 <UART_SetConfig+0x2d0>)
 80054cc:	429a      	cmp	r2, r3
 80054ce:	d104      	bne.n	80054da <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80054d0:	f7fe fb96 	bl	8003c00 <HAL_RCC_GetPCLK2Freq>
 80054d4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80054d8:	e003      	b.n	80054e2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80054da:	f7fe fb7d 	bl	8003bd8 <HAL_RCC_GetPCLK1Freq>
 80054de:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80054e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80054e6:	69db      	ldr	r3, [r3, #28]
 80054e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80054ec:	f040 810c 	bne.w	8005708 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80054f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80054f4:	2200      	movs	r2, #0
 80054f6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80054fa:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80054fe:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8005502:	4622      	mov	r2, r4
 8005504:	462b      	mov	r3, r5
 8005506:	1891      	adds	r1, r2, r2
 8005508:	65b9      	str	r1, [r7, #88]	@ 0x58
 800550a:	415b      	adcs	r3, r3
 800550c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800550e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8005512:	4621      	mov	r1, r4
 8005514:	eb12 0801 	adds.w	r8, r2, r1
 8005518:	4629      	mov	r1, r5
 800551a:	eb43 0901 	adc.w	r9, r3, r1
 800551e:	f04f 0200 	mov.w	r2, #0
 8005522:	f04f 0300 	mov.w	r3, #0
 8005526:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800552a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800552e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005532:	4690      	mov	r8, r2
 8005534:	4699      	mov	r9, r3
 8005536:	4623      	mov	r3, r4
 8005538:	eb18 0303 	adds.w	r3, r8, r3
 800553c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8005540:	462b      	mov	r3, r5
 8005542:	eb49 0303 	adc.w	r3, r9, r3
 8005546:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800554a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800554e:	685b      	ldr	r3, [r3, #4]
 8005550:	2200      	movs	r2, #0
 8005552:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8005556:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800555a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800555e:	460b      	mov	r3, r1
 8005560:	18db      	adds	r3, r3, r3
 8005562:	653b      	str	r3, [r7, #80]	@ 0x50
 8005564:	4613      	mov	r3, r2
 8005566:	eb42 0303 	adc.w	r3, r2, r3
 800556a:	657b      	str	r3, [r7, #84]	@ 0x54
 800556c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8005570:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8005574:	f7fb fb28 	bl	8000bc8 <__aeabi_uldivmod>
 8005578:	4602      	mov	r2, r0
 800557a:	460b      	mov	r3, r1
 800557c:	4b61      	ldr	r3, [pc, #388]	@ (8005704 <UART_SetConfig+0x2d4>)
 800557e:	fba3 2302 	umull	r2, r3, r3, r2
 8005582:	095b      	lsrs	r3, r3, #5
 8005584:	011c      	lsls	r4, r3, #4
 8005586:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800558a:	2200      	movs	r2, #0
 800558c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8005590:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8005594:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8005598:	4642      	mov	r2, r8
 800559a:	464b      	mov	r3, r9
 800559c:	1891      	adds	r1, r2, r2
 800559e:	64b9      	str	r1, [r7, #72]	@ 0x48
 80055a0:	415b      	adcs	r3, r3
 80055a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80055a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80055a8:	4641      	mov	r1, r8
 80055aa:	eb12 0a01 	adds.w	sl, r2, r1
 80055ae:	4649      	mov	r1, r9
 80055b0:	eb43 0b01 	adc.w	fp, r3, r1
 80055b4:	f04f 0200 	mov.w	r2, #0
 80055b8:	f04f 0300 	mov.w	r3, #0
 80055bc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80055c0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80055c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80055c8:	4692      	mov	sl, r2
 80055ca:	469b      	mov	fp, r3
 80055cc:	4643      	mov	r3, r8
 80055ce:	eb1a 0303 	adds.w	r3, sl, r3
 80055d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80055d6:	464b      	mov	r3, r9
 80055d8:	eb4b 0303 	adc.w	r3, fp, r3
 80055dc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80055e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80055e4:	685b      	ldr	r3, [r3, #4]
 80055e6:	2200      	movs	r2, #0
 80055e8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80055ec:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80055f0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80055f4:	460b      	mov	r3, r1
 80055f6:	18db      	adds	r3, r3, r3
 80055f8:	643b      	str	r3, [r7, #64]	@ 0x40
 80055fa:	4613      	mov	r3, r2
 80055fc:	eb42 0303 	adc.w	r3, r2, r3
 8005600:	647b      	str	r3, [r7, #68]	@ 0x44
 8005602:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8005606:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800560a:	f7fb fadd 	bl	8000bc8 <__aeabi_uldivmod>
 800560e:	4602      	mov	r2, r0
 8005610:	460b      	mov	r3, r1
 8005612:	4611      	mov	r1, r2
 8005614:	4b3b      	ldr	r3, [pc, #236]	@ (8005704 <UART_SetConfig+0x2d4>)
 8005616:	fba3 2301 	umull	r2, r3, r3, r1
 800561a:	095b      	lsrs	r3, r3, #5
 800561c:	2264      	movs	r2, #100	@ 0x64
 800561e:	fb02 f303 	mul.w	r3, r2, r3
 8005622:	1acb      	subs	r3, r1, r3
 8005624:	00db      	lsls	r3, r3, #3
 8005626:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800562a:	4b36      	ldr	r3, [pc, #216]	@ (8005704 <UART_SetConfig+0x2d4>)
 800562c:	fba3 2302 	umull	r2, r3, r3, r2
 8005630:	095b      	lsrs	r3, r3, #5
 8005632:	005b      	lsls	r3, r3, #1
 8005634:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8005638:	441c      	add	r4, r3
 800563a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800563e:	2200      	movs	r2, #0
 8005640:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8005644:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8005648:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800564c:	4642      	mov	r2, r8
 800564e:	464b      	mov	r3, r9
 8005650:	1891      	adds	r1, r2, r2
 8005652:	63b9      	str	r1, [r7, #56]	@ 0x38
 8005654:	415b      	adcs	r3, r3
 8005656:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8005658:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800565c:	4641      	mov	r1, r8
 800565e:	1851      	adds	r1, r2, r1
 8005660:	6339      	str	r1, [r7, #48]	@ 0x30
 8005662:	4649      	mov	r1, r9
 8005664:	414b      	adcs	r3, r1
 8005666:	637b      	str	r3, [r7, #52]	@ 0x34
 8005668:	f04f 0200 	mov.w	r2, #0
 800566c:	f04f 0300 	mov.w	r3, #0
 8005670:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8005674:	4659      	mov	r1, fp
 8005676:	00cb      	lsls	r3, r1, #3
 8005678:	4651      	mov	r1, sl
 800567a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800567e:	4651      	mov	r1, sl
 8005680:	00ca      	lsls	r2, r1, #3
 8005682:	4610      	mov	r0, r2
 8005684:	4619      	mov	r1, r3
 8005686:	4603      	mov	r3, r0
 8005688:	4642      	mov	r2, r8
 800568a:	189b      	adds	r3, r3, r2
 800568c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005690:	464b      	mov	r3, r9
 8005692:	460a      	mov	r2, r1
 8005694:	eb42 0303 	adc.w	r3, r2, r3
 8005698:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800569c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056a0:	685b      	ldr	r3, [r3, #4]
 80056a2:	2200      	movs	r2, #0
 80056a4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80056a8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80056ac:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80056b0:	460b      	mov	r3, r1
 80056b2:	18db      	adds	r3, r3, r3
 80056b4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80056b6:	4613      	mov	r3, r2
 80056b8:	eb42 0303 	adc.w	r3, r2, r3
 80056bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80056be:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80056c2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80056c6:	f7fb fa7f 	bl	8000bc8 <__aeabi_uldivmod>
 80056ca:	4602      	mov	r2, r0
 80056cc:	460b      	mov	r3, r1
 80056ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005704 <UART_SetConfig+0x2d4>)
 80056d0:	fba3 1302 	umull	r1, r3, r3, r2
 80056d4:	095b      	lsrs	r3, r3, #5
 80056d6:	2164      	movs	r1, #100	@ 0x64
 80056d8:	fb01 f303 	mul.w	r3, r1, r3
 80056dc:	1ad3      	subs	r3, r2, r3
 80056de:	00db      	lsls	r3, r3, #3
 80056e0:	3332      	adds	r3, #50	@ 0x32
 80056e2:	4a08      	ldr	r2, [pc, #32]	@ (8005704 <UART_SetConfig+0x2d4>)
 80056e4:	fba2 2303 	umull	r2, r3, r2, r3
 80056e8:	095b      	lsrs	r3, r3, #5
 80056ea:	f003 0207 	and.w	r2, r3, #7
 80056ee:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	4422      	add	r2, r4
 80056f6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80056f8:	e106      	b.n	8005908 <UART_SetConfig+0x4d8>
 80056fa:	bf00      	nop
 80056fc:	40011000 	.word	0x40011000
 8005700:	40011400 	.word	0x40011400
 8005704:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005708:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800570c:	2200      	movs	r2, #0
 800570e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8005712:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8005716:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800571a:	4642      	mov	r2, r8
 800571c:	464b      	mov	r3, r9
 800571e:	1891      	adds	r1, r2, r2
 8005720:	6239      	str	r1, [r7, #32]
 8005722:	415b      	adcs	r3, r3
 8005724:	627b      	str	r3, [r7, #36]	@ 0x24
 8005726:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800572a:	4641      	mov	r1, r8
 800572c:	1854      	adds	r4, r2, r1
 800572e:	4649      	mov	r1, r9
 8005730:	eb43 0501 	adc.w	r5, r3, r1
 8005734:	f04f 0200 	mov.w	r2, #0
 8005738:	f04f 0300 	mov.w	r3, #0
 800573c:	00eb      	lsls	r3, r5, #3
 800573e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005742:	00e2      	lsls	r2, r4, #3
 8005744:	4614      	mov	r4, r2
 8005746:	461d      	mov	r5, r3
 8005748:	4643      	mov	r3, r8
 800574a:	18e3      	adds	r3, r4, r3
 800574c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8005750:	464b      	mov	r3, r9
 8005752:	eb45 0303 	adc.w	r3, r5, r3
 8005756:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800575a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	2200      	movs	r2, #0
 8005762:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8005766:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800576a:	f04f 0200 	mov.w	r2, #0
 800576e:	f04f 0300 	mov.w	r3, #0
 8005772:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8005776:	4629      	mov	r1, r5
 8005778:	008b      	lsls	r3, r1, #2
 800577a:	4621      	mov	r1, r4
 800577c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005780:	4621      	mov	r1, r4
 8005782:	008a      	lsls	r2, r1, #2
 8005784:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8005788:	f7fb fa1e 	bl	8000bc8 <__aeabi_uldivmod>
 800578c:	4602      	mov	r2, r0
 800578e:	460b      	mov	r3, r1
 8005790:	4b60      	ldr	r3, [pc, #384]	@ (8005914 <UART_SetConfig+0x4e4>)
 8005792:	fba3 2302 	umull	r2, r3, r3, r2
 8005796:	095b      	lsrs	r3, r3, #5
 8005798:	011c      	lsls	r4, r3, #4
 800579a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800579e:	2200      	movs	r2, #0
 80057a0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80057a4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80057a8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80057ac:	4642      	mov	r2, r8
 80057ae:	464b      	mov	r3, r9
 80057b0:	1891      	adds	r1, r2, r2
 80057b2:	61b9      	str	r1, [r7, #24]
 80057b4:	415b      	adcs	r3, r3
 80057b6:	61fb      	str	r3, [r7, #28]
 80057b8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057bc:	4641      	mov	r1, r8
 80057be:	1851      	adds	r1, r2, r1
 80057c0:	6139      	str	r1, [r7, #16]
 80057c2:	4649      	mov	r1, r9
 80057c4:	414b      	adcs	r3, r1
 80057c6:	617b      	str	r3, [r7, #20]
 80057c8:	f04f 0200 	mov.w	r2, #0
 80057cc:	f04f 0300 	mov.w	r3, #0
 80057d0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80057d4:	4659      	mov	r1, fp
 80057d6:	00cb      	lsls	r3, r1, #3
 80057d8:	4651      	mov	r1, sl
 80057da:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80057de:	4651      	mov	r1, sl
 80057e0:	00ca      	lsls	r2, r1, #3
 80057e2:	4610      	mov	r0, r2
 80057e4:	4619      	mov	r1, r3
 80057e6:	4603      	mov	r3, r0
 80057e8:	4642      	mov	r2, r8
 80057ea:	189b      	adds	r3, r3, r2
 80057ec:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80057f0:	464b      	mov	r3, r9
 80057f2:	460a      	mov	r2, r1
 80057f4:	eb42 0303 	adc.w	r3, r2, r3
 80057f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80057fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005800:	685b      	ldr	r3, [r3, #4]
 8005802:	2200      	movs	r2, #0
 8005804:	67bb      	str	r3, [r7, #120]	@ 0x78
 8005806:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8005808:	f04f 0200 	mov.w	r2, #0
 800580c:	f04f 0300 	mov.w	r3, #0
 8005810:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8005814:	4649      	mov	r1, r9
 8005816:	008b      	lsls	r3, r1, #2
 8005818:	4641      	mov	r1, r8
 800581a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800581e:	4641      	mov	r1, r8
 8005820:	008a      	lsls	r2, r1, #2
 8005822:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8005826:	f7fb f9cf 	bl	8000bc8 <__aeabi_uldivmod>
 800582a:	4602      	mov	r2, r0
 800582c:	460b      	mov	r3, r1
 800582e:	4611      	mov	r1, r2
 8005830:	4b38      	ldr	r3, [pc, #224]	@ (8005914 <UART_SetConfig+0x4e4>)
 8005832:	fba3 2301 	umull	r2, r3, r3, r1
 8005836:	095b      	lsrs	r3, r3, #5
 8005838:	2264      	movs	r2, #100	@ 0x64
 800583a:	fb02 f303 	mul.w	r3, r2, r3
 800583e:	1acb      	subs	r3, r1, r3
 8005840:	011b      	lsls	r3, r3, #4
 8005842:	3332      	adds	r3, #50	@ 0x32
 8005844:	4a33      	ldr	r2, [pc, #204]	@ (8005914 <UART_SetConfig+0x4e4>)
 8005846:	fba2 2303 	umull	r2, r3, r2, r3
 800584a:	095b      	lsrs	r3, r3, #5
 800584c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005850:	441c      	add	r4, r3
 8005852:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8005856:	2200      	movs	r2, #0
 8005858:	673b      	str	r3, [r7, #112]	@ 0x70
 800585a:	677a      	str	r2, [r7, #116]	@ 0x74
 800585c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8005860:	4642      	mov	r2, r8
 8005862:	464b      	mov	r3, r9
 8005864:	1891      	adds	r1, r2, r2
 8005866:	60b9      	str	r1, [r7, #8]
 8005868:	415b      	adcs	r3, r3
 800586a:	60fb      	str	r3, [r7, #12]
 800586c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005870:	4641      	mov	r1, r8
 8005872:	1851      	adds	r1, r2, r1
 8005874:	6039      	str	r1, [r7, #0]
 8005876:	4649      	mov	r1, r9
 8005878:	414b      	adcs	r3, r1
 800587a:	607b      	str	r3, [r7, #4]
 800587c:	f04f 0200 	mov.w	r2, #0
 8005880:	f04f 0300 	mov.w	r3, #0
 8005884:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8005888:	4659      	mov	r1, fp
 800588a:	00cb      	lsls	r3, r1, #3
 800588c:	4651      	mov	r1, sl
 800588e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005892:	4651      	mov	r1, sl
 8005894:	00ca      	lsls	r2, r1, #3
 8005896:	4610      	mov	r0, r2
 8005898:	4619      	mov	r1, r3
 800589a:	4603      	mov	r3, r0
 800589c:	4642      	mov	r2, r8
 800589e:	189b      	adds	r3, r3, r2
 80058a0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80058a2:	464b      	mov	r3, r9
 80058a4:	460a      	mov	r2, r1
 80058a6:	eb42 0303 	adc.w	r3, r2, r3
 80058aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80058ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80058b0:	685b      	ldr	r3, [r3, #4]
 80058b2:	2200      	movs	r2, #0
 80058b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80058b6:	667a      	str	r2, [r7, #100]	@ 0x64
 80058b8:	f04f 0200 	mov.w	r2, #0
 80058bc:	f04f 0300 	mov.w	r3, #0
 80058c0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80058c4:	4649      	mov	r1, r9
 80058c6:	008b      	lsls	r3, r1, #2
 80058c8:	4641      	mov	r1, r8
 80058ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80058ce:	4641      	mov	r1, r8
 80058d0:	008a      	lsls	r2, r1, #2
 80058d2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80058d6:	f7fb f977 	bl	8000bc8 <__aeabi_uldivmod>
 80058da:	4602      	mov	r2, r0
 80058dc:	460b      	mov	r3, r1
 80058de:	4b0d      	ldr	r3, [pc, #52]	@ (8005914 <UART_SetConfig+0x4e4>)
 80058e0:	fba3 1302 	umull	r1, r3, r3, r2
 80058e4:	095b      	lsrs	r3, r3, #5
 80058e6:	2164      	movs	r1, #100	@ 0x64
 80058e8:	fb01 f303 	mul.w	r3, r1, r3
 80058ec:	1ad3      	subs	r3, r2, r3
 80058ee:	011b      	lsls	r3, r3, #4
 80058f0:	3332      	adds	r3, #50	@ 0x32
 80058f2:	4a08      	ldr	r2, [pc, #32]	@ (8005914 <UART_SetConfig+0x4e4>)
 80058f4:	fba2 2303 	umull	r2, r3, r2, r3
 80058f8:	095b      	lsrs	r3, r3, #5
 80058fa:	f003 020f 	and.w	r2, r3, #15
 80058fe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	4422      	add	r2, r4
 8005906:	609a      	str	r2, [r3, #8]
}
 8005908:	bf00      	nop
 800590a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800590e:	46bd      	mov	sp, r7
 8005910:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005914:	51eb851f 	.word	0x51eb851f

08005918 <__cvt>:
 8005918:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800591c:	ec57 6b10 	vmov	r6, r7, d0
 8005920:	2f00      	cmp	r7, #0
 8005922:	460c      	mov	r4, r1
 8005924:	4619      	mov	r1, r3
 8005926:	463b      	mov	r3, r7
 8005928:	bfbb      	ittet	lt
 800592a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800592e:	461f      	movlt	r7, r3
 8005930:	2300      	movge	r3, #0
 8005932:	232d      	movlt	r3, #45	@ 0x2d
 8005934:	700b      	strb	r3, [r1, #0]
 8005936:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005938:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800593c:	4691      	mov	r9, r2
 800593e:	f023 0820 	bic.w	r8, r3, #32
 8005942:	bfbc      	itt	lt
 8005944:	4632      	movlt	r2, r6
 8005946:	4616      	movlt	r6, r2
 8005948:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800594c:	d005      	beq.n	800595a <__cvt+0x42>
 800594e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8005952:	d100      	bne.n	8005956 <__cvt+0x3e>
 8005954:	3401      	adds	r4, #1
 8005956:	2102      	movs	r1, #2
 8005958:	e000      	b.n	800595c <__cvt+0x44>
 800595a:	2103      	movs	r1, #3
 800595c:	ab03      	add	r3, sp, #12
 800595e:	9301      	str	r3, [sp, #4]
 8005960:	ab02      	add	r3, sp, #8
 8005962:	9300      	str	r3, [sp, #0]
 8005964:	ec47 6b10 	vmov	d0, r6, r7
 8005968:	4653      	mov	r3, sl
 800596a:	4622      	mov	r2, r4
 800596c:	f000 ff64 	bl	8006838 <_dtoa_r>
 8005970:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8005974:	4605      	mov	r5, r0
 8005976:	d119      	bne.n	80059ac <__cvt+0x94>
 8005978:	f019 0f01 	tst.w	r9, #1
 800597c:	d00e      	beq.n	800599c <__cvt+0x84>
 800597e:	eb00 0904 	add.w	r9, r0, r4
 8005982:	2200      	movs	r2, #0
 8005984:	2300      	movs	r3, #0
 8005986:	4630      	mov	r0, r6
 8005988:	4639      	mov	r1, r7
 800598a:	f7fb f8ad 	bl	8000ae8 <__aeabi_dcmpeq>
 800598e:	b108      	cbz	r0, 8005994 <__cvt+0x7c>
 8005990:	f8cd 900c 	str.w	r9, [sp, #12]
 8005994:	2230      	movs	r2, #48	@ 0x30
 8005996:	9b03      	ldr	r3, [sp, #12]
 8005998:	454b      	cmp	r3, r9
 800599a:	d31e      	bcc.n	80059da <__cvt+0xc2>
 800599c:	9b03      	ldr	r3, [sp, #12]
 800599e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80059a0:	1b5b      	subs	r3, r3, r5
 80059a2:	4628      	mov	r0, r5
 80059a4:	6013      	str	r3, [r2, #0]
 80059a6:	b004      	add	sp, #16
 80059a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059ac:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80059b0:	eb00 0904 	add.w	r9, r0, r4
 80059b4:	d1e5      	bne.n	8005982 <__cvt+0x6a>
 80059b6:	7803      	ldrb	r3, [r0, #0]
 80059b8:	2b30      	cmp	r3, #48	@ 0x30
 80059ba:	d10a      	bne.n	80059d2 <__cvt+0xba>
 80059bc:	2200      	movs	r2, #0
 80059be:	2300      	movs	r3, #0
 80059c0:	4630      	mov	r0, r6
 80059c2:	4639      	mov	r1, r7
 80059c4:	f7fb f890 	bl	8000ae8 <__aeabi_dcmpeq>
 80059c8:	b918      	cbnz	r0, 80059d2 <__cvt+0xba>
 80059ca:	f1c4 0401 	rsb	r4, r4, #1
 80059ce:	f8ca 4000 	str.w	r4, [sl]
 80059d2:	f8da 3000 	ldr.w	r3, [sl]
 80059d6:	4499      	add	r9, r3
 80059d8:	e7d3      	b.n	8005982 <__cvt+0x6a>
 80059da:	1c59      	adds	r1, r3, #1
 80059dc:	9103      	str	r1, [sp, #12]
 80059de:	701a      	strb	r2, [r3, #0]
 80059e0:	e7d9      	b.n	8005996 <__cvt+0x7e>

080059e2 <__exponent>:
 80059e2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80059e4:	2900      	cmp	r1, #0
 80059e6:	bfba      	itte	lt
 80059e8:	4249      	neglt	r1, r1
 80059ea:	232d      	movlt	r3, #45	@ 0x2d
 80059ec:	232b      	movge	r3, #43	@ 0x2b
 80059ee:	2909      	cmp	r1, #9
 80059f0:	7002      	strb	r2, [r0, #0]
 80059f2:	7043      	strb	r3, [r0, #1]
 80059f4:	dd29      	ble.n	8005a4a <__exponent+0x68>
 80059f6:	f10d 0307 	add.w	r3, sp, #7
 80059fa:	461d      	mov	r5, r3
 80059fc:	270a      	movs	r7, #10
 80059fe:	461a      	mov	r2, r3
 8005a00:	fbb1 f6f7 	udiv	r6, r1, r7
 8005a04:	fb07 1416 	mls	r4, r7, r6, r1
 8005a08:	3430      	adds	r4, #48	@ 0x30
 8005a0a:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005a0e:	460c      	mov	r4, r1
 8005a10:	2c63      	cmp	r4, #99	@ 0x63
 8005a12:	f103 33ff 	add.w	r3, r3, #4294967295
 8005a16:	4631      	mov	r1, r6
 8005a18:	dcf1      	bgt.n	80059fe <__exponent+0x1c>
 8005a1a:	3130      	adds	r1, #48	@ 0x30
 8005a1c:	1e94      	subs	r4, r2, #2
 8005a1e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8005a22:	1c41      	adds	r1, r0, #1
 8005a24:	4623      	mov	r3, r4
 8005a26:	42ab      	cmp	r3, r5
 8005a28:	d30a      	bcc.n	8005a40 <__exponent+0x5e>
 8005a2a:	f10d 0309 	add.w	r3, sp, #9
 8005a2e:	1a9b      	subs	r3, r3, r2
 8005a30:	42ac      	cmp	r4, r5
 8005a32:	bf88      	it	hi
 8005a34:	2300      	movhi	r3, #0
 8005a36:	3302      	adds	r3, #2
 8005a38:	4403      	add	r3, r0
 8005a3a:	1a18      	subs	r0, r3, r0
 8005a3c:	b003      	add	sp, #12
 8005a3e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a40:	f813 6b01 	ldrb.w	r6, [r3], #1
 8005a44:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005a48:	e7ed      	b.n	8005a26 <__exponent+0x44>
 8005a4a:	2330      	movs	r3, #48	@ 0x30
 8005a4c:	3130      	adds	r1, #48	@ 0x30
 8005a4e:	7083      	strb	r3, [r0, #2]
 8005a50:	70c1      	strb	r1, [r0, #3]
 8005a52:	1d03      	adds	r3, r0, #4
 8005a54:	e7f1      	b.n	8005a3a <__exponent+0x58>
	...

08005a58 <_printf_float>:
 8005a58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a5c:	b08d      	sub	sp, #52	@ 0x34
 8005a5e:	460c      	mov	r4, r1
 8005a60:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8005a64:	4616      	mov	r6, r2
 8005a66:	461f      	mov	r7, r3
 8005a68:	4605      	mov	r5, r0
 8005a6a:	f000 fdbd 	bl	80065e8 <_localeconv_r>
 8005a6e:	6803      	ldr	r3, [r0, #0]
 8005a70:	9304      	str	r3, [sp, #16]
 8005a72:	4618      	mov	r0, r3
 8005a74:	f7fa fc0c 	bl	8000290 <strlen>
 8005a78:	2300      	movs	r3, #0
 8005a7a:	930a      	str	r3, [sp, #40]	@ 0x28
 8005a7c:	f8d8 3000 	ldr.w	r3, [r8]
 8005a80:	9005      	str	r0, [sp, #20]
 8005a82:	3307      	adds	r3, #7
 8005a84:	f023 0307 	bic.w	r3, r3, #7
 8005a88:	f103 0208 	add.w	r2, r3, #8
 8005a8c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005a90:	f8d4 b000 	ldr.w	fp, [r4]
 8005a94:	f8c8 2000 	str.w	r2, [r8]
 8005a98:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005a9c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8005aa0:	9307      	str	r3, [sp, #28]
 8005aa2:	f8cd 8018 	str.w	r8, [sp, #24]
 8005aa6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8005aaa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005aae:	4b9c      	ldr	r3, [pc, #624]	@ (8005d20 <_printf_float+0x2c8>)
 8005ab0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ab4:	f7fb f84a 	bl	8000b4c <__aeabi_dcmpun>
 8005ab8:	bb70      	cbnz	r0, 8005b18 <_printf_float+0xc0>
 8005aba:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005abe:	4b98      	ldr	r3, [pc, #608]	@ (8005d20 <_printf_float+0x2c8>)
 8005ac0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ac4:	f7fb f824 	bl	8000b10 <__aeabi_dcmple>
 8005ac8:	bb30      	cbnz	r0, 8005b18 <_printf_float+0xc0>
 8005aca:	2200      	movs	r2, #0
 8005acc:	2300      	movs	r3, #0
 8005ace:	4640      	mov	r0, r8
 8005ad0:	4649      	mov	r1, r9
 8005ad2:	f7fb f813 	bl	8000afc <__aeabi_dcmplt>
 8005ad6:	b110      	cbz	r0, 8005ade <_printf_float+0x86>
 8005ad8:	232d      	movs	r3, #45	@ 0x2d
 8005ada:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005ade:	4a91      	ldr	r2, [pc, #580]	@ (8005d24 <_printf_float+0x2cc>)
 8005ae0:	4b91      	ldr	r3, [pc, #580]	@ (8005d28 <_printf_float+0x2d0>)
 8005ae2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8005ae6:	bf8c      	ite	hi
 8005ae8:	4690      	movhi	r8, r2
 8005aea:	4698      	movls	r8, r3
 8005aec:	2303      	movs	r3, #3
 8005aee:	6123      	str	r3, [r4, #16]
 8005af0:	f02b 0304 	bic.w	r3, fp, #4
 8005af4:	6023      	str	r3, [r4, #0]
 8005af6:	f04f 0900 	mov.w	r9, #0
 8005afa:	9700      	str	r7, [sp, #0]
 8005afc:	4633      	mov	r3, r6
 8005afe:	aa0b      	add	r2, sp, #44	@ 0x2c
 8005b00:	4621      	mov	r1, r4
 8005b02:	4628      	mov	r0, r5
 8005b04:	f000 f9d2 	bl	8005eac <_printf_common>
 8005b08:	3001      	adds	r0, #1
 8005b0a:	f040 808d 	bne.w	8005c28 <_printf_float+0x1d0>
 8005b0e:	f04f 30ff 	mov.w	r0, #4294967295
 8005b12:	b00d      	add	sp, #52	@ 0x34
 8005b14:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005b18:	4642      	mov	r2, r8
 8005b1a:	464b      	mov	r3, r9
 8005b1c:	4640      	mov	r0, r8
 8005b1e:	4649      	mov	r1, r9
 8005b20:	f7fb f814 	bl	8000b4c <__aeabi_dcmpun>
 8005b24:	b140      	cbz	r0, 8005b38 <_printf_float+0xe0>
 8005b26:	464b      	mov	r3, r9
 8005b28:	2b00      	cmp	r3, #0
 8005b2a:	bfbc      	itt	lt
 8005b2c:	232d      	movlt	r3, #45	@ 0x2d
 8005b2e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8005b32:	4a7e      	ldr	r2, [pc, #504]	@ (8005d2c <_printf_float+0x2d4>)
 8005b34:	4b7e      	ldr	r3, [pc, #504]	@ (8005d30 <_printf_float+0x2d8>)
 8005b36:	e7d4      	b.n	8005ae2 <_printf_float+0x8a>
 8005b38:	6863      	ldr	r3, [r4, #4]
 8005b3a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8005b3e:	9206      	str	r2, [sp, #24]
 8005b40:	1c5a      	adds	r2, r3, #1
 8005b42:	d13b      	bne.n	8005bbc <_printf_float+0x164>
 8005b44:	2306      	movs	r3, #6
 8005b46:	6063      	str	r3, [r4, #4]
 8005b48:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8005b4c:	2300      	movs	r3, #0
 8005b4e:	6022      	str	r2, [r4, #0]
 8005b50:	9303      	str	r3, [sp, #12]
 8005b52:	ab0a      	add	r3, sp, #40	@ 0x28
 8005b54:	e9cd a301 	strd	sl, r3, [sp, #4]
 8005b58:	ab09      	add	r3, sp, #36	@ 0x24
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	6861      	ldr	r1, [r4, #4]
 8005b5e:	ec49 8b10 	vmov	d0, r8, r9
 8005b62:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8005b66:	4628      	mov	r0, r5
 8005b68:	f7ff fed6 	bl	8005918 <__cvt>
 8005b6c:	9b06      	ldr	r3, [sp, #24]
 8005b6e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8005b70:	2b47      	cmp	r3, #71	@ 0x47
 8005b72:	4680      	mov	r8, r0
 8005b74:	d129      	bne.n	8005bca <_printf_float+0x172>
 8005b76:	1cc8      	adds	r0, r1, #3
 8005b78:	db02      	blt.n	8005b80 <_printf_float+0x128>
 8005b7a:	6863      	ldr	r3, [r4, #4]
 8005b7c:	4299      	cmp	r1, r3
 8005b7e:	dd41      	ble.n	8005c04 <_printf_float+0x1ac>
 8005b80:	f1aa 0a02 	sub.w	sl, sl, #2
 8005b84:	fa5f fa8a 	uxtb.w	sl, sl
 8005b88:	3901      	subs	r1, #1
 8005b8a:	4652      	mov	r2, sl
 8005b8c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8005b90:	9109      	str	r1, [sp, #36]	@ 0x24
 8005b92:	f7ff ff26 	bl	80059e2 <__exponent>
 8005b96:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8005b98:	1813      	adds	r3, r2, r0
 8005b9a:	2a01      	cmp	r2, #1
 8005b9c:	4681      	mov	r9, r0
 8005b9e:	6123      	str	r3, [r4, #16]
 8005ba0:	dc02      	bgt.n	8005ba8 <_printf_float+0x150>
 8005ba2:	6822      	ldr	r2, [r4, #0]
 8005ba4:	07d2      	lsls	r2, r2, #31
 8005ba6:	d501      	bpl.n	8005bac <_printf_float+0x154>
 8005ba8:	3301      	adds	r3, #1
 8005baa:	6123      	str	r3, [r4, #16]
 8005bac:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d0a2      	beq.n	8005afa <_printf_float+0xa2>
 8005bb4:	232d      	movs	r3, #45	@ 0x2d
 8005bb6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005bba:	e79e      	b.n	8005afa <_printf_float+0xa2>
 8005bbc:	9a06      	ldr	r2, [sp, #24]
 8005bbe:	2a47      	cmp	r2, #71	@ 0x47
 8005bc0:	d1c2      	bne.n	8005b48 <_printf_float+0xf0>
 8005bc2:	2b00      	cmp	r3, #0
 8005bc4:	d1c0      	bne.n	8005b48 <_printf_float+0xf0>
 8005bc6:	2301      	movs	r3, #1
 8005bc8:	e7bd      	b.n	8005b46 <_printf_float+0xee>
 8005bca:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005bce:	d9db      	bls.n	8005b88 <_printf_float+0x130>
 8005bd0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8005bd4:	d118      	bne.n	8005c08 <_printf_float+0x1b0>
 8005bd6:	2900      	cmp	r1, #0
 8005bd8:	6863      	ldr	r3, [r4, #4]
 8005bda:	dd0b      	ble.n	8005bf4 <_printf_float+0x19c>
 8005bdc:	6121      	str	r1, [r4, #16]
 8005bde:	b913      	cbnz	r3, 8005be6 <_printf_float+0x18e>
 8005be0:	6822      	ldr	r2, [r4, #0]
 8005be2:	07d0      	lsls	r0, r2, #31
 8005be4:	d502      	bpl.n	8005bec <_printf_float+0x194>
 8005be6:	3301      	adds	r3, #1
 8005be8:	440b      	add	r3, r1
 8005bea:	6123      	str	r3, [r4, #16]
 8005bec:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005bee:	f04f 0900 	mov.w	r9, #0
 8005bf2:	e7db      	b.n	8005bac <_printf_float+0x154>
 8005bf4:	b913      	cbnz	r3, 8005bfc <_printf_float+0x1a4>
 8005bf6:	6822      	ldr	r2, [r4, #0]
 8005bf8:	07d2      	lsls	r2, r2, #31
 8005bfa:	d501      	bpl.n	8005c00 <_printf_float+0x1a8>
 8005bfc:	3302      	adds	r3, #2
 8005bfe:	e7f4      	b.n	8005bea <_printf_float+0x192>
 8005c00:	2301      	movs	r3, #1
 8005c02:	e7f2      	b.n	8005bea <_printf_float+0x192>
 8005c04:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005c08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005c0a:	4299      	cmp	r1, r3
 8005c0c:	db05      	blt.n	8005c1a <_printf_float+0x1c2>
 8005c0e:	6823      	ldr	r3, [r4, #0]
 8005c10:	6121      	str	r1, [r4, #16]
 8005c12:	07d8      	lsls	r0, r3, #31
 8005c14:	d5ea      	bpl.n	8005bec <_printf_float+0x194>
 8005c16:	1c4b      	adds	r3, r1, #1
 8005c18:	e7e7      	b.n	8005bea <_printf_float+0x192>
 8005c1a:	2900      	cmp	r1, #0
 8005c1c:	bfd4      	ite	le
 8005c1e:	f1c1 0202 	rsble	r2, r1, #2
 8005c22:	2201      	movgt	r2, #1
 8005c24:	4413      	add	r3, r2
 8005c26:	e7e0      	b.n	8005bea <_printf_float+0x192>
 8005c28:	6823      	ldr	r3, [r4, #0]
 8005c2a:	055a      	lsls	r2, r3, #21
 8005c2c:	d407      	bmi.n	8005c3e <_printf_float+0x1e6>
 8005c2e:	6923      	ldr	r3, [r4, #16]
 8005c30:	4642      	mov	r2, r8
 8005c32:	4631      	mov	r1, r6
 8005c34:	4628      	mov	r0, r5
 8005c36:	47b8      	blx	r7
 8005c38:	3001      	adds	r0, #1
 8005c3a:	d12b      	bne.n	8005c94 <_printf_float+0x23c>
 8005c3c:	e767      	b.n	8005b0e <_printf_float+0xb6>
 8005c3e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005c42:	f240 80dd 	bls.w	8005e00 <_printf_float+0x3a8>
 8005c46:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005c4a:	2200      	movs	r2, #0
 8005c4c:	2300      	movs	r3, #0
 8005c4e:	f7fa ff4b 	bl	8000ae8 <__aeabi_dcmpeq>
 8005c52:	2800      	cmp	r0, #0
 8005c54:	d033      	beq.n	8005cbe <_printf_float+0x266>
 8005c56:	4a37      	ldr	r2, [pc, #220]	@ (8005d34 <_printf_float+0x2dc>)
 8005c58:	2301      	movs	r3, #1
 8005c5a:	4631      	mov	r1, r6
 8005c5c:	4628      	mov	r0, r5
 8005c5e:	47b8      	blx	r7
 8005c60:	3001      	adds	r0, #1
 8005c62:	f43f af54 	beq.w	8005b0e <_printf_float+0xb6>
 8005c66:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8005c6a:	4543      	cmp	r3, r8
 8005c6c:	db02      	blt.n	8005c74 <_printf_float+0x21c>
 8005c6e:	6823      	ldr	r3, [r4, #0]
 8005c70:	07d8      	lsls	r0, r3, #31
 8005c72:	d50f      	bpl.n	8005c94 <_printf_float+0x23c>
 8005c74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005c78:	4631      	mov	r1, r6
 8005c7a:	4628      	mov	r0, r5
 8005c7c:	47b8      	blx	r7
 8005c7e:	3001      	adds	r0, #1
 8005c80:	f43f af45 	beq.w	8005b0e <_printf_float+0xb6>
 8005c84:	f04f 0900 	mov.w	r9, #0
 8005c88:	f108 38ff 	add.w	r8, r8, #4294967295
 8005c8c:	f104 0a1a 	add.w	sl, r4, #26
 8005c90:	45c8      	cmp	r8, r9
 8005c92:	dc09      	bgt.n	8005ca8 <_printf_float+0x250>
 8005c94:	6823      	ldr	r3, [r4, #0]
 8005c96:	079b      	lsls	r3, r3, #30
 8005c98:	f100 8103 	bmi.w	8005ea2 <_printf_float+0x44a>
 8005c9c:	68e0      	ldr	r0, [r4, #12]
 8005c9e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8005ca0:	4298      	cmp	r0, r3
 8005ca2:	bfb8      	it	lt
 8005ca4:	4618      	movlt	r0, r3
 8005ca6:	e734      	b.n	8005b12 <_printf_float+0xba>
 8005ca8:	2301      	movs	r3, #1
 8005caa:	4652      	mov	r2, sl
 8005cac:	4631      	mov	r1, r6
 8005cae:	4628      	mov	r0, r5
 8005cb0:	47b8      	blx	r7
 8005cb2:	3001      	adds	r0, #1
 8005cb4:	f43f af2b 	beq.w	8005b0e <_printf_float+0xb6>
 8005cb8:	f109 0901 	add.w	r9, r9, #1
 8005cbc:	e7e8      	b.n	8005c90 <_printf_float+0x238>
 8005cbe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	dc39      	bgt.n	8005d38 <_printf_float+0x2e0>
 8005cc4:	4a1b      	ldr	r2, [pc, #108]	@ (8005d34 <_printf_float+0x2dc>)
 8005cc6:	2301      	movs	r3, #1
 8005cc8:	4631      	mov	r1, r6
 8005cca:	4628      	mov	r0, r5
 8005ccc:	47b8      	blx	r7
 8005cce:	3001      	adds	r0, #1
 8005cd0:	f43f af1d 	beq.w	8005b0e <_printf_float+0xb6>
 8005cd4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8005cd8:	ea59 0303 	orrs.w	r3, r9, r3
 8005cdc:	d102      	bne.n	8005ce4 <_printf_float+0x28c>
 8005cde:	6823      	ldr	r3, [r4, #0]
 8005ce0:	07d9      	lsls	r1, r3, #31
 8005ce2:	d5d7      	bpl.n	8005c94 <_printf_float+0x23c>
 8005ce4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005ce8:	4631      	mov	r1, r6
 8005cea:	4628      	mov	r0, r5
 8005cec:	47b8      	blx	r7
 8005cee:	3001      	adds	r0, #1
 8005cf0:	f43f af0d 	beq.w	8005b0e <_printf_float+0xb6>
 8005cf4:	f04f 0a00 	mov.w	sl, #0
 8005cf8:	f104 0b1a 	add.w	fp, r4, #26
 8005cfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005cfe:	425b      	negs	r3, r3
 8005d00:	4553      	cmp	r3, sl
 8005d02:	dc01      	bgt.n	8005d08 <_printf_float+0x2b0>
 8005d04:	464b      	mov	r3, r9
 8005d06:	e793      	b.n	8005c30 <_printf_float+0x1d8>
 8005d08:	2301      	movs	r3, #1
 8005d0a:	465a      	mov	r2, fp
 8005d0c:	4631      	mov	r1, r6
 8005d0e:	4628      	mov	r0, r5
 8005d10:	47b8      	blx	r7
 8005d12:	3001      	adds	r0, #1
 8005d14:	f43f aefb 	beq.w	8005b0e <_printf_float+0xb6>
 8005d18:	f10a 0a01 	add.w	sl, sl, #1
 8005d1c:	e7ee      	b.n	8005cfc <_printf_float+0x2a4>
 8005d1e:	bf00      	nop
 8005d20:	7fefffff 	.word	0x7fefffff
 8005d24:	08008645 	.word	0x08008645
 8005d28:	08008641 	.word	0x08008641
 8005d2c:	0800864d 	.word	0x0800864d
 8005d30:	08008649 	.word	0x08008649
 8005d34:	08008651 	.word	0x08008651
 8005d38:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d3a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005d3e:	4553      	cmp	r3, sl
 8005d40:	bfa8      	it	ge
 8005d42:	4653      	movge	r3, sl
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	4699      	mov	r9, r3
 8005d48:	dc36      	bgt.n	8005db8 <_printf_float+0x360>
 8005d4a:	f04f 0b00 	mov.w	fp, #0
 8005d4e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d52:	f104 021a 	add.w	r2, r4, #26
 8005d56:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005d58:	9306      	str	r3, [sp, #24]
 8005d5a:	eba3 0309 	sub.w	r3, r3, r9
 8005d5e:	455b      	cmp	r3, fp
 8005d60:	dc31      	bgt.n	8005dc6 <_printf_float+0x36e>
 8005d62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d64:	459a      	cmp	sl, r3
 8005d66:	dc3a      	bgt.n	8005dde <_printf_float+0x386>
 8005d68:	6823      	ldr	r3, [r4, #0]
 8005d6a:	07da      	lsls	r2, r3, #31
 8005d6c:	d437      	bmi.n	8005dde <_printf_float+0x386>
 8005d6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d70:	ebaa 0903 	sub.w	r9, sl, r3
 8005d74:	9b06      	ldr	r3, [sp, #24]
 8005d76:	ebaa 0303 	sub.w	r3, sl, r3
 8005d7a:	4599      	cmp	r9, r3
 8005d7c:	bfa8      	it	ge
 8005d7e:	4699      	movge	r9, r3
 8005d80:	f1b9 0f00 	cmp.w	r9, #0
 8005d84:	dc33      	bgt.n	8005dee <_printf_float+0x396>
 8005d86:	f04f 0800 	mov.w	r8, #0
 8005d8a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005d8e:	f104 0b1a 	add.w	fp, r4, #26
 8005d92:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005d94:	ebaa 0303 	sub.w	r3, sl, r3
 8005d98:	eba3 0309 	sub.w	r3, r3, r9
 8005d9c:	4543      	cmp	r3, r8
 8005d9e:	f77f af79 	ble.w	8005c94 <_printf_float+0x23c>
 8005da2:	2301      	movs	r3, #1
 8005da4:	465a      	mov	r2, fp
 8005da6:	4631      	mov	r1, r6
 8005da8:	4628      	mov	r0, r5
 8005daa:	47b8      	blx	r7
 8005dac:	3001      	adds	r0, #1
 8005dae:	f43f aeae 	beq.w	8005b0e <_printf_float+0xb6>
 8005db2:	f108 0801 	add.w	r8, r8, #1
 8005db6:	e7ec      	b.n	8005d92 <_printf_float+0x33a>
 8005db8:	4642      	mov	r2, r8
 8005dba:	4631      	mov	r1, r6
 8005dbc:	4628      	mov	r0, r5
 8005dbe:	47b8      	blx	r7
 8005dc0:	3001      	adds	r0, #1
 8005dc2:	d1c2      	bne.n	8005d4a <_printf_float+0x2f2>
 8005dc4:	e6a3      	b.n	8005b0e <_printf_float+0xb6>
 8005dc6:	2301      	movs	r3, #1
 8005dc8:	4631      	mov	r1, r6
 8005dca:	4628      	mov	r0, r5
 8005dcc:	9206      	str	r2, [sp, #24]
 8005dce:	47b8      	blx	r7
 8005dd0:	3001      	adds	r0, #1
 8005dd2:	f43f ae9c 	beq.w	8005b0e <_printf_float+0xb6>
 8005dd6:	9a06      	ldr	r2, [sp, #24]
 8005dd8:	f10b 0b01 	add.w	fp, fp, #1
 8005ddc:	e7bb      	b.n	8005d56 <_printf_float+0x2fe>
 8005dde:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005de2:	4631      	mov	r1, r6
 8005de4:	4628      	mov	r0, r5
 8005de6:	47b8      	blx	r7
 8005de8:	3001      	adds	r0, #1
 8005dea:	d1c0      	bne.n	8005d6e <_printf_float+0x316>
 8005dec:	e68f      	b.n	8005b0e <_printf_float+0xb6>
 8005dee:	9a06      	ldr	r2, [sp, #24]
 8005df0:	464b      	mov	r3, r9
 8005df2:	4442      	add	r2, r8
 8005df4:	4631      	mov	r1, r6
 8005df6:	4628      	mov	r0, r5
 8005df8:	47b8      	blx	r7
 8005dfa:	3001      	adds	r0, #1
 8005dfc:	d1c3      	bne.n	8005d86 <_printf_float+0x32e>
 8005dfe:	e686      	b.n	8005b0e <_printf_float+0xb6>
 8005e00:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005e04:	f1ba 0f01 	cmp.w	sl, #1
 8005e08:	dc01      	bgt.n	8005e0e <_printf_float+0x3b6>
 8005e0a:	07db      	lsls	r3, r3, #31
 8005e0c:	d536      	bpl.n	8005e7c <_printf_float+0x424>
 8005e0e:	2301      	movs	r3, #1
 8005e10:	4642      	mov	r2, r8
 8005e12:	4631      	mov	r1, r6
 8005e14:	4628      	mov	r0, r5
 8005e16:	47b8      	blx	r7
 8005e18:	3001      	adds	r0, #1
 8005e1a:	f43f ae78 	beq.w	8005b0e <_printf_float+0xb6>
 8005e1e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8005e22:	4631      	mov	r1, r6
 8005e24:	4628      	mov	r0, r5
 8005e26:	47b8      	blx	r7
 8005e28:	3001      	adds	r0, #1
 8005e2a:	f43f ae70 	beq.w	8005b0e <_printf_float+0xb6>
 8005e2e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005e32:	2200      	movs	r2, #0
 8005e34:	2300      	movs	r3, #0
 8005e36:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e3a:	f7fa fe55 	bl	8000ae8 <__aeabi_dcmpeq>
 8005e3e:	b9c0      	cbnz	r0, 8005e72 <_printf_float+0x41a>
 8005e40:	4653      	mov	r3, sl
 8005e42:	f108 0201 	add.w	r2, r8, #1
 8005e46:	4631      	mov	r1, r6
 8005e48:	4628      	mov	r0, r5
 8005e4a:	47b8      	blx	r7
 8005e4c:	3001      	adds	r0, #1
 8005e4e:	d10c      	bne.n	8005e6a <_printf_float+0x412>
 8005e50:	e65d      	b.n	8005b0e <_printf_float+0xb6>
 8005e52:	2301      	movs	r3, #1
 8005e54:	465a      	mov	r2, fp
 8005e56:	4631      	mov	r1, r6
 8005e58:	4628      	mov	r0, r5
 8005e5a:	47b8      	blx	r7
 8005e5c:	3001      	adds	r0, #1
 8005e5e:	f43f ae56 	beq.w	8005b0e <_printf_float+0xb6>
 8005e62:	f108 0801 	add.w	r8, r8, #1
 8005e66:	45d0      	cmp	r8, sl
 8005e68:	dbf3      	blt.n	8005e52 <_printf_float+0x3fa>
 8005e6a:	464b      	mov	r3, r9
 8005e6c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005e70:	e6df      	b.n	8005c32 <_printf_float+0x1da>
 8005e72:	f04f 0800 	mov.w	r8, #0
 8005e76:	f104 0b1a 	add.w	fp, r4, #26
 8005e7a:	e7f4      	b.n	8005e66 <_printf_float+0x40e>
 8005e7c:	2301      	movs	r3, #1
 8005e7e:	4642      	mov	r2, r8
 8005e80:	e7e1      	b.n	8005e46 <_printf_float+0x3ee>
 8005e82:	2301      	movs	r3, #1
 8005e84:	464a      	mov	r2, r9
 8005e86:	4631      	mov	r1, r6
 8005e88:	4628      	mov	r0, r5
 8005e8a:	47b8      	blx	r7
 8005e8c:	3001      	adds	r0, #1
 8005e8e:	f43f ae3e 	beq.w	8005b0e <_printf_float+0xb6>
 8005e92:	f108 0801 	add.w	r8, r8, #1
 8005e96:	68e3      	ldr	r3, [r4, #12]
 8005e98:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8005e9a:	1a5b      	subs	r3, r3, r1
 8005e9c:	4543      	cmp	r3, r8
 8005e9e:	dcf0      	bgt.n	8005e82 <_printf_float+0x42a>
 8005ea0:	e6fc      	b.n	8005c9c <_printf_float+0x244>
 8005ea2:	f04f 0800 	mov.w	r8, #0
 8005ea6:	f104 0919 	add.w	r9, r4, #25
 8005eaa:	e7f4      	b.n	8005e96 <_printf_float+0x43e>

08005eac <_printf_common>:
 8005eac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005eb0:	4616      	mov	r6, r2
 8005eb2:	4698      	mov	r8, r3
 8005eb4:	688a      	ldr	r2, [r1, #8]
 8005eb6:	690b      	ldr	r3, [r1, #16]
 8005eb8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005ebc:	4293      	cmp	r3, r2
 8005ebe:	bfb8      	it	lt
 8005ec0:	4613      	movlt	r3, r2
 8005ec2:	6033      	str	r3, [r6, #0]
 8005ec4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005ec8:	4607      	mov	r7, r0
 8005eca:	460c      	mov	r4, r1
 8005ecc:	b10a      	cbz	r2, 8005ed2 <_printf_common+0x26>
 8005ece:	3301      	adds	r3, #1
 8005ed0:	6033      	str	r3, [r6, #0]
 8005ed2:	6823      	ldr	r3, [r4, #0]
 8005ed4:	0699      	lsls	r1, r3, #26
 8005ed6:	bf42      	ittt	mi
 8005ed8:	6833      	ldrmi	r3, [r6, #0]
 8005eda:	3302      	addmi	r3, #2
 8005edc:	6033      	strmi	r3, [r6, #0]
 8005ede:	6825      	ldr	r5, [r4, #0]
 8005ee0:	f015 0506 	ands.w	r5, r5, #6
 8005ee4:	d106      	bne.n	8005ef4 <_printf_common+0x48>
 8005ee6:	f104 0a19 	add.w	sl, r4, #25
 8005eea:	68e3      	ldr	r3, [r4, #12]
 8005eec:	6832      	ldr	r2, [r6, #0]
 8005eee:	1a9b      	subs	r3, r3, r2
 8005ef0:	42ab      	cmp	r3, r5
 8005ef2:	dc26      	bgt.n	8005f42 <_printf_common+0x96>
 8005ef4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005ef8:	6822      	ldr	r2, [r4, #0]
 8005efa:	3b00      	subs	r3, #0
 8005efc:	bf18      	it	ne
 8005efe:	2301      	movne	r3, #1
 8005f00:	0692      	lsls	r2, r2, #26
 8005f02:	d42b      	bmi.n	8005f5c <_printf_common+0xb0>
 8005f04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f08:	4641      	mov	r1, r8
 8005f0a:	4638      	mov	r0, r7
 8005f0c:	47c8      	blx	r9
 8005f0e:	3001      	adds	r0, #1
 8005f10:	d01e      	beq.n	8005f50 <_printf_common+0xa4>
 8005f12:	6823      	ldr	r3, [r4, #0]
 8005f14:	6922      	ldr	r2, [r4, #16]
 8005f16:	f003 0306 	and.w	r3, r3, #6
 8005f1a:	2b04      	cmp	r3, #4
 8005f1c:	bf02      	ittt	eq
 8005f1e:	68e5      	ldreq	r5, [r4, #12]
 8005f20:	6833      	ldreq	r3, [r6, #0]
 8005f22:	1aed      	subeq	r5, r5, r3
 8005f24:	68a3      	ldr	r3, [r4, #8]
 8005f26:	bf0c      	ite	eq
 8005f28:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f2c:	2500      	movne	r5, #0
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	bfc4      	itt	gt
 8005f32:	1a9b      	subgt	r3, r3, r2
 8005f34:	18ed      	addgt	r5, r5, r3
 8005f36:	2600      	movs	r6, #0
 8005f38:	341a      	adds	r4, #26
 8005f3a:	42b5      	cmp	r5, r6
 8005f3c:	d11a      	bne.n	8005f74 <_printf_common+0xc8>
 8005f3e:	2000      	movs	r0, #0
 8005f40:	e008      	b.n	8005f54 <_printf_common+0xa8>
 8005f42:	2301      	movs	r3, #1
 8005f44:	4652      	mov	r2, sl
 8005f46:	4641      	mov	r1, r8
 8005f48:	4638      	mov	r0, r7
 8005f4a:	47c8      	blx	r9
 8005f4c:	3001      	adds	r0, #1
 8005f4e:	d103      	bne.n	8005f58 <_printf_common+0xac>
 8005f50:	f04f 30ff 	mov.w	r0, #4294967295
 8005f54:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005f58:	3501      	adds	r5, #1
 8005f5a:	e7c6      	b.n	8005eea <_printf_common+0x3e>
 8005f5c:	18e1      	adds	r1, r4, r3
 8005f5e:	1c5a      	adds	r2, r3, #1
 8005f60:	2030      	movs	r0, #48	@ 0x30
 8005f62:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005f66:	4422      	add	r2, r4
 8005f68:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005f6c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005f70:	3302      	adds	r3, #2
 8005f72:	e7c7      	b.n	8005f04 <_printf_common+0x58>
 8005f74:	2301      	movs	r3, #1
 8005f76:	4622      	mov	r2, r4
 8005f78:	4641      	mov	r1, r8
 8005f7a:	4638      	mov	r0, r7
 8005f7c:	47c8      	blx	r9
 8005f7e:	3001      	adds	r0, #1
 8005f80:	d0e6      	beq.n	8005f50 <_printf_common+0xa4>
 8005f82:	3601      	adds	r6, #1
 8005f84:	e7d9      	b.n	8005f3a <_printf_common+0x8e>
	...

08005f88 <_printf_i>:
 8005f88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005f8c:	7e0f      	ldrb	r7, [r1, #24]
 8005f8e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005f90:	2f78      	cmp	r7, #120	@ 0x78
 8005f92:	4691      	mov	r9, r2
 8005f94:	4680      	mov	r8, r0
 8005f96:	460c      	mov	r4, r1
 8005f98:	469a      	mov	sl, r3
 8005f9a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005f9e:	d807      	bhi.n	8005fb0 <_printf_i+0x28>
 8005fa0:	2f62      	cmp	r7, #98	@ 0x62
 8005fa2:	d80a      	bhi.n	8005fba <_printf_i+0x32>
 8005fa4:	2f00      	cmp	r7, #0
 8005fa6:	f000 80d1 	beq.w	800614c <_printf_i+0x1c4>
 8005faa:	2f58      	cmp	r7, #88	@ 0x58
 8005fac:	f000 80b8 	beq.w	8006120 <_printf_i+0x198>
 8005fb0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005fb4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005fb8:	e03a      	b.n	8006030 <_printf_i+0xa8>
 8005fba:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8005fbe:	2b15      	cmp	r3, #21
 8005fc0:	d8f6      	bhi.n	8005fb0 <_printf_i+0x28>
 8005fc2:	a101      	add	r1, pc, #4	@ (adr r1, 8005fc8 <_printf_i+0x40>)
 8005fc4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005fc8:	08006021 	.word	0x08006021
 8005fcc:	08006035 	.word	0x08006035
 8005fd0:	08005fb1 	.word	0x08005fb1
 8005fd4:	08005fb1 	.word	0x08005fb1
 8005fd8:	08005fb1 	.word	0x08005fb1
 8005fdc:	08005fb1 	.word	0x08005fb1
 8005fe0:	08006035 	.word	0x08006035
 8005fe4:	08005fb1 	.word	0x08005fb1
 8005fe8:	08005fb1 	.word	0x08005fb1
 8005fec:	08005fb1 	.word	0x08005fb1
 8005ff0:	08005fb1 	.word	0x08005fb1
 8005ff4:	08006133 	.word	0x08006133
 8005ff8:	0800605f 	.word	0x0800605f
 8005ffc:	080060ed 	.word	0x080060ed
 8006000:	08005fb1 	.word	0x08005fb1
 8006004:	08005fb1 	.word	0x08005fb1
 8006008:	08006155 	.word	0x08006155
 800600c:	08005fb1 	.word	0x08005fb1
 8006010:	0800605f 	.word	0x0800605f
 8006014:	08005fb1 	.word	0x08005fb1
 8006018:	08005fb1 	.word	0x08005fb1
 800601c:	080060f5 	.word	0x080060f5
 8006020:	6833      	ldr	r3, [r6, #0]
 8006022:	1d1a      	adds	r2, r3, #4
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	6032      	str	r2, [r6, #0]
 8006028:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800602c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006030:	2301      	movs	r3, #1
 8006032:	e09c      	b.n	800616e <_printf_i+0x1e6>
 8006034:	6833      	ldr	r3, [r6, #0]
 8006036:	6820      	ldr	r0, [r4, #0]
 8006038:	1d19      	adds	r1, r3, #4
 800603a:	6031      	str	r1, [r6, #0]
 800603c:	0606      	lsls	r6, r0, #24
 800603e:	d501      	bpl.n	8006044 <_printf_i+0xbc>
 8006040:	681d      	ldr	r5, [r3, #0]
 8006042:	e003      	b.n	800604c <_printf_i+0xc4>
 8006044:	0645      	lsls	r5, r0, #25
 8006046:	d5fb      	bpl.n	8006040 <_printf_i+0xb8>
 8006048:	f9b3 5000 	ldrsh.w	r5, [r3]
 800604c:	2d00      	cmp	r5, #0
 800604e:	da03      	bge.n	8006058 <_printf_i+0xd0>
 8006050:	232d      	movs	r3, #45	@ 0x2d
 8006052:	426d      	negs	r5, r5
 8006054:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006058:	4858      	ldr	r0, [pc, #352]	@ (80061bc <_printf_i+0x234>)
 800605a:	230a      	movs	r3, #10
 800605c:	e011      	b.n	8006082 <_printf_i+0xfa>
 800605e:	6821      	ldr	r1, [r4, #0]
 8006060:	6833      	ldr	r3, [r6, #0]
 8006062:	0608      	lsls	r0, r1, #24
 8006064:	f853 5b04 	ldr.w	r5, [r3], #4
 8006068:	d402      	bmi.n	8006070 <_printf_i+0xe8>
 800606a:	0649      	lsls	r1, r1, #25
 800606c:	bf48      	it	mi
 800606e:	b2ad      	uxthmi	r5, r5
 8006070:	2f6f      	cmp	r7, #111	@ 0x6f
 8006072:	4852      	ldr	r0, [pc, #328]	@ (80061bc <_printf_i+0x234>)
 8006074:	6033      	str	r3, [r6, #0]
 8006076:	bf14      	ite	ne
 8006078:	230a      	movne	r3, #10
 800607a:	2308      	moveq	r3, #8
 800607c:	2100      	movs	r1, #0
 800607e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006082:	6866      	ldr	r6, [r4, #4]
 8006084:	60a6      	str	r6, [r4, #8]
 8006086:	2e00      	cmp	r6, #0
 8006088:	db05      	blt.n	8006096 <_printf_i+0x10e>
 800608a:	6821      	ldr	r1, [r4, #0]
 800608c:	432e      	orrs	r6, r5
 800608e:	f021 0104 	bic.w	r1, r1, #4
 8006092:	6021      	str	r1, [r4, #0]
 8006094:	d04b      	beq.n	800612e <_printf_i+0x1a6>
 8006096:	4616      	mov	r6, r2
 8006098:	fbb5 f1f3 	udiv	r1, r5, r3
 800609c:	fb03 5711 	mls	r7, r3, r1, r5
 80060a0:	5dc7      	ldrb	r7, [r0, r7]
 80060a2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80060a6:	462f      	mov	r7, r5
 80060a8:	42bb      	cmp	r3, r7
 80060aa:	460d      	mov	r5, r1
 80060ac:	d9f4      	bls.n	8006098 <_printf_i+0x110>
 80060ae:	2b08      	cmp	r3, #8
 80060b0:	d10b      	bne.n	80060ca <_printf_i+0x142>
 80060b2:	6823      	ldr	r3, [r4, #0]
 80060b4:	07df      	lsls	r7, r3, #31
 80060b6:	d508      	bpl.n	80060ca <_printf_i+0x142>
 80060b8:	6923      	ldr	r3, [r4, #16]
 80060ba:	6861      	ldr	r1, [r4, #4]
 80060bc:	4299      	cmp	r1, r3
 80060be:	bfde      	ittt	le
 80060c0:	2330      	movle	r3, #48	@ 0x30
 80060c2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80060c6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80060ca:	1b92      	subs	r2, r2, r6
 80060cc:	6122      	str	r2, [r4, #16]
 80060ce:	f8cd a000 	str.w	sl, [sp]
 80060d2:	464b      	mov	r3, r9
 80060d4:	aa03      	add	r2, sp, #12
 80060d6:	4621      	mov	r1, r4
 80060d8:	4640      	mov	r0, r8
 80060da:	f7ff fee7 	bl	8005eac <_printf_common>
 80060de:	3001      	adds	r0, #1
 80060e0:	d14a      	bne.n	8006178 <_printf_i+0x1f0>
 80060e2:	f04f 30ff 	mov.w	r0, #4294967295
 80060e6:	b004      	add	sp, #16
 80060e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80060ec:	6823      	ldr	r3, [r4, #0]
 80060ee:	f043 0320 	orr.w	r3, r3, #32
 80060f2:	6023      	str	r3, [r4, #0]
 80060f4:	4832      	ldr	r0, [pc, #200]	@ (80061c0 <_printf_i+0x238>)
 80060f6:	2778      	movs	r7, #120	@ 0x78
 80060f8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80060fc:	6823      	ldr	r3, [r4, #0]
 80060fe:	6831      	ldr	r1, [r6, #0]
 8006100:	061f      	lsls	r7, r3, #24
 8006102:	f851 5b04 	ldr.w	r5, [r1], #4
 8006106:	d402      	bmi.n	800610e <_printf_i+0x186>
 8006108:	065f      	lsls	r7, r3, #25
 800610a:	bf48      	it	mi
 800610c:	b2ad      	uxthmi	r5, r5
 800610e:	6031      	str	r1, [r6, #0]
 8006110:	07d9      	lsls	r1, r3, #31
 8006112:	bf44      	itt	mi
 8006114:	f043 0320 	orrmi.w	r3, r3, #32
 8006118:	6023      	strmi	r3, [r4, #0]
 800611a:	b11d      	cbz	r5, 8006124 <_printf_i+0x19c>
 800611c:	2310      	movs	r3, #16
 800611e:	e7ad      	b.n	800607c <_printf_i+0xf4>
 8006120:	4826      	ldr	r0, [pc, #152]	@ (80061bc <_printf_i+0x234>)
 8006122:	e7e9      	b.n	80060f8 <_printf_i+0x170>
 8006124:	6823      	ldr	r3, [r4, #0]
 8006126:	f023 0320 	bic.w	r3, r3, #32
 800612a:	6023      	str	r3, [r4, #0]
 800612c:	e7f6      	b.n	800611c <_printf_i+0x194>
 800612e:	4616      	mov	r6, r2
 8006130:	e7bd      	b.n	80060ae <_printf_i+0x126>
 8006132:	6833      	ldr	r3, [r6, #0]
 8006134:	6825      	ldr	r5, [r4, #0]
 8006136:	6961      	ldr	r1, [r4, #20]
 8006138:	1d18      	adds	r0, r3, #4
 800613a:	6030      	str	r0, [r6, #0]
 800613c:	062e      	lsls	r6, r5, #24
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	d501      	bpl.n	8006146 <_printf_i+0x1be>
 8006142:	6019      	str	r1, [r3, #0]
 8006144:	e002      	b.n	800614c <_printf_i+0x1c4>
 8006146:	0668      	lsls	r0, r5, #25
 8006148:	d5fb      	bpl.n	8006142 <_printf_i+0x1ba>
 800614a:	8019      	strh	r1, [r3, #0]
 800614c:	2300      	movs	r3, #0
 800614e:	6123      	str	r3, [r4, #16]
 8006150:	4616      	mov	r6, r2
 8006152:	e7bc      	b.n	80060ce <_printf_i+0x146>
 8006154:	6833      	ldr	r3, [r6, #0]
 8006156:	1d1a      	adds	r2, r3, #4
 8006158:	6032      	str	r2, [r6, #0]
 800615a:	681e      	ldr	r6, [r3, #0]
 800615c:	6862      	ldr	r2, [r4, #4]
 800615e:	2100      	movs	r1, #0
 8006160:	4630      	mov	r0, r6
 8006162:	f7fa f845 	bl	80001f0 <memchr>
 8006166:	b108      	cbz	r0, 800616c <_printf_i+0x1e4>
 8006168:	1b80      	subs	r0, r0, r6
 800616a:	6060      	str	r0, [r4, #4]
 800616c:	6863      	ldr	r3, [r4, #4]
 800616e:	6123      	str	r3, [r4, #16]
 8006170:	2300      	movs	r3, #0
 8006172:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006176:	e7aa      	b.n	80060ce <_printf_i+0x146>
 8006178:	6923      	ldr	r3, [r4, #16]
 800617a:	4632      	mov	r2, r6
 800617c:	4649      	mov	r1, r9
 800617e:	4640      	mov	r0, r8
 8006180:	47d0      	blx	sl
 8006182:	3001      	adds	r0, #1
 8006184:	d0ad      	beq.n	80060e2 <_printf_i+0x15a>
 8006186:	6823      	ldr	r3, [r4, #0]
 8006188:	079b      	lsls	r3, r3, #30
 800618a:	d413      	bmi.n	80061b4 <_printf_i+0x22c>
 800618c:	68e0      	ldr	r0, [r4, #12]
 800618e:	9b03      	ldr	r3, [sp, #12]
 8006190:	4298      	cmp	r0, r3
 8006192:	bfb8      	it	lt
 8006194:	4618      	movlt	r0, r3
 8006196:	e7a6      	b.n	80060e6 <_printf_i+0x15e>
 8006198:	2301      	movs	r3, #1
 800619a:	4632      	mov	r2, r6
 800619c:	4649      	mov	r1, r9
 800619e:	4640      	mov	r0, r8
 80061a0:	47d0      	blx	sl
 80061a2:	3001      	adds	r0, #1
 80061a4:	d09d      	beq.n	80060e2 <_printf_i+0x15a>
 80061a6:	3501      	adds	r5, #1
 80061a8:	68e3      	ldr	r3, [r4, #12]
 80061aa:	9903      	ldr	r1, [sp, #12]
 80061ac:	1a5b      	subs	r3, r3, r1
 80061ae:	42ab      	cmp	r3, r5
 80061b0:	dcf2      	bgt.n	8006198 <_printf_i+0x210>
 80061b2:	e7eb      	b.n	800618c <_printf_i+0x204>
 80061b4:	2500      	movs	r5, #0
 80061b6:	f104 0619 	add.w	r6, r4, #25
 80061ba:	e7f5      	b.n	80061a8 <_printf_i+0x220>
 80061bc:	08008653 	.word	0x08008653
 80061c0:	08008664 	.word	0x08008664

080061c4 <std>:
 80061c4:	2300      	movs	r3, #0
 80061c6:	b510      	push	{r4, lr}
 80061c8:	4604      	mov	r4, r0
 80061ca:	e9c0 3300 	strd	r3, r3, [r0]
 80061ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80061d2:	6083      	str	r3, [r0, #8]
 80061d4:	8181      	strh	r1, [r0, #12]
 80061d6:	6643      	str	r3, [r0, #100]	@ 0x64
 80061d8:	81c2      	strh	r2, [r0, #14]
 80061da:	6183      	str	r3, [r0, #24]
 80061dc:	4619      	mov	r1, r3
 80061de:	2208      	movs	r2, #8
 80061e0:	305c      	adds	r0, #92	@ 0x5c
 80061e2:	f000 f9f9 	bl	80065d8 <memset>
 80061e6:	4b0d      	ldr	r3, [pc, #52]	@ (800621c <std+0x58>)
 80061e8:	6263      	str	r3, [r4, #36]	@ 0x24
 80061ea:	4b0d      	ldr	r3, [pc, #52]	@ (8006220 <std+0x5c>)
 80061ec:	62a3      	str	r3, [r4, #40]	@ 0x28
 80061ee:	4b0d      	ldr	r3, [pc, #52]	@ (8006224 <std+0x60>)
 80061f0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80061f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006228 <std+0x64>)
 80061f4:	6323      	str	r3, [r4, #48]	@ 0x30
 80061f6:	4b0d      	ldr	r3, [pc, #52]	@ (800622c <std+0x68>)
 80061f8:	6224      	str	r4, [r4, #32]
 80061fa:	429c      	cmp	r4, r3
 80061fc:	d006      	beq.n	800620c <std+0x48>
 80061fe:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006202:	4294      	cmp	r4, r2
 8006204:	d002      	beq.n	800620c <std+0x48>
 8006206:	33d0      	adds	r3, #208	@ 0xd0
 8006208:	429c      	cmp	r4, r3
 800620a:	d105      	bne.n	8006218 <std+0x54>
 800620c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006210:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006214:	f000 ba56 	b.w	80066c4 <__retarget_lock_init_recursive>
 8006218:	bd10      	pop	{r4, pc}
 800621a:	bf00      	nop
 800621c:	08006429 	.word	0x08006429
 8006220:	0800644b 	.word	0x0800644b
 8006224:	08006483 	.word	0x08006483
 8006228:	080064a7 	.word	0x080064a7
 800622c:	20000478 	.word	0x20000478

08006230 <stdio_exit_handler>:
 8006230:	4a02      	ldr	r2, [pc, #8]	@ (800623c <stdio_exit_handler+0xc>)
 8006232:	4903      	ldr	r1, [pc, #12]	@ (8006240 <stdio_exit_handler+0x10>)
 8006234:	4803      	ldr	r0, [pc, #12]	@ (8006244 <stdio_exit_handler+0x14>)
 8006236:	f000 b869 	b.w	800630c <_fwalk_sglue>
 800623a:	bf00      	nop
 800623c:	20000020 	.word	0x20000020
 8006240:	08008095 	.word	0x08008095
 8006244:	2000019c 	.word	0x2000019c

08006248 <cleanup_stdio>:
 8006248:	6841      	ldr	r1, [r0, #4]
 800624a:	4b0c      	ldr	r3, [pc, #48]	@ (800627c <cleanup_stdio+0x34>)
 800624c:	4299      	cmp	r1, r3
 800624e:	b510      	push	{r4, lr}
 8006250:	4604      	mov	r4, r0
 8006252:	d001      	beq.n	8006258 <cleanup_stdio+0x10>
 8006254:	f001 ff1e 	bl	8008094 <_fflush_r>
 8006258:	68a1      	ldr	r1, [r4, #8]
 800625a:	4b09      	ldr	r3, [pc, #36]	@ (8006280 <cleanup_stdio+0x38>)
 800625c:	4299      	cmp	r1, r3
 800625e:	d002      	beq.n	8006266 <cleanup_stdio+0x1e>
 8006260:	4620      	mov	r0, r4
 8006262:	f001 ff17 	bl	8008094 <_fflush_r>
 8006266:	68e1      	ldr	r1, [r4, #12]
 8006268:	4b06      	ldr	r3, [pc, #24]	@ (8006284 <cleanup_stdio+0x3c>)
 800626a:	4299      	cmp	r1, r3
 800626c:	d004      	beq.n	8006278 <cleanup_stdio+0x30>
 800626e:	4620      	mov	r0, r4
 8006270:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006274:	f001 bf0e 	b.w	8008094 <_fflush_r>
 8006278:	bd10      	pop	{r4, pc}
 800627a:	bf00      	nop
 800627c:	20000478 	.word	0x20000478
 8006280:	200004e0 	.word	0x200004e0
 8006284:	20000548 	.word	0x20000548

08006288 <global_stdio_init.part.0>:
 8006288:	b510      	push	{r4, lr}
 800628a:	4b0b      	ldr	r3, [pc, #44]	@ (80062b8 <global_stdio_init.part.0+0x30>)
 800628c:	4c0b      	ldr	r4, [pc, #44]	@ (80062bc <global_stdio_init.part.0+0x34>)
 800628e:	4a0c      	ldr	r2, [pc, #48]	@ (80062c0 <global_stdio_init.part.0+0x38>)
 8006290:	601a      	str	r2, [r3, #0]
 8006292:	4620      	mov	r0, r4
 8006294:	2200      	movs	r2, #0
 8006296:	2104      	movs	r1, #4
 8006298:	f7ff ff94 	bl	80061c4 <std>
 800629c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80062a0:	2201      	movs	r2, #1
 80062a2:	2109      	movs	r1, #9
 80062a4:	f7ff ff8e 	bl	80061c4 <std>
 80062a8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80062ac:	2202      	movs	r2, #2
 80062ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062b2:	2112      	movs	r1, #18
 80062b4:	f7ff bf86 	b.w	80061c4 <std>
 80062b8:	200005b0 	.word	0x200005b0
 80062bc:	20000478 	.word	0x20000478
 80062c0:	08006231 	.word	0x08006231

080062c4 <__sfp_lock_acquire>:
 80062c4:	4801      	ldr	r0, [pc, #4]	@ (80062cc <__sfp_lock_acquire+0x8>)
 80062c6:	f000 b9fe 	b.w	80066c6 <__retarget_lock_acquire_recursive>
 80062ca:	bf00      	nop
 80062cc:	200005b9 	.word	0x200005b9

080062d0 <__sfp_lock_release>:
 80062d0:	4801      	ldr	r0, [pc, #4]	@ (80062d8 <__sfp_lock_release+0x8>)
 80062d2:	f000 b9f9 	b.w	80066c8 <__retarget_lock_release_recursive>
 80062d6:	bf00      	nop
 80062d8:	200005b9 	.word	0x200005b9

080062dc <__sinit>:
 80062dc:	b510      	push	{r4, lr}
 80062de:	4604      	mov	r4, r0
 80062e0:	f7ff fff0 	bl	80062c4 <__sfp_lock_acquire>
 80062e4:	6a23      	ldr	r3, [r4, #32]
 80062e6:	b11b      	cbz	r3, 80062f0 <__sinit+0x14>
 80062e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80062ec:	f7ff bff0 	b.w	80062d0 <__sfp_lock_release>
 80062f0:	4b04      	ldr	r3, [pc, #16]	@ (8006304 <__sinit+0x28>)
 80062f2:	6223      	str	r3, [r4, #32]
 80062f4:	4b04      	ldr	r3, [pc, #16]	@ (8006308 <__sinit+0x2c>)
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	2b00      	cmp	r3, #0
 80062fa:	d1f5      	bne.n	80062e8 <__sinit+0xc>
 80062fc:	f7ff ffc4 	bl	8006288 <global_stdio_init.part.0>
 8006300:	e7f2      	b.n	80062e8 <__sinit+0xc>
 8006302:	bf00      	nop
 8006304:	08006249 	.word	0x08006249
 8006308:	200005b0 	.word	0x200005b0

0800630c <_fwalk_sglue>:
 800630c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006310:	4607      	mov	r7, r0
 8006312:	4688      	mov	r8, r1
 8006314:	4614      	mov	r4, r2
 8006316:	2600      	movs	r6, #0
 8006318:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800631c:	f1b9 0901 	subs.w	r9, r9, #1
 8006320:	d505      	bpl.n	800632e <_fwalk_sglue+0x22>
 8006322:	6824      	ldr	r4, [r4, #0]
 8006324:	2c00      	cmp	r4, #0
 8006326:	d1f7      	bne.n	8006318 <_fwalk_sglue+0xc>
 8006328:	4630      	mov	r0, r6
 800632a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800632e:	89ab      	ldrh	r3, [r5, #12]
 8006330:	2b01      	cmp	r3, #1
 8006332:	d907      	bls.n	8006344 <_fwalk_sglue+0x38>
 8006334:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006338:	3301      	adds	r3, #1
 800633a:	d003      	beq.n	8006344 <_fwalk_sglue+0x38>
 800633c:	4629      	mov	r1, r5
 800633e:	4638      	mov	r0, r7
 8006340:	47c0      	blx	r8
 8006342:	4306      	orrs	r6, r0
 8006344:	3568      	adds	r5, #104	@ 0x68
 8006346:	e7e9      	b.n	800631c <_fwalk_sglue+0x10>

08006348 <iprintf>:
 8006348:	b40f      	push	{r0, r1, r2, r3}
 800634a:	b507      	push	{r0, r1, r2, lr}
 800634c:	4906      	ldr	r1, [pc, #24]	@ (8006368 <iprintf+0x20>)
 800634e:	ab04      	add	r3, sp, #16
 8006350:	6808      	ldr	r0, [r1, #0]
 8006352:	f853 2b04 	ldr.w	r2, [r3], #4
 8006356:	6881      	ldr	r1, [r0, #8]
 8006358:	9301      	str	r3, [sp, #4]
 800635a:	f001 fcff 	bl	8007d5c <_vfiprintf_r>
 800635e:	b003      	add	sp, #12
 8006360:	f85d eb04 	ldr.w	lr, [sp], #4
 8006364:	b004      	add	sp, #16
 8006366:	4770      	bx	lr
 8006368:	20000198 	.word	0x20000198

0800636c <_puts_r>:
 800636c:	6a03      	ldr	r3, [r0, #32]
 800636e:	b570      	push	{r4, r5, r6, lr}
 8006370:	6884      	ldr	r4, [r0, #8]
 8006372:	4605      	mov	r5, r0
 8006374:	460e      	mov	r6, r1
 8006376:	b90b      	cbnz	r3, 800637c <_puts_r+0x10>
 8006378:	f7ff ffb0 	bl	80062dc <__sinit>
 800637c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800637e:	07db      	lsls	r3, r3, #31
 8006380:	d405      	bmi.n	800638e <_puts_r+0x22>
 8006382:	89a3      	ldrh	r3, [r4, #12]
 8006384:	0598      	lsls	r0, r3, #22
 8006386:	d402      	bmi.n	800638e <_puts_r+0x22>
 8006388:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800638a:	f000 f99c 	bl	80066c6 <__retarget_lock_acquire_recursive>
 800638e:	89a3      	ldrh	r3, [r4, #12]
 8006390:	0719      	lsls	r1, r3, #28
 8006392:	d502      	bpl.n	800639a <_puts_r+0x2e>
 8006394:	6923      	ldr	r3, [r4, #16]
 8006396:	2b00      	cmp	r3, #0
 8006398:	d135      	bne.n	8006406 <_puts_r+0x9a>
 800639a:	4621      	mov	r1, r4
 800639c:	4628      	mov	r0, r5
 800639e:	f000 f8c5 	bl	800652c <__swsetup_r>
 80063a2:	b380      	cbz	r0, 8006406 <_puts_r+0x9a>
 80063a4:	f04f 35ff 	mov.w	r5, #4294967295
 80063a8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80063aa:	07da      	lsls	r2, r3, #31
 80063ac:	d405      	bmi.n	80063ba <_puts_r+0x4e>
 80063ae:	89a3      	ldrh	r3, [r4, #12]
 80063b0:	059b      	lsls	r3, r3, #22
 80063b2:	d402      	bmi.n	80063ba <_puts_r+0x4e>
 80063b4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80063b6:	f000 f987 	bl	80066c8 <__retarget_lock_release_recursive>
 80063ba:	4628      	mov	r0, r5
 80063bc:	bd70      	pop	{r4, r5, r6, pc}
 80063be:	2b00      	cmp	r3, #0
 80063c0:	da04      	bge.n	80063cc <_puts_r+0x60>
 80063c2:	69a2      	ldr	r2, [r4, #24]
 80063c4:	429a      	cmp	r2, r3
 80063c6:	dc17      	bgt.n	80063f8 <_puts_r+0x8c>
 80063c8:	290a      	cmp	r1, #10
 80063ca:	d015      	beq.n	80063f8 <_puts_r+0x8c>
 80063cc:	6823      	ldr	r3, [r4, #0]
 80063ce:	1c5a      	adds	r2, r3, #1
 80063d0:	6022      	str	r2, [r4, #0]
 80063d2:	7019      	strb	r1, [r3, #0]
 80063d4:	68a3      	ldr	r3, [r4, #8]
 80063d6:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80063da:	3b01      	subs	r3, #1
 80063dc:	60a3      	str	r3, [r4, #8]
 80063de:	2900      	cmp	r1, #0
 80063e0:	d1ed      	bne.n	80063be <_puts_r+0x52>
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	da11      	bge.n	800640a <_puts_r+0x9e>
 80063e6:	4622      	mov	r2, r4
 80063e8:	210a      	movs	r1, #10
 80063ea:	4628      	mov	r0, r5
 80063ec:	f000 f85f 	bl	80064ae <__swbuf_r>
 80063f0:	3001      	adds	r0, #1
 80063f2:	d0d7      	beq.n	80063a4 <_puts_r+0x38>
 80063f4:	250a      	movs	r5, #10
 80063f6:	e7d7      	b.n	80063a8 <_puts_r+0x3c>
 80063f8:	4622      	mov	r2, r4
 80063fa:	4628      	mov	r0, r5
 80063fc:	f000 f857 	bl	80064ae <__swbuf_r>
 8006400:	3001      	adds	r0, #1
 8006402:	d1e7      	bne.n	80063d4 <_puts_r+0x68>
 8006404:	e7ce      	b.n	80063a4 <_puts_r+0x38>
 8006406:	3e01      	subs	r6, #1
 8006408:	e7e4      	b.n	80063d4 <_puts_r+0x68>
 800640a:	6823      	ldr	r3, [r4, #0]
 800640c:	1c5a      	adds	r2, r3, #1
 800640e:	6022      	str	r2, [r4, #0]
 8006410:	220a      	movs	r2, #10
 8006412:	701a      	strb	r2, [r3, #0]
 8006414:	e7ee      	b.n	80063f4 <_puts_r+0x88>
	...

08006418 <puts>:
 8006418:	4b02      	ldr	r3, [pc, #8]	@ (8006424 <puts+0xc>)
 800641a:	4601      	mov	r1, r0
 800641c:	6818      	ldr	r0, [r3, #0]
 800641e:	f7ff bfa5 	b.w	800636c <_puts_r>
 8006422:	bf00      	nop
 8006424:	20000198 	.word	0x20000198

08006428 <__sread>:
 8006428:	b510      	push	{r4, lr}
 800642a:	460c      	mov	r4, r1
 800642c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006430:	f000 f900 	bl	8006634 <_read_r>
 8006434:	2800      	cmp	r0, #0
 8006436:	bfab      	itete	ge
 8006438:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800643a:	89a3      	ldrhlt	r3, [r4, #12]
 800643c:	181b      	addge	r3, r3, r0
 800643e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8006442:	bfac      	ite	ge
 8006444:	6563      	strge	r3, [r4, #84]	@ 0x54
 8006446:	81a3      	strhlt	r3, [r4, #12]
 8006448:	bd10      	pop	{r4, pc}

0800644a <__swrite>:
 800644a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800644e:	461f      	mov	r7, r3
 8006450:	898b      	ldrh	r3, [r1, #12]
 8006452:	05db      	lsls	r3, r3, #23
 8006454:	4605      	mov	r5, r0
 8006456:	460c      	mov	r4, r1
 8006458:	4616      	mov	r6, r2
 800645a:	d505      	bpl.n	8006468 <__swrite+0x1e>
 800645c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006460:	2302      	movs	r3, #2
 8006462:	2200      	movs	r2, #0
 8006464:	f000 f8d4 	bl	8006610 <_lseek_r>
 8006468:	89a3      	ldrh	r3, [r4, #12]
 800646a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800646e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006472:	81a3      	strh	r3, [r4, #12]
 8006474:	4632      	mov	r2, r6
 8006476:	463b      	mov	r3, r7
 8006478:	4628      	mov	r0, r5
 800647a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800647e:	f000 b8eb 	b.w	8006658 <_write_r>

08006482 <__sseek>:
 8006482:	b510      	push	{r4, lr}
 8006484:	460c      	mov	r4, r1
 8006486:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800648a:	f000 f8c1 	bl	8006610 <_lseek_r>
 800648e:	1c43      	adds	r3, r0, #1
 8006490:	89a3      	ldrh	r3, [r4, #12]
 8006492:	bf15      	itete	ne
 8006494:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006496:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800649a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800649e:	81a3      	strheq	r3, [r4, #12]
 80064a0:	bf18      	it	ne
 80064a2:	81a3      	strhne	r3, [r4, #12]
 80064a4:	bd10      	pop	{r4, pc}

080064a6 <__sclose>:
 80064a6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80064aa:	f000 b8a1 	b.w	80065f0 <_close_r>

080064ae <__swbuf_r>:
 80064ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80064b0:	460e      	mov	r6, r1
 80064b2:	4614      	mov	r4, r2
 80064b4:	4605      	mov	r5, r0
 80064b6:	b118      	cbz	r0, 80064c0 <__swbuf_r+0x12>
 80064b8:	6a03      	ldr	r3, [r0, #32]
 80064ba:	b90b      	cbnz	r3, 80064c0 <__swbuf_r+0x12>
 80064bc:	f7ff ff0e 	bl	80062dc <__sinit>
 80064c0:	69a3      	ldr	r3, [r4, #24]
 80064c2:	60a3      	str	r3, [r4, #8]
 80064c4:	89a3      	ldrh	r3, [r4, #12]
 80064c6:	071a      	lsls	r2, r3, #28
 80064c8:	d501      	bpl.n	80064ce <__swbuf_r+0x20>
 80064ca:	6923      	ldr	r3, [r4, #16]
 80064cc:	b943      	cbnz	r3, 80064e0 <__swbuf_r+0x32>
 80064ce:	4621      	mov	r1, r4
 80064d0:	4628      	mov	r0, r5
 80064d2:	f000 f82b 	bl	800652c <__swsetup_r>
 80064d6:	b118      	cbz	r0, 80064e0 <__swbuf_r+0x32>
 80064d8:	f04f 37ff 	mov.w	r7, #4294967295
 80064dc:	4638      	mov	r0, r7
 80064de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80064e0:	6823      	ldr	r3, [r4, #0]
 80064e2:	6922      	ldr	r2, [r4, #16]
 80064e4:	1a98      	subs	r0, r3, r2
 80064e6:	6963      	ldr	r3, [r4, #20]
 80064e8:	b2f6      	uxtb	r6, r6
 80064ea:	4283      	cmp	r3, r0
 80064ec:	4637      	mov	r7, r6
 80064ee:	dc05      	bgt.n	80064fc <__swbuf_r+0x4e>
 80064f0:	4621      	mov	r1, r4
 80064f2:	4628      	mov	r0, r5
 80064f4:	f001 fdce 	bl	8008094 <_fflush_r>
 80064f8:	2800      	cmp	r0, #0
 80064fa:	d1ed      	bne.n	80064d8 <__swbuf_r+0x2a>
 80064fc:	68a3      	ldr	r3, [r4, #8]
 80064fe:	3b01      	subs	r3, #1
 8006500:	60a3      	str	r3, [r4, #8]
 8006502:	6823      	ldr	r3, [r4, #0]
 8006504:	1c5a      	adds	r2, r3, #1
 8006506:	6022      	str	r2, [r4, #0]
 8006508:	701e      	strb	r6, [r3, #0]
 800650a:	6962      	ldr	r2, [r4, #20]
 800650c:	1c43      	adds	r3, r0, #1
 800650e:	429a      	cmp	r2, r3
 8006510:	d004      	beq.n	800651c <__swbuf_r+0x6e>
 8006512:	89a3      	ldrh	r3, [r4, #12]
 8006514:	07db      	lsls	r3, r3, #31
 8006516:	d5e1      	bpl.n	80064dc <__swbuf_r+0x2e>
 8006518:	2e0a      	cmp	r6, #10
 800651a:	d1df      	bne.n	80064dc <__swbuf_r+0x2e>
 800651c:	4621      	mov	r1, r4
 800651e:	4628      	mov	r0, r5
 8006520:	f001 fdb8 	bl	8008094 <_fflush_r>
 8006524:	2800      	cmp	r0, #0
 8006526:	d0d9      	beq.n	80064dc <__swbuf_r+0x2e>
 8006528:	e7d6      	b.n	80064d8 <__swbuf_r+0x2a>
	...

0800652c <__swsetup_r>:
 800652c:	b538      	push	{r3, r4, r5, lr}
 800652e:	4b29      	ldr	r3, [pc, #164]	@ (80065d4 <__swsetup_r+0xa8>)
 8006530:	4605      	mov	r5, r0
 8006532:	6818      	ldr	r0, [r3, #0]
 8006534:	460c      	mov	r4, r1
 8006536:	b118      	cbz	r0, 8006540 <__swsetup_r+0x14>
 8006538:	6a03      	ldr	r3, [r0, #32]
 800653a:	b90b      	cbnz	r3, 8006540 <__swsetup_r+0x14>
 800653c:	f7ff fece 	bl	80062dc <__sinit>
 8006540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006544:	0719      	lsls	r1, r3, #28
 8006546:	d422      	bmi.n	800658e <__swsetup_r+0x62>
 8006548:	06da      	lsls	r2, r3, #27
 800654a:	d407      	bmi.n	800655c <__swsetup_r+0x30>
 800654c:	2209      	movs	r2, #9
 800654e:	602a      	str	r2, [r5, #0]
 8006550:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006554:	81a3      	strh	r3, [r4, #12]
 8006556:	f04f 30ff 	mov.w	r0, #4294967295
 800655a:	e033      	b.n	80065c4 <__swsetup_r+0x98>
 800655c:	0758      	lsls	r0, r3, #29
 800655e:	d512      	bpl.n	8006586 <__swsetup_r+0x5a>
 8006560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006562:	b141      	cbz	r1, 8006576 <__swsetup_r+0x4a>
 8006564:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006568:	4299      	cmp	r1, r3
 800656a:	d002      	beq.n	8006572 <__swsetup_r+0x46>
 800656c:	4628      	mov	r0, r5
 800656e:	f000 ff33 	bl	80073d8 <_free_r>
 8006572:	2300      	movs	r3, #0
 8006574:	6363      	str	r3, [r4, #52]	@ 0x34
 8006576:	89a3      	ldrh	r3, [r4, #12]
 8006578:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800657c:	81a3      	strh	r3, [r4, #12]
 800657e:	2300      	movs	r3, #0
 8006580:	6063      	str	r3, [r4, #4]
 8006582:	6923      	ldr	r3, [r4, #16]
 8006584:	6023      	str	r3, [r4, #0]
 8006586:	89a3      	ldrh	r3, [r4, #12]
 8006588:	f043 0308 	orr.w	r3, r3, #8
 800658c:	81a3      	strh	r3, [r4, #12]
 800658e:	6923      	ldr	r3, [r4, #16]
 8006590:	b94b      	cbnz	r3, 80065a6 <__swsetup_r+0x7a>
 8006592:	89a3      	ldrh	r3, [r4, #12]
 8006594:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006598:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800659c:	d003      	beq.n	80065a6 <__swsetup_r+0x7a>
 800659e:	4621      	mov	r1, r4
 80065a0:	4628      	mov	r0, r5
 80065a2:	f001 fdd7 	bl	8008154 <__smakebuf_r>
 80065a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80065aa:	f013 0201 	ands.w	r2, r3, #1
 80065ae:	d00a      	beq.n	80065c6 <__swsetup_r+0x9a>
 80065b0:	2200      	movs	r2, #0
 80065b2:	60a2      	str	r2, [r4, #8]
 80065b4:	6962      	ldr	r2, [r4, #20]
 80065b6:	4252      	negs	r2, r2
 80065b8:	61a2      	str	r2, [r4, #24]
 80065ba:	6922      	ldr	r2, [r4, #16]
 80065bc:	b942      	cbnz	r2, 80065d0 <__swsetup_r+0xa4>
 80065be:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80065c2:	d1c5      	bne.n	8006550 <__swsetup_r+0x24>
 80065c4:	bd38      	pop	{r3, r4, r5, pc}
 80065c6:	0799      	lsls	r1, r3, #30
 80065c8:	bf58      	it	pl
 80065ca:	6962      	ldrpl	r2, [r4, #20]
 80065cc:	60a2      	str	r2, [r4, #8]
 80065ce:	e7f4      	b.n	80065ba <__swsetup_r+0x8e>
 80065d0:	2000      	movs	r0, #0
 80065d2:	e7f7      	b.n	80065c4 <__swsetup_r+0x98>
 80065d4:	20000198 	.word	0x20000198

080065d8 <memset>:
 80065d8:	4402      	add	r2, r0
 80065da:	4603      	mov	r3, r0
 80065dc:	4293      	cmp	r3, r2
 80065de:	d100      	bne.n	80065e2 <memset+0xa>
 80065e0:	4770      	bx	lr
 80065e2:	f803 1b01 	strb.w	r1, [r3], #1
 80065e6:	e7f9      	b.n	80065dc <memset+0x4>

080065e8 <_localeconv_r>:
 80065e8:	4800      	ldr	r0, [pc, #0]	@ (80065ec <_localeconv_r+0x4>)
 80065ea:	4770      	bx	lr
 80065ec:	2000011c 	.word	0x2000011c

080065f0 <_close_r>:
 80065f0:	b538      	push	{r3, r4, r5, lr}
 80065f2:	4d06      	ldr	r5, [pc, #24]	@ (800660c <_close_r+0x1c>)
 80065f4:	2300      	movs	r3, #0
 80065f6:	4604      	mov	r4, r0
 80065f8:	4608      	mov	r0, r1
 80065fa:	602b      	str	r3, [r5, #0]
 80065fc:	f7fb fbc6 	bl	8001d8c <_close>
 8006600:	1c43      	adds	r3, r0, #1
 8006602:	d102      	bne.n	800660a <_close_r+0x1a>
 8006604:	682b      	ldr	r3, [r5, #0]
 8006606:	b103      	cbz	r3, 800660a <_close_r+0x1a>
 8006608:	6023      	str	r3, [r4, #0]
 800660a:	bd38      	pop	{r3, r4, r5, pc}
 800660c:	200005b4 	.word	0x200005b4

08006610 <_lseek_r>:
 8006610:	b538      	push	{r3, r4, r5, lr}
 8006612:	4d07      	ldr	r5, [pc, #28]	@ (8006630 <_lseek_r+0x20>)
 8006614:	4604      	mov	r4, r0
 8006616:	4608      	mov	r0, r1
 8006618:	4611      	mov	r1, r2
 800661a:	2200      	movs	r2, #0
 800661c:	602a      	str	r2, [r5, #0]
 800661e:	461a      	mov	r2, r3
 8006620:	f7fb fbdb 	bl	8001dda <_lseek>
 8006624:	1c43      	adds	r3, r0, #1
 8006626:	d102      	bne.n	800662e <_lseek_r+0x1e>
 8006628:	682b      	ldr	r3, [r5, #0]
 800662a:	b103      	cbz	r3, 800662e <_lseek_r+0x1e>
 800662c:	6023      	str	r3, [r4, #0]
 800662e:	bd38      	pop	{r3, r4, r5, pc}
 8006630:	200005b4 	.word	0x200005b4

08006634 <_read_r>:
 8006634:	b538      	push	{r3, r4, r5, lr}
 8006636:	4d07      	ldr	r5, [pc, #28]	@ (8006654 <_read_r+0x20>)
 8006638:	4604      	mov	r4, r0
 800663a:	4608      	mov	r0, r1
 800663c:	4611      	mov	r1, r2
 800663e:	2200      	movs	r2, #0
 8006640:	602a      	str	r2, [r5, #0]
 8006642:	461a      	mov	r2, r3
 8006644:	f7fb fb69 	bl	8001d1a <_read>
 8006648:	1c43      	adds	r3, r0, #1
 800664a:	d102      	bne.n	8006652 <_read_r+0x1e>
 800664c:	682b      	ldr	r3, [r5, #0]
 800664e:	b103      	cbz	r3, 8006652 <_read_r+0x1e>
 8006650:	6023      	str	r3, [r4, #0]
 8006652:	bd38      	pop	{r3, r4, r5, pc}
 8006654:	200005b4 	.word	0x200005b4

08006658 <_write_r>:
 8006658:	b538      	push	{r3, r4, r5, lr}
 800665a:	4d07      	ldr	r5, [pc, #28]	@ (8006678 <_write_r+0x20>)
 800665c:	4604      	mov	r4, r0
 800665e:	4608      	mov	r0, r1
 8006660:	4611      	mov	r1, r2
 8006662:	2200      	movs	r2, #0
 8006664:	602a      	str	r2, [r5, #0]
 8006666:	461a      	mov	r2, r3
 8006668:	f7fb fb74 	bl	8001d54 <_write>
 800666c:	1c43      	adds	r3, r0, #1
 800666e:	d102      	bne.n	8006676 <_write_r+0x1e>
 8006670:	682b      	ldr	r3, [r5, #0]
 8006672:	b103      	cbz	r3, 8006676 <_write_r+0x1e>
 8006674:	6023      	str	r3, [r4, #0]
 8006676:	bd38      	pop	{r3, r4, r5, pc}
 8006678:	200005b4 	.word	0x200005b4

0800667c <__libc_init_array>:
 800667c:	b570      	push	{r4, r5, r6, lr}
 800667e:	4d0d      	ldr	r5, [pc, #52]	@ (80066b4 <__libc_init_array+0x38>)
 8006680:	4c0d      	ldr	r4, [pc, #52]	@ (80066b8 <__libc_init_array+0x3c>)
 8006682:	1b64      	subs	r4, r4, r5
 8006684:	10a4      	asrs	r4, r4, #2
 8006686:	2600      	movs	r6, #0
 8006688:	42a6      	cmp	r6, r4
 800668a:	d109      	bne.n	80066a0 <__libc_init_array+0x24>
 800668c:	4d0b      	ldr	r5, [pc, #44]	@ (80066bc <__libc_init_array+0x40>)
 800668e:	4c0c      	ldr	r4, [pc, #48]	@ (80066c0 <__libc_init_array+0x44>)
 8006690:	f001 fe2e 	bl	80082f0 <_init>
 8006694:	1b64      	subs	r4, r4, r5
 8006696:	10a4      	asrs	r4, r4, #2
 8006698:	2600      	movs	r6, #0
 800669a:	42a6      	cmp	r6, r4
 800669c:	d105      	bne.n	80066aa <__libc_init_array+0x2e>
 800669e:	bd70      	pop	{r4, r5, r6, pc}
 80066a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80066a4:	4798      	blx	r3
 80066a6:	3601      	adds	r6, #1
 80066a8:	e7ee      	b.n	8006688 <__libc_init_array+0xc>
 80066aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80066ae:	4798      	blx	r3
 80066b0:	3601      	adds	r6, #1
 80066b2:	e7f2      	b.n	800669a <__libc_init_array+0x1e>
 80066b4:	080088b8 	.word	0x080088b8
 80066b8:	080088b8 	.word	0x080088b8
 80066bc:	080088b8 	.word	0x080088b8
 80066c0:	080088bc 	.word	0x080088bc

080066c4 <__retarget_lock_init_recursive>:
 80066c4:	4770      	bx	lr

080066c6 <__retarget_lock_acquire_recursive>:
 80066c6:	4770      	bx	lr

080066c8 <__retarget_lock_release_recursive>:
 80066c8:	4770      	bx	lr

080066ca <memcpy>:
 80066ca:	440a      	add	r2, r1
 80066cc:	4291      	cmp	r1, r2
 80066ce:	f100 33ff 	add.w	r3, r0, #4294967295
 80066d2:	d100      	bne.n	80066d6 <memcpy+0xc>
 80066d4:	4770      	bx	lr
 80066d6:	b510      	push	{r4, lr}
 80066d8:	f811 4b01 	ldrb.w	r4, [r1], #1
 80066dc:	f803 4f01 	strb.w	r4, [r3, #1]!
 80066e0:	4291      	cmp	r1, r2
 80066e2:	d1f9      	bne.n	80066d8 <memcpy+0xe>
 80066e4:	bd10      	pop	{r4, pc}
	...

080066e8 <__assert_func>:
 80066e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80066ea:	4614      	mov	r4, r2
 80066ec:	461a      	mov	r2, r3
 80066ee:	4b09      	ldr	r3, [pc, #36]	@ (8006714 <__assert_func+0x2c>)
 80066f0:	681b      	ldr	r3, [r3, #0]
 80066f2:	4605      	mov	r5, r0
 80066f4:	68d8      	ldr	r0, [r3, #12]
 80066f6:	b14c      	cbz	r4, 800670c <__assert_func+0x24>
 80066f8:	4b07      	ldr	r3, [pc, #28]	@ (8006718 <__assert_func+0x30>)
 80066fa:	9100      	str	r1, [sp, #0]
 80066fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006700:	4906      	ldr	r1, [pc, #24]	@ (800671c <__assert_func+0x34>)
 8006702:	462b      	mov	r3, r5
 8006704:	f001 fcee 	bl	80080e4 <fiprintf>
 8006708:	f001 fd92 	bl	8008230 <abort>
 800670c:	4b04      	ldr	r3, [pc, #16]	@ (8006720 <__assert_func+0x38>)
 800670e:	461c      	mov	r4, r3
 8006710:	e7f3      	b.n	80066fa <__assert_func+0x12>
 8006712:	bf00      	nop
 8006714:	20000198 	.word	0x20000198
 8006718:	0800867f 	.word	0x0800867f
 800671c:	0800868c 	.word	0x0800868c
 8006720:	080086ba 	.word	0x080086ba

08006724 <quorem>:
 8006724:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006728:	6903      	ldr	r3, [r0, #16]
 800672a:	690c      	ldr	r4, [r1, #16]
 800672c:	42a3      	cmp	r3, r4
 800672e:	4607      	mov	r7, r0
 8006730:	db7e      	blt.n	8006830 <quorem+0x10c>
 8006732:	3c01      	subs	r4, #1
 8006734:	f101 0814 	add.w	r8, r1, #20
 8006738:	00a3      	lsls	r3, r4, #2
 800673a:	f100 0514 	add.w	r5, r0, #20
 800673e:	9300      	str	r3, [sp, #0]
 8006740:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006744:	9301      	str	r3, [sp, #4]
 8006746:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800674a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800674e:	3301      	adds	r3, #1
 8006750:	429a      	cmp	r2, r3
 8006752:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8006756:	fbb2 f6f3 	udiv	r6, r2, r3
 800675a:	d32e      	bcc.n	80067ba <quorem+0x96>
 800675c:	f04f 0a00 	mov.w	sl, #0
 8006760:	46c4      	mov	ip, r8
 8006762:	46ae      	mov	lr, r5
 8006764:	46d3      	mov	fp, sl
 8006766:	f85c 3b04 	ldr.w	r3, [ip], #4
 800676a:	b298      	uxth	r0, r3
 800676c:	fb06 a000 	mla	r0, r6, r0, sl
 8006770:	0c02      	lsrs	r2, r0, #16
 8006772:	0c1b      	lsrs	r3, r3, #16
 8006774:	fb06 2303 	mla	r3, r6, r3, r2
 8006778:	f8de 2000 	ldr.w	r2, [lr]
 800677c:	b280      	uxth	r0, r0
 800677e:	b292      	uxth	r2, r2
 8006780:	1a12      	subs	r2, r2, r0
 8006782:	445a      	add	r2, fp
 8006784:	f8de 0000 	ldr.w	r0, [lr]
 8006788:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800678c:	b29b      	uxth	r3, r3
 800678e:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8006792:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8006796:	b292      	uxth	r2, r2
 8006798:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800679c:	45e1      	cmp	r9, ip
 800679e:	f84e 2b04 	str.w	r2, [lr], #4
 80067a2:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80067a6:	d2de      	bcs.n	8006766 <quorem+0x42>
 80067a8:	9b00      	ldr	r3, [sp, #0]
 80067aa:	58eb      	ldr	r3, [r5, r3]
 80067ac:	b92b      	cbnz	r3, 80067ba <quorem+0x96>
 80067ae:	9b01      	ldr	r3, [sp, #4]
 80067b0:	3b04      	subs	r3, #4
 80067b2:	429d      	cmp	r5, r3
 80067b4:	461a      	mov	r2, r3
 80067b6:	d32f      	bcc.n	8006818 <quorem+0xf4>
 80067b8:	613c      	str	r4, [r7, #16]
 80067ba:	4638      	mov	r0, r7
 80067bc:	f001 f990 	bl	8007ae0 <__mcmp>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	db25      	blt.n	8006810 <quorem+0xec>
 80067c4:	4629      	mov	r1, r5
 80067c6:	2000      	movs	r0, #0
 80067c8:	f858 2b04 	ldr.w	r2, [r8], #4
 80067cc:	f8d1 c000 	ldr.w	ip, [r1]
 80067d0:	fa1f fe82 	uxth.w	lr, r2
 80067d4:	fa1f f38c 	uxth.w	r3, ip
 80067d8:	eba3 030e 	sub.w	r3, r3, lr
 80067dc:	4403      	add	r3, r0
 80067de:	0c12      	lsrs	r2, r2, #16
 80067e0:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80067e4:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80067e8:	b29b      	uxth	r3, r3
 80067ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80067ee:	45c1      	cmp	r9, r8
 80067f0:	f841 3b04 	str.w	r3, [r1], #4
 80067f4:	ea4f 4022 	mov.w	r0, r2, asr #16
 80067f8:	d2e6      	bcs.n	80067c8 <quorem+0xa4>
 80067fa:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80067fe:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006802:	b922      	cbnz	r2, 800680e <quorem+0xea>
 8006804:	3b04      	subs	r3, #4
 8006806:	429d      	cmp	r5, r3
 8006808:	461a      	mov	r2, r3
 800680a:	d30b      	bcc.n	8006824 <quorem+0x100>
 800680c:	613c      	str	r4, [r7, #16]
 800680e:	3601      	adds	r6, #1
 8006810:	4630      	mov	r0, r6
 8006812:	b003      	add	sp, #12
 8006814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006818:	6812      	ldr	r2, [r2, #0]
 800681a:	3b04      	subs	r3, #4
 800681c:	2a00      	cmp	r2, #0
 800681e:	d1cb      	bne.n	80067b8 <quorem+0x94>
 8006820:	3c01      	subs	r4, #1
 8006822:	e7c6      	b.n	80067b2 <quorem+0x8e>
 8006824:	6812      	ldr	r2, [r2, #0]
 8006826:	3b04      	subs	r3, #4
 8006828:	2a00      	cmp	r2, #0
 800682a:	d1ef      	bne.n	800680c <quorem+0xe8>
 800682c:	3c01      	subs	r4, #1
 800682e:	e7ea      	b.n	8006806 <quorem+0xe2>
 8006830:	2000      	movs	r0, #0
 8006832:	e7ee      	b.n	8006812 <quorem+0xee>
 8006834:	0000      	movs	r0, r0
	...

08006838 <_dtoa_r>:
 8006838:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800683c:	69c7      	ldr	r7, [r0, #28]
 800683e:	b097      	sub	sp, #92	@ 0x5c
 8006840:	ed8d 0b04 	vstr	d0, [sp, #16]
 8006844:	ec55 4b10 	vmov	r4, r5, d0
 8006848:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800684a:	9107      	str	r1, [sp, #28]
 800684c:	4681      	mov	r9, r0
 800684e:	920c      	str	r2, [sp, #48]	@ 0x30
 8006850:	9311      	str	r3, [sp, #68]	@ 0x44
 8006852:	b97f      	cbnz	r7, 8006874 <_dtoa_r+0x3c>
 8006854:	2010      	movs	r0, #16
 8006856:	f000 fe09 	bl	800746c <malloc>
 800685a:	4602      	mov	r2, r0
 800685c:	f8c9 001c 	str.w	r0, [r9, #28]
 8006860:	b920      	cbnz	r0, 800686c <_dtoa_r+0x34>
 8006862:	4ba9      	ldr	r3, [pc, #676]	@ (8006b08 <_dtoa_r+0x2d0>)
 8006864:	21ef      	movs	r1, #239	@ 0xef
 8006866:	48a9      	ldr	r0, [pc, #676]	@ (8006b0c <_dtoa_r+0x2d4>)
 8006868:	f7ff ff3e 	bl	80066e8 <__assert_func>
 800686c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8006870:	6007      	str	r7, [r0, #0]
 8006872:	60c7      	str	r7, [r0, #12]
 8006874:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006878:	6819      	ldr	r1, [r3, #0]
 800687a:	b159      	cbz	r1, 8006894 <_dtoa_r+0x5c>
 800687c:	685a      	ldr	r2, [r3, #4]
 800687e:	604a      	str	r2, [r1, #4]
 8006880:	2301      	movs	r3, #1
 8006882:	4093      	lsls	r3, r2
 8006884:	608b      	str	r3, [r1, #8]
 8006886:	4648      	mov	r0, r9
 8006888:	f000 fef8 	bl	800767c <_Bfree>
 800688c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006890:	2200      	movs	r2, #0
 8006892:	601a      	str	r2, [r3, #0]
 8006894:	1e2b      	subs	r3, r5, #0
 8006896:	bfb9      	ittee	lt
 8006898:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800689c:	9305      	strlt	r3, [sp, #20]
 800689e:	2300      	movge	r3, #0
 80068a0:	6033      	strge	r3, [r6, #0]
 80068a2:	9f05      	ldr	r7, [sp, #20]
 80068a4:	4b9a      	ldr	r3, [pc, #616]	@ (8006b10 <_dtoa_r+0x2d8>)
 80068a6:	bfbc      	itt	lt
 80068a8:	2201      	movlt	r2, #1
 80068aa:	6032      	strlt	r2, [r6, #0]
 80068ac:	43bb      	bics	r3, r7
 80068ae:	d112      	bne.n	80068d6 <_dtoa_r+0x9e>
 80068b0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068b2:	f242 730f 	movw	r3, #9999	@ 0x270f
 80068b6:	6013      	str	r3, [r2, #0]
 80068b8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80068bc:	4323      	orrs	r3, r4
 80068be:	f000 855a 	beq.w	8007376 <_dtoa_r+0xb3e>
 80068c2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068c4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8006b24 <_dtoa_r+0x2ec>
 80068c8:	2b00      	cmp	r3, #0
 80068ca:	f000 855c 	beq.w	8007386 <_dtoa_r+0xb4e>
 80068ce:	f10a 0303 	add.w	r3, sl, #3
 80068d2:	f000 bd56 	b.w	8007382 <_dtoa_r+0xb4a>
 80068d6:	ed9d 7b04 	vldr	d7, [sp, #16]
 80068da:	2200      	movs	r2, #0
 80068dc:	ec51 0b17 	vmov	r0, r1, d7
 80068e0:	2300      	movs	r3, #0
 80068e2:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80068e6:	f7fa f8ff 	bl	8000ae8 <__aeabi_dcmpeq>
 80068ea:	4680      	mov	r8, r0
 80068ec:	b158      	cbz	r0, 8006906 <_dtoa_r+0xce>
 80068ee:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80068f0:	2301      	movs	r3, #1
 80068f2:	6013      	str	r3, [r2, #0]
 80068f4:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80068f6:	b113      	cbz	r3, 80068fe <_dtoa_r+0xc6>
 80068f8:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80068fa:	4b86      	ldr	r3, [pc, #536]	@ (8006b14 <_dtoa_r+0x2dc>)
 80068fc:	6013      	str	r3, [r2, #0]
 80068fe:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8006b28 <_dtoa_r+0x2f0>
 8006902:	f000 bd40 	b.w	8007386 <_dtoa_r+0xb4e>
 8006906:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800690a:	aa14      	add	r2, sp, #80	@ 0x50
 800690c:	a915      	add	r1, sp, #84	@ 0x54
 800690e:	4648      	mov	r0, r9
 8006910:	f001 f996 	bl	8007c40 <__d2b>
 8006914:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8006918:	9002      	str	r0, [sp, #8]
 800691a:	2e00      	cmp	r6, #0
 800691c:	d078      	beq.n	8006a10 <_dtoa_r+0x1d8>
 800691e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006920:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 8006924:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006928:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800692c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8006930:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8006934:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8006938:	4619      	mov	r1, r3
 800693a:	2200      	movs	r2, #0
 800693c:	4b76      	ldr	r3, [pc, #472]	@ (8006b18 <_dtoa_r+0x2e0>)
 800693e:	f7f9 fcb3 	bl	80002a8 <__aeabi_dsub>
 8006942:	a36b      	add	r3, pc, #428	@ (adr r3, 8006af0 <_dtoa_r+0x2b8>)
 8006944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006948:	f7f9 fe66 	bl	8000618 <__aeabi_dmul>
 800694c:	a36a      	add	r3, pc, #424	@ (adr r3, 8006af8 <_dtoa_r+0x2c0>)
 800694e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006952:	f7f9 fcab 	bl	80002ac <__adddf3>
 8006956:	4604      	mov	r4, r0
 8006958:	4630      	mov	r0, r6
 800695a:	460d      	mov	r5, r1
 800695c:	f7f9 fdf2 	bl	8000544 <__aeabi_i2d>
 8006960:	a367      	add	r3, pc, #412	@ (adr r3, 8006b00 <_dtoa_r+0x2c8>)
 8006962:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006966:	f7f9 fe57 	bl	8000618 <__aeabi_dmul>
 800696a:	4602      	mov	r2, r0
 800696c:	460b      	mov	r3, r1
 800696e:	4620      	mov	r0, r4
 8006970:	4629      	mov	r1, r5
 8006972:	f7f9 fc9b 	bl	80002ac <__adddf3>
 8006976:	4604      	mov	r4, r0
 8006978:	460d      	mov	r5, r1
 800697a:	f7fa f8fd 	bl	8000b78 <__aeabi_d2iz>
 800697e:	2200      	movs	r2, #0
 8006980:	4607      	mov	r7, r0
 8006982:	2300      	movs	r3, #0
 8006984:	4620      	mov	r0, r4
 8006986:	4629      	mov	r1, r5
 8006988:	f7fa f8b8 	bl	8000afc <__aeabi_dcmplt>
 800698c:	b140      	cbz	r0, 80069a0 <_dtoa_r+0x168>
 800698e:	4638      	mov	r0, r7
 8006990:	f7f9 fdd8 	bl	8000544 <__aeabi_i2d>
 8006994:	4622      	mov	r2, r4
 8006996:	462b      	mov	r3, r5
 8006998:	f7fa f8a6 	bl	8000ae8 <__aeabi_dcmpeq>
 800699c:	b900      	cbnz	r0, 80069a0 <_dtoa_r+0x168>
 800699e:	3f01      	subs	r7, #1
 80069a0:	2f16      	cmp	r7, #22
 80069a2:	d852      	bhi.n	8006a4a <_dtoa_r+0x212>
 80069a4:	4b5d      	ldr	r3, [pc, #372]	@ (8006b1c <_dtoa_r+0x2e4>)
 80069a6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80069aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069ae:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80069b2:	f7fa f8a3 	bl	8000afc <__aeabi_dcmplt>
 80069b6:	2800      	cmp	r0, #0
 80069b8:	d049      	beq.n	8006a4e <_dtoa_r+0x216>
 80069ba:	3f01      	subs	r7, #1
 80069bc:	2300      	movs	r3, #0
 80069be:	9310      	str	r3, [sp, #64]	@ 0x40
 80069c0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80069c2:	1b9b      	subs	r3, r3, r6
 80069c4:	1e5a      	subs	r2, r3, #1
 80069c6:	bf45      	ittet	mi
 80069c8:	f1c3 0301 	rsbmi	r3, r3, #1
 80069cc:	9300      	strmi	r3, [sp, #0]
 80069ce:	2300      	movpl	r3, #0
 80069d0:	2300      	movmi	r3, #0
 80069d2:	9206      	str	r2, [sp, #24]
 80069d4:	bf54      	ite	pl
 80069d6:	9300      	strpl	r3, [sp, #0]
 80069d8:	9306      	strmi	r3, [sp, #24]
 80069da:	2f00      	cmp	r7, #0
 80069dc:	db39      	blt.n	8006a52 <_dtoa_r+0x21a>
 80069de:	9b06      	ldr	r3, [sp, #24]
 80069e0:	970d      	str	r7, [sp, #52]	@ 0x34
 80069e2:	443b      	add	r3, r7
 80069e4:	9306      	str	r3, [sp, #24]
 80069e6:	2300      	movs	r3, #0
 80069e8:	9308      	str	r3, [sp, #32]
 80069ea:	9b07      	ldr	r3, [sp, #28]
 80069ec:	2b09      	cmp	r3, #9
 80069ee:	d863      	bhi.n	8006ab8 <_dtoa_r+0x280>
 80069f0:	2b05      	cmp	r3, #5
 80069f2:	bfc4      	itt	gt
 80069f4:	3b04      	subgt	r3, #4
 80069f6:	9307      	strgt	r3, [sp, #28]
 80069f8:	9b07      	ldr	r3, [sp, #28]
 80069fa:	f1a3 0302 	sub.w	r3, r3, #2
 80069fe:	bfcc      	ite	gt
 8006a00:	2400      	movgt	r4, #0
 8006a02:	2401      	movle	r4, #1
 8006a04:	2b03      	cmp	r3, #3
 8006a06:	d863      	bhi.n	8006ad0 <_dtoa_r+0x298>
 8006a08:	e8df f003 	tbb	[pc, r3]
 8006a0c:	2b375452 	.word	0x2b375452
 8006a10:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006a14:	441e      	add	r6, r3
 8006a16:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8006a1a:	2b20      	cmp	r3, #32
 8006a1c:	bfc1      	itttt	gt
 8006a1e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006a22:	409f      	lslgt	r7, r3
 8006a24:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8006a28:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006a2c:	bfd6      	itet	le
 8006a2e:	f1c3 0320 	rsble	r3, r3, #32
 8006a32:	ea47 0003 	orrgt.w	r0, r7, r3
 8006a36:	fa04 f003 	lslle.w	r0, r4, r3
 8006a3a:	f7f9 fd73 	bl	8000524 <__aeabi_ui2d>
 8006a3e:	2201      	movs	r2, #1
 8006a40:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8006a44:	3e01      	subs	r6, #1
 8006a46:	9212      	str	r2, [sp, #72]	@ 0x48
 8006a48:	e776      	b.n	8006938 <_dtoa_r+0x100>
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e7b7      	b.n	80069be <_dtoa_r+0x186>
 8006a4e:	9010      	str	r0, [sp, #64]	@ 0x40
 8006a50:	e7b6      	b.n	80069c0 <_dtoa_r+0x188>
 8006a52:	9b00      	ldr	r3, [sp, #0]
 8006a54:	1bdb      	subs	r3, r3, r7
 8006a56:	9300      	str	r3, [sp, #0]
 8006a58:	427b      	negs	r3, r7
 8006a5a:	9308      	str	r3, [sp, #32]
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	930d      	str	r3, [sp, #52]	@ 0x34
 8006a60:	e7c3      	b.n	80069ea <_dtoa_r+0x1b2>
 8006a62:	2301      	movs	r3, #1
 8006a64:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a66:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a68:	eb07 0b03 	add.w	fp, r7, r3
 8006a6c:	f10b 0301 	add.w	r3, fp, #1
 8006a70:	2b01      	cmp	r3, #1
 8006a72:	9303      	str	r3, [sp, #12]
 8006a74:	bfb8      	it	lt
 8006a76:	2301      	movlt	r3, #1
 8006a78:	e006      	b.n	8006a88 <_dtoa_r+0x250>
 8006a7a:	2301      	movs	r3, #1
 8006a7c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a7e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	dd28      	ble.n	8006ad6 <_dtoa_r+0x29e>
 8006a84:	469b      	mov	fp, r3
 8006a86:	9303      	str	r3, [sp, #12]
 8006a88:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006a8c:	2100      	movs	r1, #0
 8006a8e:	2204      	movs	r2, #4
 8006a90:	f102 0514 	add.w	r5, r2, #20
 8006a94:	429d      	cmp	r5, r3
 8006a96:	d926      	bls.n	8006ae6 <_dtoa_r+0x2ae>
 8006a98:	6041      	str	r1, [r0, #4]
 8006a9a:	4648      	mov	r0, r9
 8006a9c:	f000 fdae 	bl	80075fc <_Balloc>
 8006aa0:	4682      	mov	sl, r0
 8006aa2:	2800      	cmp	r0, #0
 8006aa4:	d142      	bne.n	8006b2c <_dtoa_r+0x2f4>
 8006aa6:	4b1e      	ldr	r3, [pc, #120]	@ (8006b20 <_dtoa_r+0x2e8>)
 8006aa8:	4602      	mov	r2, r0
 8006aaa:	f240 11af 	movw	r1, #431	@ 0x1af
 8006aae:	e6da      	b.n	8006866 <_dtoa_r+0x2e>
 8006ab0:	2300      	movs	r3, #0
 8006ab2:	e7e3      	b.n	8006a7c <_dtoa_r+0x244>
 8006ab4:	2300      	movs	r3, #0
 8006ab6:	e7d5      	b.n	8006a64 <_dtoa_r+0x22c>
 8006ab8:	2401      	movs	r4, #1
 8006aba:	2300      	movs	r3, #0
 8006abc:	9307      	str	r3, [sp, #28]
 8006abe:	9409      	str	r4, [sp, #36]	@ 0x24
 8006ac0:	f04f 3bff 	mov.w	fp, #4294967295
 8006ac4:	2200      	movs	r2, #0
 8006ac6:	f8cd b00c 	str.w	fp, [sp, #12]
 8006aca:	2312      	movs	r3, #18
 8006acc:	920c      	str	r2, [sp, #48]	@ 0x30
 8006ace:	e7db      	b.n	8006a88 <_dtoa_r+0x250>
 8006ad0:	2301      	movs	r3, #1
 8006ad2:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ad4:	e7f4      	b.n	8006ac0 <_dtoa_r+0x288>
 8006ad6:	f04f 0b01 	mov.w	fp, #1
 8006ada:	f8cd b00c 	str.w	fp, [sp, #12]
 8006ade:	465b      	mov	r3, fp
 8006ae0:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8006ae4:	e7d0      	b.n	8006a88 <_dtoa_r+0x250>
 8006ae6:	3101      	adds	r1, #1
 8006ae8:	0052      	lsls	r2, r2, #1
 8006aea:	e7d1      	b.n	8006a90 <_dtoa_r+0x258>
 8006aec:	f3af 8000 	nop.w
 8006af0:	636f4361 	.word	0x636f4361
 8006af4:	3fd287a7 	.word	0x3fd287a7
 8006af8:	8b60c8b3 	.word	0x8b60c8b3
 8006afc:	3fc68a28 	.word	0x3fc68a28
 8006b00:	509f79fb 	.word	0x509f79fb
 8006b04:	3fd34413 	.word	0x3fd34413
 8006b08:	080086c8 	.word	0x080086c8
 8006b0c:	080086df 	.word	0x080086df
 8006b10:	7ff00000 	.word	0x7ff00000
 8006b14:	08008652 	.word	0x08008652
 8006b18:	3ff80000 	.word	0x3ff80000
 8006b1c:	080087e8 	.word	0x080087e8
 8006b20:	08008737 	.word	0x08008737
 8006b24:	080086c4 	.word	0x080086c4
 8006b28:	08008651 	.word	0x08008651
 8006b2c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006b30:	6018      	str	r0, [r3, #0]
 8006b32:	9b03      	ldr	r3, [sp, #12]
 8006b34:	2b0e      	cmp	r3, #14
 8006b36:	f200 80a1 	bhi.w	8006c7c <_dtoa_r+0x444>
 8006b3a:	2c00      	cmp	r4, #0
 8006b3c:	f000 809e 	beq.w	8006c7c <_dtoa_r+0x444>
 8006b40:	2f00      	cmp	r7, #0
 8006b42:	dd33      	ble.n	8006bac <_dtoa_r+0x374>
 8006b44:	4b9c      	ldr	r3, [pc, #624]	@ (8006db8 <_dtoa_r+0x580>)
 8006b46:	f007 020f 	and.w	r2, r7, #15
 8006b4a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006b4e:	ed93 7b00 	vldr	d7, [r3]
 8006b52:	05f8      	lsls	r0, r7, #23
 8006b54:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8006b58:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006b5c:	d516      	bpl.n	8006b8c <_dtoa_r+0x354>
 8006b5e:	4b97      	ldr	r3, [pc, #604]	@ (8006dbc <_dtoa_r+0x584>)
 8006b60:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006b64:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006b68:	f7f9 fe80 	bl	800086c <__aeabi_ddiv>
 8006b6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b70:	f004 040f 	and.w	r4, r4, #15
 8006b74:	2603      	movs	r6, #3
 8006b76:	4d91      	ldr	r5, [pc, #580]	@ (8006dbc <_dtoa_r+0x584>)
 8006b78:	b954      	cbnz	r4, 8006b90 <_dtoa_r+0x358>
 8006b7a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006b7e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006b82:	f7f9 fe73 	bl	800086c <__aeabi_ddiv>
 8006b86:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006b8a:	e028      	b.n	8006bde <_dtoa_r+0x3a6>
 8006b8c:	2602      	movs	r6, #2
 8006b8e:	e7f2      	b.n	8006b76 <_dtoa_r+0x33e>
 8006b90:	07e1      	lsls	r1, r4, #31
 8006b92:	d508      	bpl.n	8006ba6 <_dtoa_r+0x36e>
 8006b94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006b98:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006b9c:	f7f9 fd3c 	bl	8000618 <__aeabi_dmul>
 8006ba0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006ba4:	3601      	adds	r6, #1
 8006ba6:	1064      	asrs	r4, r4, #1
 8006ba8:	3508      	adds	r5, #8
 8006baa:	e7e5      	b.n	8006b78 <_dtoa_r+0x340>
 8006bac:	f000 80af 	beq.w	8006d0e <_dtoa_r+0x4d6>
 8006bb0:	427c      	negs	r4, r7
 8006bb2:	4b81      	ldr	r3, [pc, #516]	@ (8006db8 <_dtoa_r+0x580>)
 8006bb4:	4d81      	ldr	r5, [pc, #516]	@ (8006dbc <_dtoa_r+0x584>)
 8006bb6:	f004 020f 	and.w	r2, r4, #15
 8006bba:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006bbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8006bc6:	f7f9 fd27 	bl	8000618 <__aeabi_dmul>
 8006bca:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006bce:	1124      	asrs	r4, r4, #4
 8006bd0:	2300      	movs	r3, #0
 8006bd2:	2602      	movs	r6, #2
 8006bd4:	2c00      	cmp	r4, #0
 8006bd6:	f040 808f 	bne.w	8006cf8 <_dtoa_r+0x4c0>
 8006bda:	2b00      	cmp	r3, #0
 8006bdc:	d1d3      	bne.n	8006b86 <_dtoa_r+0x34e>
 8006bde:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8006be0:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006be4:	2b00      	cmp	r3, #0
 8006be6:	f000 8094 	beq.w	8006d12 <_dtoa_r+0x4da>
 8006bea:	4b75      	ldr	r3, [pc, #468]	@ (8006dc0 <_dtoa_r+0x588>)
 8006bec:	2200      	movs	r2, #0
 8006bee:	4620      	mov	r0, r4
 8006bf0:	4629      	mov	r1, r5
 8006bf2:	f7f9 ff83 	bl	8000afc <__aeabi_dcmplt>
 8006bf6:	2800      	cmp	r0, #0
 8006bf8:	f000 808b 	beq.w	8006d12 <_dtoa_r+0x4da>
 8006bfc:	9b03      	ldr	r3, [sp, #12]
 8006bfe:	2b00      	cmp	r3, #0
 8006c00:	f000 8087 	beq.w	8006d12 <_dtoa_r+0x4da>
 8006c04:	f1bb 0f00 	cmp.w	fp, #0
 8006c08:	dd34      	ble.n	8006c74 <_dtoa_r+0x43c>
 8006c0a:	4620      	mov	r0, r4
 8006c0c:	4b6d      	ldr	r3, [pc, #436]	@ (8006dc4 <_dtoa_r+0x58c>)
 8006c0e:	2200      	movs	r2, #0
 8006c10:	4629      	mov	r1, r5
 8006c12:	f7f9 fd01 	bl	8000618 <__aeabi_dmul>
 8006c16:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006c1a:	f107 38ff 	add.w	r8, r7, #4294967295
 8006c1e:	3601      	adds	r6, #1
 8006c20:	465c      	mov	r4, fp
 8006c22:	4630      	mov	r0, r6
 8006c24:	f7f9 fc8e 	bl	8000544 <__aeabi_i2d>
 8006c28:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006c2c:	f7f9 fcf4 	bl	8000618 <__aeabi_dmul>
 8006c30:	4b65      	ldr	r3, [pc, #404]	@ (8006dc8 <_dtoa_r+0x590>)
 8006c32:	2200      	movs	r2, #0
 8006c34:	f7f9 fb3a 	bl	80002ac <__adddf3>
 8006c38:	4605      	mov	r5, r0
 8006c3a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006c3e:	2c00      	cmp	r4, #0
 8006c40:	d16a      	bne.n	8006d18 <_dtoa_r+0x4e0>
 8006c42:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c46:	4b61      	ldr	r3, [pc, #388]	@ (8006dcc <_dtoa_r+0x594>)
 8006c48:	2200      	movs	r2, #0
 8006c4a:	f7f9 fb2d 	bl	80002a8 <__aeabi_dsub>
 8006c4e:	4602      	mov	r2, r0
 8006c50:	460b      	mov	r3, r1
 8006c52:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006c56:	462a      	mov	r2, r5
 8006c58:	4633      	mov	r3, r6
 8006c5a:	f7f9 ff6d 	bl	8000b38 <__aeabi_dcmpgt>
 8006c5e:	2800      	cmp	r0, #0
 8006c60:	f040 8298 	bne.w	8007194 <_dtoa_r+0x95c>
 8006c64:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006c68:	462a      	mov	r2, r5
 8006c6a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006c6e:	f7f9 ff45 	bl	8000afc <__aeabi_dcmplt>
 8006c72:	bb38      	cbnz	r0, 8006cc4 <_dtoa_r+0x48c>
 8006c74:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8006c78:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8006c7c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006c7e:	2b00      	cmp	r3, #0
 8006c80:	f2c0 8157 	blt.w	8006f32 <_dtoa_r+0x6fa>
 8006c84:	2f0e      	cmp	r7, #14
 8006c86:	f300 8154 	bgt.w	8006f32 <_dtoa_r+0x6fa>
 8006c8a:	4b4b      	ldr	r3, [pc, #300]	@ (8006db8 <_dtoa_r+0x580>)
 8006c8c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006c90:	ed93 7b00 	vldr	d7, [r3]
 8006c94:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006c96:	2b00      	cmp	r3, #0
 8006c98:	ed8d 7b00 	vstr	d7, [sp]
 8006c9c:	f280 80e5 	bge.w	8006e6a <_dtoa_r+0x632>
 8006ca0:	9b03      	ldr	r3, [sp, #12]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	f300 80e1 	bgt.w	8006e6a <_dtoa_r+0x632>
 8006ca8:	d10c      	bne.n	8006cc4 <_dtoa_r+0x48c>
 8006caa:	4b48      	ldr	r3, [pc, #288]	@ (8006dcc <_dtoa_r+0x594>)
 8006cac:	2200      	movs	r2, #0
 8006cae:	ec51 0b17 	vmov	r0, r1, d7
 8006cb2:	f7f9 fcb1 	bl	8000618 <__aeabi_dmul>
 8006cb6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006cba:	f7f9 ff33 	bl	8000b24 <__aeabi_dcmpge>
 8006cbe:	2800      	cmp	r0, #0
 8006cc0:	f000 8266 	beq.w	8007190 <_dtoa_r+0x958>
 8006cc4:	2400      	movs	r4, #0
 8006cc6:	4625      	mov	r5, r4
 8006cc8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8006cca:	4656      	mov	r6, sl
 8006ccc:	ea6f 0803 	mvn.w	r8, r3
 8006cd0:	2700      	movs	r7, #0
 8006cd2:	4621      	mov	r1, r4
 8006cd4:	4648      	mov	r0, r9
 8006cd6:	f000 fcd1 	bl	800767c <_Bfree>
 8006cda:	2d00      	cmp	r5, #0
 8006cdc:	f000 80bd 	beq.w	8006e5a <_dtoa_r+0x622>
 8006ce0:	b12f      	cbz	r7, 8006cee <_dtoa_r+0x4b6>
 8006ce2:	42af      	cmp	r7, r5
 8006ce4:	d003      	beq.n	8006cee <_dtoa_r+0x4b6>
 8006ce6:	4639      	mov	r1, r7
 8006ce8:	4648      	mov	r0, r9
 8006cea:	f000 fcc7 	bl	800767c <_Bfree>
 8006cee:	4629      	mov	r1, r5
 8006cf0:	4648      	mov	r0, r9
 8006cf2:	f000 fcc3 	bl	800767c <_Bfree>
 8006cf6:	e0b0      	b.n	8006e5a <_dtoa_r+0x622>
 8006cf8:	07e2      	lsls	r2, r4, #31
 8006cfa:	d505      	bpl.n	8006d08 <_dtoa_r+0x4d0>
 8006cfc:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006d00:	f7f9 fc8a 	bl	8000618 <__aeabi_dmul>
 8006d04:	3601      	adds	r6, #1
 8006d06:	2301      	movs	r3, #1
 8006d08:	1064      	asrs	r4, r4, #1
 8006d0a:	3508      	adds	r5, #8
 8006d0c:	e762      	b.n	8006bd4 <_dtoa_r+0x39c>
 8006d0e:	2602      	movs	r6, #2
 8006d10:	e765      	b.n	8006bde <_dtoa_r+0x3a6>
 8006d12:	9c03      	ldr	r4, [sp, #12]
 8006d14:	46b8      	mov	r8, r7
 8006d16:	e784      	b.n	8006c22 <_dtoa_r+0x3ea>
 8006d18:	4b27      	ldr	r3, [pc, #156]	@ (8006db8 <_dtoa_r+0x580>)
 8006d1a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006d1c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006d20:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006d24:	4454      	add	r4, sl
 8006d26:	2900      	cmp	r1, #0
 8006d28:	d054      	beq.n	8006dd4 <_dtoa_r+0x59c>
 8006d2a:	4929      	ldr	r1, [pc, #164]	@ (8006dd0 <_dtoa_r+0x598>)
 8006d2c:	2000      	movs	r0, #0
 8006d2e:	f7f9 fd9d 	bl	800086c <__aeabi_ddiv>
 8006d32:	4633      	mov	r3, r6
 8006d34:	462a      	mov	r2, r5
 8006d36:	f7f9 fab7 	bl	80002a8 <__aeabi_dsub>
 8006d3a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006d3e:	4656      	mov	r6, sl
 8006d40:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d44:	f7f9 ff18 	bl	8000b78 <__aeabi_d2iz>
 8006d48:	4605      	mov	r5, r0
 8006d4a:	f7f9 fbfb 	bl	8000544 <__aeabi_i2d>
 8006d4e:	4602      	mov	r2, r0
 8006d50:	460b      	mov	r3, r1
 8006d52:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006d56:	f7f9 faa7 	bl	80002a8 <__aeabi_dsub>
 8006d5a:	3530      	adds	r5, #48	@ 0x30
 8006d5c:	4602      	mov	r2, r0
 8006d5e:	460b      	mov	r3, r1
 8006d60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006d64:	f806 5b01 	strb.w	r5, [r6], #1
 8006d68:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d6c:	f7f9 fec6 	bl	8000afc <__aeabi_dcmplt>
 8006d70:	2800      	cmp	r0, #0
 8006d72:	d172      	bne.n	8006e5a <_dtoa_r+0x622>
 8006d74:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006d78:	4911      	ldr	r1, [pc, #68]	@ (8006dc0 <_dtoa_r+0x588>)
 8006d7a:	2000      	movs	r0, #0
 8006d7c:	f7f9 fa94 	bl	80002a8 <__aeabi_dsub>
 8006d80:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006d84:	f7f9 feba 	bl	8000afc <__aeabi_dcmplt>
 8006d88:	2800      	cmp	r0, #0
 8006d8a:	f040 80b4 	bne.w	8006ef6 <_dtoa_r+0x6be>
 8006d8e:	42a6      	cmp	r6, r4
 8006d90:	f43f af70 	beq.w	8006c74 <_dtoa_r+0x43c>
 8006d94:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006d98:	4b0a      	ldr	r3, [pc, #40]	@ (8006dc4 <_dtoa_r+0x58c>)
 8006d9a:	2200      	movs	r2, #0
 8006d9c:	f7f9 fc3c 	bl	8000618 <__aeabi_dmul>
 8006da0:	4b08      	ldr	r3, [pc, #32]	@ (8006dc4 <_dtoa_r+0x58c>)
 8006da2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006da6:	2200      	movs	r2, #0
 8006da8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dac:	f7f9 fc34 	bl	8000618 <__aeabi_dmul>
 8006db0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006db4:	e7c4      	b.n	8006d40 <_dtoa_r+0x508>
 8006db6:	bf00      	nop
 8006db8:	080087e8 	.word	0x080087e8
 8006dbc:	080087c0 	.word	0x080087c0
 8006dc0:	3ff00000 	.word	0x3ff00000
 8006dc4:	40240000 	.word	0x40240000
 8006dc8:	401c0000 	.word	0x401c0000
 8006dcc:	40140000 	.word	0x40140000
 8006dd0:	3fe00000 	.word	0x3fe00000
 8006dd4:	4631      	mov	r1, r6
 8006dd6:	4628      	mov	r0, r5
 8006dd8:	f7f9 fc1e 	bl	8000618 <__aeabi_dmul>
 8006ddc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8006de0:	9413      	str	r4, [sp, #76]	@ 0x4c
 8006de2:	4656      	mov	r6, sl
 8006de4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006de8:	f7f9 fec6 	bl	8000b78 <__aeabi_d2iz>
 8006dec:	4605      	mov	r5, r0
 8006dee:	f7f9 fba9 	bl	8000544 <__aeabi_i2d>
 8006df2:	4602      	mov	r2, r0
 8006df4:	460b      	mov	r3, r1
 8006df6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006dfa:	f7f9 fa55 	bl	80002a8 <__aeabi_dsub>
 8006dfe:	3530      	adds	r5, #48	@ 0x30
 8006e00:	f806 5b01 	strb.w	r5, [r6], #1
 8006e04:	4602      	mov	r2, r0
 8006e06:	460b      	mov	r3, r1
 8006e08:	42a6      	cmp	r6, r4
 8006e0a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006e0e:	f04f 0200 	mov.w	r2, #0
 8006e12:	d124      	bne.n	8006e5e <_dtoa_r+0x626>
 8006e14:	4baf      	ldr	r3, [pc, #700]	@ (80070d4 <_dtoa_r+0x89c>)
 8006e16:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8006e1a:	f7f9 fa47 	bl	80002ac <__adddf3>
 8006e1e:	4602      	mov	r2, r0
 8006e20:	460b      	mov	r3, r1
 8006e22:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e26:	f7f9 fe87 	bl	8000b38 <__aeabi_dcmpgt>
 8006e2a:	2800      	cmp	r0, #0
 8006e2c:	d163      	bne.n	8006ef6 <_dtoa_r+0x6be>
 8006e2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8006e32:	49a8      	ldr	r1, [pc, #672]	@ (80070d4 <_dtoa_r+0x89c>)
 8006e34:	2000      	movs	r0, #0
 8006e36:	f7f9 fa37 	bl	80002a8 <__aeabi_dsub>
 8006e3a:	4602      	mov	r2, r0
 8006e3c:	460b      	mov	r3, r1
 8006e3e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8006e42:	f7f9 fe5b 	bl	8000afc <__aeabi_dcmplt>
 8006e46:	2800      	cmp	r0, #0
 8006e48:	f43f af14 	beq.w	8006c74 <_dtoa_r+0x43c>
 8006e4c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006e4e:	1e73      	subs	r3, r6, #1
 8006e50:	9313      	str	r3, [sp, #76]	@ 0x4c
 8006e52:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8006e56:	2b30      	cmp	r3, #48	@ 0x30
 8006e58:	d0f8      	beq.n	8006e4c <_dtoa_r+0x614>
 8006e5a:	4647      	mov	r7, r8
 8006e5c:	e03b      	b.n	8006ed6 <_dtoa_r+0x69e>
 8006e5e:	4b9e      	ldr	r3, [pc, #632]	@ (80070d8 <_dtoa_r+0x8a0>)
 8006e60:	f7f9 fbda 	bl	8000618 <__aeabi_dmul>
 8006e64:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8006e68:	e7bc      	b.n	8006de4 <_dtoa_r+0x5ac>
 8006e6a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8006e6e:	4656      	mov	r6, sl
 8006e70:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e74:	4620      	mov	r0, r4
 8006e76:	4629      	mov	r1, r5
 8006e78:	f7f9 fcf8 	bl	800086c <__aeabi_ddiv>
 8006e7c:	f7f9 fe7c 	bl	8000b78 <__aeabi_d2iz>
 8006e80:	4680      	mov	r8, r0
 8006e82:	f7f9 fb5f 	bl	8000544 <__aeabi_i2d>
 8006e86:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006e8a:	f7f9 fbc5 	bl	8000618 <__aeabi_dmul>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	4620      	mov	r0, r4
 8006e94:	4629      	mov	r1, r5
 8006e96:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8006e9a:	f7f9 fa05 	bl	80002a8 <__aeabi_dsub>
 8006e9e:	f806 4b01 	strb.w	r4, [r6], #1
 8006ea2:	9d03      	ldr	r5, [sp, #12]
 8006ea4:	eba6 040a 	sub.w	r4, r6, sl
 8006ea8:	42a5      	cmp	r5, r4
 8006eaa:	4602      	mov	r2, r0
 8006eac:	460b      	mov	r3, r1
 8006eae:	d133      	bne.n	8006f18 <_dtoa_r+0x6e0>
 8006eb0:	f7f9 f9fc 	bl	80002ac <__adddf3>
 8006eb4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006eb8:	4604      	mov	r4, r0
 8006eba:	460d      	mov	r5, r1
 8006ebc:	f7f9 fe3c 	bl	8000b38 <__aeabi_dcmpgt>
 8006ec0:	b9c0      	cbnz	r0, 8006ef4 <_dtoa_r+0x6bc>
 8006ec2:	e9dd 2300 	ldrd	r2, r3, [sp]
 8006ec6:	4620      	mov	r0, r4
 8006ec8:	4629      	mov	r1, r5
 8006eca:	f7f9 fe0d 	bl	8000ae8 <__aeabi_dcmpeq>
 8006ece:	b110      	cbz	r0, 8006ed6 <_dtoa_r+0x69e>
 8006ed0:	f018 0f01 	tst.w	r8, #1
 8006ed4:	d10e      	bne.n	8006ef4 <_dtoa_r+0x6bc>
 8006ed6:	9902      	ldr	r1, [sp, #8]
 8006ed8:	4648      	mov	r0, r9
 8006eda:	f000 fbcf 	bl	800767c <_Bfree>
 8006ede:	2300      	movs	r3, #0
 8006ee0:	7033      	strb	r3, [r6, #0]
 8006ee2:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8006ee4:	3701      	adds	r7, #1
 8006ee6:	601f      	str	r7, [r3, #0]
 8006ee8:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	f000 824b 	beq.w	8007386 <_dtoa_r+0xb4e>
 8006ef0:	601e      	str	r6, [r3, #0]
 8006ef2:	e248      	b.n	8007386 <_dtoa_r+0xb4e>
 8006ef4:	46b8      	mov	r8, r7
 8006ef6:	4633      	mov	r3, r6
 8006ef8:	461e      	mov	r6, r3
 8006efa:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006efe:	2a39      	cmp	r2, #57	@ 0x39
 8006f00:	d106      	bne.n	8006f10 <_dtoa_r+0x6d8>
 8006f02:	459a      	cmp	sl, r3
 8006f04:	d1f8      	bne.n	8006ef8 <_dtoa_r+0x6c0>
 8006f06:	2230      	movs	r2, #48	@ 0x30
 8006f08:	f108 0801 	add.w	r8, r8, #1
 8006f0c:	f88a 2000 	strb.w	r2, [sl]
 8006f10:	781a      	ldrb	r2, [r3, #0]
 8006f12:	3201      	adds	r2, #1
 8006f14:	701a      	strb	r2, [r3, #0]
 8006f16:	e7a0      	b.n	8006e5a <_dtoa_r+0x622>
 8006f18:	4b6f      	ldr	r3, [pc, #444]	@ (80070d8 <_dtoa_r+0x8a0>)
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	f7f9 fb7c 	bl	8000618 <__aeabi_dmul>
 8006f20:	2200      	movs	r2, #0
 8006f22:	2300      	movs	r3, #0
 8006f24:	4604      	mov	r4, r0
 8006f26:	460d      	mov	r5, r1
 8006f28:	f7f9 fdde 	bl	8000ae8 <__aeabi_dcmpeq>
 8006f2c:	2800      	cmp	r0, #0
 8006f2e:	d09f      	beq.n	8006e70 <_dtoa_r+0x638>
 8006f30:	e7d1      	b.n	8006ed6 <_dtoa_r+0x69e>
 8006f32:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f34:	2a00      	cmp	r2, #0
 8006f36:	f000 80ea 	beq.w	800710e <_dtoa_r+0x8d6>
 8006f3a:	9a07      	ldr	r2, [sp, #28]
 8006f3c:	2a01      	cmp	r2, #1
 8006f3e:	f300 80cd 	bgt.w	80070dc <_dtoa_r+0x8a4>
 8006f42:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8006f44:	2a00      	cmp	r2, #0
 8006f46:	f000 80c1 	beq.w	80070cc <_dtoa_r+0x894>
 8006f4a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006f4e:	9c08      	ldr	r4, [sp, #32]
 8006f50:	9e00      	ldr	r6, [sp, #0]
 8006f52:	9a00      	ldr	r2, [sp, #0]
 8006f54:	441a      	add	r2, r3
 8006f56:	9200      	str	r2, [sp, #0]
 8006f58:	9a06      	ldr	r2, [sp, #24]
 8006f5a:	2101      	movs	r1, #1
 8006f5c:	441a      	add	r2, r3
 8006f5e:	4648      	mov	r0, r9
 8006f60:	9206      	str	r2, [sp, #24]
 8006f62:	f000 fc3f 	bl	80077e4 <__i2b>
 8006f66:	4605      	mov	r5, r0
 8006f68:	b166      	cbz	r6, 8006f84 <_dtoa_r+0x74c>
 8006f6a:	9b06      	ldr	r3, [sp, #24]
 8006f6c:	2b00      	cmp	r3, #0
 8006f6e:	dd09      	ble.n	8006f84 <_dtoa_r+0x74c>
 8006f70:	42b3      	cmp	r3, r6
 8006f72:	9a00      	ldr	r2, [sp, #0]
 8006f74:	bfa8      	it	ge
 8006f76:	4633      	movge	r3, r6
 8006f78:	1ad2      	subs	r2, r2, r3
 8006f7a:	9200      	str	r2, [sp, #0]
 8006f7c:	9a06      	ldr	r2, [sp, #24]
 8006f7e:	1af6      	subs	r6, r6, r3
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	9306      	str	r3, [sp, #24]
 8006f84:	9b08      	ldr	r3, [sp, #32]
 8006f86:	b30b      	cbz	r3, 8006fcc <_dtoa_r+0x794>
 8006f88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	f000 80c6 	beq.w	800711c <_dtoa_r+0x8e4>
 8006f90:	2c00      	cmp	r4, #0
 8006f92:	f000 80c0 	beq.w	8007116 <_dtoa_r+0x8de>
 8006f96:	4629      	mov	r1, r5
 8006f98:	4622      	mov	r2, r4
 8006f9a:	4648      	mov	r0, r9
 8006f9c:	f000 fcda 	bl	8007954 <__pow5mult>
 8006fa0:	9a02      	ldr	r2, [sp, #8]
 8006fa2:	4601      	mov	r1, r0
 8006fa4:	4605      	mov	r5, r0
 8006fa6:	4648      	mov	r0, r9
 8006fa8:	f000 fc32 	bl	8007810 <__multiply>
 8006fac:	9902      	ldr	r1, [sp, #8]
 8006fae:	4680      	mov	r8, r0
 8006fb0:	4648      	mov	r0, r9
 8006fb2:	f000 fb63 	bl	800767c <_Bfree>
 8006fb6:	9b08      	ldr	r3, [sp, #32]
 8006fb8:	1b1b      	subs	r3, r3, r4
 8006fba:	9308      	str	r3, [sp, #32]
 8006fbc:	f000 80b1 	beq.w	8007122 <_dtoa_r+0x8ea>
 8006fc0:	9a08      	ldr	r2, [sp, #32]
 8006fc2:	4641      	mov	r1, r8
 8006fc4:	4648      	mov	r0, r9
 8006fc6:	f000 fcc5 	bl	8007954 <__pow5mult>
 8006fca:	9002      	str	r0, [sp, #8]
 8006fcc:	2101      	movs	r1, #1
 8006fce:	4648      	mov	r0, r9
 8006fd0:	f000 fc08 	bl	80077e4 <__i2b>
 8006fd4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006fd6:	4604      	mov	r4, r0
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	f000 81d8 	beq.w	800738e <_dtoa_r+0xb56>
 8006fde:	461a      	mov	r2, r3
 8006fe0:	4601      	mov	r1, r0
 8006fe2:	4648      	mov	r0, r9
 8006fe4:	f000 fcb6 	bl	8007954 <__pow5mult>
 8006fe8:	9b07      	ldr	r3, [sp, #28]
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	4604      	mov	r4, r0
 8006fee:	f300 809f 	bgt.w	8007130 <_dtoa_r+0x8f8>
 8006ff2:	9b04      	ldr	r3, [sp, #16]
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	f040 8097 	bne.w	8007128 <_dtoa_r+0x8f0>
 8006ffa:	9b05      	ldr	r3, [sp, #20]
 8006ffc:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007000:	2b00      	cmp	r3, #0
 8007002:	f040 8093 	bne.w	800712c <_dtoa_r+0x8f4>
 8007006:	9b05      	ldr	r3, [sp, #20]
 8007008:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800700c:	0d1b      	lsrs	r3, r3, #20
 800700e:	051b      	lsls	r3, r3, #20
 8007010:	b133      	cbz	r3, 8007020 <_dtoa_r+0x7e8>
 8007012:	9b00      	ldr	r3, [sp, #0]
 8007014:	3301      	adds	r3, #1
 8007016:	9300      	str	r3, [sp, #0]
 8007018:	9b06      	ldr	r3, [sp, #24]
 800701a:	3301      	adds	r3, #1
 800701c:	9306      	str	r3, [sp, #24]
 800701e:	2301      	movs	r3, #1
 8007020:	9308      	str	r3, [sp, #32]
 8007022:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007024:	2b00      	cmp	r3, #0
 8007026:	f000 81b8 	beq.w	800739a <_dtoa_r+0xb62>
 800702a:	6923      	ldr	r3, [r4, #16]
 800702c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007030:	6918      	ldr	r0, [r3, #16]
 8007032:	f000 fb8b 	bl	800774c <__hi0bits>
 8007036:	f1c0 0020 	rsb	r0, r0, #32
 800703a:	9b06      	ldr	r3, [sp, #24]
 800703c:	4418      	add	r0, r3
 800703e:	f010 001f 	ands.w	r0, r0, #31
 8007042:	f000 8082 	beq.w	800714a <_dtoa_r+0x912>
 8007046:	f1c0 0320 	rsb	r3, r0, #32
 800704a:	2b04      	cmp	r3, #4
 800704c:	dd73      	ble.n	8007136 <_dtoa_r+0x8fe>
 800704e:	9b00      	ldr	r3, [sp, #0]
 8007050:	f1c0 001c 	rsb	r0, r0, #28
 8007054:	4403      	add	r3, r0
 8007056:	9300      	str	r3, [sp, #0]
 8007058:	9b06      	ldr	r3, [sp, #24]
 800705a:	4403      	add	r3, r0
 800705c:	4406      	add	r6, r0
 800705e:	9306      	str	r3, [sp, #24]
 8007060:	9b00      	ldr	r3, [sp, #0]
 8007062:	2b00      	cmp	r3, #0
 8007064:	dd05      	ble.n	8007072 <_dtoa_r+0x83a>
 8007066:	9902      	ldr	r1, [sp, #8]
 8007068:	461a      	mov	r2, r3
 800706a:	4648      	mov	r0, r9
 800706c:	f000 fccc 	bl	8007a08 <__lshift>
 8007070:	9002      	str	r0, [sp, #8]
 8007072:	9b06      	ldr	r3, [sp, #24]
 8007074:	2b00      	cmp	r3, #0
 8007076:	dd05      	ble.n	8007084 <_dtoa_r+0x84c>
 8007078:	4621      	mov	r1, r4
 800707a:	461a      	mov	r2, r3
 800707c:	4648      	mov	r0, r9
 800707e:	f000 fcc3 	bl	8007a08 <__lshift>
 8007082:	4604      	mov	r4, r0
 8007084:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007086:	2b00      	cmp	r3, #0
 8007088:	d061      	beq.n	800714e <_dtoa_r+0x916>
 800708a:	9802      	ldr	r0, [sp, #8]
 800708c:	4621      	mov	r1, r4
 800708e:	f000 fd27 	bl	8007ae0 <__mcmp>
 8007092:	2800      	cmp	r0, #0
 8007094:	da5b      	bge.n	800714e <_dtoa_r+0x916>
 8007096:	2300      	movs	r3, #0
 8007098:	9902      	ldr	r1, [sp, #8]
 800709a:	220a      	movs	r2, #10
 800709c:	4648      	mov	r0, r9
 800709e:	f000 fb0f 	bl	80076c0 <__multadd>
 80070a2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070a4:	9002      	str	r0, [sp, #8]
 80070a6:	f107 38ff 	add.w	r8, r7, #4294967295
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	f000 8177 	beq.w	800739e <_dtoa_r+0xb66>
 80070b0:	4629      	mov	r1, r5
 80070b2:	2300      	movs	r3, #0
 80070b4:	220a      	movs	r2, #10
 80070b6:	4648      	mov	r0, r9
 80070b8:	f000 fb02 	bl	80076c0 <__multadd>
 80070bc:	f1bb 0f00 	cmp.w	fp, #0
 80070c0:	4605      	mov	r5, r0
 80070c2:	dc6f      	bgt.n	80071a4 <_dtoa_r+0x96c>
 80070c4:	9b07      	ldr	r3, [sp, #28]
 80070c6:	2b02      	cmp	r3, #2
 80070c8:	dc49      	bgt.n	800715e <_dtoa_r+0x926>
 80070ca:	e06b      	b.n	80071a4 <_dtoa_r+0x96c>
 80070cc:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80070ce:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80070d2:	e73c      	b.n	8006f4e <_dtoa_r+0x716>
 80070d4:	3fe00000 	.word	0x3fe00000
 80070d8:	40240000 	.word	0x40240000
 80070dc:	9b03      	ldr	r3, [sp, #12]
 80070de:	1e5c      	subs	r4, r3, #1
 80070e0:	9b08      	ldr	r3, [sp, #32]
 80070e2:	42a3      	cmp	r3, r4
 80070e4:	db09      	blt.n	80070fa <_dtoa_r+0x8c2>
 80070e6:	1b1c      	subs	r4, r3, r4
 80070e8:	9b03      	ldr	r3, [sp, #12]
 80070ea:	2b00      	cmp	r3, #0
 80070ec:	f6bf af30 	bge.w	8006f50 <_dtoa_r+0x718>
 80070f0:	9b00      	ldr	r3, [sp, #0]
 80070f2:	9a03      	ldr	r2, [sp, #12]
 80070f4:	1a9e      	subs	r6, r3, r2
 80070f6:	2300      	movs	r3, #0
 80070f8:	e72b      	b.n	8006f52 <_dtoa_r+0x71a>
 80070fa:	9b08      	ldr	r3, [sp, #32]
 80070fc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80070fe:	9408      	str	r4, [sp, #32]
 8007100:	1ae3      	subs	r3, r4, r3
 8007102:	441a      	add	r2, r3
 8007104:	9e00      	ldr	r6, [sp, #0]
 8007106:	9b03      	ldr	r3, [sp, #12]
 8007108:	920d      	str	r2, [sp, #52]	@ 0x34
 800710a:	2400      	movs	r4, #0
 800710c:	e721      	b.n	8006f52 <_dtoa_r+0x71a>
 800710e:	9c08      	ldr	r4, [sp, #32]
 8007110:	9e00      	ldr	r6, [sp, #0]
 8007112:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007114:	e728      	b.n	8006f68 <_dtoa_r+0x730>
 8007116:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800711a:	e751      	b.n	8006fc0 <_dtoa_r+0x788>
 800711c:	9a08      	ldr	r2, [sp, #32]
 800711e:	9902      	ldr	r1, [sp, #8]
 8007120:	e750      	b.n	8006fc4 <_dtoa_r+0x78c>
 8007122:	f8cd 8008 	str.w	r8, [sp, #8]
 8007126:	e751      	b.n	8006fcc <_dtoa_r+0x794>
 8007128:	2300      	movs	r3, #0
 800712a:	e779      	b.n	8007020 <_dtoa_r+0x7e8>
 800712c:	9b04      	ldr	r3, [sp, #16]
 800712e:	e777      	b.n	8007020 <_dtoa_r+0x7e8>
 8007130:	2300      	movs	r3, #0
 8007132:	9308      	str	r3, [sp, #32]
 8007134:	e779      	b.n	800702a <_dtoa_r+0x7f2>
 8007136:	d093      	beq.n	8007060 <_dtoa_r+0x828>
 8007138:	9a00      	ldr	r2, [sp, #0]
 800713a:	331c      	adds	r3, #28
 800713c:	441a      	add	r2, r3
 800713e:	9200      	str	r2, [sp, #0]
 8007140:	9a06      	ldr	r2, [sp, #24]
 8007142:	441a      	add	r2, r3
 8007144:	441e      	add	r6, r3
 8007146:	9206      	str	r2, [sp, #24]
 8007148:	e78a      	b.n	8007060 <_dtoa_r+0x828>
 800714a:	4603      	mov	r3, r0
 800714c:	e7f4      	b.n	8007138 <_dtoa_r+0x900>
 800714e:	9b03      	ldr	r3, [sp, #12]
 8007150:	2b00      	cmp	r3, #0
 8007152:	46b8      	mov	r8, r7
 8007154:	dc20      	bgt.n	8007198 <_dtoa_r+0x960>
 8007156:	469b      	mov	fp, r3
 8007158:	9b07      	ldr	r3, [sp, #28]
 800715a:	2b02      	cmp	r3, #2
 800715c:	dd1e      	ble.n	800719c <_dtoa_r+0x964>
 800715e:	f1bb 0f00 	cmp.w	fp, #0
 8007162:	f47f adb1 	bne.w	8006cc8 <_dtoa_r+0x490>
 8007166:	4621      	mov	r1, r4
 8007168:	465b      	mov	r3, fp
 800716a:	2205      	movs	r2, #5
 800716c:	4648      	mov	r0, r9
 800716e:	f000 faa7 	bl	80076c0 <__multadd>
 8007172:	4601      	mov	r1, r0
 8007174:	4604      	mov	r4, r0
 8007176:	9802      	ldr	r0, [sp, #8]
 8007178:	f000 fcb2 	bl	8007ae0 <__mcmp>
 800717c:	2800      	cmp	r0, #0
 800717e:	f77f ada3 	ble.w	8006cc8 <_dtoa_r+0x490>
 8007182:	4656      	mov	r6, sl
 8007184:	2331      	movs	r3, #49	@ 0x31
 8007186:	f806 3b01 	strb.w	r3, [r6], #1
 800718a:	f108 0801 	add.w	r8, r8, #1
 800718e:	e59f      	b.n	8006cd0 <_dtoa_r+0x498>
 8007190:	9c03      	ldr	r4, [sp, #12]
 8007192:	46b8      	mov	r8, r7
 8007194:	4625      	mov	r5, r4
 8007196:	e7f4      	b.n	8007182 <_dtoa_r+0x94a>
 8007198:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800719c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800719e:	2b00      	cmp	r3, #0
 80071a0:	f000 8101 	beq.w	80073a6 <_dtoa_r+0xb6e>
 80071a4:	2e00      	cmp	r6, #0
 80071a6:	dd05      	ble.n	80071b4 <_dtoa_r+0x97c>
 80071a8:	4629      	mov	r1, r5
 80071aa:	4632      	mov	r2, r6
 80071ac:	4648      	mov	r0, r9
 80071ae:	f000 fc2b 	bl	8007a08 <__lshift>
 80071b2:	4605      	mov	r5, r0
 80071b4:	9b08      	ldr	r3, [sp, #32]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d05c      	beq.n	8007274 <_dtoa_r+0xa3c>
 80071ba:	6869      	ldr	r1, [r5, #4]
 80071bc:	4648      	mov	r0, r9
 80071be:	f000 fa1d 	bl	80075fc <_Balloc>
 80071c2:	4606      	mov	r6, r0
 80071c4:	b928      	cbnz	r0, 80071d2 <_dtoa_r+0x99a>
 80071c6:	4b82      	ldr	r3, [pc, #520]	@ (80073d0 <_dtoa_r+0xb98>)
 80071c8:	4602      	mov	r2, r0
 80071ca:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80071ce:	f7ff bb4a 	b.w	8006866 <_dtoa_r+0x2e>
 80071d2:	692a      	ldr	r2, [r5, #16]
 80071d4:	3202      	adds	r2, #2
 80071d6:	0092      	lsls	r2, r2, #2
 80071d8:	f105 010c 	add.w	r1, r5, #12
 80071dc:	300c      	adds	r0, #12
 80071de:	f7ff fa74 	bl	80066ca <memcpy>
 80071e2:	2201      	movs	r2, #1
 80071e4:	4631      	mov	r1, r6
 80071e6:	4648      	mov	r0, r9
 80071e8:	f000 fc0e 	bl	8007a08 <__lshift>
 80071ec:	f10a 0301 	add.w	r3, sl, #1
 80071f0:	9300      	str	r3, [sp, #0]
 80071f2:	eb0a 030b 	add.w	r3, sl, fp
 80071f6:	9308      	str	r3, [sp, #32]
 80071f8:	9b04      	ldr	r3, [sp, #16]
 80071fa:	f003 0301 	and.w	r3, r3, #1
 80071fe:	462f      	mov	r7, r5
 8007200:	9306      	str	r3, [sp, #24]
 8007202:	4605      	mov	r5, r0
 8007204:	9b00      	ldr	r3, [sp, #0]
 8007206:	9802      	ldr	r0, [sp, #8]
 8007208:	4621      	mov	r1, r4
 800720a:	f103 3bff 	add.w	fp, r3, #4294967295
 800720e:	f7ff fa89 	bl	8006724 <quorem>
 8007212:	4603      	mov	r3, r0
 8007214:	3330      	adds	r3, #48	@ 0x30
 8007216:	9003      	str	r0, [sp, #12]
 8007218:	4639      	mov	r1, r7
 800721a:	9802      	ldr	r0, [sp, #8]
 800721c:	9309      	str	r3, [sp, #36]	@ 0x24
 800721e:	f000 fc5f 	bl	8007ae0 <__mcmp>
 8007222:	462a      	mov	r2, r5
 8007224:	9004      	str	r0, [sp, #16]
 8007226:	4621      	mov	r1, r4
 8007228:	4648      	mov	r0, r9
 800722a:	f000 fc75 	bl	8007b18 <__mdiff>
 800722e:	68c2      	ldr	r2, [r0, #12]
 8007230:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007232:	4606      	mov	r6, r0
 8007234:	bb02      	cbnz	r2, 8007278 <_dtoa_r+0xa40>
 8007236:	4601      	mov	r1, r0
 8007238:	9802      	ldr	r0, [sp, #8]
 800723a:	f000 fc51 	bl	8007ae0 <__mcmp>
 800723e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007240:	4602      	mov	r2, r0
 8007242:	4631      	mov	r1, r6
 8007244:	4648      	mov	r0, r9
 8007246:	920c      	str	r2, [sp, #48]	@ 0x30
 8007248:	9309      	str	r3, [sp, #36]	@ 0x24
 800724a:	f000 fa17 	bl	800767c <_Bfree>
 800724e:	9b07      	ldr	r3, [sp, #28]
 8007250:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007252:	9e00      	ldr	r6, [sp, #0]
 8007254:	ea42 0103 	orr.w	r1, r2, r3
 8007258:	9b06      	ldr	r3, [sp, #24]
 800725a:	4319      	orrs	r1, r3
 800725c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800725e:	d10d      	bne.n	800727c <_dtoa_r+0xa44>
 8007260:	2b39      	cmp	r3, #57	@ 0x39
 8007262:	d027      	beq.n	80072b4 <_dtoa_r+0xa7c>
 8007264:	9a04      	ldr	r2, [sp, #16]
 8007266:	2a00      	cmp	r2, #0
 8007268:	dd01      	ble.n	800726e <_dtoa_r+0xa36>
 800726a:	9b03      	ldr	r3, [sp, #12]
 800726c:	3331      	adds	r3, #49	@ 0x31
 800726e:	f88b 3000 	strb.w	r3, [fp]
 8007272:	e52e      	b.n	8006cd2 <_dtoa_r+0x49a>
 8007274:	4628      	mov	r0, r5
 8007276:	e7b9      	b.n	80071ec <_dtoa_r+0x9b4>
 8007278:	2201      	movs	r2, #1
 800727a:	e7e2      	b.n	8007242 <_dtoa_r+0xa0a>
 800727c:	9904      	ldr	r1, [sp, #16]
 800727e:	2900      	cmp	r1, #0
 8007280:	db04      	blt.n	800728c <_dtoa_r+0xa54>
 8007282:	9807      	ldr	r0, [sp, #28]
 8007284:	4301      	orrs	r1, r0
 8007286:	9806      	ldr	r0, [sp, #24]
 8007288:	4301      	orrs	r1, r0
 800728a:	d120      	bne.n	80072ce <_dtoa_r+0xa96>
 800728c:	2a00      	cmp	r2, #0
 800728e:	ddee      	ble.n	800726e <_dtoa_r+0xa36>
 8007290:	9902      	ldr	r1, [sp, #8]
 8007292:	9300      	str	r3, [sp, #0]
 8007294:	2201      	movs	r2, #1
 8007296:	4648      	mov	r0, r9
 8007298:	f000 fbb6 	bl	8007a08 <__lshift>
 800729c:	4621      	mov	r1, r4
 800729e:	9002      	str	r0, [sp, #8]
 80072a0:	f000 fc1e 	bl	8007ae0 <__mcmp>
 80072a4:	2800      	cmp	r0, #0
 80072a6:	9b00      	ldr	r3, [sp, #0]
 80072a8:	dc02      	bgt.n	80072b0 <_dtoa_r+0xa78>
 80072aa:	d1e0      	bne.n	800726e <_dtoa_r+0xa36>
 80072ac:	07da      	lsls	r2, r3, #31
 80072ae:	d5de      	bpl.n	800726e <_dtoa_r+0xa36>
 80072b0:	2b39      	cmp	r3, #57	@ 0x39
 80072b2:	d1da      	bne.n	800726a <_dtoa_r+0xa32>
 80072b4:	2339      	movs	r3, #57	@ 0x39
 80072b6:	f88b 3000 	strb.w	r3, [fp]
 80072ba:	4633      	mov	r3, r6
 80072bc:	461e      	mov	r6, r3
 80072be:	3b01      	subs	r3, #1
 80072c0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80072c4:	2a39      	cmp	r2, #57	@ 0x39
 80072c6:	d04e      	beq.n	8007366 <_dtoa_r+0xb2e>
 80072c8:	3201      	adds	r2, #1
 80072ca:	701a      	strb	r2, [r3, #0]
 80072cc:	e501      	b.n	8006cd2 <_dtoa_r+0x49a>
 80072ce:	2a00      	cmp	r2, #0
 80072d0:	dd03      	ble.n	80072da <_dtoa_r+0xaa2>
 80072d2:	2b39      	cmp	r3, #57	@ 0x39
 80072d4:	d0ee      	beq.n	80072b4 <_dtoa_r+0xa7c>
 80072d6:	3301      	adds	r3, #1
 80072d8:	e7c9      	b.n	800726e <_dtoa_r+0xa36>
 80072da:	9a00      	ldr	r2, [sp, #0]
 80072dc:	9908      	ldr	r1, [sp, #32]
 80072de:	f802 3c01 	strb.w	r3, [r2, #-1]
 80072e2:	428a      	cmp	r2, r1
 80072e4:	d028      	beq.n	8007338 <_dtoa_r+0xb00>
 80072e6:	9902      	ldr	r1, [sp, #8]
 80072e8:	2300      	movs	r3, #0
 80072ea:	220a      	movs	r2, #10
 80072ec:	4648      	mov	r0, r9
 80072ee:	f000 f9e7 	bl	80076c0 <__multadd>
 80072f2:	42af      	cmp	r7, r5
 80072f4:	9002      	str	r0, [sp, #8]
 80072f6:	f04f 0300 	mov.w	r3, #0
 80072fa:	f04f 020a 	mov.w	r2, #10
 80072fe:	4639      	mov	r1, r7
 8007300:	4648      	mov	r0, r9
 8007302:	d107      	bne.n	8007314 <_dtoa_r+0xadc>
 8007304:	f000 f9dc 	bl	80076c0 <__multadd>
 8007308:	4607      	mov	r7, r0
 800730a:	4605      	mov	r5, r0
 800730c:	9b00      	ldr	r3, [sp, #0]
 800730e:	3301      	adds	r3, #1
 8007310:	9300      	str	r3, [sp, #0]
 8007312:	e777      	b.n	8007204 <_dtoa_r+0x9cc>
 8007314:	f000 f9d4 	bl	80076c0 <__multadd>
 8007318:	4629      	mov	r1, r5
 800731a:	4607      	mov	r7, r0
 800731c:	2300      	movs	r3, #0
 800731e:	220a      	movs	r2, #10
 8007320:	4648      	mov	r0, r9
 8007322:	f000 f9cd 	bl	80076c0 <__multadd>
 8007326:	4605      	mov	r5, r0
 8007328:	e7f0      	b.n	800730c <_dtoa_r+0xad4>
 800732a:	f1bb 0f00 	cmp.w	fp, #0
 800732e:	bfcc      	ite	gt
 8007330:	465e      	movgt	r6, fp
 8007332:	2601      	movle	r6, #1
 8007334:	4456      	add	r6, sl
 8007336:	2700      	movs	r7, #0
 8007338:	9902      	ldr	r1, [sp, #8]
 800733a:	9300      	str	r3, [sp, #0]
 800733c:	2201      	movs	r2, #1
 800733e:	4648      	mov	r0, r9
 8007340:	f000 fb62 	bl	8007a08 <__lshift>
 8007344:	4621      	mov	r1, r4
 8007346:	9002      	str	r0, [sp, #8]
 8007348:	f000 fbca 	bl	8007ae0 <__mcmp>
 800734c:	2800      	cmp	r0, #0
 800734e:	dcb4      	bgt.n	80072ba <_dtoa_r+0xa82>
 8007350:	d102      	bne.n	8007358 <_dtoa_r+0xb20>
 8007352:	9b00      	ldr	r3, [sp, #0]
 8007354:	07db      	lsls	r3, r3, #31
 8007356:	d4b0      	bmi.n	80072ba <_dtoa_r+0xa82>
 8007358:	4633      	mov	r3, r6
 800735a:	461e      	mov	r6, r3
 800735c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007360:	2a30      	cmp	r2, #48	@ 0x30
 8007362:	d0fa      	beq.n	800735a <_dtoa_r+0xb22>
 8007364:	e4b5      	b.n	8006cd2 <_dtoa_r+0x49a>
 8007366:	459a      	cmp	sl, r3
 8007368:	d1a8      	bne.n	80072bc <_dtoa_r+0xa84>
 800736a:	2331      	movs	r3, #49	@ 0x31
 800736c:	f108 0801 	add.w	r8, r8, #1
 8007370:	f88a 3000 	strb.w	r3, [sl]
 8007374:	e4ad      	b.n	8006cd2 <_dtoa_r+0x49a>
 8007376:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007378:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80073d4 <_dtoa_r+0xb9c>
 800737c:	b11b      	cbz	r3, 8007386 <_dtoa_r+0xb4e>
 800737e:	f10a 0308 	add.w	r3, sl, #8
 8007382:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8007384:	6013      	str	r3, [r2, #0]
 8007386:	4650      	mov	r0, sl
 8007388:	b017      	add	sp, #92	@ 0x5c
 800738a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800738e:	9b07      	ldr	r3, [sp, #28]
 8007390:	2b01      	cmp	r3, #1
 8007392:	f77f ae2e 	ble.w	8006ff2 <_dtoa_r+0x7ba>
 8007396:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007398:	9308      	str	r3, [sp, #32]
 800739a:	2001      	movs	r0, #1
 800739c:	e64d      	b.n	800703a <_dtoa_r+0x802>
 800739e:	f1bb 0f00 	cmp.w	fp, #0
 80073a2:	f77f aed9 	ble.w	8007158 <_dtoa_r+0x920>
 80073a6:	4656      	mov	r6, sl
 80073a8:	9802      	ldr	r0, [sp, #8]
 80073aa:	4621      	mov	r1, r4
 80073ac:	f7ff f9ba 	bl	8006724 <quorem>
 80073b0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80073b4:	f806 3b01 	strb.w	r3, [r6], #1
 80073b8:	eba6 020a 	sub.w	r2, r6, sl
 80073bc:	4593      	cmp	fp, r2
 80073be:	ddb4      	ble.n	800732a <_dtoa_r+0xaf2>
 80073c0:	9902      	ldr	r1, [sp, #8]
 80073c2:	2300      	movs	r3, #0
 80073c4:	220a      	movs	r2, #10
 80073c6:	4648      	mov	r0, r9
 80073c8:	f000 f97a 	bl	80076c0 <__multadd>
 80073cc:	9002      	str	r0, [sp, #8]
 80073ce:	e7eb      	b.n	80073a8 <_dtoa_r+0xb70>
 80073d0:	08008737 	.word	0x08008737
 80073d4:	080086bb 	.word	0x080086bb

080073d8 <_free_r>:
 80073d8:	b538      	push	{r3, r4, r5, lr}
 80073da:	4605      	mov	r5, r0
 80073dc:	2900      	cmp	r1, #0
 80073de:	d041      	beq.n	8007464 <_free_r+0x8c>
 80073e0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80073e4:	1f0c      	subs	r4, r1, #4
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	bfb8      	it	lt
 80073ea:	18e4      	addlt	r4, r4, r3
 80073ec:	f000 f8fa 	bl	80075e4 <__malloc_lock>
 80073f0:	4a1d      	ldr	r2, [pc, #116]	@ (8007468 <_free_r+0x90>)
 80073f2:	6813      	ldr	r3, [r2, #0]
 80073f4:	b933      	cbnz	r3, 8007404 <_free_r+0x2c>
 80073f6:	6063      	str	r3, [r4, #4]
 80073f8:	6014      	str	r4, [r2, #0]
 80073fa:	4628      	mov	r0, r5
 80073fc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007400:	f000 b8f6 	b.w	80075f0 <__malloc_unlock>
 8007404:	42a3      	cmp	r3, r4
 8007406:	d908      	bls.n	800741a <_free_r+0x42>
 8007408:	6820      	ldr	r0, [r4, #0]
 800740a:	1821      	adds	r1, r4, r0
 800740c:	428b      	cmp	r3, r1
 800740e:	bf01      	itttt	eq
 8007410:	6819      	ldreq	r1, [r3, #0]
 8007412:	685b      	ldreq	r3, [r3, #4]
 8007414:	1809      	addeq	r1, r1, r0
 8007416:	6021      	streq	r1, [r4, #0]
 8007418:	e7ed      	b.n	80073f6 <_free_r+0x1e>
 800741a:	461a      	mov	r2, r3
 800741c:	685b      	ldr	r3, [r3, #4]
 800741e:	b10b      	cbz	r3, 8007424 <_free_r+0x4c>
 8007420:	42a3      	cmp	r3, r4
 8007422:	d9fa      	bls.n	800741a <_free_r+0x42>
 8007424:	6811      	ldr	r1, [r2, #0]
 8007426:	1850      	adds	r0, r2, r1
 8007428:	42a0      	cmp	r0, r4
 800742a:	d10b      	bne.n	8007444 <_free_r+0x6c>
 800742c:	6820      	ldr	r0, [r4, #0]
 800742e:	4401      	add	r1, r0
 8007430:	1850      	adds	r0, r2, r1
 8007432:	4283      	cmp	r3, r0
 8007434:	6011      	str	r1, [r2, #0]
 8007436:	d1e0      	bne.n	80073fa <_free_r+0x22>
 8007438:	6818      	ldr	r0, [r3, #0]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	6053      	str	r3, [r2, #4]
 800743e:	4408      	add	r0, r1
 8007440:	6010      	str	r0, [r2, #0]
 8007442:	e7da      	b.n	80073fa <_free_r+0x22>
 8007444:	d902      	bls.n	800744c <_free_r+0x74>
 8007446:	230c      	movs	r3, #12
 8007448:	602b      	str	r3, [r5, #0]
 800744a:	e7d6      	b.n	80073fa <_free_r+0x22>
 800744c:	6820      	ldr	r0, [r4, #0]
 800744e:	1821      	adds	r1, r4, r0
 8007450:	428b      	cmp	r3, r1
 8007452:	bf04      	itt	eq
 8007454:	6819      	ldreq	r1, [r3, #0]
 8007456:	685b      	ldreq	r3, [r3, #4]
 8007458:	6063      	str	r3, [r4, #4]
 800745a:	bf04      	itt	eq
 800745c:	1809      	addeq	r1, r1, r0
 800745e:	6021      	streq	r1, [r4, #0]
 8007460:	6054      	str	r4, [r2, #4]
 8007462:	e7ca      	b.n	80073fa <_free_r+0x22>
 8007464:	bd38      	pop	{r3, r4, r5, pc}
 8007466:	bf00      	nop
 8007468:	200005c0 	.word	0x200005c0

0800746c <malloc>:
 800746c:	4b02      	ldr	r3, [pc, #8]	@ (8007478 <malloc+0xc>)
 800746e:	4601      	mov	r1, r0
 8007470:	6818      	ldr	r0, [r3, #0]
 8007472:	f000 b825 	b.w	80074c0 <_malloc_r>
 8007476:	bf00      	nop
 8007478:	20000198 	.word	0x20000198

0800747c <sbrk_aligned>:
 800747c:	b570      	push	{r4, r5, r6, lr}
 800747e:	4e0f      	ldr	r6, [pc, #60]	@ (80074bc <sbrk_aligned+0x40>)
 8007480:	460c      	mov	r4, r1
 8007482:	6831      	ldr	r1, [r6, #0]
 8007484:	4605      	mov	r5, r0
 8007486:	b911      	cbnz	r1, 800748e <sbrk_aligned+0x12>
 8007488:	f000 fec2 	bl	8008210 <_sbrk_r>
 800748c:	6030      	str	r0, [r6, #0]
 800748e:	4621      	mov	r1, r4
 8007490:	4628      	mov	r0, r5
 8007492:	f000 febd 	bl	8008210 <_sbrk_r>
 8007496:	1c43      	adds	r3, r0, #1
 8007498:	d103      	bne.n	80074a2 <sbrk_aligned+0x26>
 800749a:	f04f 34ff 	mov.w	r4, #4294967295
 800749e:	4620      	mov	r0, r4
 80074a0:	bd70      	pop	{r4, r5, r6, pc}
 80074a2:	1cc4      	adds	r4, r0, #3
 80074a4:	f024 0403 	bic.w	r4, r4, #3
 80074a8:	42a0      	cmp	r0, r4
 80074aa:	d0f8      	beq.n	800749e <sbrk_aligned+0x22>
 80074ac:	1a21      	subs	r1, r4, r0
 80074ae:	4628      	mov	r0, r5
 80074b0:	f000 feae 	bl	8008210 <_sbrk_r>
 80074b4:	3001      	adds	r0, #1
 80074b6:	d1f2      	bne.n	800749e <sbrk_aligned+0x22>
 80074b8:	e7ef      	b.n	800749a <sbrk_aligned+0x1e>
 80074ba:	bf00      	nop
 80074bc:	200005bc 	.word	0x200005bc

080074c0 <_malloc_r>:
 80074c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80074c4:	1ccd      	adds	r5, r1, #3
 80074c6:	f025 0503 	bic.w	r5, r5, #3
 80074ca:	3508      	adds	r5, #8
 80074cc:	2d0c      	cmp	r5, #12
 80074ce:	bf38      	it	cc
 80074d0:	250c      	movcc	r5, #12
 80074d2:	2d00      	cmp	r5, #0
 80074d4:	4606      	mov	r6, r0
 80074d6:	db01      	blt.n	80074dc <_malloc_r+0x1c>
 80074d8:	42a9      	cmp	r1, r5
 80074da:	d904      	bls.n	80074e6 <_malloc_r+0x26>
 80074dc:	230c      	movs	r3, #12
 80074de:	6033      	str	r3, [r6, #0]
 80074e0:	2000      	movs	r0, #0
 80074e2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80074e6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80075bc <_malloc_r+0xfc>
 80074ea:	f000 f87b 	bl	80075e4 <__malloc_lock>
 80074ee:	f8d8 3000 	ldr.w	r3, [r8]
 80074f2:	461c      	mov	r4, r3
 80074f4:	bb44      	cbnz	r4, 8007548 <_malloc_r+0x88>
 80074f6:	4629      	mov	r1, r5
 80074f8:	4630      	mov	r0, r6
 80074fa:	f7ff ffbf 	bl	800747c <sbrk_aligned>
 80074fe:	1c43      	adds	r3, r0, #1
 8007500:	4604      	mov	r4, r0
 8007502:	d158      	bne.n	80075b6 <_malloc_r+0xf6>
 8007504:	f8d8 4000 	ldr.w	r4, [r8]
 8007508:	4627      	mov	r7, r4
 800750a:	2f00      	cmp	r7, #0
 800750c:	d143      	bne.n	8007596 <_malloc_r+0xd6>
 800750e:	2c00      	cmp	r4, #0
 8007510:	d04b      	beq.n	80075aa <_malloc_r+0xea>
 8007512:	6823      	ldr	r3, [r4, #0]
 8007514:	4639      	mov	r1, r7
 8007516:	4630      	mov	r0, r6
 8007518:	eb04 0903 	add.w	r9, r4, r3
 800751c:	f000 fe78 	bl	8008210 <_sbrk_r>
 8007520:	4581      	cmp	r9, r0
 8007522:	d142      	bne.n	80075aa <_malloc_r+0xea>
 8007524:	6821      	ldr	r1, [r4, #0]
 8007526:	1a6d      	subs	r5, r5, r1
 8007528:	4629      	mov	r1, r5
 800752a:	4630      	mov	r0, r6
 800752c:	f7ff ffa6 	bl	800747c <sbrk_aligned>
 8007530:	3001      	adds	r0, #1
 8007532:	d03a      	beq.n	80075aa <_malloc_r+0xea>
 8007534:	6823      	ldr	r3, [r4, #0]
 8007536:	442b      	add	r3, r5
 8007538:	6023      	str	r3, [r4, #0]
 800753a:	f8d8 3000 	ldr.w	r3, [r8]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	bb62      	cbnz	r2, 800759c <_malloc_r+0xdc>
 8007542:	f8c8 7000 	str.w	r7, [r8]
 8007546:	e00f      	b.n	8007568 <_malloc_r+0xa8>
 8007548:	6822      	ldr	r2, [r4, #0]
 800754a:	1b52      	subs	r2, r2, r5
 800754c:	d420      	bmi.n	8007590 <_malloc_r+0xd0>
 800754e:	2a0b      	cmp	r2, #11
 8007550:	d917      	bls.n	8007582 <_malloc_r+0xc2>
 8007552:	1961      	adds	r1, r4, r5
 8007554:	42a3      	cmp	r3, r4
 8007556:	6025      	str	r5, [r4, #0]
 8007558:	bf18      	it	ne
 800755a:	6059      	strne	r1, [r3, #4]
 800755c:	6863      	ldr	r3, [r4, #4]
 800755e:	bf08      	it	eq
 8007560:	f8c8 1000 	streq.w	r1, [r8]
 8007564:	5162      	str	r2, [r4, r5]
 8007566:	604b      	str	r3, [r1, #4]
 8007568:	4630      	mov	r0, r6
 800756a:	f000 f841 	bl	80075f0 <__malloc_unlock>
 800756e:	f104 000b 	add.w	r0, r4, #11
 8007572:	1d23      	adds	r3, r4, #4
 8007574:	f020 0007 	bic.w	r0, r0, #7
 8007578:	1ac2      	subs	r2, r0, r3
 800757a:	bf1c      	itt	ne
 800757c:	1a1b      	subne	r3, r3, r0
 800757e:	50a3      	strne	r3, [r4, r2]
 8007580:	e7af      	b.n	80074e2 <_malloc_r+0x22>
 8007582:	6862      	ldr	r2, [r4, #4]
 8007584:	42a3      	cmp	r3, r4
 8007586:	bf0c      	ite	eq
 8007588:	f8c8 2000 	streq.w	r2, [r8]
 800758c:	605a      	strne	r2, [r3, #4]
 800758e:	e7eb      	b.n	8007568 <_malloc_r+0xa8>
 8007590:	4623      	mov	r3, r4
 8007592:	6864      	ldr	r4, [r4, #4]
 8007594:	e7ae      	b.n	80074f4 <_malloc_r+0x34>
 8007596:	463c      	mov	r4, r7
 8007598:	687f      	ldr	r7, [r7, #4]
 800759a:	e7b6      	b.n	800750a <_malloc_r+0x4a>
 800759c:	461a      	mov	r2, r3
 800759e:	685b      	ldr	r3, [r3, #4]
 80075a0:	42a3      	cmp	r3, r4
 80075a2:	d1fb      	bne.n	800759c <_malloc_r+0xdc>
 80075a4:	2300      	movs	r3, #0
 80075a6:	6053      	str	r3, [r2, #4]
 80075a8:	e7de      	b.n	8007568 <_malloc_r+0xa8>
 80075aa:	230c      	movs	r3, #12
 80075ac:	6033      	str	r3, [r6, #0]
 80075ae:	4630      	mov	r0, r6
 80075b0:	f000 f81e 	bl	80075f0 <__malloc_unlock>
 80075b4:	e794      	b.n	80074e0 <_malloc_r+0x20>
 80075b6:	6005      	str	r5, [r0, #0]
 80075b8:	e7d6      	b.n	8007568 <_malloc_r+0xa8>
 80075ba:	bf00      	nop
 80075bc:	200005c0 	.word	0x200005c0

080075c0 <__ascii_mbtowc>:
 80075c0:	b082      	sub	sp, #8
 80075c2:	b901      	cbnz	r1, 80075c6 <__ascii_mbtowc+0x6>
 80075c4:	a901      	add	r1, sp, #4
 80075c6:	b142      	cbz	r2, 80075da <__ascii_mbtowc+0x1a>
 80075c8:	b14b      	cbz	r3, 80075de <__ascii_mbtowc+0x1e>
 80075ca:	7813      	ldrb	r3, [r2, #0]
 80075cc:	600b      	str	r3, [r1, #0]
 80075ce:	7812      	ldrb	r2, [r2, #0]
 80075d0:	1e10      	subs	r0, r2, #0
 80075d2:	bf18      	it	ne
 80075d4:	2001      	movne	r0, #1
 80075d6:	b002      	add	sp, #8
 80075d8:	4770      	bx	lr
 80075da:	4610      	mov	r0, r2
 80075dc:	e7fb      	b.n	80075d6 <__ascii_mbtowc+0x16>
 80075de:	f06f 0001 	mvn.w	r0, #1
 80075e2:	e7f8      	b.n	80075d6 <__ascii_mbtowc+0x16>

080075e4 <__malloc_lock>:
 80075e4:	4801      	ldr	r0, [pc, #4]	@ (80075ec <__malloc_lock+0x8>)
 80075e6:	f7ff b86e 	b.w	80066c6 <__retarget_lock_acquire_recursive>
 80075ea:	bf00      	nop
 80075ec:	200005b8 	.word	0x200005b8

080075f0 <__malloc_unlock>:
 80075f0:	4801      	ldr	r0, [pc, #4]	@ (80075f8 <__malloc_unlock+0x8>)
 80075f2:	f7ff b869 	b.w	80066c8 <__retarget_lock_release_recursive>
 80075f6:	bf00      	nop
 80075f8:	200005b8 	.word	0x200005b8

080075fc <_Balloc>:
 80075fc:	b570      	push	{r4, r5, r6, lr}
 80075fe:	69c6      	ldr	r6, [r0, #28]
 8007600:	4604      	mov	r4, r0
 8007602:	460d      	mov	r5, r1
 8007604:	b976      	cbnz	r6, 8007624 <_Balloc+0x28>
 8007606:	2010      	movs	r0, #16
 8007608:	f7ff ff30 	bl	800746c <malloc>
 800760c:	4602      	mov	r2, r0
 800760e:	61e0      	str	r0, [r4, #28]
 8007610:	b920      	cbnz	r0, 800761c <_Balloc+0x20>
 8007612:	4b18      	ldr	r3, [pc, #96]	@ (8007674 <_Balloc+0x78>)
 8007614:	4818      	ldr	r0, [pc, #96]	@ (8007678 <_Balloc+0x7c>)
 8007616:	216b      	movs	r1, #107	@ 0x6b
 8007618:	f7ff f866 	bl	80066e8 <__assert_func>
 800761c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007620:	6006      	str	r6, [r0, #0]
 8007622:	60c6      	str	r6, [r0, #12]
 8007624:	69e6      	ldr	r6, [r4, #28]
 8007626:	68f3      	ldr	r3, [r6, #12]
 8007628:	b183      	cbz	r3, 800764c <_Balloc+0x50>
 800762a:	69e3      	ldr	r3, [r4, #28]
 800762c:	68db      	ldr	r3, [r3, #12]
 800762e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8007632:	b9b8      	cbnz	r0, 8007664 <_Balloc+0x68>
 8007634:	2101      	movs	r1, #1
 8007636:	fa01 f605 	lsl.w	r6, r1, r5
 800763a:	1d72      	adds	r2, r6, #5
 800763c:	0092      	lsls	r2, r2, #2
 800763e:	4620      	mov	r0, r4
 8007640:	f000 fdfd 	bl	800823e <_calloc_r>
 8007644:	b160      	cbz	r0, 8007660 <_Balloc+0x64>
 8007646:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800764a:	e00e      	b.n	800766a <_Balloc+0x6e>
 800764c:	2221      	movs	r2, #33	@ 0x21
 800764e:	2104      	movs	r1, #4
 8007650:	4620      	mov	r0, r4
 8007652:	f000 fdf4 	bl	800823e <_calloc_r>
 8007656:	69e3      	ldr	r3, [r4, #28]
 8007658:	60f0      	str	r0, [r6, #12]
 800765a:	68db      	ldr	r3, [r3, #12]
 800765c:	2b00      	cmp	r3, #0
 800765e:	d1e4      	bne.n	800762a <_Balloc+0x2e>
 8007660:	2000      	movs	r0, #0
 8007662:	bd70      	pop	{r4, r5, r6, pc}
 8007664:	6802      	ldr	r2, [r0, #0]
 8007666:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800766a:	2300      	movs	r3, #0
 800766c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007670:	e7f7      	b.n	8007662 <_Balloc+0x66>
 8007672:	bf00      	nop
 8007674:	080086c8 	.word	0x080086c8
 8007678:	08008748 	.word	0x08008748

0800767c <_Bfree>:
 800767c:	b570      	push	{r4, r5, r6, lr}
 800767e:	69c6      	ldr	r6, [r0, #28]
 8007680:	4605      	mov	r5, r0
 8007682:	460c      	mov	r4, r1
 8007684:	b976      	cbnz	r6, 80076a4 <_Bfree+0x28>
 8007686:	2010      	movs	r0, #16
 8007688:	f7ff fef0 	bl	800746c <malloc>
 800768c:	4602      	mov	r2, r0
 800768e:	61e8      	str	r0, [r5, #28]
 8007690:	b920      	cbnz	r0, 800769c <_Bfree+0x20>
 8007692:	4b09      	ldr	r3, [pc, #36]	@ (80076b8 <_Bfree+0x3c>)
 8007694:	4809      	ldr	r0, [pc, #36]	@ (80076bc <_Bfree+0x40>)
 8007696:	218f      	movs	r1, #143	@ 0x8f
 8007698:	f7ff f826 	bl	80066e8 <__assert_func>
 800769c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80076a0:	6006      	str	r6, [r0, #0]
 80076a2:	60c6      	str	r6, [r0, #12]
 80076a4:	b13c      	cbz	r4, 80076b6 <_Bfree+0x3a>
 80076a6:	69eb      	ldr	r3, [r5, #28]
 80076a8:	6862      	ldr	r2, [r4, #4]
 80076aa:	68db      	ldr	r3, [r3, #12]
 80076ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80076b0:	6021      	str	r1, [r4, #0]
 80076b2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 80076b6:	bd70      	pop	{r4, r5, r6, pc}
 80076b8:	080086c8 	.word	0x080086c8
 80076bc:	08008748 	.word	0x08008748

080076c0 <__multadd>:
 80076c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80076c4:	690d      	ldr	r5, [r1, #16]
 80076c6:	4607      	mov	r7, r0
 80076c8:	460c      	mov	r4, r1
 80076ca:	461e      	mov	r6, r3
 80076cc:	f101 0c14 	add.w	ip, r1, #20
 80076d0:	2000      	movs	r0, #0
 80076d2:	f8dc 3000 	ldr.w	r3, [ip]
 80076d6:	b299      	uxth	r1, r3
 80076d8:	fb02 6101 	mla	r1, r2, r1, r6
 80076dc:	0c1e      	lsrs	r6, r3, #16
 80076de:	0c0b      	lsrs	r3, r1, #16
 80076e0:	fb02 3306 	mla	r3, r2, r6, r3
 80076e4:	b289      	uxth	r1, r1
 80076e6:	3001      	adds	r0, #1
 80076e8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80076ec:	4285      	cmp	r5, r0
 80076ee:	f84c 1b04 	str.w	r1, [ip], #4
 80076f2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80076f6:	dcec      	bgt.n	80076d2 <__multadd+0x12>
 80076f8:	b30e      	cbz	r6, 800773e <__multadd+0x7e>
 80076fa:	68a3      	ldr	r3, [r4, #8]
 80076fc:	42ab      	cmp	r3, r5
 80076fe:	dc19      	bgt.n	8007734 <__multadd+0x74>
 8007700:	6861      	ldr	r1, [r4, #4]
 8007702:	4638      	mov	r0, r7
 8007704:	3101      	adds	r1, #1
 8007706:	f7ff ff79 	bl	80075fc <_Balloc>
 800770a:	4680      	mov	r8, r0
 800770c:	b928      	cbnz	r0, 800771a <__multadd+0x5a>
 800770e:	4602      	mov	r2, r0
 8007710:	4b0c      	ldr	r3, [pc, #48]	@ (8007744 <__multadd+0x84>)
 8007712:	480d      	ldr	r0, [pc, #52]	@ (8007748 <__multadd+0x88>)
 8007714:	21ba      	movs	r1, #186	@ 0xba
 8007716:	f7fe ffe7 	bl	80066e8 <__assert_func>
 800771a:	6922      	ldr	r2, [r4, #16]
 800771c:	3202      	adds	r2, #2
 800771e:	f104 010c 	add.w	r1, r4, #12
 8007722:	0092      	lsls	r2, r2, #2
 8007724:	300c      	adds	r0, #12
 8007726:	f7fe ffd0 	bl	80066ca <memcpy>
 800772a:	4621      	mov	r1, r4
 800772c:	4638      	mov	r0, r7
 800772e:	f7ff ffa5 	bl	800767c <_Bfree>
 8007732:	4644      	mov	r4, r8
 8007734:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007738:	3501      	adds	r5, #1
 800773a:	615e      	str	r6, [r3, #20]
 800773c:	6125      	str	r5, [r4, #16]
 800773e:	4620      	mov	r0, r4
 8007740:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007744:	08008737 	.word	0x08008737
 8007748:	08008748 	.word	0x08008748

0800774c <__hi0bits>:
 800774c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8007750:	4603      	mov	r3, r0
 8007752:	bf36      	itet	cc
 8007754:	0403      	lslcc	r3, r0, #16
 8007756:	2000      	movcs	r0, #0
 8007758:	2010      	movcc	r0, #16
 800775a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800775e:	bf3c      	itt	cc
 8007760:	021b      	lslcc	r3, r3, #8
 8007762:	3008      	addcc	r0, #8
 8007764:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007768:	bf3c      	itt	cc
 800776a:	011b      	lslcc	r3, r3, #4
 800776c:	3004      	addcc	r0, #4
 800776e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007772:	bf3c      	itt	cc
 8007774:	009b      	lslcc	r3, r3, #2
 8007776:	3002      	addcc	r0, #2
 8007778:	2b00      	cmp	r3, #0
 800777a:	db05      	blt.n	8007788 <__hi0bits+0x3c>
 800777c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8007780:	f100 0001 	add.w	r0, r0, #1
 8007784:	bf08      	it	eq
 8007786:	2020      	moveq	r0, #32
 8007788:	4770      	bx	lr

0800778a <__lo0bits>:
 800778a:	6803      	ldr	r3, [r0, #0]
 800778c:	4602      	mov	r2, r0
 800778e:	f013 0007 	ands.w	r0, r3, #7
 8007792:	d00b      	beq.n	80077ac <__lo0bits+0x22>
 8007794:	07d9      	lsls	r1, r3, #31
 8007796:	d421      	bmi.n	80077dc <__lo0bits+0x52>
 8007798:	0798      	lsls	r0, r3, #30
 800779a:	bf49      	itett	mi
 800779c:	085b      	lsrmi	r3, r3, #1
 800779e:	089b      	lsrpl	r3, r3, #2
 80077a0:	2001      	movmi	r0, #1
 80077a2:	6013      	strmi	r3, [r2, #0]
 80077a4:	bf5c      	itt	pl
 80077a6:	6013      	strpl	r3, [r2, #0]
 80077a8:	2002      	movpl	r0, #2
 80077aa:	4770      	bx	lr
 80077ac:	b299      	uxth	r1, r3
 80077ae:	b909      	cbnz	r1, 80077b4 <__lo0bits+0x2a>
 80077b0:	0c1b      	lsrs	r3, r3, #16
 80077b2:	2010      	movs	r0, #16
 80077b4:	b2d9      	uxtb	r1, r3
 80077b6:	b909      	cbnz	r1, 80077bc <__lo0bits+0x32>
 80077b8:	3008      	adds	r0, #8
 80077ba:	0a1b      	lsrs	r3, r3, #8
 80077bc:	0719      	lsls	r1, r3, #28
 80077be:	bf04      	itt	eq
 80077c0:	091b      	lsreq	r3, r3, #4
 80077c2:	3004      	addeq	r0, #4
 80077c4:	0799      	lsls	r1, r3, #30
 80077c6:	bf04      	itt	eq
 80077c8:	089b      	lsreq	r3, r3, #2
 80077ca:	3002      	addeq	r0, #2
 80077cc:	07d9      	lsls	r1, r3, #31
 80077ce:	d403      	bmi.n	80077d8 <__lo0bits+0x4e>
 80077d0:	085b      	lsrs	r3, r3, #1
 80077d2:	f100 0001 	add.w	r0, r0, #1
 80077d6:	d003      	beq.n	80077e0 <__lo0bits+0x56>
 80077d8:	6013      	str	r3, [r2, #0]
 80077da:	4770      	bx	lr
 80077dc:	2000      	movs	r0, #0
 80077de:	4770      	bx	lr
 80077e0:	2020      	movs	r0, #32
 80077e2:	4770      	bx	lr

080077e4 <__i2b>:
 80077e4:	b510      	push	{r4, lr}
 80077e6:	460c      	mov	r4, r1
 80077e8:	2101      	movs	r1, #1
 80077ea:	f7ff ff07 	bl	80075fc <_Balloc>
 80077ee:	4602      	mov	r2, r0
 80077f0:	b928      	cbnz	r0, 80077fe <__i2b+0x1a>
 80077f2:	4b05      	ldr	r3, [pc, #20]	@ (8007808 <__i2b+0x24>)
 80077f4:	4805      	ldr	r0, [pc, #20]	@ (800780c <__i2b+0x28>)
 80077f6:	f240 1145 	movw	r1, #325	@ 0x145
 80077fa:	f7fe ff75 	bl	80066e8 <__assert_func>
 80077fe:	2301      	movs	r3, #1
 8007800:	6144      	str	r4, [r0, #20]
 8007802:	6103      	str	r3, [r0, #16]
 8007804:	bd10      	pop	{r4, pc}
 8007806:	bf00      	nop
 8007808:	08008737 	.word	0x08008737
 800780c:	08008748 	.word	0x08008748

08007810 <__multiply>:
 8007810:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007814:	4617      	mov	r7, r2
 8007816:	690a      	ldr	r2, [r1, #16]
 8007818:	693b      	ldr	r3, [r7, #16]
 800781a:	429a      	cmp	r2, r3
 800781c:	bfa8      	it	ge
 800781e:	463b      	movge	r3, r7
 8007820:	4689      	mov	r9, r1
 8007822:	bfa4      	itt	ge
 8007824:	460f      	movge	r7, r1
 8007826:	4699      	movge	r9, r3
 8007828:	693d      	ldr	r5, [r7, #16]
 800782a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	6879      	ldr	r1, [r7, #4]
 8007832:	eb05 060a 	add.w	r6, r5, sl
 8007836:	42b3      	cmp	r3, r6
 8007838:	b085      	sub	sp, #20
 800783a:	bfb8      	it	lt
 800783c:	3101      	addlt	r1, #1
 800783e:	f7ff fedd 	bl	80075fc <_Balloc>
 8007842:	b930      	cbnz	r0, 8007852 <__multiply+0x42>
 8007844:	4602      	mov	r2, r0
 8007846:	4b41      	ldr	r3, [pc, #260]	@ (800794c <__multiply+0x13c>)
 8007848:	4841      	ldr	r0, [pc, #260]	@ (8007950 <__multiply+0x140>)
 800784a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800784e:	f7fe ff4b 	bl	80066e8 <__assert_func>
 8007852:	f100 0414 	add.w	r4, r0, #20
 8007856:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800785a:	4623      	mov	r3, r4
 800785c:	2200      	movs	r2, #0
 800785e:	4573      	cmp	r3, lr
 8007860:	d320      	bcc.n	80078a4 <__multiply+0x94>
 8007862:	f107 0814 	add.w	r8, r7, #20
 8007866:	f109 0114 	add.w	r1, r9, #20
 800786a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800786e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8007872:	9302      	str	r3, [sp, #8]
 8007874:	1beb      	subs	r3, r5, r7
 8007876:	3b15      	subs	r3, #21
 8007878:	f023 0303 	bic.w	r3, r3, #3
 800787c:	3304      	adds	r3, #4
 800787e:	3715      	adds	r7, #21
 8007880:	42bd      	cmp	r5, r7
 8007882:	bf38      	it	cc
 8007884:	2304      	movcc	r3, #4
 8007886:	9301      	str	r3, [sp, #4]
 8007888:	9b02      	ldr	r3, [sp, #8]
 800788a:	9103      	str	r1, [sp, #12]
 800788c:	428b      	cmp	r3, r1
 800788e:	d80c      	bhi.n	80078aa <__multiply+0x9a>
 8007890:	2e00      	cmp	r6, #0
 8007892:	dd03      	ble.n	800789c <__multiply+0x8c>
 8007894:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8007898:	2b00      	cmp	r3, #0
 800789a:	d055      	beq.n	8007948 <__multiply+0x138>
 800789c:	6106      	str	r6, [r0, #16]
 800789e:	b005      	add	sp, #20
 80078a0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80078a4:	f843 2b04 	str.w	r2, [r3], #4
 80078a8:	e7d9      	b.n	800785e <__multiply+0x4e>
 80078aa:	f8b1 a000 	ldrh.w	sl, [r1]
 80078ae:	f1ba 0f00 	cmp.w	sl, #0
 80078b2:	d01f      	beq.n	80078f4 <__multiply+0xe4>
 80078b4:	46c4      	mov	ip, r8
 80078b6:	46a1      	mov	r9, r4
 80078b8:	2700      	movs	r7, #0
 80078ba:	f85c 2b04 	ldr.w	r2, [ip], #4
 80078be:	f8d9 3000 	ldr.w	r3, [r9]
 80078c2:	fa1f fb82 	uxth.w	fp, r2
 80078c6:	b29b      	uxth	r3, r3
 80078c8:	fb0a 330b 	mla	r3, sl, fp, r3
 80078cc:	443b      	add	r3, r7
 80078ce:	f8d9 7000 	ldr.w	r7, [r9]
 80078d2:	0c12      	lsrs	r2, r2, #16
 80078d4:	0c3f      	lsrs	r7, r7, #16
 80078d6:	fb0a 7202 	mla	r2, sl, r2, r7
 80078da:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 80078de:	b29b      	uxth	r3, r3
 80078e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80078e4:	4565      	cmp	r5, ip
 80078e6:	f849 3b04 	str.w	r3, [r9], #4
 80078ea:	ea4f 4712 	mov.w	r7, r2, lsr #16
 80078ee:	d8e4      	bhi.n	80078ba <__multiply+0xaa>
 80078f0:	9b01      	ldr	r3, [sp, #4]
 80078f2:	50e7      	str	r7, [r4, r3]
 80078f4:	9b03      	ldr	r3, [sp, #12]
 80078f6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80078fa:	3104      	adds	r1, #4
 80078fc:	f1b9 0f00 	cmp.w	r9, #0
 8007900:	d020      	beq.n	8007944 <__multiply+0x134>
 8007902:	6823      	ldr	r3, [r4, #0]
 8007904:	4647      	mov	r7, r8
 8007906:	46a4      	mov	ip, r4
 8007908:	f04f 0a00 	mov.w	sl, #0
 800790c:	f8b7 b000 	ldrh.w	fp, [r7]
 8007910:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8007914:	fb09 220b 	mla	r2, r9, fp, r2
 8007918:	4452      	add	r2, sl
 800791a:	b29b      	uxth	r3, r3
 800791c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007920:	f84c 3b04 	str.w	r3, [ip], #4
 8007924:	f857 3b04 	ldr.w	r3, [r7], #4
 8007928:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800792c:	f8bc 3000 	ldrh.w	r3, [ip]
 8007930:	fb09 330a 	mla	r3, r9, sl, r3
 8007934:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8007938:	42bd      	cmp	r5, r7
 800793a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800793e:	d8e5      	bhi.n	800790c <__multiply+0xfc>
 8007940:	9a01      	ldr	r2, [sp, #4]
 8007942:	50a3      	str	r3, [r4, r2]
 8007944:	3404      	adds	r4, #4
 8007946:	e79f      	b.n	8007888 <__multiply+0x78>
 8007948:	3e01      	subs	r6, #1
 800794a:	e7a1      	b.n	8007890 <__multiply+0x80>
 800794c:	08008737 	.word	0x08008737
 8007950:	08008748 	.word	0x08008748

08007954 <__pow5mult>:
 8007954:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007958:	4615      	mov	r5, r2
 800795a:	f012 0203 	ands.w	r2, r2, #3
 800795e:	4607      	mov	r7, r0
 8007960:	460e      	mov	r6, r1
 8007962:	d007      	beq.n	8007974 <__pow5mult+0x20>
 8007964:	4c25      	ldr	r4, [pc, #148]	@ (80079fc <__pow5mult+0xa8>)
 8007966:	3a01      	subs	r2, #1
 8007968:	2300      	movs	r3, #0
 800796a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800796e:	f7ff fea7 	bl	80076c0 <__multadd>
 8007972:	4606      	mov	r6, r0
 8007974:	10ad      	asrs	r5, r5, #2
 8007976:	d03d      	beq.n	80079f4 <__pow5mult+0xa0>
 8007978:	69fc      	ldr	r4, [r7, #28]
 800797a:	b97c      	cbnz	r4, 800799c <__pow5mult+0x48>
 800797c:	2010      	movs	r0, #16
 800797e:	f7ff fd75 	bl	800746c <malloc>
 8007982:	4602      	mov	r2, r0
 8007984:	61f8      	str	r0, [r7, #28]
 8007986:	b928      	cbnz	r0, 8007994 <__pow5mult+0x40>
 8007988:	4b1d      	ldr	r3, [pc, #116]	@ (8007a00 <__pow5mult+0xac>)
 800798a:	481e      	ldr	r0, [pc, #120]	@ (8007a04 <__pow5mult+0xb0>)
 800798c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8007990:	f7fe feaa 	bl	80066e8 <__assert_func>
 8007994:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007998:	6004      	str	r4, [r0, #0]
 800799a:	60c4      	str	r4, [r0, #12]
 800799c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80079a0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80079a4:	b94c      	cbnz	r4, 80079ba <__pow5mult+0x66>
 80079a6:	f240 2171 	movw	r1, #625	@ 0x271
 80079aa:	4638      	mov	r0, r7
 80079ac:	f7ff ff1a 	bl	80077e4 <__i2b>
 80079b0:	2300      	movs	r3, #0
 80079b2:	f8c8 0008 	str.w	r0, [r8, #8]
 80079b6:	4604      	mov	r4, r0
 80079b8:	6003      	str	r3, [r0, #0]
 80079ba:	f04f 0900 	mov.w	r9, #0
 80079be:	07eb      	lsls	r3, r5, #31
 80079c0:	d50a      	bpl.n	80079d8 <__pow5mult+0x84>
 80079c2:	4631      	mov	r1, r6
 80079c4:	4622      	mov	r2, r4
 80079c6:	4638      	mov	r0, r7
 80079c8:	f7ff ff22 	bl	8007810 <__multiply>
 80079cc:	4631      	mov	r1, r6
 80079ce:	4680      	mov	r8, r0
 80079d0:	4638      	mov	r0, r7
 80079d2:	f7ff fe53 	bl	800767c <_Bfree>
 80079d6:	4646      	mov	r6, r8
 80079d8:	106d      	asrs	r5, r5, #1
 80079da:	d00b      	beq.n	80079f4 <__pow5mult+0xa0>
 80079dc:	6820      	ldr	r0, [r4, #0]
 80079de:	b938      	cbnz	r0, 80079f0 <__pow5mult+0x9c>
 80079e0:	4622      	mov	r2, r4
 80079e2:	4621      	mov	r1, r4
 80079e4:	4638      	mov	r0, r7
 80079e6:	f7ff ff13 	bl	8007810 <__multiply>
 80079ea:	6020      	str	r0, [r4, #0]
 80079ec:	f8c0 9000 	str.w	r9, [r0]
 80079f0:	4604      	mov	r4, r0
 80079f2:	e7e4      	b.n	80079be <__pow5mult+0x6a>
 80079f4:	4630      	mov	r0, r6
 80079f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80079fa:	bf00      	nop
 80079fc:	080087b4 	.word	0x080087b4
 8007a00:	080086c8 	.word	0x080086c8
 8007a04:	08008748 	.word	0x08008748

08007a08 <__lshift>:
 8007a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007a0c:	460c      	mov	r4, r1
 8007a0e:	6849      	ldr	r1, [r1, #4]
 8007a10:	6923      	ldr	r3, [r4, #16]
 8007a12:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007a16:	68a3      	ldr	r3, [r4, #8]
 8007a18:	4607      	mov	r7, r0
 8007a1a:	4691      	mov	r9, r2
 8007a1c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007a20:	f108 0601 	add.w	r6, r8, #1
 8007a24:	42b3      	cmp	r3, r6
 8007a26:	db0b      	blt.n	8007a40 <__lshift+0x38>
 8007a28:	4638      	mov	r0, r7
 8007a2a:	f7ff fde7 	bl	80075fc <_Balloc>
 8007a2e:	4605      	mov	r5, r0
 8007a30:	b948      	cbnz	r0, 8007a46 <__lshift+0x3e>
 8007a32:	4602      	mov	r2, r0
 8007a34:	4b28      	ldr	r3, [pc, #160]	@ (8007ad8 <__lshift+0xd0>)
 8007a36:	4829      	ldr	r0, [pc, #164]	@ (8007adc <__lshift+0xd4>)
 8007a38:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007a3c:	f7fe fe54 	bl	80066e8 <__assert_func>
 8007a40:	3101      	adds	r1, #1
 8007a42:	005b      	lsls	r3, r3, #1
 8007a44:	e7ee      	b.n	8007a24 <__lshift+0x1c>
 8007a46:	2300      	movs	r3, #0
 8007a48:	f100 0114 	add.w	r1, r0, #20
 8007a4c:	f100 0210 	add.w	r2, r0, #16
 8007a50:	4618      	mov	r0, r3
 8007a52:	4553      	cmp	r3, sl
 8007a54:	db33      	blt.n	8007abe <__lshift+0xb6>
 8007a56:	6920      	ldr	r0, [r4, #16]
 8007a58:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007a5c:	f104 0314 	add.w	r3, r4, #20
 8007a60:	f019 091f 	ands.w	r9, r9, #31
 8007a64:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007a68:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8007a6c:	d02b      	beq.n	8007ac6 <__lshift+0xbe>
 8007a6e:	f1c9 0e20 	rsb	lr, r9, #32
 8007a72:	468a      	mov	sl, r1
 8007a74:	2200      	movs	r2, #0
 8007a76:	6818      	ldr	r0, [r3, #0]
 8007a78:	fa00 f009 	lsl.w	r0, r0, r9
 8007a7c:	4310      	orrs	r0, r2
 8007a7e:	f84a 0b04 	str.w	r0, [sl], #4
 8007a82:	f853 2b04 	ldr.w	r2, [r3], #4
 8007a86:	459c      	cmp	ip, r3
 8007a88:	fa22 f20e 	lsr.w	r2, r2, lr
 8007a8c:	d8f3      	bhi.n	8007a76 <__lshift+0x6e>
 8007a8e:	ebac 0304 	sub.w	r3, ip, r4
 8007a92:	3b15      	subs	r3, #21
 8007a94:	f023 0303 	bic.w	r3, r3, #3
 8007a98:	3304      	adds	r3, #4
 8007a9a:	f104 0015 	add.w	r0, r4, #21
 8007a9e:	4560      	cmp	r0, ip
 8007aa0:	bf88      	it	hi
 8007aa2:	2304      	movhi	r3, #4
 8007aa4:	50ca      	str	r2, [r1, r3]
 8007aa6:	b10a      	cbz	r2, 8007aac <__lshift+0xa4>
 8007aa8:	f108 0602 	add.w	r6, r8, #2
 8007aac:	3e01      	subs	r6, #1
 8007aae:	4638      	mov	r0, r7
 8007ab0:	612e      	str	r6, [r5, #16]
 8007ab2:	4621      	mov	r1, r4
 8007ab4:	f7ff fde2 	bl	800767c <_Bfree>
 8007ab8:	4628      	mov	r0, r5
 8007aba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007abe:	f842 0f04 	str.w	r0, [r2, #4]!
 8007ac2:	3301      	adds	r3, #1
 8007ac4:	e7c5      	b.n	8007a52 <__lshift+0x4a>
 8007ac6:	3904      	subs	r1, #4
 8007ac8:	f853 2b04 	ldr.w	r2, [r3], #4
 8007acc:	f841 2f04 	str.w	r2, [r1, #4]!
 8007ad0:	459c      	cmp	ip, r3
 8007ad2:	d8f9      	bhi.n	8007ac8 <__lshift+0xc0>
 8007ad4:	e7ea      	b.n	8007aac <__lshift+0xa4>
 8007ad6:	bf00      	nop
 8007ad8:	08008737 	.word	0x08008737
 8007adc:	08008748 	.word	0x08008748

08007ae0 <__mcmp>:
 8007ae0:	690a      	ldr	r2, [r1, #16]
 8007ae2:	4603      	mov	r3, r0
 8007ae4:	6900      	ldr	r0, [r0, #16]
 8007ae6:	1a80      	subs	r0, r0, r2
 8007ae8:	b530      	push	{r4, r5, lr}
 8007aea:	d10e      	bne.n	8007b0a <__mcmp+0x2a>
 8007aec:	3314      	adds	r3, #20
 8007aee:	3114      	adds	r1, #20
 8007af0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8007af4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8007af8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8007afc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8007b00:	4295      	cmp	r5, r2
 8007b02:	d003      	beq.n	8007b0c <__mcmp+0x2c>
 8007b04:	d205      	bcs.n	8007b12 <__mcmp+0x32>
 8007b06:	f04f 30ff 	mov.w	r0, #4294967295
 8007b0a:	bd30      	pop	{r4, r5, pc}
 8007b0c:	42a3      	cmp	r3, r4
 8007b0e:	d3f3      	bcc.n	8007af8 <__mcmp+0x18>
 8007b10:	e7fb      	b.n	8007b0a <__mcmp+0x2a>
 8007b12:	2001      	movs	r0, #1
 8007b14:	e7f9      	b.n	8007b0a <__mcmp+0x2a>
	...

08007b18 <__mdiff>:
 8007b18:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b1c:	4689      	mov	r9, r1
 8007b1e:	4606      	mov	r6, r0
 8007b20:	4611      	mov	r1, r2
 8007b22:	4648      	mov	r0, r9
 8007b24:	4614      	mov	r4, r2
 8007b26:	f7ff ffdb 	bl	8007ae0 <__mcmp>
 8007b2a:	1e05      	subs	r5, r0, #0
 8007b2c:	d112      	bne.n	8007b54 <__mdiff+0x3c>
 8007b2e:	4629      	mov	r1, r5
 8007b30:	4630      	mov	r0, r6
 8007b32:	f7ff fd63 	bl	80075fc <_Balloc>
 8007b36:	4602      	mov	r2, r0
 8007b38:	b928      	cbnz	r0, 8007b46 <__mdiff+0x2e>
 8007b3a:	4b3f      	ldr	r3, [pc, #252]	@ (8007c38 <__mdiff+0x120>)
 8007b3c:	f240 2137 	movw	r1, #567	@ 0x237
 8007b40:	483e      	ldr	r0, [pc, #248]	@ (8007c3c <__mdiff+0x124>)
 8007b42:	f7fe fdd1 	bl	80066e8 <__assert_func>
 8007b46:	2301      	movs	r3, #1
 8007b48:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007b4c:	4610      	mov	r0, r2
 8007b4e:	b003      	add	sp, #12
 8007b50:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b54:	bfbc      	itt	lt
 8007b56:	464b      	movlt	r3, r9
 8007b58:	46a1      	movlt	r9, r4
 8007b5a:	4630      	mov	r0, r6
 8007b5c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007b60:	bfba      	itte	lt
 8007b62:	461c      	movlt	r4, r3
 8007b64:	2501      	movlt	r5, #1
 8007b66:	2500      	movge	r5, #0
 8007b68:	f7ff fd48 	bl	80075fc <_Balloc>
 8007b6c:	4602      	mov	r2, r0
 8007b6e:	b918      	cbnz	r0, 8007b78 <__mdiff+0x60>
 8007b70:	4b31      	ldr	r3, [pc, #196]	@ (8007c38 <__mdiff+0x120>)
 8007b72:	f240 2145 	movw	r1, #581	@ 0x245
 8007b76:	e7e3      	b.n	8007b40 <__mdiff+0x28>
 8007b78:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007b7c:	6926      	ldr	r6, [r4, #16]
 8007b7e:	60c5      	str	r5, [r0, #12]
 8007b80:	f109 0310 	add.w	r3, r9, #16
 8007b84:	f109 0514 	add.w	r5, r9, #20
 8007b88:	f104 0e14 	add.w	lr, r4, #20
 8007b8c:	f100 0b14 	add.w	fp, r0, #20
 8007b90:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8007b94:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8007b98:	9301      	str	r3, [sp, #4]
 8007b9a:	46d9      	mov	r9, fp
 8007b9c:	f04f 0c00 	mov.w	ip, #0
 8007ba0:	9b01      	ldr	r3, [sp, #4]
 8007ba2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007ba6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8007baa:	9301      	str	r3, [sp, #4]
 8007bac:	fa1f f38a 	uxth.w	r3, sl
 8007bb0:	4619      	mov	r1, r3
 8007bb2:	b283      	uxth	r3, r0
 8007bb4:	1acb      	subs	r3, r1, r3
 8007bb6:	0c00      	lsrs	r0, r0, #16
 8007bb8:	4463      	add	r3, ip
 8007bba:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8007bbe:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8007bc2:	b29b      	uxth	r3, r3
 8007bc4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8007bc8:	4576      	cmp	r6, lr
 8007bca:	f849 3b04 	str.w	r3, [r9], #4
 8007bce:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007bd2:	d8e5      	bhi.n	8007ba0 <__mdiff+0x88>
 8007bd4:	1b33      	subs	r3, r6, r4
 8007bd6:	3b15      	subs	r3, #21
 8007bd8:	f023 0303 	bic.w	r3, r3, #3
 8007bdc:	3415      	adds	r4, #21
 8007bde:	3304      	adds	r3, #4
 8007be0:	42a6      	cmp	r6, r4
 8007be2:	bf38      	it	cc
 8007be4:	2304      	movcc	r3, #4
 8007be6:	441d      	add	r5, r3
 8007be8:	445b      	add	r3, fp
 8007bea:	461e      	mov	r6, r3
 8007bec:	462c      	mov	r4, r5
 8007bee:	4544      	cmp	r4, r8
 8007bf0:	d30e      	bcc.n	8007c10 <__mdiff+0xf8>
 8007bf2:	f108 0103 	add.w	r1, r8, #3
 8007bf6:	1b49      	subs	r1, r1, r5
 8007bf8:	f021 0103 	bic.w	r1, r1, #3
 8007bfc:	3d03      	subs	r5, #3
 8007bfe:	45a8      	cmp	r8, r5
 8007c00:	bf38      	it	cc
 8007c02:	2100      	movcc	r1, #0
 8007c04:	440b      	add	r3, r1
 8007c06:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8007c0a:	b191      	cbz	r1, 8007c32 <__mdiff+0x11a>
 8007c0c:	6117      	str	r7, [r2, #16]
 8007c0e:	e79d      	b.n	8007b4c <__mdiff+0x34>
 8007c10:	f854 1b04 	ldr.w	r1, [r4], #4
 8007c14:	46e6      	mov	lr, ip
 8007c16:	0c08      	lsrs	r0, r1, #16
 8007c18:	fa1c fc81 	uxtah	ip, ip, r1
 8007c1c:	4471      	add	r1, lr
 8007c1e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007c22:	b289      	uxth	r1, r1
 8007c24:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007c28:	f846 1b04 	str.w	r1, [r6], #4
 8007c2c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8007c30:	e7dd      	b.n	8007bee <__mdiff+0xd6>
 8007c32:	3f01      	subs	r7, #1
 8007c34:	e7e7      	b.n	8007c06 <__mdiff+0xee>
 8007c36:	bf00      	nop
 8007c38:	08008737 	.word	0x08008737
 8007c3c:	08008748 	.word	0x08008748

08007c40 <__d2b>:
 8007c40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007c44:	460f      	mov	r7, r1
 8007c46:	2101      	movs	r1, #1
 8007c48:	ec59 8b10 	vmov	r8, r9, d0
 8007c4c:	4616      	mov	r6, r2
 8007c4e:	f7ff fcd5 	bl	80075fc <_Balloc>
 8007c52:	4604      	mov	r4, r0
 8007c54:	b930      	cbnz	r0, 8007c64 <__d2b+0x24>
 8007c56:	4602      	mov	r2, r0
 8007c58:	4b23      	ldr	r3, [pc, #140]	@ (8007ce8 <__d2b+0xa8>)
 8007c5a:	4824      	ldr	r0, [pc, #144]	@ (8007cec <__d2b+0xac>)
 8007c5c:	f240 310f 	movw	r1, #783	@ 0x30f
 8007c60:	f7fe fd42 	bl	80066e8 <__assert_func>
 8007c64:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007c68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007c6c:	b10d      	cbz	r5, 8007c72 <__d2b+0x32>
 8007c6e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007c72:	9301      	str	r3, [sp, #4]
 8007c74:	f1b8 0300 	subs.w	r3, r8, #0
 8007c78:	d023      	beq.n	8007cc2 <__d2b+0x82>
 8007c7a:	4668      	mov	r0, sp
 8007c7c:	9300      	str	r3, [sp, #0]
 8007c7e:	f7ff fd84 	bl	800778a <__lo0bits>
 8007c82:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007c86:	b1d0      	cbz	r0, 8007cbe <__d2b+0x7e>
 8007c88:	f1c0 0320 	rsb	r3, r0, #32
 8007c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c90:	430b      	orrs	r3, r1
 8007c92:	40c2      	lsrs	r2, r0
 8007c94:	6163      	str	r3, [r4, #20]
 8007c96:	9201      	str	r2, [sp, #4]
 8007c98:	9b01      	ldr	r3, [sp, #4]
 8007c9a:	61a3      	str	r3, [r4, #24]
 8007c9c:	2b00      	cmp	r3, #0
 8007c9e:	bf0c      	ite	eq
 8007ca0:	2201      	moveq	r2, #1
 8007ca2:	2202      	movne	r2, #2
 8007ca4:	6122      	str	r2, [r4, #16]
 8007ca6:	b1a5      	cbz	r5, 8007cd2 <__d2b+0x92>
 8007ca8:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8007cac:	4405      	add	r5, r0
 8007cae:	603d      	str	r5, [r7, #0]
 8007cb0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007cb4:	6030      	str	r0, [r6, #0]
 8007cb6:	4620      	mov	r0, r4
 8007cb8:	b003      	add	sp, #12
 8007cba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007cbe:	6161      	str	r1, [r4, #20]
 8007cc0:	e7ea      	b.n	8007c98 <__d2b+0x58>
 8007cc2:	a801      	add	r0, sp, #4
 8007cc4:	f7ff fd61 	bl	800778a <__lo0bits>
 8007cc8:	9b01      	ldr	r3, [sp, #4]
 8007cca:	6163      	str	r3, [r4, #20]
 8007ccc:	3020      	adds	r0, #32
 8007cce:	2201      	movs	r2, #1
 8007cd0:	e7e8      	b.n	8007ca4 <__d2b+0x64>
 8007cd2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007cd6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8007cda:	6038      	str	r0, [r7, #0]
 8007cdc:	6918      	ldr	r0, [r3, #16]
 8007cde:	f7ff fd35 	bl	800774c <__hi0bits>
 8007ce2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007ce6:	e7e5      	b.n	8007cb4 <__d2b+0x74>
 8007ce8:	08008737 	.word	0x08008737
 8007cec:	08008748 	.word	0x08008748

08007cf0 <__ascii_wctomb>:
 8007cf0:	4603      	mov	r3, r0
 8007cf2:	4608      	mov	r0, r1
 8007cf4:	b141      	cbz	r1, 8007d08 <__ascii_wctomb+0x18>
 8007cf6:	2aff      	cmp	r2, #255	@ 0xff
 8007cf8:	d904      	bls.n	8007d04 <__ascii_wctomb+0x14>
 8007cfa:	228a      	movs	r2, #138	@ 0x8a
 8007cfc:	601a      	str	r2, [r3, #0]
 8007cfe:	f04f 30ff 	mov.w	r0, #4294967295
 8007d02:	4770      	bx	lr
 8007d04:	700a      	strb	r2, [r1, #0]
 8007d06:	2001      	movs	r0, #1
 8007d08:	4770      	bx	lr

08007d0a <__sfputc_r>:
 8007d0a:	6893      	ldr	r3, [r2, #8]
 8007d0c:	3b01      	subs	r3, #1
 8007d0e:	2b00      	cmp	r3, #0
 8007d10:	b410      	push	{r4}
 8007d12:	6093      	str	r3, [r2, #8]
 8007d14:	da08      	bge.n	8007d28 <__sfputc_r+0x1e>
 8007d16:	6994      	ldr	r4, [r2, #24]
 8007d18:	42a3      	cmp	r3, r4
 8007d1a:	db01      	blt.n	8007d20 <__sfputc_r+0x16>
 8007d1c:	290a      	cmp	r1, #10
 8007d1e:	d103      	bne.n	8007d28 <__sfputc_r+0x1e>
 8007d20:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d24:	f7fe bbc3 	b.w	80064ae <__swbuf_r>
 8007d28:	6813      	ldr	r3, [r2, #0]
 8007d2a:	1c58      	adds	r0, r3, #1
 8007d2c:	6010      	str	r0, [r2, #0]
 8007d2e:	7019      	strb	r1, [r3, #0]
 8007d30:	4608      	mov	r0, r1
 8007d32:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007d36:	4770      	bx	lr

08007d38 <__sfputs_r>:
 8007d38:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007d3a:	4606      	mov	r6, r0
 8007d3c:	460f      	mov	r7, r1
 8007d3e:	4614      	mov	r4, r2
 8007d40:	18d5      	adds	r5, r2, r3
 8007d42:	42ac      	cmp	r4, r5
 8007d44:	d101      	bne.n	8007d4a <__sfputs_r+0x12>
 8007d46:	2000      	movs	r0, #0
 8007d48:	e007      	b.n	8007d5a <__sfputs_r+0x22>
 8007d4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007d4e:	463a      	mov	r2, r7
 8007d50:	4630      	mov	r0, r6
 8007d52:	f7ff ffda 	bl	8007d0a <__sfputc_r>
 8007d56:	1c43      	adds	r3, r0, #1
 8007d58:	d1f3      	bne.n	8007d42 <__sfputs_r+0xa>
 8007d5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08007d5c <_vfiprintf_r>:
 8007d5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007d60:	460d      	mov	r5, r1
 8007d62:	b09d      	sub	sp, #116	@ 0x74
 8007d64:	4614      	mov	r4, r2
 8007d66:	4698      	mov	r8, r3
 8007d68:	4606      	mov	r6, r0
 8007d6a:	b118      	cbz	r0, 8007d74 <_vfiprintf_r+0x18>
 8007d6c:	6a03      	ldr	r3, [r0, #32]
 8007d6e:	b90b      	cbnz	r3, 8007d74 <_vfiprintf_r+0x18>
 8007d70:	f7fe fab4 	bl	80062dc <__sinit>
 8007d74:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d76:	07d9      	lsls	r1, r3, #31
 8007d78:	d405      	bmi.n	8007d86 <_vfiprintf_r+0x2a>
 8007d7a:	89ab      	ldrh	r3, [r5, #12]
 8007d7c:	059a      	lsls	r2, r3, #22
 8007d7e:	d402      	bmi.n	8007d86 <_vfiprintf_r+0x2a>
 8007d80:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007d82:	f7fe fca0 	bl	80066c6 <__retarget_lock_acquire_recursive>
 8007d86:	89ab      	ldrh	r3, [r5, #12]
 8007d88:	071b      	lsls	r3, r3, #28
 8007d8a:	d501      	bpl.n	8007d90 <_vfiprintf_r+0x34>
 8007d8c:	692b      	ldr	r3, [r5, #16]
 8007d8e:	b99b      	cbnz	r3, 8007db8 <_vfiprintf_r+0x5c>
 8007d90:	4629      	mov	r1, r5
 8007d92:	4630      	mov	r0, r6
 8007d94:	f7fe fbca 	bl	800652c <__swsetup_r>
 8007d98:	b170      	cbz	r0, 8007db8 <_vfiprintf_r+0x5c>
 8007d9a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007d9c:	07dc      	lsls	r4, r3, #31
 8007d9e:	d504      	bpl.n	8007daa <_vfiprintf_r+0x4e>
 8007da0:	f04f 30ff 	mov.w	r0, #4294967295
 8007da4:	b01d      	add	sp, #116	@ 0x74
 8007da6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007daa:	89ab      	ldrh	r3, [r5, #12]
 8007dac:	0598      	lsls	r0, r3, #22
 8007dae:	d4f7      	bmi.n	8007da0 <_vfiprintf_r+0x44>
 8007db0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007db2:	f7fe fc89 	bl	80066c8 <__retarget_lock_release_recursive>
 8007db6:	e7f3      	b.n	8007da0 <_vfiprintf_r+0x44>
 8007db8:	2300      	movs	r3, #0
 8007dba:	9309      	str	r3, [sp, #36]	@ 0x24
 8007dbc:	2320      	movs	r3, #32
 8007dbe:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007dc2:	f8cd 800c 	str.w	r8, [sp, #12]
 8007dc6:	2330      	movs	r3, #48	@ 0x30
 8007dc8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007f78 <_vfiprintf_r+0x21c>
 8007dcc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007dd0:	f04f 0901 	mov.w	r9, #1
 8007dd4:	4623      	mov	r3, r4
 8007dd6:	469a      	mov	sl, r3
 8007dd8:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007ddc:	b10a      	cbz	r2, 8007de2 <_vfiprintf_r+0x86>
 8007dde:	2a25      	cmp	r2, #37	@ 0x25
 8007de0:	d1f9      	bne.n	8007dd6 <_vfiprintf_r+0x7a>
 8007de2:	ebba 0b04 	subs.w	fp, sl, r4
 8007de6:	d00b      	beq.n	8007e00 <_vfiprintf_r+0xa4>
 8007de8:	465b      	mov	r3, fp
 8007dea:	4622      	mov	r2, r4
 8007dec:	4629      	mov	r1, r5
 8007dee:	4630      	mov	r0, r6
 8007df0:	f7ff ffa2 	bl	8007d38 <__sfputs_r>
 8007df4:	3001      	adds	r0, #1
 8007df6:	f000 80a7 	beq.w	8007f48 <_vfiprintf_r+0x1ec>
 8007dfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007dfc:	445a      	add	r2, fp
 8007dfe:	9209      	str	r2, [sp, #36]	@ 0x24
 8007e00:	f89a 3000 	ldrb.w	r3, [sl]
 8007e04:	2b00      	cmp	r3, #0
 8007e06:	f000 809f 	beq.w	8007f48 <_vfiprintf_r+0x1ec>
 8007e0a:	2300      	movs	r3, #0
 8007e0c:	f04f 32ff 	mov.w	r2, #4294967295
 8007e10:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007e14:	f10a 0a01 	add.w	sl, sl, #1
 8007e18:	9304      	str	r3, [sp, #16]
 8007e1a:	9307      	str	r3, [sp, #28]
 8007e1c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007e20:	931a      	str	r3, [sp, #104]	@ 0x68
 8007e22:	4654      	mov	r4, sl
 8007e24:	2205      	movs	r2, #5
 8007e26:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007e2a:	4853      	ldr	r0, [pc, #332]	@ (8007f78 <_vfiprintf_r+0x21c>)
 8007e2c:	f7f8 f9e0 	bl	80001f0 <memchr>
 8007e30:	9a04      	ldr	r2, [sp, #16]
 8007e32:	b9d8      	cbnz	r0, 8007e6c <_vfiprintf_r+0x110>
 8007e34:	06d1      	lsls	r1, r2, #27
 8007e36:	bf44      	itt	mi
 8007e38:	2320      	movmi	r3, #32
 8007e3a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e3e:	0713      	lsls	r3, r2, #28
 8007e40:	bf44      	itt	mi
 8007e42:	232b      	movmi	r3, #43	@ 0x2b
 8007e44:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007e48:	f89a 3000 	ldrb.w	r3, [sl]
 8007e4c:	2b2a      	cmp	r3, #42	@ 0x2a
 8007e4e:	d015      	beq.n	8007e7c <_vfiprintf_r+0x120>
 8007e50:	9a07      	ldr	r2, [sp, #28]
 8007e52:	4654      	mov	r4, sl
 8007e54:	2000      	movs	r0, #0
 8007e56:	f04f 0c0a 	mov.w	ip, #10
 8007e5a:	4621      	mov	r1, r4
 8007e5c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007e60:	3b30      	subs	r3, #48	@ 0x30
 8007e62:	2b09      	cmp	r3, #9
 8007e64:	d94b      	bls.n	8007efe <_vfiprintf_r+0x1a2>
 8007e66:	b1b0      	cbz	r0, 8007e96 <_vfiprintf_r+0x13a>
 8007e68:	9207      	str	r2, [sp, #28]
 8007e6a:	e014      	b.n	8007e96 <_vfiprintf_r+0x13a>
 8007e6c:	eba0 0308 	sub.w	r3, r0, r8
 8007e70:	fa09 f303 	lsl.w	r3, r9, r3
 8007e74:	4313      	orrs	r3, r2
 8007e76:	9304      	str	r3, [sp, #16]
 8007e78:	46a2      	mov	sl, r4
 8007e7a:	e7d2      	b.n	8007e22 <_vfiprintf_r+0xc6>
 8007e7c:	9b03      	ldr	r3, [sp, #12]
 8007e7e:	1d19      	adds	r1, r3, #4
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	9103      	str	r1, [sp, #12]
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bfbb      	ittet	lt
 8007e88:	425b      	neglt	r3, r3
 8007e8a:	f042 0202 	orrlt.w	r2, r2, #2
 8007e8e:	9307      	strge	r3, [sp, #28]
 8007e90:	9307      	strlt	r3, [sp, #28]
 8007e92:	bfb8      	it	lt
 8007e94:	9204      	strlt	r2, [sp, #16]
 8007e96:	7823      	ldrb	r3, [r4, #0]
 8007e98:	2b2e      	cmp	r3, #46	@ 0x2e
 8007e9a:	d10a      	bne.n	8007eb2 <_vfiprintf_r+0x156>
 8007e9c:	7863      	ldrb	r3, [r4, #1]
 8007e9e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007ea0:	d132      	bne.n	8007f08 <_vfiprintf_r+0x1ac>
 8007ea2:	9b03      	ldr	r3, [sp, #12]
 8007ea4:	1d1a      	adds	r2, r3, #4
 8007ea6:	681b      	ldr	r3, [r3, #0]
 8007ea8:	9203      	str	r2, [sp, #12]
 8007eaa:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007eae:	3402      	adds	r4, #2
 8007eb0:	9305      	str	r3, [sp, #20]
 8007eb2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007f88 <_vfiprintf_r+0x22c>
 8007eb6:	7821      	ldrb	r1, [r4, #0]
 8007eb8:	2203      	movs	r2, #3
 8007eba:	4650      	mov	r0, sl
 8007ebc:	f7f8 f998 	bl	80001f0 <memchr>
 8007ec0:	b138      	cbz	r0, 8007ed2 <_vfiprintf_r+0x176>
 8007ec2:	9b04      	ldr	r3, [sp, #16]
 8007ec4:	eba0 000a 	sub.w	r0, r0, sl
 8007ec8:	2240      	movs	r2, #64	@ 0x40
 8007eca:	4082      	lsls	r2, r0
 8007ecc:	4313      	orrs	r3, r2
 8007ece:	3401      	adds	r4, #1
 8007ed0:	9304      	str	r3, [sp, #16]
 8007ed2:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007ed6:	4829      	ldr	r0, [pc, #164]	@ (8007f7c <_vfiprintf_r+0x220>)
 8007ed8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007edc:	2206      	movs	r2, #6
 8007ede:	f7f8 f987 	bl	80001f0 <memchr>
 8007ee2:	2800      	cmp	r0, #0
 8007ee4:	d03f      	beq.n	8007f66 <_vfiprintf_r+0x20a>
 8007ee6:	4b26      	ldr	r3, [pc, #152]	@ (8007f80 <_vfiprintf_r+0x224>)
 8007ee8:	bb1b      	cbnz	r3, 8007f32 <_vfiprintf_r+0x1d6>
 8007eea:	9b03      	ldr	r3, [sp, #12]
 8007eec:	3307      	adds	r3, #7
 8007eee:	f023 0307 	bic.w	r3, r3, #7
 8007ef2:	3308      	adds	r3, #8
 8007ef4:	9303      	str	r3, [sp, #12]
 8007ef6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ef8:	443b      	add	r3, r7
 8007efa:	9309      	str	r3, [sp, #36]	@ 0x24
 8007efc:	e76a      	b.n	8007dd4 <_vfiprintf_r+0x78>
 8007efe:	fb0c 3202 	mla	r2, ip, r2, r3
 8007f02:	460c      	mov	r4, r1
 8007f04:	2001      	movs	r0, #1
 8007f06:	e7a8      	b.n	8007e5a <_vfiprintf_r+0xfe>
 8007f08:	2300      	movs	r3, #0
 8007f0a:	3401      	adds	r4, #1
 8007f0c:	9305      	str	r3, [sp, #20]
 8007f0e:	4619      	mov	r1, r3
 8007f10:	f04f 0c0a 	mov.w	ip, #10
 8007f14:	4620      	mov	r0, r4
 8007f16:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007f1a:	3a30      	subs	r2, #48	@ 0x30
 8007f1c:	2a09      	cmp	r2, #9
 8007f1e:	d903      	bls.n	8007f28 <_vfiprintf_r+0x1cc>
 8007f20:	2b00      	cmp	r3, #0
 8007f22:	d0c6      	beq.n	8007eb2 <_vfiprintf_r+0x156>
 8007f24:	9105      	str	r1, [sp, #20]
 8007f26:	e7c4      	b.n	8007eb2 <_vfiprintf_r+0x156>
 8007f28:	fb0c 2101 	mla	r1, ip, r1, r2
 8007f2c:	4604      	mov	r4, r0
 8007f2e:	2301      	movs	r3, #1
 8007f30:	e7f0      	b.n	8007f14 <_vfiprintf_r+0x1b8>
 8007f32:	ab03      	add	r3, sp, #12
 8007f34:	9300      	str	r3, [sp, #0]
 8007f36:	462a      	mov	r2, r5
 8007f38:	4b12      	ldr	r3, [pc, #72]	@ (8007f84 <_vfiprintf_r+0x228>)
 8007f3a:	a904      	add	r1, sp, #16
 8007f3c:	4630      	mov	r0, r6
 8007f3e:	f7fd fd8b 	bl	8005a58 <_printf_float>
 8007f42:	4607      	mov	r7, r0
 8007f44:	1c78      	adds	r0, r7, #1
 8007f46:	d1d6      	bne.n	8007ef6 <_vfiprintf_r+0x19a>
 8007f48:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007f4a:	07d9      	lsls	r1, r3, #31
 8007f4c:	d405      	bmi.n	8007f5a <_vfiprintf_r+0x1fe>
 8007f4e:	89ab      	ldrh	r3, [r5, #12]
 8007f50:	059a      	lsls	r2, r3, #22
 8007f52:	d402      	bmi.n	8007f5a <_vfiprintf_r+0x1fe>
 8007f54:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007f56:	f7fe fbb7 	bl	80066c8 <__retarget_lock_release_recursive>
 8007f5a:	89ab      	ldrh	r3, [r5, #12]
 8007f5c:	065b      	lsls	r3, r3, #25
 8007f5e:	f53f af1f 	bmi.w	8007da0 <_vfiprintf_r+0x44>
 8007f62:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007f64:	e71e      	b.n	8007da4 <_vfiprintf_r+0x48>
 8007f66:	ab03      	add	r3, sp, #12
 8007f68:	9300      	str	r3, [sp, #0]
 8007f6a:	462a      	mov	r2, r5
 8007f6c:	4b05      	ldr	r3, [pc, #20]	@ (8007f84 <_vfiprintf_r+0x228>)
 8007f6e:	a904      	add	r1, sp, #16
 8007f70:	4630      	mov	r0, r6
 8007f72:	f7fe f809 	bl	8005f88 <_printf_i>
 8007f76:	e7e4      	b.n	8007f42 <_vfiprintf_r+0x1e6>
 8007f78:	080087a1 	.word	0x080087a1
 8007f7c:	080087ab 	.word	0x080087ab
 8007f80:	08005a59 	.word	0x08005a59
 8007f84:	08007d39 	.word	0x08007d39
 8007f88:	080087a7 	.word	0x080087a7

08007f8c <__sflush_r>:
 8007f8c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007f90:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007f94:	0716      	lsls	r6, r2, #28
 8007f96:	4605      	mov	r5, r0
 8007f98:	460c      	mov	r4, r1
 8007f9a:	d454      	bmi.n	8008046 <__sflush_r+0xba>
 8007f9c:	684b      	ldr	r3, [r1, #4]
 8007f9e:	2b00      	cmp	r3, #0
 8007fa0:	dc02      	bgt.n	8007fa8 <__sflush_r+0x1c>
 8007fa2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	dd48      	ble.n	800803a <__sflush_r+0xae>
 8007fa8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007faa:	2e00      	cmp	r6, #0
 8007fac:	d045      	beq.n	800803a <__sflush_r+0xae>
 8007fae:	2300      	movs	r3, #0
 8007fb0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007fb4:	682f      	ldr	r7, [r5, #0]
 8007fb6:	6a21      	ldr	r1, [r4, #32]
 8007fb8:	602b      	str	r3, [r5, #0]
 8007fba:	d030      	beq.n	800801e <__sflush_r+0x92>
 8007fbc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007fbe:	89a3      	ldrh	r3, [r4, #12]
 8007fc0:	0759      	lsls	r1, r3, #29
 8007fc2:	d505      	bpl.n	8007fd0 <__sflush_r+0x44>
 8007fc4:	6863      	ldr	r3, [r4, #4]
 8007fc6:	1ad2      	subs	r2, r2, r3
 8007fc8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007fca:	b10b      	cbz	r3, 8007fd0 <__sflush_r+0x44>
 8007fcc:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007fce:	1ad2      	subs	r2, r2, r3
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007fd4:	6a21      	ldr	r1, [r4, #32]
 8007fd6:	4628      	mov	r0, r5
 8007fd8:	47b0      	blx	r6
 8007fda:	1c43      	adds	r3, r0, #1
 8007fdc:	89a3      	ldrh	r3, [r4, #12]
 8007fde:	d106      	bne.n	8007fee <__sflush_r+0x62>
 8007fe0:	6829      	ldr	r1, [r5, #0]
 8007fe2:	291d      	cmp	r1, #29
 8007fe4:	d82b      	bhi.n	800803e <__sflush_r+0xb2>
 8007fe6:	4a2a      	ldr	r2, [pc, #168]	@ (8008090 <__sflush_r+0x104>)
 8007fe8:	40ca      	lsrs	r2, r1
 8007fea:	07d6      	lsls	r6, r2, #31
 8007fec:	d527      	bpl.n	800803e <__sflush_r+0xb2>
 8007fee:	2200      	movs	r2, #0
 8007ff0:	6062      	str	r2, [r4, #4]
 8007ff2:	04d9      	lsls	r1, r3, #19
 8007ff4:	6922      	ldr	r2, [r4, #16]
 8007ff6:	6022      	str	r2, [r4, #0]
 8007ff8:	d504      	bpl.n	8008004 <__sflush_r+0x78>
 8007ffa:	1c42      	adds	r2, r0, #1
 8007ffc:	d101      	bne.n	8008002 <__sflush_r+0x76>
 8007ffe:	682b      	ldr	r3, [r5, #0]
 8008000:	b903      	cbnz	r3, 8008004 <__sflush_r+0x78>
 8008002:	6560      	str	r0, [r4, #84]	@ 0x54
 8008004:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008006:	602f      	str	r7, [r5, #0]
 8008008:	b1b9      	cbz	r1, 800803a <__sflush_r+0xae>
 800800a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800800e:	4299      	cmp	r1, r3
 8008010:	d002      	beq.n	8008018 <__sflush_r+0x8c>
 8008012:	4628      	mov	r0, r5
 8008014:	f7ff f9e0 	bl	80073d8 <_free_r>
 8008018:	2300      	movs	r3, #0
 800801a:	6363      	str	r3, [r4, #52]	@ 0x34
 800801c:	e00d      	b.n	800803a <__sflush_r+0xae>
 800801e:	2301      	movs	r3, #1
 8008020:	4628      	mov	r0, r5
 8008022:	47b0      	blx	r6
 8008024:	4602      	mov	r2, r0
 8008026:	1c50      	adds	r0, r2, #1
 8008028:	d1c9      	bne.n	8007fbe <__sflush_r+0x32>
 800802a:	682b      	ldr	r3, [r5, #0]
 800802c:	2b00      	cmp	r3, #0
 800802e:	d0c6      	beq.n	8007fbe <__sflush_r+0x32>
 8008030:	2b1d      	cmp	r3, #29
 8008032:	d001      	beq.n	8008038 <__sflush_r+0xac>
 8008034:	2b16      	cmp	r3, #22
 8008036:	d11e      	bne.n	8008076 <__sflush_r+0xea>
 8008038:	602f      	str	r7, [r5, #0]
 800803a:	2000      	movs	r0, #0
 800803c:	e022      	b.n	8008084 <__sflush_r+0xf8>
 800803e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008042:	b21b      	sxth	r3, r3
 8008044:	e01b      	b.n	800807e <__sflush_r+0xf2>
 8008046:	690f      	ldr	r7, [r1, #16]
 8008048:	2f00      	cmp	r7, #0
 800804a:	d0f6      	beq.n	800803a <__sflush_r+0xae>
 800804c:	0793      	lsls	r3, r2, #30
 800804e:	680e      	ldr	r6, [r1, #0]
 8008050:	bf08      	it	eq
 8008052:	694b      	ldreq	r3, [r1, #20]
 8008054:	600f      	str	r7, [r1, #0]
 8008056:	bf18      	it	ne
 8008058:	2300      	movne	r3, #0
 800805a:	eba6 0807 	sub.w	r8, r6, r7
 800805e:	608b      	str	r3, [r1, #8]
 8008060:	f1b8 0f00 	cmp.w	r8, #0
 8008064:	dde9      	ble.n	800803a <__sflush_r+0xae>
 8008066:	6a21      	ldr	r1, [r4, #32]
 8008068:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800806a:	4643      	mov	r3, r8
 800806c:	463a      	mov	r2, r7
 800806e:	4628      	mov	r0, r5
 8008070:	47b0      	blx	r6
 8008072:	2800      	cmp	r0, #0
 8008074:	dc08      	bgt.n	8008088 <__sflush_r+0xfc>
 8008076:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800807a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800807e:	81a3      	strh	r3, [r4, #12]
 8008080:	f04f 30ff 	mov.w	r0, #4294967295
 8008084:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008088:	4407      	add	r7, r0
 800808a:	eba8 0800 	sub.w	r8, r8, r0
 800808e:	e7e7      	b.n	8008060 <__sflush_r+0xd4>
 8008090:	20400001 	.word	0x20400001

08008094 <_fflush_r>:
 8008094:	b538      	push	{r3, r4, r5, lr}
 8008096:	690b      	ldr	r3, [r1, #16]
 8008098:	4605      	mov	r5, r0
 800809a:	460c      	mov	r4, r1
 800809c:	b913      	cbnz	r3, 80080a4 <_fflush_r+0x10>
 800809e:	2500      	movs	r5, #0
 80080a0:	4628      	mov	r0, r5
 80080a2:	bd38      	pop	{r3, r4, r5, pc}
 80080a4:	b118      	cbz	r0, 80080ae <_fflush_r+0x1a>
 80080a6:	6a03      	ldr	r3, [r0, #32]
 80080a8:	b90b      	cbnz	r3, 80080ae <_fflush_r+0x1a>
 80080aa:	f7fe f917 	bl	80062dc <__sinit>
 80080ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d0f3      	beq.n	800809e <_fflush_r+0xa>
 80080b6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80080b8:	07d0      	lsls	r0, r2, #31
 80080ba:	d404      	bmi.n	80080c6 <_fflush_r+0x32>
 80080bc:	0599      	lsls	r1, r3, #22
 80080be:	d402      	bmi.n	80080c6 <_fflush_r+0x32>
 80080c0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080c2:	f7fe fb00 	bl	80066c6 <__retarget_lock_acquire_recursive>
 80080c6:	4628      	mov	r0, r5
 80080c8:	4621      	mov	r1, r4
 80080ca:	f7ff ff5f 	bl	8007f8c <__sflush_r>
 80080ce:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80080d0:	07da      	lsls	r2, r3, #31
 80080d2:	4605      	mov	r5, r0
 80080d4:	d4e4      	bmi.n	80080a0 <_fflush_r+0xc>
 80080d6:	89a3      	ldrh	r3, [r4, #12]
 80080d8:	059b      	lsls	r3, r3, #22
 80080da:	d4e1      	bmi.n	80080a0 <_fflush_r+0xc>
 80080dc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80080de:	f7fe faf3 	bl	80066c8 <__retarget_lock_release_recursive>
 80080e2:	e7dd      	b.n	80080a0 <_fflush_r+0xc>

080080e4 <fiprintf>:
 80080e4:	b40e      	push	{r1, r2, r3}
 80080e6:	b503      	push	{r0, r1, lr}
 80080e8:	4601      	mov	r1, r0
 80080ea:	ab03      	add	r3, sp, #12
 80080ec:	4805      	ldr	r0, [pc, #20]	@ (8008104 <fiprintf+0x20>)
 80080ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80080f2:	6800      	ldr	r0, [r0, #0]
 80080f4:	9301      	str	r3, [sp, #4]
 80080f6:	f7ff fe31 	bl	8007d5c <_vfiprintf_r>
 80080fa:	b002      	add	sp, #8
 80080fc:	f85d eb04 	ldr.w	lr, [sp], #4
 8008100:	b003      	add	sp, #12
 8008102:	4770      	bx	lr
 8008104:	20000198 	.word	0x20000198

08008108 <__swhatbuf_r>:
 8008108:	b570      	push	{r4, r5, r6, lr}
 800810a:	460c      	mov	r4, r1
 800810c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008110:	2900      	cmp	r1, #0
 8008112:	b096      	sub	sp, #88	@ 0x58
 8008114:	4615      	mov	r5, r2
 8008116:	461e      	mov	r6, r3
 8008118:	da0d      	bge.n	8008136 <__swhatbuf_r+0x2e>
 800811a:	89a3      	ldrh	r3, [r4, #12]
 800811c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008120:	f04f 0100 	mov.w	r1, #0
 8008124:	bf14      	ite	ne
 8008126:	2340      	movne	r3, #64	@ 0x40
 8008128:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800812c:	2000      	movs	r0, #0
 800812e:	6031      	str	r1, [r6, #0]
 8008130:	602b      	str	r3, [r5, #0]
 8008132:	b016      	add	sp, #88	@ 0x58
 8008134:	bd70      	pop	{r4, r5, r6, pc}
 8008136:	466a      	mov	r2, sp
 8008138:	f000 f848 	bl	80081cc <_fstat_r>
 800813c:	2800      	cmp	r0, #0
 800813e:	dbec      	blt.n	800811a <__swhatbuf_r+0x12>
 8008140:	9901      	ldr	r1, [sp, #4]
 8008142:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008146:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800814a:	4259      	negs	r1, r3
 800814c:	4159      	adcs	r1, r3
 800814e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008152:	e7eb      	b.n	800812c <__swhatbuf_r+0x24>

08008154 <__smakebuf_r>:
 8008154:	898b      	ldrh	r3, [r1, #12]
 8008156:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008158:	079d      	lsls	r5, r3, #30
 800815a:	4606      	mov	r6, r0
 800815c:	460c      	mov	r4, r1
 800815e:	d507      	bpl.n	8008170 <__smakebuf_r+0x1c>
 8008160:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008164:	6023      	str	r3, [r4, #0]
 8008166:	6123      	str	r3, [r4, #16]
 8008168:	2301      	movs	r3, #1
 800816a:	6163      	str	r3, [r4, #20]
 800816c:	b003      	add	sp, #12
 800816e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008170:	ab01      	add	r3, sp, #4
 8008172:	466a      	mov	r2, sp
 8008174:	f7ff ffc8 	bl	8008108 <__swhatbuf_r>
 8008178:	9f00      	ldr	r7, [sp, #0]
 800817a:	4605      	mov	r5, r0
 800817c:	4639      	mov	r1, r7
 800817e:	4630      	mov	r0, r6
 8008180:	f7ff f99e 	bl	80074c0 <_malloc_r>
 8008184:	b948      	cbnz	r0, 800819a <__smakebuf_r+0x46>
 8008186:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800818a:	059a      	lsls	r2, r3, #22
 800818c:	d4ee      	bmi.n	800816c <__smakebuf_r+0x18>
 800818e:	f023 0303 	bic.w	r3, r3, #3
 8008192:	f043 0302 	orr.w	r3, r3, #2
 8008196:	81a3      	strh	r3, [r4, #12]
 8008198:	e7e2      	b.n	8008160 <__smakebuf_r+0xc>
 800819a:	89a3      	ldrh	r3, [r4, #12]
 800819c:	6020      	str	r0, [r4, #0]
 800819e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80081a2:	81a3      	strh	r3, [r4, #12]
 80081a4:	9b01      	ldr	r3, [sp, #4]
 80081a6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80081aa:	b15b      	cbz	r3, 80081c4 <__smakebuf_r+0x70>
 80081ac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80081b0:	4630      	mov	r0, r6
 80081b2:	f000 f81d 	bl	80081f0 <_isatty_r>
 80081b6:	b128      	cbz	r0, 80081c4 <__smakebuf_r+0x70>
 80081b8:	89a3      	ldrh	r3, [r4, #12]
 80081ba:	f023 0303 	bic.w	r3, r3, #3
 80081be:	f043 0301 	orr.w	r3, r3, #1
 80081c2:	81a3      	strh	r3, [r4, #12]
 80081c4:	89a3      	ldrh	r3, [r4, #12]
 80081c6:	431d      	orrs	r5, r3
 80081c8:	81a5      	strh	r5, [r4, #12]
 80081ca:	e7cf      	b.n	800816c <__smakebuf_r+0x18>

080081cc <_fstat_r>:
 80081cc:	b538      	push	{r3, r4, r5, lr}
 80081ce:	4d07      	ldr	r5, [pc, #28]	@ (80081ec <_fstat_r+0x20>)
 80081d0:	2300      	movs	r3, #0
 80081d2:	4604      	mov	r4, r0
 80081d4:	4608      	mov	r0, r1
 80081d6:	4611      	mov	r1, r2
 80081d8:	602b      	str	r3, [r5, #0]
 80081da:	f7f9 fde3 	bl	8001da4 <_fstat>
 80081de:	1c43      	adds	r3, r0, #1
 80081e0:	d102      	bne.n	80081e8 <_fstat_r+0x1c>
 80081e2:	682b      	ldr	r3, [r5, #0]
 80081e4:	b103      	cbz	r3, 80081e8 <_fstat_r+0x1c>
 80081e6:	6023      	str	r3, [r4, #0]
 80081e8:	bd38      	pop	{r3, r4, r5, pc}
 80081ea:	bf00      	nop
 80081ec:	200005b4 	.word	0x200005b4

080081f0 <_isatty_r>:
 80081f0:	b538      	push	{r3, r4, r5, lr}
 80081f2:	4d06      	ldr	r5, [pc, #24]	@ (800820c <_isatty_r+0x1c>)
 80081f4:	2300      	movs	r3, #0
 80081f6:	4604      	mov	r4, r0
 80081f8:	4608      	mov	r0, r1
 80081fa:	602b      	str	r3, [r5, #0]
 80081fc:	f7f9 fde2 	bl	8001dc4 <_isatty>
 8008200:	1c43      	adds	r3, r0, #1
 8008202:	d102      	bne.n	800820a <_isatty_r+0x1a>
 8008204:	682b      	ldr	r3, [r5, #0]
 8008206:	b103      	cbz	r3, 800820a <_isatty_r+0x1a>
 8008208:	6023      	str	r3, [r4, #0]
 800820a:	bd38      	pop	{r3, r4, r5, pc}
 800820c:	200005b4 	.word	0x200005b4

08008210 <_sbrk_r>:
 8008210:	b538      	push	{r3, r4, r5, lr}
 8008212:	4d06      	ldr	r5, [pc, #24]	@ (800822c <_sbrk_r+0x1c>)
 8008214:	2300      	movs	r3, #0
 8008216:	4604      	mov	r4, r0
 8008218:	4608      	mov	r0, r1
 800821a:	602b      	str	r3, [r5, #0]
 800821c:	f7f9 fdea 	bl	8001df4 <_sbrk>
 8008220:	1c43      	adds	r3, r0, #1
 8008222:	d102      	bne.n	800822a <_sbrk_r+0x1a>
 8008224:	682b      	ldr	r3, [r5, #0]
 8008226:	b103      	cbz	r3, 800822a <_sbrk_r+0x1a>
 8008228:	6023      	str	r3, [r4, #0]
 800822a:	bd38      	pop	{r3, r4, r5, pc}
 800822c:	200005b4 	.word	0x200005b4

08008230 <abort>:
 8008230:	b508      	push	{r3, lr}
 8008232:	2006      	movs	r0, #6
 8008234:	f000 f840 	bl	80082b8 <raise>
 8008238:	2001      	movs	r0, #1
 800823a:	f7f9 fd63 	bl	8001d04 <_exit>

0800823e <_calloc_r>:
 800823e:	b570      	push	{r4, r5, r6, lr}
 8008240:	fba1 5402 	umull	r5, r4, r1, r2
 8008244:	b934      	cbnz	r4, 8008254 <_calloc_r+0x16>
 8008246:	4629      	mov	r1, r5
 8008248:	f7ff f93a 	bl	80074c0 <_malloc_r>
 800824c:	4606      	mov	r6, r0
 800824e:	b928      	cbnz	r0, 800825c <_calloc_r+0x1e>
 8008250:	4630      	mov	r0, r6
 8008252:	bd70      	pop	{r4, r5, r6, pc}
 8008254:	220c      	movs	r2, #12
 8008256:	6002      	str	r2, [r0, #0]
 8008258:	2600      	movs	r6, #0
 800825a:	e7f9      	b.n	8008250 <_calloc_r+0x12>
 800825c:	462a      	mov	r2, r5
 800825e:	4621      	mov	r1, r4
 8008260:	f7fe f9ba 	bl	80065d8 <memset>
 8008264:	e7f4      	b.n	8008250 <_calloc_r+0x12>

08008266 <_raise_r>:
 8008266:	291f      	cmp	r1, #31
 8008268:	b538      	push	{r3, r4, r5, lr}
 800826a:	4605      	mov	r5, r0
 800826c:	460c      	mov	r4, r1
 800826e:	d904      	bls.n	800827a <_raise_r+0x14>
 8008270:	2316      	movs	r3, #22
 8008272:	6003      	str	r3, [r0, #0]
 8008274:	f04f 30ff 	mov.w	r0, #4294967295
 8008278:	bd38      	pop	{r3, r4, r5, pc}
 800827a:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800827c:	b112      	cbz	r2, 8008284 <_raise_r+0x1e>
 800827e:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8008282:	b94b      	cbnz	r3, 8008298 <_raise_r+0x32>
 8008284:	4628      	mov	r0, r5
 8008286:	f000 f831 	bl	80082ec <_getpid_r>
 800828a:	4622      	mov	r2, r4
 800828c:	4601      	mov	r1, r0
 800828e:	4628      	mov	r0, r5
 8008290:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008294:	f000 b818 	b.w	80082c8 <_kill_r>
 8008298:	2b01      	cmp	r3, #1
 800829a:	d00a      	beq.n	80082b2 <_raise_r+0x4c>
 800829c:	1c59      	adds	r1, r3, #1
 800829e:	d103      	bne.n	80082a8 <_raise_r+0x42>
 80082a0:	2316      	movs	r3, #22
 80082a2:	6003      	str	r3, [r0, #0]
 80082a4:	2001      	movs	r0, #1
 80082a6:	e7e7      	b.n	8008278 <_raise_r+0x12>
 80082a8:	2100      	movs	r1, #0
 80082aa:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80082ae:	4620      	mov	r0, r4
 80082b0:	4798      	blx	r3
 80082b2:	2000      	movs	r0, #0
 80082b4:	e7e0      	b.n	8008278 <_raise_r+0x12>
	...

080082b8 <raise>:
 80082b8:	4b02      	ldr	r3, [pc, #8]	@ (80082c4 <raise+0xc>)
 80082ba:	4601      	mov	r1, r0
 80082bc:	6818      	ldr	r0, [r3, #0]
 80082be:	f7ff bfd2 	b.w	8008266 <_raise_r>
 80082c2:	bf00      	nop
 80082c4:	20000198 	.word	0x20000198

080082c8 <_kill_r>:
 80082c8:	b538      	push	{r3, r4, r5, lr}
 80082ca:	4d07      	ldr	r5, [pc, #28]	@ (80082e8 <_kill_r+0x20>)
 80082cc:	2300      	movs	r3, #0
 80082ce:	4604      	mov	r4, r0
 80082d0:	4608      	mov	r0, r1
 80082d2:	4611      	mov	r1, r2
 80082d4:	602b      	str	r3, [r5, #0]
 80082d6:	f7f9 fd03 	bl	8001ce0 <_kill>
 80082da:	1c43      	adds	r3, r0, #1
 80082dc:	d102      	bne.n	80082e4 <_kill_r+0x1c>
 80082de:	682b      	ldr	r3, [r5, #0]
 80082e0:	b103      	cbz	r3, 80082e4 <_kill_r+0x1c>
 80082e2:	6023      	str	r3, [r4, #0]
 80082e4:	bd38      	pop	{r3, r4, r5, pc}
 80082e6:	bf00      	nop
 80082e8:	200005b4 	.word	0x200005b4

080082ec <_getpid_r>:
 80082ec:	f7f9 bcf0 	b.w	8001cd0 <_getpid>

080082f0 <_init>:
 80082f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082f2:	bf00      	nop
 80082f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80082f6:	bc08      	pop	{r3}
 80082f8:	469e      	mov	lr, r3
 80082fa:	4770      	bx	lr

080082fc <_fini>:
 80082fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80082fe:	bf00      	nop
 8008300:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008302:	bc08      	pop	{r3}
 8008304:	469e      	mov	lr, r3
 8008306:	4770      	bx	lr
