Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Tue Oct 04 16:59:27 2016
| Host         : IFI-DEARNE running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file regs_timing_summary_routed.rpt -rpx regs_timing_summary_routed.rpx
| Design       : regs
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: reg_seg7ctrl/UUT2/clk_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.307        0.000                      0                   32        0.263        0.000                      0                   32        9.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MCLK   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MCLK               16.307        0.000                      0                   32        0.263        0.000                      0                   32        9.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MCLK
  To Clock:  MCLK

Setup :            0  Failing Endpoints,  Worst Slack       16.307ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.307ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.633%)  route 2.344ns (75.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.689     8.625    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    25.061    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[13]/C
                         clock pessimism              0.430    25.491    
                         clock uncertainty           -0.035    25.456    
    SLICE_X18Y47         FDRE (Setup_fdre_C_R)       -0.524    24.932    reg_seg7ctrl/UUT2/count_reg[13]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 16.307    

Slack (MET) :             16.307ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.633%)  route 2.344ns (75.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.689     8.625    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    25.061    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[14]/C
                         clock pessimism              0.430    25.491    
                         clock uncertainty           -0.035    25.456    
    SLICE_X18Y47         FDRE (Setup_fdre_C_R)       -0.524    24.932    reg_seg7ctrl/UUT2/count_reg[14]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 16.307    

Slack (MET) :             16.307ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.110ns  (logic 0.766ns (24.633%)  route 2.344ns (75.367%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 25.061 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.689     8.625    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.578    25.061    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[15]/C
                         clock pessimism              0.430    25.491    
                         clock uncertainty           -0.035    25.456    
    SLICE_X18Y47         FDRE (Setup_fdre_C_R)       -0.524    24.932    reg_seg7ctrl/UUT2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         24.932    
                         arrival time                          -8.625    
  -------------------------------------------------------------------
                         slack                                 16.307    

Slack (MET) :             16.372ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.168%)  route 2.278ns (74.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.623     8.559    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[5]/C
                         clock pessimism              0.430    25.490    
                         clock uncertainty           -0.035    25.455    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    24.931    reg_seg7ctrl/UUT2/count_reg[5]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 16.372    

Slack (MET) :             16.372ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.168%)  route 2.278ns (74.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.623     8.559    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[6]/C
                         clock pessimism              0.430    25.490    
                         clock uncertainty           -0.035    25.455    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    24.931    reg_seg7ctrl/UUT2/count_reg[6]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 16.372    

Slack (MET) :             16.372ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.168%)  route 2.278ns (74.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.623     8.559    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[7]/C
                         clock pessimism              0.430    25.490    
                         clock uncertainty           -0.035    25.455    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    24.931    reg_seg7ctrl/UUT2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 16.372    

Slack (MET) :             16.372ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        3.044ns  (logic 0.766ns (25.168%)  route 2.278ns (74.832%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.430ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.623     8.559    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[8]/C
                         clock pessimism              0.430    25.490    
                         clock uncertainty           -0.035    25.455    
    SLICE_X18Y45         FDRE (Setup_fdre_C_R)       -0.524    24.931    reg_seg7ctrl/UUT2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         24.931    
                         arrival time                          -8.559    
  -------------------------------------------------------------------
                         slack                                 16.372    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.811%)  route 2.202ns (74.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.547     8.483    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[10]/C
                         clock pessimism              0.455    25.515    
                         clock uncertainty           -0.035    25.480    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    24.956    reg_seg7ctrl/UUT2/count_reg[10]
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 16.473    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.811%)  route 2.202ns (74.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.547     8.483    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[11]/C
                         clock pessimism              0.455    25.515    
                         clock uncertainty           -0.035    25.480    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    24.956    reg_seg7ctrl/UUT2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 16.473    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (MCLK rise@20.000ns - MCLK rise@0.000ns)
  Data Path Delay:        2.968ns  (logic 0.766ns (25.811%)  route 2.202ns (74.189%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.060ns = ( 25.060 - 20.000 ) 
    Source Clock Delay      (SCD):    5.515ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.753     5.515    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.518     6.033 r  reg_seg7ctrl/UUT2/count_reg[12]/Q
                         net (fo=2, routed)           1.074     7.107    reg_seg7ctrl/UUT2/count[12]
    SLICE_X19Y46         LUT6 (Prop_lut6_I0_O)        0.124     7.231 f  reg_seg7ctrl/UUT2/count[15]_i_4/O
                         net (fo=2, routed)           0.581     7.812    reg_seg7ctrl/UUT2/count[15]_i_4_n_0
    SLICE_X19Y45         LUT6 (Prop_lut6_I1_O)        0.124     7.936 r  reg_seg7ctrl/UUT2/count[15]_i_1/O
                         net (fo=15, routed)          0.547     8.483    reg_seg7ctrl/UUT2/clk_1
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)      20.000    20.000 r  
    Y9                                                0.000    20.000 r  MCLK (IN)
                         net (fo=0)                   0.000    20.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    21.420 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           1.972    23.392    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    23.483 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.577    25.060    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
                         clock pessimism              0.455    25.515    
                         clock uncertainty           -0.035    25.480    
    SLICE_X18Y46         FDRE (Setup_fdre_C_R)       -0.524    24.956    reg_seg7ctrl/UUT2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         24.956    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                 16.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/clk_reg/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/clk_reg/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  reg_seg7ctrl/UUT2/clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y45         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  reg_seg7ctrl/UUT2/clk_reg/Q
                         net (fo=3, routed)           0.168     1.849    reg_seg7ctrl/UUT2/clk
    SLICE_X19Y45         LUT4 (Prop_lut4_I3_O)        0.045     1.894 r  reg_seg7ctrl/UUT2/clk_i_1/O
                         net (fo=1, routed)           0.000     1.894    reg_seg7ctrl/UUT2/clk_i_1_n_0
    SLICE_X19Y45         FDRE                                         r  reg_seg7ctrl/UUT2/clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X19Y45         FDRE                                         r  reg_seg7ctrl/UUT2/clk_reg/C
                         clock pessimism             -0.517     1.540    
    SLICE_X19Y45         FDRE (Hold_fdre_C_D)         0.091     1.631    reg_seg7ctrl/UUT2/clk_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  reg_seg7ctrl/UUT2/count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.830    reg_seg7ctrl/UUT2/count[7]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.940 r  reg_seg7ctrl/UUT2/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    reg_seg7ctrl/UUT2/count_reg[8]_i_1_n_5
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[7]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.134     1.674    reg_seg7ctrl/UUT2/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  reg_seg7ctrl/UUT2/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.830    reg_seg7ctrl/UUT2/count[11]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.940 r  reg_seg7ctrl/UUT2/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    reg_seg7ctrl/UUT2/count_reg[12]_i_1_n_5
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[11]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.134     1.674    reg_seg7ctrl/UUT2/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  reg_seg7ctrl/UUT2/count_reg[3]/Q
                         net (fo=3, routed)           0.127     1.830    reg_seg7ctrl/UUT2/count[3]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.940 r  reg_seg7ctrl/UUT2/count_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.940    reg_seg7ctrl/UUT2/count_reg[4]_i_1_n_5
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[3]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.134     1.674    reg_seg7ctrl/UUT2/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.058ns
    Source Clock Delay      (SCD):    1.541ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.594     1.541    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y47         FDRE (Prop_fdre_C_Q)         0.164     1.705 r  reg_seg7ctrl/UUT2/count_reg[15]/Q
                         net (fo=2, routed)           0.127     1.831    reg_seg7ctrl/UUT2/count[15]
    SLICE_X18Y47         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.941 r  reg_seg7ctrl/UUT2/count_reg[15]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.941    reg_seg7ctrl/UUT2/count_reg[15]_i_2_n_5
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.864     2.058    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y47         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[15]/C
                         clock pessimism             -0.517     1.541    
    SLICE_X18Y47         FDRE (Hold_fdre_C_D)         0.134     1.675    reg_seg7ctrl/UUT2/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.941    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.186ns (50.902%)  route 0.179ns (49.098%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.681 f  reg_seg7ctrl/UUT2/count_reg[0]/Q
                         net (fo=3, routed)           0.179     1.860    reg_seg7ctrl/UUT2/count[0]
    SLICE_X19Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.905 r  reg_seg7ctrl/UUT2/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.905    reg_seg7ctrl/UUT2/count_0[0]
    SLICE_X19Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[0]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X19Y46         FDRE (Hold_fdre_C_D)         0.091     1.631    reg_seg7ctrl/UUT2/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.905    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.299ns (68.351%)  route 0.138ns (31.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X19Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y46         FDRE (Prop_fdre_C_Q)         0.141     1.681 r  reg_seg7ctrl/UUT2/count_reg[0]/Q
                         net (fo=3, routed)           0.138     1.819    reg_seg7ctrl/UUT2/count[0]
    SLICE_X18Y44         CARRY4 (Prop_carry4_CYINIT_O[0])
                                                      0.158     1.977 r  reg_seg7ctrl/UUT2/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.977    reg_seg7ctrl/UUT2/count_reg[4]_i_1_n_7
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[1]/C
                         clock pessimism             -0.501     1.556    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.134     1.690    reg_seg7ctrl/UUT2/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.124%)  route 0.126ns (28.876%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y45         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  reg_seg7ctrl/UUT2/count_reg[7]/Q
                         net (fo=2, routed)           0.126     1.830    reg_seg7ctrl/UUT2/count[7]
    SLICE_X18Y45         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.976 r  reg_seg7ctrl/UUT2/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    reg_seg7ctrl/UUT2/count_reg[8]_i_1_n_4
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y45         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[8]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X18Y45         FDRE (Hold_fdre_C_D)         0.134     1.674    reg_seg7ctrl/UUT2/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y46         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  reg_seg7ctrl/UUT2/count_reg[11]/Q
                         net (fo=2, routed)           0.127     1.830    reg_seg7ctrl/UUT2/count[11]
    SLICE_X18Y46         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.976 r  reg_seg7ctrl/UUT2/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    reg_seg7ctrl/UUT2/count_reg[12]_i_1_n_4
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y46         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[12]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X18Y46         FDRE (Hold_fdre_C_D)         0.134     1.674    reg_seg7ctrl/UUT2/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 reg_seg7ctrl/UUT2/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            reg_seg7ctrl/UUT2/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MCLK  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             MCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MCLK rise@0.000ns - MCLK rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.057ns
    Source Clock Delay      (SCD):    1.540ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.593     1.540    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y44         FDRE (Prop_fdre_C_Q)         0.164     1.704 r  reg_seg7ctrl/UUT2/count_reg[3]/Q
                         net (fo=3, routed)           0.127     1.830    reg_seg7ctrl/UUT2/count[3]
    SLICE_X18Y44         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.976 r  reg_seg7ctrl/UUT2/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.976    reg_seg7ctrl/UUT2/count_reg[4]_i_1_n_4
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MCLK rise edge)       0.000     0.000 r  
    Y9                                                0.000     0.000 r  MCLK (IN)
                         net (fo=0)                   0.000     0.000    MCLK
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  MCLK_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    MCLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  MCLK_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.863     2.057    reg_seg7ctrl/UUT2/MCLK_IBUF_BUFG
    SLICE_X18Y44         FDRE                                         r  reg_seg7ctrl/UUT2/count_reg[4]/C
                         clock pessimism             -0.517     1.540    
    SLICE_X18Y44         FDRE (Hold_fdre_C_D)         0.134     1.674    reg_seg7ctrl/UUT2/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MCLK
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { MCLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  MCLK_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X26Y55   reg_regctrl/D_OUT0_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X26Y55   reg_regctrl/D_OUT0_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X26Y55   reg_regctrl/D_OUT0_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X26Y55   reg_regctrl/D_OUT0_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X27Y55   reg_regctrl/D_OUT1_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X27Y55   reg_regctrl/D_OUT1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X27Y55   reg_regctrl/D_OUT1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X27Y55   reg_regctrl/D_OUT1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         20.000      19.000     SLICE_X26Y56   reg_regctrl/D_OUT2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y56   reg_regctrl/D_OUT2_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y56   reg_regctrl/D_OUT2_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y55   reg_regctrl/D_OUT0_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X27Y55   reg_regctrl/D_OUT1_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y56   reg_regctrl/D_OUT2_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         10.000      9.500      SLICE_X26Y56   reg_regctrl/D_OUT2_reg[1]/C



