============================================================
   Tang Dynasty, V5.6.59063
   Copyright (c) 2012-2022 Anlogic
   Executable = C:/Anlogic/TD5.6.59063/bin/td.exe
   Built at =   12:45:13 Sep  6 2022
   Run by =     Administrator
   Run Date =   Sat Nov  5 18:26:13 2022

   Run on =     WIN-25FR57M34TT
============================================================
RUN-1002 : start command "open_project ov2640_sdram.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../al_ip/ip_pll.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../al_ip/ip_pll.v(93)
HDL-1007 : analyze verilog file ../../al_ip/softfifo.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_1.v
HDL-1007 : analyze verilog file ../../al_ip/fifo_2.v
HDL-1007 : analyze verilog file ../../al_ip/Divder_gate.v
HDL-1007 : undeclared symbol 'open_n2', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(401)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(408)
HDL-1007 : undeclared symbol 'open_n4', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(415)
HDL-1007 : undeclared symbol 'open_n5', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(422)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(429)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(436)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(443)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(450)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(457)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(464)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(471)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(478)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(485)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(492)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(499)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(506)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(513)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(520)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(527)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(534)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(541)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(548)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(555)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(562)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(569)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(576)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(583)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(590)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(597)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(604)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(611)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(618)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(625)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(632)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(639)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(646)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(653)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(660)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(667)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(674)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(681)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(688)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(695)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(702)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(709)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(716)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(723)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(730)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(737)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2384)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divder_gate.v(2433)
HDL-1007 : analyze verilog file ../../al_ip/Divider_32_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(159)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(164)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(522)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(529)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(536)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(543)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(550)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(557)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(564)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(571)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(578)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(585)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(592)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(599)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(606)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(613)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(620)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(627)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(634)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(641)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(648)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(655)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(662)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(669)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(676)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(683)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(690)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(697)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(704)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(711)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(718)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(725)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(732)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(739)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(746)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(753)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(760)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(767)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(774)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(781)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(788)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(795)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(802)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(809)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(816)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(823)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(830)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(837)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(844)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(851)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(858)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(865)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(872)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(879)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(886)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(893)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(900)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(907)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(914)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(921)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(928)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(935)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(942)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(949)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(956)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(963)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(970)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3138)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Divider_32_gate.v(3250)
HDL-1007 : analyze verilog file ../../al_ip/Diver_64_gate.v
HDL-1007 : undeclared symbol 'open_n0', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(270)
HDL-1007 : undeclared symbol 'open_n3', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(275)
HDL-1007 : undeclared symbol 'open_n6', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(890)
HDL-1007 : undeclared symbol 'open_n7', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(897)
HDL-1007 : undeclared symbol 'open_n8', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(904)
HDL-1007 : undeclared symbol 'open_n9', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(911)
HDL-1007 : undeclared symbol 'open_n10', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(918)
HDL-1007 : undeclared symbol 'open_n11', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(925)
HDL-1007 : undeclared symbol 'open_n12', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(932)
HDL-1007 : undeclared symbol 'open_n13', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(939)
HDL-1007 : undeclared symbol 'open_n14', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(946)
HDL-1007 : undeclared symbol 'open_n15', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(953)
HDL-1007 : undeclared symbol 'open_n16', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(960)
HDL-1007 : undeclared symbol 'open_n17', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(967)
HDL-1007 : undeclared symbol 'open_n18', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(974)
HDL-1007 : undeclared symbol 'open_n19', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(981)
HDL-1007 : undeclared symbol 'open_n20', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(988)
HDL-1007 : undeclared symbol 'open_n21', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(995)
HDL-1007 : undeclared symbol 'open_n22', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1002)
HDL-1007 : undeclared symbol 'open_n23', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1009)
HDL-1007 : undeclared symbol 'open_n24', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1016)
HDL-1007 : undeclared symbol 'open_n25', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1023)
HDL-1007 : undeclared symbol 'open_n26', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1030)
HDL-1007 : undeclared symbol 'open_n27', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1037)
HDL-1007 : undeclared symbol 'open_n28', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1044)
HDL-1007 : undeclared symbol 'open_n29', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1051)
HDL-1007 : undeclared symbol 'open_n30', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1058)
HDL-1007 : undeclared symbol 'open_n31', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1065)
HDL-1007 : undeclared symbol 'open_n32', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1072)
HDL-1007 : undeclared symbol 'open_n33', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1079)
HDL-1007 : undeclared symbol 'open_n34', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1086)
HDL-1007 : undeclared symbol 'open_n35', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1093)
HDL-1007 : undeclared symbol 'open_n36', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1100)
HDL-1007 : undeclared symbol 'open_n37', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1107)
HDL-1007 : undeclared symbol 'open_n38', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1114)
HDL-1007 : undeclared symbol 'open_n39', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1121)
HDL-1007 : undeclared symbol 'open_n40', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1128)
HDL-1007 : undeclared symbol 'open_n41', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1135)
HDL-1007 : undeclared symbol 'open_n42', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1142)
HDL-1007 : undeclared symbol 'open_n43', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1149)
HDL-1007 : undeclared symbol 'open_n44', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1156)
HDL-1007 : undeclared symbol 'open_n45', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1163)
HDL-1007 : undeclared symbol 'open_n46', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1170)
HDL-1007 : undeclared symbol 'open_n47', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1177)
HDL-1007 : undeclared symbol 'open_n48', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1184)
HDL-1007 : undeclared symbol 'open_n49', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1191)
HDL-1007 : undeclared symbol 'open_n50', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1198)
HDL-1007 : undeclared symbol 'open_n51', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1205)
HDL-1007 : undeclared symbol 'open_n52', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1212)
HDL-1007 : undeclared symbol 'open_n53', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1219)
HDL-1007 : undeclared symbol 'open_n54', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1226)
HDL-1007 : undeclared symbol 'open_n55', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1233)
HDL-1007 : undeclared symbol 'open_n56', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1240)
HDL-1007 : undeclared symbol 'open_n57', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1247)
HDL-1007 : undeclared symbol 'open_n58', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1254)
HDL-1007 : undeclared symbol 'open_n59', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1261)
HDL-1007 : undeclared symbol 'open_n60', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1268)
HDL-1007 : undeclared symbol 'open_n61', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1275)
HDL-1007 : undeclared symbol 'open_n62', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1282)
HDL-1007 : undeclared symbol 'open_n63', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1289)
HDL-1007 : undeclared symbol 'open_n64', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1296)
HDL-1007 : undeclared symbol 'open_n65', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1303)
HDL-1007 : undeclared symbol 'open_n66', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1310)
HDL-1007 : undeclared symbol 'open_n67', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1317)
HDL-1007 : undeclared symbol 'open_n68', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1324)
HDL-1007 : undeclared symbol 'open_n69', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1331)
HDL-1007 : undeclared symbol 'open_n70', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1338)
HDL-1007 : undeclared symbol 'open_n71', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1345)
HDL-1007 : undeclared symbol 'open_n72', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1352)
HDL-1007 : undeclared symbol 'open_n73', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1359)
HDL-1007 : undeclared symbol 'open_n74', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1366)
HDL-1007 : undeclared symbol 'open_n75', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1373)
HDL-1007 : undeclared symbol 'open_n76', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1380)
HDL-1007 : undeclared symbol 'open_n77', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1387)
HDL-1007 : undeclared symbol 'open_n78', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1394)
HDL-1007 : undeclared symbol 'open_n79', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1401)
HDL-1007 : undeclared symbol 'open_n80', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1408)
HDL-1007 : undeclared symbol 'open_n81', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1415)
HDL-1007 : undeclared symbol 'open_n82', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1422)
HDL-1007 : undeclared symbol 'open_n83', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1429)
HDL-1007 : undeclared symbol 'open_n84', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1436)
HDL-1007 : undeclared symbol 'open_n85', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1443)
HDL-1007 : undeclared symbol 'open_n86', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1450)
HDL-1007 : undeclared symbol 'open_n87', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1457)
HDL-1007 : undeclared symbol 'open_n88', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1464)
HDL-1007 : undeclared symbol 'open_n89', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1471)
HDL-1007 : undeclared symbol 'open_n90', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1478)
HDL-1007 : undeclared symbol 'open_n91', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1485)
HDL-1007 : undeclared symbol 'open_n92', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1492)
HDL-1007 : undeclared symbol 'open_n93', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1499)
HDL-1007 : undeclared symbol 'open_n94', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1506)
HDL-1007 : undeclared symbol 'open_n95', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1513)
HDL-1007 : undeclared symbol 'open_n96', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1520)
HDL-1007 : undeclared symbol 'open_n97', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1527)
HDL-1007 : undeclared symbol 'open_n98', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1534)
HDL-1007 : undeclared symbol 'open_n99', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1541)
HDL-1007 : undeclared symbol 'open_n100', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1548)
HDL-1007 : undeclared symbol 'open_n101', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1555)
HDL-1007 : undeclared symbol 'open_n102', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1562)
HDL-1007 : undeclared symbol 'open_n103', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1569)
HDL-1007 : undeclared symbol 'open_n104', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1576)
HDL-1007 : undeclared symbol 'open_n105', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1583)
HDL-1007 : undeclared symbol 'open_n106', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1590)
HDL-1007 : undeclared symbol 'open_n107', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1597)
HDL-1007 : undeclared symbol 'open_n108', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1604)
HDL-1007 : undeclared symbol 'open_n109', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1611)
HDL-1007 : undeclared symbol 'open_n110', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1618)
HDL-1007 : undeclared symbol 'open_n111', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1625)
HDL-1007 : undeclared symbol 'open_n112', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1632)
HDL-1007 : undeclared symbol 'open_n113', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1639)
HDL-1007 : undeclared symbol 'open_n114', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1646)
HDL-1007 : undeclared symbol 'open_n115', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1653)
HDL-1007 : undeclared symbol 'open_n116', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1660)
HDL-1007 : undeclared symbol 'open_n117', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1667)
HDL-1007 : undeclared symbol 'open_n118', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1674)
HDL-1007 : undeclared symbol 'open_n119', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1681)
HDL-1007 : undeclared symbol 'open_n120', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1688)
HDL-1007 : undeclared symbol 'open_n121', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1695)
HDL-1007 : undeclared symbol 'open_n122', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1702)
HDL-1007 : undeclared symbol 'open_n123', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1709)
HDL-1007 : undeclared symbol 'open_n124', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1716)
HDL-1007 : undeclared symbol 'open_n125', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1723)
HDL-1007 : undeclared symbol 'open_n126', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1730)
HDL-1007 : undeclared symbol 'open_n127', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1737)
HDL-1007 : undeclared symbol 'open_n128', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1744)
HDL-1007 : undeclared symbol 'open_n129', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1751)
HDL-1007 : undeclared symbol 'open_n130', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1758)
HDL-1007 : undeclared symbol 'open_n131', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1765)
HDL-1007 : undeclared symbol 'open_n132', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1772)
HDL-1007 : undeclared symbol 'open_n133', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1779)
HDL-1007 : undeclared symbol 'open_n134', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(1786)
HDL-1007 : undeclared symbol 'open_n137', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(6011)
HDL-1007 : undeclared symbol 'open_n138', assumed default net type 'wire' in ../../al_ip/Diver_64_gate.v(6368)
HDL-1007 : analyze verilog file ../../RTL/camera_init.v
HDL-1007 : undeclared symbol 'clk_div', assumed default net type 'wire' in ../../RTL/camera_init.v(74)
HDL-1007 : analyze verilog file ../../RTL/camera_reader.v
HDL-1007 : analyze verilog file ../../RTL/i2c_module.v
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/command.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/command.v' in ../../RTL/Sdram_Control_4Port/command.v(27)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/control_interface.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/control_interface.v' in ../../RTL/Sdram_Control_4Port/control_interface.v(21)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/sdr_data_path.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/sdr_data_path.v' in ../../RTL/Sdram_Control_4Port/sdr_data_path.v(10)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v
HDL-1007 : analyze included file ../../RTL/Sdram_Control_4Port/Sdram_Params.h in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : back to file '../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v' in ../../RTL/Sdram_Control_4Port/Sdram_Control_4Port.v(49)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
HDL-1007 : analyze verilog file ../../RTL/Sdram_Control_4Port/Sdram_WR_FIFO.v
HDL-1007 : analyze verilog file ../../al_ip/sdram.v
HDL-1007 : analyze verilog file ../../RTL/Driver.v
HDL-1007 : analyze verilog file ../../RTL/RGBYCbCr.v
HDL-1007 : analyze verilog file ../../RTL/image_process.v
HDL-1007 : undeclared symbol 'post3_img_Y', assumed default net type 'wire' in ../../RTL/image_process.v(211)
HDL-1007 : undeclared symbol 'post3_frame_vsync', assumed default net type 'wire' in ../../RTL/image_process.v(213)
HDL-1007 : undeclared symbol 'post3_frame_href', assumed default net type 'wire' in ../../RTL/image_process.v(214)
HDL-1007 : undeclared symbol 'post3_frame_clken', assumed default net type 'wire' in ../../RTL/image_process.v(215)
HDL-7007 CRITICAL-WARNING: 'post3_img_Y' is already implicitly declared on line 211 in ../../RTL/image_process.v(245)
HDL-7007 CRITICAL-WARNING: 'post3_frame_vsync' is already implicitly declared on line 213 in ../../RTL/image_process.v(246)
HDL-7007 CRITICAL-WARNING: 'post3_frame_href' is already implicitly declared on line 214 in ../../RTL/image_process.v(247)
HDL-7007 CRITICAL-WARNING: 'post3_frame_clken' is already implicitly declared on line 215 in ../../RTL/image_process.v(248)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in ../../RTL/image_process.v(303)
HDL-5007 WARNING: redeclaration of ANSI port 'x_min' is not allowed in ../../RTL/image_process.v(312)
HDL-5007 WARNING: redeclaration of ANSI port 'x_max' is not allowed in ../../RTL/image_process.v(313)
HDL-5007 WARNING: redeclaration of ANSI port 'y_min' is not allowed in ../../RTL/image_process.v(314)
HDL-5007 WARNING: redeclaration of ANSI port 'y_max' is not allowed in ../../RTL/image_process.v(315)
HDL-5007 WARNING: redeclaration of ANSI port 'fingertip_data' is not allowed in ../../RTL/image_process.v(319)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(58)
HDL-5007 WARNING: identifier 'post_img_cb' is used before its declaration in ../../RTL/image_process.v(62)
HDL-5007 WARNING: identifier 'post_frame_clken' is used before its declaration in ../../RTL/image_process.v(68)
HDL-5007 WARNING: identifier 'skin_img' is used before its declaration in ../../RTL/image_process.v(69)
HDL-5007 Similar messages will be suppressed.
HDL-1007 : analyze verilog file ../../RTL/test_camera.v
HDL-5007 WARNING: literal value 'h0x0d truncated to fit in 8 bits in ../../RTL/test_camera.v(239)
HDL-5007 WARNING: literal value 'h0x0a truncated to fit in 8 bits in ../../RTL/test_camera.v(239)
HDL-1007 : analyze verilog file ../../RTL/Mode_Switch.v
HDL-1007 : analyze verilog file ../../RTL/image_select.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/image_select.v(54)
HDL-1007 : analyze verilog file ../../RTL/Median_Gray.v
HDL-5007 WARNING: identifier 'mid_value' is used before its declaration in ../../RTL/Median_Gray.v(20)
HDL-1007 : analyze verilog file ../../RTL/three_martix.v
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(235)
HDL-5007 WARNING: empty statement in sequential block in ../../RTL/three_martix.v(234)
HDL-1007 : analyze verilog file ../../RTL/Median_Filter_3X3.v
HDL-1007 : analyze verilog file ../../RTL/Sort3.v
HDL-1007 : analyze verilog file ../../RTL/Sobel_Process.v
HDL-1007 : undeclared symbol 'csi_pclk', assumed default net type 'wire' in ../../RTL/Sobel_Process.v(48)
HDL-5007 WARNING: identifier 'sobel_value' is used before its declaration in ../../RTL/Sobel_Process.v(23)
HDL-1007 : analyze verilog file ../../RTL/Caculate_Sobel.v
HDL-5007 WARNING: identifier 'matrix_frame_vsync_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(110)
HDL-5007 WARNING: identifier 'matrix_frame_href_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(111)
HDL-5007 WARNING: identifier 'matrix_frame_clken_r' is used before its declaration in ../../RTL/Caculate_Sobel.v(112)
HDL-1007 : analyze verilog file ../../RTL/Erosion_Detector.v
HDL-1007 : analyze verilog file ../../RTL/Dilation_Detector.v
HDL-5007 WARNING: redeclaration of ANSI port 'post_img_Bit4' is not allowed in ../../RTL/Dilation_Detector.v(79)
HDL-1007 : undeclared symbol 'post_frame_href', assumed default net type 'wire' in ../../RTL/Dilation_Detector.v(109)
HDL-1007 : analyze verilog file ../../RTL/vga_display.v
HDL-1007 : analyze verilog file ../../RTL/Hu_Invariant_moment.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Hu_Invariant_moment.v(41)
HDL-5007 WARNING: redeclaration of ANSI port 'X_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(186)
HDL-5007 WARNING: redeclaration of ANSI port 'Y_0' is not allowed in ../../RTL/Hu_Invariant_moment.v(187)
HDL-5007 WARNING: identifier 'end_flag' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(61)
HDL-5007 WARNING: identifier 'M_00' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(62)
HDL-5007 WARNING: identifier 'ok_flag_n02' is used before its declaration in ../../RTL/Hu_Invariant_moment.v(230)
HDL-1007 : analyze verilog file ../../RTL/Perimeter_aera.v
HDL-1007 : undeclared symbol 'row_flag', assumed default net type 'wire' in ../../RTL/Perimeter_aera.v(39)
HDL-5007 WARNING: redeclaration of ANSI port 'end_flag' is not allowed in ../../RTL/Perimeter_aera.v(59)
HDL-5007 WARNING: identifier 'ok_flag_Perimeter_Aera' is used before its declaration in ../../RTL/Perimeter_aera.v(100)
HDL-5007 WARNING: identifier 'quotient' is used before its declaration in ../../RTL/Perimeter_aera.v(102)
HDL-1007 : analyze verilog file ../../RTL/Gesture_recognition.v
HDL-1007 : analyze verilog file ../../RTL/seg_4.v
HDL-1007 : analyze verilog file ../../RTL/Gesture_detch.v
HDL-1007 : analyze verilog file ../../RTL/Uart_Send.v
HDL-5007 WARNING: 'clk' is not declared in ../../RTL/Sdram_Control_4Port/Sdram_RD_FIFO.v(44)
RUN-1001 : Project manager successfully analyzed 38 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/ov2640_sdram_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.59063.
RUN-1001 : Database version number 46140.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.59063 , DB_VERSION=46140
RUN-1003 : finish command "import_db ../syn_1/ov2640_sdram_gate.db" in  2.610140s wall, 2.468750s user + 0.125000s system = 2.593750s CPU (99.4%)

RUN-1004 : used memory is 409 MB, reserved memory is 396 MB, peak memory is 417 MB
RUN-1002 : start command "read_sdc"
USR-1002 : read_sdc file_name -help -h -eco
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 5"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
RUN-1002 : start command "get_regs */primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs */sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  5 -datapath_only"
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/read_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/rd_to_wr_cross_inst/sync_r1[0]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[9]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[8]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[7]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[6]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[5]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[4]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[3]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[2]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[1]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/primary_addr_gray_reg[0]_syn_5)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[9]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[8]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[7]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[6]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[5]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[4]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[3]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[2]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[1]_syn_3)
SYN-1001 : 	kept net: Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0](Sdram_Control_4Port/write_fifo1/dcfifo_component/wr_to_rd_cross_inst/sync_r1[0]_syn_3)
RUN-1104 : Import SDC file  finished, there are 80 nets kept by constraints.
RUN-1002 : start command "place"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model test_camera
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[19] will be merged to another kept net figuredata[19]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[18] will be merged to another kept net figuredata[18]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[17] will be merged to another kept net figuredata[17]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[16] will be merged to another kept net figuredata[16]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[15] will be merged to another kept net figuredata[15]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[14] will be merged to another kept net figuredata[14]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[13] will be merged to another kept net figuredata[13]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[12] will be merged to another kept net figuredata[12]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[11] will be merged to another kept net figuredata[11]
SYN-5055 WARNING: The kept net u_image_process/u_Gesture_detch/fingertip_data[10] will be merged to another kept net figuredata[10]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4016 : Net Sdram_Control_4Port/CTRL_CLK driven by BUFG (279 clock/control pins, 1 other pins).
SYN-4027 : Net Sdram_Control_4Port/SDRAM_CLK is clkc1 of pll u_pll/pll_inst.
SYN-4027 : Net vga_clk_dup_1 is clkc2 of pll u_pll/pll_inst.
SYN-4027 : Net u_seg_4/clk_24m is clkc3 of pll u_pll/pll_inst.
SYN-4027 : Net u_camera_init/u_i2c_write/clk is clkc4 of pll u_pll/pll_inst.
SYN-4019 : Net clk_24m_dup_1 is refclk of pll u_pll/pll_inst.
SYN-4020 : Net clk_24m_dup_1 is fbclk of pll u_pll/pll_inst.
SYN-4024 : Net "u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[8]" drives clk pins.
SYN-4024 : Net "u_camera_init/divider2[7]" drives clk pins.
SYN-4024 : Net "u_image_select/mode[3]_syn_26" drives clk pins.
SYN-4024 : Net "u_image_process/wrreq" drives clk pins.
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/CTRL_CLK as clock net
SYN-4025 : Tag rtl::Net Sdram_Control_4Port/SDRAM_CLK as clock net
SYN-4025 : Tag rtl::Net clk_24m_dup_1 as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[7] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/divider2[8] as clock net
SYN-4025 : Tag rtl::Net u_camera_init/u_i2c_write/clk as clock net
SYN-4025 : Tag rtl::Net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk as clock net
SYN-4025 : Tag rtl::Net u_image_process/wrreq as clock net
SYN-4025 : Tag rtl::Net u_image_select/mode[3]_syn_26 as clock net
SYN-4025 : Tag rtl::Net u_seg_4/clk_24m as clock net
SYN-4025 : Tag rtl::Net vga_clk_dup_1 as clock net
SYN-4026 : Tagged 11 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[8] to drive 28 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_camera_init/divider2[7] to drive 18 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_select/mode[3]_syn_26 to drive 17 clock pins.
SYN-4015 : Create BUFG instance for clk Net u_image_process/wrreq to drive 16 clock pins.
PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 12920 instances
RUN-0007 : 5117 luts, 4093 seqs, 2292 mslices, 1219 lslices, 145 pads, 14 brams, 29 dsps
RUN-1001 : There are total 19038 nets
RUN-6004 WARNING: There are 7 nets with only 1 pin.
RUN-1001 : 13528 nets have 2 pins
RUN-1001 : 4026 nets have [3 - 5] pins
RUN-1001 : 1171 nets have [6 - 10] pins
RUN-1001 : 139 nets have [11 - 20] pins
RUN-1001 : 158 nets have [21 - 99] pins
RUN-1001 : 9 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     449     
RUN-1001 :   No   |  No   |  Yes  |    2691     
RUN-1001 :   No   |  Yes  |  No   |     280     
RUN-1001 :   Yes  |  No   |  No   |     24      
RUN-1001 :   Yes  |  No   |  Yes  |     625     
RUN-1001 :   Yes  |  Yes  |  No   |     24      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    63   |  34   |    107     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 203
PHY-3001 : Initial placement ...
PHY-3001 : design contains 12916 instances, 5117 luts, 4093 seqs, 3511 slices, 519 macros(3510 instances: 2291 mslices 1219 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 3247 pins
PHY-0007 : Cell area utilization is 61%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 66635, tnet num: 19034, tinst num: 12916, tnode num: 79729, tedge num: 121992.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.673384s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (99.9%)

RUN-1004 : used memory is 573 MB, reserved memory is 563 MB, peak memory is 573 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 19034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.010853s wall, 2.000000s user + 0.015625s system = 2.015625s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 5.04463e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 12916.
PHY-3001 : Level 1 #clusters 2413.
PHY-3001 : End clustering;  0.050499s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (92.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 61%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.93126e+06, overlap = 712.625
PHY-3002 : Step(2): len = 1.7654e+06, overlap = 759.031
PHY-3002 : Step(3): len = 1.16094e+06, overlap = 957.219
PHY-3002 : Step(4): len = 977487, overlap = 993.656
PHY-3002 : Step(5): len = 783474, overlap = 1113.66
PHY-3002 : Step(6): len = 660600, overlap = 1195.84
PHY-3002 : Step(7): len = 527045, overlap = 1265.69
PHY-3002 : Step(8): len = 451679, overlap = 1325.97
PHY-3002 : Step(9): len = 367867, overlap = 1386.88
PHY-3002 : Step(10): len = 329223, overlap = 1413.97
PHY-3002 : Step(11): len = 284224, overlap = 1491.44
PHY-3002 : Step(12): len = 255980, overlap = 1502.75
PHY-3002 : Step(13): len = 226311, overlap = 1524.78
PHY-3002 : Step(14): len = 213018, overlap = 1564.25
PHY-3002 : Step(15): len = 200257, overlap = 1596.72
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.93628e-07
PHY-3002 : Step(16): len = 195186, overlap = 1532.19
PHY-3002 : Step(17): len = 223479, overlap = 1487.56
PHY-3002 : Step(18): len = 207679, overlap = 1457.09
PHY-3002 : Step(19): len = 216435, overlap = 1462.47
PHY-3002 : Step(20): len = 202370, overlap = 1427.12
PHY-3002 : Step(21): len = 205655, overlap = 1374.59
PHY-3002 : Step(22): len = 192124, overlap = 1388.88
PHY-3002 : Step(23): len = 191958, overlap = 1365.41
PHY-3002 : Step(24): len = 181220, overlap = 1356.81
PHY-3002 : Step(25): len = 181059, overlap = 1355.38
PHY-3002 : Step(26): len = 174648, overlap = 1348.34
PHY-3002 : Step(27): len = 175874, overlap = 1320.31
PHY-3002 : Step(28): len = 169113, overlap = 1321.41
PHY-3002 : Step(29): len = 167039, overlap = 1338.12
PHY-3002 : Step(30): len = 163204, overlap = 1376.31
PHY-3002 : Step(31): len = 162533, overlap = 1401.97
PHY-3002 : Step(32): len = 159984, overlap = 1410.53
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 1.18726e-06
PHY-3002 : Step(33): len = 170024, overlap = 1404.19
PHY-3002 : Step(34): len = 186432, overlap = 1298.12
PHY-3002 : Step(35): len = 184572, overlap = 1257.19
PHY-3002 : Step(36): len = 187372, overlap = 1226
PHY-3002 : Step(37): len = 186161, overlap = 1215.06
PHY-3002 : Step(38): len = 187561, overlap = 1181.34
PHY-3002 : Step(39): len = 184530, overlap = 1157.81
PHY-3002 : Step(40): len = 185162, overlap = 1145.84
PHY-3002 : Step(41): len = 185121, overlap = 1158.09
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 2.37451e-06
PHY-3002 : Step(42): len = 197478, overlap = 1149.5
PHY-3002 : Step(43): len = 211881, overlap = 1142.44
PHY-3002 : Step(44): len = 212896, overlap = 1143.09
PHY-3002 : Step(45): len = 216065, overlap = 1136.31
PHY-3002 : Step(46): len = 211100, overlap = 1158.62
PHY-3002 : Step(47): len = 210720, overlap = 1141.94
PHY-3002 : Step(48): len = 208551, overlap = 1145.69
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 4.74902e-06
PHY-3002 : Step(49): len = 222042, overlap = 1148.59
PHY-3002 : Step(50): len = 234426, overlap = 1089.41
PHY-3002 : Step(51): len = 237287, overlap = 977.969
PHY-3002 : Step(52): len = 240957, overlap = 940.719
PHY-3002 : Step(53): len = 237412, overlap = 906.781
PHY-3002 : Step(54): len = 237511, overlap = 923.312
PHY-3002 : Step(55): len = 234881, overlap = 924.5
PHY-3002 : Step(56): len = 236080, overlap = 925.656
PHY-3002 : Step(57): len = 235047, overlap = 923.781
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 9.49805e-06
PHY-3002 : Step(58): len = 251290, overlap = 874.531
PHY-3002 : Step(59): len = 266024, overlap = 794.688
PHY-3002 : Step(60): len = 268655, overlap = 774.531
PHY-3002 : Step(61): len = 272128, overlap = 745.094
PHY-3002 : Step(62): len = 270404, overlap = 750.031
PHY-3002 : Step(63): len = 270455, overlap = 752.688
PHY-3002 : Step(64): len = 267299, overlap = 748.094
PHY-3002 : Step(65): len = 266273, overlap = 764.25
PHY-3002 : Step(66): len = 265659, overlap = 765.75
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.89961e-05
PHY-3002 : Step(67): len = 280852, overlap = 747.156
PHY-3002 : Step(68): len = 294246, overlap = 711.625
PHY-3002 : Step(69): len = 297855, overlap = 680.406
PHY-3002 : Step(70): len = 302648, overlap = 676.406
PHY-3002 : Step(71): len = 302166, overlap = 671.969
PHY-3002 : Step(72): len = 302082, overlap = 655.875
PHY-3002 : Step(73): len = 301189, overlap = 635.25
PHY-3002 : Step(74): len = 300975, overlap = 633.844
PHY-3002 : Step(75): len = 299908, overlap = 606.844
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 3.79922e-05
PHY-3002 : Step(76): len = 317227, overlap = 575.281
PHY-3002 : Step(77): len = 328846, overlap = 559.75
PHY-3002 : Step(78): len = 332002, overlap = 508.312
PHY-3002 : Step(79): len = 335464, overlap = 476.906
PHY-3002 : Step(80): len = 336934, overlap = 489.812
PHY-3002 : Step(81): len = 341130, overlap = 491
PHY-3002 : Step(82): len = 338492, overlap = 477.812
PHY-3002 : Step(83): len = 339534, overlap = 466.281
PHY-3002 : Step(84): len = 339411, overlap = 470.531
PHY-3002 : Step(85): len = 339251, overlap = 462.438
PHY-3002 : Step(86): len = 337123, overlap = 465.562
PHY-3002 : Step(87): len = 336748, overlap = 440.281
PHY-3002 : Step(88): len = 335670, overlap = 441.531
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 7.59844e-05
PHY-3002 : Step(89): len = 347260, overlap = 446.531
PHY-3002 : Step(90): len = 354997, overlap = 441.75
PHY-3002 : Step(91): len = 356560, overlap = 430.906
PHY-3002 : Step(92): len = 359350, overlap = 400.656
PHY-3002 : Step(93): len = 361686, overlap = 407.969
PHY-3002 : Step(94): len = 363524, overlap = 414.531
PHY-3002 : Step(95): len = 362328, overlap = 405.406
PHY-3002 : Step(96): len = 362270, overlap = 402.906
PHY-3002 : Step(97): len = 363113, overlap = 388.094
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.000151969
PHY-3002 : Step(98): len = 370765, overlap = 396.406
PHY-3002 : Step(99): len = 377078, overlap = 390.781
PHY-3002 : Step(100): len = 378897, overlap = 384.969
PHY-3002 : Step(101): len = 381008, overlap = 381.188
PHY-3002 : Step(102): len = 383419, overlap = 373
PHY-3002 : Step(103): len = 384930, overlap = 358.719
PHY-3002 : Step(104): len = 384293, overlap = 352.531
PHY-3002 : Step(105): len = 384710, overlap = 360.75
PHY-3002 : Step(106): len = 386064, overlap = 356.062
PHY-3002 : Step(107): len = 386988, overlap = 345.438
PHY-3002 : Step(108): len = 385838, overlap = 346.188
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000284448
PHY-3002 : Step(109): len = 391326, overlap = 349.469
PHY-3002 : Step(110): len = 400423, overlap = 356.375
PHY-3002 : Step(111): len = 403475, overlap = 356.219
PHY-3002 : Step(112): len = 405008, overlap = 346.469
PHY-3002 : Step(113): len = 406687, overlap = 353.406
PHY-3002 : Step(114): len = 407227, overlap = 350
PHY-3002 : Step(115): len = 405883, overlap = 345.906
PHY-3002 : Step(116): len = 405471, overlap = 344.906
PHY-3002 : Step(117): len = 406570, overlap = 344.594
PHY-3002 : Step(118): len = 407161, overlap = 338.219
PHY-3002 : Step(119): len = 406368, overlap = 345.906
PHY-3002 : Step(120): len = 405775, overlap = 337.438
PHY-3002 : Step(121): len = 406203, overlap = 341.156
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000568895
PHY-3002 : Step(122): len = 410333, overlap = 329.281
PHY-3002 : Step(123): len = 416358, overlap = 339.375
PHY-3002 : Step(124): len = 417535, overlap = 319.812
PHY-3002 : Step(125): len = 418131, overlap = 322.094
PHY-3002 : Step(126): len = 418816, overlap = 312.281
PHY-3002 : Step(127): len = 419345, overlap = 314.5
PHY-3002 : Step(128): len = 419414, overlap = 315.781
PHY-3002 : Step(129): len = 419668, overlap = 324.188
PHY-3002 : Step(130): len = 420372, overlap = 311.938
PHY-3002 : Step(131): len = 420909, overlap = 314.156
PHY-3002 : Step(132): len = 420744, overlap = 319.781
PHY-3002 : Step(133): len = 420705, overlap = 319.594
PHY-3002 : Step(134): len = 420882, overlap = 317.688
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000981989
PHY-3002 : Step(135): len = 422892, overlap = 308.531
PHY-3002 : Step(136): len = 425555, overlap = 311.969
PHY-3002 : Step(137): len = 426740, overlap = 308.938
PHY-3002 : Step(138): len = 428064, overlap = 309.594
PHY-3002 : Step(139): len = 429601, overlap = 307.875
PHY-3002 : Step(140): len = 429601, overlap = 307.875
PHY-3002 : Step(141): len = 429452, overlap = 309.562
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.032514s wall, 0.000000s user + 0.093750s system = 0.093750s CPU (288.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/19038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 652904, over cnt = 1954(5%), over = 12739, worst = 83
PHY-1001 : End global iterations;  0.665410s wall, 1.093750s user + 0.062500s system = 1.156250s CPU (173.8%)

PHY-1001 : Congestion index: top1 = 128.15, top5 = 87.77, top10 = 69.23, top15 = 58.89.
PHY-3001 : End congestion estimation;  0.878541s wall, 1.312500s user + 0.062500s system = 1.375000s CPU (156.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.391867s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.07227e-05
PHY-3002 : Step(142): len = 596112, overlap = 235.469
PHY-3002 : Step(143): len = 595794, overlap = 193.812
PHY-3002 : Step(144): len = 585345, overlap = 186.719
PHY-3002 : Step(145): len = 571491, overlap = 187.875
PHY-3002 : Step(146): len = 548992, overlap = 186.094
PHY-3002 : Step(147): len = 538882, overlap = 183.844
PHY-3002 : Step(148): len = 534675, overlap = 195.938
PHY-3002 : Step(149): len = 522276, overlap = 205.906
PHY-3002 : Step(150): len = 522908, overlap = 199.188
PHY-3002 : Step(151): len = 517196, overlap = 205.531
PHY-3002 : Step(152): len = 517415, overlap = 200.531
PHY-3002 : Step(153): len = 517215, overlap = 196.75
PHY-3002 : Step(154): len = 512091, overlap = 203.344
PHY-3002 : Step(155): len = 512209, overlap = 204.969
PHY-3002 : Step(156): len = 507362, overlap = 211.188
PHY-3002 : Step(157): len = 507362, overlap = 211.188
PHY-3002 : Step(158): len = 505621, overlap = 208.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000141445
PHY-3002 : Step(159): len = 512409, overlap = 209.594
PHY-3002 : Step(160): len = 512409, overlap = 209.594
PHY-3002 : Step(161): len = 511708, overlap = 204.531
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000247994
PHY-3002 : Step(162): len = 520449, overlap = 197.594
PHY-3002 : Step(163): len = 526237, overlap = 194.188
PHY-3002 : Step(164): len = 533740, overlap = 183.906
PHY-3002 : Step(165): len = 536652, overlap = 183.375
PHY-3002 : Step(166): len = 541737, overlap = 163.062
PHY-3002 : Step(167): len = 543486, overlap = 157.688
PHY-3002 : Step(168): len = 543133, overlap = 159.469
PHY-3002 : Step(169): len = 541656, overlap = 158.969
PHY-3002 : Step(170): len = 541034, overlap = 154.188
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 68%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 352/19038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 590616, over cnt = 2426(6%), over = 12956, worst = 45
PHY-1001 : End global iterations;  0.792013s wall, 1.406250s user + 0.156250s system = 1.562500s CPU (197.3%)

PHY-1001 : Congestion index: top1 = 93.90, top5 = 69.13, top10 = 58.62, top15 = 52.49.
PHY-3001 : End congestion estimation;  1.035771s wall, 1.640625s user + 0.156250s system = 1.796875s CPU (173.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401299s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.9455e-05
PHY-3002 : Step(171): len = 542869, overlap = 441.25
PHY-3002 : Step(172): len = 545381, overlap = 420.031
PHY-3002 : Step(173): len = 542554, overlap = 357
PHY-3002 : Step(174): len = 542443, overlap = 314.031
PHY-3002 : Step(175): len = 539899, overlap = 312.281
PHY-3002 : Step(176): len = 535405, overlap = 314.156
PHY-3002 : Step(177): len = 530393, overlap = 296.344
PHY-3002 : Step(178): len = 525445, overlap = 301.406
PHY-3002 : Step(179): len = 521580, overlap = 302.25
PHY-3002 : Step(180): len = 517676, overlap = 297
PHY-3002 : Step(181): len = 514866, overlap = 298.219
PHY-3002 : Step(182): len = 512456, overlap = 300.188
PHY-3002 : Step(183): len = 508888, overlap = 306.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.89099e-05
PHY-3002 : Step(184): len = 517820, overlap = 289.469
PHY-3002 : Step(185): len = 521478, overlap = 286.875
PHY-3002 : Step(186): len = 525675, overlap = 262.594
PHY-3002 : Step(187): len = 525585, overlap = 261.562
PHY-3002 : Step(188): len = 526088, overlap = 264.562
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00015782
PHY-3002 : Step(189): len = 534237, overlap = 248.531
PHY-3002 : Step(190): len = 536784, overlap = 248.844
PHY-3002 : Step(191): len = 544576, overlap = 235.969
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000290638
PHY-3002 : Step(192): len = 547579, overlap = 220.281
PHY-3002 : Step(193): len = 553481, overlap = 224.312
PHY-3002 : Step(194): len = 570524, overlap = 197.594
PHY-3002 : Step(195): len = 579950, overlap = 191.375
PHY-3002 : Step(196): len = 579106, overlap = 179.25
PHY-3002 : Step(197): len = 577885, overlap = 174.281
PHY-3002 : Step(198): len = 577504, overlap = 167.875
PHY-3002 : Step(199): len = 576886, overlap = 169.281
PHY-3002 : Step(200): len = 575116, overlap = 164.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000581277
PHY-3002 : Step(201): len = 577610, overlap = 169.031
PHY-3002 : Step(202): len = 580708, overlap = 169.906
PHY-3002 : Step(203): len = 585549, overlap = 164.469
PHY-3002 : Step(204): len = 588632, overlap = 160.312
PHY-3002 : Step(205): len = 590484, overlap = 158.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00103955
PHY-3002 : Step(206): len = 592381, overlap = 156.25
PHY-3002 : Step(207): len = 595810, overlap = 164.094
PHY-3002 : Step(208): len = 601386, overlap = 158.469
PHY-3002 : Step(209): len = 606644, overlap = 158.156
PHY-3002 : Step(210): len = 610353, overlap = 151.969
PHY-3002 : Step(211): len = 614353, overlap = 149.969
PHY-3002 : Step(212): len = 617450, overlap = 140.781
PHY-3002 : Step(213): len = 619832, overlap = 141.625
PHY-3002 : Step(214): len = 620606, overlap = 141.25
PHY-3002 : Step(215): len = 620050, overlap = 141.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0020043
PHY-3002 : Step(216): len = 621810, overlap = 143.312
PHY-3002 : Step(217): len = 624002, overlap = 146.344
PHY-3002 : Step(218): len = 625938, overlap = 145.938
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 66635, tnet num: 19034, tinst num: 12916, tnode num: 79729, tedge num: 121992.
TMR-2508 : Levelizing timing graph completed, there are 291 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.798340s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (99.9%)

RUN-1004 : used memory is 623 MB, reserved memory is 618 MB, peak memory is 655 MB
OPT-1001 : Total overflow 578.66 peak overflow 3.25
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 506/19038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 705360, over cnt = 2912(8%), over = 12435, worst = 26
PHY-1001 : End global iterations;  1.069078s wall, 1.656250s user + 0.062500s system = 1.718750s CPU (160.8%)

PHY-1001 : Congestion index: top1 = 95.37, top5 = 65.40, top10 = 55.96, top15 = 50.61.
PHY-1001 : End incremental global routing;  1.291538s wall, 1.875000s user + 0.078125s system = 1.953125s CPU (151.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 19034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437848s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.011288s wall, 2.593750s user + 0.078125s system = 2.671875s CPU (132.8%)

OPT-1001 : Current memory(MB): used = 639, reserve = 634, peak = 655.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 15684/19038.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 705360, over cnt = 2912(8%), over = 12435, worst = 26
PHY-1002 : len = 757448, over cnt = 2298(6%), over = 7286, worst = 23
PHY-1002 : len = 800176, over cnt = 1307(3%), over = 4067, worst = 23
PHY-1002 : len = 829784, over cnt = 659(1%), over = 1865, worst = 22
PHY-1002 : len = 855200, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End global iterations;  1.630974s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (142.7%)

PHY-1001 : Congestion index: top1 = 65.84, top5 = 55.55, top10 = 50.64, top15 = 47.59.
OPT-1001 : End congestion update;  1.851169s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (138.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 19034 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.322467s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (96.9%)

OPT-0007 : Start: WNS 4470 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.173799s wall, 2.843750s user + 0.031250s system = 2.875000s CPU (132.3%)

OPT-1001 : Current memory(MB): used = 644, reserve = 641, peak = 655.
OPT-1001 : End physical optimization;  6.113837s wall, 7.343750s user + 0.125000s system = 7.468750s CPU (122.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5117 LUT to BLE ...
SYN-4008 : Packed 5117 LUT and 2453 SEQ to BLE.
SYN-4003 : Packing 1640 remaining SEQ's ...
SYN-4005 : Packed 977 SEQ with LUT/SLICE
SYN-4006 : 1975 single LUT's are left
SYN-4006 : 663 single SEQ's are left
SYN-4011 : Packing model "test_camera" (AL_USER_NORMAL) with 5780/11190 primitive instances ...
PHY-3001 : End packing;  0.727133s wall, 0.734375s user + 0.000000s system = 0.734375s CPU (101.0%)

PHY-1001 : Populate physical database on model test_camera.
RUN-1001 : There are total 6867 instances
RUN-1001 : 3334 mslices, 3334 lslices, 145 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16724 nets
RUN-6004 WARNING: There are 7 nets with only 1 pin.
RUN-1001 : 11091 nets have 2 pins
RUN-1001 : 4152 nets have [3 - 5] pins
RUN-1001 : 1168 nets have [6 - 10] pins
RUN-1001 : 148 nets have [11 - 20] pins
RUN-1001 : 146 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : design contains 6863 instances, 6668 slices, 519 macros(3510 instances: 2291 mslices 1219 lslices)
PHY-3001 : Huge net cam_rst_dup_27 with 1885 pins
PHY-3001 : Cell area utilization is 73%
PHY-3001 : After packing: Len = 619285, Over = 284.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 73%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 10257/16724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 795728, over cnt = 1346(3%), over = 2160, worst = 9
PHY-1002 : len = 799296, over cnt = 925(2%), over = 1296, worst = 9
PHY-1002 : len = 808168, over cnt = 227(0%), over = 301, worst = 9
PHY-1002 : len = 811192, over cnt = 81(0%), over = 102, worst = 4
PHY-1002 : len = 813040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.233219s wall, 1.703125s user + 0.140625s system = 1.843750s CPU (149.5%)

PHY-1001 : Congestion index: top1 = 63.62, top5 = 53.60, top10 = 48.65, top15 = 45.45.
PHY-3001 : End congestion estimation;  1.509703s wall, 2.000000s user + 0.140625s system = 2.140625s CPU (141.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 59229, tnet num: 16720, tinst num: 6863, tnode num: 68870, tedge num: 113861.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.966582s wall, 1.921875s user + 0.046875s system = 1.968750s CPU (100.1%)

RUN-1004 : used memory is 653 MB, reserved memory is 649 MB, peak memory is 655 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  2.382909s wall, 2.328125s user + 0.046875s system = 2.375000s CPU (99.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.24321e-05
PHY-3002 : Step(219): len = 567488, overlap = 285.5
PHY-3002 : Step(220): len = 559316, overlap = 304.75
PHY-3002 : Step(221): len = 545624, overlap = 316.5
PHY-3002 : Step(222): len = 542339, overlap = 318.5
PHY-3002 : Step(223): len = 539260, overlap = 329.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.48643e-05
PHY-3002 : Step(224): len = 544828, overlap = 313.75
PHY-3002 : Step(225): len = 549216, overlap = 301.25
PHY-3002 : Step(226): len = 553155, overlap = 296.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.97285e-05
PHY-3002 : Step(227): len = 563397, overlap = 264.75
PHY-3002 : Step(228): len = 569724, overlap = 255.75
PHY-3002 : Step(229): len = 580187, overlap = 242.75
PHY-3002 : Step(230): len = 575977, overlap = 243
PHY-3002 : Step(231): len = 575460, overlap = 243.25
PHY-3002 : Step(232): len = 570022, overlap = 245.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000155146
PHY-3002 : Step(233): len = 582699, overlap = 237.25
PHY-3002 : Step(234): len = 589508, overlap = 228.25
PHY-3002 : Step(235): len = 593814, overlap = 224.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000310292
PHY-3002 : Step(236): len = 599519, overlap = 210.75
PHY-3002 : Step(237): len = 607381, overlap = 204.25
PHY-3002 : Step(238): len = 615384, overlap = 196
PHY-3002 : Step(239): len = 618975, overlap = 185.25
PHY-3002 : Step(240): len = 619446, overlap = 182.75
PHY-3002 : Step(241): len = 618828, overlap = 176.5
PHY-3002 : Step(242): len = 616765, overlap = 179.25
PHY-3002 : Step(243): len = 616785, overlap = 176.5
PHY-3002 : Step(244): len = 618008, overlap = 173.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000619749
PHY-3002 : Step(245): len = 623869, overlap = 175.5
PHY-3002 : Step(246): len = 626890, overlap = 173
PHY-3002 : Step(247): len = 627938, overlap = 172
PHY-3002 : Step(248): len = 628542, overlap = 171
PHY-3002 : Step(249): len = 629646, overlap = 167.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.692405s wall, 0.328125s user + 1.250000s system = 1.578125s CPU (227.9%)

PHY-3001 : Trial Legalized: Len = 697199
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 71%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 491/16724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 803400, over cnt = 2165(6%), over = 4198, worst = 11
PHY-1002 : len = 820456, over cnt = 1384(3%), over = 2243, worst = 11
PHY-1002 : len = 835064, over cnt = 686(1%), over = 976, worst = 8
PHY-1002 : len = 843664, over cnt = 308(0%), over = 462, worst = 8
PHY-1002 : len = 850072, over cnt = 14(0%), over = 18, worst = 3
PHY-1001 : End global iterations;  2.362276s wall, 3.453125s user + 0.109375s system = 3.562500s CPU (150.8%)

PHY-1001 : Congestion index: top1 = 61.40, top5 = 52.54, top10 = 48.22, top15 = 45.43.
PHY-3001 : End congestion estimation;  2.670518s wall, 3.765625s user + 0.109375s system = 3.875000s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.405220s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.73948e-05
PHY-3002 : Step(250): len = 658187, overlap = 43.25
PHY-3002 : Step(251): len = 640555, overlap = 93.75
PHY-3002 : Step(252): len = 635929, overlap = 100.25
PHY-3002 : Step(253): len = 635037, overlap = 100.25
PHY-3002 : Step(254): len = 634482, overlap = 110.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013479
PHY-3002 : Step(255): len = 637608, overlap = 108
PHY-3002 : Step(256): len = 638832, overlap = 105.75
PHY-3002 : Step(257): len = 642484, overlap = 103.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013034s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (119.9%)

PHY-3001 : Legalized: Len = 659949, Over = 0
PHY-3001 : Spreading special nets. 87 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.051775s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (120.7%)

PHY-3001 : 119 instances has been re-located, deltaX = 50, deltaY = 76, maxDist = 4.
PHY-3001 : Final: Len = 662057, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 59229, tnet num: 16720, tinst num: 6863, tnode num: 68870, tedge num: 113861.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  2.067920s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (100.5%)

RUN-1004 : used memory is 655 MB, reserved memory is 660 MB, peak memory is 673 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7788/16724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 799640, over cnt = 1848(5%), over = 2782, worst = 8
PHY-1002 : len = 805904, over cnt = 1215(3%), over = 1668, worst = 6
PHY-1002 : len = 820976, over cnt = 376(1%), over = 468, worst = 6
PHY-1002 : len = 826160, over cnt = 95(0%), over = 108, worst = 4
PHY-1002 : len = 828504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.682545s wall, 2.531250s user + 0.093750s system = 2.625000s CPU (156.0%)

PHY-1001 : Congestion index: top1 = 61.29, top5 = 53.15, top10 = 48.43, top15 = 45.46.
PHY-1001 : End incremental global routing;  1.976320s wall, 2.828125s user + 0.093750s system = 2.921875s CPU (147.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.422097s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.9%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.690582s wall, 3.531250s user + 0.093750s system = 3.625000s CPU (134.7%)

OPT-1001 : Current memory(MB): used = 664, reserve = 664, peak = 673.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14633/16724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 828504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105993s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (88.4%)

PHY-1001 : Congestion index: top1 = 61.29, top5 = 53.15, top10 = 48.43, top15 = 45.46.
OPT-1001 : End congestion update;  0.357823s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (100.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.301139s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (103.8%)

OPT-0007 : Start: WNS 4345 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.659114s wall, 0.671875s user + 0.000000s system = 0.671875s CPU (101.9%)

OPT-1001 : Current memory(MB): used = 666, reserve = 665, peak = 673.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.299517s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14633/16724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 828504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.105606s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (103.6%)

PHY-1001 : Congestion index: top1 = 61.29, top5 = 53.15, top10 = 48.43, top15 = 45.46.
PHY-1001 : End incremental global routing;  0.364607s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.399442s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.7%)

RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14633/16724.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 828504, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.107588s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 61.29, top5 = 53.15, top10 = 48.43, top15 = 45.46.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.299212s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (99.2%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 4345 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 60.862069
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.267189s wall, 8.125000s user + 0.093750s system = 8.218750s CPU (113.1%)

RUN-1003 : finish command "place" in  38.071523s wall, 73.859375s user + 12.078125s system = 85.937500s CPU (225.7%)

RUN-1004 : used memory is 608 MB, reserved memory is 603 MB, peak memory is 673 MB
RUN-1002 : start command "export_db ov2640_sdram_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_place.db" in  2.229217s wall, 3.750000s user + 0.031250s system = 3.781250s CPU (169.6%)

RUN-1004 : used memory is 622 MB, reserved memory is 622 MB, peak memory is 680 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file C:/Anlogic/TD5.6.59063/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 6867 instances
RUN-1001 : 3334 mslices, 3334 lslices, 145 pads, 14 brams, 29 dsps
RUN-1001 : There are total 16724 nets
RUN-6004 WARNING: There are 7 nets with only 1 pin.
RUN-1001 : 11091 nets have 2 pins
RUN-1001 : 4152 nets have [3 - 5] pins
RUN-1001 : 1168 nets have [6 - 10] pins
RUN-1001 : 148 nets have [11 - 20] pins
RUN-1001 : 146 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model test_camera.
TMR-2506 : Build timing graph completely. Port num: 22, tpin num: 59229, tnet num: 16720, tinst num: 6863, tnode num: 68870, tedge num: 113861.
TMR-2508 : Levelizing timing graph completed, there are 289 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.994780s wall, 1.984375s user + 0.015625s system = 2.000000s CPU (100.3%)

RUN-1004 : used memory is 641 MB, reserved memory is 639 MB, peak memory is 680 MB
PHY-1001 : 3334 mslices, 3334 lslices, 145 pads, 14 brams, 29 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 16720 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 2 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 758816, over cnt = 2286(6%), over = 4296, worst = 11
PHY-1002 : len = 776168, over cnt = 1525(4%), over = 2438, worst = 11
PHY-1002 : len = 794456, over cnt = 641(1%), over = 898, worst = 8
PHY-1002 : len = 807696, over cnt = 25(0%), over = 25, worst = 1
PHY-1002 : len = 809184, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.281906s wall, 3.390625s user + 0.078125s system = 3.468750s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 59.72, top5 = 51.66, top10 = 47.46, top15 = 44.65.
PHY-1001 : End global routing;  2.571320s wall, 3.671875s user + 0.093750s system = 3.765625s CPU (146.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 677, reserve = 673, peak = 680.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net clk_24m_dup_1 will be routed on clock mesh
PHY-1001 : net vga_clk_dup_1 will be routed on clock mesh
PHY-1001 : clock net Sdram_Control_4Port/CTRL_CLK will be merged with clock u_pll/clk0_buf
PHY-1001 : net Sdram_Control_4Port/SDRAM_CLK will be routed on clock mesh
PHY-1001 : net u_seg_4/clk_24m will be routed on clock mesh
PHY-1001 : clock net u_image_select/mode[3]_syn_29 will be merged with clock u_image_select/mode[3]_syn_26
PHY-1001 : clock net u_camera_init/divider2[8]_syn_4 will be merged with clock u_camera_init/divider2[8]
PHY-1001 : clock net u_camera_init/divider2[7]_syn_2 will be merged with clock u_camera_init/divider2[7]
PHY-1001 : net u_camera_init/u_i2c_write/clk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_vsync is skipped due to 0 input or output
PHY-1001 : clock net u_image_process/wrreq_syn_2 will be merged with clock u_image_process/wrreq
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[31] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/n_11[30] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/u_Hu_Invariant_moment/ok_flag_n20 is skipped due to 0 input or output
PHY-1001 : net u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk will be routed on clock mesh
PHY-5010 WARNING: Net u_image_process/out_img_imy[1] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/out_img_imy[0] is skipped due to 0 input or output
PHY-5010 WARNING: Net u_image_process/post3_frame_href is skipped due to 0 input or output
PHY-5010 Similar messages will be suppressed.
PHY-1001 : Current memory(MB): used = 943, reserve = 942, peak = 943.
PHY-1001 : End build detailed router design. 4.182421s wall, 4.125000s user + 0.046875s system = 4.171875s CPU (99.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 138448, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 4.517846s wall, 4.484375s user + 0.031250s system = 4.515625s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 975, reserve = 976, peak = 975.
PHY-1001 : End phase 1; 4.524113s wall, 4.500000s user + 0.031250s system = 4.531250s CPU (100.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 20% nets.
PHY-1001 : Routed 23% nets.
PHY-1001 : Routed 27% nets.
PHY-1001 : Routed 30% nets.
PHY-1001 : Routed 37% nets.
PHY-1001 : Patch 7448 net; 16.153941s wall, 16.140625s user + 0.000000s system = 16.140625s CPU (99.9%)

PHY-1022 : len = 1.59262e+06, over cnt = 1194(0%), over = 1196, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 986, reserve = 986, peak = 986.
PHY-1001 : End initial routed; 35.425957s wall, 48.390625s user + 0.062500s system = 48.453125s CPU (136.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/13642(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.729607s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (100.2%)

PHY-1001 : Current memory(MB): used = 1003, reserve = 1003, peak = 1003.
PHY-1001 : End phase 2; 38.155632s wall, 51.125000s user + 0.062500s system = 51.187500s CPU (134.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 1.59262e+06, over cnt = 1194(0%), over = 1196, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.053748s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (116.3%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.58535e+06, over cnt = 447(0%), over = 447, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 1.062103s wall, 1.921875s user + 0.015625s system = 1.937500s CPU (182.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.58624e+06, over cnt = 80(0%), over = 80, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.768425s wall, 0.890625s user + 0.000000s system = 0.890625s CPU (115.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.58734e+06, over cnt = 5(0%), over = 5, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.289915s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (118.6%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.5875e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.124609s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (100.3%)

PHY-1001 : Update timing.....
PHY-1001 : 0/13642(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |     3.830     |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.735458s wall, 2.734375s user + 0.000000s system = 2.734375s CPU (100.0%)

PHY-1001 : Commit to database.....
PHY-1001 : 279 feed throughs used by 187 nets
PHY-1001 : End commit to database; 1.719552s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.0%)

PHY-1001 : Current memory(MB): used = 1067, reserve = 1070, peak = 1067.
PHY-1001 : End phase 3; 7.000221s wall, 8.031250s user + 0.015625s system = 8.046875s CPU (115.0%)

PHY-1003 : Routed, final wirelength = 1.5875e+06
PHY-1001 : Current memory(MB): used = 1070, reserve = 1073, peak = 1070.
PHY-1001 : End export database. 0.042694s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (109.8%)

PHY-1001 : End detail routing;  54.273262s wall, 68.171875s user + 0.156250s system = 68.328125s CPU (125.9%)

RUN-1003 : finish command "route" in  59.391246s wall, 74.375000s user + 0.265625s system = 74.640625s CPU (125.7%)

RUN-1004 : used memory is 1003 MB, reserved memory is 1008 MB, peak memory is 1070 MB
RUN-1002 : start command "report_area -io_info -file ov2640_sdram_phy.area"
RUN-1001 : standard
***Report Model: test_camera Device: EG4S20BG256***

IO Statistics
#IO                        90
  #input                   29
  #output                  60
  #inout                    1

Utilization Statistics
#lut                    12346   out of  19600   62.99%
#reg                     4289   out of  19600   21.88%
#le                     13004
  #lut only              8715   out of  13004   67.02%
  #reg only               658   out of  13004    5.06%
  #lut&reg               3631   out of  13004   27.92%
#dsp                       29   out of     29  100.00%
#bram                      12   out of     64   18.75%
  #bram9k                   0
  #fifo9k                  12
#bram32k                    2   out of     16   12.50%
#pad                       90   out of    188   47.87%
  #ireg                     0
  #oreg                     0
  #treg                     0
#pll                        1   out of      4   25.00%
#gclk                      11   out of     16   68.75%

Clock Resource Statistics
Index     ClockNet                                                   Type               DriverType         Driver                                                     Fanout
#1        u_image_process/u_Median_Gray_3/u_three_martix/csi_pclk    GCLK               io                 cam_pclk_syn_9.di                                          2142
#2        u_pll/clk0_buf                                             GCLK               pll                u_pll/pll_inst.clkc0                                       180
#3        clk_24m_dup_1                                              GCLK               io                 clk_24m_syn_2.di                                           55
#4        vga_clk_dup_1                                              GCLK               pll                u_pll/pll_inst.clkc2                                       46
#5        u_camera_init/divider2[8]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q1                               25
#6        u_camera_init/u_i2c_write/clk                              GCLK               pll                u_pll/pll_inst.clkc4                                       22
#7        u_seg_4/clk_24m                                            GCLK               pll                u_pll/pll_inst.clkc3                                       18
#8        u_camera_init/divider2[7]                                  GCLK               mslice             u_camera_init/reg3_syn_60.q0                               17
#9        u_image_select/mode[3]_syn_26                              GCLK               lslice             u_image_process/u_Gesture_recognition/mult5_syn_1100.f0    13
#10       u_image_process/wrreq                                      GCLK               lslice             Sdram_Control_4Port/reg10_syn_46.f0                        11
#11       Sdram_Control_4Port/SDRAM_CLK                              GCLK               pll                u_pll/pll_inst.clkc1                                       0


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
   Switch[5]       INPUT         P6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[4]       INPUT         M6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[3]       INPUT         T6        LVCMOS25          N/A          PULLUP      NONE    
   Switch[2]       INPUT         T5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[1]       INPUT         R5        LVCMOS25          N/A          PULLUP      NONE    
   Switch[0]       INPUT         T4        LVCMOS25          N/A          PULLUP      NONE    
  cam_data[7]      INPUT        H13        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[6]      INPUT        G16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[5]      INPUT        H16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[4]      INPUT        G14        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[3]      INPUT        K15        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[2]      INPUT        K16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[1]      INPUT        J16        LVCMOS33          N/A          PULLUP      NONE    
  cam_data[0]      INPUT        H15        LVCMOS33          N/A          PULLUP      NONE    
   cam_href        INPUT        F15        LVCMOS33          N/A          PULLUP      NONE    
   cam_pclk        INPUT        K12        LVCMOS33          N/A          PULLUP      NONE    
   cam_vsync       INPUT        E15        LVCMOS33          N/A          PULLUP      NONE    
    clk_24m        INPUT        K14        LVCMOS33          N/A          PULLUP      NONE    
     rst_n         INPUT        G11        LVCMOS33          N/A          PULLUP      NONE    
    Led[15]       OUTPUT        T13        LVCMOS25           8            NONE       NONE    
    Led[14]       OUTPUT        T12        LVCMOS25           8            NONE       NONE    
    Led[13]       OUTPUT        R12        LVCMOS25           8            NONE       NONE    
    Led[12]       OUTPUT         M7        LVCMOS25           8            NONE       NONE    
    Led[11]       OUTPUT         T9        LVCMOS25           8            NONE       NONE    
    Led[10]       OUTPUT         T8        LVCMOS25           8            NONE       NONE    
    Led[9]        OUTPUT         T7        LVCMOS25           8            NONE       NONE    
    Led[8]        OUTPUT         R7        LVCMOS25           8            NONE       NONE    
    Led[7]        OUTPUT         P5        LVCMOS25           8            NONE       NONE    
    Led[6]        OUTPUT         N5        LVCMOS25           8            NONE       NONE    
    Led[5]        OUTPUT         P4        LVCMOS25           8            NONE       NONE    
    Led[4]        OUTPUT         M5        LVCMOS25           8            NONE       NONE    
    Led[3]        OUTPUT         N4        LVCMOS25           8            NONE       NONE    
    Led[2]        OUTPUT         N3        LVCMOS25           8            NONE       NONE    
    Led[1]        OUTPUT         M4        LVCMOS25           8            NONE       NONE    
    Led[0]        OUTPUT         M3        LVCMOS25           8            NONE       NONE    
   cam_pwdn       OUTPUT        F14        LVCMOS33           8            NONE       NONE    
    cam_rst       OUTPUT        F13        LVCMOS33           8            NONE       NONE    
   cam_soic       OUTPUT        D16        LVCMOS33           8           PULLUP      NONE    
   cam_xclk       OUTPUT        J12        LVCMOS33           8            NONE       NONE    
   sm_bit[3]      OUTPUT         F3        LVCMOS25           8            NONE       NONE    
   sm_bit[2]      OUTPUT         C2        LVCMOS25           8            NONE       NONE    
   sm_bit[1]      OUTPUT         C3        LVCMOS25           8            NONE       NONE    
   sm_bit[0]      OUTPUT         B1        LVCMOS25           8            NONE       NONE    
   sm_seg[7]      OUTPUT         A2        LVCMOS25           8            NONE       NONE    
   sm_seg[6]      OUTPUT         B2        LVCMOS25           8            NONE       NONE    
   sm_seg[5]      OUTPUT         D3        LVCMOS25           8            NONE       NONE    
   sm_seg[4]      OUTPUT         F5        LVCMOS25           8            NONE       NONE    
   sm_seg[3]      OUTPUT         E4        LVCMOS25           8            NONE       NONE    
   sm_seg[2]      OUTPUT         F4        LVCMOS25           8            NONE       NONE    
   sm_seg[1]      OUTPUT         B3        LVCMOS25           8            NONE       NONE    
   sm_seg[0]      OUTPUT         E3        LVCMOS25           8            NONE       NONE    
      tx          OUTPUT         A7        LVCMOS25           8            NONE       NONE    
   vga_b[7]       OUTPUT         C1        LVCMOS25           8            NONE       NONE    
   vga_b[6]       OUTPUT         D1        LVCMOS25           8            NONE       NONE    
   vga_b[5]       OUTPUT         E2        LVCMOS25           8            NONE       NONE    
   vga_b[4]       OUTPUT         G3        LVCMOS25           8            NONE       NONE    
   vga_b[3]       OUTPUT         E1        LVCMOS25           8            NONE       NONE    
   vga_b[2]       OUTPUT         F2        LVCMOS25           8            NONE       NONE    
   vga_b[1]       OUTPUT         F1        LVCMOS25           8            NONE       NONE    
   vga_b[0]       OUTPUT         G1        LVCMOS25           8            NONE       NONE    
    vga_clk       OUTPUT         H2        LVCMOS25           8            NONE       NONE    
   vga_g[7]       OUTPUT         H5        LVCMOS25           8            NONE       NONE    
   vga_g[6]       OUTPUT         H1        LVCMOS25           8            NONE       NONE    
   vga_g[5]       OUTPUT         J6        LVCMOS25           8            NONE       NONE    
   vga_g[4]       OUTPUT         H3        LVCMOS25           8            NONE       NONE    
   vga_g[3]       OUTPUT         J1        LVCMOS25           8            NONE       NONE    
   vga_g[2]       OUTPUT         K1        LVCMOS25           8            NONE       NONE    
   vga_g[1]       OUTPUT         K2        LVCMOS25           8            NONE       NONE    
   vga_g[0]       OUTPUT         L1        LVCMOS25           8            NONE       NONE    
   vga_hsync      OUTPUT         J3        LVCMOS25           8            NONE       NONE    
   vga_r[7]       OUTPUT         K6        LVCMOS25           8            NONE       NONE    
   vga_r[6]       OUTPUT         K3        LVCMOS25           8            NONE       NONE    
   vga_r[5]       OUTPUT         K5        LVCMOS25           8            NONE       NONE    
   vga_r[4]       OUTPUT         L4        LVCMOS25           8            NONE       NONE    
   vga_r[3]       OUTPUT         M1        LVCMOS25           8            NONE       NONE    
   vga_r[2]       OUTPUT         M2        LVCMOS25           8            NONE       NONE    
   vga_r[1]       OUTPUT         L3        LVCMOS25           8            NONE       NONE    
   vga_r[0]       OUTPUT         L5        LVCMOS25           8            NONE       NONE    
   vga_vsync      OUTPUT         J4        LVCMOS25           8            NONE       NONE    
   cam_soid        INOUT        D14        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+---------------------------------------------------------------------------------------------------------------------------------------+
|Instance                              |Module                                     |le     |lut     |ripple  |seq     |bram    |dsp     |
+---------------------------------------------------------------------------------------------------------------------------------------+
|top                                   |test_camera                                |13004  |8835    |3511    |4289    |14      |29      |
|  Sdram_Control_4Port                 |Sdram_Control_4Port                        |917    |608     |253     |424     |2       |0       |
|    command1                          |command                                    |56     |56      |0       |44      |0       |0       |
|    control1                          |control_interface                          |110    |81      |28      |56      |0       |0       |
|    data_path1                        |sdr_data_path                              |10     |10      |0       |1       |0       |0       |
|    read_fifo1                        |Sdram_RD_FIFO                              |140    |81      |30      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |140    |81      |30      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |33     |18      |0       |33      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |44     |30      |0       |44      |0       |0       |
|    sdram1                            |sdram                                      |0      |0       |0       |0       |0       |0       |
|    write_fifo1                       |Sdram_WR_FIFO                              |138    |89      |30      |103     |1       |0       |
|      dcfifo_component                |softfifo                                   |138    |89      |30      |103     |1       |0       |
|        ram_inst                      |ram_infer_softfifo                         |0      |0       |0       |0       |1       |0       |
|        rd_to_wr_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |37     |22      |0       |37      |0       |0       |
|        wr_to_rd_cross_inst           |fifo_cross_domain_addr_process_al_softfifo |36     |33      |0       |36      |0       |0       |
|  u_Mode_Switch                       |Mode_Switch                                |10     |10      |0       |8       |0       |0       |
|  u_Uart_Send                         |Uart_Send                                  |116    |102     |14      |79      |0       |0       |
|  u_cam_vga_out                       |Driver                                     |176    |100     |76      |30      |0       |0       |
|  u_camera_init                       |camera_init                                |557    |542     |15      |88      |0       |0       |
|    u_i2c_write                       |i2c_module                                 |165    |165     |0       |42      |0       |0       |
|  u_camera_reader                     |camera_reader                              |92     |65      |17      |55      |0       |0       |
|  u_image_process                     |image_process                              |10747  |7111    |3049    |3495    |12      |29      |
|    u_Dilation_Detector               |Dilation_Detector                          |178    |110     |45      |83      |2       |0       |
|      u_three_martix_4                |three_martix                               |166    |104     |45      |71      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |2      |2       |0       |1       |1       |0       |
|    u_Erosion_Detector                |Erosion_Detector                           |170    |113     |45      |75      |2       |0       |
|      u_three_martix_3                |three_martix                               |160    |106     |45      |66      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |4      |4       |0       |2       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Gesture_detch                   |Gesture_detch                              |1060   |740     |316     |229     |0       |1       |
|    u_Gesture_recognition             |Gesture_recognition                        |2209   |1399    |656     |649     |0       |17      |
|    u_Hu_Invariant_moment             |Hu_Invariant_moment                        |4359   |3002    |1192    |1261    |0       |11      |
|      u_Divider_1                     |Divider                                    |163    |98      |32      |94      |0       |0       |
|      u_Divider_2                     |Divider                                    |110    |76      |32      |41      |0       |0       |
|      u_Divider_3                     |Diver_64                                   |448    |251     |86      |256     |0       |0       |
|      u_Divider_4                     |Diver_64                                   |302    |208     |86      |109     |0       |0       |
|      u_Divider_5                     |Diver_64                                   |305    |219     |86      |112     |0       |0       |
|    u_Median_Gray                     |Median_Gray                                |161    |108     |45      |63      |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |8      |3       |0       |8       |0       |0       |
|      u_three_martix                  |three_martix                               |153    |105     |45      |55      |2       |0       |
|        u_fifo_1                      |fifo_1                                     |2      |2       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_2                   |Median_Gray                                |710    |432     |235     |250     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |497    |307     |190     |132     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |84     |54      |30      |28      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |90     |60      |30      |33      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |84     |54      |30      |33      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |51     |31      |20      |9       |0       |0       |
|        u_Sort3_5                     |Sort3                                      |68     |38      |30      |9       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |12      |0       |0       |
|        u_Sort3_7                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|      u_three_martix                  |three_martix                               |213    |125     |45      |118     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Median_Gray_3                   |Median_Gray                                |710    |449     |235     |244     |2       |0       |
|      u_Median_Filter_3X3_8Bit_median |Median_Filter_3X3                          |507    |317     |190     |134     |0       |0       |
|        u_Sort3_1                     |Sort3                                      |90     |60      |30      |31      |0       |0       |
|        u_Sort3_2                     |Sort3                                      |88     |58      |30      |34      |0       |0       |
|        u_Sort3_3                     |Sort3                                      |90     |60      |30      |30      |0       |0       |
|        u_Sort3_4                     |Sort3                                      |50     |30      |20      |17      |0       |0       |
|        u_Sort3_5                     |Sort3                                      |70     |40      |30      |8       |0       |0       |
|        u_Sort3_6                     |Sort3                                      |50     |30      |20      |8       |0       |0       |
|        u_Sort3_7                     |Sort3                                      |69     |39      |30      |6       |0       |0       |
|      u_three_martix                  |three_martix                               |203    |132     |45      |110     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |0      |0       |0       |0       |1       |0       |
|    u_Perimeter_aera                  |Perimeter_aera                             |413    |293     |87      |203     |0       |0       |
|      u_Divider_1                     |Divider                                    |189    |124     |32      |108     |0       |0       |
|    u_RGBYCbCr                        |RGBYCbCr                                   |174    |95      |53      |135     |0       |0       |
|    u_Sobel_Process                   |Sobel_Process                              |425    |238     |120     |176     |2       |0       |
|      u_Caculate_Sobel                |Caculate_Sobel                             |201    |126     |75      |48      |0       |0       |
|      u_three_martix_2                |three_martix                               |224    |112     |45      |128     |2       |0       |
|        u_fifo_1                      |fifo_1                                     |0      |0       |0       |0       |1       |0       |
|        u_fifo_2                      |fifo_2                                     |4      |4       |0       |1       |1       |0       |
|  u_image_select                      |image_select                               |158    |116     |42      |55      |0       |0       |
|  u_pll                               |ip_pll                                     |0      |0       |0       |0       |0       |0       |
|  u_seg_4                             |seg_4                                      |23     |13      |5       |14      |0       |0       |
|  u_vga_display                       |vga_display                                |166    |142     |24      |35      |0       |0       |
+---------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       11010  
    #2          2       2390   
    #3          3       1114   
    #4          4        600   
    #5        5-10      1178   
    #6        11-50      258   
    #7       51-100      14    
    #8       101-500      4    
    #9        >500        3    
  Average     2.40             

RUN-1002 : start command "export_db ov2640_sdram_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db ov2640_sdram_pr.db" in  2.538193s wall, 4.187500s user + 0.031250s system = 4.218750s CPU (166.2%)

RUN-1004 : used memory is 1004 MB, reserved memory is 1009 MB, peak memory is 1070 MB
RUN-1002 : start command "export_bid ov2640_sdram_inst.bid"
RUN-1002 : start command "bitgen -bit ov2640_sdram.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 6863
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 16724, pip num: 130614
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 279
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3214 valid insts, and 407438 bits set as '1'.
BIT-1004 : the usercode register value: 00000000000100110000000000000000
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file ov2640_sdram.bit.
RUN-1003 : finish command "bitgen -bit ov2640_sdram.bit" in  9.671000s wall, 123.921875s user + 1.296875s system = 125.218750s CPU (1294.8%)

RUN-1004 : used memory is 1011 MB, reserved memory is 1025 MB, peak memory is 1195 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20221105_182613.log"
