# Phase-Locked-Loop-design
design, simulation, and implementation of a Phase Lock Loop for an input frequency of 9.09 kHz
