################################################################################

# This XDC is used only for OOC mode of synthesis, implementation
# This constraints file contains default clock frequencies to be used during
# out-of-context flows such as OOC Synthesis and Hierarchical Designs.
# This constraints file is not used in normal top-down synthesis (default flow
# of Vivado)
################################################################################
create_clock -name BRAM_PORTA_clk -period 10 [get_ports BRAM_PORTA_clk]
create_clock -name BRAM_PORTA_1_clk -period 10 [get_ports BRAM_PORTA_1_clk]
create_clock -name BRAM_PORTA_2_clk -period 10 [get_ports BRAM_PORTA_2_clk]
create_clock -name BRAM_PORTA_3_clk -period 10 [get_ports BRAM_PORTA_3_clk]
create_clock -name BRAM_PORTA_4_clk -period 10 [get_ports BRAM_PORTA_4_clk]
create_clock -name BRAM_PORTA_5_clk -period 10 [get_ports BRAM_PORTA_5_clk]
create_clock -name BRAM_PORTA_6_clk -period 10 [get_ports BRAM_PORTA_6_clk]
create_clock -name BRAM_PORTA_7_clk -period 10 [get_ports BRAM_PORTA_7_clk]
create_clock -name BRAM_PORTA_8_clk -period 10 [get_ports BRAM_PORTA_8_clk]
create_clock -name BRAM_PORTA_9_clk -period 10 [get_ports BRAM_PORTA_9_clk]
create_clock -name BRAM_PORTA_10_clk -period 10 [get_ports BRAM_PORTA_10_clk]
create_clock -name BRAM_PORTA_11_clk -period 10 [get_ports BRAM_PORTA_11_clk]
create_clock -name BRAM_PORTA_12_clk -period 10 [get_ports BRAM_PORTA_12_clk]
create_clock -name BRAM_PORTA_13_clk -period 10 [get_ports BRAM_PORTA_13_clk]
create_clock -name BRAM_PORTA_14_clk -period 10 [get_ports BRAM_PORTA_14_clk]
create_clock -name BRAM_PORTA_15_clk -period 10 [get_ports BRAM_PORTA_15_clk]
create_clock -name BRAM_PORTA_16_clk -period 10 [get_ports BRAM_PORTA_16_clk]
create_clock -name BRAM_PORTA_17_clk -period 10 [get_ports BRAM_PORTA_17_clk]
create_clock -name BRAM_PORTA_18_clk -period 10 [get_ports BRAM_PORTA_18_clk]
create_clock -name BRAM_PORTA_19_clk -period 10 [get_ports BRAM_PORTA_19_clk]
create_clock -name BRAM_PORTA_20_clk -period 10 [get_ports BRAM_PORTA_20_clk]
create_clock -name BRAM_PORTA_21_clk -period 10 [get_ports BRAM_PORTA_21_clk]
create_clock -name BRAM_PORTA_22_clk -period 10 [get_ports BRAM_PORTA_22_clk]
create_clock -name BRAM_PORTA_23_clk -period 10 [get_ports BRAM_PORTA_23_clk]
create_clock -name BRAM_PORTA_24_clk -period 10 [get_ports BRAM_PORTA_24_clk]
create_clock -name BRAM_PORTA_25_clk -period 10 [get_ports BRAM_PORTA_25_clk]
create_clock -name BRAM_PORTA_26_clk -period 10 [get_ports BRAM_PORTA_26_clk]
create_clock -name BRAM_PORTA_27_clk -period 10 [get_ports BRAM_PORTA_27_clk]
create_clock -name BRAM_PORTA_28_clk -period 10 [get_ports BRAM_PORTA_28_clk]
create_clock -name BRAM_PORTA_29_clk -period 10 [get_ports BRAM_PORTA_29_clk]
create_clock -name BRAM_PORTA_30_clk -period 10 [get_ports BRAM_PORTA_30_clk]
create_clock -name BRAM_PORTA_31_clk -period 10 [get_ports BRAM_PORTA_31_clk]
create_clock -name BRAM_PORTA_32_clk -period 10 [get_ports BRAM_PORTA_32_clk]
create_clock -name BRAM_PORTA_33_clk -period 10 [get_ports BRAM_PORTA_33_clk]
create_clock -name BRAM_PORTA_34_clk -period 10 [get_ports BRAM_PORTA_34_clk]
create_clock -name BRAM_PORTA_35_clk -period 10 [get_ports BRAM_PORTA_35_clk]
create_clock -name BRAM_PORTA_36_clk -period 10 [get_ports BRAM_PORTA_36_clk]
create_clock -name BRAM_PORTA_37_clk -period 10 [get_ports BRAM_PORTA_37_clk]
create_clock -name BRAM_PORTA_38_clk -period 10 [get_ports BRAM_PORTA_38_clk]
create_clock -name BRAM_PORTA_39_clk -period 10 [get_ports BRAM_PORTA_39_clk]
create_clock -name BRAM_PORTA_40_clk -period 10 [get_ports BRAM_PORTA_40_clk]
create_clock -name BRAM_PORTA_41_clk -period 10 [get_ports BRAM_PORTA_41_clk]
create_clock -name BRAM_PORTA_42_clk -period 10 [get_ports BRAM_PORTA_42_clk]
create_clock -name BRAM_PORTA_43_clk -period 10 [get_ports BRAM_PORTA_43_clk]
create_clock -name BRAM_PORTA_44_clk -period 10 [get_ports BRAM_PORTA_44_clk]
create_clock -name BRAM_PORTA_45_clk -period 10 [get_ports BRAM_PORTA_45_clk]
create_clock -name BRAM_PORTA_46_clk -period 10 [get_ports BRAM_PORTA_46_clk]
create_clock -name BRAM_PORTA_47_clk -period 10 [get_ports BRAM_PORTA_47_clk]
create_clock -name BRAM_PORTA_48_clk -period 10 [get_ports BRAM_PORTA_48_clk]
create_clock -name BRAM_PORTA_49_clk -period 10 [get_ports BRAM_PORTA_49_clk]
create_clock -name BRAM_PORTA_50_clk -period 10 [get_ports BRAM_PORTA_50_clk]
create_clock -name BRAM_PORTA_51_clk -period 10 [get_ports BRAM_PORTA_51_clk]
create_clock -name BRAM_PORTA_52_clk -period 10 [get_ports BRAM_PORTA_52_clk]
create_clock -name BRAM_PORTA_53_clk -period 10 [get_ports BRAM_PORTA_53_clk]
create_clock -name BRAM_PORTA_54_clk -period 10 [get_ports BRAM_PORTA_54_clk]
create_clock -name BRAM_PORTA_55_clk -period 10 [get_ports BRAM_PORTA_55_clk]
create_clock -name BRAM_PORTA_56_clk -period 10 [get_ports BRAM_PORTA_56_clk]
create_clock -name BRAM_PORTA_57_clk -period 10 [get_ports BRAM_PORTA_57_clk]
create_clock -name BRAM_PORTA_58_clk -period 10 [get_ports BRAM_PORTA_58_clk]
create_clock -name BRAM_PORTA_59_clk -period 10 [get_ports BRAM_PORTA_59_clk]
create_clock -name BRAM_PORTA_60_clk -period 10 [get_ports BRAM_PORTA_60_clk]
create_clock -name BRAM_PORTA_61_clk -period 10 [get_ports BRAM_PORTA_61_clk]
create_clock -name BRAM_PORTA_62_clk -period 10 [get_ports BRAM_PORTA_62_clk]
create_clock -name BRAM_PORTA_63_clk -period 10 [get_ports BRAM_PORTA_63_clk]
create_clock -name BRAM_PORTA_64_clk -period 10 [get_ports BRAM_PORTA_64_clk]
create_clock -name BRAM_PORTA_65_clk -period 10 [get_ports BRAM_PORTA_65_clk]
create_clock -name BRAM_PORTA_66_clk -period 10 [get_ports BRAM_PORTA_66_clk]
create_clock -name BRAM_PORTA_67_clk -period 10 [get_ports BRAM_PORTA_67_clk]
create_clock -name BRAM_PORTA_68_clk -period 10 [get_ports BRAM_PORTA_68_clk]
create_clock -name BRAM_PORTA_69_clk -period 10 [get_ports BRAM_PORTA_69_clk]
create_clock -name BRAM_PORTA_70_clk -period 10 [get_ports BRAM_PORTA_70_clk]
create_clock -name BRAM_PORTA_71_clk -period 10 [get_ports BRAM_PORTA_71_clk]
create_clock -name BRAM_PORTA_72_clk -period 10 [get_ports BRAM_PORTA_72_clk]
create_clock -name BRAM_PORTA_73_clk -period 10 [get_ports BRAM_PORTA_73_clk]
create_clock -name BRAM_PORTA_74_clk -period 10 [get_ports BRAM_PORTA_74_clk]
create_clock -name BRAM_PORTA_75_clk -period 10 [get_ports BRAM_PORTA_75_clk]
create_clock -name BRAM_PORTA_76_clk -period 10 [get_ports BRAM_PORTA_76_clk]
create_clock -name BRAM_PORTA_77_clk -period 10 [get_ports BRAM_PORTA_77_clk]
create_clock -name BRAM_PORTA_78_clk -period 10 [get_ports BRAM_PORTA_78_clk]
create_clock -name BRAM_PORTA_79_clk -period 10 [get_ports BRAM_PORTA_79_clk]
create_clock -name BRAM_PORTA_80_clk -period 10 [get_ports BRAM_PORTA_80_clk]
create_clock -name BRAM_PORTA_81_clk -period 10 [get_ports BRAM_PORTA_81_clk]
create_clock -name BRAM_PORTA_82_clk -period 10 [get_ports BRAM_PORTA_82_clk]
create_clock -name BRAM_PORTA_83_clk -period 10 [get_ports BRAM_PORTA_83_clk]
create_clock -name BRAM_PORTA_84_clk -period 10 [get_ports BRAM_PORTA_84_clk]
create_clock -name BRAM_PORTA_85_clk -period 10 [get_ports BRAM_PORTA_85_clk]
create_clock -name BRAM_PORTA_86_clk -period 10 [get_ports BRAM_PORTA_86_clk]
create_clock -name BRAM_PORTA_87_clk -period 10 [get_ports BRAM_PORTA_87_clk]
create_clock -name BRAM_PORTA_88_clk -period 10 [get_ports BRAM_PORTA_88_clk]
create_clock -name BRAM_PORTA_89_clk -period 10 [get_ports BRAM_PORTA_89_clk]
create_clock -name BRAM_PORTA_90_clk -period 10 [get_ports BRAM_PORTA_90_clk]
create_clock -name BRAM_PORTA_91_clk -period 10 [get_ports BRAM_PORTA_91_clk]
create_clock -name BRAM_PORTA_92_clk -period 10 [get_ports BRAM_PORTA_92_clk]
create_clock -name BRAM_PORTA_93_clk -period 10 [get_ports BRAM_PORTA_93_clk]
create_clock -name BRAM_PORTA_94_clk -period 10 [get_ports BRAM_PORTA_94_clk]
create_clock -name BRAM_PORTA_95_clk -period 10 [get_ports BRAM_PORTA_95_clk]
create_clock -name BRAM_PORTA_96_clk -period 10 [get_ports BRAM_PORTA_96_clk]
create_clock -name BRAM_PORTA_97_clk -period 10 [get_ports BRAM_PORTA_97_clk]
create_clock -name BRAM_PORTA_98_clk -period 10 [get_ports BRAM_PORTA_98_clk]
create_clock -name BRAM_PORTA_99_clk -period 10 [get_ports BRAM_PORTA_99_clk]
create_clock -name BRAM_PORTA_100_clk -period 10 [get_ports BRAM_PORTA_100_clk]
create_clock -name BRAM_PORTA_101_clk -period 10 [get_ports BRAM_PORTA_101_clk]
create_clock -name BRAM_PORTA_102_clk -period 10 [get_ports BRAM_PORTA_102_clk]
create_clock -name BRAM_PORTA_103_clk -period 10 [get_ports BRAM_PORTA_103_clk]
create_clock -name BRAM_PORTA_104_clk -period 10 [get_ports BRAM_PORTA_104_clk]
create_clock -name BRAM_PORTA_105_clk -period 10 [get_ports BRAM_PORTA_105_clk]
create_clock -name BRAM_PORTA_106_clk -period 10 [get_ports BRAM_PORTA_106_clk]
create_clock -name BRAM_PORTA_107_clk -period 10 [get_ports BRAM_PORTA_107_clk]
create_clock -name BRAM_PORTA_108_clk -period 10 [get_ports BRAM_PORTA_108_clk]
create_clock -name BRAM_PORTA_109_clk -period 10 [get_ports BRAM_PORTA_109_clk]
create_clock -name BRAM_PORTA_110_clk -period 10 [get_ports BRAM_PORTA_110_clk]
create_clock -name BRAM_PORTA_111_clk -period 10 [get_ports BRAM_PORTA_111_clk]
create_clock -name BRAM_PORTA_112_clk -period 10 [get_ports BRAM_PORTA_112_clk]
create_clock -name BRAM_PORTA_113_clk -period 10 [get_ports BRAM_PORTA_113_clk]
create_clock -name BRAM_PORTA_114_clk -period 10 [get_ports BRAM_PORTA_114_clk]
create_clock -name BRAM_PORTA_115_clk -period 10 [get_ports BRAM_PORTA_115_clk]
create_clock -name BRAM_PORTA_116_clk -period 10 [get_ports BRAM_PORTA_116_clk]
create_clock -name BRAM_PORTA_117_clk -period 10 [get_ports BRAM_PORTA_117_clk]
create_clock -name BRAM_PORTA_118_clk -period 10 [get_ports BRAM_PORTA_118_clk]
create_clock -name BRAM_PORTA_119_clk -period 10 [get_ports BRAM_PORTA_119_clk]
create_clock -name BRAM_PORTA_120_clk -period 10 [get_ports BRAM_PORTA_120_clk]
create_clock -name BRAM_PORTA_121_clk -period 10 [get_ports BRAM_PORTA_121_clk]
create_clock -name BRAM_PORTA_122_clk -period 10 [get_ports BRAM_PORTA_122_clk]
create_clock -name BRAM_PORTA_123_clk -period 10 [get_ports BRAM_PORTA_123_clk]
create_clock -name BRAM_PORTA_124_clk -period 10 [get_ports BRAM_PORTA_124_clk]
create_clock -name BRAM_PORTA_125_clk -period 10 [get_ports BRAM_PORTA_125_clk]
create_clock -name BRAM_PORTA_126_clk -period 10 [get_ports BRAM_PORTA_126_clk]
create_clock -name BRAM_PORTA_127_clk -period 10 [get_ports BRAM_PORTA_127_clk]

################################################################################