Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jan 16 16:21:27 2019
| Host         : Player running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: flag (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: sCLK (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: signal (HIGH)

 There are 66 register/latch pins with no clock driven by root clock pin: signal1 (HIGH)

 There are 65 register/latch pins with no clock driven by root clock pin: freq/nolabel_line33/CLK_10k_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 539 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.268        0.000                      0                 2013        0.034        0.000                      0                 2013        2.000        0.000                       0                   853  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
CLK                 {0.000 5.000}        10.000          100.000         
  CLK_100M_clk_pll  {0.000 5.000}        10.000          100.000         
  CLK_200M_clk_pll  {0.000 2.500}        5.000           200.000         
  clkfbout_clk_pll  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                   3.000        0.000                       0                     1  
  CLK_100M_clk_pll        3.694        0.000                      0                  864        0.034        0.000                      0                  864        4.500        0.000                       0                   397  
  CLK_200M_clk_pll        0.268        0.000                      0                 1149        0.144        0.000                      0                 1149        2.000        0.000                       0                   452  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK_100M_clk_pll
  To Clock:  CLK_100M_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.694ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.076ns (18.605%)  route 4.707ns (81.395%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  phase_slow/P_on[31]_i_1__3/O
                         net (fo=64, routed)          1.324     3.496    phase_slow/P_on
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.610     8.097    phase_slow/CLK_100M
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[0]/C
                         clock pessimism             -0.403     7.693    
                         clock uncertainty           -0.074     7.619    
    SLICE_X33Y102        FDRE (Setup_fdre_C_R)       -0.429     7.190    phase_slow/P_on_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.076ns (18.605%)  route 4.707ns (81.395%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  phase_slow/P_on[31]_i_1__3/O
                         net (fo=64, routed)          1.324     3.496    phase_slow/P_on
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.610     8.097    phase_slow/CLK_100M
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[1]/C
                         clock pessimism             -0.403     7.693    
                         clock uncertainty           -0.074     7.619    
    SLICE_X33Y102        FDRE (Setup_fdre_C_R)       -0.429     7.190    phase_slow/P_on_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.076ns (18.605%)  route 4.707ns (81.395%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  phase_slow/P_on[31]_i_1__3/O
                         net (fo=64, routed)          1.324     3.496    phase_slow/P_on
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.610     8.097    phase_slow/CLK_100M
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[2]/C
                         clock pessimism             -0.403     7.693    
                         clock uncertainty           -0.074     7.619    
    SLICE_X33Y102        FDRE (Setup_fdre_C_R)       -0.429     7.190    phase_slow/P_on_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.694ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.783ns  (logic 1.076ns (18.605%)  route 4.707ns (81.395%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.903ns = ( 8.097 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  phase_slow/P_on[31]_i_1__3/O
                         net (fo=64, routed)          1.324     3.496    phase_slow/P_on
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.610     8.097    phase_slow/CLK_100M
    SLICE_X33Y102        FDRE                                         r  phase_slow/P_on_reg_reg[3]/C
                         clock pessimism             -0.403     7.693    
                         clock uncertainty           -0.074     7.619    
    SLICE_X33Y102        FDRE (Setup_fdre_C_R)       -0.429     7.190    phase_slow/P_on_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          7.190    
                         arrival time                          -3.496    
  -------------------------------------------------------------------
                         slack                                  3.694    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/phase_cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.101ns (20.122%)  route 4.371ns (79.878%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 8.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.149     2.197 r  phase_slow/phase_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.987     3.184    phase_slow/phase_cnt[31]_i_1__0_n_0
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.603     8.090    phase_slow/CLK_100M
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[21]/C
                         clock pessimism             -0.403     7.686    
                         clock uncertainty           -0.074     7.612    
    SLICE_X32Y115        FDRE (Setup_fdre_C_R)       -0.637     6.975    phase_slow/phase_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/phase_cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.101ns (20.122%)  route 4.371ns (79.878%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 8.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.149     2.197 r  phase_slow/phase_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.987     3.184    phase_slow/phase_cnt[31]_i_1__0_n_0
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.603     8.090    phase_slow/CLK_100M
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[22]/C
                         clock pessimism             -0.403     7.686    
                         clock uncertainty           -0.074     7.612    
    SLICE_X32Y115        FDRE (Setup_fdre_C_R)       -0.637     6.975    phase_slow/phase_cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/phase_cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.101ns (20.122%)  route 4.371ns (79.878%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 8.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.149     2.197 r  phase_slow/phase_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.987     3.184    phase_slow/phase_cnt[31]_i_1__0_n_0
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.603     8.090    phase_slow/CLK_100M
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[23]/C
                         clock pessimism             -0.403     7.686    
                         clock uncertainty           -0.074     7.612    
    SLICE_X32Y115        FDRE (Setup_fdre_C_R)       -0.637     6.975    phase_slow/phase_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.791ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/phase_cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.472ns  (logic 1.101ns (20.122%)  route 4.371ns (79.878%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.910ns = ( 8.090 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.149     2.197 r  phase_slow/phase_cnt[31]_i_1__0/O
                         net (fo=31, routed)          0.987     3.184    phase_slow/phase_cnt[31]_i_1__0_n_0
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.603     8.090    phase_slow/CLK_100M
    SLICE_X32Y115        FDRE                                         r  phase_slow/phase_cnt_reg[24]/C
                         clock pessimism             -0.403     7.686    
                         clock uncertainty           -0.074     7.612    
    SLICE_X32Y115        FDRE (Setup_fdre_C_R)       -0.637     6.975    phase_slow/phase_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                          6.975    
                         arrival time                          -3.184    
  -------------------------------------------------------------------
                         slack                                  3.791    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.076ns (19.103%)  route 4.557ns (80.897%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  phase_slow/P_on[31]_i_1__3/O
                         net (fo=64, routed)          1.174     3.345    phase_slow/P_on
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.609     8.096    phase_slow/CLK_100M
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[4]/C
                         clock pessimism             -0.403     7.692    
                         clock uncertainty           -0.074     7.618    
    SLICE_X33Y103        FDRE (Setup_fdre_C_R)       -0.429     7.189    phase_slow/P_on_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 phase_slow/phase_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_100M_clk_pll rise@10.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        5.633ns  (logic 1.076ns (19.103%)  route 4.557ns (80.897%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.904ns = ( 8.096 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.288ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.731    -2.288    phase_slow/CLK_100M
    SLICE_X32Y113        FDRE                                         r  phase_slow/phase_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y113        FDRE (Prop_fdre_C_Q)         0.456    -1.832 f  phase_slow/phase_cnt_reg[15]/Q
                         net (fo=2, routed)           0.860    -0.972    phase_slow/phase_cnt_reg_n_0_[15]
    SLICE_X33Y113        LUT4 (Prop_lut4_I1_O)        0.124    -0.848 f  phase_slow/phase_cnt[31]_i_9__0/O
                         net (fo=1, routed)           0.401    -0.447    phase_slow/phase_cnt[31]_i_9__0_n_0
    SLICE_X33Y112        LUT5 (Prop_lut5_I4_O)        0.124    -0.323 f  phase_slow/phase_cnt[31]_i_7__0/O
                         net (fo=1, routed)           0.622     0.299    phase_slow/phase_cnt[31]_i_7__0_n_0
    SLICE_X33Y111        LUT6 (Prop_lut6_I5_O)        0.124     0.423 f  phase_slow/phase_cnt[31]_i_3__0/O
                         net (fo=1, routed)           0.579     1.002    phase_slow/phase_cnt[31]_i_3__0_n_0
    SLICE_X33Y115        LUT6 (Prop_lut6_I0_O)        0.124     1.126 f  phase_slow/phase_cnt[31]_i_2/O
                         net (fo=3, routed)           0.922     2.048    phase_slow/phase_cnt[31]_i_2_n_0
    SLICE_X33Y110        LUT2 (Prop_lut2_I0_O)        0.124     2.172 r  phase_slow/P_on[31]_i_1__3/O
                         net (fo=64, routed)          1.174     3.345    phase_slow/P_on
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.750     4.819 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.576     6.396    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     6.487 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         1.609     8.096    phase_slow/CLK_100M
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[5]/C
                         clock pessimism             -0.403     7.692    
                         clock uncertainty           -0.074     7.618    
    SLICE_X33Y103        FDRE (Setup_fdre_C_R)       -0.429     7.189    phase_slow/P_on_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          7.189    
                         arrival time                          -3.345    
  -------------------------------------------------------------------
                         slack                                  3.844    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 phase_fast/P_on_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_fast/P_on_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.352%)  route 0.227ns (61.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.643    -0.486    phase_fast/CLK_100M
    SLICE_X31Y105        FDRE                                         r  phase_fast/P_on_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  phase_fast/P_on_reg_reg[15]/Q
                         net (fo=2, routed)           0.227    -0.118    phase_fast/P_on_reg_reg[15]
    SLICE_X37Y106        FDRE                                         r  phase_fast/P_on_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.916    -0.252    phase_fast/CLK_100M
    SLICE_X37Y106        FDRE                                         r  phase_fast/P_on_reg[15]/C
                         clock pessimism              0.030    -0.222    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.070    -0.152    phase_fast/P_on_reg[15]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                          -0.118    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 phase_fast/P_on_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_fast/P_on_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.141ns (38.037%)  route 0.230ns (61.963%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.486ns
    Clock Pessimism Removal (CPR):    -0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.643    -0.486    phase_fast/CLK_100M
    SLICE_X31Y105        FDRE                                         r  phase_fast/P_on_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.345 r  phase_fast/P_on_reg_reg[14]/Q
                         net (fo=2, routed)           0.230    -0.115    phase_fast/P_on_reg_reg[14]
    SLICE_X37Y106        FDRE                                         r  phase_fast/P_on_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.916    -0.252    phase_fast/CLK_100M
    SLICE_X37Y106        FDRE                                         r  phase_fast/P_on_reg[14]/C
                         clock pessimism              0.030    -0.222    
    SLICE_X37Y106        FDRE (Hold_fdre_C_D)         0.066    -0.156    phase_fast/P_on_reg[14]
  -------------------------------------------------------------------
                         required time                          0.156    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 sp_unit/pre/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_unit/pre/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    sp_unit/pre/CLK_100M
    SLICE_X37Y99         FDRE                                         r  sp_unit/pre/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sp_unit/pre/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.309    sp_unit/pre/cnt_reg_n_0_[9]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.112 r  sp_unit/pre/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.111    sp_unit/pre/cnt0_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.057 r  sp_unit/pre/cnt0_carry__2/O[0]
                         net (fo=1, routed)           0.000    -0.057    sp_unit/pre/cnt0_carry__2_n_7
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.917    -0.251    sp_unit/pre/CLK_100M
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[13]/C
                         clock pessimism              0.034    -0.217    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    sp_unit/pre/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 sp_unit/pre/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_unit/pre/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    sp_unit/pre/CLK_100M
    SLICE_X37Y99         FDRE                                         r  sp_unit/pre/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sp_unit/pre/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.309    sp_unit/pre/cnt_reg_n_0_[9]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.112 r  sp_unit/pre/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.111    sp_unit/pre/cnt0_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.046 r  sp_unit/pre/cnt0_carry__2/O[2]
                         net (fo=1, routed)           0.000    -0.046    sp_unit/pre/cnt0_carry__2_n_5
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.917    -0.251    sp_unit/pre/CLK_100M
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[15]/C
                         clock pessimism              0.034    -0.217    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    sp_unit/pre/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.046    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 phase_fast/XOR_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.209%)  route 0.248ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    phase_fast/CLK_100M
    SLICE_X36Y99         FDRE                                         r  phase_fast/XOR_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  phase_fast/XOR_out_reg/Q
                         net (fo=101, routed)         0.248    -0.178    phase_slow/XOR_out
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.916    -0.252    phase_slow/CLK_100M
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[4]/C
                         clock pessimism              0.034    -0.218    
    SLICE_X33Y103        FDRE (Hold_fdre_C_CE)       -0.039    -0.257    phase_slow/P_on_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 phase_fast/XOR_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.209%)  route 0.248ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    phase_fast/CLK_100M
    SLICE_X36Y99         FDRE                                         r  phase_fast/XOR_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  phase_fast/XOR_out_reg/Q
                         net (fo=101, routed)         0.248    -0.178    phase_slow/XOR_out
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.916    -0.252    phase_slow/CLK_100M
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[5]/C
                         clock pessimism              0.034    -0.218    
    SLICE_X33Y103        FDRE (Hold_fdre_C_CE)       -0.039    -0.257    phase_slow/P_on_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 phase_fast/XOR_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.209%)  route 0.248ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    phase_fast/CLK_100M
    SLICE_X36Y99         FDRE                                         r  phase_fast/XOR_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  phase_fast/XOR_out_reg/Q
                         net (fo=101, routed)         0.248    -0.178    phase_slow/XOR_out
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.916    -0.252    phase_slow/CLK_100M
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[6]/C
                         clock pessimism              0.034    -0.218    
    SLICE_X33Y103        FDRE (Hold_fdre_C_CE)       -0.039    -0.257    phase_slow/P_on_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 phase_fast/XOR_out_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            phase_slow/P_on_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.209%)  route 0.248ns (63.791%))
  Logic Levels:           0  
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.252ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    phase_fast/CLK_100M
    SLICE_X36Y99         FDRE                                         r  phase_fast/XOR_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  phase_fast/XOR_out_reg/Q
                         net (fo=101, routed)         0.248    -0.178    phase_slow/XOR_out
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.916    -0.252    phase_slow/CLK_100M
    SLICE_X33Y103        FDRE                                         r  phase_slow/P_on_reg_reg[7]/C
                         clock pessimism              0.034    -0.218    
    SLICE_X33Y103        FDRE (Hold_fdre_C_CE)       -0.039    -0.257    phase_slow/P_on_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.257    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sp_unit/pre/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_unit/pre/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    sp_unit/pre/CLK_100M
    SLICE_X37Y99         FDRE                                         r  sp_unit/pre/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sp_unit/pre/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.309    sp_unit/pre/cnt_reg_n_0_[9]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.112 r  sp_unit/pre/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.111    sp_unit/pre/cnt0_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.021 r  sp_unit/pre/cnt0_carry__2/O[1]
                         net (fo=1, routed)           0.000    -0.021    sp_unit/pre/cnt0_carry__2_n_6
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.917    -0.251    sp_unit/pre/CLK_100M
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[14]/C
                         clock pessimism              0.034    -0.217    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    sp_unit/pre/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 sp_unit/pre/cnt_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sp_unit/pre/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK_100M_clk_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_100M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_100M_clk_pll rise@0.000ns - CLK_100M_clk_pll rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.428ns (78.388%)  route 0.118ns (21.612%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.567ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.562    -0.567    sp_unit/pre/CLK_100M
    SLICE_X37Y99         FDRE                                         r  sp_unit/pre/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.426 r  sp_unit/pre/cnt_reg[9]/Q
                         net (fo=2, routed)           0.117    -0.309    sp_unit/pre/cnt_reg_n_0_[9]
    SLICE_X37Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197    -0.112 r  sp_unit/pre/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.001    -0.111    sp_unit/pre/cnt0_carry__1_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.021 r  sp_unit/pre/cnt0_carry__2/O[3]
                         net (fo=1, routed)           0.000    -0.021    sp_unit/pre/cnt0_carry__2_n_4
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_100M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_100M_clk_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout1_buf/O
                         net (fo=395, routed)         0.917    -0.251    sp_unit/pre/CLK_100M
    SLICE_X37Y100        FDRE                                         r  sp_unit/pre/cnt_reg[16]/C
                         clock pessimism              0.034    -0.217    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105    -0.112    sp_unit/pre/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.112    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_100M_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   clk_generator/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y46    freq/nolabel_line33/cnt_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y47    freq/nolabel_line33/cnt_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X34Y47    freq/nolabel_line33/cnt_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y102   phase_fast/P_on_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X37Y106   phase_fast/P_on_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X35Y102   phase_fast/P_on_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y105   phase_fast/P_on_reg[12]/C
Min Period        n/a     FDRE/C             n/a            1.000         10.000      9.000      SLICE_X30Y105   phase_fast/P_on_reg[13]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X36Y97    sp_unit/pre/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y99    sp_unit/pre/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X37Y99    sp_unit/pre/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y50    freq/nolabel_line33/cnt_reg[21]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y50    freq/nolabel_line33/cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y50    freq/nolabel_line33/cnt_reg[23]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y50    freq/nolabel_line33/cnt_reg[24]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y51    freq/nolabel_line33/cnt_reg[25]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y51    freq/nolabel_line33/cnt_reg[26]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y51    freq/nolabel_line33/cnt_reg[27]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y46    freq/nolabel_line33/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y47    freq/nolabel_line33/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X34Y47    freq/nolabel_line33/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y102   phase_fast/P_on_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X35Y102   phase_fast/P_on_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y105   phase_fast/P_on_reg[12]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y105   phase_fast/P_on_reg[13]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y105   phase_fast/P_on_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y105   phase_fast/P_on_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         5.000       4.500      SLICE_X30Y105   phase_fast/P_on_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  CLK_200M_clk_pll
  To Clock:  CLK_200M_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.144ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 duty_mid/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.076ns (25.622%)  route 3.123ns (74.378%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 3.102 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.738    -2.281    duty_mid/CLK_200M
    SLICE_X21Y107        FDRE                                         r  duty_mid/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.456    -1.825 f  duty_mid/period_cnt_reg[15]/Q
                         net (fo=2, routed)           0.946    -0.878    duty_mid/period_cnt[15]
    SLICE_X23Y105        LUT4 (Prop_lut4_I0_O)        0.124    -0.754 f  duty_mid/period_cnt[31]_i_10/O
                         net (fo=1, routed)           0.264    -0.490    duty_mid/period_cnt[31]_i_10_n_0
    SLICE_X23Y105        LUT5 (Prop_lut5_I4_O)        0.124    -0.366 f  duty_mid/period_cnt[31]_i_8/O
                         net (fo=1, routed)           0.149    -0.217    duty_mid/period_cnt[31]_i_8_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 f  duty_mid/period_cnt[31]_i_4/O
                         net (fo=1, routed)           0.294     0.202    duty_mid/period_cnt[31]_i_4_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     0.326 f  duty_mid/period_cnt[31]_i_3/O
                         net (fo=3, routed)           0.568     0.893    duty_mid/period_cnt_reg[31]_0
    SLICE_X23Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  duty_mid/P_on[31]_i_1__0/O
                         net (fo=128, routed)         0.902     1.919    duty_mid/P_on
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.615     3.102    duty_mid/CLK_200M
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[0]/C
                         clock pessimism             -0.418     2.683    
                         clock uncertainty           -0.067     2.616    
    SLICE_X18Y101        FDRE (Setup_fdre_C_R)       -0.429     2.187    duty_mid/P_on_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          2.187    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 duty_mid/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.076ns (25.622%)  route 3.123ns (74.378%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 3.102 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.738    -2.281    duty_mid/CLK_200M
    SLICE_X21Y107        FDRE                                         r  duty_mid/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.456    -1.825 f  duty_mid/period_cnt_reg[15]/Q
                         net (fo=2, routed)           0.946    -0.878    duty_mid/period_cnt[15]
    SLICE_X23Y105        LUT4 (Prop_lut4_I0_O)        0.124    -0.754 f  duty_mid/period_cnt[31]_i_10/O
                         net (fo=1, routed)           0.264    -0.490    duty_mid/period_cnt[31]_i_10_n_0
    SLICE_X23Y105        LUT5 (Prop_lut5_I4_O)        0.124    -0.366 f  duty_mid/period_cnt[31]_i_8/O
                         net (fo=1, routed)           0.149    -0.217    duty_mid/period_cnt[31]_i_8_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 f  duty_mid/period_cnt[31]_i_4/O
                         net (fo=1, routed)           0.294     0.202    duty_mid/period_cnt[31]_i_4_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     0.326 f  duty_mid/period_cnt[31]_i_3/O
                         net (fo=3, routed)           0.568     0.893    duty_mid/period_cnt_reg[31]_0
    SLICE_X23Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  duty_mid/P_on[31]_i_1__0/O
                         net (fo=128, routed)         0.902     1.919    duty_mid/P_on
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.615     3.102    duty_mid/CLK_200M
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[1]/C
                         clock pessimism             -0.418     2.683    
                         clock uncertainty           -0.067     2.616    
    SLICE_X18Y101        FDRE (Setup_fdre_C_R)       -0.429     2.187    duty_mid/P_on_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.187    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 duty_mid/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.076ns (25.622%)  route 3.123ns (74.378%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 3.102 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.738    -2.281    duty_mid/CLK_200M
    SLICE_X21Y107        FDRE                                         r  duty_mid/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.456    -1.825 f  duty_mid/period_cnt_reg[15]/Q
                         net (fo=2, routed)           0.946    -0.878    duty_mid/period_cnt[15]
    SLICE_X23Y105        LUT4 (Prop_lut4_I0_O)        0.124    -0.754 f  duty_mid/period_cnt[31]_i_10/O
                         net (fo=1, routed)           0.264    -0.490    duty_mid/period_cnt[31]_i_10_n_0
    SLICE_X23Y105        LUT5 (Prop_lut5_I4_O)        0.124    -0.366 f  duty_mid/period_cnt[31]_i_8/O
                         net (fo=1, routed)           0.149    -0.217    duty_mid/period_cnt[31]_i_8_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 f  duty_mid/period_cnt[31]_i_4/O
                         net (fo=1, routed)           0.294     0.202    duty_mid/period_cnt[31]_i_4_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     0.326 f  duty_mid/period_cnt[31]_i_3/O
                         net (fo=3, routed)           0.568     0.893    duty_mid/period_cnt_reg[31]_0
    SLICE_X23Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  duty_mid/P_on[31]_i_1__0/O
                         net (fo=128, routed)         0.902     1.919    duty_mid/P_on
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.615     3.102    duty_mid/CLK_200M
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[2]/C
                         clock pessimism             -0.418     2.683    
                         clock uncertainty           -0.067     2.616    
    SLICE_X18Y101        FDRE (Setup_fdre_C_R)       -0.429     2.187    duty_mid/P_on_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          2.187    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (required time - arrival time)
  Source:                 duty_mid/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.199ns  (logic 1.076ns (25.622%)  route 3.123ns (74.378%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 3.102 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.738    -2.281    duty_mid/CLK_200M
    SLICE_X21Y107        FDRE                                         r  duty_mid/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.456    -1.825 f  duty_mid/period_cnt_reg[15]/Q
                         net (fo=2, routed)           0.946    -0.878    duty_mid/period_cnt[15]
    SLICE_X23Y105        LUT4 (Prop_lut4_I0_O)        0.124    -0.754 f  duty_mid/period_cnt[31]_i_10/O
                         net (fo=1, routed)           0.264    -0.490    duty_mid/period_cnt[31]_i_10_n_0
    SLICE_X23Y105        LUT5 (Prop_lut5_I4_O)        0.124    -0.366 f  duty_mid/period_cnt[31]_i_8/O
                         net (fo=1, routed)           0.149    -0.217    duty_mid/period_cnt[31]_i_8_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 f  duty_mid/period_cnt[31]_i_4/O
                         net (fo=1, routed)           0.294     0.202    duty_mid/period_cnt[31]_i_4_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     0.326 f  duty_mid/period_cnt[31]_i_3/O
                         net (fo=3, routed)           0.568     0.893    duty_mid/period_cnt_reg[31]_0
    SLICE_X23Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  duty_mid/P_on[31]_i_1__0/O
                         net (fo=128, routed)         0.902     1.919    duty_mid/P_on
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.615     3.102    duty_mid/CLK_200M
    SLICE_X18Y101        FDRE                                         r  duty_mid/P_on_reg_reg[3]/C
                         clock pessimism             -0.418     2.683    
                         clock uncertainty           -0.067     2.616    
    SLICE_X18Y101        FDRE (Setup_fdre_C_R)       -0.429     2.187    duty_mid/P_on_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.187    
                         arrival time                          -1.919    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 duty_slow/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_slow/P_on_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.952ns (22.906%)  route 3.204ns (77.094%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.736    -2.283    duty_slow/CLK_200M
    SLICE_X25Y109        FDRE                                         r  duty_slow/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -1.827 f  duty_slow/period_cnt_reg[23]/Q
                         net (fo=2, routed)           0.639    -1.187    duty_slow/period_cnt_reg_n_0_[23]
    SLICE_X27Y109        LUT4 (Prop_lut4_I0_O)        0.124    -1.063 f  duty_slow/period_cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.404    -0.659    duty_slow/period_cnt[31]_i_8__0_n_0
    SLICE_X27Y108        LUT5 (Prop_lut5_I4_O)        0.124    -0.535 f  duty_slow/period_cnt[31]_i_5__0/O
                         net (fo=1, routed)           0.762     0.227    duty_slow/period_cnt[31]_i_5__0_n_0
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     0.351 f  duty_slow/period_cnt[31]_i_2__0/O
                         net (fo=3, routed)           0.319     0.670    duty_slow/period_cnt_reg[31]_0
    SLICE_X27Y105        LUT2 (Prop_lut2_I0_O)        0.124     0.794 r  duty_slow/P_on[31]_i_1__1/O
                         net (fo=128, routed)         1.080     1.874    duty_slow/P_on
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.614     3.101    duty_slow/CLK_200M
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[10]/C
                         clock pessimism             -0.418     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X17Y103        FDRE (Setup_fdre_C_R)       -0.429     2.186    duty_slow/P_on_reg_reg[10]
  -------------------------------------------------------------------
                         required time                          2.186    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 duty_slow/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_slow/P_on_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.952ns (22.906%)  route 3.204ns (77.094%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.736    -2.283    duty_slow/CLK_200M
    SLICE_X25Y109        FDRE                                         r  duty_slow/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -1.827 f  duty_slow/period_cnt_reg[23]/Q
                         net (fo=2, routed)           0.639    -1.187    duty_slow/period_cnt_reg_n_0_[23]
    SLICE_X27Y109        LUT4 (Prop_lut4_I0_O)        0.124    -1.063 f  duty_slow/period_cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.404    -0.659    duty_slow/period_cnt[31]_i_8__0_n_0
    SLICE_X27Y108        LUT5 (Prop_lut5_I4_O)        0.124    -0.535 f  duty_slow/period_cnt[31]_i_5__0/O
                         net (fo=1, routed)           0.762     0.227    duty_slow/period_cnt[31]_i_5__0_n_0
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     0.351 f  duty_slow/period_cnt[31]_i_2__0/O
                         net (fo=3, routed)           0.319     0.670    duty_slow/period_cnt_reg[31]_0
    SLICE_X27Y105        LUT2 (Prop_lut2_I0_O)        0.124     0.794 r  duty_slow/P_on[31]_i_1__1/O
                         net (fo=128, routed)         1.080     1.874    duty_slow/P_on
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.614     3.101    duty_slow/CLK_200M
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[11]/C
                         clock pessimism             -0.418     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X17Y103        FDRE (Setup_fdre_C_R)       -0.429     2.186    duty_slow/P_on_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          2.186    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 duty_slow/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_slow/P_on_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.952ns (22.906%)  route 3.204ns (77.094%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.736    -2.283    duty_slow/CLK_200M
    SLICE_X25Y109        FDRE                                         r  duty_slow/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -1.827 f  duty_slow/period_cnt_reg[23]/Q
                         net (fo=2, routed)           0.639    -1.187    duty_slow/period_cnt_reg_n_0_[23]
    SLICE_X27Y109        LUT4 (Prop_lut4_I0_O)        0.124    -1.063 f  duty_slow/period_cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.404    -0.659    duty_slow/period_cnt[31]_i_8__0_n_0
    SLICE_X27Y108        LUT5 (Prop_lut5_I4_O)        0.124    -0.535 f  duty_slow/period_cnt[31]_i_5__0/O
                         net (fo=1, routed)           0.762     0.227    duty_slow/period_cnt[31]_i_5__0_n_0
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     0.351 f  duty_slow/period_cnt[31]_i_2__0/O
                         net (fo=3, routed)           0.319     0.670    duty_slow/period_cnt_reg[31]_0
    SLICE_X27Y105        LUT2 (Prop_lut2_I0_O)        0.124     0.794 r  duty_slow/P_on[31]_i_1__1/O
                         net (fo=128, routed)         1.080     1.874    duty_slow/P_on
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.614     3.101    duty_slow/CLK_200M
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[8]/C
                         clock pessimism             -0.418     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X17Y103        FDRE (Setup_fdre_C_R)       -0.429     2.186    duty_slow/P_on_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          2.186    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (required time - arrival time)
  Source:                 duty_slow/period_cnt_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_slow/P_on_reg_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 0.952ns (22.906%)  route 3.204ns (77.094%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 3.101 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.283ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.736    -2.283    duty_slow/CLK_200M
    SLICE_X25Y109        FDRE                                         r  duty_slow/period_cnt_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y109        FDRE (Prop_fdre_C_Q)         0.456    -1.827 f  duty_slow/period_cnt_reg[23]/Q
                         net (fo=2, routed)           0.639    -1.187    duty_slow/period_cnt_reg_n_0_[23]
    SLICE_X27Y109        LUT4 (Prop_lut4_I0_O)        0.124    -1.063 f  duty_slow/period_cnt[31]_i_8__0/O
                         net (fo=1, routed)           0.404    -0.659    duty_slow/period_cnt[31]_i_8__0_n_0
    SLICE_X27Y108        LUT5 (Prop_lut5_I4_O)        0.124    -0.535 f  duty_slow/period_cnt[31]_i_5__0/O
                         net (fo=1, routed)           0.762     0.227    duty_slow/period_cnt[31]_i_5__0_n_0
    SLICE_X27Y106        LUT6 (Prop_lut6_I5_O)        0.124     0.351 f  duty_slow/period_cnt[31]_i_2__0/O
                         net (fo=3, routed)           0.319     0.670    duty_slow/period_cnt_reg[31]_0
    SLICE_X27Y105        LUT2 (Prop_lut2_I0_O)        0.124     0.794 r  duty_slow/P_on[31]_i_1__1/O
                         net (fo=128, routed)         1.080     1.874    duty_slow/P_on
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.614     3.101    duty_slow/CLK_200M
    SLICE_X17Y103        FDRE                                         r  duty_slow/P_on_reg_reg[9]/C
                         clock pessimism             -0.418     2.682    
                         clock uncertainty           -0.067     2.615    
    SLICE_X17Y103        FDRE (Setup_fdre_C_R)       -0.429     2.186    duty_slow/P_on_reg_reg[9]
  -------------------------------------------------------------------
                         required time                          2.186    
                         arrival time                          -1.874    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 duty_mid/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.076ns (26.341%)  route 3.009ns (73.659%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 3.102 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.738    -2.281    duty_mid/CLK_200M
    SLICE_X21Y107        FDRE                                         r  duty_mid/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.456    -1.825 f  duty_mid/period_cnt_reg[15]/Q
                         net (fo=2, routed)           0.946    -0.878    duty_mid/period_cnt[15]
    SLICE_X23Y105        LUT4 (Prop_lut4_I0_O)        0.124    -0.754 f  duty_mid/period_cnt[31]_i_10/O
                         net (fo=1, routed)           0.264    -0.490    duty_mid/period_cnt[31]_i_10_n_0
    SLICE_X23Y105        LUT5 (Prop_lut5_I4_O)        0.124    -0.366 f  duty_mid/period_cnt[31]_i_8/O
                         net (fo=1, routed)           0.149    -0.217    duty_mid/period_cnt[31]_i_8_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 f  duty_mid/period_cnt[31]_i_4/O
                         net (fo=1, routed)           0.294     0.202    duty_mid/period_cnt[31]_i_4_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     0.326 f  duty_mid/period_cnt[31]_i_3/O
                         net (fo=3, routed)           0.568     0.893    duty_mid/period_cnt_reg[31]_0
    SLICE_X23Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  duty_mid/P_on[31]_i_1__0/O
                         net (fo=128, routed)         0.787     1.804    duty_mid/P_on
    SLICE_X18Y102        FDRE                                         r  duty_mid/P_on_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.615     3.102    duty_mid/CLK_200M
    SLICE_X18Y102        FDRE                                         r  duty_mid/P_on_reg_reg[4]/C
                         clock pessimism             -0.418     2.683    
                         clock uncertainty           -0.067     2.616    
    SLICE_X18Y102        FDRE (Setup_fdre_C_R)       -0.429     2.187    duty_mid/P_on_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          2.187    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.383ns  (required time - arrival time)
  Source:                 duty_mid/period_cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK_200M_clk_pll rise@5.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        4.085ns  (logic 1.076ns (26.341%)  route 3.009ns (73.659%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.898ns = ( 3.102 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.281ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.115ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.711    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -8.482    -5.770 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.655    -4.115    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.019 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.738    -2.281    duty_mid/CLK_200M
    SLICE_X21Y107        FDRE                                         r  duty_mid/period_cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y107        FDRE (Prop_fdre_C_Q)         0.456    -1.825 f  duty_mid/period_cnt_reg[15]/Q
                         net (fo=2, routed)           0.946    -0.878    duty_mid/period_cnt[15]
    SLICE_X23Y105        LUT4 (Prop_lut4_I0_O)        0.124    -0.754 f  duty_mid/period_cnt[31]_i_10/O
                         net (fo=1, routed)           0.264    -0.490    duty_mid/period_cnt[31]_i_10_n_0
    SLICE_X23Y105        LUT5 (Prop_lut5_I4_O)        0.124    -0.366 f  duty_mid/period_cnt[31]_i_8/O
                         net (fo=1, routed)           0.149    -0.217    duty_mid/period_cnt[31]_i_8_n_0
    SLICE_X23Y105        LUT6 (Prop_lut6_I5_O)        0.124    -0.093 f  duty_mid/period_cnt[31]_i_4/O
                         net (fo=1, routed)           0.294     0.202    duty_mid/period_cnt[31]_i_4_n_0
    SLICE_X23Y106        LUT6 (Prop_lut6_I0_O)        0.124     0.326 f  duty_mid/period_cnt[31]_i_3/O
                         net (fo=3, routed)           0.568     0.893    duty_mid/period_cnt_reg[31]_0
    SLICE_X23Y104        LUT2 (Prop_lut2_I0_O)        0.124     1.017 r  duty_mid/P_on[31]_i_1__0/O
                         net (fo=128, routed)         0.787     1.804    duty_mid/P_on
    SLICE_X18Y102        FDRE                                         r  duty_mid/P_on_reg_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      5.000     5.000 r  
    W5                                                0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181     7.569    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -7.750    -0.181 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.576     1.396    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     1.487 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         1.615     3.102    duty_mid/CLK_200M
    SLICE_X18Y102        FDRE                                         r  duty_mid/P_on_reg_reg[5]/C
                         clock pessimism             -0.418     2.683    
                         clock uncertainty           -0.067     2.616    
    SLICE_X18Y102        FDRE (Setup_fdre_C_R)       -0.429     2.187    duty_mid/P_on_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          2.187    
                         arrival time                          -1.804    
  -------------------------------------------------------------------
                         slack                                  0.383    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 duty_mid/P_off_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_off_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.141ns (69.096%)  route 0.063ns (30.904%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.222ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.646    -0.483    duty_mid/CLK_200M
    SLICE_X22Y102        FDRE                                         r  duty_mid/P_off_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y102        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  duty_mid/P_off_reg_reg[1]/Q
                         net (fo=2, routed)           0.063    -0.279    duty_mid/P_off_reg_reg[1]
    SLICE_X23Y102        FDRE                                         r  duty_mid/P_off_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.920    -0.248    duty_mid/CLK_200M
    SLICE_X23Y102        FDRE                                         r  duty_mid/P_off_reg[1]/C
                         clock pessimism             -0.222    -0.470    
    SLICE_X23Y102        FDRE (Hold_fdre_C_D)         0.047    -0.423    duty_mid/P_off_reg[1]
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 duty_mid/P_on_reg_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_on_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.141ns (51.787%)  route 0.131ns (48.213%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.199ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.646    -0.483    duty_mid/CLK_200M
    SLICE_X18Y104        FDRE                                         r  duty_mid/P_on_reg_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  duty_mid/P_on_reg_reg[15]/Q
                         net (fo=2, routed)           0.131    -0.211    duty_mid/P_on_reg_reg[15]
    SLICE_X23Y104        FDRE                                         r  duty_mid/P_on_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.919    -0.249    duty_mid/CLK_200M
    SLICE_X23Y104        FDRE                                         r  duty_mid/P_on_reg[15]/C
                         clock pessimism             -0.199    -0.448    
    SLICE_X23Y104        FDRE (Hold_fdre_C_D)         0.078    -0.370    duty_mid/P_on_reg[15]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.211    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 duty_mid/P_off_reg_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_off_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.644    -0.485    duty_mid/CLK_200M
    SLICE_X22Y109        FDRE                                         r  duty_mid/P_off_reg_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  duty_mid/P_off_reg_reg[31]/Q
                         net (fo=2, routed)           0.113    -0.231    duty_mid/P_off_reg_reg[31]
    SLICE_X23Y108        FDRE                                         r  duty_mid/P_off_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.918    -0.250    duty_mid/CLK_200M
    SLICE_X23Y108        FDRE                                         r  duty_mid/P_off_reg[31]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X23Y108        FDRE (Hold_fdre_C_D)         0.078    -0.391    duty_mid/P_off_reg[31]
  -------------------------------------------------------------------
                         required time                          0.391    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 duty_fast/P_off_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_fast/P_off_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.536%)  route 0.113ns (44.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.644    -0.485    duty_fast/CLK_200M
    SLICE_X26Y104        FDRE                                         r  duty_fast/P_off_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  duty_fast/P_off_reg_reg[4]/Q
                         net (fo=2, routed)           0.113    -0.231    duty_fast/P_off_reg_reg[4]
    SLICE_X25Y103        FDRE                                         r  duty_fast/P_off_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.918    -0.250    duty_fast/CLK_200M
    SLICE_X25Y103        FDRE                                         r  duty_fast/P_off_reg[4]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X25Y103        FDRE (Hold_fdre_C_D)         0.070    -0.399    duty_fast/P_off_reg[4]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 duty_fast/P_on_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_fast/P_on_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.311%)  route 0.114ns (44.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.248ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.647    -0.482    duty_fast/CLK_200M
    SLICE_X16Y101        FDRE                                         r  duty_fast/P_on_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y101        FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  duty_fast/P_on_reg_reg[0]/Q
                         net (fo=2, routed)           0.114    -0.227    duty_fast/P_on_reg_reg[0]
    SLICE_X19Y100        FDRE                                         r  duty_fast/P_on_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.920    -0.248    duty_fast/CLK_200M
    SLICE_X19Y100        FDRE                                         r  duty_fast/P_on_reg[0]/C
                         clock pessimism             -0.218    -0.466    
    SLICE_X19Y100        FDRE (Hold_fdre_C_D)         0.070    -0.396    duty_fast/P_on_reg[0]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 duty_slow/P_off_reg_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_slow/P_off_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.088%)  route 0.115ns (44.912%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.251ns
    Source Clock Delay      (SCD):    -0.487ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.642    -0.487    duty_slow/CLK_200M
    SLICE_X24Y110        FDRE                                         r  duty_slow/P_off_reg_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y110        FDRE (Prop_fdre_C_Q)         0.141    -0.346 r  duty_slow/P_off_reg_reg[28]/Q
                         net (fo=2, routed)           0.115    -0.231    duty_slow/P_off_reg_reg[28]
    SLICE_X27Y109        FDRE                                         r  duty_slow/P_off_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.917    -0.251    duty_slow/CLK_200M
    SLICE_X27Y109        FDRE                                         r  duty_slow/P_off_reg[28]/C
                         clock pessimism             -0.219    -0.470    
    SLICE_X27Y109        FDRE (Hold_fdre_C_D)         0.070    -0.400    duty_slow/P_off_reg[28]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 duty_slow/P_off_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_slow/P_off_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.136%)  route 0.115ns (44.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.644    -0.485    duty_slow/CLK_200M
    SLICE_X24Y104        FDRE                                         r  duty_slow/P_off_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  duty_slow/P_off_reg_reg[7]/Q
                         net (fo=2, routed)           0.115    -0.229    duty_slow/P_off_reg_reg[7]
    SLICE_X27Y104        FDRE                                         r  duty_slow/P_off_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.918    -0.250    duty_slow/CLK_200M
    SLICE_X27Y104        FDRE                                         r  duty_slow/P_off_reg[7]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X27Y104        FDRE (Hold_fdre_C_D)         0.070    -0.399    duty_slow/P_off_reg[7]
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 duty_fast/P_off_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_fast/P_off_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.921%)  route 0.111ns (44.079%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.644    -0.485    duty_fast/CLK_200M
    SLICE_X26Y104        FDRE                                         r  duty_fast/P_off_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y104        FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  duty_fast/P_off_reg_reg[5]/Q
                         net (fo=2, routed)           0.111    -0.233    duty_fast/P_off_reg_reg[5]
    SLICE_X25Y103        FDRE                                         r  duty_fast/P_off_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.918    -0.250    duty_fast/CLK_200M
    SLICE_X25Y103        FDRE                                         r  duty_fast/P_off_reg[5]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X25Y103        FDRE (Hold_fdre_C_D)         0.066    -0.403    duty_fast/P_off_reg[5]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 duty_mid/P_off_reg_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_mid/P_off_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.257%)  route 0.124ns (46.743%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    0.219ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.644    -0.485    duty_mid/CLK_200M
    SLICE_X22Y109        FDRE                                         r  duty_mid/P_off_reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y109        FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  duty_mid/P_off_reg_reg[30]/Q
                         net (fo=2, routed)           0.124    -0.220    duty_mid/P_off_reg_reg[30]
    SLICE_X23Y108        FDRE                                         r  duty_mid/P_off_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.918    -0.250    duty_mid/CLK_200M
    SLICE_X23Y108        FDRE                                         r  duty_mid/P_off_reg[30]/C
                         clock pessimism             -0.219    -0.469    
    SLICE_X23Y108        FDRE (Hold_fdre_C_D)         0.076    -0.393    duty_mid/P_off_reg[30]
  -------------------------------------------------------------------
                         required time                          0.393    
                         arrival time                          -0.220    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 duty_fast/P_on_reg_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            duty_fast/P_on_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK_200M_clk_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK_200M_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_200M_clk_pll rise@0.000ns - CLK_200M_clk_pll rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.296%)  route 0.114ns (44.704%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.483ns
    Clock Pessimism Removal (CPR):    0.218ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.322    -1.656 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.501    -1.155    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.129 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.646    -0.483    duty_fast/CLK_200M
    SLICE_X16Y105        FDRE                                         r  duty_fast/P_on_reg_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y105        FDRE (Prop_fdre_C_Q)         0.141    -0.342 r  duty_fast/P_on_reg_reg[18]/Q
                         net (fo=2, routed)           0.114    -0.228    duty_fast/P_on_reg_reg[18]
    SLICE_X19Y106        FDRE                                         r  duty_fast/P_on_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_200M_clk_pll rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    clk_generator/inst/CLK_IN
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_generator/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.895    clk_generator/inst/CLK_IN_clk_pll
    PLLE2_ADV_X1Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT1)
                                                     -2.638    -1.743 r  clk_generator/inst/plle2_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.546    -1.197    clk_generator/inst/CLK_200M_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.168 r  clk_generator/inst/clkout2_buf/O
                         net (fo=450, routed)         0.919    -0.249    duty_fast/CLK_200M
    SLICE_X19Y106        FDRE                                         r  duty_fast/P_on_reg[18]/C
                         clock pessimism             -0.218    -0.467    
    SLICE_X19Y106        FDRE (Hold_fdre_C_D)         0.066    -0.401    duty_fast/P_on_reg[18]
  -------------------------------------------------------------------
                         required time                          0.401    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.173    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_200M_clk_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_generator/inst/plle2_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         5.000       2.845      BUFGCTRL_X0Y0   clk_generator/inst/clkout2_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y106   duty_fast/P_off_reg_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y106   duty_fast/P_off_reg_reg[14]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y106   duty_fast/P_off_reg_reg[15]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[16]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[17]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[18]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[19]/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X26Y103   duty_fast/P_off_reg_reg[1]/C
Max Period        n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       5.000       155.000    PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y110   duty_slow/P_off_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y110   duty_slow/P_off_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y110   duty_slow/P_off_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y110   duty_slow/P_off_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y110   duty_fast/P_off_reg_reg[28]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y110   duty_fast/P_off_reg_reg[29]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y110   duty_fast/P_off_reg_reg[30]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y110   duty_fast/P_off_reg_reg[31]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X30Y106   duty_slow/P_on_reg[10]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X30Y106   duty_slow/P_on_reg[11]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[16]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[17]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y107   duty_fast/P_off_reg_reg[19]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y108   duty_fast/P_off_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y108   duty_fast/P_off_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y108   duty_slow/P_off_reg_reg[21]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y108   duty_slow/P_off_reg_reg[22]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X24Y108   duty_slow/P_off_reg_reg[23]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X26Y108   duty_fast/P_off_reg_reg[22]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_generator/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   clk_generator/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y0  clk_generator/inst/plle2_adv_inst/CLKFBOUT



