{
  "id": "CVE-2025-63384",
  "sourceIdentifier": "cve@mitre.org",
  "published": "2025-11-10T20:15:49.013",
  "lastModified": "2025-11-12T16:19:59.103",
  "vulnStatus": "Awaiting Analysis",
  "cveTags": [],
  "descriptions": [
    {
      "lang": "en",
      "value": "A vulnerability was discovered in RISC-V Rocket-Chip v1.6 and before implementation where the SRET (Supervisor-mode Exception Return) instruction fails to correctly transition the processor's privilege level. Instead of downgrading from Machine-mode (M-mode) to Supervisor-mode (S-mode) as specified by the sstatus.SPP bit, the processor incorrectly remains in M-mode, leading to a critical privilege retention vulnerability."
    }
  ],
  "metrics": {},
  "references": [
    {
      "url": "https://github.com/107040503/RISC-V-Vulnerability-Disclosure_SRET",
      "source": "cve@mitre.org"
    },
    {
      "url": "https://github.com/chipsalliance/rocket-chip.git",
      "source": "cve@mitre.org"
    }
  ]
}