// Seed: 220514433
module module_0 #(
    parameter id_1 = 32'd61
);
  parameter id_1 = 1;
  wire [id_1 : 1  &  id_1] id_2, id_3, id_4;
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    output tri0 id_2,
    output supply0 id_3,
    output wand id_4,
    output wor id_5,
    input wand id_6,
    input wand id_7,
    input supply1 id_8,
    output supply1 id_9,
    output wor id_10,
    output tri1 id_11,
    input supply1 id_12
);
  logic id_14;
  module_0 modCall_1 ();
endmodule
