xrun: 21.03-s009: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
TOOL:	xrun	21.03-s009: Started on Dec 28, 2023 at 18:05:59 CET
xrun
	+compile
	+sv
	-f /home/student/kbajur/VDIC/.dvt/lab09example.build
		-F lab09example/tb/tb.f
			tinyalu_pkg.sv
			tinyalu_bfm.sv
			-F lab09example/tb/../../common/tinyalu/tinyalu.f
				single_cycle.sv
				three_cycle.sv
				tinyalu.sv
			top.sv
			+incdir+tb_classes
			+incdir+.
			+nowarnDSEMEL
			+nowarnBADPRF
			-uvm
			-uvmhome /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.2/sv
			+UVM_NO_RELNOTES
			+UVM_VERBOSITY=MEDIUM
			-linedebug
			-fsmdebug
			-uvmlinedebug

   User defined plus("+") options:
	+UVM_NO_RELNOTES
	+UVM_VERBOSITY=MEDIUM

Compiling UVM packages (uvm_pkg.sv cdns_uvm_pkg.sv) using uvmhome location /eda/cadence/2021-22/RHELx86/XCELIUM_21.03.009/tools/methodology/UVM/CDNS-1.2/sv
file: lab09example/tb/tinyalu_pkg.sv
	package worklib.tinyalu_pkg:sv
		errors: 0, warnings: 0
file: lab09example/tb/tinyalu_bfm.sv
	interface worklib.tinyalu_bfm:sv
		errors: 0, warnings: 0
file: lab09example/tb/../../common/tinyalu/single_cycle.sv
	module worklib.single_cycle:sv
		errors: 0, warnings: 0
file: lab09example/tb/../../common/tinyalu/three_cycle.sv
	module worklib.three_cycle:sv
		errors: 0, warnings: 0
file: lab09example/tb/../../common/tinyalu/tinyalu.sv
	module worklib.tinyalu:sv
		errors: 0, warnings: 0
file: lab09example/tb/top.sv
	module worklib.top:sv
		errors: 0, warnings: 0
TOOL:	xrun	21.03-s009: Exiting on Dec 28, 2023 at 18:06:01 CET  (total: 00:00:02)
