m255
K4
z2
!s11f vlog 2020.4 2020.10, Oct 13 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dD:/git-repository/fpga_training/uart_tx/prj/simulation/questa
T_opt
!s110 1726304539
Vj2Oe`HNE6lQPmfKMeaLII1
04 19 4 work uart_transmitter_tb fast 0
=1-00d861e3bc76-66e5511a-12e-155c8
o-quiet -auto_acc_if_foreign -work work -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work +acc
Z1 tCvgOpt 0
n@_opt
OL;O;2020.4;71
vclk_gen
Z2 !s110 1726304534
!i10b 1
!s100 6K@Rmh?>S>bKiHgU1lXX[2
Z3 !s11b Dg1SIo80bB@j0V0VzS_@n1
IC8J_1G>7dXUBRA5B100d?2
R0
w1726279970
8D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v
FD:/git-repository/fpga_training/uart_tx/prj/clk_gen.v
!i122 4
L0 40 124
Z4 VDg1SIo80bB@j0V0VzS_@n1
Z5 OL;L;2020.4;71
r1
!s85 0
31
Z6 !s108 1726304534.000000
!s107 D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj|D:/git-repository/fpga_training/uart_tx/prj/clk_gen.v|
!i113 0
Z7 o-vlog01compat -work work -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z8 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vclk_gen_altpll
Z9 !s110 1726304535
!i10b 1
!s100 aXVH3[V@:XjW=7PM=fY_B2
R3
IPKBQg:4amdR_Z_U4[:`6^3
R0
w1726282235
8D:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v
FD:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v
!i122 6
L0 31 79
R4
R5
r1
!s85 0
31
Z10 !s108 1726304535.000000
!s107 D:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj/db|D:/git-repository/fpga_training/uart_tx/prj/db/clk_gen_altpll.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj/db -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vdiv_clk
R2
!i10b 1
!s100 ]226jNz6j=zDT6ehIPDfX0
R3
IDZ;zXlkM]Ghn[Me6lHg;o1
R0
w1726281292
8D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v
FD:/git-repository/fpga_training/uart_tx/rtl/div_clk.v
!i122 3
L0 2 25
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|D:/git-repository/fpga_training/uart_tx/rtl/div_clk.v|
!i113 0
R7
Z11 !s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/rtl -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vkeyboard_scan
R2
!i10b 1
!s100 elgmgH:M`cLFmbM7I>DlF3
R3
INKPO[Qj7e<7NAi9;oIbAd1
R0
w1726281279
8D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v
FD:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v
!i122 2
L0 1 110
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|D:/git-repository/fpga_training/uart_tx/rtl/keyboard_scan.v|
!i113 0
R7
R11
R1
vtx_fifo
R9
!i10b 1
!s100 a6JFzhSz0m4WWG48G@7:h2
R3
IS@a4aN7G<KE7`OL?Tdl_k1
R0
w1726281438
8D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v
FD:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v
!i122 5
L0 40 56
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj|D:/git-repository/fpga_training/uart_tx/prj/tx_fifo.v|
!i113 0
R7
R8
R1
vuart_transmitter
R2
!i10b 1
!s100 ZTYGiVYaHP_TgcWO]g7En1
R3
ILF_M`ee`B]MNWRWJG[BC03
R0
w1726300484
8D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v
FD:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v
!i122 1
L0 1 63
R4
R5
r1
!s85 0
31
R6
!s107 D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|D:/git-repository/fpga_training/uart_tx/rtl/uart_transmitter.v|
!i113 0
R7
R11
R1
vuart_transmitter_tb
R9
!i10b 1
!s100 o9:j3ijDE;EZH@Mf3KKQo0
R3
I1zf6FFI`Z=h`mEVaL^__F1
R0
w1726304343
8D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v
FD:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v
!i122 7
L0 3 71
R4
R5
r1
!s85 0
31
R10
!s107 D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim|D:/git-repository/fpga_training/uart_tx/prj/../sim/uart_transmitter_tb.v|
!i113 0
R7
!s92 -vlog01compat -work work +incdir+D:/git-repository/fpga_training/uart_tx/prj/../sim -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
vuart_tx_v1
!s110 1726304533
!i10b 1
!s100 EfCjJ4;Ih:Z6kYC>zFiIP3
R3
ImnB0E:Si;2d>kBXJTQSl_0
R0
w1726304189
8D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v
FD:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v
!i122 0
L0 1 78
R4
R5
r1
!s85 0
31
!s108 1726304533.000000
!s107 D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+D:/git-repository/fpga_training/uart_tx/rtl|D:/git-repository/fpga_training/uart_tx/rtl/uart_tx_v1.v|
!i113 0
R7
R11
R1
