{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1424859919003 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1424859919004 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 25 02:25:18 2015 " "Processing started: Wed Feb 25 02:25:18 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1424859919004 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1424859919004 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore " "Command: quartus_map --read_settings_files=on --write_settings_files=off I2COpenCore -c I2COpenCore" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1424859919004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "" 0 -1 1424859919864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c/i2c_clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c/i2c_clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_clk_divider " "Found entity 1: i2c_clk_divider" {  } { { "../I2C/i2c_clk_divider.v" "" { Text "C:/altera/I2C/i2c_clk_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859919951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919951 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/timescale.v 0 0 " "Found 0 design units, including 0 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/timescale.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_top " "Found entity 1: i2c_master_top" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859919963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v 0 0 " "Found 0 design units, including 0 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_defines.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919966 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203) " "Unrecognized synthesis attribute \"enum_state\" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v(203)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 203 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859919972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_byte_ctrl " "Found entity 1: i2c_master_byte_ctrl" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859919974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919974 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "enum_state ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185) " "Unrecognized synthesis attribute \"enum_state\" at ../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v(185)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 185 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859919979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/i2c open core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_master_bit_ctrl " "Found entity 1: i2c_master_bit_ctrl" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859919982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859919986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2copencore.v 1 1 " "Found 1 design units, including 1 entities, in source file i2copencore.v" { { "Info" "ISGN_ENTITY_NAME" "1 I2COpenCore " "Found entity 1: I2COpenCore" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859919991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859919991 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I2COpenCore " "Elaborating entity \"I2COpenCore\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1424859921343 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "address_slave_cam_read I2COpenCore.v(21) " "Verilog HDL or VHDL warning at I2COpenCore.v(21): object \"address_slave_cam_read\" assigned a value but never read" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1424859921346 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "enable I2COpenCore.v(87) " "Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable \"enable\", which holds its previous value in one or more paths through the always construct" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1424859921346 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write I2COpenCore.v(87) " "Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable \"write\", which holds its previous value in one or more paths through the always construct" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1424859921346 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address I2COpenCore.v(87) " "Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "writedata I2COpenCore.v(87) " "Verilog HDL Always Construct warning at I2COpenCore.v(87): inferring latch(es) for variable \"writedata\", which holds its previous value in one or more paths through the always construct" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 87 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "user_leds I2COpenCore.v(5) " "Output port \"user_leds\" at I2COpenCore.v(5) has no driver" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[0\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[0\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[1\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[1\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[2\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[2\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[3\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[3\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[4\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[4\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[5\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[5\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[6\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[6\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "writedata\[7\] I2COpenCore.v(98) " "Inferred latch for \"writedata\[7\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] I2COpenCore.v(98) " "Inferred latch for \"address\[0\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] I2COpenCore.v(98) " "Inferred latch for \"address\[1\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] I2COpenCore.v(98) " "Inferred latch for \"address\[2\]\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write I2COpenCore.v(98) " "Inferred latch for \"write\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "enable I2COpenCore.v(98) " "Inferred latch for \"enable\" at I2COpenCore.v(98)" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1424859921347 "|I2COpenCore"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:d1 " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:d1\"" {  } { { "I2COpenCore.v" "d1" { Text "C:/altera/I2CCore/I2COpenCore.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424859921350 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(13) " "Verilog HDL assignment warning at debouncer.v(13): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1424859921351 "|I2COpenCore|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(16) " "Verilog HDL assignment warning at debouncer.v(16): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1424859921351 "|I2COpenCore|debouncer:d1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 debouncer.v(18) " "Verilog HDL assignment warning at debouncer.v(18): truncated value with size 32 to match size of target (20)" {  } { { "../debouncer.v" "" { Text "C:/altera/debouncer.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1424859921352 "|I2COpenCore|debouncer:d1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_top i2c_master_top:i2c_master " "Elaborating entity \"i2c_master_top\" for hierarchy \"i2c_master_top:i2c_master\"" {  } { { "I2COpenCore.v" "i2c_master" { Text "C:/altera/I2CCore/I2COpenCore.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424859921361 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_byte_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller " "Elaborating entity \"i2c_master_byte_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\"" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "byte_controller" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 259 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424859921368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "i2c_master_bit_ctrl i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller " "Elaborating entity \"i2c_master_bit_ctrl\" for hierarchy \"i2c_master_top:i2c_master\|i2c_master_byte_ctrl:byte_controller\|i2c_master_bit_ctrl:bit_controller\"" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" "bit_controller" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_byte_ctrl.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1424859921374 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 i2c_master_bit_ctrl.v(263) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(263): truncated value with size 16 to match size of target (14)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1424859921378 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 14 i2c_master_bit_ctrl.v(264) " "Verilog HDL assignment warning at i2c_master_bit_ctrl.v(264): truncated value with size 32 to match size of target (14)" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1424859921378 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_IGNORED_FULL_CASE" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Synthesis Attribute warning at i2c_master_bit_ctrl.v(426): ignoring full_case attribute on case statement with explicit default case item" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10766 "Verilog HDL Synthesis Attribute warning at %1!s!: ignoring full_case attribute on case statement with explicit default case item" 0 0 "" 0 -1 1424859921378 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "i2c_master_bit_ctrl.v(426) " "Verilog HDL Case Statement information at i2c_master_bit_ctrl.v(426): all case item expressions in this case statement are onehot" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 426 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1 1424859921378 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WVRFX_L2_VERI_FULL_CASE_DIRECTIVE_EFFECTIVE" "i2c_master_bit_ctrl.v(422) " "Verilog HDL Case Statement warning at i2c_master_bit_ctrl.v(422): honored full_case synthesis attribute - differences between design synthesis and simulation may occur" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 422 0 0 } }  } 0 10208 "Verilog HDL Case Statement warning at %1!s!: honored full_case synthesis attribute - differences between design synthesis and simulation may occur" 0 0 "" 0 -1 1424859921378 "|I2COpenCore|i2c_master_top:i2c_master|i2c_master_byte_ctrl:byte_controller|i2c_master_bit_ctrl:bit_controller"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "reset_debs " "Net \"reset_debs\" is missing source, defaulting to GND" {  } { { "I2COpenCore.v" "reset_debs" { Text "C:/altera/I2CCore/I2COpenCore.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "" 0 -1 1424859921417 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "" 0 -1 1424859921417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6824 " "Found entity 1: altsyncram_6824" {  } { { "db/altsyncram_6824.tdf" "" { Text "C:/altera/I2CCore/db/altsyncram_6824.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859924142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859924142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_p0d.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_p0d.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_p0d " "Found entity 1: mux_p0d" {  } { { "db/mux_p0d.tdf" "" { Text "C:/altera/I2CCore/db/mux_p0d.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859924562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859924562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_73g.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_73g.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_73g " "Found entity 1: decode_73g" {  } { { "db/decode_73g.tdf" "" { Text "C:/altera/I2CCore/db/decode_73g.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859924686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859924686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uli.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uli.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uli " "Found entity 1: cntr_uli" {  } { { "db/cntr_uli.tdf" "" { Text "C:/altera/I2CCore/db/cntr_uli.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859924912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859924912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_nkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_nkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_nkc " "Found entity 1: cmpr_nkc" {  } { { "db/cmpr_nkc.tdf" "" { Text "C:/altera/I2CCore/db/cmpr_nkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859925016 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859925016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_idj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_idj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_idj " "Found entity 1: cntr_idj" {  } { { "db/cntr_idj.tdf" "" { Text "C:/altera/I2CCore/db/cntr_idj.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859925164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859925164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gki.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gki.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gki " "Found entity 1: cntr_gki" {  } { { "db/cntr_gki.tdf" "" { Text "C:/altera/I2CCore/db/cntr_gki.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859925297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859925297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_lkc " "Found entity 1: cmpr_lkc" {  } { { "db/cmpr_lkc.tdf" "" { Text "C:/altera/I2CCore/db/cmpr_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859925395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859925395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_s6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_s6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_s6j " "Found entity 1: cntr_s6j" {  } { { "db/cntr_s6j.tdf" "" { Text "C:/altera/I2CCore/db/cntr_s6j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859925507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859925507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hkc " "Found entity 1: cmpr_hkc" {  } { { "db/cmpr_hkc.tdf" "" { Text "C:/altera/I2CCore/db/cmpr_hkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1424859925607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1424859925607 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "" 0 -1 1424859925867 ""}
{ "Info" "IMLS_MLS_DUP_LATCH_INFO_HDR" "" "Duplicate LATCH primitives merged into single LATCH primitive" { { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata\[3\] writedata\[2\] " "Duplicate LATCH primitive \"writedata\[3\]\" merged with LATCH primitive \"writedata\[2\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1424859931559 ""} { "Info" "IMLS_MLS_DUP_LATCH_INFO" "writedata\[5\] writedata\[2\] " "Duplicate LATCH primitive \"writedata\[5\]\" merged with LATCH primitive \"writedata\[2\]\"" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13026 "Duplicate LATCH primitive \"%1!s!\" merged with LATCH primitive \"%2!s!\"" 0 0 "" 0 -1 1424859931559 ""}  } {  } 0 13025 "Duplicate LATCH primitives merged into single LATCH primitive" 0 0 "" 0 -1 1424859931559 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[0\] " "Latch address\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1424859931560 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1424859931560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "address\[1\] " "Latch address\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1424859931560 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1424859931560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writedata\[0\] " "Latch writedata\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_TRANSFER_TIP_COMES_FROM_SEND_WRITE_I2C_NEEDS_UPPER_ADDRESS" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1424859931560 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1424859931560 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writedata\[2\] " "Latch writedata\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1424859931561 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1424859931561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writedata\[6\] " "Latch writedata\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT_TRANSFER_TIP_COMES_FROM_INIT_I2C" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1424859931561 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1424859931561 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "writedata\[7\] " "Latch writedata\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA current_state.WAIT " "Ports D and ENA on the latch are fed by the same signal current_state.WAIT" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 15 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1424859931561 ""}  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 98 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1424859931561 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_top.v" 185 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 161 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 165 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 178 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 174 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 175 -1 0 } } { "../I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" "" { Text "C:/altera/I2C Open Core/i2c/trunk/rtl/verilog/i2c_master_bit_ctrl.v" 275 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1424859931570 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1424859931570 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[0\] GND " "Pin \"user_leds\[0\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[1\] GND " "Pin \"user_leds\[1\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[2\] GND " "Pin \"user_leds\[2\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[3\] GND " "Pin \"user_leds\[3\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[4\] GND " "Pin \"user_leds\[4\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[5\] GND " "Pin \"user_leds\[5\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[6\] GND " "Pin \"user_leds\[6\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "user_leds\[7\] GND " "Pin \"user_leds\[7\]\" is stuck at GND" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859931982 "|I2COpenCore|user_leds[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1424859931982 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.i2c_master_sda_pad_i i2c_sda " "Output pin \"pre_syn.bp.i2c_master_sda_pad_i\" driven by bidirectional pin \"i2c_sda\" cannot be tri-stated" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 6 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1424859931992 ""}
{ "Warning" "WFTM_TRI_TO_BIDIR_AND_OUTPUT_PIN" "pre_syn.bp.i2c_master_scl_pad_i i2c_scl " "Output pin \"pre_syn.bp.i2c_master_scl_pad_i\" driven by bidirectional pin \"i2c_scl\" cannot be tri-stated" {  } { { "I2COpenCore.v" "" { Text "C:/altera/I2CCore/I2COpenCore.v" 8 -1 0 } }  } 0 18029 "Output pin \"%1!s!\" driven by bidirectional pin \"%2!s!\" cannot be tri-stated" 0 0 "" 0 -1 1424859931993 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1424859932274 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "" 0 -1 1424859933122 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1424859933415 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1424859933416 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1424859934662 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 346 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 479 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1424859936705 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1424859936705 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "c:/altera/12.1sp1/quartus/libraries/megafunctions/sld_hub.vhd" 177 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1424859936866 "|I2COpenCore|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1424859936866 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "" 0 -1 1424859937099 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 217 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 217 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "" 0 -1 1424859938962 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1424859939102 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1424859939102 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2560 " "Implemented 2560 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1424859939788 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1424859939788 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1424859939788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2434 " "Implemented 2434 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1424859939788 ""} { "Info" "ICUT_CUT_TM_RAMS" "108 " "Implemented 108 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1424859939788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1424859939788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "429 " "Peak virtual memory: 429 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1424859939867 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 25 02:25:39 2015 " "Processing ended: Wed Feb 25 02:25:39 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1424859939867 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1424859939867 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1424859939867 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1424859939867 ""}
