Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date              : Thu May 29 17:37:45 2025
| Host              : gabriel-Inspiron-15-3511 running 64-bit Ubuntu 22.04.5 LTS
| Command           : report_timing -max_paths 10 -file ./report/sha_stream_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xcu50-fsvh2104
| Speed File        : -2  PRODUCTION 1.30 05-01-2022
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.756ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.178ns  (logic 1.480ns (46.573%)  route 1.698ns (53.427%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.749 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[3]
                         net (fo=1, routed)           0.379     3.128    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[27]
    SLICE_X70Y82         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.238 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[27]_i_1/O
                         net (fo=1, routed)           0.016     3.254    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_140
    SLICE_X70Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y82         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[27]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.254    
  -------------------------------------------------------------------
                         slack                                  4.756    

Slack (MET) :             4.771ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.163ns  (logic 1.528ns (48.312%)  route 1.635ns (51.688%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.783 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[5]
                         net (fo=1, routed)           0.284     3.067    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[29]
    SLICE_X70Y81         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.124     3.191 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[29]_i_1/O
                         net (fo=1, routed)           0.048     3.239    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_138
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y81         FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[29]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.239    
  -------------------------------------------------------------------
                         slack                                  4.771    

Slack (MET) :             4.776ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.158ns  (logic 1.491ns (47.216%)  route 1.667ns (52.784%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.734 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[2]
                         net (fo=1, routed)           0.348     3.082    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[26]
    SLICE_X70Y81         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.136     3.218 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[26]_i_1/O
                         net (fo=1, routed)           0.016     3.234    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_141
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y81         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.234    
  -------------------------------------------------------------------
                         slack                                  4.776    

Slack (MET) :             4.782ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.153ns  (logic 1.439ns (45.637%)  route 1.714ns (54.363%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.703 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[3]
                         net (fo=1, routed)           0.388     3.091    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[19]
    SLICE_X72Y80         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     3.202 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[19]_i_1/O
                         net (fo=1, routed)           0.027     3.229    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_148
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y80         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[19]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  4.782    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.470ns (46.739%)  route 1.675ns (53.261%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.696 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/O[5]
                         net (fo=1, routed)           0.336     3.032    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[13]
    SLICE_X72Y80         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.155 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[13]_i_1/O
                         net (fo=1, routed)           0.066     3.221    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_154
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X72Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X72Y80         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[13]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.423ns (45.259%)  route 1.721ns (54.741%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.067     2.688 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[2]
                         net (fo=1, routed)           0.406     3.094    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[18]
    SLICE_X70Y80         LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.110     3.204 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[18]_i_1/O
                         net (fo=1, routed)           0.016     3.220    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_149
    SLICE_X70Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y80         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y80         FDRE (Setup_CFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[18]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.145ns  (logic 1.455ns (46.262%)  route 1.690ns (53.738%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.707 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[4]
                         net (fo=1, routed)           0.325     3.032    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[20]
    SLICE_X71Y83         LUT3 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.155 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[20]_i_1/O
                         net (fo=1, routed)           0.066     3.221    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_147
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X71Y83         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[20]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.221    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.144ns  (logic 1.472ns (46.817%)  route 1.672ns (53.183%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKBWRCLK_DOUTBDOUT[10])
                                                      0.875     0.951 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTBDOUT[10]
                         net (fo=6, routed)           0.929     1.880    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTBDOUT[10]
    SLICE_X71Y79         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     1.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_7/O
                         net (fo=2, routed)           0.239     2.230    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_7_n_8
    SLICE_X71Y79         LUT4 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.145     2.375 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_15/O
                         net (fo=1, routed)           0.025     2.400    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[15]_i_15_n_8
    SLICE_X71Y79         CARRY8 (Prop_CARRY8_SLICEM_S[3]_CO[7])
                                                      0.163     2.563 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.589    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[15]_i_2_n_8
    SLICE_X71Y80         CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     2.604 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.630    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[23]_i_2_n_8
    SLICE_X71Y81         CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.067     2.697 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.412     3.109    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_9_fu_655_p2[26]
    SLICE_X68Y82         LUT3 (Prop_H5LUT_SLICEL_I1_O)
                                                      0.096     3.205 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_10_reg_290[26]_i_1/O
                         net (fo=1, routed)           0.015     3.220    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_174
    SLICE_X68Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X68Y82         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X68Y82         FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_10_reg_290_reg[26]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.220    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.803ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.131ns  (logic 1.486ns (47.459%)  route 1.645ns (52.541%))
  Logic Levels:           6  (CARRY8=3 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 8.020 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[6])
                                                      0.915     0.991 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[6]
                         net (fo=6, routed)           0.953     1.944    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[6]
    SLICE_X69Y76         LUT3 (Prop_G5LUT_SLICEL_I1_O)
                                                      0.111     2.055 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3/O
                         net (fo=2, routed)           0.284     2.339    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_3_n_8
    SLICE_X69Y76         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     2.429 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10/O
                         net (fo=1, routed)           0.010     2.439    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[7]_i_10_n_8
    SLICE_X69Y76         CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     2.554 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.580    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[7]_i_2_n_8
    SLICE_X69Y77         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     2.595 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.621    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[15]_i_2_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.737 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/O[7]
                         net (fo=1, routed)           0.297     3.034    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[23]
    SLICE_X70Y81         LUT3 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.124     3.158 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_1/O
                         net (fo=1, routed)           0.049     3.207    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_144
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.020     8.020    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X70Y81         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]/C
                         clock pessimism              0.000     8.020    
                         clock uncertainty           -0.035     7.985    
    SLICE_X70Y81         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     8.010    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[23]
  -------------------------------------------------------------------
                         required time                          8.010    
                         arrival time                          -3.207    
  -------------------------------------------------------------------
                         slack                                  4.803    

Slack (MET) :             4.808ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ap_clk rise@8.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 1.455ns (46.533%)  route 1.672ns (53.467%))
  Logic Levels:           5  (CARRY8=2 LUT3=2 LUT4=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.021ns = ( 8.021 - 8.000 ) 
    Source Clock Delay      (SCD):    0.076ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.076     0.076    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[19])
                                                      0.878     0.954 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/ram_reg_bram_0/DOUTADOUT[19]
                         net (fo=6, routed)           1.098     2.052    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/DOUTADOUT[19]
    SLICE_X69Y78         LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.110     2.162 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6/O
                         net (fo=2, routed)           0.172     2.334    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_6_n_8
    SLICE_X69Y78         LUT4 (Prop_E6LUT_SLICEL_I3_O)
                                                      0.147     2.481 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14/O
                         net (fo=1, routed)           0.007     2.488    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[23]_i_14_n_8
    SLICE_X69Y78         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     2.641 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2/CO[7]
                         net (fo=1, routed)           0.026     2.667    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[23]_i_2_n_8
    SLICE_X69Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     2.723 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.342     3.065    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/A_10_fu_803_p2[24]
    SLICE_X71Y83         LUT3 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.111     3.176 r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U/B_11_reg_311[24]_i_1/O
                         net (fo=1, routed)           0.027     3.203    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/W_U_n_143
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     8.000     8.000 r  
                                                      0.000     8.000 r  ap_clk (IN)
                         net (fo=1636, unset)         0.021     8.021    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/ap_clk
    SLICE_X71Y83         FDRE                                         r  bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]/C
                         clock pessimism              0.000     8.021    
                         clock uncertainty           -0.035     7.986    
    SLICE_X71Y83         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.025     8.011    bd_0_i/hls_inst/inst/grp_sha_transform_fu_403/B_11_reg_311_reg[24]
  -------------------------------------------------------------------
                         required time                          8.011    
                         arrival time                          -3.203    
  -------------------------------------------------------------------
                         slack                                  4.808    




