
../repos/coreutils/gnulib-tests/bench-sha224:     file format elf32-littlearm


Disassembly of section .init:

0001043c <.init>:
   1043c:	push	{r3, lr}
   10440:	bl	107a0 <abort@plt+0x2c0>
   10444:	pop	{r3, pc}

Disassembly of section .plt:

00010448 <strtol@plt-0x14>:
   10448:	push	{lr}		; (str lr, [sp, #-4]!)
   1044c:	ldr	lr, [pc, #4]	; 10458 <strtol@plt-0x4>
   10450:	add	lr, pc, lr
   10454:	ldr	pc, [lr, #8]!
   10458:	andeq	r3, r1, r8, lsr #23

0001045c <strtol@plt>:
   1045c:	add	ip, pc, #0, 12
   10460:	add	ip, ip, #77824	; 0x13000
   10464:	ldr	pc, [ip, #2984]!	; 0xba8

00010468 <memcpy@plt>:
   10468:	add	ip, pc, #0, 12
   1046c:	add	ip, ip, #77824	; 0x13000
   10470:	ldr	pc, [ip, #2976]!	; 0xba0

00010474 <gettimeofday@plt>:
   10474:	add	ip, pc, #0, 12
   10478:	add	ip, ip, #77824	; 0x13000
   1047c:	ldr	pc, [ip, #2968]!	; 0xb98

00010480 <malloc@plt>:
   10480:	add	ip, pc, #0, 12
   10484:	add	ip, ip, #77824	; 0x13000
   10488:	ldr	pc, [ip, #2960]!	; 0xb90

0001048c <__libc_start_main@plt>:
   1048c:	add	ip, pc, #0, 12
   10490:	add	ip, ip, #77824	; 0x13000
   10494:	ldr	pc, [ip, #2952]!	; 0xb88

00010498 <__gmon_start__@plt>:
   10498:	add	ip, pc, #0, 12
   1049c:	add	ip, ip, #77824	; 0x13000
   104a0:	ldr	pc, [ip, #2944]!	; 0xb80

000104a4 <exit@plt>:
   104a4:	add	ip, pc, #0, 12
   104a8:	add	ip, ip, #77824	; 0x13000
   104ac:	ldr	pc, [ip, #2936]!	; 0xb78

000104b0 <__errno_location@plt>:
   104b0:	add	ip, pc, #0, 12
   104b4:	add	ip, ip, #77824	; 0x13000
   104b8:	ldr	pc, [ip, #2928]!	; 0xb70

000104bc <__printf_chk@plt>:
   104bc:	add	ip, pc, #0, 12
   104c0:	add	ip, ip, #77824	; 0x13000
   104c4:	ldr	pc, [ip, #2920]!	; 0xb68

000104c8 <__fprintf_chk@plt>:
   104c8:	add	ip, pc, #0, 12
   104cc:	add	ip, ip, #77824	; 0x13000
   104d0:	ldr	pc, [ip, #2912]!	; 0xb60

000104d4 <getrusage@plt>:
   104d4:	add	ip, pc, #0, 12
   104d8:	add	ip, ip, #77824	; 0x13000
   104dc:	ldr	pc, [ip, #2904]!	; 0xb58

000104e0 <abort@plt>:
   104e0:	add	ip, pc, #0, 12
   104e4:	add	ip, ip, #77824	; 0x13000
   104e8:	ldr	pc, [ip, #2896]!	; 0xb50

Disassembly of section .text:

000104f0 <.text>:
   104f0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   104f4:	vpush	{d8}
   104f8:	cmp	r0, #3
   104fc:	mov	r7, r1
   10500:	sub	sp, sp, #120	; 0x78
   10504:	bne	10714 <abort@plt+0x234>
   10508:	mov	r2, #10
   1050c:	mov	r1, #0
   10510:	ldr	r0, [r7, #4]
   10514:	bl	1045c <strtol@plt>
   10518:	mov	r2, #10
   1051c:	mov	r1, #0
   10520:	mov	r4, r0
   10524:	ldr	r0, [r7, #8]
   10528:	bl	1045c <strtol@plt>
   1052c:	mov	r5, r0
   10530:	mov	r0, r4
   10534:	bl	13088 <abort@plt+0x2ba8>
   10538:	subs	r6, r0, #0
   1053c:	beq	106f4 <abort@plt+0x214>
   10540:	cmp	r4, #0
   10544:	beq	105b0 <abort@plt+0xd0>
   10548:	ldr	r7, [pc, #496]	; 10740 <abort@plt+0x260>
   1054c:	ldr	lr, [pc, #496]	; 10744 <abort@plt+0x264>
   10550:	mov	r0, r6
   10554:	mov	r2, #0
   10558:	mov	ip, #101	; 0x65
   1055c:	umull	r1, r3, r7, r2
   10560:	umull	r8, r1, lr, r2
   10564:	sub	r9, r2, #5
   10568:	sub	r8, r2, #1
   1056c:	sub	sl, r2, r1
   10570:	lsr	r3, r3, #6
   10574:	mul	r8, r9, r8
   10578:	add	r1, r1, sl, lsr #1
   1057c:	rsb	r9, r3, r3, lsl #5
   10580:	lsr	r1, r1, #6
   10584:	add	r9, r3, r9, lsl #3
   10588:	mul	r8, r2, r8
   1058c:	mul	r1, ip, r1
   10590:	add	r3, r3, r9, lsl #1
   10594:	rsb	r3, r3, r2, lsl #1
   10598:	sub	r3, r3, r1
   1059c:	add	r2, r2, #1
   105a0:	add	r3, r3, r8, lsr #6
   105a4:	cmp	r4, r2
   105a8:	strb	r3, [r0], #1
   105ac:	bne	1055c <abort@plt+0x7c>
   105b0:	add	r8, sp, #48	; 0x30
   105b4:	mov	r1, r8
   105b8:	mov	r0, #0
   105bc:	bl	104d4 <getrusage@plt>
   105c0:	ldm	r8, {r0, r1}
   105c4:	add	r2, sp, #20
   105c8:	add	r3, sp, #56	; 0x38
   105cc:	stm	r2, {r0, r1}
   105d0:	ldm	r3, {r0, r1}
   105d4:	add	r3, sp, #28
   105d8:	stm	r3, {r0, r1}
   105dc:	mov	r1, #0
   105e0:	add	r0, sp, #12
   105e4:	bl	10474 <gettimeofday@plt>
   105e8:	cmp	r5, #0
   105ec:	movgt	r7, #0
   105f0:	ble	10610 <abort@plt+0x130>
   105f4:	add	r7, r7, #1
   105f8:	mov	r2, r8
   105fc:	mov	r1, r4
   10600:	mov	r0, r6
   10604:	bl	12fe8 <abort@plt+0x2b08>
   10608:	cmp	r7, r5
   1060c:	bne	105f4 <abort@plt+0x114>
   10610:	mov	r1, #0
   10614:	add	r0, sp, #4
   10618:	bl	10474 <gettimeofday@plt>
   1061c:	mov	r1, r8
   10620:	mov	r0, #0
   10624:	bl	104d4 <getrusage@plt>
   10628:	ldr	r3, [sp, #12]
   1062c:	ldr	ip, [sp, #4]
   10630:	ldr	r1, [pc, #272]	; 10748 <abort@plt+0x268>
   10634:	ldr	r2, [sp, #8]
   10638:	sub	ip, ip, r3
   1063c:	ldr	r3, [sp, #16]
   10640:	mla	ip, r1, ip, r2
   10644:	vldr	d8, [pc, #236]	; 10738 <abort@plt+0x258>
   10648:	ldr	r2, [sp, #28]
   1064c:	sub	ip, ip, r3
   10650:	ldr	r4, [sp, #48]	; 0x30
   10654:	vmov	s15, ip
   10658:	ldr	r3, [sp, #20]
   1065c:	ldr	lr, [sp, #56]	; 0x38
   10660:	ldr	r0, [sp, #60]	; 0x3c
   10664:	vcvt.f64.s32	d7, s15
   10668:	sub	r4, r4, r3
   1066c:	sub	lr, lr, r2
   10670:	ldr	r3, [sp, #52]	; 0x34
   10674:	mla	lr, r1, lr, r0
   10678:	mla	r4, r1, r4, r3
   1067c:	vdiv.f64	d6, d7, d8
   10680:	ldr	r0, [sp, #24]
   10684:	ldr	r1, [sp, #32]
   10688:	sub	r4, r4, r0
   1068c:	sub	lr, lr, r1
   10690:	mov	r0, #1
   10694:	ldr	r1, [pc, #176]	; 1074c <abort@plt+0x26c>
   10698:	str	ip, [sp, #36]	; 0x24
   1069c:	str	lr, [sp, #44]	; 0x2c
   106a0:	str	r4, [sp, #40]	; 0x28
   106a4:	vmov	r2, r3, d6
   106a8:	bl	104bc <__printf_chk@plt>
   106ac:	vldr	s15, [sp, #40]	; 0x28
   106b0:	ldr	r1, [pc, #152]	; 10750 <abort@plt+0x270>
   106b4:	mov	r0, #1
   106b8:	vcvt.f64.s32	d7, s15
   106bc:	vdiv.f64	d6, d7, d8
   106c0:	vmov	r2, r3, d6
   106c4:	bl	104bc <__printf_chk@plt>
   106c8:	vldr	s15, [sp, #44]	; 0x2c
   106cc:	ldr	r1, [pc, #128]	; 10754 <abort@plt+0x274>
   106d0:	mov	r0, #1
   106d4:	vcvt.f64.s32	d7, s15
   106d8:	vdiv.f64	d6, d7, d8
   106dc:	vmov	r2, r3, d6
   106e0:	bl	104bc <__printf_chk@plt>
   106e4:	mov	r0, #0
   106e8:	add	sp, sp, #120	; 0x78
   106ec:	vpop	{d8}
   106f0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   106f4:	ldr	r1, [pc, #92]	; 10758 <abort@plt+0x278>
   106f8:	ldr	r3, [r7]
   106fc:	ldr	r2, [pc, #88]	; 1075c <abort@plt+0x27c>
   10700:	ldr	r0, [r1]
   10704:	mov	r1, #1
   10708:	bl	104c8 <__fprintf_chk@plt>
   1070c:	mov	r0, #1
   10710:	b	106e8 <abort@plt+0x208>
   10714:	ldr	r1, [pc, #60]	; 10758 <abort@plt+0x278>
   10718:	ldr	r3, [r7]
   1071c:	ldr	r2, [pc, #60]	; 10760 <abort@plt+0x280>
   10720:	ldr	r0, [r1]
   10724:	mov	r1, #1
   10728:	bl	104c8 <__fprintf_chk@plt>
   1072c:	mov	r0, #1
   10730:	bl	104a4 <exit@plt>
   10734:	nop			; (mov r0, r0)
   10738:	andeq	r0, r0, r0
   1073c:	smlawbmi	lr, r0, r4, r8
   10740:	sbcscs	r6, r5, r9, lsr fp
   10744:	strbtmi	r8, [pc], #-1623	; 1074c <abort@plt+0x26c>
   10748:	andeq	r4, pc, r0, asr #4
   1074c:	andeq	r3, r1, r8, asr r1
   10750:	andeq	r3, r1, r8, ror #2
   10754:	andeq	r3, r1, r4, ror r1
   10758:	andeq	r4, r2, r8, asr #32
   1075c:	andeq	r3, r1, r0, asr #2
   10760:	andeq	r3, r1, r4, lsr #2
   10764:	mov	fp, #0
   10768:	mov	lr, #0
   1076c:	pop	{r1}		; (ldr r1, [sp], #4)
   10770:	mov	r2, sp
   10774:	push	{r2}		; (str r2, [sp, #-4]!)
   10778:	push	{r0}		; (str r0, [sp, #-4]!)
   1077c:	ldr	ip, [pc, #16]	; 10794 <abort@plt+0x2b4>
   10780:	push	{ip}		; (str ip, [sp, #-4]!)
   10784:	ldr	r0, [pc, #12]	; 10798 <abort@plt+0x2b8>
   10788:	ldr	r3, [pc, #12]	; 1079c <abort@plt+0x2bc>
   1078c:	bl	1048c <__libc_start_main@plt>
   10790:	bl	104e0 <abort@plt>
   10794:	andeq	r3, r1, r4, lsl r1
   10798:	strdeq	r0, [r1], -r0	; <UNPREDICTABLE>
   1079c:	strheq	r3, [r1], -r4
   107a0:	ldr	r3, [pc, #20]	; 107bc <abort@plt+0x2dc>
   107a4:	ldr	r2, [pc, #20]	; 107c0 <abort@plt+0x2e0>
   107a8:	add	r3, pc, r3
   107ac:	ldr	r2, [r3, r2]
   107b0:	cmp	r2, #0
   107b4:	bxeq	lr
   107b8:	b	10498 <__gmon_start__@plt>
   107bc:	andeq	r3, r1, r0, asr r8
   107c0:	andeq	r0, r0, ip, lsr r0
   107c4:	ldr	r3, [pc, #28]	; 107e8 <abort@plt+0x308>
   107c8:	ldr	r0, [pc, #28]	; 107ec <abort@plt+0x30c>
   107cc:	sub	r3, r3, r0
   107d0:	cmp	r3, #6
   107d4:	bxls	lr
   107d8:	ldr	r3, [pc, #16]	; 107f0 <abort@plt+0x310>
   107dc:	cmp	r3, #0
   107e0:	bxeq	lr
   107e4:	bx	r3
   107e8:	andeq	r4, r2, fp, asr #32
   107ec:	andeq	r4, r2, r8, asr #32
   107f0:	andeq	r0, r0, r0
   107f4:	ldr	r1, [pc, #36]	; 10820 <abort@plt+0x340>
   107f8:	ldr	r0, [pc, #36]	; 10824 <abort@plt+0x344>
   107fc:	sub	r1, r1, r0
   10800:	asr	r1, r1, #2
   10804:	add	r1, r1, r1, lsr #31
   10808:	asrs	r1, r1, #1
   1080c:	bxeq	lr
   10810:	ldr	r3, [pc, #16]	; 10828 <abort@plt+0x348>
   10814:	cmp	r3, #0
   10818:	bxeq	lr
   1081c:	bx	r3
   10820:	andeq	r4, r2, r8, asr #32
   10824:	andeq	r4, r2, r8, asr #32
   10828:	andeq	r0, r0, r0
   1082c:	push	{r4, lr}
   10830:	ldr	r4, [pc, #24]	; 10850 <abort@plt+0x370>
   10834:	ldrb	r3, [r4]
   10838:	cmp	r3, #0
   1083c:	popne	{r4, pc}
   10840:	bl	107c4 <abort@plt+0x2e4>
   10844:	mov	r3, #1
   10848:	strb	r3, [r4]
   1084c:	pop	{r4, pc}
   10850:	andeq	r4, r2, ip, asr #32
   10854:	ldr	r0, [pc, #40]	; 10884 <abort@plt+0x3a4>
   10858:	ldr	r3, [r0]
   1085c:	cmp	r3, #0
   10860:	bne	10868 <abort@plt+0x388>
   10864:	b	107f4 <abort@plt+0x314>
   10868:	ldr	r3, [pc, #24]	; 10888 <abort@plt+0x3a8>
   1086c:	cmp	r3, #0
   10870:	beq	10864 <abort@plt+0x384>
   10874:	push	{r4, lr}
   10878:	blx	r3
   1087c:	pop	{r4, lr}
   10880:	b	107f4 <abort@plt+0x314>
   10884:	andeq	r3, r2, r4, lsl pc
   10888:	andeq	r0, r0, r0
   1088c:	ldr	r2, [pc, #80]	; 108e4 <abort@plt+0x404>
   10890:	ldr	r3, [pc, #80]	; 108e8 <abort@plt+0x408>
   10894:	push	{r4, r5, lr}
   10898:	ldr	ip, [pc, #76]	; 108ec <abort@plt+0x40c>
   1089c:	ldr	r5, [pc, #76]	; 108f0 <abort@plt+0x410>
   108a0:	ldr	r4, [pc, #76]	; 108f4 <abort@plt+0x414>
   108a4:	ldr	lr, [pc, #76]	; 108f8 <abort@plt+0x418>
   108a8:	ldr	r1, [pc, #76]	; 108fc <abort@plt+0x41c>
   108ac:	str	r2, [r0]
   108b0:	ldr	r2, [pc, #72]	; 10900 <abort@plt+0x420>
   108b4:	str	r3, [r0, #4]
   108b8:	mov	r3, #0
   108bc:	str	r5, [r0, #8]
   108c0:	str	r4, [r0, #12]
   108c4:	str	lr, [r0, #16]
   108c8:	str	ip, [r0, #20]
   108cc:	str	r1, [r0, #24]
   108d0:	str	r2, [r0, #28]
   108d4:	str	r3, [r0, #36]	; 0x24
   108d8:	str	r3, [r0, #32]
   108dc:	str	r3, [r0, #40]	; 0x28
   108e0:	pop	{r4, r5, pc}
   108e4:	bvs	28a288 <stderr@@GLIBC_2.4+0x266240>
   108e8:	bllt	19fc304 <stderr@@GLIBC_2.4+0x19d82bc>
   108ec:	blls	16ab24 <stderr@@GLIBC_2.4+0x146adc>
   108f0:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   108f4:	strbge	pc, [pc, #-1338]	; 103c2 <strtol@plt-0x9a>	; <UNPREDICTABLE>
   108f8:	tstpl	lr, pc, ror r2
   108fc:	svcne	0x0083d9ab
   10900:	blpl	ff843d6c <stderr@@GLIBC_2.4+0xff81fd24>
   10904:	ldr	r2, [pc, #80]	; 1095c <abort@plt+0x47c>
   10908:	ldr	r3, [pc, #80]	; 10960 <abort@plt+0x480>
   1090c:	push	{r4, r5, lr}
   10910:	ldr	ip, [pc, #76]	; 10964 <abort@plt+0x484>
   10914:	ldr	r5, [pc, #76]	; 10968 <abort@plt+0x488>
   10918:	ldr	r4, [pc, #76]	; 1096c <abort@plt+0x48c>
   1091c:	ldr	lr, [pc, #76]	; 10970 <abort@plt+0x490>
   10920:	ldr	r1, [pc, #76]	; 10974 <abort@plt+0x494>
   10924:	str	r2, [r0]
   10928:	ldr	r2, [pc, #72]	; 10978 <abort@plt+0x498>
   1092c:	str	r3, [r0, #4]
   10930:	mov	r3, #0
   10934:	str	r5, [r0, #8]
   10938:	str	r4, [r0, #12]
   1093c:	str	lr, [r0, #16]
   10940:	str	ip, [r0, #20]
   10944:	str	r1, [r0, #24]
   10948:	str	r2, [r0, #28]
   1094c:	str	r3, [r0, #36]	; 0x24
   10950:	str	r3, [r0, #32]
   10954:	str	r3, [r0, #40]	; 0x28
   10958:	pop	{r4, r5, pc}
   1095c:	ldrdgt	r9, [r5, -r8]
   10960:	ldrbtcc	sp, [ip], -r7, lsl #10
   10964:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   10968:	rsbscc	sp, r0, r7, lsl sp
   1096c:			; <UNDEFINED> instruction: 0xf70e5939
   10970:			; <UNDEFINED> instruction: 0xffc00b31
   10974:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   10978:	cdplt	15, 15, cr4, cr10, cr4, {5}
   1097c:	push	{lr}		; (str lr, [sp, #-4]!)
   10980:	sub	r2, r0, #4
   10984:	add	lr, r0, #28
   10988:	mov	ip, r1
   1098c:	ldr	r3, [r2, #4]!
   10990:	rev	r3, r3
   10994:	cmp	r2, lr
   10998:	str	r3, [ip], #4
   1099c:	bne	1098c <abort@plt+0x4ac>
   109a0:	mov	r0, r1
   109a4:	pop	{pc}		; (ldr pc, [sp], #4)
   109a8:	push	{lr}		; (str lr, [sp, #-4]!)
   109ac:	sub	r2, r0, #4
   109b0:	add	lr, r0, #24
   109b4:	mov	ip, r1
   109b8:	ldr	r3, [r2, #4]!
   109bc:	rev	r3, r3
   109c0:	cmp	r2, lr
   109c4:	str	r3, [ip], #4
   109c8:	bne	109b8 <abort@plt+0x4d8>
   109cc:	mov	r0, r1
   109d0:	pop	{pc}		; (ldr pc, [sp], #4)
   109d4:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   109d8:	sub	sp, sp, #188	; 0xbc
   109dc:	ldr	r3, [r2, #32]
   109e0:	mov	lr, r2
   109e4:	str	r2, [sp, #116]	; 0x74
   109e8:	bic	ip, r1, #3
   109ec:	ldr	r2, [r2, #36]	; 0x24
   109f0:	add	r3, r1, r3
   109f4:	add	ip, r0, ip
   109f8:	cmp	r1, r3
   109fc:	addhi	r2, r2, #1
   10a00:	cmp	r0, ip
   10a04:	str	r2, [lr, #36]	; 0x24
   10a08:	str	r3, [lr, #32]
   10a0c:	str	ip, [sp, #112]	; 0x70
   10a10:	ldr	r9, [lr]
   10a14:	ldmib	lr, {r8, sl}
   10a18:	ldr	r6, [lr, #12]
   10a1c:	ldr	fp, [lr, #16]
   10a20:	ldr	r2, [lr, #20]
   10a24:	ldr	r7, [lr, #24]
   10a28:	ldr	r3, [lr, #28]
   10a2c:	bcs	12cb4 <abort@plt+0x27d4>
   10a30:	str	r0, [sp, #76]	; 0x4c
   10a34:	mov	r5, r8
   10a38:	mov	ip, r6
   10a3c:	mov	r1, r2
   10a40:	mov	r0, r3
   10a44:	str	r3, [sp, #108]	; 0x6c
   10a48:	str	r7, [sp, #104]	; 0x68
   10a4c:	str	r2, [sp, #100]	; 0x64
   10a50:	str	fp, [sp, #96]	; 0x60
   10a54:	str	r6, [sp, #92]	; 0x5c
   10a58:	str	sl, [sp, #88]	; 0x58
   10a5c:	str	r8, [sp, #84]	; 0x54
   10a60:	str	r9, [sp, #80]	; 0x50
   10a64:	ldr	r3, [sp, #76]	; 0x4c
   10a68:	add	lr, sp, #120	; 0x78
   10a6c:	sub	r2, r3, #4
   10a70:	add	r4, r3, #60	; 0x3c
   10a74:	ldr	r3, [r2, #4]!
   10a78:	rev	r3, r3
   10a7c:	cmp	r4, r2
   10a80:	str	r3, [lr], #4
   10a84:	bne	10a74 <abort@plt+0x594>
   10a88:	ldr	r2, [sp, #120]	; 0x78
   10a8c:	ldr	r4, [pc, #4088]	; 11a8c <abort@plt+0x15ac>
   10a90:	ror	r3, fp, #11
   10a94:	add	r4, r2, r4
   10a98:	eor	r3, r3, fp, ror #6
   10a9c:	eor	lr, r1, r7
   10aa0:	orr	r6, r9, r5
   10aa4:	eor	r3, r3, fp, ror #25
   10aa8:	ror	r2, r9, #13
   10aac:	add	r0, r4, r0
   10ab0:	and	r6, r6, sl
   10ab4:	and	r4, r9, r5
   10ab8:	and	lr, lr, fp
   10abc:	eor	r2, r2, r9, ror #2
   10ac0:	add	r0, r3, r0
   10ac4:	ldr	r3, [sp, #124]	; 0x7c
   10ac8:	eor	lr, lr, r7
   10acc:	orr	r4, r6, r4
   10ad0:	eor	r2, r2, r9, ror #22
   10ad4:	add	r0, r0, lr
   10ad8:	add	r2, r2, r4
   10adc:	add	r3, r3, #1895825408	; 0x71000000
   10ae0:	add	ip, r0, ip
   10ae4:	add	r3, r3, #3620864	; 0x374000
   10ae8:	add	r0, r2, r0
   10aec:	eor	r4, fp, r1
   10af0:	add	r3, r3, #1168	; 0x490
   10af4:	orr	r8, r0, r9
   10af8:	and	r4, r4, ip
   10afc:	ror	lr, ip, #11
   10b00:	ror	r2, r0, #13
   10b04:	add	r3, r3, #1
   10b08:	eor	r4, r4, r1
   10b0c:	and	r8, r8, r5
   10b10:	add	r3, r3, r7
   10b14:	eor	lr, lr, ip, ror #6
   10b18:	and	r7, r0, r9
   10b1c:	eor	r2, r2, r0, ror #2
   10b20:	eor	lr, lr, ip, ror #25
   10b24:	eor	r2, r2, r0, ror #22
   10b28:	add	r3, r4, r3
   10b2c:	orr	r7, r8, r7
   10b30:	add	r3, r3, lr
   10b34:	add	r7, r2, r7
   10b38:	add	r6, r3, sl
   10b3c:	ldr	r2, [sp, #128]	; 0x80
   10b40:	add	r3, r7, r3
   10b44:	ldr	r7, [pc, #3908]	; 11a90 <abort@plt+0x15b0>
   10b48:	eor	lr, ip, fp
   10b4c:	add	r7, r2, r7
   10b50:	orr	r8, r0, r3
   10b54:	and	lr, lr, r6
   10b58:	ror	r4, r6, #11
   10b5c:	ror	r2, r3, #13
   10b60:	eor	lr, lr, fp
   10b64:	and	r8, r8, r9
   10b68:	add	r1, r7, r1
   10b6c:	eor	r4, r4, r6, ror #6
   10b70:	and	r7, r0, r3
   10b74:	eor	r2, r2, r3, ror #2
   10b78:	eor	r4, r4, r6, ror #25
   10b7c:	orr	r7, r8, r7
   10b80:	eor	r2, r2, r3, ror #22
   10b84:	add	r1, lr, r1
   10b88:	add	r1, r1, r4
   10b8c:	add	lr, r2, r7
   10b90:	add	r5, r1, r5
   10b94:	add	lr, lr, r1
   10b98:	ldr	r2, [sp, #132]	; 0x84
   10b9c:	ldr	r8, [pc, #3824]	; 11a94 <abort@plt+0x15b4>
   10ba0:	eor	r7, ip, r6
   10ba4:	add	r8, r2, r8
   10ba8:	orr	r1, r3, lr
   10bac:	and	r7, r7, r5
   10bb0:	ror	r4, r5, #11
   10bb4:	ror	r2, lr, #13
   10bb8:	eor	r7, r7, ip
   10bbc:	add	fp, r8, fp
   10bc0:	eor	r4, r4, r5, ror #6
   10bc4:	and	r8, r3, lr
   10bc8:	and	r1, r1, r0
   10bcc:	eor	r2, r2, lr, ror #2
   10bd0:	eor	r4, r4, r5, ror #25
   10bd4:	eor	r2, r2, lr, ror #22
   10bd8:	add	fp, r7, fp
   10bdc:	orr	r1, r1, r8
   10be0:	add	fp, fp, r4
   10be4:	add	r1, r2, r1
   10be8:	add	r1, r1, fp
   10bec:	add	r2, fp, r9
   10bf0:	ldr	r7, [sp, #136]	; 0x88
   10bf4:	ldr	sl, [pc, #3740]	; 11a98 <abort@plt+0x15b8>
   10bf8:	eor	r4, r6, r5
   10bfc:	add	sl, r7, sl
   10c00:	orr	r8, lr, r1
   10c04:	and	r4, r4, r2
   10c08:	ror	r9, r2, #11
   10c0c:	ror	r7, r1, #13
   10c10:	eor	r4, r4, r6
   10c14:	add	ip, sl, ip
   10c18:	eor	r9, r9, r2, ror #6
   10c1c:	and	sl, lr, r1
   10c20:	and	r8, r8, r3
   10c24:	eor	r7, r7, r1, ror #2
   10c28:	eor	r9, r9, r2, ror #25
   10c2c:	orr	r8, r8, sl
   10c30:	add	ip, r4, ip
   10c34:	eor	r7, r7, r1, ror #22
   10c38:	add	ip, ip, r9
   10c3c:	add	r7, r7, r8
   10c40:	add	r4, r0, ip
   10c44:	ldr	sl, [pc, #3664]	; 11a9c <abort@plt+0x15bc>
   10c48:	add	ip, r7, ip
   10c4c:	ldr	r7, [sp, #140]	; 0x8c
   10c50:	eor	r0, r5, r2
   10c54:	add	sl, r7, sl
   10c58:	orr	r8, r1, ip
   10c5c:	and	r0, r0, r4
   10c60:	ror	r9, r4, #11
   10c64:	ror	r7, ip, #13
   10c68:	eor	r0, r0, r5
   10c6c:	add	r6, sl, r6
   10c70:	eor	r9, r9, r4, ror #6
   10c74:	and	sl, r1, ip
   10c78:	and	r8, r8, lr
   10c7c:	eor	r7, r7, ip, ror #2
   10c80:	eor	r9, r9, r4, ror #25
   10c84:	orr	r8, r8, sl
   10c88:	eor	r7, r7, ip, ror #22
   10c8c:	add	r6, r0, r6
   10c90:	add	r6, r6, r9
   10c94:	add	r0, r7, r8
   10c98:	add	r0, r0, r6
   10c9c:	add	r3, r3, r6
   10ca0:	ldr	r7, [sp, #144]	; 0x90
   10ca4:	ldr	sl, [pc, #3572]	; 11aa0 <abort@plt+0x15c0>
   10ca8:	eor	r6, r2, r4
   10cac:	add	sl, r7, sl
   10cb0:	orr	r8, ip, r0
   10cb4:	and	r6, r6, r3
   10cb8:	ror	r9, r3, #11
   10cbc:	ror	r7, r0, #13
   10cc0:	eor	r6, r6, r2
   10cc4:	add	r5, sl, r5
   10cc8:	eor	r9, r9, r3, ror #6
   10ccc:	and	sl, ip, r0
   10cd0:	and	r8, r8, r1
   10cd4:	eor	r7, r7, r0, ror #2
   10cd8:	eor	r9, r9, r3, ror #25
   10cdc:	orr	r8, r8, sl
   10ce0:	eor	r7, r7, r0, ror #22
   10ce4:	add	r5, r6, r5
   10ce8:	add	r5, r5, r9
   10cec:	add	r6, r7, r8
   10cf0:	add	r6, r6, r5
   10cf4:	add	lr, lr, r5
   10cf8:	ldr	r7, [sp, #148]	; 0x94
   10cfc:	ldr	r9, [pc, #3488]	; 11aa4 <abort@plt+0x15c4>
   10d00:	eor	r5, r4, r3
   10d04:	add	r9, r7, r9
   10d08:	orr	r8, r0, r6
   10d0c:	and	r5, r5, lr
   10d10:	ror	sl, lr, #11
   10d14:	ror	r7, r6, #13
   10d18:	and	fp, r0, r6
   10d1c:	eor	r5, r5, r4
   10d20:	add	r2, r9, r2
   10d24:	eor	sl, sl, lr, ror #6
   10d28:	and	r8, r8, ip
   10d2c:	eor	r7, r7, r6, ror #2
   10d30:	eor	sl, sl, lr, ror #25
   10d34:	orr	r8, r8, fp
   10d38:	add	r2, r5, r2
   10d3c:	eor	r7, r7, r6, ror #22
   10d40:	add	r2, r2, sl
   10d44:	add	r7, r7, r8
   10d48:	add	r9, r7, r2
   10d4c:	add	r1, r1, r2
   10d50:	ldr	r5, [sp, #152]	; 0x98
   10d54:	ldr	sl, [pc, #3404]	; 11aa8 <abort@plt+0x15c8>
   10d58:	eor	r2, r3, lr
   10d5c:	add	sl, r5, sl
   10d60:	orr	r7, r6, r9
   10d64:	and	r2, r2, r1
   10d68:	ror	r8, r1, #11
   10d6c:	ror	r5, r9, #13
   10d70:	and	fp, r6, r9
   10d74:	eor	r2, r2, r3
   10d78:	add	r4, sl, r4
   10d7c:	eor	r8, r8, r1, ror #6
   10d80:	and	r7, r7, r0
   10d84:	eor	r5, r5, r9, ror #2
   10d88:	eor	r8, r8, r1, ror #25
   10d8c:	orr	r7, r7, fp
   10d90:	add	r4, r2, r4
   10d94:	eor	r5, r5, r9, ror #22
   10d98:	add	r4, r4, r8
   10d9c:	add	r5, r5, r7
   10da0:	add	sl, r5, r4
   10da4:	add	ip, ip, r4
   10da8:	ldr	r8, [pc, #3324]	; 11aac <abort@plt+0x15cc>
   10dac:	ldr	r4, [sp, #156]	; 0x9c
   10db0:	eor	r2, lr, r1
   10db4:	add	r8, r4, r8
   10db8:	orr	r5, r9, sl
   10dbc:	and	r2, r2, ip
   10dc0:	ror	r7, ip, #11
   10dc4:	ror	r4, sl, #13
   10dc8:	eor	r2, r2, lr
   10dcc:	add	r3, r8, r3
   10dd0:	eor	r7, r7, ip, ror #6
   10dd4:	and	r8, r9, sl
   10dd8:	and	r5, r5, r6
   10ddc:	eor	r4, r4, sl, ror #2
   10de0:	eor	r7, r7, ip, ror #25
   10de4:	orr	r5, r5, r8
   10de8:	add	r3, r2, r3
   10dec:	eor	r4, r4, sl, ror #22
   10df0:	add	r3, r3, r7
   10df4:	add	r4, r4, r5
   10df8:	add	fp, r4, r3
   10dfc:	add	r0, r0, r3
   10e00:	ldr	r2, [sp, #160]	; 0xa0
   10e04:	ldr	r7, [pc, #3236]	; 11ab0 <abort@plt+0x15d0>
   10e08:	eor	r3, r1, ip
   10e0c:	add	r7, r2, r7
   10e10:	orr	r4, sl, fp
   10e14:	and	r3, r3, r0
   10e18:	ror	r5, r0, #11
   10e1c:	ror	r2, fp, #13
   10e20:	eor	r3, r3, r1
   10e24:	add	lr, r7, lr
   10e28:	eor	r5, r5, r0, ror #6
   10e2c:	and	r7, sl, fp
   10e30:	and	r4, r4, r9
   10e34:	eor	r2, r2, fp, ror #2
   10e38:	eor	r5, r5, r0, ror #25
   10e3c:	orr	r4, r4, r7
   10e40:	add	lr, r3, lr
   10e44:	eor	r2, r2, fp, ror #22
   10e48:	add	lr, lr, r5
   10e4c:	add	r2, r2, r4
   10e50:	add	r6, r6, lr
   10e54:	ldr	r7, [pc, #3160]	; 11ab4 <abort@plt+0x15d4>
   10e58:	add	lr, r2, lr
   10e5c:	ldr	r2, [sp, #164]	; 0xa4
   10e60:	eor	r3, ip, r0
   10e64:	add	r7, r2, r7
   10e68:	orr	r4, fp, lr
   10e6c:	and	r3, r3, r6
   10e70:	ror	r5, r6, #11
   10e74:	ror	r2, lr, #13
   10e78:	eor	r3, r3, ip
   10e7c:	add	r1, r7, r1
   10e80:	eor	r5, r5, r6, ror #6
   10e84:	and	r7, fp, lr
   10e88:	and	r4, r4, sl
   10e8c:	eor	r2, r2, lr, ror #2
   10e90:	eor	r5, r5, r6, ror #25
   10e94:	orr	r4, r4, r7
   10e98:	add	r1, r3, r1
   10e9c:	eor	r2, r2, lr, ror #22
   10ea0:	add	r2, r2, r4
   10ea4:	add	r1, r1, r5
   10ea8:	add	r5, r9, r1
   10eac:	ldr	r8, [pc, #3076]	; 11ab8 <abort@plt+0x15d8>
   10eb0:	add	r1, r2, r1
   10eb4:	ldr	r2, [sp, #168]	; 0xa8
   10eb8:	eor	r3, r0, r6
   10ebc:	add	r8, r2, r8
   10ec0:	orr	r4, lr, r1
   10ec4:	and	r3, r3, r5
   10ec8:	ror	r7, r5, #11
   10ecc:	ror	r2, r1, #13
   10ed0:	eor	r3, r3, r0
   10ed4:	add	ip, r8, ip
   10ed8:	eor	r7, r7, r5, ror #6
   10edc:	and	r8, lr, r1
   10ee0:	and	r4, r4, fp
   10ee4:	eor	r2, r2, r1, ror #2
   10ee8:	eor	r7, r7, r5, ror #25
   10eec:	eor	r2, r2, r1, ror #22
   10ef0:	add	ip, r3, ip
   10ef4:	orr	r4, r4, r8
   10ef8:	add	ip, ip, r7
   10efc:	add	r4, r2, r4
   10f00:	ldr	r9, [pc, #2996]	; 11abc <abort@plt+0x15dc>
   10f04:	add	r2, sl, ip
   10f08:	add	ip, r4, ip
   10f0c:	ldr	r4, [sp, #172]	; 0xac
   10f10:	eor	r3, r6, r5
   10f14:	add	r9, r4, r9
   10f18:	orr	r8, r1, ip
   10f1c:	and	r3, r3, r2
   10f20:	ror	r7, r2, #11
   10f24:	ror	r4, ip, #13
   10f28:	eor	r3, r3, r6
   10f2c:	add	r0, r9, r0
   10f30:	eor	r7, r7, r2, ror #6
   10f34:	and	r9, r1, ip
   10f38:	and	r8, r8, lr
   10f3c:	eor	r4, r4, ip, ror #2
   10f40:	eor	r7, r7, r2, ror #25
   10f44:	eor	r4, r4, ip, ror #22
   10f48:	add	r0, r3, r0
   10f4c:	orr	r8, r8, r9
   10f50:	add	r0, r0, r7
   10f54:	add	r8, r4, r8
   10f58:	add	r3, fp, r0
   10f5c:	ldr	r7, [pc, #2908]	; 11ac0 <abort@plt+0x15e0>
   10f60:	add	r0, r8, r0
   10f64:	ldr	r8, [sp, #176]	; 0xb0
   10f68:	eor	r4, r5, r2
   10f6c:	add	r7, r8, r7
   10f70:	and	r4, r4, r3
   10f74:	orr	r9, ip, r0
   10f78:	eor	r4, r4, r5
   10f7c:	ror	r8, r3, #11
   10f80:	add	r6, r7, r6
   10f84:	ror	r7, r0, #13
   10f88:	eor	r8, r8, r3, ror #6
   10f8c:	and	r9, r9, r1
   10f90:	eor	r7, r7, r0, ror #2
   10f94:	add	r6, r4, r6
   10f98:	and	r4, ip, r0
   10f9c:	eor	r8, r8, r3, ror #25
   10fa0:	orr	r9, r9, r4
   10fa4:	eor	r7, r7, r0, ror #22
   10fa8:	add	r6, r6, r8
   10fac:	add	r7, r7, r9
   10fb0:	add	r7, r7, r6
   10fb4:	add	lr, lr, r6
   10fb8:	ldr	r9, [pc, #2820]	; 11ac4 <abort@plt+0x15e4>
   10fbc:	ldr	r6, [sp, #180]	; 0xb4
   10fc0:	eor	r4, r2, r3
   10fc4:	add	r9, r6, r9
   10fc8:	and	r4, r4, lr
   10fcc:	ror	r8, lr, #11
   10fd0:	add	r9, r9, r5
   10fd4:	eor	r4, r4, r2
   10fd8:	eor	r8, r8, lr, ror #6
   10fdc:	orr	r5, r0, r7
   10fe0:	eor	r8, r8, lr, ror #25
   10fe4:	add	r4, r4, r9
   10fe8:	add	r4, r4, r8
   10fec:	and	r5, r5, ip
   10ff0:	ldr	sl, [sp, #156]	; 0x9c
   10ff4:	and	r8, r0, r7
   10ff8:	ldr	r9, [sp, #120]	; 0x78
   10ffc:	orr	r8, r5, r8
   11000:	ldr	r5, [sp, #176]	; 0xb0
   11004:	add	r9, r9, sl
   11008:	ror	r6, r7, #13
   1100c:	ldr	sl, [sp, #176]	; 0xb0
   11010:	eor	r6, r6, r7, ror #2
   11014:	eor	r6, r6, r7, ror #22
   11018:	ror	r5, r5, #19
   1101c:	eor	r5, r5, sl, ror #17
   11020:	add	r6, r6, r8
   11024:	ldr	r8, [sp, #124]	; 0x7c
   11028:	eor	r5, r5, sl, lsr #10
   1102c:	ldr	sl, [sp, #124]	; 0x7c
   11030:	ror	r8, r8, #18
   11034:	add	r1, r1, r4
   11038:	eor	r8, r8, sl, ror #7
   1103c:	add	r5, r5, r9
   11040:	eor	r8, r8, sl, lsr #3
   11044:	ldr	sl, [pc, #2684]	; 11ac8 <abort@plt+0x15e8>
   11048:	add	r6, r6, r4
   1104c:	add	r4, r5, r8
   11050:	eor	r8, r3, lr
   11054:	add	sl, r4, sl
   11058:	and	r8, r8, r1
   1105c:	ror	r9, r1, #11
   11060:	add	sl, sl, r2
   11064:	eor	r8, r8, r3
   11068:	eor	r9, r9, r1, ror #6
   1106c:	eor	r9, r9, r1, ror #25
   11070:	str	r4, [sp, #4]
   11074:	add	r8, r8, sl
   11078:	orr	r4, r7, r6
   1107c:	add	r8, r8, r9
   11080:	and	r4, r4, r0
   11084:	ldr	fp, [sp, #160]	; 0xa0
   11088:	and	r9, r7, r6
   1108c:	ldr	sl, [sp, #124]	; 0x7c
   11090:	orr	r9, r4, r9
   11094:	ldr	r4, [sp, #180]	; 0xb4
   11098:	add	sl, sl, fp
   1109c:	ror	r2, r6, #13
   110a0:	ldr	fp, [sp, #180]	; 0xb4
   110a4:	eor	r2, r2, r6, ror #2
   110a8:	eor	r2, r2, r6, ror #22
   110ac:	ror	r4, r4, #19
   110b0:	eor	r4, r4, fp, ror #17
   110b4:	add	r2, r2, r9
   110b8:	ldr	r9, [sp, #128]	; 0x80
   110bc:	eor	r4, r4, fp, lsr #10
   110c0:	ldr	fp, [sp, #128]	; 0x80
   110c4:	ror	r9, r9, #18
   110c8:	add	r4, r4, sl
   110cc:	eor	r9, r9, fp, ror #7
   110d0:	eor	r9, r9, fp, lsr #3
   110d4:	ldr	fp, [pc, #2544]	; 11acc <abort@plt+0x15ec>
   110d8:	add	r2, r2, r8
   110dc:	add	r4, r4, r9
   110e0:	add	ip, ip, r8
   110e4:	eor	r8, lr, r1
   110e8:	add	fp, r4, fp
   110ec:	and	r8, r8, ip
   110f0:	add	fp, fp, r3
   110f4:	eor	r8, r8, lr
   110f8:	ldr	r5, [sp, #164]	; 0xa4
   110fc:	add	r8, r8, fp
   11100:	ldr	fp, [sp, #128]	; 0x80
   11104:	ror	sl, ip, #11
   11108:	eor	sl, sl, ip, ror #6
   1110c:	add	fp, fp, r5
   11110:	ldr	r5, [sp, #132]	; 0x84
   11114:	orr	r9, r6, r2
   11118:	eor	sl, sl, ip, ror #25
   1111c:	add	r8, r8, sl
   11120:	and	r9, r9, r7
   11124:	and	sl, r6, r2
   11128:	orr	sl, r9, sl
   1112c:	ror	r9, r5, #18
   11130:	ror	r3, r2, #13
   11134:	eor	r9, r9, r5, ror #7
   11138:	ldr	r5, [sp, #4]
   1113c:	eor	r3, r3, r2, ror #2
   11140:	eor	r3, r3, r2, ror #22
   11144:	add	r3, r3, sl
   11148:	ror	sl, r5, #19
   1114c:	ldr	r5, [sp, #132]	; 0x84
   11150:	add	r3, r3, r8
   11154:	add	r0, r0, r8
   11158:	eor	r9, r9, r5, lsr #3
   1115c:	ldr	r5, [sp, #4]
   11160:	add	fp, r9, fp
   11164:	ldr	r9, [pc, #2404]	; 11ad0 <abort@plt+0x15f0>
   11168:	eor	sl, sl, r5, ror #17
   1116c:	eor	sl, sl, r5, lsr #10
   11170:	add	r8, fp, sl
   11174:	mov	sl, r8
   11178:	eor	r8, r1, ip
   1117c:	add	r9, sl, r9
   11180:	and	r8, r8, r0
   11184:	add	lr, r9, lr
   11188:	eor	r8, r8, r1
   1118c:	ldr	r5, [sp, #168]	; 0xa8
   11190:	add	r8, r8, lr
   11194:	ldr	lr, [sp, #132]	; 0x84
   11198:	ror	fp, r0, #11
   1119c:	add	lr, lr, r5
   111a0:	eor	fp, fp, r0, ror #6
   111a4:	ldr	r5, [sp, #136]	; 0x88
   111a8:	str	sl, [sp, #36]	; 0x24
   111ac:	eor	fp, fp, r0, ror #25
   111b0:	orr	sl, r2, r3
   111b4:	ror	r9, r3, #13
   111b8:	add	r8, r8, fp
   111bc:	and	sl, sl, r6
   111c0:	and	fp, r2, r3
   111c4:	eor	r9, r9, r3, ror #2
   111c8:	orr	fp, sl, fp
   111cc:	eor	r9, r9, r3, ror #22
   111d0:	ror	sl, r5, #18
   111d4:	add	r9, r9, fp
   111d8:	eor	sl, sl, r5, ror #7
   111dc:	ror	fp, r4, #19
   111e0:	eor	sl, sl, r5, lsr #3
   111e4:	eor	fp, fp, r4, ror #17
   111e8:	add	sl, sl, lr
   111ec:	eor	fp, fp, r4, lsr #10
   111f0:	add	r7, r7, r8
   111f4:	add	r5, r9, r8
   111f8:	ldr	lr, [pc, #2260]	; 11ad4 <abort@plt+0x15f4>
   111fc:	add	r8, sl, fp
   11200:	mov	fp, r8
   11204:	eor	r8, ip, r0
   11208:	add	lr, fp, lr
   1120c:	and	r8, r8, r7
   11210:	add	r1, lr, r1
   11214:	eor	r8, r8, ip
   11218:	add	r8, r8, r1
   1121c:	ror	r1, r5, #13
   11220:	eor	r1, r1, r5, ror #2
   11224:	mov	r9, r5
   11228:	str	fp, [sp, #40]	; 0x28
   1122c:	orr	sl, r3, r5
   11230:	ror	fp, r7, #11
   11234:	eor	r1, r1, r5, ror #22
   11238:	ldr	lr, [sp, #136]	; 0x88
   1123c:	ldr	r5, [sp, #172]	; 0xac
   11240:	eor	fp, fp, r7, ror #6
   11244:	eor	fp, fp, r7, ror #25
   11248:	add	lr, lr, r5
   1124c:	ldr	r5, [sp, #140]	; 0x8c
   11250:	str	r9, [sp, #12]
   11254:	add	r8, r8, fp
   11258:	and	fp, r3, r9
   1125c:	ldr	r9, [sp, #36]	; 0x24
   11260:	and	sl, sl, r2
   11264:	orr	fp, sl, fp
   11268:	ror	sl, r5, #18
   1126c:	eor	sl, sl, r5, ror #7
   11270:	add	r1, r1, fp
   11274:	ror	fp, r9, #19
   11278:	eor	sl, sl, r5, lsr #3
   1127c:	eor	fp, fp, r9, ror #17
   11280:	eor	fp, fp, r9, lsr #10
   11284:	add	sl, sl, lr
   11288:	add	r1, r1, r8
   1128c:	add	r6, r6, r8
   11290:	add	lr, sl, fp
   11294:	ldr	r8, [pc, #2108]	; 11ad8 <abort@plt+0x15f8>
   11298:	mov	sl, lr
   1129c:	eor	lr, r0, r7
   112a0:	str	sl, [sp, #44]	; 0x2c
   112a4:	add	r8, sl, r8
   112a8:	ldr	r5, [sp, #140]	; 0x8c
   112ac:	and	lr, lr, r6
   112b0:	ror	sl, r6, #11
   112b4:	ldr	fp, [sp, #176]	; 0xb0
   112b8:	ldr	r9, [sp, #12]
   112bc:	add	ip, r8, ip
   112c0:	eor	lr, lr, r0
   112c4:	eor	sl, sl, r6, ror #6
   112c8:	eor	sl, sl, r6, ror #25
   112cc:	add	fp, r5, fp
   112d0:	add	lr, lr, ip
   112d4:	ldr	r5, [sp, #144]	; 0x90
   112d8:	add	lr, lr, sl
   112dc:	orr	r8, r9, r1
   112e0:	and	sl, r9, r1
   112e4:	ror	ip, r1, #13
   112e8:	ldr	r9, [sp, #40]	; 0x28
   112ec:	and	r8, r8, r3
   112f0:	eor	ip, ip, r1, ror #2
   112f4:	orr	sl, r8, sl
   112f8:	eor	ip, ip, r1, ror #22
   112fc:	ror	r8, r5, #18
   11300:	eor	r8, r8, r5, ror #7
   11304:	add	ip, ip, sl
   11308:	ror	sl, r9, #19
   1130c:	eor	r8, r8, r5, lsr #3
   11310:	eor	sl, sl, r9, ror #17
   11314:	eor	sl, sl, r9, lsr #10
   11318:	add	r8, r8, fp
   1131c:	ldr	fp, [pc, #1976]	; 11adc <abort@plt+0x15fc>
   11320:	add	ip, ip, lr
   11324:	add	r8, r8, sl
   11328:	ldr	r5, [sp, #12]
   1132c:	add	r2, r2, lr
   11330:	str	r8, [sp, #48]	; 0x30
   11334:	add	fp, r8, fp
   11338:	orr	r8, r1, ip
   1133c:	eor	lr, r7, r6
   11340:	add	r0, fp, r0
   11344:	and	r8, r8, r5
   11348:	ldr	fp, [sp, #180]	; 0xb4
   1134c:	ldr	r5, [sp, #144]	; 0x90
   11350:	and	lr, lr, r2
   11354:	ror	sl, r2, #11
   11358:	eor	lr, lr, r7
   1135c:	eor	sl, sl, r2, ror #6
   11360:	add	fp, r5, fp
   11364:	ldr	r5, [sp, #148]	; 0x94
   11368:	ldr	r9, [sp, #44]	; 0x2c
   1136c:	eor	sl, sl, r2, ror #25
   11370:	add	lr, lr, r0
   11374:	ror	r0, ip, #13
   11378:	add	lr, lr, sl
   1137c:	eor	r0, r0, ip, ror #2
   11380:	and	sl, r1, ip
   11384:	orr	sl, r8, sl
   11388:	eor	r0, r0, ip, ror #22
   1138c:	ror	r8, r5, #18
   11390:	eor	r8, r8, r5, ror #7
   11394:	add	r0, r0, sl
   11398:	ror	sl, r9, #19
   1139c:	eor	r8, r8, r5, lsr #3
   113a0:	eor	sl, sl, r9, ror #17
   113a4:	add	r3, r3, lr
   113a8:	ldr	r5, [sp, #152]	; 0x98
   113ac:	add	fp, r8, fp
   113b0:	eor	sl, sl, r9, lsr #10
   113b4:	ldr	r8, [pc, #1828]	; 11ae0 <abort@plt+0x1600>
   113b8:	add	r0, r0, lr
   113bc:	add	sl, fp, sl
   113c0:	eor	lr, r6, r2
   113c4:	add	r8, sl, r8
   113c8:	and	lr, lr, r3
   113cc:	ror	fp, r3, #11
   113d0:	add	r7, r8, r7
   113d4:	eor	lr, lr, r6
   113d8:	eor	fp, fp, r3, ror #6
   113dc:	ror	r8, r5, #18
   113e0:	eor	fp, fp, r3, ror #25
   113e4:	str	sl, [sp, #8]
   113e8:	add	lr, lr, r7
   113ec:	orr	sl, ip, r0
   113f0:	eor	r8, r8, r5, ror #7
   113f4:	add	lr, lr, fp
   113f8:	and	sl, sl, r1
   113fc:	and	fp, ip, r0
   11400:	eor	r8, r8, r5, lsr #3
   11404:	ldr	r5, [sp, #148]	; 0x94
   11408:	orr	sl, sl, fp
   1140c:	ror	r7, r0, #13
   11410:	ldr	fp, [sp, #48]	; 0x30
   11414:	add	r8, r8, r5
   11418:	eor	r7, r7, r0, ror #2
   1141c:	ldr	r5, [sp, #12]
   11420:	eor	r7, r7, r0, ror #22
   11424:	add	r9, r5, lr
   11428:	add	r7, r7, sl
   1142c:	ldr	r5, [sp, #4]
   11430:	ror	sl, fp, #19
   11434:	eor	sl, sl, fp, ror #17
   11438:	add	r7, r7, lr
   1143c:	eor	sl, sl, fp, lsr #10
   11440:	add	lr, r8, r5
   11444:	add	lr, sl, lr
   11448:	ldr	r8, [pc, #1684]	; 11ae4 <abort@plt+0x1604>
   1144c:	mov	sl, lr
   11450:	eor	lr, r2, r3
   11454:	add	r8, sl, r8
   11458:	and	lr, lr, r9
   1145c:	ror	fp, r9, #11
   11460:	add	r6, r8, r6
   11464:	eor	lr, lr, r2
   11468:	eor	fp, fp, r9, ror #6
   1146c:	orr	r8, r0, r7
   11470:	eor	fp, fp, r9, ror #25
   11474:	add	lr, lr, r6
   11478:	ror	r6, r7, #13
   1147c:	add	lr, lr, fp
   11480:	and	r8, r8, ip
   11484:	and	fp, r0, r7
   11488:	eor	r6, r6, r7, ror #2
   1148c:	orr	r8, r8, fp
   11490:	str	sl, [sp, #12]
   11494:	eor	r6, r6, r7, ror #22
   11498:	ldr	r5, [sp, #156]	; 0x9c
   1149c:	add	r6, r6, r8
   114a0:	ldr	r8, [sp, #8]
   114a4:	ror	sl, r5, #18
   114a8:	eor	sl, sl, r5, ror #7
   114ac:	ror	fp, r8, #19
   114b0:	eor	sl, sl, r5, lsr #3
   114b4:	eor	fp, fp, r8, ror #17
   114b8:	ldr	r5, [sp, #152]	; 0x98
   114bc:	add	r8, r1, lr
   114c0:	ldr	r1, [sp, #8]
   114c4:	add	sl, sl, r5
   114c8:	add	sl, sl, r4
   114cc:	eor	fp, fp, r1, lsr #10
   114d0:	add	r6, r6, lr
   114d4:	add	r1, fp, sl
   114d8:	ldr	lr, [pc, #1544]	; 11ae8 <abort@plt+0x1608>
   114dc:	mov	fp, r1
   114e0:	eor	r1, r3, r9
   114e4:	str	fp, [sp, #16]
   114e8:	add	lr, fp, lr
   114ec:	and	r1, r1, r8
   114f0:	ror	fp, r8, #11
   114f4:	eor	r1, r1, r3
   114f8:	add	r2, lr, r2
   114fc:	eor	fp, fp, r8, ror #6
   11500:	orr	sl, r7, r6
   11504:	eor	fp, fp, r8, ror #25
   11508:	add	r2, r1, r2
   1150c:	ror	r1, r6, #13
   11510:	add	r2, r2, fp
   11514:	and	sl, sl, r0
   11518:	and	fp, r7, r6
   1151c:	eor	r1, r1, r6, ror #2
   11520:	ldr	r5, [sp, #160]	; 0xa0
   11524:	orr	sl, sl, fp
   11528:	eor	r1, r1, r6, ror #22
   1152c:	add	r1, r1, sl
   11530:	ldr	sl, [sp, #12]
   11534:	ror	lr, r5, #18
   11538:	eor	lr, lr, r5, ror #7
   1153c:	ror	fp, sl, #19
   11540:	eor	lr, lr, r5, lsr #3
   11544:	eor	fp, fp, sl, ror #17
   11548:	ldr	r5, [sp, #156]	; 0x9c
   1154c:	add	sl, ip, r2
   11550:	ldr	ip, [sp, #12]
   11554:	add	r1, r1, r2
   11558:	ldr	r2, [sp, #36]	; 0x24
   1155c:	add	lr, lr, r5
   11560:	eor	fp, fp, ip, lsr #10
   11564:	add	lr, lr, r2
   11568:	add	r2, fp, lr
   1156c:	ldr	ip, [pc, #1400]	; 11aec <abort@plt+0x160c>
   11570:	mov	lr, r2
   11574:	eor	r2, r9, r8
   11578:	add	ip, lr, ip
   1157c:	and	r2, r2, sl
   11580:	ror	fp, sl, #11
   11584:	eor	r2, r2, r9
   11588:	add	r3, ip, r3
   1158c:	eor	fp, fp, sl, ror #6
   11590:	str	lr, [sp, #64]	; 0x40
   11594:	eor	fp, fp, sl, ror #25
   11598:	orr	lr, r6, r1
   1159c:	add	r3, r2, r3
   115a0:	ror	r2, r1, #13
   115a4:	add	r3, r3, fp
   115a8:	and	lr, lr, r7
   115ac:	and	fp, r6, r1
   115b0:	eor	r2, r2, r1, ror #2
   115b4:	orr	lr, lr, fp
   115b8:	eor	r2, r2, r1, ror #22
   115bc:	add	r2, r2, lr
   115c0:	ldr	lr, [sp, #16]
   115c4:	ldr	r5, [sp, #164]	; 0xa4
   115c8:	add	r2, r2, r3
   115cc:	ror	fp, lr, #19
   115d0:	ror	ip, r5, #18
   115d4:	eor	fp, fp, lr, ror #17
   115d8:	add	lr, r0, r3
   115dc:	ldr	r3, [sp, #16]
   115e0:	eor	ip, ip, r5, ror #7
   115e4:	eor	ip, ip, r5, lsr #3
   115e8:	ldr	r5, [sp, #160]	; 0xa0
   115ec:	eor	fp, fp, r3, lsr #10
   115f0:	ldr	r3, [sp, #40]	; 0x28
   115f4:	add	ip, ip, r5
   115f8:	add	r3, ip, r3
   115fc:	add	r0, fp, r3
   11600:	ldr	ip, [pc, #1256]	; 11af0 <abort@plt+0x1610>
   11604:	mov	r3, r0
   11608:	eor	r0, r8, sl
   1160c:	str	r3, [sp, #20]
   11610:	add	ip, r3, ip
   11614:	and	r0, r0, lr
   11618:	ror	r3, lr, #11
   1161c:	add	ip, ip, r9
   11620:	eor	r0, r0, r8
   11624:	eor	r9, r3, lr, ror #6
   11628:	orr	fp, r1, r2
   1162c:	eor	r9, r9, lr, ror #25
   11630:	add	r0, r0, ip
   11634:	ror	r3, r2, #13
   11638:	add	r0, r0, r9
   1163c:	and	fp, fp, r6
   11640:	and	r9, r1, r2
   11644:	eor	r3, r3, r2, ror #2
   11648:	ldr	r5, [sp, #168]	; 0xa8
   1164c:	orr	fp, fp, r9
   11650:	eor	r3, r3, r2, ror #22
   11654:	add	r3, r3, fp
   11658:	ldr	fp, [sp, #64]	; 0x40
   1165c:	ror	ip, r5, #18
   11660:	eor	ip, ip, r5, ror #7
   11664:	ror	r9, fp, #19
   11668:	eor	r9, r9, fp, ror #17
   1166c:	eor	ip, ip, r5, lsr #3
   11670:	ldr	r5, [sp, #164]	; 0xa4
   11674:	add	r3, r3, r0
   11678:	add	r7, r7, r0
   1167c:	eor	r0, r9, fp, lsr #10
   11680:	ldr	r9, [sp, #44]	; 0x2c
   11684:	add	ip, ip, r5
   11688:	add	ip, ip, r9
   1168c:	ldr	r9, [pc, #1120]	; 11af4 <abort@plt+0x1614>
   11690:	add	ip, r0, ip
   11694:	eor	r0, sl, lr
   11698:	str	ip, [sp, #24]
   1169c:	add	r9, ip, r9
   116a0:	and	r0, r0, r7
   116a4:	ror	ip, r7, #11
   116a8:	add	r9, r9, r8
   116ac:	eor	r0, r0, sl
   116b0:	eor	r8, ip, r7, ror #6
   116b4:	orr	fp, r2, r3
   116b8:	eor	r8, r8, r7, ror #25
   116bc:	add	r0, r0, r9
   116c0:	ldr	r5, [sp, #172]	; 0xac
   116c4:	add	r0, r0, r8
   116c8:	and	fp, fp, r1
   116cc:	and	r8, r2, r3
   116d0:	orr	fp, fp, r8
   116d4:	ror	ip, r3, #13
   116d8:	ldr	r8, [sp, #20]
   116dc:	eor	ip, ip, r3, ror #2
   116e0:	ror	r9, r5, #18
   116e4:	eor	ip, ip, r3, ror #22
   116e8:	eor	r9, r9, r5, ror #7
   116ec:	add	ip, ip, fp
   116f0:	ror	fp, r8, #19
   116f4:	eor	r9, r9, r5, lsr #3
   116f8:	eor	fp, fp, r8, ror #17
   116fc:	ldr	r5, [sp, #168]	; 0xa8
   11700:	add	r8, r6, r0
   11704:	ldr	r6, [sp, #20]
   11708:	add	ip, ip, r0
   1170c:	ldr	r0, [sp, #48]	; 0x30
   11710:	add	r9, r9, r5
   11714:	eor	fp, fp, r6, lsr #10
   11718:	add	r9, r9, r0
   1171c:	add	r9, fp, r9
   11720:	ldr	r0, [pc, #976]	; 11af8 <abort@plt+0x1618>
   11724:	mov	r6, r9
   11728:	eor	r9, lr, r7
   1172c:	add	r0, r6, r0
   11730:	and	r9, r9, r8
   11734:	ror	fp, r8, #11
   11738:	add	sl, r0, sl
   1173c:	eor	r9, r9, lr
   11740:	eor	fp, fp, r8, ror #6
   11744:	eor	fp, fp, r8, ror #25
   11748:	str	r6, [sp, #28]
   1174c:	add	r9, r9, sl
   11750:	orr	r6, r3, ip
   11754:	ror	r0, ip, #13
   11758:	add	r9, r9, fp
   1175c:	and	r6, r6, r2
   11760:	and	fp, r3, ip
   11764:	eor	r0, r0, ip, ror #2
   11768:	orr	r6, r6, fp
   1176c:	eor	r0, r0, ip, ror #22
   11770:	add	r0, r0, r6
   11774:	ldr	r6, [sp, #24]
   11778:	ldr	r5, [sp, #176]	; 0xb0
   1177c:	add	r0, r0, r9
   11780:	ror	fp, r6, #19
   11784:	ror	sl, r5, #18
   11788:	eor	fp, fp, r6, ror #17
   1178c:	add	r6, r1, r9
   11790:	ldr	r1, [sp, #24]
   11794:	eor	sl, sl, r5, ror #7
   11798:	eor	sl, sl, r5, lsr #3
   1179c:	ldr	r5, [sp, #172]	; 0xac
   117a0:	eor	fp, fp, r1, lsr #10
   117a4:	ldr	r1, [sp, #8]
   117a8:	add	sl, sl, r5
   117ac:	add	sl, sl, r1
   117b0:	ldr	r9, [pc, #836]	; 11afc <abort@plt+0x161c>
   117b4:	add	sl, fp, sl
   117b8:	eor	r1, r7, r8
   117bc:	add	r9, sl, r9
   117c0:	and	r1, r1, r6
   117c4:	ror	fp, r6, #11
   117c8:	eor	r1, r1, r7
   117cc:	add	lr, r9, lr
   117d0:	eor	fp, fp, r6, ror #6
   117d4:	orr	r9, ip, r0
   117d8:	eor	fp, fp, r6, ror #25
   117dc:	add	lr, r1, lr
   117e0:	ror	r1, r0, #13
   117e4:	add	lr, lr, fp
   117e8:	and	r9, r9, r3
   117ec:	and	fp, ip, r0
   117f0:	eor	r1, r1, r0, ror #2
   117f4:	ldr	r5, [sp, #180]	; 0xb4
   117f8:	orr	r9, r9, fp
   117fc:	eor	r1, r1, r0, ror #22
   11800:	add	r1, r1, r9
   11804:	ldr	r9, [sp, #28]
   11808:	str	sl, [sp, #32]
   1180c:	ror	sl, r5, #18
   11810:	eor	sl, sl, r5, ror #7
   11814:	ror	fp, r9, #19
   11818:	eor	sl, sl, r5, lsr #3
   1181c:	eor	fp, fp, r9, ror #17
   11820:	ldr	r5, [sp, #176]	; 0xb0
   11824:	add	r9, r2, lr
   11828:	ldr	r2, [sp, #28]
   1182c:	add	r1, r1, lr
   11830:	ldr	lr, [sp, #12]
   11834:	add	sl, sl, r5
   11838:	eor	fp, fp, r2, lsr #10
   1183c:	add	sl, sl, lr
   11840:	add	lr, fp, sl
   11844:	ldr	r2, [pc, #692]	; 11b00 <abort@plt+0x1620>
   11848:	mov	sl, lr
   1184c:	eor	lr, r8, r6
   11850:	add	r2, sl, r2
   11854:	and	lr, lr, r9
   11858:	ror	fp, r9, #11
   1185c:	add	r7, r2, r7
   11860:	eor	lr, lr, r8
   11864:	eor	fp, fp, r9, ror #6
   11868:	str	sl, [sp, #52]	; 0x34
   1186c:	eor	fp, fp, r9, ror #25
   11870:	orr	sl, r0, r1
   11874:	add	lr, lr, r7
   11878:	ror	r2, r1, #13
   1187c:	add	lr, lr, fp
   11880:	and	sl, sl, ip
   11884:	and	fp, r0, r1
   11888:	eor	r2, r2, r1, ror #2
   1188c:	ldr	r5, [sp, #4]
   11890:	orr	sl, sl, fp
   11894:	eor	r2, r2, r1, ror #22
   11898:	add	r2, r2, sl
   1189c:	ldr	sl, [sp, #32]
   118a0:	ror	r7, r5, #18
   118a4:	eor	r7, r7, r5, ror #7
   118a8:	ror	fp, sl, #19
   118ac:	add	r2, r2, lr
   118b0:	eor	r7, r7, r5, lsr #3
   118b4:	eor	fp, fp, sl, ror #17
   118b8:	ldr	r5, [sp, #180]	; 0xb4
   118bc:	add	sl, r3, lr
   118c0:	ldr	lr, [sp, #32]
   118c4:	ldr	r3, [sp, #16]
   118c8:	add	r7, r7, r5
   118cc:	eor	fp, fp, lr, lsr #10
   118d0:	add	r7, r7, r3
   118d4:	ldr	r3, [pc, #552]	; 11b04 <abort@plt+0x1624>
   118d8:	add	r7, fp, r7
   118dc:	eor	lr, r6, r9
   118e0:	add	r3, r7, r3
   118e4:	and	lr, lr, sl
   118e8:	ror	fp, sl, #11
   118ec:	add	r8, r3, r8
   118f0:	eor	lr, lr, r6
   118f4:	eor	fp, fp, sl, ror #6
   118f8:	orr	r3, r1, r2
   118fc:	eor	fp, fp, sl, ror #25
   11900:	add	lr, lr, r8
   11904:	add	lr, lr, fp
   11908:	and	r3, r3, r0
   1190c:	and	fp, r1, r2
   11910:	str	r7, [sp, #56]	; 0x38
   11914:	orr	r3, r3, fp
   11918:	ror	r8, r2, #13
   1191c:	ldr	fp, [sp, #52]	; 0x34
   11920:	ror	r7, r4, #18
   11924:	ldr	r5, [sp, #4]
   11928:	eor	r8, r8, r2, ror #2
   1192c:	eor	r7, r7, r4, ror #7
   11930:	eor	r7, r7, r4, lsr #3
   11934:	eor	r8, r8, r2, ror #22
   11938:	add	r8, r8, r3
   1193c:	add	r5, r7, r5
   11940:	ror	r3, fp, #19
   11944:	ldr	r7, [sp, #64]	; 0x40
   11948:	eor	r3, r3, fp, ror #17
   1194c:	eor	r3, r3, fp, lsr #10
   11950:	add	r5, r5, r7
   11954:	add	ip, ip, lr
   11958:	add	r5, r3, r5
   1195c:	ldr	fp, [pc, #420]	; 11b08 <abort@plt+0x1628>
   11960:	add	lr, r8, lr
   11964:	mov	r8, r5
   11968:	eor	r5, r9, sl
   1196c:	str	r8, [sp, #4]
   11970:	add	fp, r8, fp
   11974:	and	r5, r5, ip
   11978:	ror	r8, ip, #11
   1197c:	eor	r5, r5, r9
   11980:	add	r6, fp, r6
   11984:	eor	r8, r8, ip, ror #6
   11988:	ldr	fp, [sp, #36]	; 0x24
   1198c:	orr	r3, r2, lr
   11990:	eor	r8, r8, ip, ror #25
   11994:	add	r6, r5, r6
   11998:	ror	r7, lr, #13
   1199c:	add	r6, r6, r8
   119a0:	and	r3, r3, r1
   119a4:	and	r8, r2, lr
   119a8:	eor	r7, r7, lr, ror #2
   119ac:	orr	r3, r3, r8
   119b0:	eor	r7, r7, lr, ror #22
   119b4:	add	r7, r7, r3
   119b8:	ror	r5, fp, #18
   119bc:	ldr	r3, [sp, #56]	; 0x38
   119c0:	eor	r5, r5, fp, ror #7
   119c4:	eor	r5, r5, fp, lsr #3
   119c8:	add	r4, r5, r4
   119cc:	ror	fp, r3, #19
   119d0:	ldr	r5, [sp, #20]
   119d4:	eor	fp, fp, r3, ror #17
   119d8:	eor	fp, fp, r3, lsr #10
   119dc:	add	r4, r4, r5
   119e0:	add	r0, r0, r6
   119e4:	add	r4, fp, r4
   119e8:	ldr	r3, [pc, #284]	; 11b0c <abort@plt+0x162c>
   119ec:	mov	r5, r4
   119f0:	eor	r4, sl, ip
   119f4:	add	r6, r7, r6
   119f8:	add	r3, r5, r3
   119fc:	and	r4, r4, r0
   11a00:	ror	r7, r0, #11
   11a04:	eor	r4, r4, sl
   11a08:	add	r9, r3, r9
   11a0c:	eor	r7, r7, r0, ror #6
   11a10:	ldr	r8, [sp, #40]	; 0x28
   11a14:	orr	r3, lr, r6
   11a18:	eor	r7, r7, r0, ror #25
   11a1c:	add	r9, r4, r9
   11a20:	add	r9, r9, r7
   11a24:	and	r3, r3, r2
   11a28:	and	r7, lr, r6
   11a2c:	orr	r3, r3, r7
   11a30:	ldr	r7, [sp, #4]
   11a34:	ror	r4, r8, #18
   11a38:	eor	r4, r4, r8, ror #7
   11a3c:	eor	r4, r4, r8, lsr #3
   11a40:	ror	r8, r7, #19
   11a44:	ldr	fp, [sp, #36]	; 0x24
   11a48:	str	r5, [sp, #60]	; 0x3c
   11a4c:	eor	r8, r8, r7, ror #17
   11a50:	ror	r5, r6, #13
   11a54:	eor	r8, r8, r7, lsr #10
   11a58:	eor	r5, r5, r6, ror #2
   11a5c:	ldr	r7, [sp, #24]
   11a60:	eor	r5, r5, r6, ror #22
   11a64:	add	r4, r4, fp
   11a68:	add	r1, r1, r9
   11a6c:	add	r5, r5, r3
   11a70:	add	r4, r4, r7
   11a74:	ldr	r3, [pc, #148]	; 11b10 <abort@plt+0x1630>
   11a78:	add	r9, r5, r9
   11a7c:	add	r4, r8, r4
   11a80:	eor	r5, ip, r0
   11a84:	and	r5, r5, r1
   11a88:	b	11b84 <abort@plt+0x16a4>
   11a8c:	addmi	r2, sl, #152, 30	; 0x260
   11a90:	strblt	pc, [r0, #3023]	; 0xbcf	; <UNPREDICTABLE>
   11a94:	ldmib	r5!, {r0, r2, r5, r7, r8, r9, fp, ip, lr, pc}
   11a98:	ldmdbcc	r6, {r0, r1, r3, r4, r6, r9, lr, pc}^
   11a9c:	ldmibpl	r1!, {r0, r4, r5, r6, r7, r8, ip}^
   11aa0:	eorsls	r8, pc, #164, 4	; 0x4000000a
   11aa4:	blge	729600 <stderr@@GLIBC_2.4+0x7055b8>
   11aa8:	stmdale	r7, {r3, r4, r7, r9, fp, sp, pc}
   11aac:	addne	r5, r3, #1024	; 0x400
   11ab0:	ldrtcs	r8, [r1], #-1470	; 0xfffffa42
   11ab4:	strpl	r7, [ip, #-3523]	; 0xfffff23d
   11ab8:	adcsvc	r5, lr, #116, 26	; 0x1d00
   11abc:	ldrshhi	fp, [lr], #30
   11ac0:	blls	ff713564 <stderr@@GLIBC_2.4+0xff6ef51c>
   11ac4:	orrsgt	pc, fp, r4, ror r1	; <UNPREDICTABLE>
   11ac8:	ldr	r6, [fp], #2497	; 0x9c1
   11acc:	svc	0x00be4786
   11ad0:	svceq	0x00c19dc6
   11ad4:	strcs	sl, [ip], #-460	; 0xfffffe34
   11ad8:	stclcs	12, cr2, [r9, #444]!	; 0x1bc
   11adc:	bmi	1d32d8c <stderr@@GLIBC_2.4+0x1d0ed44>
   11ae0:			; <UNDEFINED> instruction: 0x5cb0a9dc
   11ae4:	usatvc	r8, #25, sl, asr #17
   11ae8:	ldmdals	lr!, {r1, r4, r6, r8, ip, lr}
   11aec:	ldmdage	r1!, {r0, r2, r3, r5, r6, r9, sl, lr, pc}
   11af0:	andlt	r2, r3, r8, asr #15
   11af4:	svclt	0x00597fc7
   11af8:			; <UNDEFINED> instruction: 0xc6e00bf3
   11afc:	strle	r9, [r7, #327]!	; 0x147
   11b00:			; <UNDEFINED> instruction: 0x06ca6351
   11b04:	strtne	r2, [r9], #-2407	; 0xfffff699
   11b08:	ldrcs	r0, [r7, r5, lsl #21]!
   11b0c:	mrccs	1, 0, r2, cr11, cr8, {1}
   11b10:	stcmi	13, cr6, [ip, #-1008]!	; 0xfffffc10
   11b14:	teqpl	r8, #1216	; 0x4c0
   11b18:	strvs	r7, [sl, #-852]	; 0xfffffcac
   11b1c:			; <UNDEFINED> instruction: 0x766a0abb
   11b20:	bichi	ip, r2, lr, lsr #18
   11b24:	rsbsls	r2, r2, #34048	; 0x8500
   11b28:	adcsge	lr, pc, #10551296	; 0xa10000
   11b2c:	ldmdage	sl, {r0, r1, r3, r6, r9, sl, sp, lr}
   11b30:	subgt	r8, fp, #112, 22	; 0x1c000
   11b34:	strbgt	r5, [ip, -r3, lsr #3]!
   11b38:	orrsle	lr, r2, r9, lsl r8
   11b3c:	ldrle	r0, [r9], r4, lsr #12
   11b40:	vst3.32	{d3,d5,d7}, [lr], r5
   11b44:	rsbne	sl, sl, r0, ror r0
   11b48:	stmibne	r4!, {r1, r2, r4, r8, lr, pc}
   11b4c:	cdpne	12, 3, cr6, cr7, cr8, {0}
   11b50:	strbcs	r7, [r8, -ip, asr #14]
   11b54:	ldrtcc	fp, [r0], #3253	; 0xcb5
   11b58:	ldmdbcc	ip, {r0, r1, r4, r5, r7, sl, fp}
   11b5c:	vfnmami.f32	s21, s16, s20
   11b60:	blpl	fe7444a4 <stderr@@GLIBC_2.4+0xfe72045c>
   11b64:	stmdavs	lr!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   11b68:	strvc	r8, [pc], #750	; 11b70 <abort@plt+0x1690>
   11b6c:	stmiavc	r5!, {r0, r1, r2, r3, r5, r6, r8, r9, sp, lr}
   11b70:	strbhi	r7, [r8], #2068	; 0x814
   11b74:	sfmhi	f0, 2, [r7], {8}
   11b78:	ldrshtls	pc, [lr], sl	; <UNPREDICTABLE>
   11b7c:	ldrbge	r6, [r0], #-3307	; 0xfffff315
   11b80:	mrclt	3, 7, sl, cr9, cr7, {7}
   11b84:	add	r3, r4, r3
   11b88:	ror	r8, r1, #11
   11b8c:	add	r3, r3, sl
   11b90:	eor	r8, r8, r1, ror #6
   11b94:	eor	sl, r5, ip
   11b98:	eor	r8, r8, r1, ror #25
   11b9c:	str	r4, [sp, #36]	; 0x24
   11ba0:	add	r3, sl, r3
   11ba4:	orr	r4, r6, r9
   11ba8:	ror	r7, r9, #13
   11bac:	ldr	sl, [sp, #44]	; 0x2c
   11bb0:	add	r3, r3, r8
   11bb4:	and	r4, r4, lr
   11bb8:	and	r8, r6, r9
   11bbc:	eor	r7, r7, r9, ror #2
   11bc0:	orr	r4, r4, r8
   11bc4:	eor	r7, r7, r9, ror #22
   11bc8:	add	r7, r7, r4
   11bcc:	ldr	r4, [sp, #60]	; 0x3c
   11bd0:	ror	r5, sl, #18
   11bd4:	eor	r5, r5, sl, ror #7
   11bd8:	eor	r5, r5, sl, lsr #3
   11bdc:	ror	sl, r4, #19
   11be0:	ldr	r8, [sp, #40]	; 0x28
   11be4:	eor	sl, sl, r4, ror #17
   11be8:	eor	sl, sl, r4, lsr #10
   11bec:	ldr	r4, [sp, #28]
   11bf0:	add	r5, r5, r8
   11bf4:	add	r2, r2, r3
   11bf8:	add	r5, r5, r4
   11bfc:	ldr	r4, [pc, #-240]	; 11b14 <abort@plt+0x1634>
   11c00:	add	r8, sl, r5
   11c04:	eor	r5, r0, r1
   11c08:	add	r3, r7, r3
   11c0c:	add	r4, r8, r4
   11c10:	and	r5, r5, r2
   11c14:	ror	r7, r2, #11
   11c18:	eor	r5, r5, r0
   11c1c:	add	ip, r4, ip
   11c20:	eor	r7, r7, r2, ror #6
   11c24:	orr	r4, r9, r3
   11c28:	eor	r7, r7, r2, ror #25
   11c2c:	add	ip, r5, ip
   11c30:	str	r8, [sp, #68]	; 0x44
   11c34:	ldr	r8, [sp, #48]	; 0x30
   11c38:	add	ip, ip, r7
   11c3c:	and	r4, r4, r6
   11c40:	and	r7, r9, r3
   11c44:	ror	r5, r3, #13
   11c48:	orr	r4, r4, r7
   11c4c:	eor	r5, r5, r3, ror #2
   11c50:	ldr	r7, [sp, #36]	; 0x24
   11c54:	ror	fp, r8, #18
   11c58:	eor	r5, r5, r3, ror #22
   11c5c:	ldr	sl, [sp, #44]	; 0x2c
   11c60:	add	r5, r5, r4
   11c64:	eor	fp, fp, r8, ror #7
   11c68:	add	lr, lr, ip
   11c6c:	eor	fp, fp, r8, lsr #3
   11c70:	add	ip, r5, ip
   11c74:	ror	r4, r7, #19
   11c78:	ldr	r5, [sp, #32]
   11c7c:	eor	r4, r4, r7, ror #17
   11c80:	add	fp, fp, sl
   11c84:	eor	r4, r4, r7, lsr #10
   11c88:	add	fp, fp, r5
   11c8c:	ldr	r8, [pc, #-380]	; 11b18 <abort@plt+0x1638>
   11c90:	add	sl, r4, fp
   11c94:	eor	r5, r1, r2
   11c98:	add	r8, sl, r8
   11c9c:	and	r5, r5, lr
   11ca0:	ror	r7, lr, #11
   11ca4:	eor	r5, r5, r1
   11ca8:	add	r0, r8, r0
   11cac:	eor	r7, r7, lr, ror #6
   11cb0:	orr	r4, r3, ip
   11cb4:	eor	r7, r7, lr, ror #25
   11cb8:	add	r0, r5, r0
   11cbc:	ror	r5, ip, #13
   11cc0:	ldr	fp, [sp, #8]
   11cc4:	add	r0, r0, r7
   11cc8:	and	r4, r4, r9
   11ccc:	and	r7, r3, ip
   11cd0:	eor	r5, r5, ip, ror #2
   11cd4:	orr	r4, r4, r7
   11cd8:	eor	r5, r5, ip, ror #22
   11cdc:	add	r5, r5, r4
   11ce0:	ldr	r4, [sp, #68]	; 0x44
   11ce4:	str	sl, [sp, #40]	; 0x28
   11ce8:	ror	sl, fp, #18
   11cec:	eor	sl, sl, fp, ror #7
   11cf0:	eor	sl, sl, fp, lsr #3
   11cf4:	ror	fp, r4, #19
   11cf8:	ldr	r8, [sp, #48]	; 0x30
   11cfc:	eor	fp, fp, r4, ror #17
   11d00:	eor	fp, fp, r4, lsr #10
   11d04:	ldr	r4, [sp, #52]	; 0x34
   11d08:	add	sl, sl, r8
   11d0c:	add	r6, r6, r0
   11d10:	add	sl, sl, r4
   11d14:	ldr	r4, [pc, #-512]	; 11b1c <abort@plt+0x163c>
   11d18:	add	r0, r5, r0
   11d1c:	add	r8, fp, sl
   11d20:	eor	r5, r2, lr
   11d24:	add	r4, r8, r4
   11d28:	and	r5, r5, r6
   11d2c:	ror	r7, r6, #11
   11d30:	eor	r5, r5, r2
   11d34:	add	r1, r4, r1
   11d38:	eor	r7, r7, r6, ror #6
   11d3c:	str	r8, [sp, #44]	; 0x2c
   11d40:	orr	r4, ip, r0
   11d44:	ldr	r8, [sp, #12]
   11d48:	eor	r7, r7, r6, ror #25
   11d4c:	add	r1, r5, r1
   11d50:	ror	r5, r0, #13
   11d54:	add	r1, r1, r7
   11d58:	and	r4, r4, r3
   11d5c:	and	r7, ip, r0
   11d60:	eor	r5, r5, r0, ror #2
   11d64:	eor	r5, r5, r0, ror #22
   11d68:	orr	r4, r4, r7
   11d6c:	add	r4, r5, r4
   11d70:	ror	sl, r8, #18
   11d74:	ldr	r5, [sp, #40]	; 0x28
   11d78:	ldr	fp, [sp, #8]
   11d7c:	eor	sl, sl, r8, ror #7
   11d80:	eor	sl, sl, r8, lsr #3
   11d84:	add	sl, sl, fp
   11d88:	ror	r8, r5, #19
   11d8c:	ldr	fp, [sp, #56]	; 0x38
   11d90:	eor	r8, r8, r5, ror #17
   11d94:	add	r9, r9, r1
   11d98:	eor	r8, r8, r5, lsr #10
   11d9c:	add	r1, r4, r1
   11da0:	add	sl, sl, fp
   11da4:	ldr	r4, [pc, #-652]	; 11b20 <abort@plt+0x1640>
   11da8:	add	sl, r8, sl
   11dac:	eor	r5, lr, r6
   11db0:	add	r4, sl, r4
   11db4:	and	r5, r5, r9
   11db8:	ror	r8, r9, #11
   11dbc:	eor	r5, r5, lr
   11dc0:	add	r2, r4, r2
   11dc4:	eor	r8, r8, r9, ror #6
   11dc8:	orr	r4, r0, r1
   11dcc:	eor	r8, r8, r9, ror #25
   11dd0:	add	r2, r5, r2
   11dd4:	ror	r7, r1, #13
   11dd8:	str	sl, [sp, #8]
   11ddc:	add	r2, r2, r8
   11de0:	ldr	sl, [sp, #16]
   11de4:	and	r8, r0, r1
   11de8:	and	r4, r4, ip
   11dec:	eor	r7, r7, r1, ror #2
   11df0:	eor	r7, r7, r1, ror #22
   11df4:	orr	r4, r4, r8
   11df8:	add	r4, r7, r4
   11dfc:	ldr	r7, [sp, #44]	; 0x2c
   11e00:	ror	r5, sl, #18
   11e04:	ldr	r8, [sp, #12]
   11e08:	eor	r5, r5, sl, ror #7
   11e0c:	add	r3, r3, r2
   11e10:	eor	r5, r5, sl, lsr #3
   11e14:	add	r2, r4, r2
   11e18:	ror	fp, r7, #19
   11e1c:	ldr	r4, [sp, #4]
   11e20:	add	sl, r5, r8
   11e24:	eor	fp, fp, r7, ror #17
   11e28:	add	r5, sl, r4
   11e2c:	eor	fp, fp, r7, lsr #10
   11e30:	ldr	r4, [pc, #-788]	; 11b24 <abort@plt+0x1644>
   11e34:	add	r8, fp, r5
   11e38:	eor	r5, r6, r9
   11e3c:	add	r4, r8, r4
   11e40:	and	r5, r5, r3
   11e44:	ror	r7, r3, #11
   11e48:	ldr	fp, [sp, #64]	; 0x40
   11e4c:	eor	r5, r5, r6
   11e50:	add	lr, r4, lr
   11e54:	eor	r7, r7, r3, ror #6
   11e58:	orr	r4, r1, r2
   11e5c:	eor	r7, r7, r3, ror #25
   11e60:	add	lr, r5, lr
   11e64:	ror	r5, r2, #13
   11e68:	add	lr, lr, r7
   11e6c:	and	r4, r4, r0
   11e70:	and	r7, r1, r2
   11e74:	eor	r5, r5, r2, ror #2
   11e78:	eor	r5, r5, r2, ror #22
   11e7c:	ror	sl, fp, #18
   11e80:	orr	r4, r4, r7
   11e84:	ldr	r7, [sp, #8]
   11e88:	add	r4, r5, r4
   11e8c:	eor	sl, sl, fp, ror #7
   11e90:	ldr	r5, [sp, #16]
   11e94:	eor	sl, sl, fp, lsr #3
   11e98:	str	r8, [sp, #12]
   11e9c:	add	sl, sl, r5
   11ea0:	ror	r8, r7, #19
   11ea4:	ldr	r5, [sp, #60]	; 0x3c
   11ea8:	eor	r8, r8, r7, ror #17
   11eac:	add	ip, ip, lr
   11eb0:	eor	r8, r8, r7, lsr #10
   11eb4:	add	lr, r4, lr
   11eb8:	add	sl, sl, r5
   11ebc:	ldr	r4, [pc, #-924]	; 11b28 <abort@plt+0x1648>
   11ec0:	add	sl, r8, sl
   11ec4:	eor	r5, r9, r3
   11ec8:	add	r4, sl, r4
   11ecc:	and	r5, r5, ip
   11ed0:	ror	r8, ip, #11
   11ed4:	eor	r5, r5, r9
   11ed8:	add	r6, r4, r6
   11edc:	eor	r8, r8, ip, ror #6
   11ee0:	orr	r4, r2, lr
   11ee4:	eor	r8, r8, ip, ror #25
   11ee8:	add	r6, r5, r6
   11eec:	ror	r7, lr, #13
   11ef0:	str	sl, [sp, #16]
   11ef4:	add	r6, r6, r8
   11ef8:	ldr	sl, [sp, #20]
   11efc:	and	r8, r2, lr
   11f00:	and	r4, r4, r1
   11f04:	eor	r7, r7, lr, ror #2
   11f08:	orr	r4, r4, r8
   11f0c:	eor	r7, r7, lr, ror #22
   11f10:	add	r7, r7, r4
   11f14:	ldr	r4, [sp, #12]
   11f18:	ror	r5, sl, #18
   11f1c:	eor	r5, r5, sl, ror #7
   11f20:	eor	r5, r5, sl, lsr #3
   11f24:	ldr	r8, [sp, #36]	; 0x24
   11f28:	ror	sl, r4, #19
   11f2c:	eor	sl, sl, r4, ror #17
   11f30:	add	fp, r5, fp
   11f34:	eor	sl, sl, r4, lsr #10
   11f38:	add	r5, fp, r8
   11f3c:	add	r0, r0, r6
   11f40:	add	r5, sl, r5
   11f44:	ldr	r4, [pc, #-1056]	; 11b2c <abort@plt+0x164c>
   11f48:	add	r6, r7, r6
   11f4c:	mov	r7, r5
   11f50:	eor	r5, r3, ip
   11f54:	add	r4, r7, r4
   11f58:	and	r5, r5, r0
   11f5c:	ror	r8, r0, #11
   11f60:	ldr	fp, [sp, #24]
   11f64:	eor	r5, r5, r3
   11f68:	add	r9, r4, r9
   11f6c:	eor	r8, r8, r0, ror #6
   11f70:	orr	r4, lr, r6
   11f74:	eor	r8, r8, r0, ror #25
   11f78:	str	r7, [sp, #48]	; 0x30
   11f7c:	add	r9, r5, r9
   11f80:	ror	r7, r6, #13
   11f84:	add	r9, r9, r8
   11f88:	and	r4, r4, r2
   11f8c:	and	r8, lr, r6
   11f90:	eor	r7, r7, r6, ror #2
   11f94:	orr	r4, r4, r8
   11f98:	ror	r5, fp, #18
   11f9c:	ldr	r8, [sp, #16]
   11fa0:	eor	r7, r7, r6, ror #22
   11fa4:	add	r7, r7, r4
   11fa8:	eor	r5, r5, fp, ror #7
   11fac:	ldr	r4, [sp, #20]
   11fb0:	eor	r5, r5, fp, lsr #3
   11fb4:	add	fp, r5, r4
   11fb8:	ror	sl, r8, #19
   11fbc:	ldr	r5, [sp, #68]	; 0x44
   11fc0:	eor	sl, sl, r8, ror #17
   11fc4:	add	r1, r1, r9
   11fc8:	add	r5, fp, r5
   11fcc:	eor	sl, sl, r8, lsr #10
   11fd0:	ldr	r8, [pc, #-1192]	; 11b30 <abort@plt+0x1650>
   11fd4:	add	sl, sl, r5
   11fd8:	eor	r4, ip, r0
   11fdc:	add	r9, r7, r9
   11fe0:	add	r8, sl, r8
   11fe4:	and	r4, r4, r1
   11fe8:	ror	r7, r1, #11
   11fec:	eor	r4, r4, ip
   11ff0:	add	r3, r8, r3
   11ff4:	eor	r7, r7, r1, ror #6
   11ff8:	str	sl, [sp, #20]
   11ffc:	eor	r7, r7, r1, ror #25
   12000:	orr	sl, r6, r9
   12004:	add	r3, r4, r3
   12008:	ror	r5, r9, #13
   1200c:	add	r3, r3, r7
   12010:	and	sl, sl, lr
   12014:	and	r7, r6, r9
   12018:	eor	r5, r5, r9, ror #2
   1201c:	orr	sl, sl, r7
   12020:	eor	r5, r5, r9, ror #22
   12024:	ldr	r8, [sp, #28]
   12028:	add	r5, r5, sl
   1202c:	ldr	sl, [sp, #48]	; 0x30
   12030:	ror	r4, r8, #18
   12034:	ldr	r7, [sp, #24]
   12038:	ror	fp, sl, #19
   1203c:	eor	r4, r4, r8, ror #7
   12040:	eor	fp, fp, sl, ror #17
   12044:	eor	fp, fp, sl, lsr #10
   12048:	eor	r4, r4, r8, lsr #3
   1204c:	ldr	sl, [sp, #40]	; 0x28
   12050:	add	r4, r4, r7
   12054:	add	r4, r4, sl
   12058:	add	r2, r2, r3
   1205c:	add	r4, fp, r4
   12060:	add	r3, r5, r3
   12064:	ldr	r5, [pc, #-1336]	; 11b34 <abort@plt+0x1654>
   12068:	mov	r7, r4
   1206c:	eor	r4, r0, r1
   12070:	str	r7, [sp, #64]	; 0x40
   12074:	add	r5, r7, r5
   12078:	and	r4, r4, r2
   1207c:	ror	r7, r2, #11
   12080:	eor	r4, r4, r0
   12084:	add	ip, r5, ip
   12088:	eor	r7, r7, r2, ror #6
   1208c:	orr	sl, r9, r3
   12090:	eor	r7, r7, r2, ror #25
   12094:	add	ip, r4, ip
   12098:	ror	r5, r3, #13
   1209c:	add	ip, ip, r7
   120a0:	and	sl, sl, r6
   120a4:	and	r7, r9, r3
   120a8:	eor	r5, r5, r3, ror #2
   120ac:	orr	sl, sl, r7
   120b0:	eor	r5, r5, r3, ror #22
   120b4:	ldr	fp, [sp, #32]
   120b8:	add	r5, r5, sl
   120bc:	ldr	sl, [sp, #20]
   120c0:	ror	r4, fp, #18
   120c4:	ldr	r7, [sp, #28]
   120c8:	ror	r8, sl, #19
   120cc:	eor	r4, r4, fp, ror #7
   120d0:	eor	r8, r8, sl, ror #17
   120d4:	eor	r8, r8, sl, lsr #10
   120d8:	eor	r4, r4, fp, lsr #3
   120dc:	ldr	sl, [sp, #44]	; 0x2c
   120e0:	add	fp, r4, r7
   120e4:	add	r4, fp, sl
   120e8:	add	lr, lr, ip
   120ec:	add	r4, r8, r4
   120f0:	ldr	r7, [pc, #-1472]	; 11b38 <abort@plt+0x1658>
   120f4:	mov	r8, r4
   120f8:	eor	r4, r1, r2
   120fc:	add	ip, r5, ip
   12100:	add	r7, r8, r7
   12104:	and	r4, r4, lr
   12108:	ror	r5, lr, #11
   1210c:	eor	r4, r4, r1
   12110:	add	r0, r7, r0
   12114:	eor	r5, r5, lr, ror #6
   12118:	str	r8, [sp, #72]	; 0x48
   1211c:	eor	r5, r5, lr, ror #25
   12120:	orr	r8, r3, ip
   12124:	add	r0, r4, r0
   12128:	ror	r4, ip, #13
   1212c:	ldr	r7, [sp, #52]	; 0x34
   12130:	add	r0, r0, r5
   12134:	and	r8, r8, r9
   12138:	and	r5, r3, ip
   1213c:	eor	r4, r4, ip, ror #2
   12140:	orr	r8, r8, r5
   12144:	eor	r4, r4, ip, ror #22
   12148:	add	r4, r4, r8
   1214c:	ldr	r8, [sp, #64]	; 0x40
   12150:	ror	sl, r7, #18
   12154:	ldr	r5, [sp, #32]
   12158:	eor	sl, sl, r7, ror #7
   1215c:	add	r6, r6, r0
   12160:	eor	sl, sl, r7, lsr #3
   12164:	add	r0, r4, r0
   12168:	ror	fp, r8, #19
   1216c:	ldr	r4, [sp, #8]
   12170:	eor	fp, fp, r8, ror #17
   12174:	add	sl, sl, r5
   12178:	eor	fp, fp, r8, lsr #10
   1217c:	add	sl, sl, r4
   12180:	ldr	r7, [pc, #-1612]	; 11b3c <abort@plt+0x165c>
   12184:	add	r5, fp, sl
   12188:	eor	r4, r2, lr
   1218c:	str	r5, [sp, #24]
   12190:	add	r7, r5, r7
   12194:	and	r4, r4, r6
   12198:	ror	r5, r6, #11
   1219c:	eor	r4, r4, r2
   121a0:	add	r1, r7, r1
   121a4:	eor	r5, r5, r6, ror #6
   121a8:	orr	fp, ip, r0
   121ac:	eor	r5, r5, r6, ror #25
   121b0:	add	r1, r4, r1
   121b4:	ror	r4, r0, #13
   121b8:	ldr	r8, [sp, #56]	; 0x38
   121bc:	add	r1, r1, r5
   121c0:	and	fp, fp, r3
   121c4:	and	r5, ip, r0
   121c8:	eor	r4, r4, r0, ror #2
   121cc:	orr	fp, fp, r5
   121d0:	eor	r4, r4, r0, ror #22
   121d4:	add	r4, r4, fp
   121d8:	ldr	fp, [sp, #72]	; 0x48
   121dc:	ror	sl, r8, #18
   121e0:	ldr	r7, [sp, #52]	; 0x34
   121e4:	eor	sl, sl, r8, ror #7
   121e8:	add	r9, r9, r1
   121ec:	eor	sl, sl, r8, lsr #3
   121f0:	add	r1, r4, r1
   121f4:	ror	r5, fp, #19
   121f8:	ldr	r4, [sp, #12]
   121fc:	eor	r5, r5, fp, ror #17
   12200:	add	sl, sl, r7
   12204:	eor	r5, r5, fp, lsr #10
   12208:	add	sl, sl, r4
   1220c:	add	r4, r5, sl
   12210:	ldr	r7, [pc, #-1752]	; 11b40 <abort@plt+0x1660>
   12214:	mov	r8, r4
   12218:	eor	r4, lr, r6
   1221c:	add	r7, r8, r7
   12220:	and	r4, r4, r9
   12224:	ror	r5, r9, #11
   12228:	eor	r4, r4, lr
   1222c:	add	r2, r7, r2
   12230:	eor	r5, r5, r9, ror #6
   12234:	orr	sl, r0, r1
   12238:	eor	r5, r5, r9, ror #25
   1223c:	add	r2, r4, r2
   12240:	ldr	fp, [sp, #4]
   12244:	add	r2, r2, r5
   12248:	and	sl, sl, ip
   1224c:	and	r5, r0, r1
   12250:	orr	sl, sl, r5
   12254:	ldr	r5, [sp, #24]
   12258:	ror	r7, fp, #18
   1225c:	str	r8, [sp, #28]
   12260:	eor	r7, r7, fp, ror #7
   12264:	ror	r8, r5, #19
   12268:	ror	r4, r1, #13
   1226c:	eor	r7, r7, fp, lsr #3
   12270:	eor	r8, r8, r5, ror #17
   12274:	ldr	fp, [sp, #56]	; 0x38
   12278:	eor	r8, r8, r5, lsr #10
   1227c:	eor	r4, r4, r1, ror #2
   12280:	ldr	r5, [sp, #16]
   12284:	eor	r4, r4, r1, ror #22
   12288:	add	r7, r7, fp
   1228c:	add	r3, r3, r2
   12290:	add	r4, r4, sl
   12294:	add	r7, r7, r5
   12298:	ldr	r5, [pc, #-1884]	; 11b44 <abort@plt+0x1664>
   1229c:	add	r2, r4, r2
   122a0:	add	r7, r8, r7
   122a4:	eor	r4, r6, r9
   122a8:	add	r5, r7, r5
   122ac:	str	r7, [sp, #32]
   122b0:	and	r4, r4, r3
   122b4:	ror	r7, r3, #11
   122b8:	eor	r4, r4, r6
   122bc:	add	lr, r5, lr
   122c0:	eor	r7, r7, r3, ror #6
   122c4:	orr	r8, r1, r2
   122c8:	eor	r7, r7, r3, ror #25
   122cc:	add	lr, r4, lr
   122d0:	ror	r4, r2, #13
   122d4:	ldr	sl, [sp, #60]	; 0x3c
   122d8:	add	lr, lr, r7
   122dc:	and	r8, r8, r0
   122e0:	and	r7, r1, r2
   122e4:	eor	r4, r4, r2, ror #2
   122e8:	orr	r8, r8, r7
   122ec:	eor	r4, r4, r2, ror #22
   122f0:	add	r4, r4, r8
   122f4:	ldr	r8, [sp, #28]
   122f8:	ror	r5, sl, #18
   122fc:	eor	r5, r5, sl, ror #7
   12300:	eor	r5, r5, sl, lsr #3
   12304:	ror	sl, r8, #19
   12308:	ldr	fp, [sp, #4]
   1230c:	eor	sl, sl, r8, ror #17
   12310:	eor	sl, sl, r8, lsr #10
   12314:	ldr	r8, [sp, #48]	; 0x30
   12318:	add	r5, r5, fp
   1231c:	add	ip, ip, lr
   12320:	add	r5, r5, r8
   12324:	ldr	r8, [pc, #-2020]	; 11b48 <abort@plt+0x1668>
   12328:	add	lr, r4, lr
   1232c:	add	fp, sl, r5
   12330:	eor	r4, r9, r3
   12334:	add	r8, fp, r8
   12338:	and	r4, r4, ip
   1233c:	ror	r7, ip, #11
   12340:	eor	r4, r4, r9
   12344:	add	r6, r8, r6
   12348:	eor	r7, r7, ip, ror #6
   1234c:	orr	r8, r2, lr
   12350:	eor	r7, r7, ip, ror #25
   12354:	add	r6, r4, r6
   12358:	ror	r5, lr, #13
   1235c:	add	r6, r6, r7
   12360:	and	r8, r8, r1
   12364:	and	r7, r2, lr
   12368:	eor	r5, r5, lr, ror #2
   1236c:	orr	r8, r8, r7
   12370:	eor	r5, r5, lr, ror #22
   12374:	add	r5, r5, r8
   12378:	str	fp, [sp, #120]	; 0x78
   1237c:	ldr	fp, [sp, #36]	; 0x24
   12380:	ldr	r8, [sp, #32]
   12384:	ldr	r7, [sp, #60]	; 0x3c
   12388:	ror	r4, fp, #18
   1238c:	ror	sl, r8, #19
   12390:	eor	r4, r4, fp, ror #7
   12394:	eor	sl, sl, r8, ror #17
   12398:	eor	r4, r4, fp, lsr #3
   1239c:	eor	sl, sl, r8, lsr #10
   123a0:	ldr	r8, [sp, #20]
   123a4:	add	fp, r4, r7
   123a8:	add	r4, fp, r8
   123ac:	add	sl, sl, r4
   123b0:	str	sl, [sp, #124]	; 0x7c
   123b4:	add	r0, r0, r6
   123b8:	ldr	r4, [sp, #124]	; 0x7c
   123bc:	ldr	r7, [pc, #-2168]	; 11b4c <abort@plt+0x166c>
   123c0:	eor	sl, r3, ip
   123c4:	add	r6, r5, r6
   123c8:	add	r7, r4, r7
   123cc:	and	sl, sl, r0
   123d0:	ror	r5, r0, #11
   123d4:	add	r9, r7, r9
   123d8:	eor	sl, sl, r3
   123dc:	eor	r5, r5, r0, ror #6
   123e0:	orr	r4, lr, r6
   123e4:	add	sl, sl, r9
   123e8:	eor	r5, r5, r0, ror #25
   123ec:	ldr	r9, [sp, #68]	; 0x44
   123f0:	add	r5, sl, r5
   123f4:	and	r4, r4, r2
   123f8:	and	sl, lr, r6
   123fc:	ror	r7, r6, #13
   12400:	eor	r7, r7, r6, ror #2
   12404:	orr	sl, r4, sl
   12408:	ldr	r4, [sp, #120]	; 0x78
   1240c:	eor	r7, r7, r6, ror #22
   12410:	ror	r8, r9, #18
   12414:	ldr	fp, [sp, #36]	; 0x24
   12418:	eor	r8, r8, r9, ror #7
   1241c:	add	sl, r7, sl
   12420:	add	sl, sl, r5
   12424:	add	r1, r1, r5
   12428:	eor	r8, r8, r9, lsr #3
   1242c:	ldr	r5, [sp, #64]	; 0x40
   12430:	ror	r7, r4, #19
   12434:	eor	r7, r7, r4, ror #17
   12438:	add	r8, r8, fp
   1243c:	add	r8, r8, r5
   12440:	eor	r7, r7, r4, lsr #10
   12444:	add	r4, r7, r8
   12448:	str	r4, [sp, #128]	; 0x80
   1244c:	ldr	fp, [sp, #128]	; 0x80
   12450:	ldr	r5, [pc, #-2312]	; 11b50 <abort@plt+0x1670>
   12454:	eor	r4, ip, r0
   12458:	add	r5, fp, r5
   1245c:	ldr	fp, [sp, #40]	; 0x28
   12460:	and	r4, r4, r1
   12464:	ror	r7, r1, #11
   12468:	eor	r4, r4, ip
   1246c:	add	r3, r5, r3
   12470:	eor	r7, r7, r1, ror #6
   12474:	ror	r5, fp, #18
   12478:	orr	r8, r6, sl
   1247c:	eor	r7, r7, r1, ror #25
   12480:	add	r3, r4, r3
   12484:	eor	r5, r5, fp, ror #7
   12488:	ror	r4, sl, #13
   1248c:	add	r3, r3, r7
   12490:	and	r8, r8, lr
   12494:	and	r7, r6, sl
   12498:	eor	r4, r4, sl, ror #2
   1249c:	eor	r5, r5, fp, lsr #3
   124a0:	ldr	fp, [sp, #124]	; 0x7c
   124a4:	orr	r7, r8, r7
   124a8:	eor	r4, r4, sl, ror #22
   124ac:	add	r4, r4, r7
   124b0:	add	r4, r4, r3
   124b4:	add	r2, r2, r3
   124b8:	ror	r8, fp, #19
   124bc:	ldr	r3, [sp, #72]	; 0x48
   124c0:	eor	r8, r8, fp, ror #17
   124c4:	add	r5, r5, r9
   124c8:	eor	r8, r8, fp, lsr #10
   124cc:	add	r5, r5, r3
   124d0:	ldr	r7, [pc, #-2436]	; 11b54 <abort@plt+0x1674>
   124d4:	add	r9, r8, r5
   124d8:	eor	r8, r0, r1
   124dc:	add	r7, r9, r7
   124e0:	and	r8, r8, r2
   124e4:	ror	r3, r2, #11
   124e8:	add	ip, r7, ip
   124ec:	eor	r8, r8, r0
   124f0:	eor	r3, r3, r2, ror #6
   124f4:	orr	r5, sl, r4
   124f8:	add	r8, r8, ip
   124fc:	eor	r3, r3, r2, ror #25
   12500:	ror	ip, r4, #13
   12504:	str	r9, [sp, #132]	; 0x84
   12508:	add	r3, r8, r3
   1250c:	ldr	r9, [sp, #44]	; 0x2c
   12510:	and	r5, r5, r6
   12514:	and	r8, sl, r4
   12518:	eor	ip, ip, r4, ror #2
   1251c:	eor	ip, ip, r4, ror #22
   12520:	orr	r8, r5, r8
   12524:	add	r8, ip, r8
   12528:	ldr	ip, [sp, #128]	; 0x80
   1252c:	ldr	r7, [sp, #128]	; 0x80
   12530:	ror	fp, r9, #18
   12534:	ldr	r5, [sp, #40]	; 0x28
   12538:	eor	fp, fp, r9, ror #7
   1253c:	add	lr, lr, r3
   12540:	add	r8, r8, r3
   12544:	eor	fp, fp, r9, lsr #3
   12548:	ldr	r3, [sp, #24]
   1254c:	ror	ip, ip, #19
   12550:	eor	ip, ip, r7, ror #17
   12554:	add	fp, fp, r5
   12558:	add	fp, fp, r3
   1255c:	eor	ip, ip, r7, lsr #10
   12560:	ldr	r7, [pc, #-2576]	; 11b58 <abort@plt+0x1678>
   12564:	add	ip, ip, fp
   12568:	eor	r3, r1, r2
   1256c:	add	r7, ip, r7
   12570:	and	r3, r3, lr
   12574:	ror	r5, lr, #11
   12578:	add	r0, r7, r0
   1257c:	eor	r3, r3, r1
   12580:	ldr	r7, [sp, #8]
   12584:	eor	r5, r5, lr, ror #6
   12588:	str	ip, [sp, #136]	; 0x88
   1258c:	eor	r5, r5, lr, ror #25
   12590:	orr	ip, r4, r8
   12594:	add	r3, r3, r0
   12598:	ror	fp, r8, #13
   1259c:	add	r3, r3, r5
   125a0:	and	ip, ip, sl
   125a4:	and	r5, r4, r8
   125a8:	eor	fp, fp, r8, ror #2
   125ac:	orr	ip, ip, r5
   125b0:	ror	r0, r7, #18
   125b4:	eor	fp, fp, r8, ror #22
   125b8:	eor	r0, r0, r7, ror #7
   125bc:	add	fp, fp, ip
   125c0:	ldr	ip, [sp, #132]	; 0x84
   125c4:	eor	r0, r0, r7, lsr #3
   125c8:	add	r0, r0, r9
   125cc:	ldr	r9, [sp, #132]	; 0x84
   125d0:	ror	r5, ip, #19
   125d4:	eor	r5, r5, ip, ror #17
   125d8:	eor	r5, r5, r9, lsr #10
   125dc:	ldr	r9, [sp, #28]
   125e0:	add	ip, r6, r3
   125e4:	add	r0, r0, r9
   125e8:	add	r9, r5, r0
   125ec:	str	r9, [sp, #140]	; 0x8c
   125f0:	ldr	r0, [sp, #140]	; 0x8c
   125f4:	ldr	r6, [pc, #-2720]	; 11b5c <abort@plt+0x167c>
   125f8:	eor	r9, r2, lr
   125fc:	add	r6, r0, r6
   12600:	add	fp, fp, r3
   12604:	add	r1, r6, r1
   12608:	and	r9, r9, ip
   1260c:	ldr	r6, [sp, #12]
   12610:	ror	r3, ip, #11
   12614:	eor	r9, r9, r2
   12618:	eor	r3, r3, ip, ror #6
   1261c:	orr	r0, r8, fp
   12620:	add	r9, r9, r1
   12624:	eor	r3, r3, ip, ror #25
   12628:	add	r3, r9, r3
   1262c:	and	r0, r0, r4
   12630:	and	r9, r8, fp
   12634:	ror	r1, r6, #18
   12638:	eor	r1, r1, r6, ror #7
   1263c:	orr	r9, r0, r9
   12640:	ldr	r0, [sp, #136]	; 0x88
   12644:	eor	r1, r1, r6, lsr #3
   12648:	ldr	r7, [sp, #8]
   1264c:	ldr	r6, [sp, #136]	; 0x88
   12650:	ror	r5, fp, #13
   12654:	eor	r5, r5, fp, ror #2
   12658:	add	r1, r1, r7
   1265c:	ror	r0, r0, #19
   12660:	ldr	r7, [sp, #32]
   12664:	eor	r5, r5, fp, ror #22
   12668:	eor	r0, r0, r6, ror #17
   1266c:	add	sl, sl, r3
   12670:	eor	r0, r0, r6, lsr #10
   12674:	add	r9, r5, r9
   12678:	add	r1, r1, r7
   1267c:	ldr	r5, [pc, #-2852]	; 11b60 <abort@plt+0x1680>
   12680:	add	r1, r0, r1
   12684:	eor	r6, lr, ip
   12688:	add	r9, r9, r3
   1268c:	add	r5, r1, r5
   12690:	and	r6, r6, sl
   12694:	ror	r3, sl, #11
   12698:	add	r2, r5, r2
   1269c:	eor	r6, r6, lr
   126a0:	eor	r3, r3, sl, ror #6
   126a4:	str	r1, [sp, #144]	; 0x90
   126a8:	add	r6, r6, r2
   126ac:	orr	r1, fp, r9
   126b0:	ror	r2, r9, #13
   126b4:	eor	r3, r3, sl, ror #25
   126b8:	add	r3, r6, r3
   126bc:	and	r1, r1, r8
   126c0:	and	r6, fp, r9
   126c4:	eor	r2, r2, r9, ror #2
   126c8:	eor	r2, r2, r9, ror #22
   126cc:	orr	r6, r1, r6
   126d0:	ldr	r0, [sp, #16]
   126d4:	add	r6, r2, r6
   126d8:	ldr	r2, [sp, #140]	; 0x8c
   126dc:	ldr	r1, [sp, #140]	; 0x8c
   126e0:	ror	r5, r0, #18
   126e4:	ror	r2, r2, #19
   126e8:	eor	r5, r5, r0, ror #7
   126ec:	eor	r2, r2, r1, ror #17
   126f0:	ldr	r1, [sp, #12]
   126f4:	eor	r5, r5, r0, lsr #3
   126f8:	add	r5, r5, r1
   126fc:	ldr	r1, [sp, #140]	; 0x8c
   12700:	add	r7, r4, r3
   12704:	ldr	r4, [pc, #-2984]	; 11b64 <abort@plt+0x1684>
   12708:	eor	r2, r2, r1, lsr #10
   1270c:	ldr	r1, [sp, #120]	; 0x78
   12710:	add	r6, r6, r3
   12714:	add	r5, r5, r1
   12718:	add	r2, r2, r5
   1271c:	str	r2, [sp, #148]	; 0x94
   12720:	ldr	r1, [sp, #148]	; 0x94
   12724:	eor	r2, ip, sl
   12728:	ror	r3, r7, #11
   1272c:	add	r4, r1, r4
   12730:	and	r2, r2, r7
   12734:	add	r4, r4, lr
   12738:	eor	r2, r2, ip
   1273c:	eor	lr, r3, r7, ror #6
   12740:	orr	r0, r9, r6
   12744:	eor	lr, lr, r7, ror #25
   12748:	add	r2, r2, r4
   1274c:	ldr	r4, [sp, #48]	; 0x30
   12750:	add	r2, r2, lr
   12754:	and	r0, r0, fp
   12758:	and	lr, r9, r6
   1275c:	ror	r3, r6, #13
   12760:	orr	r0, r0, lr
   12764:	eor	r3, r3, r6, ror #2
   12768:	ldr	lr, [sp, #144]	; 0x90
   1276c:	ror	r1, r4, #18
   12770:	eor	r3, r3, r6, ror #22
   12774:	ldr	r5, [sp, #16]
   12778:	eor	r1, r1, r4, ror #7
   1277c:	add	r3, r3, r0
   12780:	add	r8, r8, r2
   12784:	add	r3, r3, r2
   12788:	eor	r1, r1, r4, lsr #3
   1278c:	ldr	r2, [sp, #124]	; 0x7c
   12790:	ror	r0, lr, #19
   12794:	add	r1, r1, r5
   12798:	eor	r0, r0, lr, ror #17
   1279c:	eor	r0, r0, lr, lsr #10
   127a0:	add	r1, r1, r2
   127a4:	add	r2, r0, r1
   127a8:	str	r2, [sp, #152]	; 0x98
   127ac:	ldr	r1, [sp, #152]	; 0x98
   127b0:	ldr	lr, [pc, #-3152]	; 11b68 <abort@plt+0x1688>
   127b4:	eor	r2, sl, r7
   127b8:	add	lr, r1, lr
   127bc:	and	r2, r2, r8
   127c0:	add	ip, lr, ip
   127c4:	eor	r2, r2, sl
   127c8:	add	r2, r2, ip
   127cc:	ldr	ip, [sp, #20]
   127d0:	ror	r1, r8, #11
   127d4:	eor	r1, r1, r8, ror #6
   127d8:	ror	r5, ip, #18
   127dc:	eor	r5, r5, ip, ror #7
   127e0:	eor	r5, r5, ip, lsr #3
   127e4:	orr	lr, r6, r3
   127e8:	ror	r0, r3, #13
   127ec:	eor	r1, r1, r8, ror #25
   127f0:	add	r5, r5, r4
   127f4:	ldr	r4, [sp, #148]	; 0x94
   127f8:	add	r1, r2, r1
   127fc:	and	lr, lr, r9
   12800:	and	r2, r6, r3
   12804:	eor	r0, r0, r3, ror #2
   12808:	eor	r0, r0, r3, ror #22
   1280c:	orr	r2, lr, r2
   12810:	ror	ip, r4, #19
   12814:	add	r2, r0, r2
   12818:	ldr	r0, [sp, #128]	; 0x80
   1281c:	eor	ip, ip, r4, ror #17
   12820:	add	lr, fp, r1
   12824:	add	r2, r2, r1
   12828:	add	r5, r5, r0
   1282c:	eor	r1, ip, r4, lsr #10
   12830:	ldr	ip, [pc, #-3276]	; 11b6c <abort@plt+0x168c>
   12834:	add	r0, r1, r5
   12838:	add	ip, r0, ip
   1283c:	eor	r1, r7, r8
   12840:	add	ip, ip, sl
   12844:	ldr	sl, [sp, #64]	; 0x40
   12848:	str	r0, [sp, #156]	; 0x9c
   1284c:	and	r1, r1, lr
   12850:	ror	r0, lr, #11
   12854:	eor	r1, r1, r7
   12858:	eor	r0, r0, lr, ror #6
   1285c:	add	r1, r1, ip
   12860:	eor	r0, r0, lr, ror #25
   12864:	ror	ip, sl, #18
   12868:	add	r0, r1, r0
   1286c:	eor	ip, ip, sl, ror #7
   12870:	ldr	r1, [sp, #20]
   12874:	orr	r4, r3, r2
   12878:	ror	r5, r2, #13
   1287c:	eor	ip, ip, sl, lsr #3
   12880:	and	r4, r4, r6
   12884:	eor	r5, r5, r2, ror #2
   12888:	add	ip, ip, r1
   1288c:	and	r1, r3, r2
   12890:	eor	r5, r5, r2, ror #22
   12894:	orr	r1, r4, r1
   12898:	ldr	r4, [sp, #152]	; 0x98
   1289c:	add	r1, r5, r1
   128a0:	ldr	r5, [sp, #152]	; 0x98
   128a4:	add	r1, r1, r0
   128a8:	add	r9, r9, r0
   128ac:	ror	r4, r4, #19
   128b0:	ldr	r0, [sp, #132]	; 0x84
   128b4:	eor	r4, r4, r5, ror #17
   128b8:	add	ip, ip, r0
   128bc:	eor	r0, r4, r5, lsr #10
   128c0:	add	r0, r0, ip
   128c4:	str	r0, [sp, #160]	; 0xa0
   128c8:	ldr	ip, [sp, #160]	; 0xa0
   128cc:	ldr	r4, [pc, #-3428]	; 11b70 <abort@plt+0x1690>
   128d0:	ldr	fp, [sp, #72]	; 0x48
   128d4:	eor	r0, r8, lr
   128d8:	add	r4, ip, r4
   128dc:	and	r0, r0, r9
   128e0:	ror	ip, r9, #11
   128e4:	add	r4, r4, r7
   128e8:	eor	r0, r0, r8
   128ec:	eor	ip, ip, r9, ror #6
   128f0:	orr	r5, r2, r1
   128f4:	add	r0, r0, r4
   128f8:	eor	ip, ip, r9, ror #25
   128fc:	ror	r4, fp, #18
   12900:	add	ip, r0, ip
   12904:	and	r5, r5, r3
   12908:	and	r0, r2, r1
   1290c:	ror	r7, r1, #13
   12910:	eor	r4, r4, fp, ror #7
   12914:	eor	r7, r7, r1, ror #2
   12918:	eor	r4, r4, fp, lsr #3
   1291c:	orr	r0, r5, r0
   12920:	ldr	r5, [sp, #156]	; 0x9c
   12924:	eor	r7, r7, r1, ror #22
   12928:	add	r4, r4, sl
   1292c:	ldr	sl, [sp, #156]	; 0x9c
   12930:	add	r0, r7, r0
   12934:	add	r0, r0, ip
   12938:	add	r6, r6, ip
   1293c:	ror	r5, r5, #19
   12940:	ldr	ip, [sp, #136]	; 0x88
   12944:	eor	r5, r5, sl, ror #17
   12948:	add	r4, r4, ip
   1294c:	eor	ip, r5, sl, lsr #10
   12950:	add	ip, ip, r4
   12954:	str	ip, [sp, #164]	; 0xa4
   12958:	ldr	r4, [sp, #164]	; 0xa4
   1295c:	ldr	r5, [pc, #-3568]	; 11b74 <abort@plt+0x1694>
   12960:	eor	ip, lr, r9
   12964:	add	r5, r4, r5
   12968:	add	r5, r5, r8
   1296c:	ldr	r8, [sp, #24]
   12970:	and	ip, ip, r6
   12974:	eor	ip, ip, lr
   12978:	add	ip, ip, r5
   1297c:	ror	r5, r8, #18
   12980:	ror	r4, r6, #11
   12984:	eor	r5, r5, r8, ror #7
   12988:	eor	r4, r4, r6, ror #6
   1298c:	eor	r5, r5, r8, lsr #3
   12990:	orr	r7, r1, r0
   12994:	ror	sl, r0, #13
   12998:	eor	r4, r4, r6, ror #25
   1299c:	add	r5, r5, fp
   129a0:	ldr	fp, [sp, #160]	; 0xa0
   129a4:	add	r4, ip, r4
   129a8:	and	r7, r7, r2
   129ac:	and	ip, r1, r0
   129b0:	eor	sl, sl, r0, ror #2
   129b4:	eor	sl, sl, r0, ror #22
   129b8:	orr	ip, r7, ip
   129bc:	add	ip, sl, ip
   129c0:	ror	r7, fp, #19
   129c4:	ldr	sl, [sp, #140]	; 0x8c
   129c8:	eor	r7, r7, fp, ror #17
   129cc:	add	r3, r3, r4
   129d0:	add	r5, r5, sl
   129d4:	eor	r8, r7, fp, lsr #10
   129d8:	ldr	sl, [pc, #-3688]	; 11b78 <abort@plt+0x1698>
   129dc:	add	ip, ip, r4
   129e0:	add	r8, r8, r5
   129e4:	ldr	fp, [sp, #28]
   129e8:	eor	r4, r9, r6
   129ec:	add	sl, r8, sl
   129f0:	and	r4, r4, r3
   129f4:	ror	r5, r3, #11
   129f8:	add	lr, sl, lr
   129fc:	eor	r4, r4, r9
   12a00:	eor	r5, r5, r3, ror #6
   12a04:	add	r4, r4, lr
   12a08:	eor	r5, r5, r3, ror #25
   12a0c:	ror	lr, fp, #18
   12a10:	add	r5, r4, r5
   12a14:	eor	lr, lr, fp, ror #7
   12a18:	ldr	r4, [sp, #24]
   12a1c:	orr	r7, r0, ip
   12a20:	ror	sl, ip, #13
   12a24:	eor	lr, lr, fp, lsr #3
   12a28:	and	r7, r7, r1
   12a2c:	eor	sl, sl, ip, ror #2
   12a30:	add	lr, lr, r4
   12a34:	and	r4, r0, ip
   12a38:	eor	sl, sl, ip, ror #22
   12a3c:	orr	r4, r7, r4
   12a40:	ldr	r7, [sp, #164]	; 0xa4
   12a44:	add	r4, sl, r4
   12a48:	ldr	sl, [sp, #164]	; 0xa4
   12a4c:	ror	r7, r7, #19
   12a50:	add	r2, r2, r5
   12a54:	eor	r7, r7, sl, ror #17
   12a58:	ldr	sl, [sp, #144]	; 0x90
   12a5c:	add	r4, r4, r5
   12a60:	add	lr, lr, sl
   12a64:	ldr	sl, [sp, #164]	; 0xa4
   12a68:	eor	r5, r6, r3
   12a6c:	and	r5, r5, r2
   12a70:	eor	r7, r7, sl, lsr #10
   12a74:	ldr	sl, [pc, #-3840]	; 11b7c <abort@plt+0x169c>
   12a78:	add	lr, lr, r7
   12a7c:	str	lr, [sp, #172]	; 0xac
   12a80:	add	sl, lr, sl
   12a84:	ldr	lr, [sp, #32]
   12a88:	ror	r7, r2, #11
   12a8c:	add	r9, sl, r9
   12a90:	eor	r5, r5, r6
   12a94:	eor	r7, r7, r2, ror #6
   12a98:	add	r5, r5, r9
   12a9c:	eor	r7, r7, r2, ror #25
   12aa0:	ror	r9, lr, #18
   12aa4:	add	r7, r5, r7
   12aa8:	eor	r9, r9, lr, ror #7
   12aac:	ldr	r5, [sp, #28]
   12ab0:	orr	sl, ip, r4
   12ab4:	ror	fp, r4, #13
   12ab8:	eor	r9, r9, lr, lsr #3
   12abc:	and	sl, sl, r0
   12ac0:	eor	fp, fp, r4, ror #2
   12ac4:	add	r9, r9, r5
   12ac8:	and	r5, ip, r4
   12acc:	eor	fp, fp, r4, ror #22
   12ad0:	orr	r5, sl, r5
   12ad4:	add	r5, fp, r5
   12ad8:	add	r5, r5, r7
   12adc:	add	r1, r1, r7
   12ae0:	ror	sl, r8, #19
   12ae4:	ldr	r7, [sp, #148]	; 0x94
   12ae8:	eor	sl, sl, r8, ror #17
   12aec:	add	r9, r9, r7
   12af0:	eor	sl, sl, r8, lsr #10
   12af4:	add	r7, r9, sl
   12af8:	str	r7, [sp, #176]	; 0xb0
   12afc:	ldr	r9, [sp, #176]	; 0xb0
   12b00:	ldr	fp, [pc, #-3976]	; 11b80 <abort@plt+0x16a0>
   12b04:	eor	r7, r3, r2
   12b08:	add	fp, r9, fp
   12b0c:	and	r7, r7, r1
   12b10:	add	r6, fp, r6
   12b14:	eor	r7, r7, r3
   12b18:	add	r7, r7, r6
   12b1c:	ldr	r6, [sp, #120]	; 0x78
   12b20:	str	r7, [sp, #4]
   12b24:	ldr	r7, [sp, #120]	; 0x78
   12b28:	ror	r6, r6, #18
   12b2c:	ror	r9, r1, #11
   12b30:	eor	r6, r6, r7, ror #7
   12b34:	eor	r6, r6, r7, lsr #3
   12b38:	eor	r9, r9, r1, ror #6
   12b3c:	ldr	r7, [sp, #4]
   12b40:	add	r6, r6, lr
   12b44:	ldr	lr, [sp, #172]	; 0xac
   12b48:	orr	sl, r4, r5
   12b4c:	eor	r9, r9, r1, ror #25
   12b50:	add	r9, r7, r9
   12b54:	and	sl, sl, ip
   12b58:	and	r7, r4, r5
   12b5c:	orr	r7, sl, r7
   12b60:	ror	sl, lr, #19
   12b64:	eor	sl, sl, lr, ror #17
   12b68:	ldr	lr, [sp, #152]	; 0x98
   12b6c:	ror	fp, r5, #13
   12b70:	add	r6, r6, lr
   12b74:	ldr	lr, [sp, #172]	; 0xac
   12b78:	eor	fp, fp, r5, ror #2
   12b7c:	eor	fp, fp, r5, ror #22
   12b80:	add	r0, r0, r9
   12b84:	eor	sl, sl, lr, lsr #10
   12b88:	add	r7, fp, r7
   12b8c:	ldr	fp, [pc, #296]	; 12cbc <abort@plt+0x27dc>
   12b90:	add	r6, r6, sl
   12b94:	eor	sl, r2, r1
   12b98:	add	r7, r7, r9
   12b9c:	add	fp, r6, fp
   12ba0:	and	sl, sl, r0
   12ba4:	ror	r9, r0, #11
   12ba8:	eor	sl, sl, r2
   12bac:	add	r3, fp, r3
   12bb0:	eor	r9, r9, r0, ror #6
   12bb4:	orr	fp, r5, r7
   12bb8:	eor	r9, r9, r0, ror #25
   12bbc:	add	r3, sl, r3
   12bc0:	ror	sl, r7, #13
   12bc4:	add	r3, r3, r9
   12bc8:	and	fp, fp, r4
   12bcc:	and	r9, r5, r7
   12bd0:	eor	sl, sl, r7, ror #2
   12bd4:	eor	sl, sl, r7, ror #22
   12bd8:	orr	fp, fp, r9
   12bdc:	ldr	r9, [sp, #80]	; 0x50
   12be0:	ldr	lr, [sp, #76]	; 0x4c
   12be4:	add	fp, sl, fp
   12be8:	add	fp, fp, r9
   12bec:	ldr	r9, [sp, #112]	; 0x70
   12bf0:	add	lr, lr, #64	; 0x40
   12bf4:	str	lr, [sp, #76]	; 0x4c
   12bf8:	cmp	r9, lr
   12bfc:	ldr	lr, [sp, #108]	; 0x6c
   12c00:	add	ip, ip, r3
   12c04:	add	r2, lr, r2
   12c08:	ldr	lr, [sp, #92]	; 0x5c
   12c0c:	str	r2, [sp, #108]	; 0x6c
   12c10:	add	lr, lr, r4
   12c14:	ldr	r4, [sp, #104]	; 0x68
   12c18:	str	lr, [sp, #92]	; 0x5c
   12c1c:	add	r1, r4, r1
   12c20:	str	r1, [sp, #104]	; 0x68
   12c24:	ldr	r4, [sp, #88]	; 0x58
   12c28:	add	r3, fp, r3
   12c2c:	add	r4, r4, r5
   12c30:	ldr	r5, [sp, #100]	; 0x64
   12c34:	str	r3, [sp, #80]	; 0x50
   12c38:	add	r0, r5, r0
   12c3c:	ldr	r5, [sp, #84]	; 0x54
   12c40:	str	r6, [sp, #180]	; 0xb4
   12c44:	add	r5, r5, r7
   12c48:	mov	r6, r3
   12c4c:	ldr	r7, [sp, #96]	; 0x60
   12c50:	mov	r9, r3
   12c54:	ldr	r3, [sp, #116]	; 0x74
   12c58:	add	ip, r7, ip
   12c5c:	str	r0, [sp, #100]	; 0x64
   12c60:	str	ip, [sp, #96]	; 0x60
   12c64:	mov	fp, ip
   12c68:	str	ip, [r3, #16]
   12c6c:	str	r0, [r3, #20]
   12c70:	mov	ip, r0
   12c74:	mov	r0, r1
   12c78:	str	r1, [r3, #24]
   12c7c:	mov	r7, r0
   12c80:	mov	r1, ip
   12c84:	str	r4, [sp, #88]	; 0x58
   12c88:	str	r5, [sp, #84]	; 0x54
   12c8c:	str	r8, [sp, #168]	; 0xa8
   12c90:	str	r6, [r3]
   12c94:	str	r5, [r3, #4]
   12c98:	str	r4, [r3, #8]
   12c9c:	str	lr, [r3, #12]
   12ca0:	str	r2, [r3, #28]
   12ca4:	mov	sl, r4
   12ca8:	mov	ip, lr
   12cac:	mov	r0, r2
   12cb0:	bhi	10a64 <abort@plt+0x584>
   12cb4:	add	sp, sp, #188	; 0xbc
   12cb8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   12cbc:			; <UNDEFINED> instruction: 0xc67178f2
   12cc0:	push	{r4, r5, r6, lr}
   12cc4:	mov	r4, r0
   12cc8:	ldr	r0, [r0, #40]	; 0x28
   12ccc:	ldr	r3, [r4, #32]
   12cd0:	cmp	r0, #55	; 0x37
   12cd4:	add	r3, r0, r3
   12cd8:	movhi	r5, #128	; 0x80
   12cdc:	movls	r5, #64	; 0x40
   12ce0:	movhi	r2, #120	; 0x78
   12ce4:	movls	r2, #56	; 0x38
   12ce8:	movhi	ip, #31
   12cec:	movls	ip, #15
   12cf0:	movhi	lr, #30
   12cf4:	movls	lr, #14
   12cf8:	cmp	r0, r3
   12cfc:	str	r3, [r4, #32]
   12d00:	ldrhi	r1, [r4, #36]	; 0x24
   12d04:	ldrls	r6, [r4, #36]	; 0x24
   12d08:	addhi	r6, r1, #1
   12d0c:	lsr	r1, r3, #29
   12d10:	add	lr, r4, lr, lsl #2
   12d14:	add	ip, r4, ip, lsl #2
   12d18:	orr	r1, r1, r6, lsl #3
   12d1c:	lsl	r3, r3, #3
   12d20:	strhi	r6, [r4, #36]	; 0x24
   12d24:	rev	r1, r1
   12d28:	add	r6, r4, #44	; 0x2c
   12d2c:	rev	r3, r3
   12d30:	str	r1, [lr, #44]	; 0x2c
   12d34:	sub	r2, r2, r0
   12d38:	ldr	r1, [pc, #28]	; 12d5c <abort@plt+0x287c>
   12d3c:	add	r0, r6, r0
   12d40:	str	r3, [ip, #44]	; 0x2c
   12d44:	bl	10468 <memcpy@plt>
   12d48:	mov	r2, r4
   12d4c:	mov	r1, r5
   12d50:	mov	r0, r6
   12d54:	pop	{r4, r5, r6, lr}
   12d58:	b	109d4 <abort@plt+0x4f4>
   12d5c:	andeq	r3, r1, r0, lsl #3
   12d60:	push	{r4, r5, r6, lr}
   12d64:	mov	r5, r1
   12d68:	mov	r4, r0
   12d6c:	bl	12cc0 <abort@plt+0x27e0>
   12d70:	mov	r1, r5
   12d74:	mov	r0, r4
   12d78:	pop	{r4, r5, r6, lr}
   12d7c:	b	1097c <abort@plt+0x49c>
   12d80:	push	{r4, r5, r6, lr}
   12d84:	mov	r5, r1
   12d88:	mov	r4, r0
   12d8c:	bl	12cc0 <abort@plt+0x27e0>
   12d90:	mov	r1, r5
   12d94:	mov	r0, r4
   12d98:	pop	{r4, r5, r6, lr}
   12d9c:	b	109a8 <abort@plt+0x4c8>
   12da0:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   12da4:	mov	r6, r2
   12da8:	ldr	r4, [r2, #40]	; 0x28
   12dac:	mov	r8, r0
   12db0:	cmp	r4, #0
   12db4:	mov	r5, r1
   12db8:	bne	12ea8 <abort@plt+0x29c8>
   12dbc:	cmp	r5, #63	; 0x3f
   12dc0:	bls	12e98 <abort@plt+0x29b8>
   12dc4:	tst	r8, #3
   12dc8:	beq	12e7c <abort@plt+0x299c>
   12dcc:	cmp	r5, #64	; 0x40
   12dd0:	add	r7, r6, #44	; 0x2c
   12dd4:	beq	12e54 <abort@plt+0x2974>
   12dd8:	mov	sl, r5
   12ddc:	mov	r4, r8
   12de0:	mov	r9, #64	; 0x40
   12de4:	add	r2, r4, #64	; 0x40
   12de8:	mov	r3, r7
   12dec:	ldr	lr, [r4]
   12df0:	ldr	ip, [r4, #4]
   12df4:	ldr	r0, [r4, #8]
   12df8:	ldr	r1, [r4, #12]
   12dfc:	add	r4, r4, #16
   12e00:	cmp	r4, r2
   12e04:	str	lr, [r3]
   12e08:	str	ip, [r3, #4]
   12e0c:	str	r0, [r3, #8]
   12e10:	str	r1, [r3, #12]
   12e14:	add	r3, r3, #16
   12e18:	bne	12dec <abort@plt+0x290c>
   12e1c:	sub	sl, sl, #64	; 0x40
   12e20:	mov	r2, r6
   12e24:	mov	r1, r9
   12e28:	mov	r0, r7
   12e2c:	bl	109d4 <abort@plt+0x4f4>
   12e30:	cmp	sl, #64	; 0x40
   12e34:	bhi	12de4 <abort@plt+0x2904>
   12e38:	sub	r3, r5, #65	; 0x41
   12e3c:	bic	r2, r3, #63	; 0x3f
   12e40:	mov	r3, r2
   12e44:	sub	r5, r5, #64	; 0x40
   12e48:	add	r2, r2, #64	; 0x40
   12e4c:	sub	r5, r5, r3
   12e50:	add	r8, r8, r2
   12e54:	ldr	r4, [r6, #40]	; 0x28
   12e58:	mov	r1, r8
   12e5c:	add	r0, r7, r4
   12e60:	mov	r2, r5
   12e64:	add	r4, r4, r5
   12e68:	bl	10468 <memcpy@plt>
   12e6c:	cmp	r4, #63	; 0x3f
   12e70:	bhi	12ee8 <abort@plt+0x2a08>
   12e74:	str	r4, [r6, #40]	; 0x28
   12e78:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12e7c:	bic	r4, r5, #63	; 0x3f
   12e80:	mov	r0, r8
   12e84:	mov	r1, r4
   12e88:	mov	r2, r6
   12e8c:	bl	109d4 <abort@plt+0x4f4>
   12e90:	and	r5, r5, #63	; 0x3f
   12e94:	add	r8, r8, r4
   12e98:	cmp	r5, #0
   12e9c:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   12ea0:	add	r7, r6, #44	; 0x2c
   12ea4:	b	12e54 <abort@plt+0x2974>
   12ea8:	rsb	r7, r4, #128	; 0x80
   12eac:	cmp	r7, r1
   12eb0:	movcs	r7, r1
   12eb4:	add	r9, r2, #44	; 0x2c
   12eb8:	mov	r1, r8
   12ebc:	mov	r2, r7
   12ec0:	add	r0, r9, r4
   12ec4:	bl	10468 <memcpy@plt>
   12ec8:	ldr	r1, [r6, #40]	; 0x28
   12ecc:	add	r1, r7, r1
   12ed0:	cmp	r1, #64	; 0x40
   12ed4:	str	r1, [r6, #40]	; 0x28
   12ed8:	bhi	12f14 <abort@plt+0x2a34>
   12edc:	add	r8, r8, r7
   12ee0:	sub	r5, r5, r7
   12ee4:	b	12dbc <abort@plt+0x28dc>
   12ee8:	sub	r4, r4, #64	; 0x40
   12eec:	mov	r2, r6
   12ef0:	mov	r1, #64	; 0x40
   12ef4:	mov	r0, r7
   12ef8:	bl	109d4 <abort@plt+0x4f4>
   12efc:	mov	r0, r7
   12f00:	mov	r2, r4
   12f04:	add	r1, r6, #108	; 0x6c
   12f08:	bl	10468 <memcpy@plt>
   12f0c:	str	r4, [r6, #40]	; 0x28
   12f10:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   12f14:	mov	r2, r6
   12f18:	mov	r0, r9
   12f1c:	bic	r1, r1, #63	; 0x3f
   12f20:	bl	109d4 <abort@plt+0x4f4>
   12f24:	ldr	r2, [r6, #40]	; 0x28
   12f28:	add	r1, r4, r7
   12f2c:	and	r2, r2, #63	; 0x3f
   12f30:	bic	r1, r1, #63	; 0x3f
   12f34:	add	r1, r9, r1
   12f38:	mov	r0, r9
   12f3c:	str	r2, [r6, #40]	; 0x28
   12f40:	bl	10468 <memcpy@plt>
   12f44:	b	12edc <abort@plt+0x29fc>
   12f48:	push	{r4, r5, r6, lr}
   12f4c:	sub	sp, sp, #176	; 0xb0
   12f50:	ldr	r3, [pc, #112]	; 12fc8 <abort@plt+0x2ae8>
   12f54:	ldr	lr, [pc, #112]	; 12fcc <abort@plt+0x2aec>
   12f58:	ldr	ip, [pc, #112]	; 12fd0 <abort@plt+0x2af0>
   12f5c:	str	r3, [sp, #4]
   12f60:	ldr	r3, [pc, #108]	; 12fd4 <abort@plt+0x2af4>
   12f64:	str	lr, [sp, #8]
   12f68:	str	ip, [sp, #12]
   12f6c:	ldr	lr, [pc, #100]	; 12fd8 <abort@plt+0x2af8>
   12f70:	ldr	ip, [pc, #100]	; 12fdc <abort@plt+0x2afc>
   12f74:	ldr	r6, [pc, #100]	; 12fe0 <abort@plt+0x2b00>
   12f78:	ldr	r5, [pc, #100]	; 12fe4 <abort@plt+0x2b04>
   12f7c:	mov	r4, r2
   12f80:	str	r3, [sp, #24]
   12f84:	add	r2, sp, #4
   12f88:	mov	r3, #0
   12f8c:	str	lr, [sp, #28]
   12f90:	str	ip, [sp, #32]
   12f94:	str	r3, [sp, #40]	; 0x28
   12f98:	str	r3, [sp, #36]	; 0x24
   12f9c:	str	r3, [sp, #44]	; 0x2c
   12fa0:	str	r6, [sp, #16]
   12fa4:	str	r5, [sp, #20]
   12fa8:	bl	12da0 <abort@plt+0x28c0>
   12fac:	add	r0, sp, #4
   12fb0:	bl	12cc0 <abort@plt+0x27e0>
   12fb4:	mov	r1, r4
   12fb8:	add	r0, sp, #4
   12fbc:	bl	1097c <abort@plt+0x49c>
   12fc0:	add	sp, sp, #176	; 0xb0
   12fc4:	pop	{r4, r5, r6, pc}
   12fc8:	bvs	28c96c <stderr@@GLIBC_2.4+0x268924>
   12fcc:	bllt	19fe9e8 <stderr@@GLIBC_2.4+0x19da9a0>
   12fd0:	stclcc	3, cr15, [lr], #-456	; 0xfffffe38
   12fd4:	blls	16d20c <stderr@@GLIBC_2.4+0x1491c4>
   12fd8:	svcne	0x0083d9ab
   12fdc:	blpl	ff846448 <stderr@@GLIBC_2.4+0xff822400>
   12fe0:	strbge	pc, [pc, #-1338]	; 12aae <abort@plt+0x25ce>	; <UNPREDICTABLE>
   12fe4:	tstpl	lr, pc, ror r2
   12fe8:	push	{r4, r5, r6, lr}
   12fec:	sub	sp, sp, #176	; 0xb0
   12ff0:	ldr	r3, [pc, #112]	; 13068 <abort@plt+0x2b88>
   12ff4:	ldr	lr, [pc, #112]	; 1306c <abort@plt+0x2b8c>
   12ff8:	ldr	ip, [pc, #112]	; 13070 <abort@plt+0x2b90>
   12ffc:	str	r3, [sp, #4]
   13000:	ldr	r3, [pc, #108]	; 13074 <abort@plt+0x2b94>
   13004:	str	lr, [sp, #8]
   13008:	str	ip, [sp, #12]
   1300c:	ldr	lr, [pc, #100]	; 13078 <abort@plt+0x2b98>
   13010:	ldr	ip, [pc, #100]	; 1307c <abort@plt+0x2b9c>
   13014:	ldr	r6, [pc, #100]	; 13080 <abort@plt+0x2ba0>
   13018:	ldr	r5, [pc, #100]	; 13084 <abort@plt+0x2ba4>
   1301c:	mov	r4, r2
   13020:	str	r3, [sp, #24]
   13024:	add	r2, sp, #4
   13028:	mov	r3, #0
   1302c:	str	lr, [sp, #28]
   13030:	str	ip, [sp, #32]
   13034:	str	r3, [sp, #40]	; 0x28
   13038:	str	r3, [sp, #36]	; 0x24
   1303c:	str	r3, [sp, #44]	; 0x2c
   13040:	str	r6, [sp, #16]
   13044:	str	r5, [sp, #20]
   13048:	bl	12da0 <abort@plt+0x28c0>
   1304c:	add	r0, sp, #4
   13050:	bl	12cc0 <abort@plt+0x27e0>
   13054:	mov	r1, r4
   13058:	add	r0, sp, #4
   1305c:	bl	109a8 <abort@plt+0x4c8>
   13060:	add	sp, sp, #176	; 0xb0
   13064:	pop	{r4, r5, r6, pc}
   13068:	ldrdgt	r9, [r5, -r8]
   1306c:	ldrbtcc	sp, [ip], -r7, lsl #10
   13070:	rsbscc	sp, r0, r7, lsl sp
   13074:	ldmdavs	r8, {r0, r4, r8, sl, ip}^
   13078:	ldrbtvs	r8, [r9], #4007	; 0xfa7
   1307c:	cdplt	15, 15, cr4, cr10, cr4, {5}
   13080:			; <UNDEFINED> instruction: 0xf70e5939
   13084:			; <UNDEFINED> instruction: 0xffc00b31
   13088:	cmp	r0, #0
   1308c:	moveq	r0, #1
   13090:	cmp	r0, #0
   13094:	blt	1309c <abort@plt+0x2bbc>
   13098:	b	10480 <malloc@plt>
   1309c:	push	{r4, lr}
   130a0:	bl	104b0 <__errno_location@plt>
   130a4:	mov	r3, #12
   130a8:	str	r3, [r0]
   130ac:	mov	r0, #0
   130b0:	pop	{r4, pc}
   130b4:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   130b8:	mov	r7, r0
   130bc:	ldr	r6, [pc, #72]	; 1310c <abort@plt+0x2c2c>
   130c0:	ldr	r5, [pc, #72]	; 13110 <abort@plt+0x2c30>
   130c4:	add	r6, pc, r6
   130c8:	add	r5, pc, r5
   130cc:	sub	r6, r6, r5
   130d0:	mov	r8, r1
   130d4:	mov	r9, r2
   130d8:	bl	1043c <strtol@plt-0x20>
   130dc:	asrs	r6, r6, #2
   130e0:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   130e4:	mov	r4, #0
   130e8:	add	r4, r4, #1
   130ec:	ldr	r3, [r5], #4
   130f0:	mov	r2, r9
   130f4:	mov	r1, r8
   130f8:	mov	r0, r7
   130fc:	blx	r3
   13100:	cmp	r6, r4
   13104:	bne	130e8 <abort@plt+0x2c08>
   13108:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1310c:	andeq	r0, r1, r4, asr #28
   13110:	andeq	r0, r1, ip, lsr lr
   13114:	bx	lr

Disassembly of section .fini:

00013118 <.fini>:
   13118:	push	{r3, lr}
   1311c:	pop	{r3, pc}
