HelpInfo,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.8\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:N64
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of poll[35:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||N64.srr(64);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/64||Send_Request.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\hdl\Send_Request.v'/linenumber/16
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 1 of poll[35:1]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||N64.srr(66);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/66||Send_Request.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\hdl\Send_Request.v'/linenumber/16
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 2 of poll[35:2]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||N64.srr(68);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/68||Send_Request.v(16);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\hdl\Send_Request.v'/linenumber/16
Implementation;Synthesis|| CL157 ||@W:*Output RCOSC_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||N64.srr(70);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/70||N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v(62);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\component\work\N64_MSS\MSS_CCC_0\N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/62
Implementation;Synthesis|| CL157 ||@W:*Output MAINXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||N64.srr(71);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/71||N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v(63);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\component\work\N64_MSS\MSS_CCC_0\N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/63
Implementation;Synthesis|| CL157 ||@W:*Output LPXIN_CLKOUT has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.||N64.srr(72);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/72||N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v(64);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\component\work\N64_MSS\MSS_CCC_0\N64_MSS_tmp_MSS_CCC_0_MSS_CCC.v'/linenumber/64
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(154);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/154||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(155);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/155||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT532 ||@W:Found signal identified as System clock which controls 51 sequential elements including clock_divider_100_1.counter[6:0].  Using this clock, which has no specified timing constraint, can adversely impact design performance. ||N64.srr(172);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/172||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(179);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/179||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(180);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/180||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_0.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(223);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/223||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MT462 ||@W:Net clock_divider_100_1.clk100 appears to be an unidentified clock source. Assuming default frequency. If this is a required clock, declare a clock constraint on this net in your constraint file.||N64.srr(224);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/224||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_divider_100_2(verilog) instance counter[6:0] ||N64.srr(228);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/228||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_divider_100_1(verilog) instance counter[6:0] ||N64.srr(229);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/229||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.clock_divider_100_0(verilog) instance counter[6:0] ||N64.srr(230);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/230||clock_divider_100.v(8);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\clock_divider_100.v'/linenumber/8
Implementation;Synthesis|| MO231 ||@N: Found counter in view:work.Read_buttons(verilog) instance counter[7:0] ||N64.srr(231);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/231||read_buttons.v(17);liberoaction://cross_probe/hdl/file/'c:\users\pearcere\documents\n64\n64\hdl\read_buttons.v'/linenumber/17
Implementation;Synthesis|| MT615 ||@N: Found clock FCLK with period 10.00ns ||N64.srr(323);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/323||null;null
Implementation;Synthesis|| MT615 ||@N: Found clock FAB_CLK with period 10.00ns ||N64.srr(324);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/324||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||N64.srr(341);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/341||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||N64.srr(343);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/343||null;null
Implementation;Synthesis|| MT582 ||@N: Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack||N64.srr(360);liberoaction://cross_probe/hdl/file/'C:\Users\pearcere\Documents\N64\N64\synthesis\N64.srr'/linenumber/360||null;null
Implementation;Compile;RootName:N64
Implementation;Compile||(null)||Please refer to the log file for details about 334 Warning(s) , 1 Info(s)||N64_compile_log.rpt;liberoaction://open_report/file/N64_compile_log.rpt||(null);(null)
