Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 68bee1d1eaec4b709a4c7fb05e02496a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot sevenseg_ext_tb_behav xil_defaultlib.sevenseg_ext_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'd' [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/hdl/sevenseg_ext_tb.sv:29]
WARNING: [VRFC 10-3705] select index 7 into 'd' is out of bounds [C:/Users/choprak/ECE212_Chopra_Hill/Lab01/hdl/sevenseg_ext_tb.sv:29]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/hdl/sevenseg_ext_n.sv" Line 12. Module seven_seg_n doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/choprak/ECE212_Chopra_Hill/Lab01/hdl/sevenseg_ext_n.sv" Line 12. Module seven_seg_n doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seven_seg_n
Compiling module xil_defaultlib.sevenseg_ext_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot sevenseg_ext_tb_behav
