Analysis & Elaboration report for MIPS_32_BITS
Sat May 16 23:38:03 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Analysis & Elaboration Settings
  5. Analysis & Elaboration Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                                   ;
+------------------------------------+---------------------------------------------+
; Analysis & Elaboration Status      ; Successful - Sat May 16 23:38:03 2020       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; MIPS_32_BITS                                ;
; Top-level Entity Name              ; MIPS_32_BITS_TB                             ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; N/A until Partition Merge                   ;
;     Total combinational functions  ; N/A until Partition Merge                   ;
;     Dedicated logic registers      ; N/A until Partition Merge                   ;
; Total registers                    ; N/A until Partition Merge                   ;
; Total pins                         ; N/A until Partition Merge                   ;
; Total virtual pins                 ; N/A until Partition Merge                   ;
; Total memory bits                  ; N/A until Partition Merge                   ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                   ;
; Total PLLs                         ; N/A until Partition Merge                   ;
+------------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                            ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                            ; MIPS_32_BITS_TB    ; MIPS_32_BITS       ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat May 16 23:37:40 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_32_BITS -c MIPS_32_BITS --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file ciclo_fetch.v
    Info (12023): Found entity 1: Ciclo_Fetch File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Ciclo_Fetch.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file banco_registros.v
    Info (12023): Found entity 1: Banco_Registros File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Banco_Registros.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_Control File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: ALU File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file unidad_control.v
    Info (12023): Found entity 1: Unidad_Control File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file memoria_datos.v
    Info (12023): Found entity 1: Memoria_datos File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 2
Warning (12090): Entity "Mux" obtained from "Mux.v" instead of from Quartus Prime megafunction library File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux.v
    Info (12023): Found entity 1: Mux File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Mux.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mux2.v
    Info (12023): Found entity 1: Mux2 File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Mux2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file shift_left2.v
    Info (12023): Found entity 1: Shift_Left2 File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Shift_Left2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: Sign_Extend File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Sign_Extend.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mips_32_bits.v
    Info (12023): Found entity 1: MIPS_32_BITS File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file and_.v
    Info (12023): Found entity 1: AND_ File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/AND_.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buffer1.v
    Info (12023): Found entity 1: Buffer1 File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Buffer1.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buffer2.v
    Info (12023): Found entity 1: Buffer2 File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Buffer2.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buffer3.v
    Info (12023): Found entity 1: Buffer3 File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Buffer3.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file buffer4.v
    Info (12023): Found entity 1: Buffer4 File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Buffer4.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file sumador.v
    Info (12023): Found entity 1: Sumador File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Sumador.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file mips_32_bits_tb.v
    Info (12023): Found entity 1: MIPS_32_BITS_TB File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS_TB.v Line: 3
Info (12127): Elaborating entity "MIPS_32_BITS_TB" for the top level hierarchy
Warning (10755): Verilog HDL warning at MIPS_32_BITS_TB.v(11): assignments to clk create a combinational loop File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS_TB.v Line: 11
Warning (10175): Verilog HDL warning at MIPS_32_BITS_TB.v(26): ignoring unsupported system task File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS_TB.v Line: 26
Info (12128): Elaborating entity "MIPS_32_BITS" for hierarchy "MIPS_32_BITS:DUV" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS_TB.v Line: 9
Info (12128): Elaborating entity "Ciclo_Fetch" for hierarchy "MIPS_32_BITS:DUV|Ciclo_Fetch:a1" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 31
Warning (10230): Verilog HDL assignment warning at Ciclo_Fetch.v(15): truncated value with size 32 to match size of target (7) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Ciclo_Fetch.v Line: 15
Warning (10850): Verilog HDL warning at Ciclo_Fetch.v(27): number of words (256) in memory file does not match the number of elements in the address range [0:127] File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Ciclo_Fetch.v Line: 27
Info (12128): Elaborating entity "Buffer1" for hierarchy "MIPS_32_BITS:DUV|Buffer1:a2" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 43
Info (12128): Elaborating entity "Unidad_Control" for hierarchy "MIPS_32_BITS:DUV|Unidad_Control:a3" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 55
Warning (10270): Verilog HDL Case Statement warning at Unidad_Control.v(15): incomplete case statement has no default case item File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "RegDst", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "Branch", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "MemRead", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "MemtoReg", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "ALUOP", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "MemWrite", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "ALUSrc", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Warning (10240): Verilog HDL Always Construct warning at Unidad_Control.v(15): inferring latch(es) for variable "RegWrite", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "RegWrite" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "ALUSrc" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "MemWrite" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "ALUOP[0]" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "ALUOP[1]" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "ALUOP[2]" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "MemtoReg" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "MemRead" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "Branch" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (10041): Inferred latch for "RegDst" at Unidad_Control.v(15) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Unidad_Control.v Line: 15
Info (12128): Elaborating entity "Banco_Registros" for hierarchy "MIPS_32_BITS:DUV|Banco_Registros:a4" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 65
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "MIPS_32_BITS:DUV|Sign_Extend:a5" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 70
Info (12128): Elaborating entity "Buffer2" for hierarchy "MIPS_32_BITS:DUV|Buffer2:a6" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 103
Info (12128): Elaborating entity "Mux" for hierarchy "MIPS_32_BITS:DUV|Mux:num1" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 110
Info (12128): Elaborating entity "Shift_Left2" for hierarchy "MIPS_32_BITS:DUV|Shift_Left2:a7" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 115
Info (12128): Elaborating entity "ALU_Control" for hierarchy "MIPS_32_BITS:DUV|ALU_Control:a8" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 121
Warning (10270): Verilog HDL Case Statement warning at ALU_Control.v(14): incomplete case statement has no default case item File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 14
Warning (10270): Verilog HDL Case Statement warning at ALU_Control.v(11): incomplete case statement has no default case item File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 11
Warning (10240): Verilog HDL Always Construct warning at ALU_Control.v(11): inferring latch(es) for variable "Sel", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 11
Info (10041): Inferred latch for "Sel[0]" at ALU_Control.v(11) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 11
Info (10041): Inferred latch for "Sel[1]" at ALU_Control.v(11) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 11
Info (10041): Inferred latch for "Sel[2]" at ALU_Control.v(11) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 11
Info (10041): Inferred latch for "Sel[3]" at ALU_Control.v(11) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/ALU_Control.v Line: 11
Info (12128): Elaborating entity "Sumador" for hierarchy "MIPS_32_BITS:DUV|Sumador:a9" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 127
Info (12128): Elaborating entity "Mux2" for hierarchy "MIPS_32_BITS:DUV|Mux2:num2" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 134
Info (12128): Elaborating entity "ALU" for hierarchy "MIPS_32_BITS:DUV|ALU:a10" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 142
Info (12128): Elaborating entity "Buffer3" for hierarchy "MIPS_32_BITS:DUV|Buffer3:a11" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 166
Info (12128): Elaborating entity "Memoria_datos" for hierarchy "MIPS_32_BITS:DUV|Memoria_datos:a12" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 174
Warning (10850): Verilog HDL warning at Memoria_datos.v(14): number of words (1) in memory file does not match the number of elements in the address range [0:31] File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 14
Warning (10270): Verilog HDL Case Statement warning at Memoria_datos.v(19): incomplete case statement has no default case item File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 19
Warning (10270): Verilog HDL Case Statement warning at Memoria_datos.v(28): incomplete case statement has no default case item File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Warning (10240): Verilog HDL Always Construct warning at Memoria_datos.v(28): inferring latch(es) for variable "Read_Data", which holds its previous value in one or more paths through the always construct File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[0]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[1]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[2]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[3]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[4]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[5]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[6]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[7]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[8]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[9]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[10]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[11]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[12]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[13]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[14]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[15]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[16]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[17]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[18]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[19]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[20]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[21]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[22]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[23]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[24]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[25]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[26]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[27]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[28]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[29]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[30]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (10041): Inferred latch for "Read_Data[31]" at Memoria_datos.v(28) File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/Memoria_datos.v Line: 28
Info (12128): Elaborating entity "Buffer4" for hierarchy "MIPS_32_BITS:DUV|Buffer4:a13" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 188
Info (12128): Elaborating entity "AND_" for hierarchy "MIPS_32_BITS:DUV|AND_:a14" File: C:/Arquitectura/Proyecto/MIPS_32_BITS-master/MIPS_32_BITS.v Line: 201
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 22 warnings
    Info: Peak virtual memory: 4718 megabytes
    Info: Processing ended: Sat May 16 23:38:03 2020
    Info: Elapsed time: 00:00:23
    Info: Total CPU time (on all processors): 00:00:52


