name: IWDG
description: IWDG
groupName: IWDG
source: STM32H743 SVD v2.4
registers:
  - name: KR
    displayName: KR
    description: Key register
    addressOffset: 0
    size: 32
    access: write-only
    resetValue: 0
    fields:
      - name: KEY
        description: "Key value (write only, read 0x0000)\n              These bits must be written by software at regular\n              intervals with the key value 0xAAAA, otherwise the\n              watchdog generates a reset when the counter reaches\n              0. Writing the key value 0x5555 to enable access to\n              the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see\n              Section23.3.6: Register access protection) Writing\n              the key value CCCCh starts the watchdog (except if\n              the hardware watchdog option is\n              selected)"
        bitOffset: 0
        bitWidth: 16
  - name: PR
    displayName: PR
    description: Prescaler register
    addressOffset: 4
    size: 32
    access: read-write
    resetValue: 0
    fields:
      - name: PR
        description: "Prescaler divider These bits are write\n              access protected see Section23.3.6: Register access\n              protection. They are written by software to select\n              the prescaler divider feeding the counter clock. PVU\n              bit of IWDG_SR must be reset in order to be able to\n              change the prescaler divider. Note: Reading this\n              register returns the prescaler value from the VDD\n              voltage domain. This value may not be up to\n              date/valid if a write operation to this register is\n              ongoing. For this reason the value read from this\n              register is valid only when the PVU bit in the\n              IWDG_SR register is reset."
        bitOffset: 0
        bitWidth: 3
  - name: RLR
    displayName: RLR
    description: Reload register
    addressOffset: 8
    size: 32
    access: read-write
    resetValue: 4095
    fields:
      - name: RL
        description: "Watchdog counter reload value These bits\n              are write access protected see Section23.3.6. They\n              are written by software to define the value to be\n              loaded in the watchdog counter each time the value\n              0xAAAA is written in the IWDG_KR register. The\n              watchdog counter counts down from this value. The\n              timeout period is a function of this value and the\n              clock prescaler. Refer to the datasheet for the\n              timeout information. The RVU bit in the IWDG_SR\n              register must be reset in order to be able to change\n              the reload value. Note: Reading this register returns\n              the reload value from the VDD voltage domain. This\n              value may not be up to date/valid if a write\n              operation to this register is ongoing on this\n              register. For this reason the value read from this\n              register is valid only when the RVU bit in the\n              IWDG_SR register is reset."
        bitOffset: 0
        bitWidth: 12
  - name: SR
    displayName: SR
    description: Status register
    addressOffset: 12
    size: 32
    access: read-only
    resetValue: 0
    fields:
      - name: PVU
        description: "Watchdog prescaler value update This bit\n              is set by hardware to indicate that an update of the\n              prescaler value is ongoing. It is reset by hardware\n              when the prescaler update operation is completed in\n              the VDD voltage domain (takes up to 5 RC 40 kHz\n              cycles). Prescaler value can be updated only when PVU\n              bit is reset."
        bitOffset: 0
        bitWidth: 1
      - name: RVU
        description: "Watchdog counter reload value update\n              This bit is set by hardware to indicate that an\n              update of the reload value is ongoing. It is reset by\n              hardware when the reload value update operation is\n              completed in the VDD voltage domain (takes up to 5 RC\n              40 kHz cycles). Reload value can be updated only when\n              RVU bit is reset."
        bitOffset: 1
        bitWidth: 1
      - name: WVU
        description: "Watchdog counter window value update\n              This bit is set by hardware to indicate that an\n              update of the window value is ongoing. It is reset by\n              hardware when the reload value update operation is\n              completed in the VDD voltage domain (takes up to 5 RC\n              40 kHz cycles). Window value can be updated only when\n              WVU bit is reset. This bit is generated only if\n              generic window = 1"
        bitOffset: 2
        bitWidth: 1
  - name: WINR
    displayName: WINR
    description: Window register
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 4095
    fields:
      - name: WIN
        description: "Watchdog counter window value These bits\n              are write access protected see Section23.3.6. These\n              bits contain the high limit of the window value to be\n              compared to the downcounter. To prevent a reset, the\n              downcounter must be reloaded when its value is lower\n              than the window register value and greater than 0x0\n              The WVU bit in the IWDG_SR register must be reset in\n              order to be able to change the reload value. Note:\n              Reading this register returns the reload value from\n              the VDD voltage domain. This value may not be valid\n              if a write operation to this register is ongoing. For\n              this reason the value read from this register is\n              valid only when the WVU bit in the IWDG_SR register\n              is reset."
        bitOffset: 0
        bitWidth: 12
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
