
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000360                       # Number of seconds simulated
sim_ticks                                   359907000                       # Number of ticks simulated
final_tick                               2267537373000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              193148854                       # Simulator instruction rate (inst/s)
host_op_rate                                193143388                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              373383845                       # Simulator tick rate (ticks/s)
host_mem_usage                                 834968                       # Number of bytes of host memory used
host_seconds                                     0.96                       # Real time elapsed on the host
sim_insts                                   186167232                       # Number of instructions simulated
sim_ops                                     186167232                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus04.inst       109376                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data        86592                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst        34240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data        10432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data       393536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            740992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       109376                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst        34240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       250432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       170560                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         170560                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1709                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         1353                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst          535                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data          163                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         1669                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data         6149                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              11578                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2665                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus04.inst    303900730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    240595487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst     95135688                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data     28985266                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst    296787781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data   1093438027                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           2058842979                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    303900730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst     95135688                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst    296787781                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       695824199                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      473900202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           473900202                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      473900202                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    303900730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    240595487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst     95135688                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data     28985266                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst    296787781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data   1093438027                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2532743181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus04.inst        14272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       119488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data        69504                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data       199744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            404736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst        14272                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst          704                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        15936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       401728                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         401728                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst          223                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         1867                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data         1086                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data         3121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               6324                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6277                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6277                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus04.inst     39654689                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    331996877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst      1956061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data    193116555                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst      2667356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data    554987816                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       177824                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1124557177                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst     39654689                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst      1956061                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst      2667356                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        44278105                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1116199463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1116199463                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1116199463                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst     39654689                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    331996877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst      1956061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data    193116555                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst      2667356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data    554987816                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       177824                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2240756640                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                    1                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               2                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         436.855675                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   436.280459                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data     0.575217                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.852110                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.001123                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.853234                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          436                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          402                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.851562                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data           75                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data           54                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data            3                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data            2                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data          129                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data          129                       # number of overall hits
system.cpu00.dcache.overall_hits::total           129                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data            3                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            1                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data            2                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data            3                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data            3                       # number of overall misses
system.cpu00.dcache.overall_misses::total            3                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data          132                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data          132                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements               0                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst          512                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          476                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst          370                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst          370                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst          370                       # number of overall hits
system.cpu00.icache.overall_hits::total           370                       # number of overall hits
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst          370                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst          370                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                    1                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 1                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               1                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         312.428056                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs                   1                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   311.853194                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data     0.574862                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.609088                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.001123                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.610211                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          312                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          290                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.609375                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data           75                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data           54                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            3                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            2                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          129                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          129                       # number of overall hits
system.cpu01.dcache.overall_hits::total           129                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data            3                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            2                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data            3                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data            3                       # number of overall misses
system.cpu01.dcache.overall_misses::total            3                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          132                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          132                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          497                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst          370                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst          370                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst          370                       # number of overall hits
system.cpu01.icache.overall_hits::total           370                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst          370                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst          370                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                    1                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu02.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel                 0                      
system.cpu02.kern.mode_good::user                   0                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu02.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements               1                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         232.517389                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data   231.942881                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data     0.574508                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.453013                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.001122                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.454136                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          150                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.292969                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data           75                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data           54                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data            3                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data            2                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data          129                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data          129                       # number of overall hits
system.cpu02.dcache.overall_hits::total           129                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data            3                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data            1                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data            2                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data            3                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data            3                       # number of overall misses
system.cpu02.dcache.overall_misses::total            3                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data          132                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data          132                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu02.dcache.writebacks::total               1                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements               0                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst          370                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst          370                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst          370                       # number of overall hits
system.cpu02.icache.overall_hits::total           370                       # number of overall hits
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst          370                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst          370                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              362746000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          362910500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                    1                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements               2                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         451.730353                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs                14                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   451.156199                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data     0.574154                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.881164                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.001121                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.882286                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data           75                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data           54                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data            3                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data            2                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data          129                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data          129                       # number of overall hits
system.cpu03.dcache.overall_hits::total           129                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data            3                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data            1                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data            2                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data            3                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data            3                       # number of overall misses
system.cpu03.dcache.overall_misses::total            3                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data          132                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data          132                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu03.dcache.writebacks::total               1                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements               0                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          399                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst          370                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.cpu03.icache.overall_hits::total           370                       # number of overall hits
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst          370                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst          370                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                      570                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    162     47.65%     47.65% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.29%     47.94% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   177     52.06%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                340                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 324                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              141291000     91.48%     91.48% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.11%     91.59% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              12994000      8.41%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          154449500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    3                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                   1      0.28%      0.28% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  12      3.31%      3.58% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.28%      3.86% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 321     88.43%     92.29% # number of callpals executed
system.cpu04.kern.callpal::rdusp                    1      0.28%     92.56% # number of callpals executed
system.cpu04.kern.callpal::rti                     18      4.96%     97.52% # number of callpals executed
system.cpu04.kern.callpal::callsys                  9      2.48%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  363                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel              31                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                18                      
system.cpu04.kern.mode_good::user                  17                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel         62950500     75.80%     75.80% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           20102000     24.20%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements            4898                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         466.302290                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             67521                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            4898                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           13.785423                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    24.118128                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   442.184163                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.047106                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.863641                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.910747                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2          420                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.820312                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          131524                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         131524                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        31319                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         31319                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        25781                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        25781                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data          506                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          506                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data          585                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data        57100                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          57100                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data        57100                       # number of overall hits
system.cpu04.dcache.overall_hits::total         57100                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         2863                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2863                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         2125                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         2125                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          101                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           21                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           21                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data         4988                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         4988                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data         4988                       # number of overall misses
system.cpu04.dcache.overall_misses::total         4988                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        34182                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        34182                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        27906                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        27906                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          607                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          606                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data        62088                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        62088                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data        62088                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        62088                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.083758                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.083758                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.076148                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.076148                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166392                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.034653                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.080338                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.080338                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.080338                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.080338                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         2988                       # number of writebacks
system.cpu04.dcache.writebacks::total            2988                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            2441                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.999373                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs            270021                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            2441                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs          110.619009                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst    26.400030                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   485.599344                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.051563                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.948436                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          343858                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         343858                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       168266                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        168266                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       168266                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         168266                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       168266                       # number of overall hits
system.cpu04.icache.overall_hits::total        168266                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         2442                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         2442                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         2442                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         2442                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         2442                       # number of overall misses
system.cpu04.icache.overall_misses::total         2442                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       170708                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       170708                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       170708                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       170708                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       170708                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       170708                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.014305                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.014305                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.014305                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.014305                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.014305                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.014305                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         2441                       # number of writebacks
system.cpu04.icache.writebacks::total            2441                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                      790                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                     98     47.57%     47.57% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     2      0.97%     48.54% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                   106     51.46%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                206                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                      98     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      2      1.02%     51.02% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                     96     48.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                 196                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              356006000     98.06%     98.06% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                330500      0.09%     98.15% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31               6724500      1.85%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          363061000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.905660                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.951456                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu05.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu05.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                    3                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                   1      0.36%      0.36% # number of callpals executed
system.cpu05.kern.callpal::swpctx                  58     20.86%     21.22% # number of callpals executed
system.cpu05.kern.callpal::tbi                      4      1.44%     22.66% # number of callpals executed
system.cpu05.kern.callpal::swpipl                 135     48.56%     71.22% # number of callpals executed
system.cpu05.kern.callpal::rdps                     1      0.36%     71.58% # number of callpals executed
system.cpu05.kern.callpal::rti                     69     24.82%     96.40% # number of callpals executed
system.cpu05.kern.callpal::callsys                  9      3.24%     99.64% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.36%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                  278                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel             127                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                67                      
system.cpu05.kern.mode_good::user                  67                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel       1921430000     99.58%     99.58% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user            8186500      0.42%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements            1870                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         424.623808                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             39800                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs            1870                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           21.283422                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    64.971849                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   359.651959                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.126898                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.702445                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.829343                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          456                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses           81941                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses          81941                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data        23769                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         23769                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data        12959                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total        12959                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data          443                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          443                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data          455                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          455                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data        36728                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          36728                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data        36728                       # number of overall hits
system.cpu05.dcache.overall_hits::total         36728                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data         1548                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1548                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data          645                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          645                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data           33                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data           20                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data         2193                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2193                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data         2193                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2193                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        25317                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total        13604                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        38921                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        38921                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.061145                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.047413                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.069328                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.042105                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.056345                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.056345                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          815                       # number of writebacks
system.cpu05.dcache.writebacks::total             815                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements            1283                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs            109532                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs            1283                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           85.371785                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   196.151951                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   315.848049                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.383109                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.616891                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          425                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           87                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses          286325                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses         286325                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst       141238                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total        141238                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst       141238                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total         141238                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst       141238                       # number of overall hits
system.cpu05.icache.overall_hits::total        141238                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst         1283                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1283                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst         1283                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1283                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst         1283                       # number of overall misses
system.cpu05.icache.overall_misses::total         1283                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total       142521                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst       142521                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total       142521                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst       142521                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total       142521                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.009002                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.009002                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.009002                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.009002                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks         1283                       # number of writebacks
system.cpu05.icache.writebacks::total            1283                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                     1220                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                    250     50.20%     50.20% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      0.20%     50.40% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                   247     49.60%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                498                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                     248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                    247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                 496                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              558704000     98.28%     98.28% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                112000      0.02%     98.30% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31               9664000      1.70%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          568480000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu06.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu06.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu06.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu06.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu06.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu06.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                   12                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                  15      2.57%      2.57% # number of callpals executed
system.cpu06.kern.callpal::swpctx                  53      9.08%     11.64% # number of callpals executed
system.cpu06.kern.callpal::swpipl                 397     67.98%     79.62% # number of callpals executed
system.cpu06.kern.callpal::rdps                     1      0.17%     79.79% # number of callpals executed
system.cpu06.kern.callpal::wrusp                    1      0.17%     79.97% # number of callpals executed
system.cpu06.kern.callpal::rti                    100     17.12%     97.09% # number of callpals executed
system.cpu06.kern.callpal::callsys                 15      2.57%     99.66% # number of callpals executed
system.cpu06.kern.callpal::imb                      2      0.34%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                  584                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel             152                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                96                      
system.cpu06.kern.mode_good::user                  97                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel       1709228500     95.77%     95.77% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user           75503500      4.23%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements           12294                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         425.837722                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            155492                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs           12294                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           12.647796                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data   107.578919                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   318.258804                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.210115                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.621599                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.831714                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::0          456                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           54                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          357106                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         357106                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data        77162                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         77162                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data        80074                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total        80074                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data         1250                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data       157236                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total         157236                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data       157236                       # number of overall hits
system.cpu06.dcache.overall_hits::total        157236                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data         5614                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         5614                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data         6858                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total         6858                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data          127                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total          127                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data           29                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           29                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data        12472                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total        12472                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data        12472                       # number of overall misses
system.cpu06.dcache.overall_misses::total        12472                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        82776                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total        86932                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total         1285                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total         1279                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total       169708                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total       169708                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.067822                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.078889                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.098833                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.022674                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.073491                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.073491                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks         8095                       # number of writebacks
system.cpu06.dcache.writebacks::total            8095                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements            4455                       # number of replacements
system.cpu06.icache.tags.tagsinuse         511.875817                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs            347891                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs            4455                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           78.090011                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst   206.344772                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst   305.531045                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.403017                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst     0.596740                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.999757                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses          917209                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses         917209                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst       451919                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total        451919                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst       451919                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total         451919                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst       451919                       # number of overall hits
system.cpu06.icache.overall_hits::total        451919                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst         4457                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total         4457                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst         4457                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total         4457                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst         4457                       # number of overall misses
system.cpu06.icache.overall_misses::total         4457                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total       456376                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst       456376                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total       456376                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst       456376                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total       456376                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.009766                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.009766                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.009766                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.009766                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks         4455                       # number of writebacks
system.cpu06.icache.writebacks::total            4455                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                    1                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements               0                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         352.189020                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data   351.044141                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data     1.144879                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.685633                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.002236                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.687869                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          351                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          294                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.685547                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data           75                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data           52                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            3                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            1                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          127                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          127                       # number of overall hits
system.cpu07.dcache.overall_hits::total           127                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data            3                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            2                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data            5                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data            5                       # number of overall misses
system.cpu07.dcache.overall_misses::total            5                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          132                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          132                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements               0                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          506                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          117                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          351                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           38                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst          370                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst          370                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst          370                       # number of overall hits
system.cpu07.icache.overall_hits::total           370                       # number of overall hits
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst          370                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst          370                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                    1                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements               2                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         363.454739                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs            0.500000                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data   362.310128                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data     1.144611                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.707637                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.002236                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.709873                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          269                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           53                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          216                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.525391                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data           75                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data           54                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            3                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            2                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          129                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          129                       # number of overall hits
system.cpu08.dcache.overall_hits::total           129                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data            3                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            2                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data            3                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data            3                       # number of overall misses
system.cpu08.dcache.overall_misses::total            3                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          132                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          132                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements               0                       # number of replacements
system.cpu08.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst          511                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          123                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          388                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst          370                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst          370                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst          370                       # number of overall hits
system.cpu08.icache.overall_hits::total           370                       # number of overall hits
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst          370                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst          370                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                    1                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               1                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         406.267000                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs                 7                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs                   7                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data   405.122743                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data     1.144257                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.791255                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.002235                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.793490                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          404                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data           75                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data           54                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            3                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            2                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          129                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          129                       # number of overall hits
system.cpu09.dcache.overall_hits::total           129                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data            3                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            2                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.cpu09.dcache.overall_misses::total            3                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          132                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          132                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu09.dcache.writebacks::total               1                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst          512                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          511                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst          370                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst          370                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst          370                       # number of overall hits
system.cpu09.icache.overall_hits::total           370                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst          370                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst          370                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                    1                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               1                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         398.091918                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   396.948016                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data     1.143902                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.775289                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.002234                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.777523                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data           75                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data           54                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            3                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            2                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          129                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          129                       # number of overall hits
system.cpu10.dcache.overall_hits::total           129                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data            3                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            2                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.cpu10.dcache.overall_misses::total            3                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          132                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          132                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          425                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst          370                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst          370                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst          370                       # number of overall hits
system.cpu10.icache.overall_hits::total           370                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst          370                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst          370                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                    1                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               1                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         392.998789                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   391.855240                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data     1.143548                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.765342                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.002233                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.767576                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          393                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.767578                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data           75                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data           54                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            3                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            2                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          129                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          129                       # number of overall hits
system.cpu11.dcache.overall_hits::total           129                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data            3                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            2                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.cpu11.dcache.overall_misses::total            3                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          132                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          132                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          425                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst          370                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst          370                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst          370                       # number of overall hits
system.cpu11.icache.overall_hits::total           370                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst          370                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst          370                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                    1                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               1                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         398.998658                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   397.855464                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data     1.143194                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.777061                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.002233                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.779294                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          399                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          371                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.779297                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data           75                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data           54                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total           54                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            3                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            2                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          129                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            129                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          129                       # number of overall hits
system.cpu12.dcache.overall_hits::total           129                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data            3                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            2                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data            3                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data            3                       # number of overall misses
system.cpu12.dcache.overall_misses::total            3                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          132                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          132                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          425                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst          370                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst          370                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst          370                       # number of overall hits
system.cpu12.icache.overall_hits::total           370                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst          370                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst          370                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                    1                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               1                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         408.998527                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   407.855688                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data     1.142840                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.796593                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.002232                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.798825                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          382                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data           75                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data           52                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total           52                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            3                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            1                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          127                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            127                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          127                       # number of overall hits
system.cpu13.dcache.overall_hits::total           127                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data            3                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            2                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            3                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data            5                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total            5                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data            5                       # number of overall misses
system.cpu13.dcache.overall_misses::total            5                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          132                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          132                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          425                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst          370                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst          370                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst          370                       # number of overall hits
system.cpu13.icache.overall_hits::total           370                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst          370                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst          370                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                        2                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      1     50.00%     50.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1     50.00%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                  2                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                   2                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              362800000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::rti                      1    100.00%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                    1                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               1                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         403.998397                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   402.855911                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data     1.142485                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.786828                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.002231                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.789059                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          404                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          376                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.789062                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses             284                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses            284                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data           75                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total            75                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data           53                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total           53                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            3                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            1                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          128                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            128                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          128                       # number of overall hits
system.cpu14.dcache.overall_hits::total           128                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data            3                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            1                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            3                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data            4                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data            4                       # number of overall misses
system.cpu14.dcache.overall_misses::total            4                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          132                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          132                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.018519                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.030303                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.030303                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          425                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses             740                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses            740                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst          370                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total           370                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst          370                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total            370                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst          370                       # number of overall hits
system.cpu14.icache.overall_hits::total           370                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst          370                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst          370                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                        4                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      1     25.00%     25.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2     50.00%     75.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                     1     25.00%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                  4                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       1     25.00%     25.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     50.00%     75.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      1     25.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                   4                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              362755000     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                 14500      0.00%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          362964500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total                   1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                   2     66.67%     66.67% # number of callpals executed
system.cpu15.kern.callpal::rti                      1     33.33%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                    3                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               1                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               1                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         460.132137                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs                 2                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               1                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs                   2                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   456.706926                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data     3.425211                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.892006                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.006690                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.898696                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          408                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses             342                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses            342                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data           89                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total            89                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data           59                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total           59                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            3                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            1                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          148                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            148                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          148                       # number of overall hits
system.cpu15.dcache.overall_hits::total           148                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data            3                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            7                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            4                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           10                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           10                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           10                       # number of overall misses
system.cpu15.dcache.overall_misses::total           10                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total           92                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total           66                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            5                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            5                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          158                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          158                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          158                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          158                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.032609                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.106061                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.400000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.800000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.063291                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.063291                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          431                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses             920                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses            920                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst          460                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total           460                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst          460                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total            460                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst          460                       # number of overall hits
system.cpu15.icache.overall_hits::total           460                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total          460                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst          460                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total          460                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst          460                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total          460                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  34                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 34                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      68                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          272                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      272                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         55446                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        24445                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8731                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            8801                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         6854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1947                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp              18488                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                 26                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                26                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        11900                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean         5063                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5317                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              235                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq             81                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             316                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              9395                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             9395                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq           8182                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         10306                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side         6508                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        14538                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side         3121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         5897                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side        11798                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side        36787                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                  78730                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       260224                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side       506256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       117632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side       192792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       469824                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side      1322176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 2870352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            37568                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             93016                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.484798                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.281397                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   73358     78.87%     78.87% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   10702     11.51%     90.37% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3146      3.38%     93.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    1824      1.96%     95.71% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    1081      1.16%     96.88% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     774      0.83%     97.71% # Request fanout histogram
system.l2bus0.snoop_fanout::6                     534      0.57%     98.28% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    1546      1.66%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      51      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               93016                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests            72                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests           34                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests           24                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1370                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          859                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          511                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                 33                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty            1                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict                3                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq                9                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             20                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              29                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                 1                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp                1                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq            33                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side           16                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side           19                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           34                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    146                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          392                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                    2304                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            34835                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             34802                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.123355                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.840305                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   33399     95.97%     95.97% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     877      2.52%     98.49% # Request fanout histogram
system.l2bus1.snoop_fanout::2                      48      0.14%     98.63% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      21      0.06%     98.69% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      34      0.10%     98.78% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       3      0.01%     98.79% # Request fanout histogram
system.l2bus1.snoop_fanout::6                      78      0.22%     99.02% # Request fanout histogram
system.l2bus1.snoop_fanout::7                      98      0.28%     99.30% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     244      0.70%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               34802                       # Request fanout histogram
system.l2cache0.tags.replacements               18817                       # number of replacements
system.l2cache0.tags.tagsinuse            4007.982322                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 21379                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18817                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.136153                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1727.823638                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.inst     1.527867                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu02.data     1.604438                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu03.inst     0.886915                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.inst    17.759139                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data    37.989935                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     1.064336                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.data     2.497262                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.inst     0.010371                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu07.data     1.003190                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   398.999628                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   336.937168                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst   131.555121                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data   148.434408                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   437.705362                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   762.183546                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.421832                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.inst     0.000373                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu02.data     0.000392                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu03.inst     0.000217                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.inst     0.004336                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.009275                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.data     0.000610                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.inst     0.000003                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu07.data     0.000245                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.097412                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.082260                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.032118                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.036239                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.106862                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.186080                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978511                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4040                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0         1008                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2941                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.986328                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              425103                       # Number of tag accesses
system.l2cache0.tags.data_accesses             425103                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        11900                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks         5063                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total         5063                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          104                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total            110                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          223                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data           71                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data          503                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total             797                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst          510                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst          735                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst         2773                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total         4018                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         1070                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data          721                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data         2438                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data            1                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         4231                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst          510                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         1293                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst          735                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data          792                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst         2773                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data         2941                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data            1                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total               9046                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.data            1                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst          510                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         1293                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst          735                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data          792                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst         2773                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data         2941                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data            1                       # number of overall hits
system.l2cache0.overall_hits::total              9046                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total           15                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         1709                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data          542                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data         6165                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          8416                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1932                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst          548                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         1684                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4164                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         1605                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data          755                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data         3203                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         5563                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus04.inst         1932                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         3314                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst          548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data         1297                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         1684                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data         9368                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            18143                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus04.inst         1932                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         3314                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst          548                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data         1297                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         1684                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data         9368                       # number of overall misses
system.l2cache0.overall_misses::total           18143                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        11900                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total         5063                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          125                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         1932                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data          613                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data         6668                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         9213                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         2442                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst         1283                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst         4457                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total         8182                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         2675                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data         1476                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data         5641                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total         9794                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         2442                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data         4607                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst         1283                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data         2089                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst         4457                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data        12309                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data            1                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          27189                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         2442                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data         4607                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst         1283                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data         2089                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst         4457                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data        12309                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data            1                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         27189                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.045872                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.625000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.500000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.120000                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.884576                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.884176                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.924565                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.913492                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.508922                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.600000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.511518                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.567807                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.568001                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.719340                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.620871                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.761069                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.667292                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.791155                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.719340                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.427124                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.620871                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.377833                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.761069                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.667292                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8953                       # number of writebacks
system.l2cache0.writebacks::total                8953                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                   2                       # number of replacements
system.l2cache1.tags.tagsinuse            3719.633553                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                     4                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                   2                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                       2                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks   649.258071                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst           29                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data           28                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst  1967.428433                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data  1039.803484                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu10.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu14.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.inst            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu15.data            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data     0.572683                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.570866                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.158510                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.007080                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.006836                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.480329                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.253858                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu10.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu14.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu15.data     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.000140                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000139                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.908114                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3717                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3093                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          620                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.907471                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                 439                       # Number of tag accesses
system.l2cache1.tags.data_accesses                439                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data            2                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           13                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus09.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data            2                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                 13                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus09.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data            2                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            1                       # number of overall hits
system.l2cache1.overall_hits::total                13                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           13                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             1                       # number of ReadExReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           13                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               14                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            4                       # number of overall misses
system.l2cache1.overall_misses::total              14                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total           26                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.data            4                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data            3                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data            5                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total             27                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data            4                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data            3                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data            5                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total            27                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.750000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.333333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.800000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.518519                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.333333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.800000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.518519                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              9737                       # Transaction distribution
system.membus0.trans_dist::WriteReq                34                       # Transaction distribution
system.membus0.trans_dist::WriteResp               34                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8953                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            6318                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             131                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            89                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             44                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             8593                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            8411                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         9737                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        30179                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        21792                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave           52                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        52023                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port           42                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total           58                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 52081                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       917952                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       815872                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave          208                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1734032                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1734736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           18699                       # Total snoops (count)
system.membus0.snoop_fanout::samples            53469                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.349642                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.476861                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  34774     65.04%     65.04% # Request fanout histogram
system.membus0.snoop_fanout::3                  18695     34.96%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              53469                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3076                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6277                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            2062                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             109                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            52                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp             35                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             3430                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            3386                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3076                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           40                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          100                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        21419                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        21419                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 21519                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port          256                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total          960                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total       814400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                 815360                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           19536                       # Total snoops (count)
system.membus1.snoop_fanout::samples            34776                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.558575                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.496564                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  15351     44.14%     44.14% # Request fanout histogram
system.membus1.snoop_fanout::2                  19425     55.86%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              34776                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements         9340                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.826882                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            5                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs         9340                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.000535                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.268446                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::cpu04.data     0.000425                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.163516                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.647976                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.059060                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.792253                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.074585                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     2.820622                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.704278                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::cpu04.data     0.000027                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.010220                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.040498                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.003691                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.049516                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.004662                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.176289                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.989180                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       133992                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       133992                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6288                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6288                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total            4                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::total            4                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         1178                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data         1672                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3389                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data          588                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data         1475                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3067                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         1931                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data         1127                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data         3147                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6456                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         1931                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data         1127                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data         3147                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6456                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6288                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6288                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data          540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data         1673                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3391                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data          588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data         1477                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3069                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data         1128                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data         3150                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6460                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data         1128                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data         3150                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6460                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.998148                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.999402                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999410                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.998646                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999348                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.999113                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.999048                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999381                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.999113                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.999048                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999381                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6285                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6285                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements            1                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.429275                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::cpu08.inst     1.428305                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::cpu08.inst     0.089269                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.839330                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           10                       # number of overall misses
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements            1                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.429275                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            1                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs            1                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs            1                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::cpu08.inst     1.428305                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.inst           11                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu09.data            1                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.000946                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000007                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::cpu08.inst     0.089269                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.inst     0.687500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu09.data     0.062500                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.000059                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.839330                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          202                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          202                       # Number of data accesses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           10                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           10                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           10                       # number of overall misses
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           10                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           10                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           10                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements         9331                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.821393                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs         9331                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.000857                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.168043                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::cpu04.data     0.001124                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.158824                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.671122                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.045581                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.801497                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.069129                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     2.906072                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.698003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::cpu04.data     0.000070                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.009927                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.041945                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.002849                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.050094                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.004321                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.181629                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988837                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       133917                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       133917                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6285                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            4                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data            7                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data            7                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            1                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data            5                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total           10                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            3                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         1177                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data          539                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data         1669                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         3385                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst          223                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data          753                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data          588                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data         1471                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3063                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst          223                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         1930                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data         1127                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data         3140                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         6448                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst          223                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         1930                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data         1127                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data         3140                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         6448                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6285                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         1178                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data          539                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data         1672                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         3389                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst          223                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data          753                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data          588                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data         1475                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3067                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst          223                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         1931                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data         1127                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data         3147                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         6456                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst          223                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         1931                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data         1127                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data         3147                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         6456                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999151                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.998206                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.998820                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.997288                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998696                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999482                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.997776                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.998761                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999482                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.997776                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.998761                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6277                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6277                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits                59                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits                141                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits                79                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             4534662797                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts               370                       # Number of instructions committed
system.switch_cpus00.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts                351                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs                 142                       # number of memory refs
system.switch_cpus00.num_load_insts                82                       # Number of load instructions
system.switch_cpus00.num_store_insts               60                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     4532338181.797400                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     2324615.202599                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus00.Branches                      48                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus00.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total              370                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits                59                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                141                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits                79                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             4534662882                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts               370                       # Number of instructions committed
system.switch_cpus01.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts                351                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 142                       # number of memory refs
system.switch_cpus01.num_load_insts                82                       # Number of load instructions
system.switch_cpus01.num_store_insts               60                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     4532338266.753827                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     2324615.246173                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus01.Branches                      48                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus01.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total              370                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus02.dtb.read_misses                0                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.dtb.write_hits                59                       # DTB write hits
system.switch_cpus02.dtb.write_misses               0                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.dtb.data_hits                141                       # DTB hits
system.switch_cpus02.dtb.data_misses                0                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus02.itb.fetch_hits                79                       # ITB hits
system.switch_cpus02.itb.fetch_misses               0                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             4534662967                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts               370                       # Number of instructions committed
system.switch_cpus02.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus02.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts                351                       # number of integer instructions
system.switch_cpus02.num_fp_insts                   0                       # number of float instructions
system.switch_cpus02.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs                 142                       # number of memory refs
system.switch_cpus02.num_load_insts                82                       # Number of load instructions
system.switch_cpus02.num_store_insts               60                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     4532338351.710253                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     2324615.289747                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus02.Branches                      48                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus02.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total              370                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus03.dtb.read_misses                0                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.dtb.write_hits                59                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits                141                       # DTB hits
system.switch_cpus03.dtb.data_misses                0                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus03.itb.fetch_hits                79                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             4534663052                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts               370                       # Number of instructions committed
system.switch_cpus03.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus03.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts                351                       # number of integer instructions
system.switch_cpus03.num_fp_insts                   0                       # number of float instructions
system.switch_cpus03.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                 142                       # number of memory refs
system.switch_cpus03.num_load_insts                82                       # Number of load instructions
system.switch_cpus03.num_store_insts               60                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4532338436.666679                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     2324615.333321                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus03.Branches                      48                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus03.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total              370                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              34675                       # DTB read hits
system.switch_cpus04.dtb.read_misses               90                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses           8143                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             28494                       # DTB write hits
system.switch_cpus04.dtb.write_misses              15                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses          4585                       # DTB write accesses
system.switch_cpus04.dtb.data_hits              63169                       # DTB hits
system.switch_cpus04.dtb.data_misses              105                       # DTB misses
system.switch_cpus04.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          12728                       # DTB accesses
system.switch_cpus04.itb.fetch_hits             43548                       # ITB hits
system.switch_cpus04.itb.fetch_misses              94                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses         43642                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                 308205                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            170596                       # Number of instructions committed
system.switch_cpus04.committedOps              170596                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       164778                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses          245                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              4341                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        17805                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             164778                       # number of integer instructions
system.switch_cpus04.num_fp_insts                 245                       # number of float instructions
system.switch_cpus04.num_int_register_reads       227307                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       116761                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs               63433                       # number of memory refs
system.switch_cpus04.num_load_insts             34879                       # Number of load instructions
system.switch_cpus04.num_store_insts            28554                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     235072.604605                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     73132.395395                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.237285                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.762715                       # Percentage of idle cycles
system.switch_cpus04.Branches                   23485                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         2828      1.66%      1.66% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu           99799     58.46%     60.12% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            169      0.10%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     60.22% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd            30      0.02%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     60.24% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          35832     20.99%     81.23% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         28834     16.89%     98.12% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         3216      1.88%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           170708                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits              25247                       # DTB read hits
system.switch_cpus05.dtb.read_misses              326                       # DTB read misses
system.switch_cpus05.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus05.dtb.write_hits             13974                       # DTB write hits
system.switch_cpus05.dtb.write_misses              38                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus05.dtb.data_hits              39221                       # DTB hits
system.switch_cpus05.dtb.data_misses              364                       # DTB misses
system.switch_cpus05.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus05.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus05.itb.fetch_hits             23169                       # ITB hits
system.switch_cpus05.itb.fetch_misses             125                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses         23294                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             4534663331                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts            142136                       # Number of instructions committed
system.switch_cpus05.committedOps              142136                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses       136789                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses          297                       # Number of float alu accesses
system.switch_cpus05.num_func_calls              2883                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts        17898                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts             136789                       # number of integer instructions
system.switch_cpus05.num_fp_insts                 297                       # number of float instructions
system.switch_cpus05.num_int_register_reads       181272                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes       103637                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs               40329                       # number of memory refs
system.switch_cpus05.num_load_insts             26131                       # Number of load instructions
system.switch_cpus05.num_store_insts            14198                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     3636038805.233740                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     898624525.766260                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.198168                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.801832                       # Percentage of idle cycles
system.switch_cpus05.Branches                   21878                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu           91808     64.42%     66.38% # Class of executed instruction
system.switch_cpus05.op_class::IntMult            111      0.08%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     66.45% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd            25      0.02%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             3      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     66.47% # Class of executed instruction
system.switch_cpus05.op_class::MemRead          27178     19.07%     85.54% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite         14207      9.97%     95.51% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess         6398      4.49%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total           142521                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits              83593                       # DTB read hits
system.switch_cpus06.dtb.read_misses              372                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses          34074                       # DTB read accesses
system.switch_cpus06.dtb.write_hits             88152                       # DTB write hits
system.switch_cpus06.dtb.write_misses             106                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus06.dtb.data_hits             171745                       # DTB hits
system.switch_cpus06.dtb.data_misses              478                       # DTB misses
system.switch_cpus06.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus06.dtb.data_accesses          49590                       # DTB accesses
system.switch_cpus06.itb.fetch_hits            162061                       # ITB hits
system.switch_cpus06.itb.fetch_misses             152                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses        162213                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             4535074747                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts            455893                       # Number of instructions committed
system.switch_cpus06.committedOps              455893                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses       438900                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus06.num_func_calls              8667                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts        48447                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts             438900                       # number of integer instructions
system.switch_cpus06.num_fp_insts                3618                       # number of float instructions
system.switch_cpus06.num_int_register_reads       630648                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes       298010                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs              172871                       # number of memory refs
system.switch_cpus06.num_load_insts             84433                       # Number of load instructions
system.switch_cpus06.num_store_insts            88438                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1658798275.104114                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     2876276471.895886                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.634229                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.365771                       # Percentage of idle cycles
system.switch_cpus06.Branches                   60008                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass         9717      2.13%      2.13% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu          260547     57.09%     59.22% # Class of executed instruction
system.switch_cpus06.op_class::IntMult            513      0.11%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.33% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd          1172      0.26%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv           227      0.05%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.64% # Class of executed instruction
system.switch_cpus06.op_class::MemRead          86680     18.99%     78.63% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite         88517     19.40%     98.03% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess         9003      1.97%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total           456376                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits                59                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                141                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits                79                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             4534663307                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts               370                       # Number of instructions committed
system.switch_cpus07.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts                351                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 142                       # number of memory refs
system.switch_cpus07.num_load_insts                82                       # Number of load instructions
system.switch_cpus07.num_store_insts               60                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     4532338691.535958                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     2324615.464042                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus07.Branches                      48                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total              370                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits                59                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                141                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits                79                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             4534663392                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts               370                       # Number of instructions committed
system.switch_cpus08.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts                351                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 142                       # number of memory refs
system.switch_cpus08.num_load_insts                82                       # Number of load instructions
system.switch_cpus08.num_store_insts               60                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     4532338776.492384                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     2324615.507616                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus08.Branches                      48                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus08.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total              370                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits                59                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                141                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits                79                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             4534663477                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts               370                       # Number of instructions committed
system.switch_cpus09.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts                351                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 142                       # number of memory refs
system.switch_cpus09.num_load_insts                82                       # Number of load instructions
system.switch_cpus09.num_store_insts               60                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     4532338861.448811                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     2324615.551189                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus09.Branches                      48                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus09.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total              370                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits                59                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                141                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits                79                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             4534663562                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts               370                       # Number of instructions committed
system.switch_cpus10.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts                351                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 142                       # number of memory refs
system.switch_cpus10.num_load_insts                82                       # Number of load instructions
system.switch_cpus10.num_store_insts               60                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     4532338946.405237                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     2324615.594763                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus10.Branches                      48                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus10.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total              370                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits                59                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                141                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits                79                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             4534663647                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts               370                       # Number of instructions committed
system.switch_cpus11.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts                351                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 142                       # number of memory refs
system.switch_cpus11.num_load_insts                82                       # Number of load instructions
system.switch_cpus11.num_store_insts               60                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     4532339031.361663                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     2324615.638337                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus11.Branches                      48                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus11.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total              370                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits                59                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                141                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits                79                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             4534663732                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts               370                       # Number of instructions committed
system.switch_cpus12.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts                351                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 142                       # number of memory refs
system.switch_cpus12.num_load_insts                82                       # Number of load instructions
system.switch_cpus12.num_store_insts               60                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     4532339116.318089                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     2324615.681911                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus12.Branches                      48                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus12.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total              370                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits                59                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                141                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits                79                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             4534663817                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts               370                       # Number of instructions committed
system.switch_cpus13.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts                351                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 142                       # number of memory refs
system.switch_cpus13.num_load_insts                82                       # Number of load instructions
system.switch_cpus13.num_store_insts               60                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     4532339201.274515                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     2324615.725484                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus13.Branches                      48                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus13.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total              370                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                 82                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits                59                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                141                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits                79                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses            79                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             4534663902                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts               370                       # Number of instructions committed
system.switch_cpus14.committedOps                 370                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                12                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts                351                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 142                       # number of memory refs
system.switch_cpus14.num_load_insts                82                       # Number of load instructions
system.switch_cpus14.num_store_insts               60                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     4532339286.230942                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     2324615.769058                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.000513                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.999487                       # Percentage of idle cycles
system.switch_cpus14.Branches                      48                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu             200     54.05%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus14.op_class::MemRead             91     24.59%     79.19% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite            60     16.22%     95.41% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           17      4.59%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total              370                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                 97                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits                72                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                169                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits                97                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses            97                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             4534664077                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts               460                       # Number of instructions committed
system.switch_cpus15.committedOps                 460                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses          433                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                16                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts           36                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts                433                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads          580                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes          323                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 170                       # number of memory refs
system.switch_cpus15.num_load_insts                97                       # Number of load instructions
system.switch_cpus15.num_store_insts               73                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     4531772481.663483                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     2891595.336517                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.000638                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.999362                       # Percentage of idle cycles
system.switch_cpus15.Branches                      60                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            2      0.43%      0.43% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu             251     54.57%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     55.00% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            108     23.48%     78.48% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite            74     16.09%     94.57% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess           25      5.43%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total              460                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3077                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6285                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2398                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          101                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           41                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           23                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          3433                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         3389                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3077                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        21780                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        21780                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total           60                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              21840                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total       815424                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total          704                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              816128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        28894                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         44122                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.652260                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.476258                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               15343     34.77%     34.77% # Request fanout histogram
system.system_bus.snoop_fanout::2               28779     65.23%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           44122                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000788                       # Number of seconds simulated
sim_ticks                                   787822500                       # Number of ticks simulated
final_tick                               2268686711000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               92124213                       # Simulator instruction rate (inst/s)
host_op_rate                                 92123019                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              384747847                       # Simulator tick rate (ticks/s)
host_mem_usage                                 862616                       # Number of bytes of host memory used
host_seconds                                     2.05                       # Real time elapsed on the host
sim_insts                                   188631916                       # Number of instructions simulated
sim_ops                                     188631916                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst          768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       166080                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data        71424                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        41536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data         8960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          256                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data          960                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         1728                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       110208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data        38912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst        52928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data        21568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            517248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst          768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       166080                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        41536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         1728                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       110208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst        52928                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       373568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       129408                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         129408                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           12                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         2595                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data         1116                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          649                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          140                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            4                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data           15                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           27                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           20                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         1722                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data          608                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst          827                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data          337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               8082                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2022                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2022                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst       974839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data       324946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    210808907                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     90660015                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     52722536                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     11373120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       324946                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      1218549                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      2193387                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1624731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst    139889379                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data     49391836                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst     67182646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data     27376725                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       162473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            656553983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst       974839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    210808907                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     52722536                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst        81237                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       324946                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      2193387                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst    139889379                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst     67182646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       474177876                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      164260351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           164260351                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      164260351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst       974839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data       324946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    210808907                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     90660015                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     52722536                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     11373120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       324946                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      1218549                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      2193387                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1624731                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst    139889379                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data     49391836                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst     67182646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data     27376725                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       162473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           820814333                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        53376                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       222272                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        12800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst        14912                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data       148288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst          896                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data        79744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide      1310720                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total           1844352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        53376                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst        14912                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        69184                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      1818368                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1818368                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          834                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         3473                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst          233                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data         2317                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data         1246                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide        20480                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              28818                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks        28412                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             28412                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       162473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     67751302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    282134618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     16247315                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data       568656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       568656                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst     18928121                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data    188225140                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst      1137312                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data    101220770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data        81237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide     1663725014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2341075560                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     67751302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst     18928121                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst      1137312                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        87816735                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     2308093511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          2308093511                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     2308093511                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       162473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     67751302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    282134618                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     16247315                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data       568656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       568656                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst     18928121                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data    188225140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst      1137312                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data    101220770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data        81237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide    1663725014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          4649169070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                      921                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                    388     42.22%     42.22% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                   128     13.93%     56.15% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     1      0.11%     56.26% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.11%     56.37% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                   401     43.63%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total                919                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                     388     42.83%     42.83% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                    128     14.13%     56.95% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      1      0.11%     57.06% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.11%     57.17% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                    388     42.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                 906                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              929137500     93.29%     93.29% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               9600000      0.96%     94.26% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 49000      0.00%     94.26% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.02%     94.28% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31              56971500      5.72%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          995922500                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.967581                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.985854                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                 661     83.57%     83.57% # number of callpals executed
system.cpu00.kern.callpal::rdps                     2      0.25%     83.82% # number of callpals executed
system.cpu00.kern.callpal::rti                    128     16.18%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                  791                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel             130                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements               6                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         430.769821                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs                41                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs            6.833333                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data   419.725208                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data    11.044613                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.819776                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.021572                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.841347                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           11                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses          105059                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses         105059                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data        32438                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total         32438                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data        18323                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        18323                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data          903                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          903                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data          764                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total          764                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data        50761                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total          50761                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data        50761                       # number of overall hits
system.cpu00.dcache.overall_hits::total         50761                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data           31                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total           31                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data           31                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total           31                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data            5                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data           15                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           15                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data           62                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total           62                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data           62                       # number of overall misses
system.cpu00.dcache.overall_misses::total           62                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data        32469                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total        32469                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data        18354                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total        18354                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data          908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total          908                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data          779                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total          779                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data        50823                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total        50823                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data        50823                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total        50823                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.000955                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.000955                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.001689                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.001689                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.005507                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.005507                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.019255                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.019255                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001220                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001220                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001220                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001220                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu00.dcache.writebacks::total               3                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements              29                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs              1765                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs              29                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           60.862069                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   491.832467                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst    20.167533                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.960610                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.039390                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3          486                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          346109                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         346109                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst       173011                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        173011                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst       173011                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         173011                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst       173011                       # number of overall hits
system.cpu00.icache.overall_hits::total        173011                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst           29                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total           29                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst           29                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total           29                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst           29                       # number of overall misses
system.cpu00.icache.overall_misses::total           29                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst       173040                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       173040                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst       173040                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       173040                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst       173040                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       173040                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000168                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000168                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000168                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000168                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000168                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000168                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks           29                       # number of writebacks
system.cpu00.icache.writebacks::total              29                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              863895500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          864672000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu01.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   19                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 2                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements               3                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         305.419256                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs               191                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs               3                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           63.666667                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data   294.250737                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data    11.168519                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.574708                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.021814                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.596522                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          306                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4          289                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.597656                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            1377                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           1377                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          418                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           418                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          231                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            8                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            4                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          649                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            649                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          649                       # number of overall hits
system.cpu01.dcache.overall_hits::total           649                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           10                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            2                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            5                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           14                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           14                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           14                       # number of overall misses
system.cpu01.dcache.overall_misses::total           14                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          428                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          428                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          663                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          663                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          663                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          663                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.023364                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.023364                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.021116                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.021116                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.021116                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.021116                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu01.dcache.writebacks::total               1                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements               0                       # number of replacements
system.cpu01.icache.tags.tagsinuse                497                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst          488                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst            9                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.953125                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.017578                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.970703                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          497                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          476                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.970703                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3902                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3902                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         1951                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1951                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         1951                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1951                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         1951                       # number of overall hits
system.cpu01.icache.overall_hits::total          1951                       # number of overall hits
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         1951                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1951                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         1951                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1951                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         1951                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1951                       # number of overall (read+write) accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     62                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     3813                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                    886     38.09%     38.09% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                    18      0.77%     38.87% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     1      0.04%     38.91% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1421     61.09%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2326                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                     885     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                     18      1.01%     50.48% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      1      0.06%     50.53% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                    885     49.47%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                1789                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              785603500     78.89%     78.89% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21               1287000      0.13%     79.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 49000      0.00%     79.02% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             208886500     20.98%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          995826000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                0.998871                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.622801                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.769132                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::4                        4     30.77%     30.77% # number of syscalls executed
system.cpu02.kern.syscall::17                       4     30.77%     61.54% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      7.69%     69.23% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      7.69%     76.92% # number of syscalls executed
system.cpu02.kern.syscall::144                      1      7.69%     84.62% # number of syscalls executed
system.cpu02.kern.syscall::256                      1      7.69%     92.31% # number of syscalls executed
system.cpu02.kern.syscall::257                      1      7.69%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   13                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                  16      0.55%      0.55% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 108      3.68%      4.23% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.07%      4.30% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2177     74.27%     78.57% # number of callpals executed
system.cpu02.kern.callpal::rdps                    88      3.00%     81.58% # number of callpals executed
system.cpu02.kern.callpal::wrusp                    1      0.03%     81.61% # number of callpals executed
system.cpu02.kern.callpal::rti                    130      4.44%     86.05% # number of callpals executed
system.cpu02.kern.callpal::callsys                 22      0.75%     86.80% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.03%     86.83% # number of callpals executed
system.cpu02.kern.callpal::rdunique               385     13.14%     99.97% # number of callpals executed
system.cpu02.kern.callpal::wrunique                 1      0.03%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 2931                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             237                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               110                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               109                      
system.cpu02.kern.mode_good::user                 110                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.459916                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.631124                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel       1709113500     95.64%     95.64% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user           77892500      4.36%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    108                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           14590                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         443.008983                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            293846                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           14590                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           20.140233                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    29.844220                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   413.164763                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.058289                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.806962                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.865252                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          144                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          355                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          681099                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         681099                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       191628                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        191628                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       117907                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       117907                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         3941                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         3941                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         4234                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         4234                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       309535                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         309535                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       309535                       # number of overall hits
system.cpu02.dcache.overall_hits::total        309535                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data        10280                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total        10280                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         4463                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         4463                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          460                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          460                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          123                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          123                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        14743                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        14743                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        14743                       # number of overall misses
system.cpu02.dcache.overall_misses::total        14743                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       201908                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       201908                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       122370                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       122370                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         4401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         4401                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         4357                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         4357                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       324278                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       324278                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       324278                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       324278                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.050914                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.050914                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.036471                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.036471                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.104522                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.104522                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.028230                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.028230                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.045464                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.045464                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.045464                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.045464                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         7894                       # number of writebacks
system.cpu02.dcache.writebacks::total            7894                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           22747                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs           1008572                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           22747                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           44.338682                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst    84.931830                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   427.068170                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.165882                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.834118                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          143                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1          351                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           18                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         2186199                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        2186199                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      1058979                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1058979                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      1058979                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1058979                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      1058979                       # number of overall hits
system.cpu02.icache.overall_hits::total       1058979                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        22747                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        22747                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        22747                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        22747                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        22747                       # number of overall misses
system.cpu02.icache.overall_misses::total        22747                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      1081726                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1081726                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      1081726                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1081726                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      1081726                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1081726                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.021028                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.021028                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.021028                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.021028                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.021028                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.021028                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        22747                       # number of writebacks
system.cpu02.icache.writebacks::total           22747                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                       86                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     29     38.67%     38.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     1      1.33%     40.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      2.67%     42.67% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                    43     57.33%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                 75                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      29     49.15%     49.15% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      1      1.69%     50.85% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      3.39%     54.24% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     27     45.76%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                  59                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              858253000     99.27%     99.27% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 49000      0.01%     99.27% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.04%     99.31% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               5969500      0.69%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          864602000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.627907                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.786667                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.callpal::swpctx                   3      3.75%      3.75% # number of callpals executed
system.cpu03.kern.callpal::swpipl                  69     86.25%     90.00% # number of callpals executed
system.cpu03.kern.callpal::rdps                     5      6.25%     96.25% # number of callpals executed
system.cpu03.kern.callpal::rti                      3      3.75%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                   80                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel               6                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                 0                      
system.cpu03.kern.mode_good::user                   0                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu03.kern.swap_context                      3                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements             598                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         420.267751                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             10412                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             598                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           17.411371                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data   159.392834                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   260.874917                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.311314                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.509521                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.820835                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3          106                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           17317                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          17317                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data         4058                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total          4058                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data         3367                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         3367                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data           66                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           66                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data           71                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           71                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data         7425                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total           7425                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data         7425                       # number of overall hits
system.cpu03.dcache.overall_hits::total          7425                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data          458                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total          458                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          256                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          256                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           23                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           23                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           13                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data          714                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total          714                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data          714                       # number of overall misses
system.cpu03.dcache.overall_misses::total          714                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data         4516                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total         4516                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data         3623                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         3623                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total           89                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           84                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data         8139                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total         8139                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data         8139                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total         8139                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.101417                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.101417                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.070660                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.070660                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.258427                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.258427                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.154762                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.154762                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.087726                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.087726                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.087726                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.087726                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          256                       # number of writebacks
system.cpu03.dcache.writebacks::total             256                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1019                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             62563                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1019                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           61.396467                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   125.227057                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   386.772943                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.244584                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.755416                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           51141                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          51141                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst        24042                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         24042                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst        24042                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          24042                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst        24042                       # number of overall hits
system.cpu03.icache.overall_hits::total         24042                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1019                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1019                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1019                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1019                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1019                       # number of overall misses
system.cpu03.icache.overall_misses::total         1019                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst        25061                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        25061                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst        25061                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        25061                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst        25061                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        25061                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.040661                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.040661                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.040661                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.040661                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.040661                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.040661                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.icache.writebacks::total            1019                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              863797500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31                563500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          864574500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu04.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu04.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                   19                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                 0                      
system.cpu04.kern.mode_good::user                   0                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu04.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements               6                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         353.953831                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs                21                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs            3.500000                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   353.953831                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.691316                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.691316                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          352                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.687500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses            1438                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses           1438                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data          439                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total           439                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data          229                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data           10                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total           10                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data            3                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data          668                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total            668                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data          668                       # number of overall hits
system.cpu04.dcache.overall_hits::total           668                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data           15                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data            6                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data            2                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data            6                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data           21                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total           21                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data           21                       # number of overall misses
system.cpu04.dcache.overall_misses::total           21                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data          454                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total          454                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total           12                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data          689                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total          689                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data          689                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total          689                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.033040                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.033040                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.025532                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.166667                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.030479                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.030479                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.030479                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.030479                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu04.dcache.writebacks::total               3                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements               4                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs               103                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           25.750000                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst            2                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst          510                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.003906                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.996094                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3          508                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses            4026                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses           4026                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst         2007                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total          2007                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst         2007                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total           2007                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst         2007                       # number of overall hits
system.cpu04.icache.overall_hits::total          2007                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst            4                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total            4                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst            4                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total            4                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst            4                       # number of overall misses
system.cpu04.icache.overall_misses::total            4                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst         2011                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total         2011                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst         2011                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total         2011                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst         2011                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total         2011                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.001989                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.001989                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.001989                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.001989                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.001989                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.001989                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks            4                       # number of writebacks
system.cpu04.icache.writebacks::total               4                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              863770500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          864547000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu05.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu05.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   19                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               6                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         439.089954                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs                32                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs               6                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs            5.333333                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   439.089954                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.857598                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.857598                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            1464                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           1464                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          445                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           445                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          231                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data           11                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            4                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data          676                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total            676                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data          676                       # number of overall hits
system.cpu05.dcache.overall_hits::total           676                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           19                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            4                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           23                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           23                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           23                       # number of overall misses
system.cpu05.dcache.overall_misses::total           23                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          464                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          464                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           13                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data          699                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total          699                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data          699                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total          699                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.040948                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.040948                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.153846                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.032904                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.032904                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.032904                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.032904                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.dcache.writebacks::total               3                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               2                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs               398                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs                 199                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst           88                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          424                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.171875                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.828125                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          510                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            4084                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           4084                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         2039                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          2039                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         2039                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           2039                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         2039                       # number of overall hits
system.cpu05.icache.overall_hits::total          2039                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            2                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            2                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            2                       # number of overall misses
system.cpu05.icache.overall_misses::total            2                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         2041                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         2041                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         2041                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         2041                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         2041                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         2041                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000980                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000980                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000980                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000980                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000980                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000980                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu05.icache.writebacks::total               2                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              863742500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31                563500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          864519500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu06.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu06.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   19                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements              36                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         423.703805                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs               216                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs              36                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs                   6                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   423.703805                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.827546                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.827546                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          424                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          368                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.828125                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            1539                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           1539                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          417                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           417                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          229                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data           11                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           11                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            4                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data          646                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total            646                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data          646                       # number of overall hits
system.cpu06.dcache.overall_hits::total           646                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           61                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           61                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            6                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            3                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           67                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           67                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           67                       # number of overall misses
system.cpu06.dcache.overall_misses::total           67                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          478                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          478                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total           14                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data          713                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total          713                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data          713                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total          713                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.127615                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.127615                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.025532                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.214286                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.093969                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.093969                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.093969                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.093969                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks           20                       # number of writebacks
system.cpu06.dcache.writebacks::total              20                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements              92                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs              7994                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs              92                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           86.891304                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          121                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            4234                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           4234                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         1979                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1979                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         1979                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1979                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         1979                       # number of overall hits
system.cpu06.icache.overall_hits::total          1979                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst           92                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total           92                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst           92                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total           92                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst           92                       # number of overall misses
system.cpu06.icache.overall_misses::total           92                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         2071                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         2071                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         2071                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         2071                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         2071                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         2071                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.044423                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.044423                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.044423                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.044423                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.044423                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.044423                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks           92                       # number of writebacks
system.cpu06.icache.writebacks::total              92                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              863661500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          864438000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu07.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu07.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   19                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              40                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         447.443214                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs               274                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs              40                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs            6.850000                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   447.443214                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.873913                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.873913                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          448                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           55                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            1565                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           1565                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          422                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           422                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          229                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          229                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data           13                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           13                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            4                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          651                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            651                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          651                       # number of overall hits
system.cpu07.dcache.overall_hits::total           651                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           66                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           66                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            6                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            2                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            5                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           72                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           72                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           72                       # number of overall misses
system.cpu07.dcache.overall_misses::total           72                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          488                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          488                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           15                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          723                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          723                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          723                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          723                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.135246                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.135246                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.025532                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.025532                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.133333                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.099585                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.099585                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.099585                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.099585                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           14                       # number of writebacks
system.cpu07.dcache.writebacks::total              14                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              90                       # number of replacements
system.cpu07.icache.tags.tagsinuse                506                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs             18115                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs              90                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs          201.277778                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst          100                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          406                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.195312                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.792969                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.988281                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          506                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4           34                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.988281                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            4292                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           4292                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         2011                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          2011                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         2011                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           2011                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         2011                       # number of overall hits
system.cpu07.icache.overall_hits::total          2011                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           90                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           90                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           90                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           90                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           90                       # number of overall misses
system.cpu07.icache.overall_misses::total           90                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         2101                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         2101                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         2101                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         2101                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         2101                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         2101                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.042837                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.042837                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.042837                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.042837                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.042837                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.042837                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           90                       # number of writebacks
system.cpu07.icache.writebacks::total              90                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                      587                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                    168     46.54%     46.54% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     1      0.28%     46.81% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      0.28%     47.09% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                   191     52.91%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                361                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                     168     49.85%     49.85% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      1      0.30%     50.15% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      0.30%     50.45% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                    167     49.55%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                 337                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              642529500     97.81%     97.81% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 49000      0.01%     97.82% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.03%     97.84% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31              14159500      2.16%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          656902500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.874346                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.933518                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::2                        1     33.33%     33.33% # number of syscalls executed
system.cpu08.kern.syscall::3                        1     33.33%     66.67% # number of syscalls executed
system.cpu08.kern.syscall::19                       1     33.33%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    3                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                   1      0.26%      0.26% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  12      3.12%      3.38% # number of callpals executed
system.cpu08.kern.callpal::tbi                      1      0.26%      3.64% # number of callpals executed
system.cpu08.kern.callpal::swpipl                 340     88.31%     91.95% # number of callpals executed
system.cpu08.kern.callpal::rdps                     2      0.52%     92.47% # number of callpals executed
system.cpu08.kern.callpal::rdusp                    1      0.26%     92.73% # number of callpals executed
system.cpu08.kern.callpal::rti                     19      4.94%     97.66% # number of callpals executed
system.cpu08.kern.callpal::callsys                  9      2.34%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                  385                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel              32                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                17                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                18                      
system.cpu08.kern.mode_good::user                  17                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.562500                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.714286                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel         63738000     62.11%     62.11% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user           38890000     37.89%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     12                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements            5153                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         501.881101                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             80246                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs            5153                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           15.572676                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   501.881101                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.980237                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.980237                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          494                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          494                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.964844                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses          158948                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses         158948                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data        39638                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         39638                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data        30791                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total        30791                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data          525                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total          525                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data          579                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total          579                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data        70429                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          70429                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data        70429                       # number of overall hits
system.cpu08.dcache.overall_hits::total         70429                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data         2980                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         2980                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data         2218                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total         2218                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data          101                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total          101                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data           39                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           39                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data         5198                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         5198                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data         5198                       # number of overall misses
system.cpu08.dcache.overall_misses::total         5198                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data        42618                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        42618                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data        33009                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total        33009                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data          626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total          626                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data          618                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total          618                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data        75627                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        75627                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data        75627                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        75627                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.069924                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.069924                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.067194                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.067194                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.161342                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.161342                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.063107                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.063107                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.068732                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.068732                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.068732                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.068732                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks         3190                       # number of writebacks
system.cpu08.dcache.writebacks::total            3190                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements            2577                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs            311397                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs            2577                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs          120.837020                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst     0.033306                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst   511.966694                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.000065                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst     0.999935                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses          426371                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses         426371                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst       209320                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total        209320                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst       209320                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total         209320                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst       209320                       # number of overall hits
system.cpu08.icache.overall_hits::total        209320                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst         2577                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total         2577                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst         2577                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total         2577                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst         2577                       # number of overall misses
system.cpu08.icache.overall_misses::total         2577                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst       211897                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total       211897                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst       211897                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total       211897                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst       211897                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total       211897                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.012162                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.012162                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.012162                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.012162                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.012162                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.012162                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks         2577                       # number of writebacks
system.cpu08.icache.writebacks::total            2577                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      6                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                      821                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                    112     46.09%     46.09% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     1      0.41%     46.50% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     2      0.82%     47.33% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                   128     52.67%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                243                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                     112     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      1      0.44%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      2      0.89%     51.11% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                    110     48.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                 225                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              854771000     98.88%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 49000      0.01%     98.88% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                330500      0.04%     98.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31               9329000      1.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          864479500                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.859375                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.925926                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu09.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu09.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    3                       # number of syscalls executed
system.cpu09.kern.callpal::swpctx                  56     17.78%     17.78% # number of callpals executed
system.cpu09.kern.callpal::tbi                      4      1.27%     19.05% # number of callpals executed
system.cpu09.kern.callpal::swpipl                 171     54.29%     73.33% # number of callpals executed
system.cpu09.kern.callpal::rdps                     5      1.59%     74.92% # number of callpals executed
system.cpu09.kern.callpal::rti                     69     21.90%     96.83% # number of callpals executed
system.cpu09.kern.callpal::callsys                  9      2.86%     99.68% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.32%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                  315                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel             125                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                66                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                66                      
system.cpu09.kern.mode_good::user                  66                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.528000                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.691099                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1263624000     99.35%     99.35% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user            8240500      0.65%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     56                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements            2459                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         438.223946                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             48131                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs            2459                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           19.573404                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    47.906770                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   390.317176                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.093568                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.762338                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.855906                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.847656                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           88120                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          88120                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data        24777                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total         24777                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data        14422                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total        14422                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data          432                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data          452                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total          452                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data        39199                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total          39199                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data        39199                       # number of overall hits
system.cpu09.dcache.overall_hits::total         39199                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data         1833                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1833                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data          771                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          771                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data           48                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total           48                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data           18                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data         2604                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         2604                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data         2604                       # number of overall misses
system.cpu09.dcache.overall_misses::total         2604                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data        26610                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total        26610                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data        15193                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total        15193                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data        41803                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total        41803                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data        41803                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total        41803                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.068884                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.068884                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.050747                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.050747                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.038298                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.038298                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.062292                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.062292                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.062292                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.062292                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks         1236                       # number of writebacks
system.cpu09.dcache.writebacks::total            1236                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements            1769                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs            146528                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs            1769                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           82.830978                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    91.395927                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   420.604073                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.178508                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.821492                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          474                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses          301061                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses         301061                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst       147877                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total        147877                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst       147877                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total         147877                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst       147877                       # number of overall hits
system.cpu09.icache.overall_hits::total        147877                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst         1769                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total         1769                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst         1769                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total         1769                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst         1769                       # number of overall misses
system.cpu09.icache.overall_misses::total         1769                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst       149646                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total       149646                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst       149646                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total       149646                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst       149646                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total       149646                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.011821                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.011821                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.011821                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.011821                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.011821                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.011821                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks         1769                       # number of writebacks
system.cpu09.icache.writebacks::total            1769                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              863675500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          864452000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu10.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   19                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements               4                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         394.961476                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs                 1                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs            0.250000                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data   383.211466                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data    11.750010                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.748460                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.022949                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.771409                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4          373                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            1610                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           1610                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          488                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           488                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          230                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data           16                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           16                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            3                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          718                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            718                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          718                       # number of overall hits
system.cpu10.dcache.overall_hits::total           718                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           36                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           36                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            5                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            2                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            6                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           41                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           41                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           41                       # number of overall misses
system.cpu10.dcache.overall_misses::total           41                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          524                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          524                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          759                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          759                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          759                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          759                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.068702                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.068702                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.021277                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.054018                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.054018                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.054018                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.054018                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements               0                       # number of replacements
system.cpu10.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst          416                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst            9                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.812500                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.017578                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            4382                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           4382                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         2191                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          2191                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         2191                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           2191                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         2191                       # number of overall hits
system.cpu10.icache.overall_hits::total          2191                       # number of overall hits
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         2191                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         2191                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         2191                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         2191                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         2191                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         2191                       # number of overall (read+write) accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              863648000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          864424500                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu11.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu11.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   19                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements               2                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         389.961419                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data   377.211466                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data    12.749953                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.736741                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.024902                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.761643                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4          368                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            1637                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           1637                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          499                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           499                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          232                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data           17                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total           17                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            4                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          731                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            731                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          731                       # number of overall hits
system.cpu11.dcache.overall_hits::total           731                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           37                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           37                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            3                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            2                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            5                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           40                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           40                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           40                       # number of overall misses
system.cpu11.dcache.overall_misses::total           40                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          536                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          536                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total           19                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          771                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          771                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          771                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          771                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.069030                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.069030                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.012766                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.105263                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.051881                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.051881                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.051881                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.051881                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements               0                       # number of replacements
system.cpu11.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst          416                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst            9                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.812500                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.017578                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            4442                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           4442                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         2221                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          2221                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         2221                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           2221                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         2221                       # number of overall hits
system.cpu11.icache.overall_hits::total          2221                       # number of overall hits
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         2221                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         2221                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         2221                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         2221                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         2221                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         2221                       # number of overall (read+write) accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              863620500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          864397000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu12.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu12.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   19                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements               2                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         393.961323                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs               2                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data   383.211466                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data    10.749857                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.748460                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.020996                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.769456                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4          370                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            1666                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           1666                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          508                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           508                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          232                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data           18                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            4                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          740                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            740                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          740                       # number of overall hits
system.cpu12.dcache.overall_hits::total           740                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           40                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           40                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            3                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            2                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            5                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           43                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           43                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           43                       # number of overall misses
system.cpu12.dcache.overall_misses::total           43                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          548                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          548                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          783                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          783                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          783                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          783                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.072993                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.072993                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.012766                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.100000                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.054917                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.054917                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.054917                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.054917                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements               0                       # number of replacements
system.cpu12.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst          416                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst            9                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.812500                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.017578                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            4502                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           4502                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         2251                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          2251                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         2251                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           2251                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         2251                       # number of overall hits
system.cpu12.icache.overall_hits::total          2251                       # number of overall hits
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         2251                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         2251                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         2251                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         2251                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         2251                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         2251                       # number of overall (read+write) accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              863593000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          864369500                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu13.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu13.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   19                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements               3                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         403.212541                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs               3                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs                   0                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data   390.462781                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data    12.749760                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.762623                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.024902                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.787524                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          403                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.787109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            1695                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           1695                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          517                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           517                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          230                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          230                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data           19                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           19                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            3                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          747                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            747                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          747                       # number of overall hits
system.cpu13.dcache.overall_hits::total           747                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           43                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           43                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            5                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            2                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            6                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           48                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           48                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           48                       # number of overall misses
system.cpu13.dcache.overall_misses::total           48                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          560                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          560                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           21                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          795                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          795                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          795                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          795                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.076786                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.076786                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.021277                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.021277                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.095238                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.060377                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.060377                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.060377                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.060377                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements               0                       # number of replacements
system.cpu13.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst          416                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst            9                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.812500                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.017578                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            4562                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           4562                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         2281                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          2281                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         2281                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           2281                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         2281                       # number of overall hits
system.cpu13.icache.overall_hits::total          2281                       # number of overall hits
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         2281                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         2281                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         2281                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         2281                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         2281                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         2281                       # number of overall (read+write) accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              863565500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31                563000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          864342000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu14.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   19                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements               5                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         395.212498                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs               182                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs               5                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           36.400000                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data   384.462835                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data    10.749664                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.750904                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.020995                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.771899                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4          374                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            1726                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           1726                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          524                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           524                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          231                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data           20                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            3                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          755                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            755                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          755                       # number of overall hits
system.cpu14.dcache.overall_hits::total           755                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           48                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            4                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            2                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            6                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            6                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           52                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           52                       # number of overall misses
system.cpu14.dcache.overall_misses::total           52                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          572                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          572                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total           22                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          807                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          807                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          807                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          807                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.083916                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.083916                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.090909                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.666667                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.064436                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.064436                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.064436                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.064436                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu14.dcache.writebacks::total               2                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements               0                       # number of replacements
system.cpu14.icache.tags.tagsinuse                425                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst          416                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst            9                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.812500                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.017578                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.830078                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          406                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            4622                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           4622                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         2311                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          2311                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         2311                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           2311                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         2311                       # number of overall hits
system.cpu14.icache.overall_hits::total          2311                       # number of overall hits
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         2311                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         2311                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         2311                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         2311                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         2311                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         2311                       # number of overall (read+write) accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      5     23.81%     23.81% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     1      4.76%     28.57% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      9.52%     38.10% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              863447500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                578000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          864269500                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu15.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu15.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   21                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               4                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         454.957455                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs               122                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs               4                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           30.500000                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data   434.714394                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data    20.243061                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.849052                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.039537                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.888589                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          455                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          407                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.888672                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            1814                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           1814                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          552                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           552                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          237                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data           21                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            3                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          789                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            789                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          789                       # number of overall hits
system.cpu15.dcache.overall_hits::total           789                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           48                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data           10                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            3                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            7                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            7                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           58                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           58                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           58                       # number of overall misses
system.cpu15.dcache.overall_misses::total           58                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          600                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          600                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          247                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          247                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           24                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           10                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          847                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          847                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          847                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          847                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.080000                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.080000                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.040486                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.040486                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.125000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.700000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.700000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.068477                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.068477                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.068477                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.068477                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                431                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs                 0                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs               0                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs                 nan                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst          422                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst            9                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.824219                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.017578                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.841797                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           19                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          412                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            4862                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           4862                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         2431                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          2431                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         2431                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           2431                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         2431                       # number of overall hits
system.cpu15.icache.overall_hits::total          2431                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         2431                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         2431                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         2431                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         2431                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         2431                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         2431                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  998                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 998                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22247                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22247                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1022                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1282                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3644                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   46490                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1407                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          641                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4438                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1372878                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         79643                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        29107                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        26271                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            7798                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         5076                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         2722                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 947                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              36369                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                840                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               840                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty         8194                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        12029                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             3351                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              265                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            177                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             442                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              4511                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             4511                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          23983                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         11439                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side           70                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         2730                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side           47                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        56956                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side        42725                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         2478                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         1894                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side            8                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side           65                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           67                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          245                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          179                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          234                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          196                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 107898                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side         2624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side         5775                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      2189376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      1468007                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side        93376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side        60780                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side          256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side         1360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side         1616                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side         9792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side         5584                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         9216                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         5456                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 3854258                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                           118997                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            200020                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.546900                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.451057                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  160619     80.30%     80.30% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   15533      7.77%     88.07% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    9217      4.61%     92.68% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    3684      1.84%     94.52% # Request fanout histogram
system.l2bus0.snoop_fanout::4                    2486      1.24%     95.76% # Request fanout histogram
system.l2bus0.snoop_fanout::5                    1929      0.96%     96.72% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    1294      0.65%     97.37% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    5045      2.52%     99.89% # Request fanout histogram
system.l2bus0.snoop_fanout::8                     213      0.11%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              200020                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         24662                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        11554                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         2856                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           10762                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8780                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1982                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadReq                   4                       # Transaction distribution
system.l2bus1.trans_dist::ReadResp               9577                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 31                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                31                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty         4430                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         3411                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             2583                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              160                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             92                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             252                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              2859                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             2859                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           4346                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq          5227                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         7388                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side        15472                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side         4715                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side         7594                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side           98                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          104                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          117                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          127                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          143                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  35862                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       307904                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side       537368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       188544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side       246444                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         2448                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         2512                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         2704                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         2896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         3344                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side         3472                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 1297636                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            80246                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples            104661                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.333075                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.243723                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   90062     86.05%     86.05% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   10677     10.20%     96.25% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     510      0.49%     96.74% # Request fanout histogram
system.l2bus1.snoop_fanout::3                      57      0.05%     96.79% # Request fanout histogram
system.l2bus1.snoop_fanout::4                      53      0.05%     96.85% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     123      0.12%     96.96% # Request fanout histogram
system.l2bus1.snoop_fanout::6                     950      0.91%     97.87% # Request fanout histogram
system.l2bus1.snoop_fanout::7                    1367      1.31%     99.18% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     862      0.82%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total              104661                       # Request fanout histogram
system.l2cache0.tags.replacements                9308                       # number of replacements
system.l2cache0.tags.tagsinuse            3907.769405                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 17252                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                9308                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.853459                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1281.504708                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst     1.741743                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data     0.770961                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data     0.167151                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   936.377824                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data   554.874424                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst   296.687843                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    52.768417                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst     0.913739                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data     0.276034                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst     0.204460                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data     0.235992                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst   212.566242                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data   168.792396                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst   187.311274                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data   210.576197                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.312867                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.000425                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.000188                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.000041                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.228608                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.135467                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.072434                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.012883                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.000223                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.000067                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.000058                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.051896                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.041209                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.045730                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.051410                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.954045                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3837                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          145                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1366                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2131                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          195                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.936768                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              518400                       # Number of tag accesses
system.l2cache0.tags.data_accesses             518400                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks         8194                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total         8194                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        12029                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        12029                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              3                       # number of UpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data         1304                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           11                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1315                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           17                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        19315                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          370                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst            3                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst           88                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           63                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        19858                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data            7                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data            3                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data         8057                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          206                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            4                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data           26                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           22                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         8327                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           17                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data            7                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data            3                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        19315                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data         9361                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          370                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          217                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst            3                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            4                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst           88                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data           26                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           63                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           22                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              29500                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           17                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data            7                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data            3                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        19315                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data         9361                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          370                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          217                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst            3                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            4                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst           88                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data           26                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           63                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           22                       # number of overall hits
system.l2cache0.overall_hits::total             29500                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data           23                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          121                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data           14                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            5                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          175                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data            5                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           93                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total          112                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         2946                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          192                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            3                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          3150                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           12                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         3432                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          649                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            4                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           27                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         4125                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data            3                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         2130                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          186                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data           19                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           25                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         2365                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           12                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data            6                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         3432                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         5076                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          649                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data          378                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data           22                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           27                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           28                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total             9640                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           12                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data            6                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         3432                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         5076                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          649                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data          378                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data           22                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           27                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           28                       # number of overall misses
system.l2cache0.overall_misses::total            9640                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks         8194                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total         8194                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        12029                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        12029                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data           23                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          123                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data           15                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          178                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           93                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total          112                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         4250                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          203                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         4465                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst           29                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        22747                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1019                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst            4                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst           92                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           90                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        23983                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data        10187                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data          392                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        10692                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst           29                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data           13                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data            5                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        22747                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data        14437                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1019                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data          595                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            2                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data            5                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst           92                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data           48                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           90                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           50                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          39140                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst           29                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data           13                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data            5                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        22747                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data        14437                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1019                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data          595                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            2                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data            5                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst           92                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data           48                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           90                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           50                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         39140                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.983740                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.933333                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.983146                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.693176                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.945813                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.705487                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.413793                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.150877                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.636899                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.043478                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.300000                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.171997                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.300000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.209090                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.474490                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.422222                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.531915                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.221193                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.413793                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.461538                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.400000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.150877                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.351597                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.636899                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.635294                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.500000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.200000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.043478                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.458333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.300000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.560000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.246295                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.413793                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.461538                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.400000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.150877                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.351597                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.636899                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.635294                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.250000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.500000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.200000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.043478                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.458333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.300000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.560000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.246295                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           3397                       # number of writebacks
system.l2cache0.writebacks::total                3397                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                9253                       # number of replacements
system.l2cache1.tags.tagsinuse            3885.590768                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                  7627                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                9253                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                0.824273                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1556.794238                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     1.108128                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     1.178593                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     2.610087                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.data     0.192309                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   440.293282                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   610.584922                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst   625.497684                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   646.830446                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data     0.501068                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.380077                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000271                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000288                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000637                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.data     0.000047                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.107493                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.149069                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.152709                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.157918                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.000122                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.948631                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3824                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         3820                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              194794                       # Number of tag accesses
system.l2cache1.tags.data_accesses             194794                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks         4430                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total         4430                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         3411                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         3411                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data            1                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total              1                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data          216                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data           60                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             276                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst          622                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst          928                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         1550                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data         1149                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data          830                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           26                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           28                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data           27                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         2141                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst          622                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data         1365                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst          928                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data          890                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           26                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           28                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data           27                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               3967                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst          622                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data         1365                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst          928                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data          890                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           26                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           27                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           28                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data           27                       # number of overall hits
system.l2cache1.overall_hits::total              3967                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data           89                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data           24                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            5                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            9                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          142                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data           32                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           62                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data         1909                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data          673                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          2583                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst         1955                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst          841                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         2796                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data         1846                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data          971                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data            4                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         2828                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst         1955                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data         3755                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst          841                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data         1644                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data            4                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total             8207                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst         1955                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data         3755                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst          841                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data         1644                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data            4                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.l2cache1.overall_misses::total            8207                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks         4430                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total         4430                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         3411                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         3411                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data           89                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          143                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data           32                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           62                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data         2125                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data          733                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         2859                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst         2577                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst         1769                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         4346                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data         2995                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data         1801                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           28                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           30                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           29                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total         4969                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst         2577                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data         5120                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst         1769                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data         2534                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           28                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           30                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          12174                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst         2577                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data         5120                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst         1769                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data         2534                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           28                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           30                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         12174                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.960000                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.993007                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.898353                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.918145                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.903463                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.758634                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.475410                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.643350                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.616361                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.539145                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.133333                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.035714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.066667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.068966                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.569129                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.758634                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.733398                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.475410                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.648777                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.133333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.035714                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.066667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.100000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.674142                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.758634                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.733398                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.475410                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.648777                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.133333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.035714                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.066667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.100000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.674142                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           5694                       # number of writebacks
system.l2cache1.writebacks::total                5694                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                951                       # Transaction distribution
system.membus0.trans_dist::ReadResp             11694                       # Transaction distribution
system.membus0.trans_dist::WriteReq               871                       # Transaction distribution
system.membus0.trans_dist::WriteResp              871                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        24978                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            4638                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             368                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           240                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            432                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             3271                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            3225                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        10743                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        21376                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        12584                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        14077                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3574                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        30235                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        10506                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           70                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        10576                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         2704                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        61519                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        64223                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                105034                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       363136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       470080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         4274                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total       837490                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       288256                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          164                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       288420                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        58368                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side      1312704                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1371072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                2496982                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           59658                       # Total snoops (count)
system.membus0.snoop_fanout::samples           128632                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.462638                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498604                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  69122     53.74%     53.74% # Request fanout histogram
system.membus0.snoop_fanout::3                  59510     46.26%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             128632                       # Request fanout histogram
system.membus1.trans_dist::ReadReq                  4                       # Transaction distribution
system.membus1.trans_dist::ReadResp              7478                       # Transaction distribution
system.membus1.trans_dist::WriteReq                31                       # Transaction distribution
system.membus1.trans_dist::WriteResp               31                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty        28620                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            3826                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             387                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq           132                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            376                       # Transaction distribution
system.membus1.trans_dist::ReadExReq            26070                       # Transaction distribution
system.membus1.trans_dist::ReadExResp           26026                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         7474                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        14027                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        11390                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        25417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        75038                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        75038                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                100455                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port       600640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       288612                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total       889252                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      3086592                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      3086592                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                3975844                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           21004                       # Total snoops (count)
system.membus1.snoop_fanout::samples            87787                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.236459                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.424909                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  67029     76.35%     76.35% # Request fanout histogram
system.membus1.snoop_fanout::2                  20758     23.65%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              87787                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        24692                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.625728                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs          116                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        24692                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.004698                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.774144                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.000757                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     1.689101                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     1.919056                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.040829                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.000647                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.199720                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::tsunami.ide     0.001472                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.673384                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.000047                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.105569                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.119941                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.002552                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000040                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.012483                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::tsunami.ide     0.000092                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.914108                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       426760                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       426760                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks        22956                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total        22956                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            6                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            6                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.inst            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            7                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            9                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.inst            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data           13                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           15                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.inst            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data           13                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           15                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data          117                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data           15                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          138                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data           19                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           21                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         2793                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         2979                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          836                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data          963                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data           47                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         1860                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide        20480                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total        20480                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          836                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         3756                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data          226                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            7                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         4839                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          836                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         3756                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data          226                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            7                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_downward0.overall_misses::tsunami.ide            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         4839                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks        22956                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total        22956                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data          117                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          138                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         2799                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         2985                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          837                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data          970                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         1869                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide        20480                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total        20480                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          837                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         3769                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data          227                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         4854                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          837                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         3769                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data          227                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         4854                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.997856                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997990                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst     0.998805                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.992784                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.979167                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.995185                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst     0.998805                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.996551                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.995595                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996910                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst     0.998805                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.996551                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.995595                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996910                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        22939                       # number of writebacks
system.numa_caches_downward0.writebacks::total        22939                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         4332                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.780320                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           59                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         4332                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.013620                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     1.598995                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     4.687065                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     1.868410                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     5.950884                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.674465                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.000490                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.099937                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.292942                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.116776                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.371930                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.042154                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.000031                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.923770                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        59467                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        59467                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks          208                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total          208                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data           48                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data           14                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           81                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data           23                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           46                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data           86                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total           93                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         1722                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data         1272                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst          827                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data          375                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4206                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         1722                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data         1358                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst          827                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data          382                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         4299                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         1722                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data         1358                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst          827                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data          382                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         4299                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks          208                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total          208                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data           48                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           81                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         1722                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data         1272                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst          827                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4206                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         1722                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data         1358                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst          827                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data          382                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         4299                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         1722                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data         1358                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst          827                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data          382                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         4299                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks          206                       # number of writebacks
system.numa_caches_downward1.writebacks::total          206                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         4333                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.780709                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           58                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         4333                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.013386                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.476045                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     5.728886                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     1.882621                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     5.957014                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.735642                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.000490                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.000001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.029753                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.358055                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.117664                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.372313                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.045978                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.000031                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.923794                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        59449                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        59449                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks          206                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total          206                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data           48                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data           14                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           81                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data           23                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           46                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data           86                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total           93                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         1722                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data         1272                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst          827                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data          375                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4206                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         1722                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data         1358                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst          827                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data          382                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         4299                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         1722                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data         1358                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst          827                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data          382                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         4299                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks          206                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total          206                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data           48                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data           14                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           81                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data           23                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           46                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data           86                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total           93                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         1722                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data         1272                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst          827                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data          375                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4206                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         1722                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data         1358                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst          827                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data          382                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         4299                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         1722                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data         1358                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst          827                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data          382                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         4299                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks          205                       # number of writebacks
system.numa_caches_upward0.writebacks::total          205                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        24671                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.907420                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs          114                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        24671                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.004621                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.109187                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.000505                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     1.690830                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     1.860872                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.043745                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.001061                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.199747                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::tsunami.ide     0.001472                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.694324                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.000032                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.105677                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.116305                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.002734                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.000066                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.012484                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::tsunami.ide     0.000092                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.931714                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       446953                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       446953                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        22939                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        22939                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            3                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.inst            2                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data            8                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total           10                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.inst            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data           11                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total           13                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.inst            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data           11                       # number of overall hits
system.numa_caches_upward1.overall_hits::total           13                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data          120                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data           15                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          141                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data           19                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           21                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         2787                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          179                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide        20480                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total        23453                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          834                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data          955                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data           47                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            6                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::tsunami.ide            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         1850                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          834                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         3742                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data          226                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            7                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            8                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide        20481                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        25303                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          834                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         3742                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data          226                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            7                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            8                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide        20481                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        25303                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        22939                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        22939                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data          120                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data           15                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          141                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           21                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         2790                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          179                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide        20480                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total        23456                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          836                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data          963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data           47                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::tsunami.ide            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         1860                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          836                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         3753                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data          226                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide        20481                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        25316                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          836                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         3753                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data          226                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide        20481                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        25316                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.998925                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999872                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst     0.997608                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.991693                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::tsunami.ide            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.994624                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst     0.997608                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.997069                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999486                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst     0.997608                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.997069                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999486                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        22926                       # number of writebacks
system.numa_caches_upward1.writebacks::total        22926                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits              33889                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits             19772                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits              53661                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits             18743                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses         18743                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                1991899                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts            173040                       # Number of instructions committed
system.switch_cpus00.committedOps              173040                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses       166274                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls             15960                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts        11444                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts             166274                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads       211346                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes       128775                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs               53919                       # number of memory refs
system.switch_cpus00.num_load_insts             34145                       # Number of load instructions
system.switch_cpus00.num_store_insts            19774                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     1773149.071679                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     218749.928321                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.109820                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.890180                       # Percentage of idle cycles
system.switch_cpus00.Branches                   29629                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass          780      0.45%      0.45% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu          110524     63.87%     64.32% # Class of executed instruction
system.switch_cpus00.op_class::IntMult            135      0.08%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.40% # Class of executed instruction
system.switch_cpus00.op_class::MemRead          36981     21.37%     85.77% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite         19776     11.43%     97.20% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess         4844      2.80%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total           173040                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                438                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               247                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                685                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               301                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                1729346                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              1951                       # Number of instructions committed
system.switch_cpus01.committedOps                1951                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         1858                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          156                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               1858                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         2482                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         1442                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 687                       # number of memory refs
system.switch_cpus01.num_load_insts               438                       # Number of load instructions
system.switch_cpus01.num_store_insts              249                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1727206.878974                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      2139.121026                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001237                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998763                       # Percentage of idle cycles
system.switch_cpus01.Branches                     276                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass           11      0.56%      0.56% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1135     58.18%     58.74% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              5      0.26%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     59.00% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            457     23.42%     82.42% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           249     12.76%     95.18% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess           94      4.82%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             1951                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             205250                       # DTB read hits
system.switch_cpus02.dtb.read_misses              401                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses          26062                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            126818                       # DTB write hits
system.switch_cpus02.dtb.write_misses             124                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  1                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         18701                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             332068                       # DTB hits
system.switch_cpus02.dtb.data_misses              525                       # DTB misses
system.switch_cpus02.dtb.data_acv                   1                       # DTB access violations
system.switch_cpus02.dtb.data_accesses          44763                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            186502                       # ITB hits
system.switch_cpus02.itb.fetch_misses             337                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        186839                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                1991789                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           1081200                       # Number of instructions committed
system.switch_cpus02.committedOps             1081200                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      1039205                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         8637                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             36253                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       110065                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            1039205                       # number of integer instructions
system.switch_cpus02.num_fp_insts                8637                       # number of float instructions
system.switch_cpus02.num_int_register_reads      1424566                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       783341                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         5512                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         4043                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              334170                       # number of memory refs
system.switch_cpus02.num_load_insts            206885                       # Number of load instructions
system.switch_cpus02.num_store_insts           127285                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     624009.395273                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1367779.604727                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.686709                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.313291                       # Percentage of idle cycles
system.switch_cpus02.Branches                  157705                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        18599      1.72%      1.72% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          698360     64.56%     66.28% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           2598      0.24%     66.52% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.52% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd          1113      0.10%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp             0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt            11      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv             3      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.62% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         214401     19.82%     86.44% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        127721     11.81%     98.25% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        18919      1.75%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          1081726                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits               4592                       # DTB read hits
system.switch_cpus03.dtb.read_misses                3                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses             23                       # DTB read accesses
system.switch_cpus03.dtb.write_hits              3716                       # DTB write hits
system.switch_cpus03.dtb.write_misses               0                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.dtb.data_hits               8308                       # DTB hits
system.switch_cpus03.dtb.data_misses                3                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses             23                       # DTB accesses
system.switch_cpus03.itb.fetch_hits              1057                       # ITB hits
system.switch_cpus03.itb.fetch_misses               0                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses          1057                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                1729210                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts             25058                       # Number of instructions committed
system.switch_cpus03.committedOps               25058                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses        24315                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          141                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              1052                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts         2441                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts              24315                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 141                       # number of float instructions
system.switch_cpus03.num_int_register_reads        33658                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes        17673                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs                8340                       # number of memory refs
system.switch_cpus03.num_load_insts              4612                       # Number of load instructions
system.switch_cpus03.num_store_insts             3728                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1701713.097782                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     27496.902218                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.015901                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.984099                       # Percentage of idle cycles
system.switch_cpus03.Branches                    3781                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass          220      0.88%      0.88% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           15908     63.48%     64.35% # Class of executed instruction
system.switch_cpus03.op_class::IntMult             56      0.22%     64.58% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     64.58% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            11      0.04%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     64.62% # Class of executed instruction
system.switch_cpus03.op_class::MemRead           4747     18.94%     83.56% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite          3732     14.89%     98.46% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess          387      1.54%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total            25061                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits                466                       # DTB read hits
system.switch_cpus04.dtb.read_misses                0                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.dtb.write_hits               248                       # DTB write hits
system.switch_cpus04.dtb.write_misses               0                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.dtb.data_hits                714                       # DTB hits
system.switch_cpus04.dtb.data_misses                0                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus04.itb.fetch_hits               301                       # ITB hits
system.switch_cpus04.itb.fetch_misses               0                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                1729151                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts              2011                       # Number of instructions committed
system.switch_cpus04.committedOps                2011                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses         1918                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus04.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts          183                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts               1918                       # number of integer instructions
system.switch_cpus04.num_fp_insts                   0                       # number of float instructions
system.switch_cpus04.num_int_register_reads         2545                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes         1475                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs                 716                       # number of memory refs
system.switch_cpus04.num_load_insts               466                       # Number of load instructions
system.switch_cpus04.num_store_insts              250                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1726946.274726                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles      2204.725274                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.001275                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.998725                       # Percentage of idle cycles
system.switch_cpus04.Branches                     305                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu            1168     58.08%     58.53% # Class of executed instruction
system.switch_cpus04.op_class::IntMult              5      0.25%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     58.78% # Class of executed instruction
system.switch_cpus04.op_class::MemRead            485     24.12%     82.89% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite           250     12.43%     95.33% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess           94      4.67%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total             2011                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                477                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               250                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits                727                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               301                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                1729096                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              2041                       # Number of instructions committed
system.switch_cpus05.committedOps                2041                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         1945                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          198                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               1945                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         2572                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         1487                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                 729                       # number of memory refs
system.switch_cpus05.num_load_insts               477                       # Number of load instructions
system.switch_cpus05.num_store_insts              252                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1726858.423173                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      2237.576827                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001294                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998706                       # Percentage of idle cycles
system.switch_cpus05.Branches                     321                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass           11      0.54%      0.54% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1183     57.96%     58.50% # Class of executed instruction
system.switch_cpus05.op_class::IntMult              5      0.24%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.75% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            496     24.30%     83.05% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           252     12.35%     95.39% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess           94      4.61%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             2041                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                492                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               250                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits                742                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               301                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                1729041                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              2071                       # Number of instructions committed
system.switch_cpus06.committedOps                2071                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         1976                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          211                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               1976                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         2605                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         1505                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                 744                       # number of memory refs
system.switch_cpus06.num_load_insts               492                       # Number of load instructions
system.switch_cpus06.num_store_insts              252                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1726770.573715                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      2270.426285                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001313                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998687                       # Percentage of idle cycles
system.switch_cpus06.Branches                     335                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass            9      0.43%      0.43% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1200     57.94%     58.38% # Class of executed instruction
system.switch_cpus06.op_class::IntMult              5      0.24%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     58.62% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            511     24.67%     83.29% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           252     12.17%     95.46% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess           94      4.54%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             2071                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                503                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               252                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                755                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               301                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                1728878                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              2101                       # Number of instructions committed
system.switch_cpus07.committedOps                2101                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         2003                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          226                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               2003                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         2632                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         1517                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 757                       # number of memory refs
system.switch_cpus07.num_load_insts               503                       # Number of load instructions
system.switch_cpus07.num_store_insts              254                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1726574.870223                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      2303.129777                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001332                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998668                       # Percentage of idle cycles
system.switch_cpus07.Branches                     351                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass           11      0.52%      0.52% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1215     57.83%     58.35% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              5      0.24%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.59% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            522     24.85%     83.44% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           254     12.09%     95.53% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess           94      4.47%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             2101                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits              43136                       # DTB read hits
system.switch_cpus08.dtb.read_misses               86                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses          15802                       # DTB read accesses
system.switch_cpus08.dtb.write_hits             33616                       # DTB write hits
system.switch_cpus08.dtb.write_misses              14                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  7                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses          9325                       # DTB write accesses
system.switch_cpus08.dtb.data_hits              76752                       # DTB hits
system.switch_cpus08.dtb.data_misses              100                       # DTB misses
system.switch_cpus08.dtb.data_acv                   7                       # DTB access violations
system.switch_cpus08.dtb.data_accesses          25127                       # DTB accesses
system.switch_cpus08.itb.fetch_hits             81631                       # ITB hits
system.switch_cpus08.itb.fetch_misses              93                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses         81724                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                1313360                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts            211790                       # Number of instructions committed
system.switch_cpus08.committedOps              211790                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses       204729                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses          276                       # Number of float alu accesses
system.switch_cpus08.num_func_calls              5567                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts        22213                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts             204729                       # number of integer instructions
system.switch_cpus08.num_fp_insts                 276                       # number of float instructions
system.switch_cpus08.num_int_register_reads       281682                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes       146517                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs               77006                       # number of memory refs
system.switch_cpus08.num_load_insts             43330                       # Number of load instructions
system.switch_cpus08.num_store_insts            33676                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1136659.944260                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     176700.055740                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.134540                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.865460                       # Percentage of idle cycles
system.switch_cpus08.Branches                   29505                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass         3691      1.74%      1.74% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu          126477     59.69%     61.43% # Class of executed instruction
system.switch_cpus08.op_class::IntMult            184      0.09%     61.52% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     61.52% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd            31      0.01%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     61.53% # Class of executed instruction
system.switch_cpus08.op_class::MemRead          44304     20.91%     82.44% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite         33956     16.02%     98.46% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess         3254      1.54%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total           211897                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits              26562                       # DTB read hits
system.switch_cpus09.dtb.read_misses              325                       # DTB read misses
system.switch_cpus09.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses           1856                       # DTB read accesses
system.switch_cpus09.dtb.write_hits             15584                       # DTB write hits
system.switch_cpus09.dtb.write_misses              34                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  8                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses           898                       # DTB write accesses
system.switch_cpus09.dtb.data_hits              42146                       # DTB hits
system.switch_cpus09.dtb.data_misses              359                       # DTB misses
system.switch_cpus09.dtb.data_acv                  20                       # DTB access violations
system.switch_cpus09.dtb.data_accesses           2754                       # DTB accesses
system.switch_cpus09.itb.fetch_hits             23557                       # ITB hits
system.switch_cpus09.itb.fetch_misses             124                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses         23681                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                1728965                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts            149267                       # Number of instructions committed
system.switch_cpus09.committedOps              149267                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses       143807                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses          239                       # Number of float alu accesses
system.switch_cpus09.num_func_calls              3126                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts        18958                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts             143807                       # number of integer instructions
system.switch_cpus09.num_fp_insts                 239                       # number of float instructions
system.switch_cpus09.num_int_register_reads       190098                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes       107876                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs               43228                       # number of memory refs
system.switch_cpus09.num_load_insts             27431                       # Number of load instructions
system.switch_cpus09.num_store_insts            15797                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1564628.037086                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     164336.962914                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.095049                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.904951                       # Percentage of idle cycles
system.switch_cpus09.Branches                   23231                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass         2770      1.85%      1.85% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu           95894     64.08%     65.93% # Class of executed instruction
system.switch_cpus09.op_class::IntMult            154      0.10%     66.03% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     66.03% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd            32      0.02%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             3      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus09.op_class::MemRead          28507     19.05%     85.11% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite         15819     10.57%     95.68% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess         6467      4.32%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total           149646                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                542                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               255                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                797                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               301                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                1728906                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              2191                       # Number of instructions committed
system.switch_cpus10.committedOps                2191                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         2090                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          268                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               2090                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         2722                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         1562                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 799                       # number of memory refs
system.switch_cpus10.num_load_insts               542                       # Number of load instructions
system.switch_cpus10.num_store_insts              257                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1726504.078737                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      2401.921263                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001389                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998611                       # Percentage of idle cycles
system.switch_cpus10.Branches                     396                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1263     57.64%     58.15% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              5      0.23%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            561     25.60%     83.98% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           257     11.73%     95.71% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess           94      4.29%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             2191                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                555                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               256                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                811                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               301                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                1728851                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              2221                       # Number of instructions committed
system.switch_cpus11.committedOps                2221                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         2119                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          282                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               2119                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         2752                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         1577                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 813                       # number of memory refs
system.switch_cpus11.num_load_insts               555                       # Number of load instructions
system.switch_cpus11.num_store_insts              258                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1726416.238132                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      2434.761868                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001408                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998592                       # Percentage of idle cycles
system.switch_cpus11.Branches                     411                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass           11      0.50%      0.50% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1279     57.59%     58.08% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              5      0.23%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.31% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            574     25.84%     84.15% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           258     11.62%     95.77% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess           94      4.23%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             2221                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                568                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               257                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                825                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               301                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                1728796                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              2251                       # Number of instructions committed
system.switch_cpus12.committedOps                2251                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         2148                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          296                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               2148                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         2782                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         1592                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 827                       # number of memory refs
system.switch_cpus12.num_load_insts               568                       # Number of load instructions
system.switch_cpus12.num_store_insts              259                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1726328.399621                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      2467.600379                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001427                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998573                       # Percentage of idle cycles
system.switch_cpus12.Branches                     426                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass           11      0.49%      0.49% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1295     57.53%     58.02% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              5      0.22%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.24% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            587     26.08%     84.32% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           259     11.51%     95.82% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess           94      4.18%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             2251                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                581                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               258                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                839                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               301                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                1728741                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              2281                       # Number of instructions committed
system.switch_cpus13.committedOps                2281                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         2177                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          310                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               2177                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         2812                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         1607                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 841                       # number of memory refs
system.switch_cpus13.num_load_insts               581                       # Number of load instructions
system.switch_cpus13.num_store_insts              260                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1726240.563205                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      2500.436795                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001446                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998554                       # Percentage of idle cycles
system.switch_cpus13.Branches                     441                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass           11      0.48%      0.48% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1311     57.47%     57.96% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              5      0.22%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.18% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            600     26.30%     84.48% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           260     11.40%     95.88% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess           94      4.12%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             2281                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                594                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               259                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                853                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               301                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                1728686                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              2311                       # Number of instructions committed
system.switch_cpus14.committedOps                2311                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         2206                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          324                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               2206                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         2842                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         1622                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 855                       # number of memory refs
system.switch_cpus14.num_load_insts               594                       # Number of load instructions
system.switch_cpus14.num_store_insts              261                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1726152.728883                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      2533.271117                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001465                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998535                       # Percentage of idle cycles
system.switch_cpus14.Branches                     456                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass           11      0.48%      0.48% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1327     57.42%     57.90% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              5      0.22%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.11% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            613     26.53%     84.64% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           261     11.29%     95.93% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess           94      4.07%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             2311                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                624                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               272                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                896                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               319                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                1728541                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              2431                       # Number of instructions committed
system.switch_cpus15.committedOps                2431                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         2319                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                84                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          342                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               2319                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         2986                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         1705                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 898                       # number of memory refs
system.switch_cpus15.num_load_insts               624                       # Number of load instructions
system.switch_cpus15.num_store_insts              274                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1725876.296921                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      2664.703079                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001542                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998458                       # Percentage of idle cycles
system.switch_cpus15.Branches                     482                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            9      0.37%      0.37% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            1395     57.38%     57.75% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              5      0.21%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     57.96% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            645     26.53%     84.49% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           275     11.31%     95.80% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          102      4.20%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             2431                       # Class of executed instruction
system.system_bus.trans_dist::ReadReq               4                       # Transaction distribution
system.system_bus.trans_dist::ReadResp           6070                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             31                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            31                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        23145                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3658                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          306                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq          103                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          289                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq         23593                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp        23549                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         6066                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        75457                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        75457                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        11388                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        11388                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              86845                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      3088320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      3088320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       288484                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       288484                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             3376804                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        51642                       # Total snoops (count)
system.system_bus.snoop_fanout::samples        108150                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.473823                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499317                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               56906     52.62%     52.62% # Request fanout histogram
system.system_bus.snoop_fanout::2               51244     47.38%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total          108150                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.664597                       # Number of seconds simulated
sim_ticks                                664596999000                       # Number of ticks simulated
final_tick                               2933283710000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 610241                       # Simulator instruction rate (inst/s)
host_op_rate                                   610241                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19296098                       # Simulator tick rate (ticks/s)
host_mem_usage                                 863640                       # Number of bytes of host memory used
host_seconds                                 34442.04                       # Real time elapsed on the host
sim_insts                                 21017946094                       # Number of instructions simulated
sim_ops                                   21017946094                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst      1106816                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data      2476224                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst       225088                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data      1268992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       434880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data      1869248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst       281472                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data      4791936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       600064                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data      1030208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst       313280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.data      1464640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst       264704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.data      5546944                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst       570560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data      1323776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst       268928                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data       553600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.inst       535168                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus09.data      1124352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.inst       219072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data       570688                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.inst       513920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data      1535488                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst       160832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data       765760                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.inst       178624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data       717312                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst       394624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data      2261568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.inst       350208                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data      2394240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          36113216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst      1106816                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst       225088                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       434880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst       281472                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       600064                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst       313280                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst       264704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst       570560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst       268928                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus09.inst       535168                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus10.inst       219072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus11.inst       513920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst       160832                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus13.inst       178624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst       394624                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus15.inst       350208                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      6418240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks     22909632                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       22909632                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst        17294                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data        38691                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst         3517                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data        19828                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         6795                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data        29207                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst         4398                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data        74874                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         9376                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data        16097                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst         4895                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.data        22885                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst         4136                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.data        86671                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst         8915                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data        20684                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst         4202                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data         8650                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.inst         8362                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus09.data        17568                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.inst         3423                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data         8917                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.inst         8030                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data        23992                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst         2513                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data        11965                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.inst         2791                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data        11208                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst         6166                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data        35337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.inst         5472                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data        37410                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             564269                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks       357963                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            357963                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      1665394                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      3725903                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst       338683                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1909416                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst       654351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data      2812604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst       423523                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data      7210288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst       902899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data      1550124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst       471383                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.data      2203802                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       398292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.data      8346327                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst       858505                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1991848                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst       404648                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data       832986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.inst       805252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus09.data      1691780                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.inst       329631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       858698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.inst       773281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data      2310405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst       241999                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data      1152217                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.inst       268770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data      1079319                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst       593779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      3402916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.inst       526948                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data      3602544                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             54338518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      1665394                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst       338683                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst       654351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst       423523                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst       902899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst       471383                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       398292                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst       858505                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst       404648                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus09.inst       805252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus10.inst       329631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus11.inst       773281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst       241999                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus13.inst       268770                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst       593779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus15.inst       526948                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         9657341                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       34471465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            34471465                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       34471465                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      1665394                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      3725903                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst       338683                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1909416                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst       654351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data      2812604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst       423523                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data      7210288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst       902899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data      1550124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst       471383                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.data      2203802                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       398292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.data      8346327                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst       858505                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1991848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst       404648                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data       832986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.inst       805252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus09.data      1691780                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.inst       329631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       858698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.inst       773281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data      2310405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst       241999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data      1152217                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.inst       268770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data      1079319                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst       593779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      3402916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.inst       526948                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data      3602544                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            88809983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.inst       720960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus00.data     16617088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.inst       387264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data     13332672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst       352128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data     12900096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst       423680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data     13424704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst       443392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data     17115200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.inst       457536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data     18162240                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.inst       332736                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data     12079936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.inst       349312                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data     12920000                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.inst       430464                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data     14893184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.inst       302528                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data     16265536                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.inst       347264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data     13833856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.inst       356160                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data     13562560                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.inst       311936                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data     14963392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.inst       267264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data     10540416                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.inst       475904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data     11383616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.inst       383168                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data     11122624                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         229458816                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus00.inst       720960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus01.inst       387264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst       352128                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst       423680                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst       443392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus05.inst       457536                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus06.inst       332736                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus07.inst       349312                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus08.inst       430464                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus09.inst       302528                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus10.inst       347264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus11.inst       356160                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus12.inst       311936                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus13.inst       267264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus14.inst       475904                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus15.inst       383168                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total      6341696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks    194816448                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      194816448                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.inst        11265                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus00.data       259642                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.inst         6051                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data       208323                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst         5502                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data       201564                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst         6620                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data       209761                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst         6928                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data       267425                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.inst         7149                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data       283785                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.inst         5199                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data       188749                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.inst         5458                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data       201875                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.inst         6726                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data       232706                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.inst         4727                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data       254149                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.inst         5426                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data       216154                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.inst         5565                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data       211915                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.inst         4874                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data       233803                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.inst         4176                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data       164694                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.inst         7436                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data       177869                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.inst         5987                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data       173791                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            3585294                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks      3044007                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           3044007                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.inst      1084808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus00.data     25003255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.inst       582705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data     20061288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst       529837                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data     19410404                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       637499                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     20199766                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst       667159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data     25752749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.inst       688441                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data     27328200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.inst       500658                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data     18176332                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.inst       525600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data     19440353                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.inst       647707                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data     22409346                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.inst       455205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data     24474284                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.inst       522518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data     20815405                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.inst       535904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data     20407194                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.inst       469361                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data     22514986                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.inst       402144                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data     15859861                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.inst       716079                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data     17128600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.inst       576542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data     16735893                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            345260084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus00.inst      1084808                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus01.inst       582705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst       529837                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       637499                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst       667159                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus05.inst       688441                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus06.inst       500658                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus07.inst       525600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus08.inst       647707                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus09.inst       455205                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus10.inst       522518                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus11.inst       535904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus12.inst       469361                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus13.inst       402144                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus14.inst       716079                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus15.inst       576542                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total         9542168                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      293134709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           293134709                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      293134709                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.inst      1084808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data     25003255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.inst       582705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data     20061288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst       529837                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data     19410404                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       637499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     20199766                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst       667159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data     25752749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.inst       688441                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data     27328200                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.inst       500658                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data     18176332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.inst       525600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data     19440353                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.inst       647707                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data     22409346                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.inst       455205                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data     24474284                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.inst       522518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data     20815405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.inst       535904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data     20407194                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.inst       469361                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data     22514986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.inst       402144                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data     15859861                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.inst       716079                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data     17128600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.inst       576542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data     16735893                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           638394794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                    52092                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   3825     25.96%     25.96% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                    41      0.28%     26.24% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                   680      4.62%     30.86% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                   107      0.73%     31.58% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                 10080     68.42%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total              14733                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    3825     45.30%     45.30% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                     41      0.49%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                    680      8.05%     53.84% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                    107      1.27%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   3791     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                8444                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0           663911316500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21               3075000      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22              33320000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30              19382000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             604080500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total       664571174000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.376091                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.573135                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.syscall::1                        1     12.50%     12.50% # number of syscalls executed
system.cpu00.kern.syscall::74                       7     87.50%    100.00% # number of syscalls executed
system.cpu00.kern.syscall::total                    8                       # number of syscalls executed
system.cpu00.kern.callpal::wripir                 108      0.23%      0.23% # number of callpals executed
system.cpu00.kern.callpal::swpctx                  87      0.19%      0.42% # number of callpals executed
system.cpu00.kern.callpal::swpipl               12259     26.38%     26.80% # number of callpals executed
system.cpu00.kern.callpal::rdps                  1372      2.95%     29.75% # number of callpals executed
system.cpu00.kern.callpal::rti                   1647      3.54%     33.29% # number of callpals executed
system.cpu00.kern.callpal::callsys                801      1.72%     35.02% # number of callpals executed
system.cpu00.kern.callpal::rdunique             30203     64.98%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                46477                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1732                       # number of protection mode switches
system.cpu00.kern.mode_switch::user              1556                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel              1556                      
system.cpu00.kern.mode_good::user                1556                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel     0.898383                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total     0.946472                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel      24035699000      3.57%      3.57% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user       650092300000     96.43%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu00.kern.swap_context                     87                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements         4965968                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         472.260545                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs         312780510                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs         4965968                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           62.984802                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data     7.845453                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   464.415092                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.015323                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.907061                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.922384                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1          343                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2           89                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses       641145704                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses      641145704                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data    252301407                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total     252301407                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data     60121221                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total     60121221                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data       119816                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total       119816                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data       113825                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total       113825                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data    312422628                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total      312422628                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data    312422628                       # number of overall hits
system.cpu00.dcache.overall_hits::total     312422628                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data      2425995                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total      2425995                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data      2876796                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total      2876796                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data         7910                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total         7910                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data        13152                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total        13152                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data      5302791                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total      5302791                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data      5302791                       # number of overall misses
system.cpu00.dcache.overall_misses::total      5302791                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data    254727402                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total    254727402                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data     62998017                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total     62998017                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data       127726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total       127726                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data       126977                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total       126977                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data    317725419                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total    317725419                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data    317725419                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total    317725419                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.009524                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.009524                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.045665                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.045665                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.061929                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.061929                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.103578                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.103578                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.016690                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.016690                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.016690                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.016690                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks      3246164                       # number of writebacks
system.cpu00.dcache.writebacks::total         3246164                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements          256748                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs        1099413812                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs          256748                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs         4282.073520                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst    51.185720                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst   460.814280                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.099972                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.900028                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          313                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           22                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses      2604294120                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses     2604294120                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst   1301761938                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total    1301761938                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst   1301761938                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total     1301761938                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst   1301761938                       # number of overall hits
system.cpu00.icache.overall_hits::total    1301761938                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst       256748                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total       256748                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst       256748                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total       256748                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst       256748                       # number of overall misses
system.cpu00.icache.overall_misses::total       256748                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst   1302018686                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total   1302018686                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst   1302018686                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total   1302018686                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst   1302018686                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total   1302018686                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000197                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000197                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000197                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000197                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000197                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000197                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks       256748                       # number of writebacks
system.cpu00.icache.writebacks::total          256748                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                     51                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                    49836                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                   3659     28.16%     28.16% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                   680      5.23%     33.39% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                   111      0.85%     34.25% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                  8544     65.75%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total              12994                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                    3659     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                    680      8.42%     53.75% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                    111      1.38%     55.13% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                   3622     44.87%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                8072                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0           664227137500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30              19930500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31             422036500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total       664702424500                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.423923                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.621210                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.syscall::1                        1     16.67%     16.67% # number of syscalls executed
system.cpu01.kern.syscall::74                       5     83.33%    100.00% # number of syscalls executed
system.cpu01.kern.syscall::total                    6                       # number of syscalls executed
system.cpu01.kern.callpal::wripir                  75      0.17%      0.17% # number of callpals executed
system.cpu01.kern.callpal::swpctx                  88      0.20%      0.36% # number of callpals executed
system.cpu01.kern.callpal::swpipl               10636     23.80%     24.17% # number of callpals executed
system.cpu01.kern.callpal::rdps                  1369      3.06%     27.23% # number of callpals executed
system.cpu01.kern.callpal::rti                   1569      3.51%     30.74% # number of callpals executed
system.cpu01.kern.callpal::callsys                765      1.71%     32.46% # number of callpals executed
system.cpu01.kern.callpal::rdunique             30181     67.54%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                44683                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel            1594                       # number of protection mode switches
system.cpu01.kern.mode_switch::user              1516                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                63                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel              1519                      
system.cpu01.kern.mode_good::user                1516                      
system.cpu01.kern.mode_good::idle                   3                      
system.cpu01.kern.mode_switch_good::kernel     0.952949                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle     0.047619                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total     0.957454                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel        676316000      0.10%      0.10% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user       650157397000     95.99%     96.09% # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle        26496033500      3.91%    100.00% # number of ticks spent at the given mode
system.cpu01.kern.swap_context                     88                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements         4173084                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         493.091947                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs         313309993                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs         4173084                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           75.078765                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle    2282392111500                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data     5.790455                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   487.301492                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.011309                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.951761                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.963070                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3           51                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses       640047690                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses      640047690                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data    252380027                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total     252380027                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data     60717479                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total     60717479                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data       118850                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total       118850                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data       112696                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total       112696                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data    313097506                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total      313097506                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data    313097506                       # number of overall hits
system.cpu01.dcache.overall_hits::total     313097506                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data      2256169                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total      2256169                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data      2232864                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total      2232864                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data         6343                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total         6343                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data        11852                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total        11852                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data      4489033                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total      4489033                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data      4489033                       # number of overall misses
system.cpu01.dcache.overall_misses::total      4489033                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data    254636196                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total    254636196                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data     62950343                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total     62950343                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data       125193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total       125193                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data       124548                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total       124548                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data    317586539                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total    317586539                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data    317586539                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total    317586539                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.008860                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.008860                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.035470                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.035470                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.050666                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.050666                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.095160                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.095160                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.014135                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.014135                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.014135                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.014135                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks      2474330                       # number of writebacks
system.cpu01.dcache.writebacks::total         2474330                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements          230584                       # number of replacements
system.cpu01.icache.tags.tagsinuse         510.761143                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs        1069745508                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs          230584                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs         4639.287670                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst    69.892576                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst   440.868567                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.136509                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.861071                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.997580                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          292                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses      2603701144                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses     2603701144                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst   1301504675                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total    1301504675                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst   1301504675                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total     1301504675                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst   1301504675                       # number of overall hits
system.cpu01.icache.overall_hits::total    1301504675                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst       230598                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total       230598                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst       230598                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total       230598                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst       230598                       # number of overall misses
system.cpu01.icache.overall_misses::total       230598                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst   1301735273                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total   1301735273                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst   1301735273                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total   1301735273                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst   1301735273                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total   1301735273                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.000177                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.000177                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.000177                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.000177                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.000177                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.000177                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks       230584                       # number of writebacks
system.cpu01.icache.writebacks::total          230584                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                    52429                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   4108     29.32%     29.32% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::21                     1      0.01%     29.32% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                   680      4.85%     34.18% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                   112      0.80%     34.97% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  9112     65.03%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total              14013                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    4108     45.78%     45.78% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::21                      1      0.01%     45.79% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                    680      7.58%     53.37% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                    112      1.25%     54.61% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   4073     45.39%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                8974                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0           663944525500     99.90%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::21                 71500      0.00%     99.90% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22              33320000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30              18572000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31             600310500      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total       664596799500                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.446993                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.640405                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::1                        1      1.69%      1.69% # number of syscalls executed
system.cpu02.kern.syscall::71                      19     32.20%     33.90% # number of syscalls executed
system.cpu02.kern.syscall::73                      16     27.12%     61.02% # number of syscalls executed
system.cpu02.kern.syscall::74                      23     38.98%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   59                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                 543      1.17%      1.17% # number of callpals executed
system.cpu02.kern.callpal::swpctx                 176      0.38%      1.55% # number of callpals executed
system.cpu02.kern.callpal::tbi                      1      0.00%      1.55% # number of callpals executed
system.cpu02.kern.callpal::swpipl               11707     25.23%     26.78% # number of callpals executed
system.cpu02.kern.callpal::rdps                  1393      3.00%     29.78% # number of callpals executed
system.cpu02.kern.callpal::rti                   1516      3.27%     33.05% # number of callpals executed
system.cpu02.kern.callpal::callsys                683      1.47%     34.52% # number of callpals executed
system.cpu02.kern.callpal::imb                      1      0.00%     34.52% # number of callpals executed
system.cpu02.kern.callpal::rdunique             30383     65.48%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                46403                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel            1692                       # number of protection mode switches
system.cpu02.kern.mode_switch::user              1463                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel              1463                      
system.cpu02.kern.mode_good::user                1463                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.864657                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.927417                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel      14423499500      2.17%      2.17% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user       650173300000     97.83%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                    176                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements         4430792                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         487.402825                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs         313449251                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs         4430792                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           70.743391                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   487.402825                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.951959                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.951959                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::0          288                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses       640828791                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses      640828791                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data    252414383                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total     252414383                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data     60641820                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total     60641820                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data       121260                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total       121260                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data       114968                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total       114968                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data    313056203                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total      313056203                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data    313056203                       # number of overall hits
system.cpu02.dcache.overall_hits::total     313056203                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data      2375813                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total      2375813                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data      2397220                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total      2397220                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data         6747                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total         6747                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data        12294                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total        12294                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data      4773033                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total      4773033                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data      4773033                       # number of overall misses
system.cpu02.dcache.overall_misses::total      4773033                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data    254790196                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total    254790196                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data     63039040                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total     63039040                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data       128007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total       128007                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data       127262                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total       127262                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data    317829236                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total    317829236                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data    317829236                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total    317829236                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.009325                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.009325                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.038028                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.038028                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.052708                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.052708                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.096604                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.096604                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.015018                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.015018                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.015018                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.015018                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks      2632960                       # number of writebacks
system.cpu02.dcache.writebacks::total         2632960                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements          250665                       # number of replacements
system.cpu02.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs        1197794979                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs          250665                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         4778.469188                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst          512                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::0          295                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           38                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::4           98                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses      2605379183                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses     2605379183                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst   1302313594                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total    1302313594                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst   1302313594                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total     1302313594                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst   1302313594                       # number of overall hits
system.cpu02.icache.overall_hits::total    1302313594                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst       250665                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total       250665                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst       250665                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total       250665                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst       250665                       # number of overall misses
system.cpu02.icache.overall_misses::total       250665                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst   1302564259                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total   1302564259                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst   1302564259                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total   1302564259                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst   1302564259                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total   1302564259                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.000192                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.000192                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.000192                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.000192                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks       250665                       # number of writebacks
system.cpu02.icache.writebacks::total          250665                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                     29                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                    52472                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                   4212     29.74%     29.74% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                   680      4.80%     34.54% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                   121      0.85%     35.40% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                  9149     64.60%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total              14162                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                    4212     45.81%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                    680      7.40%     53.20% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                    121      1.32%     54.52% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                   4182     45.48%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                9195                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0           664168252000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22              33320000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30              21343500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31             479536500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total       664702452000                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.457099                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.649273                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu03.kern.syscall::17                       1     14.29%     28.57% # number of syscalls executed
system.cpu03.kern.syscall::74                       5     71.43%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    7                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                 179      0.38%      0.38% # number of callpals executed
system.cpu03.kern.callpal::swpctx                 146      0.31%      0.69% # number of callpals executed
system.cpu03.kern.callpal::tbi                      1      0.00%      0.69% # number of callpals executed
system.cpu03.kern.callpal::swpipl               11358     24.18%     24.87% # number of callpals executed
system.cpu03.kern.callpal::rdps                  1375      2.93%     27.80% # number of callpals executed
system.cpu03.kern.callpal::rti                   2008      4.27%     32.07% # number of callpals executed
system.cpu03.kern.callpal::callsys               1184      2.52%     34.59% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.00%     34.60% # number of callpals executed
system.cpu03.kern.callpal::rdunique             30724     65.40%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                46976                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel            2154                       # number of protection mode switches
system.cpu03.kern.mode_switch::user              1971                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel              1971                      
system.cpu03.kern.mode_good::user                1971                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.915042                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.955636                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel       4535337500      0.68%      0.68% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user       661616188000     99.32%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                    146                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements         4555895                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         482.992888                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs         318638988                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs         4555895                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           69.939932                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data     0.013095                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   482.979793                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.000026                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.943320                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.943345                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          353                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::4           19                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses       651864739                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses      651864739                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data    256520110                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total     256520110                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data     61837783                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total     61837783                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data       122412                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total       122412                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data       114614                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total       114614                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data    318357893                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total      318357893                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data    318357893                       # number of overall hits
system.cpu03.dcache.overall_hits::total     318357893                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data      2652691                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total      2652691                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data      2266844                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total      2266844                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data         6019                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total         6019                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data        13060                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total        13060                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data      4919535                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total      4919535                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data      4919535                       # number of overall misses
system.cpu03.dcache.overall_misses::total      4919535                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data    259172801                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total    259172801                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data     64104627                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total     64104627                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data       128431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total       128431                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data       127674                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total       127674                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data    323277428                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total    323277428                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data    323277428                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total    323277428                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.010235                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.010235                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.035362                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.035362                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.046866                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.046866                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.102292                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.102292                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.015218                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.015218                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.015218                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.015218                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks      2625307                       # number of writebacks
system.cpu03.dcache.writebacks::total         2625307                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements          242411                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs        1030249613                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs          242411                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs         4250.011811                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst     0.217832                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst   511.782168                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.000425                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst     0.999575                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          333                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4          158                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses      2650031687                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses     2650031687                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst   1324652227                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total    1324652227                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst   1324652227                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total     1324652227                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst   1324652227                       # number of overall hits
system.cpu03.icache.overall_hits::total    1324652227                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst       242411                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total       242411                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst       242411                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total       242411                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst       242411                       # number of overall misses
system.cpu03.icache.overall_misses::total       242411                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst   1324894638                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total   1324894638                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst   1324894638                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total   1324894638                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst   1324894638                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total   1324894638                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.000183                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.000183                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks       242411                       # number of writebacks
system.cpu03.icache.writebacks::total          242411                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                    51055                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                   3736     28.37%     28.37% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                   680      5.16%     33.54% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                   128      0.97%     34.51% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                  8623     65.49%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total              13167                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                    3736     45.31%     45.31% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                    680      8.25%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                    128      1.55%     55.11% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                   3701     44.89%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                8245                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0           664191451500     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30              22850500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31             454857500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total       664702479500                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.429201                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.626187                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::1                        1     16.67%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::71                       1     16.67%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::73                       2     33.33%     66.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       2     33.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                    6                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  51      0.11%      0.11% # number of callpals executed
system.cpu04.kern.callpal::swpctx                 143      0.32%      0.43% # number of callpals executed
system.cpu04.kern.callpal::tbi                      1      0.00%      0.43% # number of callpals executed
system.cpu04.kern.callpal::swpipl               10855     24.21%     24.64% # number of callpals executed
system.cpu04.kern.callpal::rdps                  1363      3.04%     27.68% # number of callpals executed
system.cpu04.kern.callpal::rti                   1507      3.36%     31.05% # number of callpals executed
system.cpu04.kern.callpal::callsys                687      1.53%     32.58% # number of callpals executed
system.cpu04.kern.callpal::imb                      1      0.00%     32.58% # number of callpals executed
system.cpu04.kern.callpal::rdunique             30229     67.42%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                44837                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel            1650                       # number of protection mode switches
system.cpu04.kern.mode_switch::user              1455                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel              1455                      
system.cpu04.kern.mode_good::user                1455                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.881818                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.937198                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel       2202438500      0.34%      0.34% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user       650123112500     99.66%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                    143                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements         4694540                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         484.348247                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs         312921327                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs         4694540                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           66.656441                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   484.348247                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.945993                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.945993                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          418                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::4          404                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.816406                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses       640582001                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses      640582001                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data    252319989                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total     252319989                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data     60285375                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total     60285375                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data       118660                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total       118660                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data       112960                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total       112960                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data    312605364                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total      312605364                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data    312605364                       # number of overall hits
system.cpu04.dcache.overall_hits::total     312605364                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data      2333134                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total      2333134                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data      2659822                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total      2659822                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data         6646                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total         6646                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data        11659                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total        11659                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data      4992956                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total      4992956                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data      4992956                       # number of overall misses
system.cpu04.dcache.overall_misses::total      4992956                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data    254653123                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total    254653123                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data     62945197                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total     62945197                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data       125306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total       125306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data       124619                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total       124619                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data    317598320                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total    317598320                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data    317598320                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total    317598320                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.009162                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.009162                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.042256                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.042256                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.053038                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.053038                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.093557                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.093557                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.015721                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.015721                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.015721                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.015721                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks      3011855                       # number of writebacks
system.cpu04.dcache.writebacks::total         3011855                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements          232590                       # number of replacements
system.cpu04.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs        1025925441                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs          232590                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs         4410.875106                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst     0.000447                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.999553                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.000001                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999999                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses      2603661470                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses     2603661470                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst   1301481850                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total    1301481850                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst   1301481850                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total     1301481850                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst   1301481850                       # number of overall hits
system.cpu04.icache.overall_hits::total    1301481850                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst       232590                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total       232590                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst       232590                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total       232590                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst       232590                       # number of overall misses
system.cpu04.icache.overall_misses::total       232590                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst   1301714440                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total   1301714440                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst   1301714440                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total   1301714440                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst   1301714440                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total   1301714440                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.000179                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.000179                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks       232590                       # number of writebacks
system.cpu04.icache.writebacks::total          232590                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                     42                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                    50845                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                   3744     28.35%     28.35% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                   680      5.15%     33.50% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                   118      0.89%     34.40% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                  8663     65.60%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total              13205                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                    3744     45.35%     45.35% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                    680      8.24%     53.59% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                    118      1.43%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                   3714     44.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                8256                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0           664192047000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30              21149500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31             455990500      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total       664702507000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.428720                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.625218                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.syscall::1                        1     10.00%     10.00% # number of syscalls executed
system.cpu05.kern.syscall::17                       1     10.00%     20.00% # number of syscalls executed
system.cpu05.kern.syscall::71                       1     10.00%     30.00% # number of syscalls executed
system.cpu05.kern.syscall::73                       1     10.00%     40.00% # number of syscalls executed
system.cpu05.kern.syscall::74                       6     60.00%    100.00% # number of syscalls executed
system.cpu05.kern.syscall::total                   10                       # number of syscalls executed
system.cpu05.kern.callpal::wripir                 129      0.29%      0.29% # number of callpals executed
system.cpu05.kern.callpal::swpctx                 127      0.28%      0.57% # number of callpals executed
system.cpu05.kern.callpal::tbi                      1      0.00%      0.57% # number of callpals executed
system.cpu05.kern.callpal::swpipl               10836     24.07%     24.64% # number of callpals executed
system.cpu05.kern.callpal::rdps                  1373      3.05%     27.69% # number of callpals executed
system.cpu05.kern.callpal::rti                   1575      3.50%     31.19% # number of callpals executed
system.cpu05.kern.callpal::callsys                764      1.70%     32.88% # number of callpals executed
system.cpu05.kern.callpal::imb                      1      0.00%     32.89% # number of callpals executed
system.cpu05.kern.callpal::rdunique             30217     67.11%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                45023                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel            1702                       # number of protection mode switches
system.cpu05.kern.mode_switch::user              1526                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel              1526                      
system.cpu05.kern.mode_good::user                1526                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel     0.896592                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total     0.945477                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel      15080572000      2.27%      2.27% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user       650111048000     97.73%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu05.kern.swap_context                    127                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements         4779586                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         481.685511                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs         311368066                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs         4779586                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           65.145405                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   481.685511                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.940792                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.940792                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          428                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2          351                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3           62                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.835938                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses       640707243                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses      640707243                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data    252240388                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total     252240388                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data     60296290                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total     60296290                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data       118530                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total       118530                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data       113541                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total       113541                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data    312536678                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total      312536678                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data    312536678                       # number of overall hits
system.cpu05.dcache.overall_hits::total     312536678                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data      2416824                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total      2416824                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data      2663329                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total      2663329                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data         7034                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total         7034                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data        11318                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total        11318                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data      5080153                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total      5080153                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data      5080153                       # number of overall misses
system.cpu05.dcache.overall_misses::total      5080153                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data    254657212                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total    254657212                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data     62959619                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total     62959619                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data       125564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total       125564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data       124859                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total       124859                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data    317616831                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total    317616831                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data    317616831                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total    317616831                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.009490                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.009490                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.042302                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.042302                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.056019                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.056019                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.090646                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.090646                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.015995                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.015995                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.015995                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.015995                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks      3088369                       # number of writebacks
system.cpu05.dcache.writebacks::total         3088369                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements          234768                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs        1091607950                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs          234768                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs         4649.730585                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst     3.195751                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst   508.804249                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.006242                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst     0.993758                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          336                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses      2603754466                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses     2603754466                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst   1301525081                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total    1301525081                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst   1301525081                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total     1301525081                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst   1301525081                       # number of overall hits
system.cpu05.icache.overall_hits::total    1301525081                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst       234768                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total       234768                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst       234768                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total       234768                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst       234768                       # number of overall misses
system.cpu05.icache.overall_misses::total       234768                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst   1301759849                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total   1301759849                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst   1301759849                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total   1301759849                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst   1301759849                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total   1301759849                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.000180                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.000180                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks       234768                       # number of writebacks
system.cpu05.icache.writebacks::total          234768                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                     46                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                    50596                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                   3680     28.25%     28.25% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                   680      5.22%     33.47% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                   110      0.84%     34.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                  8556     65.68%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total              13026                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                    3680     45.33%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                    680      8.38%     53.70% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                    110      1.35%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                   3649     44.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                8119                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0           664228586000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30              20125500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31             420503000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total       664702534500                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.426484                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.623292                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.syscall::1                        1     12.50%     12.50% # number of syscalls executed
system.cpu06.kern.syscall::74                       7     87.50%    100.00% # number of syscalls executed
system.cpu06.kern.syscall::total                    8                       # number of syscalls executed
system.cpu06.kern.callpal::wripir                 105      0.23%      0.23% # number of callpals executed
system.cpu06.kern.callpal::swpctx                 104      0.23%      0.47% # number of callpals executed
system.cpu06.kern.callpal::swpipl               10702     23.91%     24.37% # number of callpals executed
system.cpu06.kern.callpal::rdps                  1367      3.05%     27.43% # number of callpals executed
system.cpu06.kern.callpal::rti                   1535      3.43%     30.86% # number of callpals executed
system.cpu06.kern.callpal::callsys                731      1.63%     32.49% # number of callpals executed
system.cpu06.kern.callpal::rdunique             30222     67.51%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                44766                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel            1639                       # number of protection mode switches
system.cpu06.kern.mode_switch::user              1488                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel              1488                      
system.cpu06.kern.mode_good::user                1488                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel     0.907871                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total     0.951711                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel      14782238000      2.22%      2.22% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user       650117804000     97.78%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu06.kern.swap_context                    104                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements         5113362                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         466.990043                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs         311476561                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs         5113362                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           60.914240                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   466.990043                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.912090                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.912090                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          411                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2          310                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4           73                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.802734                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses       641002060                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses      641002060                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data    252150919                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total     252150919                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data     60008840                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total     60008840                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data       119402                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total       119402                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data       113851                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total       113851                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data    312159759                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total      312159759                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data    312159759                       # number of overall hits
system.cpu06.dcache.overall_hits::total     312159759                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data      2486539                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total      2486539                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data      2942448                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total      2942448                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data         5906                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total         5906                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data        10748                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total        10748                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data      5428987                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total      5428987                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data      5428987                       # number of overall misses
system.cpu06.dcache.overall_misses::total      5428987                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data    254637458                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total    254637458                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data     62951288                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total     62951288                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data       125308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total       125308                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data       124599                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total       124599                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data    317588746                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total    317588746                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data    317588746                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total    317588746                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.009765                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.009765                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.046742                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.046742                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.047132                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.047132                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.086261                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.086261                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.017094                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.017094                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.017094                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.017094                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks      3349826                       # number of writebacks
system.cpu06.dcache.writebacks::total         3349826                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements          232976                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs        1079687436                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs          232976                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs         4634.329012                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          299                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses      2603510156                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses     2603510156                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst   1301405614                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total    1301405614                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst   1301405614                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total     1301405614                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst   1301405614                       # number of overall hits
system.cpu06.icache.overall_hits::total    1301405614                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst       232976                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total       232976                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst       232976                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total       232976                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst       232976                       # number of overall misses
system.cpu06.icache.overall_misses::total       232976                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst   1301638590                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total   1301638590                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst   1301638590                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total   1301638590                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst   1301638590                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total   1301638590                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.000179                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.000179                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks       232976                       # number of writebacks
system.cpu06.icache.writebacks::total          232976                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                     44                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                    50203                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                   3701     28.29%     28.29% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                   680      5.20%     33.49% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                   108      0.83%     34.32% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                  8592     65.68%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total              13081                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                    3701     45.36%     45.36% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                    680      8.33%     53.70% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                    108      1.32%     55.02% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                   3670     44.98%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                8159                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0           664228811500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30              20055500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31             420375000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total       664702562000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.427142                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.623729                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu07.kern.syscall::74                       6     85.71%    100.00% # number of syscalls executed
system.cpu07.kern.syscall::total                    7                       # number of syscalls executed
system.cpu07.kern.callpal::wripir                  90      0.20%      0.20% # number of callpals executed
system.cpu07.kern.callpal::swpctx                  99      0.22%      0.42% # number of callpals executed
system.cpu07.kern.callpal::tbi                      1      0.00%      0.42% # number of callpals executed
system.cpu07.kern.callpal::swpipl               10687     23.82%     24.24% # number of callpals executed
system.cpu07.kern.callpal::rdps                  1371      3.06%     27.29% # number of callpals executed
system.cpu07.kern.callpal::rti                   1606      3.58%     30.87% # number of callpals executed
system.cpu07.kern.callpal::callsys                806      1.80%     32.67% # number of callpals executed
system.cpu07.kern.callpal::imb                      1      0.00%     32.67% # number of callpals executed
system.cpu07.kern.callpal::rdunique             30213     67.33%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                44874                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel            1705                       # number of protection mode switches
system.cpu07.kern.mode_switch::user              1561                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel              1561                      
system.cpu07.kern.mode_good::user                1561                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel     0.915543                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total     0.955909                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel      15106618500      2.27%      2.27% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user       650201910500     97.73%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu07.kern.swap_context                     99                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements         4066545                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         499.859256                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs         313082114                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs         4066545                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           76.989708                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   499.859256                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.976288                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.976288                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           32                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses       639978908                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses      639978908                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data    252361661                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total     252361661                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data     60828378                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total     60828378                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data       119008                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total       119008                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data       112044                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total       112044                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data    313190039                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total      313190039                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data    313190039                       # number of overall hits
system.cpu07.dcache.overall_hits::total     313190039                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data      2283407                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total      2283407                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data      2121452                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total      2121452                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data         6291                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total         6291                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data        12538                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total        12538                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data      4404859                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total      4404859                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data      4404859                       # number of overall misses
system.cpu07.dcache.overall_misses::total      4404859                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data    254645068                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total    254645068                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data     62949830                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total     62949830                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data       125299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total       125299                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data       124582                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total       124582                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data    317594898                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total    317594898                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data    317594898                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total    317594898                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.008967                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.008967                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.033701                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.033701                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.050208                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.050208                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.100641                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.100641                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.013869                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.013869                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.013869                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.013869                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks      2328471                       # number of writebacks
system.cpu07.dcache.writebacks::total         2328471                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements          231249                       # number of replacements
system.cpu07.icache.tags.tagsinuse         511.998058                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs        1087311785                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs          231249                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs         4701.909133                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle    2268991018000                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    10.479790                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst   501.518268                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.020468                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.979528                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          193                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses      2603899385                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses     2603899385                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst   1301602810                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total    1301602810                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst   1301602810                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total     1301602810                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst   1301602810                       # number of overall hits
system.cpu07.icache.overall_hits::total    1301602810                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst       231255                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total       231255                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst       231255                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total       231255                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst       231255                       # number of overall misses
system.cpu07.icache.overall_misses::total       231255                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst   1301834065                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total   1301834065                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst   1301834065                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total   1301834065                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst   1301834065                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total   1301834065                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.000178                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.000178                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks       231249                       # number of writebacks
system.cpu07.icache.writebacks::total          231249                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                    50100                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                   3619     28.00%     28.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                   680      5.26%     33.26% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                   113      0.87%     34.14% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                  8512     65.86%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total              12924                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                    3619     45.24%     45.24% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                    680      8.50%     53.74% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                    113      1.41%     55.15% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                   3588     44.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                8000                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0           664230334000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30              20941000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31             417994500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total       664702589500                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.421523                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.619003                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.syscall::1                        1     50.00%     50.00% # number of syscalls executed
system.cpu08.kern.syscall::74                       1     50.00%    100.00% # number of syscalls executed
system.cpu08.kern.syscall::total                    2                       # number of syscalls executed
system.cpu08.kern.callpal::wripir                  16      0.04%      0.04% # number of callpals executed
system.cpu08.kern.callpal::swpctx                  98      0.22%      0.26% # number of callpals executed
system.cpu08.kern.callpal::swpipl               10612     23.83%     24.09% # number of callpals executed
system.cpu08.kern.callpal::rdps                  1366      3.07%     27.15% # number of callpals executed
system.cpu08.kern.callpal::rti                   1519      3.41%     30.56% # number of callpals executed
system.cpu08.kern.callpal::callsys                718      1.61%     32.18% # number of callpals executed
system.cpu08.kern.callpal::rdunique             30203     67.82%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                44532                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel            1617                       # number of protection mode switches
system.cpu08.kern.mode_switch::user              1474                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel              1474                      
system.cpu08.kern.mode_good::user                1474                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel     0.911565                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total     0.953737                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel      14771870000      2.22%      2.22% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user       650207423000     97.78%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu08.kern.swap_context                     98                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements         4432769                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         501.298917                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs         311869890                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs         4432769                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           70.355548                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   501.298917                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.979099                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.979099                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2          380                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           58                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses       640345531                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses      640345531                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data    252306723                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total     252306723                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data     60528363                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total     60528363                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data       118920                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total       118920                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data       112171                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total       112171                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data    312835086                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total      312835086                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data    312835086                       # number of overall hits
system.cpu08.dcache.overall_hits::total     312835086                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data      2346949                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total      2346949                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data      2418901                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total      2418901                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data         6232                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total         6232                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data        12335                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total        12335                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data      4765850                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total      4765850                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data      4765850                       # number of overall misses
system.cpu08.dcache.overall_misses::total      4765850                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data    254653672                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total    254653672                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data     62947264                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total     62947264                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data       125152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total       125152                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data       124506                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total       124506                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data    317600936                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total    317600936                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data    317600936                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total    317600936                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.009216                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.009216                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.038427                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.038427                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.049795                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.049795                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.099072                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.099072                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.015006                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.015006                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.015006                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.015006                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks      2743000                       # number of writebacks
system.cpu08.dcache.writebacks::total         2743000                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements          233747                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs        1070682499                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs          233747                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs         4580.518676                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          293                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3           23                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          196                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses      2603869597                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses     2603869597                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst   1301584178                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total    1301584178                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst   1301584178                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total     1301584178                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst   1301584178                       # number of overall hits
system.cpu08.icache.overall_hits::total    1301584178                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst       233747                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total       233747                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst       233747                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total       233747                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst       233747                       # number of overall misses
system.cpu08.icache.overall_misses::total       233747                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst   1301817925                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total   1301817925                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst   1301817925                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total   1301817925                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst   1301817925                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total   1301817925                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.000180                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.000180                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.000180                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks       233747                       # number of writebacks
system.cpu08.icache.writebacks::total          233747                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                     45                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                    49540                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                   3451     27.46%     27.46% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                   680      5.41%     32.87% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                   109      0.87%     33.74% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                  8326     66.26%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total              12566                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                    3451     45.05%     45.05% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                    680      8.88%     53.93% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                    109      1.42%     55.35% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                   3420     44.65%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                7660                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0           664241415000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22              33320000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30              20172500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31             407709500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total       664702617000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.410761                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.609581                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.syscall::1                        1     20.00%     20.00% # number of syscalls executed
system.cpu09.kern.syscall::74                       4     80.00%    100.00% # number of syscalls executed
system.cpu09.kern.syscall::total                    5                       # number of syscalls executed
system.cpu09.kern.callpal::wripir                  60      0.14%      0.14% # number of callpals executed
system.cpu09.kern.callpal::swpctx                  92      0.21%      0.35% # number of callpals executed
system.cpu09.kern.callpal::tbi                      1      0.00%      0.35% # number of callpals executed
system.cpu09.kern.callpal::swpipl               10430     23.68%     24.03% # number of callpals executed
system.cpu09.kern.callpal::rdps                  1364      3.10%     27.12% # number of callpals executed
system.cpu09.kern.callpal::rti                   1347      3.06%     30.18% # number of callpals executed
system.cpu09.kern.callpal::callsys                546      1.24%     31.42% # number of callpals executed
system.cpu09.kern.callpal::imb                      1      0.00%     31.42% # number of callpals executed
system.cpu09.kern.callpal::rdunique             30206     68.58%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                44047                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel            1439                       # number of protection mode switches
system.cpu09.kern.mode_switch::user              1302                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel              1302                      
system.cpu09.kern.mode_good::user                1302                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel     0.904795                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total     0.950018                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel       1489260500      0.23%      0.23% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user       650110034000     99.77%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu09.kern.swap_context                     92                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements         4168131                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         484.370775                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs         313329496                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs         4168131                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           75.172660                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   484.370775                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.946037                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.946037                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          405                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          393                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.791016                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses       639891834                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses      639891834                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data    252347156                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total     252347156                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data     60725386                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total     60725386                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data       119416                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total       119416                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data       113925                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total       113925                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data    313072542                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total      313072542                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data    313072542                       # number of overall hits
system.cpu09.dcache.overall_hits::total     313072542                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data      2254474                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total      2254474                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data      2196588                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total      2196588                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data         5272                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total         5272                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data        10164                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total        10164                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data      4451062                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total      4451062                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data      4451062                       # number of overall misses
system.cpu09.dcache.overall_misses::total      4451062                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data    254601630                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total    254601630                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data     62921974                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total     62921974                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data       124688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total       124688                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data       124089                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total       124089                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data    317523604                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total    317523604                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data    317523604                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total    317523604                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.008855                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.008855                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.034910                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.034910                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.042282                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.042282                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.081909                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.081909                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.014018                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.014018                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.014018                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.014018                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks      2422126                       # number of writebacks
system.cpu09.dcache.writebacks::total         2422126                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements          226359                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs        1120379599                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs          226359                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs         4949.569485                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst     4.745557                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst   507.254443                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.009269                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.990731                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2           21                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses      2603258521                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses     2603258521                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst   1301289722                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total    1301289722                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst   1301289722                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total     1301289722                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst   1301289722                       # number of overall hits
system.cpu09.icache.overall_hits::total    1301289722                       # number of overall hits
system.cpu09.icache.ReadReq_misses::switch_cpus09.inst       226359                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total       226359                       # number of ReadReq misses
system.cpu09.icache.demand_misses::switch_cpus09.inst       226359                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total       226359                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::switch_cpus09.inst       226359                       # number of overall misses
system.cpu09.icache.overall_misses::total       226359                       # number of overall misses
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst   1301516081                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total   1301516081                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst   1301516081                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total   1301516081                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst   1301516081                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total   1301516081                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::switch_cpus09.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.000174                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::switch_cpus09.inst     0.000174                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.000174                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::switch_cpus09.inst     0.000174                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.000174                       # miss rate for overall accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks       226359                       # number of writebacks
system.cpu09.icache.writebacks::total          226359                       # number of writebacks
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                     51                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                    50894                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                   3877     28.84%     28.84% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                   680      5.06%     33.89% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                   112      0.83%     34.73% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                  8776     65.27%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total              13445                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                    3877     45.56%     45.56% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                    680      7.99%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                    112      1.32%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                   3840     45.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                8509                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0           664207307500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30              20278000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31             441739000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total       664702644500                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.437557                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.632875                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.syscall::1                        1     12.50%     12.50% # number of syscalls executed
system.cpu10.kern.syscall::74                       7     87.50%    100.00% # number of syscalls executed
system.cpu10.kern.syscall::total                    8                       # number of syscalls executed
system.cpu10.kern.callpal::wripir                 109      0.24%      0.24% # number of callpals executed
system.cpu10.kern.callpal::swpctx                 105      0.23%      0.47% # number of callpals executed
system.cpu10.kern.callpal::swpipl               10883     23.97%     24.44% # number of callpals executed
system.cpu10.kern.callpal::rdps                  1371      3.02%     27.46% # number of callpals executed
system.cpu10.kern.callpal::rti                   1771      3.90%     31.36% # number of callpals executed
system.cpu10.kern.callpal::callsys                966      2.13%     33.49% # number of callpals executed
system.cpu10.kern.callpal::rdunique             30200     66.51%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                45405                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel            1876                       # number of protection mode switches
system.cpu10.kern.mode_switch::user              1719                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel              1719                      
system.cpu10.kern.mode_good::user                1719                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel     0.916311                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total     0.956328                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel     2282895248500     77.83%     77.83% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user       650139612000     22.17%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu10.kern.swap_context                    105                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements         4645562                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         487.596217                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs         313069707                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs         4645562                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           67.391137                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle    2282251878500                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data     0.646395                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   486.949822                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.001262                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.951074                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.952336                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2          370                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           54                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses       640645731                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses      640645731                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data    252273768                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total     252273768                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data     60378938                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total     60378938                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data       119295                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total       119295                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data       112790                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total       112790                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data    312652706                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total      312652706                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data    312652706                       # number of overall hits
system.cpu10.dcache.overall_hits::total     312652706                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data      2396444                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total      2396444                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data      2587556                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total      2587556                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data         6536                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total         6536                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data        12270                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total        12270                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data      4984000                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total      4984000                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data      4984000                       # number of overall misses
system.cpu10.dcache.overall_misses::total      4984000                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data    254670212                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total    254670212                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data     62966494                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total     62966494                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data       125831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total       125831                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data       125060                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total       125060                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data    317636706                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total    317636706                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data    317636706                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total    317636706                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.009410                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.009410                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.041094                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.041094                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.051943                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.051943                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.098113                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.098113                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.015691                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.015691                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.015691                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.015691                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks      2927986                       # number of writebacks
system.cpu10.dcache.writebacks::total         2927986                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements          238324                       # number of replacements
system.cpu10.icache.tags.tagsinuse         508.222910                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs        1051673510                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs          238324                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs         4412.788934                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    47.784275                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst   460.438634                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.093329                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.899294                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.992623                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          291                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          195                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses      2603866658                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses     2603866658                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst   1301575714                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total    1301575714                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst   1301575714                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total     1301575714                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst   1301575714                       # number of overall hits
system.cpu10.icache.overall_hits::total    1301575714                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst       238410                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total       238410                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst       238410                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total       238410                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst       238410                       # number of overall misses
system.cpu10.icache.overall_misses::total       238410                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst   1301814124                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total   1301814124                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst   1301814124                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total   1301814124                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst   1301814124                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total   1301814124                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.000183                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.000183                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks       238324                       # number of writebacks
system.cpu10.icache.writebacks::total          238324                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                     53                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                    50619                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                   3781     28.56%     28.56% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                   680      5.14%     33.69% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                   110      0.83%     34.52% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                  8669     65.48%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total              13240                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                    3781     45.48%     45.48% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                    680      8.18%     53.66% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                    110      1.32%     54.99% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                   3742     45.01%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                8313                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0           664218896000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30              20213000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31             430243000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total       664702672000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.431653                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.627870                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.syscall::1                        1     14.29%     14.29% # number of syscalls executed
system.cpu11.kern.syscall::74                       6     85.71%    100.00% # number of syscalls executed
system.cpu11.kern.syscall::total                    7                       # number of syscalls executed
system.cpu11.kern.callpal::wripir                  92      0.20%      0.20% # number of callpals executed
system.cpu11.kern.callpal::swpctx                  99      0.22%      0.42% # number of callpals executed
system.cpu11.kern.callpal::swpipl               10759     23.85%     24.28% # number of callpals executed
system.cpu11.kern.callpal::rdps                  1371      3.04%     27.32% # number of callpals executed
system.cpu11.kern.callpal::rti                   1691      3.75%     31.07% # number of callpals executed
system.cpu11.kern.callpal::callsys                890      1.97%     33.04% # number of callpals executed
system.cpu11.kern.callpal::rdunique             30202     66.96%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                45104                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel            1790                       # number of protection mode switches
system.cpu11.kern.mode_switch::user              1637                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel              1637                      
system.cpu11.kern.mode_good::user                1637                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel     0.914525                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total     0.955355                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel     2282890583500     77.83%     77.83% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user       650179576000     22.17%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu11.kern.swap_context                     99                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements         4483796                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         482.134000                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs         313844761                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs         4483796                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           69.995326                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle    2282345882000                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data     0.609327                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   481.524673                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.001190                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.940478                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.941668                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2          364                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3           98                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses       640432828                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses      640432828                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data    252291021                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total     252291021                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data     60495440                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total     60495440                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data       119819                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total       119819                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data       112680                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total       112680                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data    312786461                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total      312786461                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data    312786461                       # number of overall hits
system.cpu11.dcache.overall_hits::total     312786461                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data      2364925                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total      2364925                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data      2459385                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total      2459385                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data         5808                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total         5808                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data        12209                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total        12209                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data      4824310                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total      4824310                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data      4824310                       # number of overall misses
system.cpu11.dcache.overall_misses::total      4824310                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data    254655946                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total    254655946                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data     62954825                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total     62954825                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data       125627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total       125627                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data       124889                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total       124889                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data    317610771                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total    317610771                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data    317610771                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total    317610771                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.009287                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.009287                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.039066                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.039066                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.046232                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.046232                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.097759                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.097759                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.015189                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.015189                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.015189                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.015189                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks      2698097                       # number of writebacks
system.cpu11.dcache.writebacks::total         2698097                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements          237138                       # number of replacements
system.cpu11.icache.tags.tagsinuse         507.621906                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs        1057285388                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs          237138                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs         4458.523678                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    53.869633                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst   453.752273                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.105214                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.886235                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.991449                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          289                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses      2603949940                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses     2603949940                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst   1301619134                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total    1301619134                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst   1301619134                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total     1301619134                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst   1301619134                       # number of overall hits
system.cpu11.icache.overall_hits::total    1301619134                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst       237224                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total       237224                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst       237224                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total       237224                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst       237224                       # number of overall misses
system.cpu11.icache.overall_misses::total       237224                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst   1301856358                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total   1301856358                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst   1301856358                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total   1301856358                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst   1301856358                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total   1301856358                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.000182                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.000182                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.000182                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.000182                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.000182                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.000182                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks       237138                       # number of writebacks
system.cpu11.icache.writebacks::total          237138                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                     46                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                    49928                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                   3680     28.21%     28.21% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                   680      5.21%     33.43% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                   111      0.85%     34.28% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                  8572     65.72%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total              13043                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                    3680     45.34%     45.34% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                    680      8.38%     53.71% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                    111      1.37%     55.08% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                   3646     44.92%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                8117                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0           664227341500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30              20324000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31             421714000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total       664702699500                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.425338                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.622326                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.syscall::1                        1     33.33%     33.33% # number of syscalls executed
system.cpu12.kern.syscall::74                       2     66.67%    100.00% # number of syscalls executed
system.cpu12.kern.syscall::total                    3                       # number of syscalls executed
system.cpu12.kern.callpal::wripir                  32      0.07%      0.07% # number of callpals executed
system.cpu12.kern.callpal::swpctx                  87      0.19%      0.27% # number of callpals executed
system.cpu12.kern.callpal::swpipl               10643     23.79%     24.06% # number of callpals executed
system.cpu12.kern.callpal::rdps                  1367      3.06%     27.12% # number of callpals executed
system.cpu12.kern.callpal::rti                   1609      3.60%     30.71% # number of callpals executed
system.cpu12.kern.callpal::callsys                809      1.81%     32.52% # number of callpals executed
system.cpu12.kern.callpal::rdunique             30184     67.48%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                44731                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel            1696                       # number of protection mode switches
system.cpu12.kern.mode_switch::user              1561                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel              1561                      
system.cpu12.kern.mode_good::user                1561                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel     0.920401                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total     0.958551                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel     2282940281000     77.83%     77.83% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user       650235758500     22.17%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu12.kern.swap_context                     87                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements         4575894                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         472.243012                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs         313892001                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs         4575894                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           68.596869                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle    2310535401500                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data     7.447226                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   464.795786                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.014545                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.907804                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.922350                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          472                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          392                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3           54                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses       640583040                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses      640583040                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data    252234968                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total     252234968                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data     60457613                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total     60457613                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data       119034                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total       119034                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data       111633                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total       111633                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data    312692581                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total      312692581                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data    312692581                       # number of overall hits
system.cpu12.dcache.overall_hits::total     312692581                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data      2433082                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total      2433082                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data      2507685                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total      2507685                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data         6133                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total         6133                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data        12874                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total        12874                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data      4940767                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total      4940767                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data      4940767                       # number of overall misses
system.cpu12.dcache.overall_misses::total      4940767                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data    254668050                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total    254668050                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data     62965298                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total     62965298                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data       125167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total       125167                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data       124507                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total       124507                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data    317633348                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total    317633348                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data    317633348                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total    317633348                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.009554                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.009554                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.039826                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.039826                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.048999                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.048999                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.103400                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.103400                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.015555                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.015555                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.015555                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.015555                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks      2812505                       # number of writebacks
system.cpu12.dcache.writebacks::total         2812505                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements          232067                       # number of replacements
system.cpu12.icache.tags.tagsinuse         506.467858                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs        1063513837                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs          232067                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs         4582.787889                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    57.017342                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst   449.450516                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.111362                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.877833                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.989195                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          311                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          155                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses      2604010647                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses     2604010647                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst   1301657094                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total    1301657094                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst   1301657094                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total     1301657094                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst   1301657094                       # number of overall hits
system.cpu12.icache.overall_hits::total    1301657094                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst       232153                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total       232153                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst       232153                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total       232153                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst       232153                       # number of overall misses
system.cpu12.icache.overall_misses::total       232153                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst   1301889247                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total   1301889247                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst   1301889247                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total   1301889247                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst   1301889247                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total   1301889247                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.000178                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.000178                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks       232067                       # number of writebacks
system.cpu12.icache.writebacks::total          232067                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                     53                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                    46951                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                   3512     27.64%     27.64% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                   680      5.35%     33.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                   109      0.86%     33.86% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                  8403     66.14%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total              12704                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                    3512     45.18%     45.18% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                    680      8.75%     53.92% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                    109      1.40%     55.33% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                   3473     44.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                7774                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0           664226385000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30              17895000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31             425127000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total       664702727000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.413305                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.611933                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.syscall::1                        1     20.00%     20.00% # number of syscalls executed
system.cpu13.kern.syscall::74                       4     80.00%    100.00% # number of syscalls executed
system.cpu13.kern.syscall::total                    5                       # number of syscalls executed
system.cpu13.kern.callpal::wripir                  63      0.14%      0.14% # number of callpals executed
system.cpu13.kern.callpal::swpctx                  18      0.04%      0.18% # number of callpals executed
system.cpu13.kern.callpal::swpipl               10481     23.73%     23.91% # number of callpals executed
system.cpu13.kern.callpal::rdps                  1368      3.10%     27.01% # number of callpals executed
system.cpu13.kern.callpal::rti                   1434      3.25%     30.26% # number of callpals executed
system.cpu13.kern.callpal::callsys                632      1.43%     31.69% # number of callpals executed
system.cpu13.kern.callpal::rdunique             30172     68.31%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                44168                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel            1452                       # number of protection mode switches
system.cpu13.kern.mode_switch::user              1381                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel              1381                      
system.cpu13.kern.mode_good::user                1381                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel     0.951102                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total     0.974938                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel     2282942669000     77.83%     77.83% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user       650170954000     22.17%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu13.kern.swap_context                     18                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements         4466001                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         500.169553                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs         314016403                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs         4466001                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           70.312658                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle    2283203397500                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     7.584873                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   492.584680                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.014814                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.962079                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.976894                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          467                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2          413                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.912109                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses       640414868                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses      640414868                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data    252317321                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total     252317321                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data     60511377                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total     60511377                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data       119667                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total       119667                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data       112768                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total       112768                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data    312828698                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total      312828698                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data    312828698                       # number of overall hits
system.cpu13.dcache.overall_hits::total     312828698                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data      2349217                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total      2349217                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data      2441645                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total      2441645                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data         5335                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total         5335                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data        11575                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total        11575                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data      4790862                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total      4790862                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data      4790862                       # number of overall misses
system.cpu13.dcache.overall_misses::total      4790862                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data    254666538                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total    254666538                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data     62953022                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total     62953022                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data       125002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total       125002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data       124343                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total       124343                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data    317619560                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total    317619560                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data    317619560                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total    317619560                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.009225                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.009225                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.038785                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.038785                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.042679                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.042679                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.093089                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.093089                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.015084                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.015084                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.015084                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.015084                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks      2721637                       # number of writebacks
system.cpu13.dcache.writebacks::total         2721637                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements          232317                       # number of replacements
system.cpu13.icache.tags.tagsinuse         506.460412                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs        1082943926                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs          232317                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs         4661.492383                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    60.929211                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst   445.531200                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.119002                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.870178                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.989180                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          302                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses      2603714929                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses     2603714929                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst   1301508860                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total    1301508860                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst   1301508860                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total     1301508860                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst   1301508860                       # number of overall hits
system.cpu13.icache.overall_hits::total    1301508860                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst       232403                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total       232403                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst       232403                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total       232403                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst       232403                       # number of overall misses
system.cpu13.icache.overall_misses::total       232403                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst   1301741263                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total   1301741263                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst   1301741263                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total   1301741263                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst   1301741263                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total   1301741263                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.000179                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.000179                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.000179                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.000179                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.000179                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.000179                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks       232317                       # number of writebacks
system.cpu13.icache.writebacks::total          232317                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                     51                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                    50557                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                   3806     28.58%     28.58% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                   680      5.11%     33.68% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                   116      0.87%     34.55% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                  8716     65.45%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total              13318                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                    3806     45.44%     45.44% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                    680      8.12%     53.56% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                    116      1.38%     54.94% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                   3774     45.06%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                8376                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0           664212550000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30              20586500      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31             436298000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total       664702754500                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.432997                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.628923                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.syscall::1                        1     20.00%     20.00% # number of syscalls executed
system.cpu14.kern.syscall::17                       1     20.00%     40.00% # number of syscalls executed
system.cpu14.kern.syscall::74                       3     60.00%    100.00% # number of syscalls executed
system.cpu14.kern.syscall::total                    5                       # number of syscalls executed
system.cpu14.kern.callpal::wripir                  50      0.11%      0.11% # number of callpals executed
system.cpu14.kern.callpal::swpctx                  95      0.21%      0.32% # number of callpals executed
system.cpu14.kern.callpal::swpipl               10817     23.97%     24.29% # number of callpals executed
system.cpu14.kern.callpal::rdps                  1367      3.03%     27.32% # number of callpals executed
system.cpu14.kern.callpal::rti                   1710      3.79%     31.11% # number of callpals executed
system.cpu14.kern.callpal::callsys                907      2.01%     33.12% # number of callpals executed
system.cpu14.kern.callpal::rdunique             30184     66.88%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                45130                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel            1805                       # number of protection mode switches
system.cpu14.kern.mode_switch::user              1659                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel              1659                      
system.cpu14.kern.mode_good::user                1659                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel     0.919114                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total     0.957852                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel     2282946166000     77.83%     77.83% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user       650163723500     22.17%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu14.kern.swap_context                     95                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements         4520234                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         483.330609                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs         314016023                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs         4520234                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           69.468975                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle    2282369897000                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     7.417490                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   475.913120                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.014487                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.929518                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.944005                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2          412                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses       640474311                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses      640474311                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data    252251726                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total     252251726                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data     60501876                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total     60501876                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data       118974                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total       118974                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data       111928                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total       111928                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data    312753602                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total      312753602                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data    312753602                       # number of overall hits
system.cpu14.dcache.overall_hits::total     312753602                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data      2406399                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total      2406399                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data      2456722                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total      2456722                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data         6617                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total         6617                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data        12966                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total        12966                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data      4863121                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total      4863121                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data      4863121                       # number of overall misses
system.cpu14.dcache.overall_misses::total      4863121                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data    254658125                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total    254658125                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data     62958598                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total     62958598                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data       125591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total       125591                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data       124894                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total       124894                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data    317616723                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total    317616723                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data    317616723                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total    317616723                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.009450                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.009450                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.039021                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.039021                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.052687                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.052687                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.103816                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.103816                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.015311                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.015311                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.015311                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.015311                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks      2770717                       # number of writebacks
system.cpu14.dcache.writebacks::total         2770717                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements          238688                       # number of replacements
system.cpu14.icache.tags.tagsinuse         506.533188                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs        1072735178                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs          238688                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs         4494.298741                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    50.683211                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst   455.849977                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.098991                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.890332                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.989323                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          331                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses      2603895084                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses     2603895084                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst   1301589381                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total    1301589381                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst   1301589381                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total     1301589381                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst   1301589381                       # number of overall hits
system.cpu14.icache.overall_hits::total    1301589381                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst       238774                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total       238774                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst       238774                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total       238774                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst       238774                       # number of overall misses
system.cpu14.icache.overall_misses::total       238774                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst   1301828155                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total   1301828155                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst   1301828155                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total   1301828155                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst   1301828155                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total   1301828155                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.000183                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.000183                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.000183                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.000183                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.000183                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.000183                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks       238688                       # number of writebacks
system.cpu14.icache.writebacks::total          238688                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                     63                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                    49974                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                   3721     27.92%     27.92% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                   680      5.10%     33.02% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                   194      1.46%     34.48% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                  8732     65.52%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total              13327                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                    3721     44.48%     44.48% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                    680      8.13%     52.61% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                    194      2.32%     54.93% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                   3770     45.07%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                8365                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0           664223140000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22              33320000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30              22584000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31             423783000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total       664702827000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.431745                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.627673                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.syscall::1                        1     16.67%     16.67% # number of syscalls executed
system.cpu15.kern.syscall::74                       5     83.33%    100.00% # number of syscalls executed
system.cpu15.kern.syscall::total                    6                       # number of syscalls executed
system.cpu15.kern.callpal::wripir                  76      0.17%      0.17% # number of callpals executed
system.cpu15.kern.callpal::swpctx                  93      0.21%      0.38% # number of callpals executed
system.cpu15.kern.callpal::swpipl               11072     24.93%     25.31% # number of callpals executed
system.cpu15.kern.callpal::rdps                  1368      3.08%     28.39% # number of callpals executed
system.cpu15.kern.callpal::rti                   1467      3.30%     31.69% # number of callpals executed
system.cpu15.kern.callpal::callsys                667      1.50%     33.19% # number of callpals executed
system.cpu15.kern.callpal::rdunique             29676     66.81%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                44419                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel            1560                       # number of protection mode switches
system.cpu15.kern.mode_switch::user              1404                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel              1404                      
system.cpu15.kern.mode_good::user                1404                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel     0.900000                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total     0.947368                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel     2280941210000     78.12%     78.12% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user       638671886500     21.88%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu15.kern.swap_context                     93                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements         4543832                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         479.476003                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs         308073443                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs         4543832                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           67.800359                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle    2281250438500                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.184946                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   472.291056                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.014033                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.922443                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.936477                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          447                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.873047                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses       629213026                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses      629213026                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data    247844464                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total     247844464                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data     59318604                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total     59318604                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data       116735                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total       116735                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data       111403                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total       111403                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data    307163068                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total      307163068                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data    307163068                       # number of overall hits
system.cpu15.dcache.overall_hits::total     307163068                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data      2322144                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total      2322144                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data      2511586                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total      2511586                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data         6176                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total         6176                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data        10969                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total        10969                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data      4833730                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total      4833730                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data      4833730                       # number of overall misses
system.cpu15.dcache.overall_misses::total      4833730                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data    250166608                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total    250166608                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data     61830190                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total     61830190                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data       122911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total       122911                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data       122372                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total       122372                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data    311996798                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total    311996798                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data    311996798                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total    311996798                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.009282                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.009282                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.040621                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.040621                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.050248                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.050248                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.089637                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.089637                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.015493                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.015493                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.015493                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.015493                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks      2813902                       # number of writebacks
system.cpu15.dcache.writebacks::total         2813902                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements          227399                       # number of replacements
system.cpu15.icache.tags.tagsinuse         505.340706                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs        1119514835                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs          227399                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs         4923.129983                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    60.485259                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst   444.855446                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.118135                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.868858                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.986994                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          483                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses      2557731611                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses     2557731611                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst   1278524587                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total    1278524587                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst   1278524587                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total     1278524587                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst   1278524587                       # number of overall hits
system.cpu15.icache.overall_hits::total    1278524587                       # number of overall hits
system.cpu15.icache.ReadReq_misses::switch_cpus15.inst       227479                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total       227479                       # number of ReadReq misses
system.cpu15.icache.demand_misses::switch_cpus15.inst       227479                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total       227479                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::switch_cpus15.inst       227479                       # number of overall misses
system.cpu15.icache.overall_misses::total       227479                       # number of overall misses
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst   1278752066                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total   1278752066                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst   1278752066                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total   1278752066                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst   1278752066                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total   1278752066                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::switch_cpus15.inst     0.000178                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.000178                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::switch_cpus15.inst     0.000178                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.000178                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::switch_cpus15.inst     0.000178                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.000178                       # miss rate for overall accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks       227399                       # number of writebacks
system.cpu15.icache.writebacks::total          227399                       # number of writebacks
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  260                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 260                       # Transaction distribution
system.iobus.trans_dist::WriteReq               15004                       # Transaction distribution
system.iobus.trans_dist::WriteResp              15004                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        28960                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          330                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          420                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        29758                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   30528                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       115840                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          452                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          210                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       116529                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   141113                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      80144638                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     27945532                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     26767133                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops         3077096                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops      2673628                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops       403468                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 259                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           21195738                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               7800                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              7800                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     22757282                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       133099                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          1689201                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           953849                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          96621                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp         1050470                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          19206926                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         19206926                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        1912011                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      19283468                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side       536055                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side     14072551                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side       471533                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side     11660367                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side       531759                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side     12400862                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       497988                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side     12816256                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       479649                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side     13266793                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side       480121                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side     13492259                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side       482689                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side     14459845                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side       477327                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side     11375396                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              107501450                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side     17875648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side    539632078                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side     15419840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side    438372352                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side     17990016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side    466746111                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side     16356928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side    475078540                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side     15811776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side    505438272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side     15702592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side    515918040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side     15981632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side    555180272                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side     15748608                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side    423547568                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              4050800273                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                         15317211                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          94191233                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             1.060718                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.772039                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                61571306     65.37%     65.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                 7839063      8.32%     73.69% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 5930701      6.30%     79.99% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 6577352      6.98%     86.97% # Request fanout histogram
system.l2bus0.snoop_fanout::4                 5457133      5.79%     92.76% # Request fanout histogram
system.l2bus0.snoop_fanout::5                 3612321      3.84%     96.60% # Request fanout histogram
system.l2bus0.snoop_fanout::6                 1970561      2.09%     98.69% # Request fanout histogram
system.l2bus0.snoop_fanout::7                 1098048      1.17%     99.86% # Request fanout histogram
system.l2bus0.snoop_fanout::8                  134748      0.14%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            94191233                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      78165980                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     26837757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     26960781                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         2304088                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops      1971096                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops       332992                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           20788292                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               6820                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              6820                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     21909970                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       110440                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          1496241                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           966792                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq          95362                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp         1062154                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          18613276                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         18613276                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        1866549                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      18921743                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side       477699                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side     12475082                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.icache.mem_side::system.l2cache1.cpu_side       472437                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side     11569186                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side       487313                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side     13093364                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side       498600                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side     12615670                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side       474749                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side     12899068                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side       474803                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side     12541037                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side       489764                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side     12721204                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.icache.mem_side::system.l2cache1.cpu_side       468173                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side     12699586                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              104457735                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side     15612928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side    472796424                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.icache.mem_side::system.l2cache1.cpu_side     15748992                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side    433235464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side     15929792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side    499112672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side     16728064                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side    474141520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side     15526144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side    488294648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side     15513600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side    473523296                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side     16063360                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side    480685896                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.icache.mem_side::system.l2cache1.cpu_side     15404416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side    482743936                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              3931061152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                         11699564                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          88576859                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             1.124644                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.806839                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                56599450     63.90%     63.90% # Request fanout histogram
system.l2bus1.snoop_fanout::1                 7012500      7.92%     71.82% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 5864498      6.62%     78.44% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 6665587      7.53%     85.96% # Request fanout histogram
system.l2bus1.snoop_fanout::4                 5649202      6.38%     92.34% # Request fanout histogram
system.l2bus1.snoop_fanout::5                 3710863      4.19%     96.53% # Request fanout histogram
system.l2bus1.snoop_fanout::6                 1927183      2.18%     98.70% # Request fanout histogram
system.l2bus1.snoop_fanout::7                 1015670      1.15%     99.85% # Request fanout histogram
system.l2bus1.snoop_fanout::8                  131906      0.15%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            88576859                       # Request fanout histogram
system.l2cache0.tags.replacements             2788594                       # number of replacements
system.l2cache0.tags.tagsinuse            2957.018154                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              38513141                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs             2788594                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               13.810953                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  2037.950773                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu04.data     0.000095                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu06.inst     0.031887                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    31.353561                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data    96.298461                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    21.211959                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data    82.491384                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst    31.956037                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data    72.009511                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    18.224568                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    91.846508                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst    60.662544                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   109.260638                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    33.952484                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    99.661245                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst    15.744181                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data    59.109492                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    25.622254                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    69.630570                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.497547                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu04.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu06.inst     0.000008                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.007655                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.023510                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.005179                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.020139                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.007802                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.017580                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.004449                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.022423                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.014810                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.026675                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.008289                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.024331                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.003844                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.014431                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.006255                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.017000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.721928                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4045                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          301                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1284                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1954                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           90                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4          416                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.987549                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           542228000                       # Number of tag accesses
system.l2cache0.tags.data_accesses          542228000                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     22757282                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     22757282                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       133099                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       133099                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data         2067                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus01.data         1351                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data         1376                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data          813                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data          848                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus05.data         1371                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus06.data         1679                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus07.data         1119                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total          10624                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data          449                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus01.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            9                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            6                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            8                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus05.data            7                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus06.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus07.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total          486                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data      2288460                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus01.data      1730839                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data      1894165                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data      1679760                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data      2105981                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus05.data      2101367                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus06.data      2403932                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus07.data      1614683                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        15819187                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst       228189                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst       221030                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst       238368                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst       231391                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst       216283                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst       222724                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus06.inst       223641                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst       216882                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      1798508                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data      2227000                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data      2057583                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data      2183709                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data      2432729                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data      2144355                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data      2230491                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data      2305973                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data      2079072                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     17660912                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst       228189                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data      4515460                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst       221030                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data      3788422                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst       238368                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data      4077874                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst       231391                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data      4112489                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst       216283                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data      4250336                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst       222724                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data      4331858                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.inst       223641                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data      4709905                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst       216882                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data      3693755                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           35278607                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst       228189                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data      4515460                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst       221030                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data      3788422                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst       238368                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data      4077874                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst       231391                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data      4112489                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst       216283                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data      4250336                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst       222724                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data      4331858                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.inst       223641                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data      4709905                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst       216882                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data      3693755                       # number of overall hits
system.l2cache0.overall_hits::total          35278607                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data        84450                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data        86611                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data        77216                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data        98542                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data        86823                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data        76858                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data        71614                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data        83682                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       665796                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus00.data         6790                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data         7282                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data         5958                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data         8563                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data         7867                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data         6150                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data         5535                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data         7336                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        55481                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data       419248                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data       336346                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data       329729                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data       418632                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data       404900                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus05.data       401943                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus06.data       379137                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data       342306                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total       3032241                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst        28559                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst         9568                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst        12297                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst        11020                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst        16307                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst        12044                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst         9335                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst        14373                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total       113503                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data       138024                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data       143421                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data       125366                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data       172982                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data       148926                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data       131099                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data       120389                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data       142856                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total      1123063                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst        28559                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data       557272                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst         9568                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data       479767                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst        12297                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data       455095                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst        11020                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data       591614                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst        16307                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data       553826                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst        12044                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data       533042                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst         9335                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data       499526                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst        14373                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data       485162                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          4268807                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst        28559                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data       557272                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst         9568                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data       479767                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst        12297                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data       455095                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst        11020                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data       591614                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst        16307                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data       553826                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst        12044                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data       533042                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst         9335                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data       499526                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst        14373                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data       485162                       # number of overall misses
system.l2cache0.overall_misses::total         4268807                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     22757282                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     22757282                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       133099                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       133099                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data        86517                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data        87962                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data        78592                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data        99355                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data        87671                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data        78229                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data        73293                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data        84801                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       676420                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data         7239                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data         7283                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data         5967                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data         8569                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data         7875                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data         6157                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data         5538                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data         7339                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        55967                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data      2707708                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data      2067185                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data      2223894                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data      2098392                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data      2510881                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus05.data      2503310                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus06.data      2783069                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data      1956989                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     18851428                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst       256748                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst       230598                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst       250665                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst       242411                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst       232590                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst       234768                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst       232976                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst       231255                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      1912011                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data      2365024                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data      2201004                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data      2309075                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data      2605711                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data      2293281                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data      2361590                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data      2426362                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data      2221928                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     18783975                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst       256748                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data      5072732                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst       230598                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data      4268189                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst       250665                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data      4532969                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst       242411                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data      4704103                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst       232590                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data      4804162                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst       234768                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data      4864900                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst       232976                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data      5209431                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst       231255                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data      4178917                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       39547414                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst       256748                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data      5072732                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst       230598                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data      4268189                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst       250665                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data      4532969                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst       242411                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data      4704103                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst       232590                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data      4804162                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst       234768                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data      4864900                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst       232976                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data      5209431                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst       231255                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data      4178917                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      39547414                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.976109                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data     0.984641                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.982492                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.991817                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.990327                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data     0.982475                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data     0.977092                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data     0.986804                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.984294                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus00.data     0.937975                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data     0.999863                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.998492                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.999300                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.998984                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data     0.998863                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data     0.999458                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data     0.999591                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.991316                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.154835                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data     0.162707                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.148267                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.199501                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.161258                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus05.data     0.160565                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus06.data     0.136230                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data     0.174915                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.160849                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.111234                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.041492                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.049058                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.045460                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.070110                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.051302                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst     0.040069                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.062152                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.059363                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.058361                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.065162                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.054293                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.066386                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.064940                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.055513                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.049617                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.064294                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.059788                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.111234                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.109856                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.041492                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.112405                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.049058                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.100397                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.045460                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.125766                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.070110                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.115280                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.051302                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.109569                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst     0.040069                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.095889                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.062152                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.116098                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.107941                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.111234                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.109856                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.041492                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.112405                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.049058                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.100397                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.045460                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.125766                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.070110                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.115280                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.051302                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.109569                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst     0.040069                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.095889                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.062152                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.116098                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.107941                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks        2065740                       # number of writebacks
system.l2cache0.writebacks::total             2065740                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements             2298440                       # number of replacements
system.l2cache1.tags.tagsinuse            2909.101203                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              35884552                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs             2298440                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs               15.612569                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1987.477301                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.inst     0.045150                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu08.data     0.021191                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu09.inst     0.038047                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst    45.822742                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   139.932338                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    40.959392                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data   120.464079                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst    18.361445                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    57.811776                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    28.012012                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data    71.915634                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    12.077929                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data    53.228500                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    13.742932                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data    48.235779                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst    19.884346                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data    97.218799                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst    59.914629                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    93.937182                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.485224                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.inst     0.000011                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu08.data     0.000005                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu09.inst     0.000009                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.011187                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.034163                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.010000                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.029410                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.004483                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.014114                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.006839                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.017558                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.002949                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.012995                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.003355                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.011776                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.004855                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.023735                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.014628                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.022934                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.710230                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3694                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         2453                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          374                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          845                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.901855                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           524796241                       # Number of tag accesses
system.l2cache1.tags.data_accesses          524796241                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     21909970                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     21909970                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       110440                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       110440                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus08.data         1336                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus09.data          917                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus10.data         1433                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus11.data         1009                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus12.data         1063                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus13.data         1068                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus14.data          941                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus15.data         1043                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           8810                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus08.data            2                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus09.data            4                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus10.data            8                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus11.data            4                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus12.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus13.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus14.data            4                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus15.data            8                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           39                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data      1897726                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus09.data      1695848                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data      2105722                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data      1952350                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data      1950597                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data      2006480                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data      1929619                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus15.data      2022046                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        15560388                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst       222578                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus09.inst       213040                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst       229429                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst       223471                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst       224628                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst       225264                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst       224677                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus15.inst       215905                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      1778992                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data      2157438                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data      2082408                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data      2219331                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data      2172201                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data      2244970                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data      2160911                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data      2216851                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data      2157772                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     17411882                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst       222578                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data      4055164                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.inst       213040                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data      3778256                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst       229429                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data      4325053                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst       223471                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data      4124551                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst       224628                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data      4195567                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst       225264                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data      4167391                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst       224677                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data      4146470                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.inst       215905                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data      4179818                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           34751262                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst       222578                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data      4055164                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.inst       213040                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data      3778256                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst       229429                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data      4325053                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst       223471                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data      4124551                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst       224628                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data      4195567                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst       225264                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data      4167391                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst       224677                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data      4146470                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.inst       215905                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data      4179818                       # number of overall hits
system.l2cache1.overall_hits::total          34751262                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data        96191                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data        81195                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data        76417                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data        83037                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data        87182                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data        80786                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data        99597                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data        82046                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       686451                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data         8177                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data         6275                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data         5611                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data         6725                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data         6772                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data         6070                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data         8965                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data         6810                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        55405                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data       354305                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus09.data       357522                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data       304938                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data       342345                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data       372451                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data       266835                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data       359926                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data       342842                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total       2701164                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst        11169                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus09.inst        13319                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus10.inst         8981                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus11.inst        13753                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst         7525                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus13.inst         7139                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst        14097                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus15.inst        11574                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        87557                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data       140976                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data       127812                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data       101680                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data       125112                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data       123355                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data       126468                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data       143363                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data       118827                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total      1007593                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst        11169                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data       495281                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.inst        13319                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data       485334                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.inst         8981                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data       406618                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.inst        13753                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data       467457                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst         7525                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data       495806                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.inst         7139                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data       393303                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst        14097                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data       503289                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.inst        11574                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data       461669                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          3796314                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst        11169                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data       495281                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.inst        13319                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data       485334                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.inst         8981                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data       406618                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.inst        13753                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data       467457                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst         7525                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data       495806                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.inst         7139                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data       393303                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst        14097                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data       503289                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.inst        11574                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data       461669                       # number of overall misses
system.l2cache1.overall_misses::total         3796314                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     21909970                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     21909970                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       110440                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       110440                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data        97527                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data        82112                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data        77850                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data        84046                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data        88245                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data        81854                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data       100538                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data        83089                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       695261                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data         8179                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data         6279                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data         5619                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data         6729                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data         6775                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data         6076                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data         8969                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data         6818                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        55444                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data      2252031                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus09.data      2053370                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data      2410660                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data      2294695                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data      2323048                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data      2273315                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data      2289545                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data      2364888                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     18261552                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst       233747                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus09.inst       226359                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst       238410                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst       237224                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst       232153                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst       232403                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst       238774                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus15.inst       227479                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      1866549                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data      2298414                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data      2210220                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data      2321011                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data      2297313                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data      2368325                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data      2287379                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data      2360214                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data      2276599                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     18419475                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst       233747                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data      4550445                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.inst       226359                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data      4263590                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst       238410                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data      4731671                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst       237224                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data      4592008                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst       232153                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data      4691373                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst       232403                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data      4560694                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst       238774                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data      4649759                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.inst       227479                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data      4641487                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       38547576                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst       233747                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data      4550445                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.inst       226359                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data      4263590                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst       238410                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data      4731671                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst       237224                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data      4592008                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst       232153                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data      4691373                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst       232403                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data      4560694                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst       238774                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data      4649759                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.inst       227479                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data      4641487                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      38547576                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data     0.986301                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data     0.988832                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data     0.981593                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data     0.987995                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data     0.987954                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data     0.986952                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data     0.990640                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data     0.987447                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.987328                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data     0.999755                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data     0.999363                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data     0.998576                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data     0.999406                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data     0.999557                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data     0.999013                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data     0.999554                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data     0.998827                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.999297                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.157327                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus09.data     0.174115                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.126496                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.149190                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.160329                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.117377                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.157204                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data     0.144972                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.147915                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.047782                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus09.inst     0.058840                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus10.inst     0.037670                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus11.inst     0.057975                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.032414                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus13.inst     0.030718                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.059039                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus15.inst     0.050879                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.046908                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.061336                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.057828                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.043808                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.054460                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.052085                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.055289                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.060742                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.052195                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.054703                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.047782                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.108842                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.inst     0.058840                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.113832                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.inst     0.037670                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.085935                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.inst     0.057975                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.101798                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.032414                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.105685                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.inst     0.030718                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.086238                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.059039                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.108240                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.inst     0.050879                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.099466                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.098484                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.047782                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.108842                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.inst     0.058840                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.113832                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.inst     0.037670                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.085935                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.inst     0.057975                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.101798                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.032414                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.105685                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.inst     0.030718                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.086238                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.059039                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.108240                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.inst     0.050879                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.099466                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.098484                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks        1698159                       # number of writebacks
system.l2cache1.writebacks::total             1698159                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                259                       # Transaction distribution
system.membus0.trans_dist::ReadResp           1466833                       # Transaction distribution
system.membus0.trans_dist::WriteReq             14620                       # Transaction distribution
system.membus0.trans_dist::WriteResp            14620                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty      2168882                       # Transaction distribution
system.membus0.trans_dist::CleanEvict          350970                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq         1147815                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq        118214                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         890379                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          3561702                       # Transaction distribution
system.membus0.trans_dist::ReadExResp         3168226                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq      1466574                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          384                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1825278                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     11199021                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        16118                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total     13040417                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1314651                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        13640                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1328291                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port         1136                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         1154                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total              14369862                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     53651136                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side    349139904                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        61969                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    402853009                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     32619968                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        54560                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     32674528                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port        23552                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         1088                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              435552177                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                        12373006                       # Total snoops (count)
system.membus0.snoop_fanout::samples         19319783                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.540333                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.498371                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                8880676     45.97%     45.97% # Request fanout histogram
system.membus0.snoop_fanout::3               10439107     54.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total           19319783                       # Request fanout histogram
system.membus1.trans_dist::ReadResp           2046540                       # Transaction distribution
system.membus1.trans_dist::WriteReq              6820                       # Transaction distribution
system.membus1.trans_dist::WriteResp             6820                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty      3264923                       # Transaction distribution
system.membus1.trans_dist::CleanEvict          393772                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq         1822819                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        169357                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp        1416520                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          5793119                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         5126464                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq      2046540                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      9945226                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1708453                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total     11653679                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     10440015                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total     10440015                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total              22093694                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port    301629568                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     47821920                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total    349451488                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port    318630400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total    318630400                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              668081888                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1965871                       # Total snoops (count)
system.membus1.snoop_fanout::samples         15250917                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.109294                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.312008                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1               13584076     89.07%     89.07% # Request fanout histogram
system.membus1.snoop_fanout::2                1666841     10.93%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total           15250917                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements      2235004                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    14.861181                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       480325                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs      2235004                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.214910                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.834110                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.inst     0.063464                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.441543                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.inst     0.034483                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.447051                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.031916                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     0.444965                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.048861                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.556867                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.048902                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     0.513647                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.inst     0.046887                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.424829                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.inst     0.024942                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.413649                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.inst     0.031106                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.453959                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.677132                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.inst     0.003967                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.027596                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.inst     0.002155                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.027941                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.001995                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.027810                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.003054                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.034804                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.003056                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.032103                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.inst     0.002930                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.026552                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.inst     0.001559                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.025853                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.inst     0.001944                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.028372                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.928824                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     56032091                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     56032091                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks      1810919                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total      1810919                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus00.data            4                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus05.data            3                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus06.data            5                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus07.data            5                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total           21                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus00.data        12196                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus01.data        11509                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data        14320                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus03.data        11403                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data        13601                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus05.data        14065                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus06.data        15591                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus07.data        14334                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total       107019                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus00.data          460                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus01.data          761                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data          554                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.inst            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus03.data         1090                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.inst            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data         1238                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus05.data          636                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus06.data         1169                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus07.data          810                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total         6723                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus00.data        12656                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus01.data        12270                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data        14874                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.inst            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus03.data        12493                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.inst            3                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data        14839                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus05.data        14701                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus06.data        16760                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus07.data        15144                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total       113742                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus00.data        12656                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus01.data        12270                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data        14874                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.inst            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus03.data        12493                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.inst            3                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data        14839                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus05.data        14701                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus06.data        16760                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus07.data        15144                       # number of overall hits
system.numa_caches_downward0.overall_hits::total       113742                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data        72509                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus01.data        76158                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data        70723                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data        93600                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data        76748                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data        66305                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus06.data        64590                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus07.data        75797                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       596430                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus00.data         5076                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus01.data         5168                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus02.data         4521                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus03.data         7114                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus04.data         6397                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data         4398                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus06.data         4194                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus07.data         5834                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        42702                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus00.data       364192                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data       296069                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data       282659                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data       325954                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data       368219                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus05.data       361221                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus06.data       266895                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data       308185                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total      2573394                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.inst        11265                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data       106523                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.inst         6051                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data       115982                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst         5502                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data        98881                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst         6620                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data       146291                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst         6928                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data       122410                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.inst         7149                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data       101916                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.inst         5199                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data        99085                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.inst         5458                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data       112012                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       957272                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.inst        11265                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data       470715                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.inst         6051                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data       412051                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst         5502                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data       381540                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst         6620                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data       472245                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst         6928                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data       490629                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.inst         7149                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data       463137                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.inst         5199                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data       365980                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.inst         5458                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data       420197                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total      3530666                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.inst        11265                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data       470715                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.inst         6051                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data       412051                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst         5502                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data       381540                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst         6620                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data       472245                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst         6928                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data       490629                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.inst         7149                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data       463137                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.inst         5199                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data       365980                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.inst         5458                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data       420197                       # number of overall misses
system.numa_caches_downward0.overall_misses::total      3530666                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks      1810919                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total      1810919                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data        72513                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus01.data        76159                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data        70723                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data        93603                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data        76748                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data        66308                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus06.data        64595                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus07.data        75802                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       596451                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus00.data         5076                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus01.data         5168                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus02.data         4521                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus03.data         7114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus04.data         6397                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data         4398                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus06.data         4194                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus07.data         5834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        42702                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus00.data       376388                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data       307578                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data       296979                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data       337357                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data       381820                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus05.data       375286                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus06.data       282486                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data       322519                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total      2680413                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.inst        11265                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data       106983                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.inst         6051                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data       116743                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst         5502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data        99435                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst         6622                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data       147381                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst         6931                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data       123648                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.inst         7149                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data       102552                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.inst         5199                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data       100254                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.inst         5458                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data       112822                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       963995                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.inst        11265                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus00.data       483371                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.inst         6051                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data       424321                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst         5502                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data       396414                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst         6622                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data       484738                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst         6931                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data       505468                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.inst         7149                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data       477838                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.inst         5199                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data       382740                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.inst         5458                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data       435341                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total      3644408                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.inst        11265                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data       483371                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.inst         6051                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data       424321                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst         5502                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data       396414                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst         6622                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data       484738                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst         6931                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data       505468                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.inst         7149                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data       477838                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.inst         5199                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data       382740                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.inst         5458                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data       435341                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total      3644408                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data     0.999945                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus01.data     0.999987                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data     0.999968                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data     0.999955                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus06.data     0.999923                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus07.data     0.999934                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999965                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus00.data     0.967597                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data     0.962582                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.951781                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data     0.966199                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.964379                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus05.data     0.962522                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus06.data     0.944808                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data     0.955556                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.960074                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data     0.995700                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data     0.993481                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.994429                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst     0.999698                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data     0.992604                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst     0.999567                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.989988                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data     0.993798                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data     0.988340                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data     0.992821                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.993026                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data     0.973817                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data     0.971083                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.962479                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst     0.999698                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data     0.974227                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst     0.999567                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.970643                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data     0.969234                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data     0.956210                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data     0.965213                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.968790                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data     0.973817                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data     0.971083                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.962479                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst     0.999698                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data     0.974227                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst     0.999567                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.970643                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data     0.969234                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data     0.956210                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data     0.965213                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.968790                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks      1690903                       # number of writebacks
system.numa_caches_downward0.writebacks::total      1690903                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements       281863                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    12.586979                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       156784                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs       281863                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.556242                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     8.373065                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     0.248791                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.203718                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.inst     0.260790                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.202184                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.inst     0.175167                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     0.206572                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.inst     0.246143                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     0.327049                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.163719                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     0.442385                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.inst     0.181186                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.384038                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     0.392855                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.257929                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.inst     0.228839                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.292547                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.523317                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.015549                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.012732                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.inst     0.016299                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.012637                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.inst     0.010948                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.012911                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.inst     0.015384                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.020441                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.010232                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.027649                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.inst     0.011324                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.024002                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.024553                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.016121                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.inst     0.014302                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.018284                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.786686                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      8240496                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      8240496                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks       220916                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total       220916                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus14.data            4                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus15.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            5                       # number of UpgradeReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus08.data         7188                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus09.data         5919                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus10.data         1203                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus11.data         3451                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus12.data        11582                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus13.data         1596                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus14.data        13573                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus15.data        22304                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        66816                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.inst          120                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data          260                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.inst          124                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus09.data          334                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.inst           69                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus10.data          698                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.inst           79                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus11.data          295                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.inst           57                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus12.data          761                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.inst          100                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus13.data          415                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.inst          210                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus14.data          506                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.inst           58                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus15.data          285                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         4371                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.inst          120                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data         7448                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.inst          124                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus09.data         6253                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.inst           69                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus10.data         1901                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.inst           79                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus11.data         3746                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.inst           57                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus12.data        12343                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.inst          100                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus13.data         2011                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.inst          210                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus14.data        14079                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.inst           58                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus15.data        22589                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        71187                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.inst          120                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data         7448                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.inst          124                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus09.data         6253                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.inst           69                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus10.data         1901                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.inst           79                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus11.data         3746                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.inst           57                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus12.data        12343                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.inst          100                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus13.data         2011                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.inst          210                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus14.data        14079                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.inst           58                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus15.data        22589                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        71187                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data        14278                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data        13165                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data        14394                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data        11675                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data        13272                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data        17101                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data        15954                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data        15689                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       115528                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data         1636                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data         1196                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data         1566                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data         1315                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data         1621                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data         1747                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data         1742                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data         1769                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        12592                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus08.data        19664                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus09.data        18574                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus10.data        11977                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus11.data        16909                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus12.data        28805                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus13.data        14744                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus14.data        54351                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus15.data        56739                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       221763                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst         4323                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data        18813                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.inst         8468                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data        25450                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.inst         3486                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data        20493                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.inst         8109                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data        30324                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst         2594                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data        19434                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.inst         2863                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data        26798                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst         6451                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data        24025                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.inst         5529                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data        25339                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       232499                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst         4323                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data        38477                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.inst         8468                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data        44024                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.inst         3486                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data        32470                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.inst         8109                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data        47233                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst         2594                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data        48239                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.inst         2863                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data        41542                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst         6451                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data        78376                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.inst         5529                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data        82078                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       454262                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst         4323                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data        38477                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.inst         8468                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data        44024                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.inst         3486                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data        32470                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.inst         8109                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data        47233                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst         2594                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data        48239                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.inst         2863                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data        41542                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst         6451                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data        78376                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.inst         5529                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data        82078                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       454262                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks       220916                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total       220916                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data        14278                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data        13165                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data        14394                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data        11675                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data        13272                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data        17101                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data        15958                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data        15690                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       115533                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data         1636                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data         1196                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data         1566                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data         1315                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data         1621                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data         1747                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data         1742                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data         1769                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        12592                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus08.data        26852                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus09.data        24493                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus10.data        13180                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus11.data        20360                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus12.data        40387                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus13.data        16340                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus14.data        67924                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus15.data        79043                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       288579                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst         4443                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data        19073                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.inst         8592                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data        25784                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.inst         3555                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data        21191                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.inst         8188                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data        30619                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst         2651                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data        20195                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.inst         2963                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data        27213                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst         6661                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data        24531                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.inst         5587                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data        25624                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       236870                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst         4443                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data        45925                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.inst         8592                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data        50277                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.inst         3555                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data        34371                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.inst         8188                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data        50979                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst         2651                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data        60582                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.inst         2963                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data        43553                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst         6661                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data        92455                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.inst         5587                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data       104667                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       525449                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst         4443                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data        45925                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.inst         8592                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data        50277                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.inst         3555                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data        34371                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.inst         8188                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data        50979                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst         2651                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data        60582                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.inst         2963                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data        43553                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst         6661                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data        92455                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.inst         5587                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data       104667                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       525449                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data     0.999749                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data     0.999936                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.999957                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus08.data     0.732310                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus09.data     0.758339                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus10.data     0.908725                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus11.data     0.830501                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus12.data     0.713225                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus13.data     0.902326                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus14.data     0.800174                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus15.data     0.717824                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.768465                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst     0.972991                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.986368                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.inst     0.985568                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data     0.987046                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.inst     0.980591                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data     0.967061                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.inst     0.990352                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data     0.990365                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst     0.978499                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data     0.962317                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.inst     0.966250                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data     0.984750                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst     0.968473                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data     0.979373                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.inst     0.989619                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data     0.988878                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.981547                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst     0.972991                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.837823                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.inst     0.985568                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data     0.875629                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.inst     0.980591                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data     0.944692                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.inst     0.990352                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data     0.926519                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst     0.978499                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data     0.796260                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.inst     0.966250                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data     0.953826                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst     0.968473                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data     0.847721                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.inst     0.989619                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data     0.784182                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.864522                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst     0.972991                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.837823                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.inst     0.985568                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data     0.875629                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.inst     0.980591                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data     0.944692                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.inst     0.990352                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data     0.926519                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst     0.978499                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data     0.796260                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.inst     0.966250                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data     0.953826                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst     0.968473                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data     0.847721                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.inst     0.989619                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data     0.784182                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.864522                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks       149375                       # number of writebacks
system.numa_caches_downward1.writebacks::total       149375                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements       229845                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.829220                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       133223                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs       229845                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.579621                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     6.305473                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     0.337001                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.236650                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.inst     0.384977                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.278390                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.inst     0.250356                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     0.240300                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.inst     0.378576                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.452805                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.235179                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     0.454070                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.inst     0.244733                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.473590                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     0.537528                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     0.320760                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.inst     0.333403                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.365431                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.394092                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.021063                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.014791                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.inst     0.024061                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.017399                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.inst     0.015647                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.015019                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.inst     0.023661                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.028300                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.014699                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.028379                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.inst     0.015296                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.029599                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.033596                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.020047                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.inst     0.020838                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.022839                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.739326                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           12                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.750000                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      6974164                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      6974164                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks       149375                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total       149375                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus15.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus08.data         2840                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus09.data         2651                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus10.data          228                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus11.data         3736                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus12.data         8010                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus13.data          395                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus14.data        12147                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus15.data        14788                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total        44795                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.inst          121                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus08.data          127                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.inst          106                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus09.data          164                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.inst           63                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus10.data          224                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.inst           79                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data          143                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.inst           81                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus12.data          393                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.inst           72                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus13.data          189                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.inst          285                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus14.data          217                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.inst           57                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus15.data          171                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         2492                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus08.inst          121                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus08.data         2967                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.inst          106                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus09.data         2815                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.inst           63                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus10.data          452                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.inst           79                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data         3879                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.inst           81                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus12.data         8403                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.inst           72                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus13.data          584                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.inst          285                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus14.data        12364                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.inst           57                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus15.data        14959                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total        47287                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus08.inst          121                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus08.data         2967                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.inst          106                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus09.data         2815                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.inst           63                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus10.data          452                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.inst           79                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data         3879                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.inst           81                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus12.data         8403                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.inst           72                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus13.data          584                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.inst          285                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus14.data        12364                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.inst           57                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus15.data        14959                       # number of overall hits
system.numa_caches_upward0.overall_hits::total        47287                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data        14279                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data        13170                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data        14395                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data        11675                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data        13274                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data        17107                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data        15958                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data        15691                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       115549                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data         1636                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data         1196                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data         1566                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data         1315                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data         1621                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data         1747                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data         1742                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data         1769                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        12592                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus08.data        16823                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus09.data        15918                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus10.data        11748                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus11.data        13173                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus12.data        20793                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus13.data        14343                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus14.data        42200                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus15.data        41948                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       176946                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst         4202                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data        18686                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.inst         8362                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data        25286                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.inst         3423                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data        20269                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.inst         8030                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data        30181                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst         2513                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data        19041                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.inst         2791                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data        26609                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst         6166                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data        23808                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.inst         5472                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data        25168                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       230007                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst         4202                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data        35509                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.inst         8362                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data        41204                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.inst         3423                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data        32017                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.inst         8030                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data        43354                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst         2513                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data        39834                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.inst         2791                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data        40952                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst         6166                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data        66008                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.inst         5472                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data        67116                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       406953                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst         4202                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data        35509                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.inst         8362                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data        41204                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.inst         3423                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data        32017                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.inst         8030                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data        43354                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst         2513                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data        39834                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.inst         2791                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data        40952                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst         6166                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data        66008                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.inst         5472                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data        67116                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       406953                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks       149375                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total       149375                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data        14279                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data        13170                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data        14395                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data        11675                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data        13274                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data        17107                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data        15958                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data        15692                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       115550                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data         1636                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data         1196                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data         1566                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data         1315                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data         1621                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data         1747                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data         1742                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data         1769                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        12592                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus08.data        19663                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus09.data        18569                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus10.data        11976                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus11.data        16909                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus12.data        28803                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus13.data        14738                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus14.data        54347                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus15.data        56736                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       221741                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst         4323                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data        18813                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.inst         8468                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data        25450                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.inst         3486                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data        20493                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.inst         8109                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data        30324                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst         2594                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data        19434                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.inst         2863                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data        26798                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst         6451                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data        24025                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.inst         5529                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data        25339                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       232499                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst         4323                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data        38476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.inst         8468                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data        44019                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.inst         3486                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data        32469                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.inst         8109                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data        47233                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst         2594                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data        48237                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.inst         2863                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data        41536                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst         6451                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data        78372                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.inst         5529                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data        82075                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       454240                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst         4323                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data        38476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.inst         8468                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data        44019                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.inst         3486                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data        32469                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.inst         8109                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data        47233                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst         2594                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data        48237                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.inst         2863                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data        41536                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst         6451                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data        78372                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.inst         5529                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data        82075                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       454240                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data     0.999936                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999991                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus08.data     0.855566                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus09.data     0.857235                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus10.data     0.980962                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus11.data     0.779053                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus12.data     0.721904                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus13.data     0.973199                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus14.data     0.776492                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus15.data     0.739354                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.797985                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst     0.972010                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data     0.993249                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.inst     0.987482                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data     0.993556                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.inst     0.981928                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data     0.989069                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.inst     0.990258                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.995284                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst     0.968774                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data     0.979778                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.inst     0.974852                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data     0.992947                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst     0.955821                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data     0.990968                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.inst     0.989691                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data     0.993252                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.989282                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst     0.972010                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data     0.922887                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.inst     0.987482                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data     0.936050                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.inst     0.981928                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data     0.986079                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.inst     0.990258                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.917875                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst     0.968774                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data     0.825798                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.inst     0.974852                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data     0.985940                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst     0.955821                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data     0.842240                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.inst     0.989691                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data     0.817740                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.895899                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst     0.972010                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data     0.922887                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.inst     0.987482                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data     0.936050                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.inst     0.981928                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data     0.986079                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.inst     0.990258                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.917875                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst     0.968774                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data     0.825798                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.inst     0.974852                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data     0.985940                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst     0.955821                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data     0.842240                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.inst     0.989691                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data     0.817740                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.895899                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks       102758                       # number of writebacks
system.numa_caches_upward0.writebacks::total       102758                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements      2106864                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    14.392001                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       480838                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs      2106864                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.228225                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.070274                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.inst     0.065617                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.490053                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.inst     0.036972                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.466610                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.034668                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     0.468378                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.049414                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.619392                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.051762                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     0.544050                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.inst     0.051730                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.452746                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.inst     0.027829                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.437387                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.inst     0.035406                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.489714                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.629392                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.inst     0.004101                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.030628                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.inst     0.002311                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.029163                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.002167                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.029274                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.003088                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.038712                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.003235                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.034003                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.inst     0.003233                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.028297                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.inst     0.001739                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.027337                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.inst     0.002213                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.030607                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.899500                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses     53921491                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses     53921491                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks      1690903                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total      1690903                       # number of WritebackDirty hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus00.data            6                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus01.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus02.data            2                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus03.data            1                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus04.data            2                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus06.data            3                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::switch_cpus07.data            4                       # number of UpgradeReq hits
system.numa_caches_upward1.UpgradeReq_hits::total           19                       # number of UpgradeReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus00.data        13586                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus01.data        12617                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data        14652                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus03.data        11808                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data        14164                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus05.data        16407                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus06.data        14132                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus07.data        15177                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total       112543                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus00.data          415                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus01.data          547                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data          384                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data          983                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data         1126                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus05.data          383                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus06.data         1259                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus07.data          785                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         5882                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus00.data        14001                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus01.data        13164                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data        15036                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data        12791                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data        15290                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus05.data        16790                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus06.data        15391                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus07.data        15962                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total       118425                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus00.data        14001                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus01.data        13164                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data        15036                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data        12791                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data        15290                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus05.data        16790                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus06.data        15391                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus07.data        15962                       # number of overall hits
system.numa_caches_upward1.overall_hits::total       118425                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data        72513                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus01.data        76170                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data        70767                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data        93650                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data        76763                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data        66336                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus06.data        64596                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus07.data        75814                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       596609                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus00.data         5076                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus01.data         5168                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus02.data         4521                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus03.data         7114                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus04.data         6397                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data         4398                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus06.data         4194                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus07.data         5834                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        42702                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus00.data       350596                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data       283439                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data       267961                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data       314095                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data       354038                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus05.data       344783                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus06.data       252754                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data       292987                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total      2460653                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.inst        11265                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data       106108                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.inst         6051                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data       115435                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst         5502                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data        98497                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst         6620                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data       145308                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst         6928                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data       121284                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.inst         7149                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data       101533                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.inst         5199                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data        97826                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.inst         5458                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data       111227                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       951390                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.inst        11265                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data       456704                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.inst         6051                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data       398874                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst         5502                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data       366458                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst         6620                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data       459403                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst         6928                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data       475322                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.inst         7149                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data       446316                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.inst         5199                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data       350580                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.inst         5458                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data       404214                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total      3412043                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.inst        11265                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data       456704                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.inst         6051                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data       398874                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst         5502                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data       366458                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst         6620                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data       459403                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst         6928                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data       475322                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.inst         7149                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data       446316                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.inst         5199                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data       350580                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.inst         5458                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data       404214                       # number of overall misses
system.numa_caches_upward1.overall_misses::total      3412043                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks      1690903                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total      1690903                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data        72519                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus01.data        76171                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data        70769                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data        93651                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data        76765                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data        66336                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus06.data        64599                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus07.data        75818                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       596628                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus00.data         5076                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus01.data         5168                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus02.data         4521                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus03.data         7114                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus04.data         6397                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data         4398                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus06.data         4194                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus07.data         5834                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        42702                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus00.data       364182                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data       296056                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data       282613                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data       325903                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data       368202                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus05.data       361190                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus06.data       266886                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data       308164                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total      2573196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.inst        11265                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data       106523                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.inst         6051                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data       115982                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst         5502                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data        98881                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst         6620                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data       146291                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst         6928                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data       122410                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.inst         7149                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data       101916                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.inst         5199                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data        99085                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.inst         5458                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data       112012                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       957272                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.inst        11265                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus00.data       470705                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.inst         6051                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data       412038                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst         5502                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data       381494                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst         6620                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data       472194                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst         6928                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data       490612                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.inst         7149                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data       463106                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.inst         5199                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data       365971                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.inst         5458                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data       420176                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total      3530468                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.inst        11265                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data       470705                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.inst         6051                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data       412038                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst         5502                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data       381494                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst         6620                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data       472194                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst         6928                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data       490612                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.inst         7149                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data       463106                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.inst         5199                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data       365971                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.inst         5458                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data       420176                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total      3530468                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data     0.999917                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus01.data     0.999987                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data     0.999972                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data     0.999989                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data     0.999974                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus06.data     0.999954                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus07.data     0.999947                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total     0.999968                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus00.data     0.962694                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data     0.957383                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.948155                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data     0.963768                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.961532                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus05.data     0.954575                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus06.data     0.947049                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data     0.950750                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.956263                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data     0.996104                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data     0.995284                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.996117                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.993281                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.990801                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data     0.996242                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data     0.987294                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data     0.992992                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.993855                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data     0.970255                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data     0.968051                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.960587                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.972912                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.968835                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data     0.963745                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data     0.957945                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data     0.962011                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.966456                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data     0.970255                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data     0.968051                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.960587                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.972912                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.968835                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data     0.963745                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data     0.957945                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data     0.962011                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.966456                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks      1566764                       # number of writebacks
system.numa_caches_upward1.writebacks::total      1566764                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits          254823779                       # DTB read hits
system.switch_cpus00.dtb.read_misses             3008                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses      254410800                       # DTB read accesses
system.switch_cpus00.dtb.write_hits          63126811                       # DTB write hits
system.switch_cpus00.dtb.write_misses             917                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses      62868490                       # DTB write accesses
system.switch_cpus00.dtb.data_hits          317950590                       # DTB hits
system.switch_cpus00.dtb.data_misses             3925                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses      317279290                       # DTB accesses
system.switch_cpus00.itb.fetch_hits        1300387988                       # ITB hits
system.switch_cpus00.itb.fetch_misses             863                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses    1300388851                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles             1329142341                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts        1302014761                       # Number of instructions committed
system.switch_cpus00.committedOps          1302014761                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses    958829224                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses    417934824                       # Number of float alu accesses
system.switch_cpus00.num_func_calls          21932257                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts     91585141                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts          958829224                       # number of integer instructions
system.switch_cpus00.num_fp_insts           417934824                       # number of float instructions
system.switch_cpus00.num_int_register_reads   1698933473                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes    665125008                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads    509978059                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes    356725760                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs           317987268                       # number of memory refs
system.switch_cpus00.num_load_insts         254858385                       # Number of load instructions
system.switch_cpus00.num_store_insts         63128883                       # Number of store instructions
system.switch_cpus00.num_idle_cycles     27173436.908727                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1301968904.091273                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.979556                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.020444                       # Percentage of idle cycles
system.switch_cpus00.Branches               127245641                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass     91607634      7.04%      7.04% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu       638227685     49.02%     56.05% # Class of executed instruction
system.switch_cpus00.op_class::IntMult        2521660      0.19%     56.25% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd     134611083     10.34%     66.59% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt      13719896      1.05%     68.93% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv       2031888      0.16%     75.55% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus00.op_class::MemRead      254993880     19.58%     95.14% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite      63130381      4.85%     99.99% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess       152931      0.01%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total       1302018686                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits          254730020                       # DTB read hits
system.switch_cpus01.dtb.read_misses             2718                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses      254419279                       # DTB read accesses
system.switch_cpus01.dtb.write_hits          63076450                       # DTB write hits
system.switch_cpus01.dtb.write_misses             816                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses      62875352                       # DTB write accesses
system.switch_cpus01.dtb.data_hits          317806470                       # DTB hits
system.switch_cpus01.dtb.data_misses             3534                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses      317294631                       # DTB accesses
system.switch_cpus01.itb.fetch_hits        1300498233                       # ITB hits
system.switch_cpus01.itb.fetch_misses             830                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses    1300499063                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles             1329404900                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts        1301731739                       # Number of instructions committed
system.switch_cpus01.committedOps          1301731739                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses    958562386                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses    417936549                       # Number of float alu accesses
system.switch_cpus01.num_func_calls          21907457                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts     91572416                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts          958562386                       # number of integer instructions
system.switch_cpus01.num_fp_insts           417936549                       # number of float instructions
system.switch_cpus01.num_int_register_reads   1698601149                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes    664929510                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads    509979191                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes    356726926                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs           317842501                       # number of memory refs
system.switch_cpus01.num_load_insts         254764107                       # Number of load instructions
system.switch_cpus01.num_store_insts         63078394                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     27462302.729221                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles     1301942597.270779                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.979342                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.020658                       # Percentage of idle cycles
system.switch_cpus01.Branches               127203277                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass     91606167      7.04%      7.04% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu       638111234     49.02%     56.06% # Class of executed instruction
system.switch_cpus01.op_class::IntMult        2520428      0.19%     56.25% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd     134611611     10.34%     66.59% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt      13720230      1.05%     68.94% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv       2031984      0.16%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus01.op_class::MemRead      254892356     19.58%     95.14% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite      63078493      4.85%     99.99% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess       141122      0.01%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total       1301735273                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits          254885745                       # DTB read hits
system.switch_cpus02.dtb.read_misses             3277                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses      254434152                       # DTB read accesses
system.switch_cpus02.dtb.write_hits          63167659                       # DTB write hits
system.switch_cpus02.dtb.write_misses             932                       # DTB write misses
system.switch_cpus02.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses      62872035                       # DTB write accesses
system.switch_cpus02.dtb.data_hits          318053404                       # DTB hits
system.switch_cpus02.dtb.data_misses             4209                       # DTB misses
system.switch_cpus02.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus02.dtb.data_accesses      317306187                       # DTB accesses
system.switch_cpus02.itb.fetch_hits        1300549172                       # ITB hits
system.switch_cpus02.itb.fetch_misses            1027                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses    1300550199                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles             1329194040                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts        1302560050                       # Number of instructions committed
system.switch_cpus02.committedOps          1302560050                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses    959341441                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses    417947208                       # Number of float alu accesses
system.switch_cpus02.num_func_calls          21931477                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts     91695345                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts          959341441                       # number of integer instructions
system.switch_cpus02.num_fp_insts           417947208                       # number of float instructions
system.switch_cpus02.num_int_register_reads   1699659150                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes    665480816                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads    509985450                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes    356733254                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs           318091937                       # number of memory refs
system.switch_cpus02.num_load_insts         254921486                       # Number of load instructions
system.switch_cpus02.num_store_insts         63170451                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     26628753.939378                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     1302565286.060622                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.979966                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.020034                       # Percentage of idle cycles
system.switch_cpus02.Branches               127361025                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass     91625214      7.03%      7.03% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu       638638830     49.03%     56.06% # Class of executed instruction
system.switch_cpus02.op_class::IntMult        2522275      0.19%     56.26% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     56.26% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd     134613615     10.33%     66.59% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt      13721405      1.05%     68.93% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv       2032271      0.16%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus02.op_class::MemRead      255064401     19.58%     95.14% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite      63171218      4.85%     99.99% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess       153382      0.01%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total       1302564259                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits          259268820                       # DTB read hits
system.switch_cpus03.dtb.read_misses             2970                       # DTB read misses
system.switch_cpus03.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses      258903408                       # DTB read accesses
system.switch_cpus03.dtb.write_hits          64234161                       # DTB write hits
system.switch_cpus03.dtb.write_misses             821                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses      63993232                       # DTB write accesses
system.switch_cpus03.dtb.data_hits          323502981                       # DTB hits
system.switch_cpus03.dtb.data_misses             3791                       # DTB misses
system.switch_cpus03.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus03.dtb.data_accesses      322896640                       # DTB accesses
system.switch_cpus03.itb.fetch_hits        1323438783                       # ITB hits
system.switch_cpus03.itb.fetch_misses             909                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses    1323439692                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles             1329404933                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts        1324890847                       # Number of instructions committed
system.switch_cpus03.committedOps          1324890847                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses    975685701                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses    425268822                       # Number of float alu accesses
system.switch_cpus03.num_func_calls          22298833                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts     93214961                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts          975685701                       # number of integer instructions
system.switch_cpus03.num_fp_insts           425268822                       # number of float instructions
system.switch_cpus03.num_int_register_reads   1728815881                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes    676815006                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads    518924997                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes    362984307                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs           323540601                       # number of memory refs
system.switch_cpus03.num_load_insts         259304206                       # Number of load instructions
system.switch_cpus03.num_store_insts         64236395                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     4299162.144616                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     1325105770.855384                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.996766                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.003234                       # Percentage of idle cycles
system.switch_cpus03.Branches               129483577                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass     93216438      7.04%      7.04% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu       649484644     49.02%     56.06% # Class of executed instruction
system.switch_cpus03.op_class::IntMult        2565630      0.19%     56.25% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd     136975033     10.34%     66.59% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp      17086003      1.29%     67.88% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt      13962126      1.05%     68.93% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult     85701054      6.47%     75.40% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv       2067908      0.16%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt         5096      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus03.op_class::MemRead      259439294     19.58%     95.14% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite      64236645      4.85%     99.99% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess       154767      0.01%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total       1324894638                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits          254746251                       # DTB read hits
system.switch_cpus04.dtb.read_misses             3502                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses      254425564                       # DTB read accesses
system.switch_cpus04.dtb.write_hits          63071162                       # DTB write hits
system.switch_cpus04.dtb.write_misses            1014                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses      62869386                       # DTB write accesses
system.switch_cpus04.dtb.data_hits          317817413                       # DTB hits
system.switch_cpus04.dtb.data_misses             4516                       # DTB misses
system.switch_cpus04.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus04.dtb.data_accesses      317294950                       # DTB accesses
system.switch_cpus04.itb.fetch_hits        1300432450                       # ITB hits
system.switch_cpus04.itb.fetch_misses             897                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses    1300433347                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles             1329405004                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts        1301709924                       # Number of instructions committed
system.switch_cpus04.committedOps          1301709924                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses    958528454                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses    417946023                       # Number of float alu accesses
system.switch_cpus04.num_func_calls          21910890                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts     91557210                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts          958528454                       # number of integer instructions
system.switch_cpus04.num_fp_insts           417946023                       # number of float instructions
system.switch_cpus04.num_int_register_reads   1698544460                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes    664910061                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads    509985221                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes    356732893                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs           317855392                       # number of memory refs
system.switch_cpus04.num_load_insts         254781931                       # Number of load instructions
system.switch_cpus04.num_store_insts         63073461                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     27483068.173205                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     1301921935.826795                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.979327                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.020673                       # Percentage of idle cycles
system.switch_cpus04.Branches               127192965                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass     91612442      7.04%      7.04% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu       638053871     49.02%     56.05% # Class of executed instruction
system.switch_cpus04.op_class::IntMult        2521303      0.19%     56.25% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd     134614029     10.34%     66.59% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp      16790117      1.29%     67.88% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt      13721758      1.05%     68.93% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv       2032397      0.16%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus04.op_class::MemRead      254911526     19.58%     95.14% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite      63073540      4.85%     99.99% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess       151925      0.01%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total       1301714440                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits          254750872                       # DTB read hits
system.switch_cpus05.dtb.read_misses             3221                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses      254416462                       # DTB read accesses
system.switch_cpus05.dtb.write_hits          63085946                       # DTB write hits
system.switch_cpus05.dtb.write_misses             946                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses      62874703                       # DTB write accesses
system.switch_cpus05.dtb.data_hits          317836818                       # DTB hits
system.switch_cpus05.dtb.data_misses             4167                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses      317291165                       # DTB accesses
system.switch_cpus05.itb.fetch_hits        1300410069                       # ITB hits
system.switch_cpus05.itb.fetch_misses             861                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses    1300410930                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles             1329405056                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts        1301755682                       # Number of instructions committed
system.switch_cpus05.committedOps          1301755682                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses    958581206                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses    417938091                       # Number of float alu accesses
system.switch_cpus05.num_func_calls          21911687                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts     91569010                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts          958581206                       # number of integer instructions
system.switch_cpus05.num_fp_insts           417938091                       # number of float instructions
system.switch_cpus05.num_int_register_reads   1698616487                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes    664939257                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads    509979983                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes    356727667                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs           317874193                       # number of memory refs
system.switch_cpus05.num_load_insts         254785997                       # Number of load instructions
system.switch_cpus05.num_store_insts         63088196                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     27437686.043118                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles     1301967369.956882                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.979361                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.020639                       # Percentage of idle cycles
system.switch_cpus05.Branches               127204232                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass     91608910      7.04%      7.04% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu       638091099     49.02%     56.05% # Class of executed instruction
system.switch_cpus05.op_class::IntMult        2520893      0.19%     56.25% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd     134611763     10.34%     66.59% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt      13720289      1.05%     68.93% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv       2032004      0.16%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus05.op_class::MemRead      254915907     19.58%     95.14% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite      63088367      4.85%     99.99% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess       148969      0.01%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total       1301759849                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits          254730936                       # DTB read hits
system.switch_cpus06.dtb.read_misses             3266                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses      254427374                       # DTB read accesses
system.switch_cpus06.dtb.write_hits          63077386                       # DTB write hits
system.switch_cpus06.dtb.write_misses             926                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses      62878015                       # DTB write accesses
system.switch_cpus06.dtb.data_hits          317808322                       # DTB hits
system.switch_cpus06.dtb.data_misses             4192                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses      317305389                       # DTB accesses
system.switch_cpus06.itb.fetch_hits        1300419676                       # ITB hits
system.switch_cpus06.itb.fetch_misses             849                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses    1300420525                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles             1329405115                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts        1301634398                       # Number of instructions committed
system.switch_cpus06.committedOps          1301634398                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses    958461897                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses    417940226                       # Number of float alu accesses
system.switch_cpus06.num_func_calls          21908309                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts     91547199                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts          958461897                       # number of integer instructions
system.switch_cpus06.num_fp_insts           417940226                       # number of float instructions
system.switch_cpus06.num_int_register_reads   1698460030                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes    664851042                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads    509981587                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes    356729278                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs           317845550                       # number of memory refs
system.switch_cpus06.num_load_insts         254766032                       # Number of load instructions
system.switch_cpus06.num_store_insts         63079518                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     27558981.523033                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles     1301846133.476967                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.979270                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.020730                       # Percentage of idle cycles
system.switch_cpus06.Branches               127176735                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass     91609931      7.04%      7.04% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu       637998663     49.02%     56.05% # Class of executed instruction
system.switch_cpus06.op_class::IntMult        2520700      0.19%     56.25% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd     134612638     10.34%     66.59% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt      13720913      1.05%     68.93% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv       2032151      0.16%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus06.op_class::MemRead      254894523     19.58%     95.14% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite      63079647      4.85%     99.99% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess       147776      0.01%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total       1301638590                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits          254738691                       # DTB read hits
system.switch_cpus07.dtb.read_misses             2907                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses      254425865                       # DTB read accesses
system.switch_cpus07.dtb.write_hits          63075989                       # DTB write hits
system.switch_cpus07.dtb.write_misses             783                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses      62876193                       # DTB write accesses
system.switch_cpus07.dtb.data_hits          317814680                       # DTB hits
system.switch_cpus07.dtb.data_misses             3690                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses      317302058                       # DTB accesses
system.switch_cpus07.itb.fetch_hits        1300589303                       # ITB hits
system.switch_cpus07.itb.fetch_misses             851                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses    1300590154                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles             1329405168                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts        1301830375                       # Number of instructions committed
system.switch_cpus07.committedOps          1301830375                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses    958655551                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses    417939135                       # Number of float alu accesses
system.switch_cpus07.num_func_calls          21908365                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts     91583125                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts          958655551                       # number of integer instructions
system.switch_cpus07.num_fp_insts           417939135                       # number of float instructions
system.switch_cpus07.num_int_register_reads   1698730378                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes    665011129                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads    509980934                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes    356728751                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs           317851221                       # number of memory refs
system.switch_cpus07.num_load_insts         254773274                       # Number of load instructions
system.switch_cpus07.num_store_insts         63077947                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     27363472.565851                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles     1302041695.434149                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.979417                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.020583                       # Percentage of idle cycles
system.switch_cpus07.Branches               127217026                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass     91608230      7.04%      7.04% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu       638194653     49.02%     56.06% # Class of executed instruction
system.switch_cpus07.op_class::IntMult        2520776      0.19%     56.25% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd     134612437     10.34%     66.59% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt      13720795      1.05%     68.94% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv       2032114      0.16%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus07.op_class::MemRead      254901632     19.58%     95.14% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite      63078056      4.85%     99.99% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess       143724      0.01%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total       1301834065                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits          254747241                       # DTB read hits
system.switch_cpus08.dtb.read_misses             3053                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses      254438557                       # DTB read accesses
system.switch_cpus08.dtb.write_hits          63073262                       # DTB write hits
system.switch_cpus08.dtb.write_misses             887                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses      62881337                       # DTB write accesses
system.switch_cpus08.dtb.data_hits          317820503                       # DTB hits
system.switch_cpus08.dtb.data_misses             3940                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses      317319894                       # DTB accesses
system.switch_cpus08.itb.fetch_hits        1300596232                       # ITB hits
system.switch_cpus08.itb.fetch_misses             835                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses    1300597067                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles             1329405224                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts        1301813985                       # Number of instructions committed
system.switch_cpus08.committedOps          1301813985                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses    958637917                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses    417941345                       # Number of float alu accesses
system.switch_cpus08.num_func_calls          21908351                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts     91580785                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts          958637917                       # number of integer instructions
system.switch_cpus08.num_fp_insts           417941345                       # number of float instructions
system.switch_cpus08.num_int_register_reads   1698700285                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes    664997223                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads    509982434                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes    356730154                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs           317857129                       # number of memory refs
system.switch_cpus08.num_load_insts         254781877                       # Number of load instructions
system.switch_cpus08.num_store_insts         63075252                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     27379633.286068                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles     1302025590.713932                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.979405                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.020595                       # Percentage of idle cycles
system.switch_cpus08.Branches               127215760                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass     91608523      7.04%      7.04% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu       638170669     49.02%     56.06% # Class of executed instruction
system.switch_cpus08.op_class::IntMult        2520951      0.19%     56.25% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd     134613083     10.34%     66.59% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt      13721226      1.05%     68.94% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv       2032224      0.16%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus08.op_class::MemRead      254909769     19.58%     95.14% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite      63075279      4.85%     99.99% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess       144553      0.01%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total       1301817925                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits          254694778                       # DTB read hits
system.switch_cpus09.dtb.read_misses             3028                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses      254411375                       # DTB read accesses
system.switch_cpus09.dtb.write_hits          63047401                       # DTB write hits
system.switch_cpus09.dtb.write_misses             848                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses      62865572                       # DTB write accesses
system.switch_cpus09.dtb.data_hits          317742179                       # DTB hits
system.switch_cpus09.dtb.data_misses             3876                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses      317276947                       # DTB accesses
system.switch_cpus09.itb.fetch_hits        1300395330                       # ITB hits
system.switch_cpus09.itb.fetch_misses             828                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses    1300396158                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles             1329405279                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts        1301512205                       # Number of instructions committed
system.switch_cpus09.committedOps          1301512205                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses    958343945                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses    417939089                       # Number of float alu accesses
system.switch_cpus09.num_func_calls          21904037                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts     91539338                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts          958343945                       # number of integer instructions
system.switch_cpus09.num_fp_insts           417939089                       # number of float instructions
system.switch_cpus09.num_int_register_reads   1698291927                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes    664772162                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads    509980954                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes    356728672                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs           317778720                       # number of memory refs
system.switch_cpus09.num_load_insts         254729346                       # Number of load instructions
system.switch_cpus09.num_store_insts         63049374                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     27681533.399306                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles     1301723745.600694                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.979178                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.020822                       # Percentage of idle cycles
system.switch_cpus09.Branches               127164870                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass     91607379      7.04%      7.04% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu       637954293     49.02%     56.05% # Class of executed instruction
system.switch_cpus09.op_class::IntMult        2520572      0.19%     56.25% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd     134612424     10.34%     66.59% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt      13720792      1.05%     68.94% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv       2032112      0.16%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus09.op_class::MemRead      254856925     19.58%     95.14% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite      63049451      4.84%     99.99% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess       140485      0.01%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total       1301516081                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits          254764510                       # DTB read hits
system.switch_cpus10.dtb.read_misses             2970                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses      254432494                       # DTB read accesses
system.switch_cpus10.dtb.write_hits          63093278                       # DTB write hits
system.switch_cpus10.dtb.write_misses             870                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses      62876658                       # DTB write accesses
system.switch_cpus10.dtb.data_hits          317857788                       # DTB hits
system.switch_cpus10.dtb.data_misses             3840                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses      317309152                       # DTB accesses
system.switch_cpus10.itb.fetch_hits        1300471739                       # ITB hits
system.switch_cpus10.itb.fetch_misses             858                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses    1300472597                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles             1329405340                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts        1301810284                       # Number of instructions committed
system.switch_cpus10.committedOps          1301810284                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses    958628590                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses    417941243                       # Number of float alu accesses
system.switch_cpus10.num_func_calls          21912643                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts     91571981                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts          958628590                       # number of integer instructions
system.switch_cpus10.num_fp_insts           417941243                       # number of float instructions
system.switch_cpus10.num_int_register_reads   1698689255                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes    664976210                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads    509982283                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes    356730003                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs           317894376                       # number of memory refs
system.switch_cpus10.num_load_insts         254799013                       # Number of load instructions
system.switch_cpus10.num_store_insts         63095363                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     27383420.276791                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles     1302021919.723209                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.979402                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.020598                       # Percentage of idle cycles
system.switch_cpus10.Branches               127211816                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass     91609733      7.04%      7.04% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu       638121445     49.02%     56.05% # Class of executed instruction
system.switch_cpus10.op_class::IntMult        2521098      0.19%     56.25% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd     134612904     10.34%     66.59% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt      13721097      1.05%     68.93% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv       2032188      0.16%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus10.op_class::MemRead      254929965     19.58%     95.14% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite      63095499      4.85%     99.99% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess       148547      0.01%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total       1301814124                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits          254750012                       # DTB read hits
system.switch_cpus11.dtb.read_misses             3030                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses      254424521                       # DTB read accesses
system.switch_cpus11.dtb.write_hits          63081385                       # DTB write hits
system.switch_cpus11.dtb.write_misses             846                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses      62873514                       # DTB write accesses
system.switch_cpus11.dtb.data_hits          317831397                       # DTB hits
system.switch_cpus11.dtb.data_misses             3876                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses      317298035                       # DTB accesses
system.switch_cpus11.itb.fetch_hits        1300547770                       # ITB hits
system.switch_cpus11.itb.fetch_misses             849                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses    1300548619                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles             1329405397                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts        1301852482                       # Number of instructions committed
system.switch_cpus11.committedOps          1301852482                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses    958674719                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses    417939934                       # Number of float alu accesses
system.switch_cpus11.num_func_calls          21911313                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts     91579469                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts          958674719                       # number of integer instructions
system.switch_cpus11.num_fp_insts           417939934                       # number of float instructions
system.switch_cpus11.num_int_register_reads   1698756315                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes    665027507                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads    509981387                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes    356729167                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs           317868013                       # number of memory refs
system.switch_cpus11.num_load_insts         254784603                       # Number of load instructions
system.switch_cpus11.num_store_insts         63083410                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     27341191.735618                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles     1302064205.264382                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.979434                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.020566                       # Percentage of idle cycles
system.switch_cpus11.Branches               127218103                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass     91608454      7.04%      7.04% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu       638195768     49.02%     56.06% # Class of executed instruction
system.switch_cpus11.op_class::IntMult        2520795      0.19%     56.25% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd     134612615     10.34%     66.59% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt      13720873      1.05%     68.94% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv       2032160      0.16%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus11.op_class::MemRead      254913422     19.58%     95.14% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite      63083523      4.85%     99.99% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess       147100      0.01%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total       1301856358                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits          254761810                       # DTB read hits
system.switch_cpus12.dtb.read_misses             2793                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses      254446917                       # DTB read accesses
system.switch_cpus12.dtb.write_hits          63091428                       # DTB write hits
system.switch_cpus12.dtb.write_misses             786                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses      62894918                       # DTB write accesses
system.switch_cpus12.dtb.data_hits          317853238                       # DTB hits
system.switch_cpus12.dtb.data_misses             3579                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses      317341835                       # DTB accesses
system.switch_cpus12.itb.fetch_hits        1300655450                       # ITB hits
system.switch_cpus12.itb.fetch_misses             827                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses    1300656277                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles             1329405445                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts        1301885668                       # Number of instructions committed
system.switch_cpus12.committedOps          1301885668                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses    958710512                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses    417940822                       # Number of float alu accesses
system.switch_cpus12.num_func_calls          21908317                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts     91592274                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts          958710512                       # number of integer instructions
system.switch_cpus12.num_fp_insts           417940822                       # number of float instructions
system.switch_cpus12.num_int_register_reads   1698806054                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes    665041150                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads    509982110                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes    356729861                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs           317889308                       # number of memory refs
system.switch_cpus12.num_load_insts         254796010                       # Number of load instructions
system.switch_cpus12.num_store_insts         63093298                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     27308313.493243                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles     1302097131.506757                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.979458                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.020542                       # Percentage of idle cycles
system.switch_cpus12.Branches               127227031                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass     91607624      7.04%      7.04% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu       638213204     49.02%     56.06% # Class of executed instruction
system.switch_cpus12.op_class::IntMult        2520878      0.19%     56.25% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd     134612985     10.34%     66.59% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt      13721155      1.05%     68.94% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv       2032212      0.16%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus12.op_class::MemRead      254923974     19.58%     95.14% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite      63093345      4.85%     99.99% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess       142222      0.01%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total       1301889247                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits          254760976                       # DTB read hits
system.switch_cpus13.dtb.read_misses             1404                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses      254448291                       # DTB read accesses
system.switch_cpus13.dtb.write_hits          63079072                       # DTB write hits
system.switch_cpus13.dtb.write_misses             503                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses      62886501                       # DTB write accesses
system.switch_cpus13.dtb.data_hits          317840048                       # DTB hits
system.switch_cpus13.dtb.data_misses             1907                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses      317334792                       # DTB accesses
system.switch_cpus13.itb.fetch_hits        1300517914                       # ITB hits
system.switch_cpus13.itb.fetch_misses              87                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses    1300518001                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles             1329405507                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts        1301739356                       # Number of instructions committed
system.switch_cpus13.committedOps          1301739356                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses    958569153                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses    417944751                       # Number of float alu accesses
system.switch_cpus13.num_func_calls          21908401                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts     91580629                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts          958569153                       # number of integer instructions
system.switch_cpus13.num_fp_insts           417944751                       # number of float instructions
system.switch_cpus13.num_int_register_reads   1698608289                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes    664923001                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads    509985105                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes    356733052                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs           317873425                       # number of memory refs
system.switch_cpus13.num_load_insts         254792944                       # Number of load instructions
system.switch_cpus13.num_store_insts         63080481                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     27457069.433764                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles     1301948437.566236                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.979346                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.020654                       # Percentage of idle cycles
system.switch_cpus13.Branches               127216381                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass     91601291      7.04%      7.04% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu       638108563     49.02%     56.06% # Class of executed instruction
system.switch_cpus13.op_class::IntMult        2521436      0.19%     56.25% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd     134614464     10.34%     66.59% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp      16790116      1.29%     67.88% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt      13722136      1.05%     68.94% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult     84226524      6.47%     75.41% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv       2032460      0.16%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus13.op_class::MemRead      254920913     19.58%     95.15% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite      63080565      4.85%     99.99% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess       117787      0.01%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total       1301741263                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits          254752095                       # DTB read hits
system.switch_cpus14.dtb.read_misses             2943                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses      254422570                       # DTB read accesses
system.switch_cpus14.dtb.write_hits          63085206                       # DTB write hits
system.switch_cpus14.dtb.write_misses             894                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses      62874776                       # DTB write accesses
system.switch_cpus14.dtb.data_hits          317837301                       # DTB hits
system.switch_cpus14.dtb.data_misses             3837                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses      317297346                       # DTB accesses
system.switch_cpus14.itb.fetch_hits        1300516443                       # ITB hits
system.switch_cpus14.itb.fetch_misses             799                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses    1300517242                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles             1329405560                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts        1301824318                       # Number of instructions committed
system.switch_cpus14.committedOps          1301824318                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses    958649806                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses    417938933                       # Number of float alu accesses
system.switch_cpus14.num_func_calls          21910704                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts     91577744                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts          958649806                       # number of integer instructions
system.switch_cpus14.num_fp_insts           417938933                       # number of float instructions
system.switch_cpus14.num_int_register_reads   1698718181                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes    665001216                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads    509980790                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes    356728489                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs           317873885                       # number of memory refs
system.switch_cpus14.num_load_insts         254786659                       # Number of load instructions
system.switch_cpus14.num_store_insts         63087226                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     27369450.584543                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles     1302036109.415457                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.979412                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.020588                       # Percentage of idle cycles
system.switch_cpus14.Branches               127213421                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass     91608193      7.04%      7.04% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu       638162912     49.02%     56.06% # Class of executed instruction
system.switch_cpus14.op_class::IntMult        2520801      0.19%     56.25% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd     134612299     10.34%     66.59% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp      16790115      1.29%     67.88% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt      13720697      1.05%     68.93% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult     84226524      6.47%     75.40% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv       2032096      0.16%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt         5008      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus14.op_class::MemRead      254915267     19.58%     95.14% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite      63087308      4.85%     99.99% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess       146935      0.01%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total       1301828155                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits          250258378                       # DTB read hits
system.switch_cpus15.dtb.read_misses             3096                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses      249952608                       # DTB read accesses
system.switch_cpus15.dtb.write_hits          61953898                       # DTB write hits
system.switch_cpus15.dtb.write_misses             866                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses      61758480                       # DTB write accesses
system.switch_cpus15.dtb.data_hits          312212276                       # DTB hits
system.switch_cpus15.dtb.data_misses             3962                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses      311711088                       # DTB accesses
system.switch_cpus15.itb.fetch_hits        1277528508                       # ITB hits
system.switch_cpus15.itb.fetch_misses             805                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses    1277529313                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles             1329405717                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts        1278748104                       # Number of instructions committed
system.switch_cpus15.committedOps          1278748104                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses    941590366                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses    410616210                       # Number of float alu accesses
system.switch_cpus15.num_func_calls          21525415                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts     89931701                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts          941590366                       # number of integer instructions
system.switch_cpus15.num_fp_insts           410616210                       # number of float instructions
system.switch_cpus15.num_int_register_reads   1668583762                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes    653151992                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads    501041096                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes    350477304                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs           312248522                       # number of memory refs
system.switch_cpus15.num_load_insts         250292615                       # Number of load instructions
system.switch_cpus15.num_store_insts         61955907                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     50449224.463652                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles     1278956492.536348                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.962051                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.037949                       # Percentage of idle cycles
system.switch_cpus15.Branches               124939079                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass     90004187      7.04%      7.04% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu       626771631     49.01%     56.05% # Class of executed instruction
system.switch_cpus15.op_class::IntMult        2476682      0.19%     56.25% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     56.25% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd     132251414     10.34%     66.59% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp      16494229      1.29%     67.88% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt      13480413      1.05%     68.93% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult     82751994      6.47%     75.40% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv       1996596      0.16%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt         4920      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     75.56% # Class of executed instruction
system.switch_cpus15.op_class::MemRead      250418888     19.58%     95.14% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite      61956116      4.85%     99.99% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess       144996      0.01%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total       1278752066                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp        1189771                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           6820                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          6820                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty      1840278                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict       312122                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       993133                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq        96113                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       767472                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq       3147846                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp      2794937                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq      1189771                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     10851280                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total     10851280                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1493803                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1493803                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total           12345083                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side    334167744                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total    334167744                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     38685920                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     38685920                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total           372853664                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                     11830936                       # Total snoops (count)
system.system_bus.snoop_fanout::samples      17175164                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.558311                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.496588                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             7586083     44.17%     44.17% # Request fanout histogram
system.system_bus.snoop_fanout::2             9589081     55.83%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total        17175164                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000866                       # Number of seconds simulated
sim_ticks                                   865829000                       # Number of ticks simulated
final_tick                               2934149539000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             2827619769                       # Simulator instruction rate (inst/s)
host_op_rate                               2827609013                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              116462641                       # Simulator tick rate (ticks/s)
host_mem_usage                                 863640                       # Number of bytes of host memory used
host_seconds                                     7.43                       # Real time elapsed on the host
sim_insts                                 21021481748                       # Number of instructions simulated
sim_ops                                   21021481748                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus00.inst         4288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus00.data         4032                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.inst         1600                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus01.data         1344                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.inst       149248                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus02.data        62144                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.inst        30976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus03.data        12160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.inst       107136                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus04.data       215808                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus05.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus06.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.inst         2112                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus07.data         1152                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus08.data          832                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus10.data          384                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus11.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus12.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus13.data          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.inst         2432                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus14.data          896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus15.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            598976                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus00.inst         4288                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus01.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus02.inst       149248                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus03.inst        30976                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus04.inst       107136                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus05.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus06.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus07.inst         2112                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus08.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus12.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus14.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       299392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks        84736                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total          84736                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus00.inst           67                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus00.data           63                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.inst           25                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus01.data           21                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.inst         2332                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus02.data          971                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.inst          484                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus03.data          190                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.inst         1674                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus04.data         3372                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus05.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus06.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.inst           33                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus07.data           18                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus08.data           13                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus10.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus11.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus12.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus13.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.inst           38                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus14.data           14                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus15.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               9359                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1324                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1324                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus00.inst      4952479                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus00.data      4656809                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.inst      1847940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus01.data      1552270                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.inst    172375839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus02.data     71773988                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.inst     35776117                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus03.data     14044344                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.inst    123738059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus04.data    249250141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus05.inst        73918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus06.inst       147835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.inst      2439281                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus07.data      1330517                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.inst      1404434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus08.data       960929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus10.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus11.data       147835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.inst       221753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus12.data       221753                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus13.data       517423                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.inst      2808869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus14.data      1034846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus15.data        73918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            691794800                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus00.inst      4952479                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus01.inst      1847940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus02.inst    172375839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus03.inst     35776117                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus04.inst    123738059                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus05.inst        73918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus06.inst       147835                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus07.inst      2439281                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus08.inst      1404434                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus12.inst       221753                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus14.inst      2808869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       345786524                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks       97866900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            97866900                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks       97866900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.inst      4952479                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus00.data      4656809                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.inst      1847940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus01.data      1552270                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.inst    172375839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus02.data     71773988                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.inst     35776117                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus03.data     14044344                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.inst    123738059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus04.data    249250141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus05.inst        73918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus06.inst       147835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.inst      2439281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus07.data      1330517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.inst      1404434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus08.data       960929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus10.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus11.data       147835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.inst       221753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus12.data       221753                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus13.data       517423                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.inst      2808869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus14.data      1034846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus15.data        73918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           789661700                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus00.data          704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus01.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.inst        44288                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus02.data       325824                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.inst          832                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus03.data        71488                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.inst          960                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus04.data       385408                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus05.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus06.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus07.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus08.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus09.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus10.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus11.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus12.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus13.data          320                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus14.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus15.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            832768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus02.inst        44288                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus03.inst          832                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus04.inst          960                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        46080                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       419072                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         419072                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus00.data           11                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus01.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.inst          692                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus02.data         5091                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.inst           13                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus03.data         1117                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.inst           15                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus04.data         6022                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus05.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus06.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus07.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus08.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus09.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus10.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus11.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus12.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus13.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus14.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus15.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              13012                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         6548                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              6548                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus00.data       813094                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus01.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.inst     51150978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus02.data    376314492                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.inst       960929                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus03.data     82565957                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.inst      1108764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus04.data    445131775                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus05.data        73918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus06.data        73918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus07.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus08.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus09.data        73918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus10.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus11.data       369588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus12.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus13.data       369588                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus14.data       443506                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus15.data       147835                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            961815786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus02.inst     51150978                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus03.inst       960929                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus04.inst      1108764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        53220671                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      484012432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           484012432                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      484012432                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus00.data       813094                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus01.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.inst     51150978                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus02.data    376314492                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.inst       960929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus03.data     82565957                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.inst      1108764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus04.data    445131775                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus05.data        73918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus06.data        73918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus07.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus08.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus09.data        73918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus10.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus11.data       369588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus12.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus13.data       369588                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus14.data       443506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus15.data       147835                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1445828218                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                          0                       # DTB read hits
system.cpu00.dtb.read_misses                        0                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                      0                       # DTB read accesses
system.cpu00.dtb.write_hits                         0                       # DTB write hits
system.cpu00.dtb.write_misses                       0                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                     0                       # DTB write accesses
system.cpu00.dtb.data_hits                          0                       # DTB hits
system.cpu00.dtb.data_misses                        0                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                      0                       # DTB accesses
system.cpu00.itb.fetch_hits                         0                       # ITB hits
system.cpu00.itb.fetch_misses                       0                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                     0                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.numCycles                              0                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu00.kern.inst.quiesce                      0                       # number of quiesce instructions executed
system.cpu00.kern.inst.hwrei                     9230                       # number of hwrei instructions executed
system.cpu00.kern.ipl_count::0                   3950     42.80%     42.80% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::21                  1316     14.26%     57.06% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::22                     1      0.01%     57.07% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::30                     1      0.01%     57.08% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::31                  3961     42.92%    100.00% # number of times we switched to this ipl
system.cpu00.kern.ipl_count::total               9229                       # number of times we switched to this ipl
system.cpu00.kern.ipl_good::0                    3950     42.85%     42.85% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::21                   1316     14.28%     57.13% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::22                      1      0.01%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::30                      1      0.01%     57.15% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::31                   3950     42.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_good::total                9218                       # number of times we switched to this ipl from a different ipl
system.cpu00.kern.ipl_ticks::0              227990500     25.57%     25.57% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::21              98700000     11.07%     36.64% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::22                 49000      0.01%     36.65% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::30                164500      0.02%     36.67% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::31             564628000     63.33%    100.00% # number of cycles we spent at this ipl
system.cpu00.kern.ipl_ticks::total          891532000                       # number of cycles we spent at this ipl
system.cpu00.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::21                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::31               0.997223                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.ipl_used::total            0.998808                       # fraction of swpipl calls that actually changed the ipl
system.cpu00.kern.callpal::swpipl                6595     83.35%     83.35% # number of callpals executed
system.cpu00.kern.callpal::rdps                     1      0.01%     83.37% # number of callpals executed
system.cpu00.kern.callpal::rti                   1316     16.63%    100.00% # number of callpals executed
system.cpu00.kern.callpal::total                 7912                       # number of callpals executed
system.cpu00.kern.mode_switch::kernel            1318                       # number of protection mode switches
system.cpu00.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu00.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu00.kern.mode_good::kernel                 0                      
system.cpu00.kern.mode_good::user                   0                      
system.cpu00.kern.mode_good::idle                   0                      
system.cpu00.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu00.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu00.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu00.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu00.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu00.committedInsts                         0                       # Number of instructions committed
system.cpu00.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu00.num_func_calls                         0                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                          0                       # number of integer instructions
system.cpu00.num_fp_insts                           0                       # number of float instructions
system.cpu00.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu00.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu00.num_mem_refs                           0                       # number of memory refs
system.cpu00.num_load_insts                         0                       # Number of load instructions
system.cpu00.num_store_insts                        0                       # Number of store instructions
system.cpu00.num_idle_cycles                        0                       # Number of idle cycles
system.cpu00.num_busy_cycles                        0                       # Number of busy cycles
system.cpu00.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                          1                       # Percentage of idle cycles
system.cpu00.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu00.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu00.op_class::IntMult                      0                       # Class of executed instruction
system.cpu00.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu00.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu00.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu00.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu00.op_class::MemRead                      0                       # Class of executed instruction
system.cpu00.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu00.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu00.op_class::total                        0                       # Class of executed instruction
system.cpu00.dcache.tags.replacements             104                       # number of replacements
system.cpu00.dcache.tags.tagsinuse         471.780242                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            630271                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs             572                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs         1101.872378                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::switch_cpus00.data   471.780242                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::switch_cpus00.data     0.921446                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.921446                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024          468                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::2          401                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::3           41                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::4           24                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024     0.914062                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1049044                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1049044                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::switch_cpus00.data       323251                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        323251                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::switch_cpus00.data       184209                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total       184209                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::switch_cpus00.data         7931                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total         7931                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::switch_cpus00.data         7723                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         7723                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::switch_cpus00.data       507460                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         507460                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::switch_cpus00.data       507460                       # number of overall hits
system.cpu00.dcache.overall_hits::total        507460                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::switch_cpus00.data          500                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total          500                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::switch_cpus00.data          384                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total          384                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::switch_cpus00.data           56                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::switch_cpus00.data          182                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total          182                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::switch_cpus00.data          884                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total          884                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::switch_cpus00.data          884                       # number of overall misses
system.cpu00.dcache.overall_misses::total          884                       # number of overall misses
system.cpu00.dcache.ReadReq_accesses::switch_cpus00.data       323751                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       323751                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::switch_cpus00.data       184593                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       184593                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::switch_cpus00.data         7987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         7987                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::switch_cpus00.data         7905                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         7905                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::switch_cpus00.data       508344                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       508344                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::switch_cpus00.data       508344                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       508344                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::switch_cpus00.data     0.001544                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.001544                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::switch_cpus00.data     0.002080                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.002080                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::switch_cpus00.data     0.007011                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.007011                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::switch_cpus00.data     0.023023                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.023023                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::switch_cpus00.data     0.001739                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.001739                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::switch_cpus00.data     0.001739                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.001739                       # miss rate for overall accesses
system.cpu00.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks           58                       # number of writebacks
system.cpu00.dcache.writebacks::total              58                       # number of writebacks
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements             148                       # number of replacements
system.cpu00.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs         204328632                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs             660                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs        309588.836364                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst           20                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_blocks::switch_cpus00.inst          492                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.039062                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::switch_cpus00.inst     0.960938                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          366                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3           27                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::4          119                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses         3457948                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses        3457948                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::switch_cpus00.inst      1728752                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total       1728752                       # number of ReadReq hits
system.cpu00.icache.demand_hits::switch_cpus00.inst      1728752                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total        1728752                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::switch_cpus00.inst      1728752                       # number of overall hits
system.cpu00.icache.overall_hits::total       1728752                       # number of overall hits
system.cpu00.icache.ReadReq_misses::switch_cpus00.inst          148                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total          148                       # number of ReadReq misses
system.cpu00.icache.demand_misses::switch_cpus00.inst          148                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total          148                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::switch_cpus00.inst          148                       # number of overall misses
system.cpu00.icache.overall_misses::total          148                       # number of overall misses
system.cpu00.icache.ReadReq_accesses::switch_cpus00.inst      1728900                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total      1728900                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::switch_cpus00.inst      1728900                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total      1728900                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::switch_cpus00.inst      1728900                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total      1728900                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::switch_cpus00.inst     0.000086                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.000086                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::switch_cpus00.inst     0.000086                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.000086                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::switch_cpus00.inst     0.000086                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.000086                       # miss rate for overall accesses
system.cpu00.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks          148                       # number of writebacks
system.cpu00.icache.writebacks::total             148                       # number of writebacks
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                          0                       # DTB read hits
system.cpu01.dtb.read_misses                        0                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                      0                       # DTB read accesses
system.cpu01.dtb.write_hits                         0                       # DTB write hits
system.cpu01.dtb.write_misses                       0                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                     0                       # DTB write accesses
system.cpu01.dtb.data_hits                          0                       # DTB hits
system.cpu01.dtb.data_misses                        0                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                      0                       # DTB accesses
system.cpu01.itb.fetch_hits                         0                       # ITB hits
system.cpu01.itb.fetch_misses                       0                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                     0                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                              0                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu01.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu01.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu01.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu01.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu01.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu01.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu01.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu01.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu01.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu01.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu01.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu01.kern.callpal::total                   21                       # number of callpals executed
system.cpu01.kern.mode_switch::kernel               0                       # number of protection mode switches
system.cpu01.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu01.kern.mode_switch::idle                 2                       # number of protection mode switches
system.cpu01.kern.mode_good::kernel                 0                      
system.cpu01.kern.mode_good::user                   0                      
system.cpu01.kern.mode_good::idle                   0                      
system.cpu01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::idle            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu01.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu01.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu01.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu01.committedInsts                         0                       # Number of instructions committed
system.cpu01.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu01.num_func_calls                         0                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                          0                       # number of integer instructions
system.cpu01.num_fp_insts                           0                       # number of float instructions
system.cpu01.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu01.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu01.num_mem_refs                           0                       # number of memory refs
system.cpu01.num_load_insts                         0                       # Number of load instructions
system.cpu01.num_store_insts                        0                       # Number of store instructions
system.cpu01.num_idle_cycles                        0                       # Number of idle cycles
system.cpu01.num_busy_cycles                        0                       # Number of busy cycles
system.cpu01.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                          1                       # Percentage of idle cycles
system.cpu01.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu01.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu01.op_class::IntMult                      0                       # Class of executed instruction
system.cpu01.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu01.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu01.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu01.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu01.op_class::MemRead                      0                       # Class of executed instruction
system.cpu01.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu01.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu01.op_class::total                        0                       # Class of executed instruction
system.cpu01.dcache.tags.replacements              38                       # number of replacements
system.cpu01.dcache.tags.tagsinuse         448.607334                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs            258941                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             476                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs          543.993697                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::switch_cpus01.data   448.607334                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::switch_cpus01.data     0.876186                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.876186                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2          180                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::3          250                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::4            8                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses            1386                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses           1386                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::switch_cpus01.data          366                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total           366                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::switch_cpus01.data          237                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::switch_cpus01.data            6                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::switch_cpus01.data            4                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::switch_cpus01.data          603                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total            603                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::switch_cpus01.data          603                       # number of overall hits
system.cpu01.dcache.overall_hits::total           603                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::switch_cpus01.data           47                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::switch_cpus01.data            4                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::switch_cpus01.data            1                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::switch_cpus01.data            3                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::switch_cpus01.data           51                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::switch_cpus01.data           51                       # number of overall misses
system.cpu01.dcache.overall_misses::total           51                       # number of overall misses
system.cpu01.dcache.ReadReq_accesses::switch_cpus01.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::switch_cpus01.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::switch_cpus01.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::switch_cpus01.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::switch_cpus01.data          654                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::switch_cpus01.data          654                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::switch_cpus01.data     0.113801                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.113801                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::switch_cpus01.data     0.016598                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.016598                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::switch_cpus01.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::switch_cpus01.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::switch_cpus01.data     0.077982                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.077982                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::switch_cpus01.data     0.077982                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.077982                       # miss rate for overall accesses
system.cpu01.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks           22                       # number of writebacks
system.cpu01.dcache.writebacks::total              22                       # number of writebacks
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements              77                       # number of replacements
system.cpu01.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs         237696975                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             588                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs        404246.556122                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst           25                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_blocks::switch_cpus01.inst          486                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.048828                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::switch_cpus01.inst     0.949219                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          283                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::3           38                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses            3909                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses           3909                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::switch_cpus01.inst         1839                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total          1839                       # number of ReadReq hits
system.cpu01.icache.demand_hits::switch_cpus01.inst         1839                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total           1839                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::switch_cpus01.inst         1839                       # number of overall hits
system.cpu01.icache.overall_hits::total          1839                       # number of overall hits
system.cpu01.icache.ReadReq_misses::switch_cpus01.inst           77                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu01.icache.demand_misses::switch_cpus01.inst           77                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::switch_cpus01.inst           77                       # number of overall misses
system.cpu01.icache.overall_misses::total           77                       # number of overall misses
system.cpu01.icache.ReadReq_accesses::switch_cpus01.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::switch_cpus01.inst         1916                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::switch_cpus01.inst         1916                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::switch_cpus01.inst     0.040188                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.040188                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::switch_cpus01.inst     0.040188                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.040188                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::switch_cpus01.inst     0.040188                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.040188                       # miss rate for overall accesses
system.cpu01.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu01.icache.writebacks::total              77                       # number of writebacks
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                          0                       # DTB read hits
system.cpu02.dtb.read_misses                        0                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                      0                       # DTB read accesses
system.cpu02.dtb.write_hits                         0                       # DTB write hits
system.cpu02.dtb.write_misses                       0                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                     0                       # DTB write accesses
system.cpu02.dtb.data_hits                          0                       # DTB hits
system.cpu02.dtb.data_misses                        0                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                      0                       # DTB accesses
system.cpu02.itb.fetch_hits                         0                       # ITB hits
system.cpu02.itb.fetch_misses                       0                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                     0                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                              0                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu02.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu02.kern.inst.hwrei                     4351                       # number of hwrei instructions executed
system.cpu02.kern.ipl_count::0                   1276     46.57%     46.57% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::22                     1      0.04%     46.61% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::30                     1      0.04%     46.64% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::31                  1462     53.36%    100.00% # number of times we switched to this ipl
system.cpu02.kern.ipl_count::total               2740                       # number of times we switched to this ipl
system.cpu02.kern.ipl_good::0                    1276     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::22                      1      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::30                      1      0.04%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::31                   1275     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_good::total                2553                       # number of times we switched to this ipl from a different ipl
system.cpu02.kern.ipl_ticks::0              577733500     87.51%     87.51% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::22                 49000      0.01%     87.52% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::30                164500      0.02%     87.54% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::31              82261000     12.46%    100.00% # number of cycles we spent at this ipl
system.cpu02.kern.ipl_ticks::total          660208000                       # number of cycles we spent at this ipl
system.cpu02.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::31               0.872093                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.ipl_used::total            0.931752                       # fraction of swpipl calls that actually changed the ipl
system.cpu02.kern.syscall::2                        1      1.37%      1.37% # number of syscalls executed
system.cpu02.kern.syscall::3                        1      1.37%      2.74% # number of syscalls executed
system.cpu02.kern.syscall::4                       68     93.15%     95.89% # number of syscalls executed
system.cpu02.kern.syscall::19                       1      1.37%     97.26% # number of syscalls executed
system.cpu02.kern.syscall::54                       1      1.37%     98.63% # number of syscalls executed
system.cpu02.kern.syscall::71                       1      1.37%    100.00% # number of syscalls executed
system.cpu02.kern.syscall::total                   73                       # number of syscalls executed
system.cpu02.kern.callpal::wripir                   1      0.03%      0.03% # number of callpals executed
system.cpu02.kern.callpal::swpctx                  21      0.56%      0.58% # number of callpals executed
system.cpu02.kern.callpal::tbi                      2      0.05%      0.64% # number of callpals executed
system.cpu02.kern.callpal::swpipl                2634     69.74%     70.37% # number of callpals executed
system.cpu02.kern.callpal::rdps                     2      0.05%     70.43% # number of callpals executed
system.cpu02.kern.callpal::rdusp                    1      0.03%     70.45% # number of callpals executed
system.cpu02.kern.callpal::rti                    104      2.75%     73.21% # number of callpals executed
system.cpu02.kern.callpal::callsys                 82      2.17%     75.38% # number of callpals executed
system.cpu02.kern.callpal::imb                      5      0.13%     75.51% # number of callpals executed
system.cpu02.kern.callpal::rdunique               925     24.49%    100.00% # number of callpals executed
system.cpu02.kern.callpal::total                 3777                       # number of callpals executed
system.cpu02.kern.mode_switch::kernel             126                       # number of protection mode switches
system.cpu02.kern.mode_switch::user               103                       # number of protection mode switches
system.cpu02.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu02.kern.mode_good::kernel               104                      
system.cpu02.kern.mode_good::user                 103                      
system.cpu02.kern.mode_good::idle                   0                      
system.cpu02.kern.mode_switch_good::kernel     0.825397                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu02.kern.mode_switch_good::total     0.903930                       # fraction of useful protection mode switches
system.cpu02.kern.mode_ticks::kernel        329462500     55.94%     55.94% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::user          259527500     44.06%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu02.kern.swap_context                     21                       # number of times the context was actually changed
system.cpu02.committedInsts                         0                       # Number of instructions committed
system.cpu02.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu02.num_func_calls                         0                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                          0                       # number of integer instructions
system.cpu02.num_fp_insts                           0                       # number of float instructions
system.cpu02.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu02.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu02.num_mem_refs                           0                       # number of memory refs
system.cpu02.num_load_insts                         0                       # Number of load instructions
system.cpu02.num_store_insts                        0                       # Number of store instructions
system.cpu02.num_idle_cycles                        0                       # Number of idle cycles
system.cpu02.num_busy_cycles                        0                       # Number of busy cycles
system.cpu02.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                          1                       # Percentage of idle cycles
system.cpu02.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu02.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu02.op_class::IntMult                      0                       # Class of executed instruction
system.cpu02.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu02.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu02.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu02.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu02.op_class::MemRead                      0                       # Class of executed instruction
system.cpu02.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu02.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu02.op_class::total                        0                       # Class of executed instruction
system.cpu02.dcache.tags.replacements           10096                       # number of replacements
system.cpu02.dcache.tags.tagsinuse         489.558789                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs            362509                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs           10503                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           34.514805                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::switch_cpus02.data   489.558789                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::switch_cpus02.data     0.956170                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.956170                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024          407                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2          407                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.794922                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses          745664                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses         745664                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::switch_cpus02.data       230196                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total        230196                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::switch_cpus02.data       120307                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total       120307                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::switch_cpus02.data         2807                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total         2807                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::switch_cpus02.data         3093                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total         3093                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::switch_cpus02.data       350503                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total         350503                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::switch_cpus02.data       350503                       # number of overall hits
system.cpu02.dcache.overall_hits::total        350503                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::switch_cpus02.data         7144                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         7144                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::switch_cpus02.data         3112                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total         3112                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::switch_cpus02.data          617                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total          617                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::switch_cpus02.data          253                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total          253                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::switch_cpus02.data        10256                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total        10256                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::switch_cpus02.data        10256                       # number of overall misses
system.cpu02.dcache.overall_misses::total        10256                       # number of overall misses
system.cpu02.dcache.ReadReq_accesses::switch_cpus02.data       237340                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total       237340                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::switch_cpus02.data       123419                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total       123419                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::switch_cpus02.data         3424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total         3424                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::switch_cpus02.data         3346                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total         3346                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::switch_cpus02.data       360759                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total       360759                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::switch_cpus02.data       360759                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total       360759                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::switch_cpus02.data     0.030100                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.030100                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::switch_cpus02.data     0.025215                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.025215                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::switch_cpus02.data     0.180199                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.180199                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::switch_cpus02.data     0.075613                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.075613                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::switch_cpus02.data     0.028429                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.028429                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::switch_cpus02.data     0.028429                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.028429                       # miss rate for overall accesses
system.cpu02.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks         5038                       # number of writebacks
system.cpu02.dcache.writebacks::total            5038                       # number of writebacks
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements           14088                       # number of replacements
system.cpu02.icache.tags.tagsinuse         511.948299                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs         105769813                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs           14600                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs         7244.507740                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::switch_cpus02.inst   511.948299                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::switch_cpus02.inst     0.999899                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.999899                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses         2379417                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses        2379417                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::switch_cpus02.inst      1168569                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total       1168569                       # number of ReadReq hits
system.cpu02.icache.demand_hits::switch_cpus02.inst      1168569                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total        1168569                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::switch_cpus02.inst      1168569                       # number of overall hits
system.cpu02.icache.overall_hits::total       1168569                       # number of overall hits
system.cpu02.icache.ReadReq_misses::switch_cpus02.inst        14093                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total        14093                       # number of ReadReq misses
system.cpu02.icache.demand_misses::switch_cpus02.inst        14093                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total        14093                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::switch_cpus02.inst        14093                       # number of overall misses
system.cpu02.icache.overall_misses::total        14093                       # number of overall misses
system.cpu02.icache.ReadReq_accesses::switch_cpus02.inst      1182662                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total      1182662                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::switch_cpus02.inst      1182662                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total      1182662                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::switch_cpus02.inst      1182662                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total      1182662                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::switch_cpus02.inst     0.011916                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.011916                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::switch_cpus02.inst     0.011916                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.011916                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::switch_cpus02.inst     0.011916                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.011916                       # miss rate for overall accesses
system.cpu02.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks        14088                       # number of writebacks
system.cpu02.icache.writebacks::total           14088                       # number of writebacks
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                          0                       # DTB read hits
system.cpu03.dtb.read_misses                        0                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                      0                       # DTB read accesses
system.cpu03.dtb.write_hits                         0                       # DTB write hits
system.cpu03.dtb.write_misses                       0                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                     0                       # DTB write accesses
system.cpu03.dtb.data_hits                          0                       # DTB hits
system.cpu03.dtb.data_misses                        0                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                      0                       # DTB accesses
system.cpu03.itb.fetch_hits                         0                       # ITB hits
system.cpu03.itb.fetch_misses                       0                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                     0                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                              0                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu03.kern.inst.quiesce                      3                       # number of quiesce instructions executed
system.cpu03.kern.inst.hwrei                      799                       # number of hwrei instructions executed
system.cpu03.kern.ipl_count::0                     97     45.54%     45.54% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::22                     1      0.47%     46.01% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::30                     2      0.94%     46.95% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::31                   113     53.05%    100.00% # number of times we switched to this ipl
system.cpu03.kern.ipl_count::total                213                       # number of times we switched to this ipl
system.cpu03.kern.ipl_good::0                      97     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::22                      1      0.51%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::30                      2      1.03%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::31                     95     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_good::total                 195                       # number of times we switched to this ipl from a different ipl
system.cpu03.kern.ipl_ticks::0              678506500     98.93%     98.93% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::22                 49000      0.01%     98.94% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::30                330500      0.05%     98.99% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::31               6947500      1.01%    100.00% # number of cycles we spent at this ipl
system.cpu03.kern.ipl_ticks::total          685833500                       # number of cycles we spent at this ipl
system.cpu03.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::31               0.840708                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.ipl_used::total            0.915493                       # fraction of swpipl calls that actually changed the ipl
system.cpu03.kern.syscall::6                        1     33.33%     33.33% # number of syscalls executed
system.cpu03.kern.syscall::48                       1     33.33%     66.67% # number of syscalls executed
system.cpu03.kern.syscall::59                       1     33.33%    100.00% # number of syscalls executed
system.cpu03.kern.syscall::total                    3                       # number of syscalls executed
system.cpu03.kern.callpal::wripir                   1      0.35%      0.35% # number of callpals executed
system.cpu03.kern.callpal::swpctx                  58     20.28%     20.63% # number of callpals executed
system.cpu03.kern.callpal::tbi                      4      1.40%     22.03% # number of callpals executed
system.cpu03.kern.callpal::swpipl                 140     48.95%     70.98% # number of callpals executed
system.cpu03.kern.callpal::rdps                     3      1.05%     72.03% # number of callpals executed
system.cpu03.kern.callpal::rti                     70     24.48%     96.50% # number of callpals executed
system.cpu03.kern.callpal::callsys                  9      3.15%     99.65% # number of callpals executed
system.cpu03.kern.callpal::imb                      1      0.35%    100.00% # number of callpals executed
system.cpu03.kern.callpal::total                  286                       # number of callpals executed
system.cpu03.kern.mode_switch::kernel             128                       # number of protection mode switches
system.cpu03.kern.mode_switch::user                67                       # number of protection mode switches
system.cpu03.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu03.kern.mode_good::kernel                67                      
system.cpu03.kern.mode_good::user                  67                      
system.cpu03.kern.mode_good::idle                   0                      
system.cpu03.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu03.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu03.kern.mode_ticks::kernel        814618500     99.01%     99.01% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::user            8186500      0.99%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu03.kern.swap_context                     58                       # number of times the context was actually changed
system.cpu03.committedInsts                         0                       # Number of instructions committed
system.cpu03.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu03.num_func_calls                         0                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                          0                       # number of integer instructions
system.cpu03.num_fp_insts                           0                       # number of float instructions
system.cpu03.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu03.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu03.num_mem_refs                           0                       # number of memory refs
system.cpu03.num_load_insts                         0                       # Number of load instructions
system.cpu03.num_store_insts                        0                       # Number of store instructions
system.cpu03.num_idle_cycles                        0                       # Number of idle cycles
system.cpu03.num_busy_cycles                        0                       # Number of busy cycles
system.cpu03.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                          1                       # Percentage of idle cycles
system.cpu03.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu03.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu03.op_class::IntMult                      0                       # Class of executed instruction
system.cpu03.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu03.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu03.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu03.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu03.op_class::MemRead                      0                       # Class of executed instruction
system.cpu03.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu03.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu03.op_class::total                        0                       # Class of executed instruction
system.cpu03.dcache.tags.replacements            1950                       # number of replacements
system.cpu03.dcache.tags.tagsinuse         431.875202                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs            146896                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs            2408                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           61.003322                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::switch_cpus03.data   431.875202                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::switch_cpus03.data     0.843506                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.843506                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2          455                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses           82153                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses          82153                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::switch_cpus03.data        23804                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         23804                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::switch_cpus03.data        13022                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total        13022                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::switch_cpus03.data          433                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total          433                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::switch_cpus03.data          461                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total          461                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::switch_cpus03.data        36826                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          36826                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::switch_cpus03.data        36826                       # number of overall hits
system.cpu03.dcache.overall_hits::total         36826                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::switch_cpus03.data         1575                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         1575                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::switch_cpus03.data          619                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          619                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::switch_cpus03.data           43                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::switch_cpus03.data           14                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           14                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::switch_cpus03.data         2194                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         2194                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::switch_cpus03.data         2194                       # number of overall misses
system.cpu03.dcache.overall_misses::total         2194                       # number of overall misses
system.cpu03.dcache.ReadReq_accesses::switch_cpus03.data        25379                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        25379                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::switch_cpus03.data        13641                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total        13641                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::switch_cpus03.data          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          476                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::switch_cpus03.data          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total          475                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::switch_cpus03.data        39020                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        39020                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::switch_cpus03.data        39020                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        39020                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::switch_cpus03.data     0.062059                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.062059                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::switch_cpus03.data     0.045378                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.045378                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::switch_cpus03.data     0.090336                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.090336                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::switch_cpus03.data     0.029474                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.029474                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::switch_cpus03.data     0.056228                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.056228                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::switch_cpus03.data     0.056228                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.056228                       # miss rate for overall accesses
system.cpu03.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks         1019                       # number of writebacks
system.cpu03.dcache.writebacks::total            1019                       # number of writebacks
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements            1330                       # number of replacements
system.cpu03.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs         294561758                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs            1842                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs        159914.092291                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::switch_cpus03.inst          512                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::switch_cpus03.inst            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          448                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses          286808                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses         286808                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::switch_cpus03.inst       141409                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total        141409                       # number of ReadReq hits
system.cpu03.icache.demand_hits::switch_cpus03.inst       141409                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total         141409                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::switch_cpus03.inst       141409                       # number of overall hits
system.cpu03.icache.overall_hits::total        141409                       # number of overall hits
system.cpu03.icache.ReadReq_misses::switch_cpus03.inst         1330                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total         1330                       # number of ReadReq misses
system.cpu03.icache.demand_misses::switch_cpus03.inst         1330                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total         1330                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::switch_cpus03.inst         1330                       # number of overall misses
system.cpu03.icache.overall_misses::total         1330                       # number of overall misses
system.cpu03.icache.ReadReq_accesses::switch_cpus03.inst       142739                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total       142739                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::switch_cpus03.inst       142739                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total       142739                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::switch_cpus03.inst       142739                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total       142739                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::switch_cpus03.inst     0.009318                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.009318                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::switch_cpus03.inst     0.009318                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.009318                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::switch_cpus03.inst     0.009318                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.009318                       # miss rate for overall accesses
system.cpu03.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks         1330                       # number of writebacks
system.cpu03.icache.writebacks::total            1330                       # number of writebacks
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                          0                       # DTB read hits
system.cpu04.dtb.read_misses                        0                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                      0                       # DTB read accesses
system.cpu04.dtb.write_hits                         0                       # DTB write hits
system.cpu04.dtb.write_misses                       0                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                     0                       # DTB write accesses
system.cpu04.dtb.data_hits                          0                       # DTB hits
system.cpu04.dtb.data_misses                        0                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                      0                       # DTB accesses
system.cpu04.itb.fetch_hits                         0                       # ITB hits
system.cpu04.itb.fetch_misses                       0                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                     0                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                              0                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu04.kern.inst.quiesce                      1                       # number of quiesce instructions executed
system.cpu04.kern.inst.hwrei                     1248                       # number of hwrei instructions executed
system.cpu04.kern.ipl_count::0                    259     49.33%     49.33% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::22                     1      0.19%     49.52% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::30                     1      0.19%     49.71% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::31                   264     50.29%    100.00% # number of times we switched to this ipl
system.cpu04.kern.ipl_count::total                525                       # number of times we switched to this ipl
system.cpu04.kern.ipl_good::0                     257     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::22                      1      0.19%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::30                      1      0.19%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::31                    256     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_good::total                 515                       # number of times we switched to this ipl from a different ipl
system.cpu04.kern.ipl_ticks::0              880311500     98.76%     98.76% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::22                 49000      0.01%     98.77% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::30                112000      0.01%     98.78% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::31              10883500      1.22%    100.00% # number of cycles we spent at this ipl
system.cpu04.kern.ipl_ticks::total          891356000                       # number of cycles we spent at this ipl
system.cpu04.kern.ipl_used::0                0.992278                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::31               0.969697                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.ipl_used::total            0.980952                       # fraction of swpipl calls that actually changed the ipl
system.cpu04.kern.syscall::3                        1      8.33%      8.33% # number of syscalls executed
system.cpu04.kern.syscall::6                        1      8.33%     16.67% # number of syscalls executed
system.cpu04.kern.syscall::17                       1      8.33%     25.00% # number of syscalls executed
system.cpu04.kern.syscall::33                       1      8.33%     33.33% # number of syscalls executed
system.cpu04.kern.syscall::45                       3     25.00%     58.33% # number of syscalls executed
system.cpu04.kern.syscall::71                       4     33.33%     91.67% # number of syscalls executed
system.cpu04.kern.syscall::74                       1      8.33%    100.00% # number of syscalls executed
system.cpu04.kern.syscall::total                   12                       # number of syscalls executed
system.cpu04.kern.callpal::wripir                  15      2.45%      2.45% # number of callpals executed
system.cpu04.kern.callpal::swpctx                  53      8.66%     11.11% # number of callpals executed
system.cpu04.kern.callpal::swpipl                 422     68.95%     80.07% # number of callpals executed
system.cpu04.kern.callpal::rdps                     3      0.49%     80.56% # number of callpals executed
system.cpu04.kern.callpal::wrusp                    1      0.16%     80.72% # number of callpals executed
system.cpu04.kern.callpal::rti                    101     16.50%     97.22% # number of callpals executed
system.cpu04.kern.callpal::callsys                 15      2.45%     99.67% # number of callpals executed
system.cpu04.kern.callpal::imb                      2      0.33%    100.00% # number of callpals executed
system.cpu04.kern.callpal::total                  612                       # number of callpals executed
system.cpu04.kern.mode_switch::kernel             153                       # number of protection mode switches
system.cpu04.kern.mode_switch::user                97                       # number of protection mode switches
system.cpu04.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu04.kern.mode_good::kernel                96                      
system.cpu04.kern.mode_good::user                  97                      
system.cpu04.kern.mode_good::idle                   0                      
system.cpu04.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::user            1                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu04.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu04.kern.mode_ticks::kernel      14488119500     99.48%     99.48% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::user           75501500      0.52%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.mode_ticks::idle                  0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu04.kern.swap_context                     53                       # number of times the context was actually changed
system.cpu04.committedInsts                         0                       # Number of instructions committed
system.cpu04.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu04.num_func_calls                         0                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                          0                       # number of integer instructions
system.cpu04.num_fp_insts                           0                       # number of float instructions
system.cpu04.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu04.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu04.num_mem_refs                           0                       # number of memory refs
system.cpu04.num_load_insts                         0                       # Number of load instructions
system.cpu04.num_store_insts                        0                       # Number of store instructions
system.cpu04.num_idle_cycles                        0                       # Number of idle cycles
system.cpu04.num_busy_cycles                        0                       # Number of busy cycles
system.cpu04.not_idle_fraction                      1                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                          0                       # Percentage of idle cycles
system.cpu04.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu04.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu04.op_class::IntMult                      0                       # Class of executed instruction
system.cpu04.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu04.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu04.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu04.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu04.op_class::MemRead                      0                       # Class of executed instruction
system.cpu04.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu04.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu04.op_class::total                        0                       # Class of executed instruction
system.cpu04.dcache.tags.replacements           12353                       # number of replacements
system.cpu04.dcache.tags.tagsinuse         439.661981                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs            208039                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs           12865                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           16.170929                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::switch_cpus04.data   439.661981                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::switch_cpus04.data     0.858715                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.858715                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           57                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          358909                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         358909                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::switch_cpus04.data        77752                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         77752                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::switch_cpus04.data        80426                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total        80426                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::switch_cpus04.data         1178                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total         1178                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::switch_cpus04.data         1267                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total         1267                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::switch_cpus04.data       158178                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total         158178                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::switch_cpus04.data       158178                       # number of overall hits
system.cpu04.dcache.overall_hits::total        158178                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::switch_cpus04.data         5585                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         5585                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::switch_cpus04.data         6832                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         6832                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::switch_cpus04.data          129                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total          129                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::switch_cpus04.data           34                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           34                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::switch_cpus04.data        12417                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total        12417                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::switch_cpus04.data        12417                       # number of overall misses
system.cpu04.dcache.overall_misses::total        12417                       # number of overall misses
system.cpu04.dcache.ReadReq_accesses::switch_cpus04.data        83337                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        83337                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::switch_cpus04.data        87258                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total        87258                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::switch_cpus04.data         1307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total         1307                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::switch_cpus04.data         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total         1301                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::switch_cpus04.data       170595                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total       170595                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::switch_cpus04.data       170595                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total       170595                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::switch_cpus04.data     0.067017                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.067017                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::switch_cpus04.data     0.078297                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.078297                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::switch_cpus04.data     0.098699                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.098699                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::switch_cpus04.data     0.026134                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.026134                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::switch_cpus04.data     0.072786                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.072786                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::switch_cpus04.data     0.072786                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.072786                       # miss rate for overall accesses
system.cpu04.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks         7972                       # number of writebacks
system.cpu04.dcache.writebacks::total            7972                       # number of writebacks
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements            4483                       # number of replacements
system.cpu04.icache.tags.tagsinuse         511.947303                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs         276056854                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            4994                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs        55277.704045                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::switch_cpus04.inst   511.947303                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::switch_cpus04.inst     0.999897                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.999897                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::0           54                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          132                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses          923332                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses         923332                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::switch_cpus04.inst       454940                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total        454940                       # number of ReadReq hits
system.cpu04.icache.demand_hits::switch_cpus04.inst       454940                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total         454940                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::switch_cpus04.inst       454940                       # number of overall hits
system.cpu04.icache.overall_hits::total        454940                       # number of overall hits
system.cpu04.icache.ReadReq_misses::switch_cpus04.inst         4484                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         4484                       # number of ReadReq misses
system.cpu04.icache.demand_misses::switch_cpus04.inst         4484                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         4484                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::switch_cpus04.inst         4484                       # number of overall misses
system.cpu04.icache.overall_misses::total         4484                       # number of overall misses
system.cpu04.icache.ReadReq_accesses::switch_cpus04.inst       459424                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total       459424                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::switch_cpus04.inst       459424                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total       459424                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::switch_cpus04.inst       459424                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total       459424                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::switch_cpus04.inst     0.009760                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.009760                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::switch_cpus04.inst     0.009760                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.009760                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::switch_cpus04.inst     0.009760                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.009760                       # miss rate for overall accesses
system.cpu04.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks         4483                       # number of writebacks
system.cpu04.icache.writebacks::total            4483                       # number of writebacks
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                          0                       # DTB read hits
system.cpu05.dtb.read_misses                        0                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                      0                       # DTB read accesses
system.cpu05.dtb.write_hits                         0                       # DTB write hits
system.cpu05.dtb.write_misses                       0                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                     0                       # DTB write accesses
system.cpu05.dtb.data_hits                          0                       # DTB hits
system.cpu05.dtb.data_misses                        0                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                      0                       # DTB accesses
system.cpu05.itb.fetch_hits                         0                       # ITB hits
system.cpu05.itb.fetch_misses                       0                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                     0                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                              0                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu05.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu05.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu05.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu05.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu05.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu05.kern.ipl_ticks::0              684960000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::31                563500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu05.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu05.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu05.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu05.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu05.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu05.kern.callpal::total                   19                       # number of callpals executed
system.cpu05.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu05.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu05.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu05.kern.mode_good::kernel                 0                      
system.cpu05.kern.mode_good::user                   0                      
system.cpu05.kern.mode_good::idle                   0                      
system.cpu05.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu05.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu05.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu05.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu05.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu05.committedInsts                         0                       # Number of instructions committed
system.cpu05.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu05.num_func_calls                         0                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                          0                       # number of integer instructions
system.cpu05.num_fp_insts                           0                       # number of float instructions
system.cpu05.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu05.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu05.num_mem_refs                           0                       # number of memory refs
system.cpu05.num_load_insts                         0                       # Number of load instructions
system.cpu05.num_store_insts                        0                       # Number of store instructions
system.cpu05.num_idle_cycles                        0                       # Number of idle cycles
system.cpu05.num_busy_cycles                        0                       # Number of busy cycles
system.cpu05.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                          1                       # Percentage of idle cycles
system.cpu05.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu05.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu05.op_class::IntMult                      0                       # Class of executed instruction
system.cpu05.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu05.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu05.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu05.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu05.op_class::MemRead                      0                       # Class of executed instruction
system.cpu05.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu05.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu05.op_class::total                        0                       # Class of executed instruction
system.cpu05.dcache.tags.replacements               5                       # number of replacements
system.cpu05.dcache.tags.tagsinuse         422.169915                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs           1525664                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             421                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs         3623.904988                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::switch_cpus05.data   422.169915                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::switch_cpus05.data     0.824551                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.824551                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024          416                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::3          395                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::4           14                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses            1384                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses           1384                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::switch_cpus05.data          419                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total           419                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::switch_cpus05.data          231                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total          231                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::switch_cpus05.data            8                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::switch_cpus05.data            4                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::switch_cpus05.data          650                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total            650                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::switch_cpus05.data          650                       # number of overall hits
system.cpu05.dcache.overall_hits::total           650                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::switch_cpus05.data           12                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total           12                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::switch_cpus05.data            4                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::switch_cpus05.data            2                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::switch_cpus05.data            5                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::switch_cpus05.data           16                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total           16                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::switch_cpus05.data           16                       # number of overall misses
system.cpu05.dcache.overall_misses::total           16                       # number of overall misses
system.cpu05.dcache.ReadReq_accesses::switch_cpus05.data          431                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total          431                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::switch_cpus05.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::switch_cpus05.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::switch_cpus05.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::switch_cpus05.data          666                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total          666                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::switch_cpus05.data          666                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total          666                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::switch_cpus05.data     0.027842                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.027842                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::switch_cpus05.data     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.017021                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::switch_cpus05.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::switch_cpus05.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::switch_cpus05.data     0.024024                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.024024                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::switch_cpus05.data     0.024024                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.024024                       # miss rate for overall accesses
system.cpu05.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu05.dcache.writebacks::total               1                       # number of writebacks
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements               3                       # number of replacements
system.cpu05.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs         209962620                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             515                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs        407694.407767                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::switch_cpus05.inst          512                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::switch_cpus05.inst            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::3          357                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::4          152                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses            3915                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses           3915                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::switch_cpus05.inst         1953                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total          1953                       # number of ReadReq hits
system.cpu05.icache.demand_hits::switch_cpus05.inst         1953                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total           1953                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::switch_cpus05.inst         1953                       # number of overall hits
system.cpu05.icache.overall_hits::total          1953                       # number of overall hits
system.cpu05.icache.ReadReq_misses::switch_cpus05.inst            3                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu05.icache.demand_misses::switch_cpus05.inst            3                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total            3                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::switch_cpus05.inst            3                       # number of overall misses
system.cpu05.icache.overall_misses::total            3                       # number of overall misses
system.cpu05.icache.ReadReq_accesses::switch_cpus05.inst         1956                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total         1956                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::switch_cpus05.inst         1956                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total         1956                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::switch_cpus05.inst         1956                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total         1956                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::switch_cpus05.inst     0.001534                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.001534                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::switch_cpus05.inst     0.001534                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.001534                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::switch_cpus05.inst     0.001534                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.001534                       # miss rate for overall accesses
system.cpu05.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks            3                       # number of writebacks
system.cpu05.icache.writebacks::total               3                       # number of writebacks
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                          0                       # DTB read hits
system.cpu06.dtb.read_misses                        0                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                      0                       # DTB read accesses
system.cpu06.dtb.write_hits                         0                       # DTB write hits
system.cpu06.dtb.write_misses                       0                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                     0                       # DTB write accesses
system.cpu06.dtb.data_hits                          0                       # DTB hits
system.cpu06.dtb.data_misses                        0                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                      0                       # DTB accesses
system.cpu06.itb.fetch_hits                         0                       # ITB hits
system.cpu06.itb.fetch_misses                       0                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                     0                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                              0                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu06.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu06.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu06.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu06.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu06.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu06.kern.ipl_ticks::0              684960000     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::31                563500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu06.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu06.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu06.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu06.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu06.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu06.kern.callpal::total                   19                       # number of callpals executed
system.cpu06.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu06.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu06.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu06.kern.mode_good::kernel                 0                      
system.cpu06.kern.mode_good::user                   0                      
system.cpu06.kern.mode_good::idle                   0                      
system.cpu06.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu06.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu06.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu06.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu06.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu06.committedInsts                         0                       # Number of instructions committed
system.cpu06.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu06.num_func_calls                         0                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                          0                       # number of integer instructions
system.cpu06.num_fp_insts                           0                       # number of float instructions
system.cpu06.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu06.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu06.num_mem_refs                           0                       # number of memory refs
system.cpu06.num_load_insts                         0                       # Number of load instructions
system.cpu06.num_store_insts                        0                       # Number of store instructions
system.cpu06.num_idle_cycles                        0                       # Number of idle cycles
system.cpu06.num_busy_cycles                        0                       # Number of busy cycles
system.cpu06.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                          1                       # Percentage of idle cycles
system.cpu06.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu06.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu06.op_class::IntMult                      0                       # Class of executed instruction
system.cpu06.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu06.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu06.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu06.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu06.op_class::MemRead                      0                       # Class of executed instruction
system.cpu06.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu06.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu06.op_class::total                        0                       # Class of executed instruction
system.cpu06.dcache.tags.replacements               6                       # number of replacements
system.cpu06.dcache.tags.tagsinuse         405.896112                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs            832259                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             407                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs         2044.862408                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::switch_cpus06.data   405.896112                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::switch_cpus06.data     0.792766                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.792766                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024          401                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::3          323                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::4           71                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.783203                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses            1355                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses           1355                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::switch_cpus06.data          409                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total           409                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::switch_cpus06.data          232                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total          232                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::switch_cpus06.data            8                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::switch_cpus06.data            4                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::switch_cpus06.data          641                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total            641                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::switch_cpus06.data          641                       # number of overall hits
system.cpu06.dcache.overall_hits::total           641                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::switch_cpus06.data           10                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::switch_cpus06.data            3                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::switch_cpus06.data            1                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::switch_cpus06.data            5                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::switch_cpus06.data           13                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total           13                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::switch_cpus06.data           13                       # number of overall misses
system.cpu06.dcache.overall_misses::total           13                       # number of overall misses
system.cpu06.dcache.ReadReq_accesses::switch_cpus06.data          419                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total          419                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::switch_cpus06.data          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total          235                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::switch_cpus06.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::switch_cpus06.data            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total            9                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::switch_cpus06.data          654                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::switch_cpus06.data          654                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::switch_cpus06.data     0.023866                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.023866                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::switch_cpus06.data     0.012766                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.012766                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::switch_cpus06.data     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.111111                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::switch_cpus06.data     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.555556                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::switch_cpus06.data     0.019878                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.019878                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::switch_cpus06.data     0.019878                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.019878                       # miss rate for overall accesses
system.cpu06.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu06.dcache.writebacks::total               1                       # number of writebacks
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements               2                       # number of replacements
system.cpu06.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs         221763966                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             514                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs        431447.404669                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::switch_cpus06.inst          512                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::switch_cpus06.inst            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::3          310                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::4          200                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses            3854                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses           3854                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::switch_cpus06.inst         1924                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total          1924                       # number of ReadReq hits
system.cpu06.icache.demand_hits::switch_cpus06.inst         1924                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total           1924                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::switch_cpus06.inst         1924                       # number of overall hits
system.cpu06.icache.overall_hits::total          1924                       # number of overall hits
system.cpu06.icache.ReadReq_misses::switch_cpus06.inst            2                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total            2                       # number of ReadReq misses
system.cpu06.icache.demand_misses::switch_cpus06.inst            2                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total            2                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::switch_cpus06.inst            2                       # number of overall misses
system.cpu06.icache.overall_misses::total            2                       # number of overall misses
system.cpu06.icache.ReadReq_accesses::switch_cpus06.inst         1926                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total         1926                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::switch_cpus06.inst         1926                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total         1926                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::switch_cpus06.inst         1926                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total         1926                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::switch_cpus06.inst     0.001038                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.001038                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::switch_cpus06.inst     0.001038                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.001038                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::switch_cpus06.inst     0.001038                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.001038                       # miss rate for overall accesses
system.cpu06.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks            2                       # number of writebacks
system.cpu06.icache.writebacks::total               2                       # number of writebacks
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                          0                       # DTB read hits
system.cpu07.dtb.read_misses                        0                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                      0                       # DTB read accesses
system.cpu07.dtb.write_hits                         0                       # DTB write hits
system.cpu07.dtb.write_misses                       0                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                     0                       # DTB write accesses
system.cpu07.dtb.data_hits                          0                       # DTB hits
system.cpu07.dtb.data_misses                        0                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                      0                       # DTB accesses
system.cpu07.itb.fetch_hits                         0                       # ITB hits
system.cpu07.itb.fetch_misses                       0                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                     0                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                              0                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu07.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu07.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu07.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu07.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu07.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu07.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu07.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu07.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu07.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu07.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu07.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu07.kern.callpal::total                   21                       # number of callpals executed
system.cpu07.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu07.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu07.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu07.kern.mode_good::kernel                 0                      
system.cpu07.kern.mode_good::user                   0                      
system.cpu07.kern.mode_good::idle                   0                      
system.cpu07.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu07.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu07.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu07.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu07.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu07.committedInsts                         0                       # Number of instructions committed
system.cpu07.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu07.num_func_calls                         0                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                          0                       # number of integer instructions
system.cpu07.num_fp_insts                           0                       # number of float instructions
system.cpu07.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu07.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu07.num_mem_refs                           0                       # number of memory refs
system.cpu07.num_load_insts                         0                       # Number of load instructions
system.cpu07.num_store_insts                        0                       # Number of store instructions
system.cpu07.num_idle_cycles                        0                       # Number of idle cycles
system.cpu07.num_busy_cycles                        0                       # Number of busy cycles
system.cpu07.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                          1                       # Percentage of idle cycles
system.cpu07.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu07.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu07.op_class::IntMult                      0                       # Class of executed instruction
system.cpu07.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu07.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu07.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu07.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu07.op_class::MemRead                      0                       # Class of executed instruction
system.cpu07.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu07.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu07.op_class::total                        0                       # Class of executed instruction
system.cpu07.dcache.tags.replacements              33                       # number of replacements
system.cpu07.dcache.tags.tagsinuse         433.464194                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs            291754                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             430                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs          678.497674                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::switch_cpus07.data   433.464194                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::switch_cpus07.data     0.846610                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.846610                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024          397                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           48                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::3          324                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.775391                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses            1387                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses           1387                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::switch_cpus07.data          365                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total           365                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::switch_cpus07.data          237                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::switch_cpus07.data            6                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::switch_cpus07.data            4                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::switch_cpus07.data          602                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total            602                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::switch_cpus07.data          602                       # number of overall hits
system.cpu07.dcache.overall_hits::total           602                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::switch_cpus07.data           48                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::switch_cpus07.data            4                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::switch_cpus07.data            1                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::switch_cpus07.data            3                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::switch_cpus07.data           52                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::switch_cpus07.data           52                       # number of overall misses
system.cpu07.dcache.overall_misses::total           52                       # number of overall misses
system.cpu07.dcache.ReadReq_accesses::switch_cpus07.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::switch_cpus07.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::switch_cpus07.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::switch_cpus07.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::switch_cpus07.data          654                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::switch_cpus07.data          654                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::switch_cpus07.data     0.116223                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.116223                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::switch_cpus07.data     0.016598                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.016598                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::switch_cpus07.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::switch_cpus07.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::switch_cpus07.data     0.079511                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.079511                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::switch_cpus07.data     0.079511                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.079511                       # miss rate for overall accesses
system.cpu07.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu07.dcache.writebacks::total              19                       # number of writebacks
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              77                       # number of replacements
system.cpu07.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs         214402459                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             589                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs        364010.966044                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst            3                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_blocks::switch_cpus07.inst          509                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.005859                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::switch_cpus07.inst     0.994141                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses            3909                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses           3909                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::switch_cpus07.inst         1839                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          1839                       # number of ReadReq hits
system.cpu07.icache.demand_hits::switch_cpus07.inst         1839                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           1839                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::switch_cpus07.inst         1839                       # number of overall hits
system.cpu07.icache.overall_hits::total          1839                       # number of overall hits
system.cpu07.icache.ReadReq_misses::switch_cpus07.inst           77                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu07.icache.demand_misses::switch_cpus07.inst           77                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::switch_cpus07.inst           77                       # number of overall misses
system.cpu07.icache.overall_misses::total           77                       # number of overall misses
system.cpu07.icache.ReadReq_accesses::switch_cpus07.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::switch_cpus07.inst         1916                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::switch_cpus07.inst         1916                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::switch_cpus07.inst     0.040188                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.040188                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::switch_cpus07.inst     0.040188                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.040188                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::switch_cpus07.inst     0.040188                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.040188                       # miss rate for overall accesses
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu07.icache.writebacks::total              77                       # number of writebacks
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                          0                       # DTB read hits
system.cpu08.dtb.read_misses                        0                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                      0                       # DTB read accesses
system.cpu08.dtb.write_hits                         0                       # DTB write hits
system.cpu08.dtb.write_misses                       0                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                     0                       # DTB write accesses
system.cpu08.dtb.data_hits                          0                       # DTB hits
system.cpu08.dtb.data_misses                        0                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                      0                       # DTB accesses
system.cpu08.itb.fetch_hits                         0                       # ITB hits
system.cpu08.itb.fetch_misses                       0                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                     0                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                              0                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu08.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu08.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu08.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu08.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu08.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu08.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu08.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu08.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu08.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu08.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu08.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu08.kern.callpal::total                   21                       # number of callpals executed
system.cpu08.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu08.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu08.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu08.kern.mode_good::kernel                 0                      
system.cpu08.kern.mode_good::user                   0                      
system.cpu08.kern.mode_good::idle                   0                      
system.cpu08.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu08.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu08.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu08.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu08.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu08.committedInsts                         0                       # Number of instructions committed
system.cpu08.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu08.num_func_calls                         0                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                          0                       # number of integer instructions
system.cpu08.num_fp_insts                           0                       # number of float instructions
system.cpu08.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu08.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu08.num_mem_refs                           0                       # number of memory refs
system.cpu08.num_load_insts                         0                       # Number of load instructions
system.cpu08.num_store_insts                        0                       # Number of store instructions
system.cpu08.num_idle_cycles                        0                       # Number of idle cycles
system.cpu08.num_busy_cycles                        0                       # Number of busy cycles
system.cpu08.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                          1                       # Percentage of idle cycles
system.cpu08.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu08.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu08.op_class::IntMult                      0                       # Class of executed instruction
system.cpu08.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu08.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu08.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu08.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu08.op_class::MemRead                      0                       # Class of executed instruction
system.cpu08.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu08.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu08.op_class::total                        0                       # Class of executed instruction
system.cpu08.dcache.tags.replacements              39                       # number of replacements
system.cpu08.dcache.tags.tagsinuse         425.571161                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs           1271544                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             430                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs         2957.079070                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::switch_cpus08.data   425.571161                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::switch_cpus08.data     0.831194                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.831194                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::3          307                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::4           40                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses            1386                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses           1386                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::switch_cpus08.data          366                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total           366                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::switch_cpus08.data          237                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::switch_cpus08.data            6                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::switch_cpus08.data            4                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::switch_cpus08.data          603                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total            603                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::switch_cpus08.data          603                       # number of overall hits
system.cpu08.dcache.overall_hits::total           603                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::switch_cpus08.data           47                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::switch_cpus08.data            4                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::switch_cpus08.data            1                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::switch_cpus08.data            3                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::switch_cpus08.data           51                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total           51                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::switch_cpus08.data           51                       # number of overall misses
system.cpu08.dcache.overall_misses::total           51                       # number of overall misses
system.cpu08.dcache.ReadReq_accesses::switch_cpus08.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::switch_cpus08.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::switch_cpus08.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::switch_cpus08.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::switch_cpus08.data          654                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::switch_cpus08.data          654                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::switch_cpus08.data     0.113801                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.113801                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::switch_cpus08.data     0.016598                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.016598                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::switch_cpus08.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::switch_cpus08.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::switch_cpus08.data     0.077982                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.077982                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::switch_cpus08.data     0.077982                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.077982                       # miss rate for overall accesses
system.cpu08.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks           24                       # number of writebacks
system.cpu08.dcache.writebacks::total              24                       # number of writebacks
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements              77                       # number of replacements
system.cpu08.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs         230952486                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             589                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs        392109.483871                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::switch_cpus08.inst          512                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::switch_cpus08.inst            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::3          245                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::4          190                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses            3909                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses           3909                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::switch_cpus08.inst         1839                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total          1839                       # number of ReadReq hits
system.cpu08.icache.demand_hits::switch_cpus08.inst         1839                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total           1839                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::switch_cpus08.inst         1839                       # number of overall hits
system.cpu08.icache.overall_hits::total          1839                       # number of overall hits
system.cpu08.icache.ReadReq_misses::switch_cpus08.inst           77                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu08.icache.demand_misses::switch_cpus08.inst           77                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::switch_cpus08.inst           77                       # number of overall misses
system.cpu08.icache.overall_misses::total           77                       # number of overall misses
system.cpu08.icache.ReadReq_accesses::switch_cpus08.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::switch_cpus08.inst         1916                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::switch_cpus08.inst         1916                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::switch_cpus08.inst     0.040188                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.040188                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::switch_cpus08.inst     0.040188                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.040188                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::switch_cpus08.inst     0.040188                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.040188                       # miss rate for overall accesses
system.cpu08.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu08.icache.writebacks::total              77                       # number of writebacks
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                          0                       # DTB read hits
system.cpu09.dtb.read_misses                        0                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                      0                       # DTB read accesses
system.cpu09.dtb.write_hits                         0                       # DTB write hits
system.cpu09.dtb.write_misses                       0                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                     0                       # DTB write accesses
system.cpu09.dtb.data_hits                          0                       # DTB hits
system.cpu09.dtb.data_misses                        0                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                      0                       # DTB accesses
system.cpu09.itb.fetch_hits                         0                       # ITB hits
system.cpu09.itb.fetch_misses                       0                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                     0                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                              0                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu09.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu09.kern.inst.hwrei                       21                       # number of hwrei instructions executed
system.cpu09.kern.ipl_count::0                      5     26.32%     26.32% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::22                     1      5.26%     31.58% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::30                     1      5.26%     36.84% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::31                    12     63.16%    100.00% # number of times we switched to this ipl
system.cpu09.kern.ipl_count::total                 19                       # number of times we switched to this ipl
system.cpu09.kern.ipl_good::0                       5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::22                      1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::30                      1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::31                      4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_good::total                  11                       # number of times we switched to this ipl from a different ipl
system.cpu09.kern.ipl_ticks::0              684961500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::31                562000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu09.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu09.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::31               0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.ipl_used::total            0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu09.kern.callpal::swpipl                  15     78.95%     78.95% # number of callpals executed
system.cpu09.kern.callpal::rdps                     2     10.53%     89.47% # number of callpals executed
system.cpu09.kern.callpal::rti                      2     10.53%    100.00% # number of callpals executed
system.cpu09.kern.callpal::total                   19                       # number of callpals executed
system.cpu09.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu09.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu09.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu09.kern.mode_good::kernel                 0                      
system.cpu09.kern.mode_good::user                   0                      
system.cpu09.kern.mode_good::idle                   0                      
system.cpu09.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu09.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu09.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu09.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu09.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu09.committedInsts                         0                       # Number of instructions committed
system.cpu09.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu09.num_func_calls                         0                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                          0                       # number of integer instructions
system.cpu09.num_fp_insts                           0                       # number of float instructions
system.cpu09.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu09.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu09.num_mem_refs                           0                       # number of memory refs
system.cpu09.num_load_insts                         0                       # Number of load instructions
system.cpu09.num_store_insts                        0                       # Number of store instructions
system.cpu09.num_idle_cycles                        0                       # Number of idle cycles
system.cpu09.num_busy_cycles                        0                       # Number of busy cycles
system.cpu09.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                          1                       # Percentage of idle cycles
system.cpu09.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu09.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu09.op_class::IntMult                      0                       # Class of executed instruction
system.cpu09.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu09.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu09.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu09.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu09.op_class::MemRead                      0                       # Class of executed instruction
system.cpu09.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu09.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu09.op_class::total                        0                       # Class of executed instruction
system.cpu09.dcache.tags.replacements               6                       # number of replacements
system.cpu09.dcache.tags.tagsinuse         399.460076                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs             39543                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             400                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           98.857500                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::switch_cpus09.data   399.460076                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::switch_cpus09.data     0.780195                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.780195                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024          394                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.769531                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses            1329                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses           1329                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::switch_cpus09.data          399                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total           399                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::switch_cpus09.data          234                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total          234                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::switch_cpus09.data            6                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::switch_cpus09.data            4                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::switch_cpus09.data          633                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total            633                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::switch_cpus09.data          633                       # number of overall hits
system.cpu09.dcache.overall_hits::total           633                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::switch_cpus09.data           10                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::switch_cpus09.data            2                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::switch_cpus09.data            1                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::switch_cpus09.data            3                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::switch_cpus09.data           12                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total           12                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::switch_cpus09.data           12                       # number of overall misses
system.cpu09.dcache.overall_misses::total           12                       # number of overall misses
system.cpu09.dcache.ReadReq_accesses::switch_cpus09.data          409                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total          409                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::switch_cpus09.data          236                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total          236                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::switch_cpus09.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::switch_cpus09.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::switch_cpus09.data          645                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total          645                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::switch_cpus09.data          645                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total          645                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::switch_cpus09.data     0.024450                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.024450                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::switch_cpus09.data     0.008475                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.008475                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::switch_cpus09.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::switch_cpus09.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::switch_cpus09.data     0.018605                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.018605                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::switch_cpus09.data     0.018605                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.018605                       # miss rate for overall accesses
system.cpu09.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu09.dcache.writebacks::total               2                       # number of writebacks
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements               0                       # number of replacements
system.cpu09.icache.tags.tagsinuse                512                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs         180935923                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             512                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs        353390.474609                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst            2                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_blocks::switch_cpus09.inst          510                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.003906                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::switch_cpus09.inst     0.996094                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::3           21                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::4          491                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses            3774                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses           3774                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::switch_cpus09.inst         1887                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          1887                       # number of ReadReq hits
system.cpu09.icache.demand_hits::switch_cpus09.inst         1887                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           1887                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::switch_cpus09.inst         1887                       # number of overall hits
system.cpu09.icache.overall_hits::total          1887                       # number of overall hits
system.cpu09.icache.ReadReq_accesses::switch_cpus09.inst         1887                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         1887                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::switch_cpus09.inst         1887                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         1887                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::switch_cpus09.inst         1887                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         1887                       # number of overall (read+write) accesses
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                          0                       # DTB read hits
system.cpu10.dtb.read_misses                        0                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                      0                       # DTB read accesses
system.cpu10.dtb.write_hits                         0                       # DTB write hits
system.cpu10.dtb.write_misses                       0                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                     0                       # DTB write accesses
system.cpu10.dtb.data_hits                          0                       # DTB hits
system.cpu10.dtb.data_misses                        0                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                      0                       # DTB accesses
system.cpu10.itb.fetch_hits                         0                       # ITB hits
system.cpu10.itb.fetch_misses                       0                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                     0                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                              0                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu10.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu10.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu10.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu10.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu10.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu10.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu10.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu10.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu10.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu10.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu10.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu10.kern.callpal::total                   21                       # number of callpals executed
system.cpu10.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu10.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu10.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu10.kern.mode_good::kernel                 0                      
system.cpu10.kern.mode_good::user                   0                      
system.cpu10.kern.mode_good::idle                   0                      
system.cpu10.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu10.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu10.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu10.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu10.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu10.committedInsts                         0                       # Number of instructions committed
system.cpu10.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu10.num_func_calls                         0                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                          0                       # number of integer instructions
system.cpu10.num_fp_insts                           0                       # number of float instructions
system.cpu10.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu10.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu10.num_mem_refs                           0                       # number of memory refs
system.cpu10.num_load_insts                         0                       # Number of load instructions
system.cpu10.num_store_insts                        0                       # Number of store instructions
system.cpu10.num_idle_cycles                        0                       # Number of idle cycles
system.cpu10.num_busy_cycles                        0                       # Number of busy cycles
system.cpu10.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                          1                       # Percentage of idle cycles
system.cpu10.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu10.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu10.op_class::IntMult                      0                       # Class of executed instruction
system.cpu10.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu10.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu10.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu10.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu10.op_class::MemRead                      0                       # Class of executed instruction
system.cpu10.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu10.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu10.op_class::total                        0                       # Class of executed instruction
system.cpu10.dcache.tags.replacements              36                       # number of replacements
system.cpu10.dcache.tags.tagsinuse         448.437675                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs            881044                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             480                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs         1835.508333                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::switch_cpus10.data   448.437675                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::switch_cpus10.data     0.875855                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.875855                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           44                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::3          347                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses            1384                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses           1384                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::switch_cpus10.data          368                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total           368                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::switch_cpus10.data          237                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::switch_cpus10.data            6                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::switch_cpus10.data            4                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::switch_cpus10.data          605                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total            605                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::switch_cpus10.data          605                       # number of overall hits
system.cpu10.dcache.overall_hits::total           605                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::switch_cpus10.data           45                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::switch_cpus10.data            4                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::switch_cpus10.data            1                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::switch_cpus10.data            3                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::switch_cpus10.data           49                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::switch_cpus10.data           49                       # number of overall misses
system.cpu10.dcache.overall_misses::total           49                       # number of overall misses
system.cpu10.dcache.ReadReq_accesses::switch_cpus10.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::switch_cpus10.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::switch_cpus10.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::switch_cpus10.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::switch_cpus10.data          654                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::switch_cpus10.data          654                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::switch_cpus10.data     0.108959                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.108959                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::switch_cpus10.data     0.016598                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.016598                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::switch_cpus10.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::switch_cpus10.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::switch_cpus10.data     0.074924                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.074924                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::switch_cpus10.data     0.074924                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.074924                       # miss rate for overall accesses
system.cpu10.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu10.dcache.writebacks::total              21                       # number of writebacks
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements              77                       # number of replacements
system.cpu10.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs         251959185                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             588                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs        428502.015306                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst           23                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_blocks::switch_cpus10.inst          488                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.044922                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::switch_cpus10.inst     0.953125                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::3          243                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses            3909                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses           3909                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::switch_cpus10.inst         1839                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total          1839                       # number of ReadReq hits
system.cpu10.icache.demand_hits::switch_cpus10.inst         1839                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total           1839                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::switch_cpus10.inst         1839                       # number of overall hits
system.cpu10.icache.overall_hits::total          1839                       # number of overall hits
system.cpu10.icache.ReadReq_misses::switch_cpus10.inst           77                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu10.icache.demand_misses::switch_cpus10.inst           77                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::switch_cpus10.inst           77                       # number of overall misses
system.cpu10.icache.overall_misses::total           77                       # number of overall misses
system.cpu10.icache.ReadReq_accesses::switch_cpus10.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::switch_cpus10.inst         1916                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::switch_cpus10.inst         1916                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::switch_cpus10.inst     0.040188                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.040188                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::switch_cpus10.inst     0.040188                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.040188                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::switch_cpus10.inst     0.040188                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.040188                       # miss rate for overall accesses
system.cpu10.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu10.icache.writebacks::total              77                       # number of writebacks
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                          0                       # DTB read hits
system.cpu11.dtb.read_misses                        0                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                      0                       # DTB read accesses
system.cpu11.dtb.write_hits                         0                       # DTB write hits
system.cpu11.dtb.write_misses                       0                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                     0                       # DTB write accesses
system.cpu11.dtb.data_hits                          0                       # DTB hits
system.cpu11.dtb.data_misses                        0                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                      0                       # DTB accesses
system.cpu11.itb.fetch_hits                         0                       # ITB hits
system.cpu11.itb.fetch_misses                       0                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                     0                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                              0                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu11.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu11.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu11.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu11.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu11.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu11.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu11.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu11.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu11.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu11.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu11.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu11.kern.callpal::total                   21                       # number of callpals executed
system.cpu11.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu11.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu11.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu11.kern.mode_good::kernel                 0                      
system.cpu11.kern.mode_good::user                   0                      
system.cpu11.kern.mode_good::idle                   0                      
system.cpu11.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu11.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu11.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu11.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu11.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu11.committedInsts                         0                       # Number of instructions committed
system.cpu11.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu11.num_func_calls                         0                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                          0                       # number of integer instructions
system.cpu11.num_fp_insts                           0                       # number of float instructions
system.cpu11.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu11.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu11.num_mem_refs                           0                       # number of memory refs
system.cpu11.num_load_insts                         0                       # Number of load instructions
system.cpu11.num_store_insts                        0                       # Number of store instructions
system.cpu11.num_idle_cycles                        0                       # Number of idle cycles
system.cpu11.num_busy_cycles                        0                       # Number of busy cycles
system.cpu11.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                          1                       # Percentage of idle cycles
system.cpu11.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu11.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu11.op_class::IntMult                      0                       # Class of executed instruction
system.cpu11.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu11.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu11.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu11.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu11.op_class::MemRead                      0                       # Class of executed instruction
system.cpu11.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu11.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu11.op_class::total                        0                       # Class of executed instruction
system.cpu11.dcache.tags.replacements              33                       # number of replacements
system.cpu11.dcache.tags.tagsinuse         445.090328                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs            196223                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs             433                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs          453.170901                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::switch_cpus11.data   445.090328                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::switch_cpus11.data     0.869317                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.869317                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024          400                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::2           45                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::3          340                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::4           15                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses            1384                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses           1384                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::switch_cpus11.data          368                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total           368                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::switch_cpus11.data          237                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::switch_cpus11.data            6                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::switch_cpus11.data            4                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::switch_cpus11.data          605                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total            605                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::switch_cpus11.data          605                       # number of overall hits
system.cpu11.dcache.overall_hits::total           605                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::switch_cpus11.data           45                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total           45                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::switch_cpus11.data            4                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::switch_cpus11.data            1                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::switch_cpus11.data            3                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::switch_cpus11.data           49                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total           49                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::switch_cpus11.data           49                       # number of overall misses
system.cpu11.dcache.overall_misses::total           49                       # number of overall misses
system.cpu11.dcache.ReadReq_accesses::switch_cpus11.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::switch_cpus11.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::switch_cpus11.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::switch_cpus11.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::switch_cpus11.data          654                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::switch_cpus11.data          654                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::switch_cpus11.data     0.108959                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.108959                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::switch_cpus11.data     0.016598                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.016598                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::switch_cpus11.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::switch_cpus11.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::switch_cpus11.data     0.074924                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.074924                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::switch_cpus11.data     0.074924                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.074924                       # miss rate for overall accesses
system.cpu11.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks           16                       # number of writebacks
system.cpu11.dcache.writebacks::total              16                       # number of writebacks
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements              77                       # number of replacements
system.cpu11.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs         246438146                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs             588                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs        419112.493197                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst           24                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_blocks::switch_cpus11.inst          487                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.046875                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::switch_cpus11.inst     0.951172                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::3          249                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::4          185                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses            3909                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses           3909                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::switch_cpus11.inst         1839                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total          1839                       # number of ReadReq hits
system.cpu11.icache.demand_hits::switch_cpus11.inst         1839                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total           1839                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::switch_cpus11.inst         1839                       # number of overall hits
system.cpu11.icache.overall_hits::total          1839                       # number of overall hits
system.cpu11.icache.ReadReq_misses::switch_cpus11.inst           77                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu11.icache.demand_misses::switch_cpus11.inst           77                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::switch_cpus11.inst           77                       # number of overall misses
system.cpu11.icache.overall_misses::total           77                       # number of overall misses
system.cpu11.icache.ReadReq_accesses::switch_cpus11.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::switch_cpus11.inst         1916                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::switch_cpus11.inst         1916                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::switch_cpus11.inst     0.040188                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.040188                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::switch_cpus11.inst     0.040188                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.040188                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::switch_cpus11.inst     0.040188                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.040188                       # miss rate for overall accesses
system.cpu11.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu11.icache.writebacks::total              77                       # number of writebacks
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                          0                       # DTB read hits
system.cpu12.dtb.read_misses                        0                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                      0                       # DTB read accesses
system.cpu12.dtb.write_hits                         0                       # DTB write hits
system.cpu12.dtb.write_misses                       0                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                     0                       # DTB write accesses
system.cpu12.dtb.data_hits                          0                       # DTB hits
system.cpu12.dtb.data_misses                        0                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                      0                       # DTB accesses
system.cpu12.itb.fetch_hits                         0                       # ITB hits
system.cpu12.itb.fetch_misses                       0                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                     0                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                              0                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu12.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu12.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu12.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu12.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu12.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu12.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu12.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu12.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu12.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu12.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu12.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu12.kern.callpal::total                   21                       # number of callpals executed
system.cpu12.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu12.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu12.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu12.kern.mode_good::kernel                 0                      
system.cpu12.kern.mode_good::user                   0                      
system.cpu12.kern.mode_good::idle                   0                      
system.cpu12.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu12.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu12.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu12.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu12.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu12.committedInsts                         0                       # Number of instructions committed
system.cpu12.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu12.num_func_calls                         0                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                          0                       # number of integer instructions
system.cpu12.num_fp_insts                           0                       # number of float instructions
system.cpu12.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu12.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu12.num_mem_refs                           0                       # number of memory refs
system.cpu12.num_load_insts                         0                       # Number of load instructions
system.cpu12.num_store_insts                        0                       # Number of store instructions
system.cpu12.num_idle_cycles                        0                       # Number of idle cycles
system.cpu12.num_busy_cycles                        0                       # Number of busy cycles
system.cpu12.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                          1                       # Percentage of idle cycles
system.cpu12.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu12.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu12.op_class::IntMult                      0                       # Class of executed instruction
system.cpu12.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu12.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu12.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu12.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu12.op_class::MemRead                      0                       # Class of executed instruction
system.cpu12.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu12.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu12.op_class::total                        0                       # Class of executed instruction
system.cpu12.dcache.tags.replacements              38                       # number of replacements
system.cpu12.dcache.tags.tagsinuse         462.271048                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             68349                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             477                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs          143.289308                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::switch_cpus12.data   462.271048                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::switch_cpus12.data     0.902873                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.902873                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024          439                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::3          172                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::4           17                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.857422                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses            1385                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses           1385                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::switch_cpus12.data          367                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total           367                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::switch_cpus12.data          237                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total          237                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::switch_cpus12.data            6                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::switch_cpus12.data            4                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::switch_cpus12.data          604                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total            604                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::switch_cpus12.data          604                       # number of overall hits
system.cpu12.dcache.overall_hits::total           604                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::switch_cpus12.data           46                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::switch_cpus12.data            4                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total            4                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::switch_cpus12.data            1                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::switch_cpus12.data            3                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::switch_cpus12.data           50                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total           50                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::switch_cpus12.data           50                       # number of overall misses
system.cpu12.dcache.overall_misses::total           50                       # number of overall misses
system.cpu12.dcache.ReadReq_accesses::switch_cpus12.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::switch_cpus12.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::switch_cpus12.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::switch_cpus12.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::switch_cpus12.data          654                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::switch_cpus12.data          654                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::switch_cpus12.data     0.111380                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.111380                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::switch_cpus12.data     0.016598                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.016598                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::switch_cpus12.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::switch_cpus12.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::switch_cpus12.data     0.076453                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.076453                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::switch_cpus12.data     0.076453                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.076453                       # miss rate for overall accesses
system.cpu12.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu12.dcache.writebacks::total              23                       # number of writebacks
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements              81                       # number of replacements
system.cpu12.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs         240252104                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             592                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs        405831.256757                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst           22                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_blocks::switch_cpus12.inst          489                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.042969                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::switch_cpus12.inst     0.955078                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::4          147                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses            3913                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses           3913                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::switch_cpus12.inst         1835                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total          1835                       # number of ReadReq hits
system.cpu12.icache.demand_hits::switch_cpus12.inst         1835                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total           1835                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::switch_cpus12.inst         1835                       # number of overall hits
system.cpu12.icache.overall_hits::total          1835                       # number of overall hits
system.cpu12.icache.ReadReq_misses::switch_cpus12.inst           81                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu12.icache.demand_misses::switch_cpus12.inst           81                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::switch_cpus12.inst           81                       # number of overall misses
system.cpu12.icache.overall_misses::total           81                       # number of overall misses
system.cpu12.icache.ReadReq_accesses::switch_cpus12.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::switch_cpus12.inst         1916                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::switch_cpus12.inst         1916                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::switch_cpus12.inst     0.042276                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.042276                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::switch_cpus12.inst     0.042276                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.042276                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::switch_cpus12.inst     0.042276                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.042276                       # miss rate for overall accesses
system.cpu12.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks           81                       # number of writebacks
system.cpu12.icache.writebacks::total              81                       # number of writebacks
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                          0                       # DTB read hits
system.cpu13.dtb.read_misses                        0                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                      0                       # DTB read accesses
system.cpu13.dtb.write_hits                         0                       # DTB write hits
system.cpu13.dtb.write_misses                       0                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                     0                       # DTB write accesses
system.cpu13.dtb.data_hits                          0                       # DTB hits
system.cpu13.dtb.data_misses                        0                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                      0                       # DTB accesses
system.cpu13.itb.fetch_hits                         0                       # ITB hits
system.cpu13.itb.fetch_misses                       0                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                     0                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                              0                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu13.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu13.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu13.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu13.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu13.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu13.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu13.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu13.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu13.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu13.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu13.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu13.kern.callpal::total                   21                       # number of callpals executed
system.cpu13.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu13.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu13.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu13.kern.mode_good::kernel                 0                      
system.cpu13.kern.mode_good::user                   0                      
system.cpu13.kern.mode_good::idle                   0                      
system.cpu13.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu13.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu13.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu13.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu13.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu13.committedInsts                         0                       # Number of instructions committed
system.cpu13.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu13.num_func_calls                         0                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                          0                       # number of integer instructions
system.cpu13.num_fp_insts                           0                       # number of float instructions
system.cpu13.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu13.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu13.num_mem_refs                           0                       # number of memory refs
system.cpu13.num_load_insts                         0                       # Number of load instructions
system.cpu13.num_store_insts                        0                       # Number of store instructions
system.cpu13.num_idle_cycles                        0                       # Number of idle cycles
system.cpu13.num_busy_cycles                        0                       # Number of busy cycles
system.cpu13.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                          1                       # Percentage of idle cycles
system.cpu13.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu13.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu13.op_class::IntMult                      0                       # Class of executed instruction
system.cpu13.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu13.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu13.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu13.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu13.op_class::MemRead                      0                       # Class of executed instruction
system.cpu13.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu13.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu13.op_class::total                        0                       # Class of executed instruction
system.cpu13.dcache.tags.replacements              37                       # number of replacements
system.cpu13.dcache.tags.tagsinuse         462.584634                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs            111940                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             495                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs          226.141414                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::switch_cpus13.data   462.584634                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::switch_cpus13.data     0.903486                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.903486                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024          458                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           46                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::3          408                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.894531                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses            1385                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses           1385                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::switch_cpus13.data          367                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total           367                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::switch_cpus13.data          235                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total          235                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::switch_cpus13.data            6                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::switch_cpus13.data            3                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::switch_cpus13.data          602                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total            602                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::switch_cpus13.data          602                       # number of overall hits
system.cpu13.dcache.overall_hits::total           602                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::switch_cpus13.data           46                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total           46                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::switch_cpus13.data            6                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total            6                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::switch_cpus13.data            1                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::switch_cpus13.data            4                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::switch_cpus13.data           52                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total           52                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::switch_cpus13.data           52                       # number of overall misses
system.cpu13.dcache.overall_misses::total           52                       # number of overall misses
system.cpu13.dcache.ReadReq_accesses::switch_cpus13.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::switch_cpus13.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::switch_cpus13.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::switch_cpus13.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::switch_cpus13.data          654                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::switch_cpus13.data          654                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::switch_cpus13.data     0.111380                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.111380                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::switch_cpus13.data     0.024896                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.024896                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::switch_cpus13.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::switch_cpus13.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::switch_cpus13.data     0.079511                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.079511                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::switch_cpus13.data     0.079511                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.079511                       # miss rate for overall accesses
system.cpu13.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu13.dcache.writebacks::total              19                       # number of writebacks
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements              77                       # number of replacements
system.cpu13.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs         220667839                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             588                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs        375285.440476                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst           24                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_blocks::switch_cpus13.inst          487                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.046875                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::switch_cpus13.inst     0.951172                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::3          261                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::4          173                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses            3909                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses           3909                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::switch_cpus13.inst         1839                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          1839                       # number of ReadReq hits
system.cpu13.icache.demand_hits::switch_cpus13.inst         1839                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           1839                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::switch_cpus13.inst         1839                       # number of overall hits
system.cpu13.icache.overall_hits::total          1839                       # number of overall hits
system.cpu13.icache.ReadReq_misses::switch_cpus13.inst           77                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total           77                       # number of ReadReq misses
system.cpu13.icache.demand_misses::switch_cpus13.inst           77                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total           77                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::switch_cpus13.inst           77                       # number of overall misses
system.cpu13.icache.overall_misses::total           77                       # number of overall misses
system.cpu13.icache.ReadReq_accesses::switch_cpus13.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::switch_cpus13.inst         1916                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::switch_cpus13.inst         1916                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::switch_cpus13.inst     0.040188                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.040188                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::switch_cpus13.inst     0.040188                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.040188                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::switch_cpus13.inst     0.040188                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.040188                       # miss rate for overall accesses
system.cpu13.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks           77                       # number of writebacks
system.cpu13.icache.writebacks::total              77                       # number of writebacks
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                          0                       # DTB read hits
system.cpu14.dtb.read_misses                        0                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                      0                       # DTB read accesses
system.cpu14.dtb.write_hits                         0                       # DTB write hits
system.cpu14.dtb.write_misses                       0                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                     0                       # DTB write accesses
system.cpu14.dtb.data_hits                          0                       # DTB hits
system.cpu14.dtb.data_misses                        0                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                      0                       # DTB accesses
system.cpu14.itb.fetch_hits                         0                       # ITB hits
system.cpu14.itb.fetch_misses                       0                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                     0                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                              0                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu14.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu14.kern.inst.hwrei                       23                       # number of hwrei instructions executed
system.cpu14.kern.ipl_count::0                      6     28.57%     28.57% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::22                     1      4.76%     33.33% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::30                     1      4.76%     38.10% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::31                    13     61.90%    100.00% # number of times we switched to this ipl
system.cpu14.kern.ipl_count::total                 21                       # number of times we switched to this ipl
system.cpu14.kern.ipl_good::0                       6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::22                      1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::30                      1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::31                      5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_good::total                  13                       # number of times we switched to this ipl from a different ipl
system.cpu14.kern.ipl_ticks::0              684956500     99.89%     99.89% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::30                164500      0.02%     99.92% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::31                567000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu14.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu14.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::31               0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.ipl_used::total            0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu14.kern.callpal::swpipl                  17     80.95%     80.95% # number of callpals executed
system.cpu14.kern.callpal::rdps                     2      9.52%     90.48% # number of callpals executed
system.cpu14.kern.callpal::rti                      2      9.52%    100.00% # number of callpals executed
system.cpu14.kern.callpal::total                   21                       # number of callpals executed
system.cpu14.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu14.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu14.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu14.kern.mode_good::kernel                 0                      
system.cpu14.kern.mode_good::user                   0                      
system.cpu14.kern.mode_good::idle                   0                      
system.cpu14.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu14.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu14.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu14.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu14.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu14.committedInsts                         0                       # Number of instructions committed
system.cpu14.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu14.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu14.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu14.num_func_calls                         0                       # number of times a function call or return occured
system.cpu14.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu14.num_int_insts                          0                       # number of integer instructions
system.cpu14.num_fp_insts                           0                       # number of float instructions
system.cpu14.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu14.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu14.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu14.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu14.num_mem_refs                           0                       # number of memory refs
system.cpu14.num_load_insts                         0                       # Number of load instructions
system.cpu14.num_store_insts                        0                       # Number of store instructions
system.cpu14.num_idle_cycles                        0                       # Number of idle cycles
system.cpu14.num_busy_cycles                        0                       # Number of busy cycles
system.cpu14.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu14.idle_fraction                          1                       # Percentage of idle cycles
system.cpu14.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu14.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu14.op_class::IntMult                      0                       # Class of executed instruction
system.cpu14.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu14.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu14.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu14.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu14.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu14.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu14.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu14.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu14.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu14.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu14.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu14.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu14.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu14.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu14.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu14.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu14.op_class::MemRead                      0                       # Class of executed instruction
system.cpu14.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu14.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu14.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu14.op_class::total                        0                       # Class of executed instruction
system.cpu14.dcache.tags.replacements              33                       # number of replacements
system.cpu14.dcache.tags.tagsinuse         445.304048                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             50630                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             477                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs          106.142558                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::switch_cpus14.data   445.304048                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::switch_cpus14.data     0.869734                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.869734                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2           47                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::3          391                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses            1387                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses           1387                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::switch_cpus14.data          365                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total           365                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::switch_cpus14.data          236                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total          236                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::switch_cpus14.data            6                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::switch_cpus14.data            3                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::switch_cpus14.data          601                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total            601                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::switch_cpus14.data          601                       # number of overall hits
system.cpu14.dcache.overall_hits::total           601                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::switch_cpus14.data           48                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::switch_cpus14.data            5                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::switch_cpus14.data            1                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::switch_cpus14.data            4                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::switch_cpus14.data           53                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total           53                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::switch_cpus14.data           53                       # number of overall misses
system.cpu14.dcache.overall_misses::total           53                       # number of overall misses
system.cpu14.dcache.ReadReq_accesses::switch_cpus14.data          413                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total          413                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::switch_cpus14.data          241                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total          241                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::switch_cpus14.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::switch_cpus14.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::switch_cpus14.data          654                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total          654                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::switch_cpus14.data          654                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total          654                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::switch_cpus14.data     0.116223                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.116223                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::switch_cpus14.data     0.020747                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.020747                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::switch_cpus14.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::switch_cpus14.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::switch_cpus14.data     0.081040                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.081040                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::switch_cpus14.data     0.081040                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.081040                       # miss rate for overall accesses
system.cpu14.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu14.dcache.writebacks::total              19                       # number of writebacks
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements              81                       # number of replacements
system.cpu14.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs         230922995                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs             592                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs        390072.626689                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst           18                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_blocks::switch_cpus14.inst          493                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.035156                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::switch_cpus14.inst     0.962891                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2           81                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::3          273                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::4          157                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses            3913                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses           3913                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::switch_cpus14.inst         1835                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total          1835                       # number of ReadReq hits
system.cpu14.icache.demand_hits::switch_cpus14.inst         1835                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total           1835                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::switch_cpus14.inst         1835                       # number of overall hits
system.cpu14.icache.overall_hits::total          1835                       # number of overall hits
system.cpu14.icache.ReadReq_misses::switch_cpus14.inst           81                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total           81                       # number of ReadReq misses
system.cpu14.icache.demand_misses::switch_cpus14.inst           81                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total           81                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::switch_cpus14.inst           81                       # number of overall misses
system.cpu14.icache.overall_misses::total           81                       # number of overall misses
system.cpu14.icache.ReadReq_accesses::switch_cpus14.inst         1916                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total         1916                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::switch_cpus14.inst         1916                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total         1916                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::switch_cpus14.inst         1916                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total         1916                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::switch_cpus14.inst     0.042276                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.042276                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::switch_cpus14.inst     0.042276                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.042276                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::switch_cpus14.inst     0.042276                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.042276                       # miss rate for overall accesses
system.cpu14.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks           81                       # number of writebacks
system.cpu14.icache.writebacks::total              81                       # number of writebacks
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                          0                       # DTB read hits
system.cpu15.dtb.read_misses                        0                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                      0                       # DTB read accesses
system.cpu15.dtb.write_hits                         0                       # DTB write hits
system.cpu15.dtb.write_misses                       0                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                     0                       # DTB write accesses
system.cpu15.dtb.data_hits                          0                       # DTB hits
system.cpu15.dtb.data_misses                        0                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                      0                       # DTB accesses
system.cpu15.itb.fetch_hits                         0                       # ITB hits
system.cpu15.itb.fetch_misses                       0                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                     0                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                              0                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.kern.inst.arm                          0                       # number of arm instructions executed
system.cpu15.kern.inst.quiesce                      2                       # number of quiesce instructions executed
system.cpu15.kern.inst.hwrei                       25                       # number of hwrei instructions executed
system.cpu15.kern.ipl_count::0                      6     26.09%     26.09% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::22                     1      4.35%     30.43% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::30                     2      8.70%     39.13% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::31                    14     60.87%    100.00% # number of times we switched to this ipl
system.cpu15.kern.ipl_count::total                 23                       # number of times we switched to this ipl
system.cpu15.kern.ipl_good::0                       6     40.00%     40.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::22                      1      6.67%     46.67% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::30                      2     13.33%     60.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::31                      6     40.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_good::total                  15                       # number of times we switched to this ipl from a different ipl
system.cpu15.kern.ipl_ticks::0              684911500     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::22                 49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::30                195000      0.03%     99.92% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::31                581500      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu15.kern.ipl_ticks::total          685737000                       # number of cycles we spent at this ipl
system.cpu15.kern.ipl_used::0                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::22                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::30                      1                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::31               0.428571                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.ipl_used::total            0.652174                       # fraction of swpipl calls that actually changed the ipl
system.cpu15.kern.callpal::swpipl                  19     82.61%     82.61% # number of callpals executed
system.cpu15.kern.callpal::rdps                     2      8.70%     91.30% # number of callpals executed
system.cpu15.kern.callpal::rti                      2      8.70%    100.00% # number of callpals executed
system.cpu15.kern.callpal::total                   23                       # number of callpals executed
system.cpu15.kern.mode_switch::kernel               2                       # number of protection mode switches
system.cpu15.kern.mode_switch::user                 0                       # number of protection mode switches
system.cpu15.kern.mode_switch::idle                 0                       # number of protection mode switches
system.cpu15.kern.mode_good::kernel                 0                      
system.cpu15.kern.mode_good::user                   0                      
system.cpu15.kern.mode_good::idle                   0                      
system.cpu15.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.cpu15.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu15.kern.mode_ticks::kernel                0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::user                  0                       # number of ticks spent at the given mode
system.cpu15.kern.mode_ticks::idle                  0                       # number of ticks spent at the given mode
system.cpu15.kern.swap_context                      0                       # number of times the context was actually changed
system.cpu15.committedInsts                         0                       # Number of instructions committed
system.cpu15.committedOps                           0                       # Number of ops (including micro ops) committed
system.cpu15.num_int_alu_accesses                   0                       # Number of integer alu accesses
system.cpu15.num_fp_alu_accesses                    0                       # Number of float alu accesses
system.cpu15.num_func_calls                         0                       # number of times a function call or return occured
system.cpu15.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu15.num_int_insts                          0                       # number of integer instructions
system.cpu15.num_fp_insts                           0                       # number of float instructions
system.cpu15.num_int_register_reads                 0                       # number of times the integer registers were read
system.cpu15.num_int_register_writes                0                       # number of times the integer registers were written
system.cpu15.num_fp_register_reads                  0                       # number of times the floating registers were read
system.cpu15.num_fp_register_writes                 0                       # number of times the floating registers were written
system.cpu15.num_mem_refs                           0                       # number of memory refs
system.cpu15.num_load_insts                         0                       # Number of load instructions
system.cpu15.num_store_insts                        0                       # Number of store instructions
system.cpu15.num_idle_cycles                        0                       # Number of idle cycles
system.cpu15.num_busy_cycles                        0                       # Number of busy cycles
system.cpu15.not_idle_fraction                      0                       # Percentage of non-idle cycles
system.cpu15.idle_fraction                          1                       # Percentage of idle cycles
system.cpu15.op_class::No_OpClass                   0                       # Class of executed instruction
system.cpu15.op_class::IntAlu                       0                       # Class of executed instruction
system.cpu15.op_class::IntMult                      0                       # Class of executed instruction
system.cpu15.op_class::IntDiv                       0                       # Class of executed instruction
system.cpu15.op_class::FloatAdd                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCmp                     0                       # Class of executed instruction
system.cpu15.op_class::FloatCvt                     0                       # Class of executed instruction
system.cpu15.op_class::FloatMult                    0                       # Class of executed instruction
system.cpu15.op_class::FloatDiv                     0                       # Class of executed instruction
system.cpu15.op_class::FloatSqrt                    0                       # Class of executed instruction
system.cpu15.op_class::SimdAdd                      0                       # Class of executed instruction
system.cpu15.op_class::SimdAddAcc                   0                       # Class of executed instruction
system.cpu15.op_class::SimdAlu                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCmp                      0                       # Class of executed instruction
system.cpu15.op_class::SimdCvt                      0                       # Class of executed instruction
system.cpu15.op_class::SimdMisc                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMult                     0                       # Class of executed instruction
system.cpu15.op_class::SimdMultAcc                  0                       # Class of executed instruction
system.cpu15.op_class::SimdShift                    0                       # Class of executed instruction
system.cpu15.op_class::SimdShiftAcc                 0                       # Class of executed instruction
system.cpu15.op_class::SimdSqrt                     0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAdd                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatAlu                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCmp                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatCvt                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatDiv                 0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMisc                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMult                0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatMultAcc             0                       # Class of executed instruction
system.cpu15.op_class::SimdFloatSqrt                0                       # Class of executed instruction
system.cpu15.op_class::MemRead                      0                       # Class of executed instruction
system.cpu15.op_class::MemWrite                     0                       # Class of executed instruction
system.cpu15.op_class::IprAccess                    0                       # Class of executed instruction
system.cpu15.op_class::InstPrefetch                 0                       # Class of executed instruction
system.cpu15.op_class::total                        0                       # Class of executed instruction
system.cpu15.dcache.tags.replacements               8                       # number of replacements
system.cpu15.dcache.tags.tagsinuse         442.351366                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs            264915                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             446                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs          593.979821                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::switch_cpus15.data   442.351366                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::switch_cpus15.data     0.863968                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.863968                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::4          399                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses            1405                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses           1405                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::switch_cpus15.data          417                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total           417                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::switch_cpus15.data          244                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total          244                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::switch_cpus15.data            6                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::switch_cpus15.data            3                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::switch_cpus15.data          661                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total            661                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::switch_cpus15.data          661                       # number of overall hits
system.cpu15.dcache.overall_hits::total           661                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::switch_cpus15.data           10                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::switch_cpus15.data            9                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::switch_cpus15.data            2                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::switch_cpus15.data            5                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::switch_cpus15.data           19                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total           19                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::switch_cpus15.data           19                       # number of overall misses
system.cpu15.dcache.overall_misses::total           19                       # number of overall misses
system.cpu15.dcache.ReadReq_accesses::switch_cpus15.data          427                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total          427                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::switch_cpus15.data          253                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total          253                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::switch_cpus15.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::switch_cpus15.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::switch_cpus15.data          680                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total          680                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::switch_cpus15.data          680                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total          680                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::switch_cpus15.data     0.023419                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.023419                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::switch_cpus15.data     0.035573                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.035573                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::switch_cpus15.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::switch_cpus15.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::switch_cpus15.data     0.027941                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.027941                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::switch_cpus15.data     0.027941                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.027941                       # miss rate for overall accesses
system.cpu15.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks            2                       # number of writebacks
system.cpu15.dcache.writebacks::total               2                       # number of writebacks
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements               0                       # number of replacements
system.cpu15.icache.tags.tagsinuse                511                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs         161136339                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             511                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs        315335.301370                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst           13                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_blocks::switch_cpus15.inst          498                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.025391                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::switch_cpus15.inst     0.972656                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::4          487                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses            4012                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses           4012                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::switch_cpus15.inst         2006                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          2006                       # number of ReadReq hits
system.cpu15.icache.demand_hits::switch_cpus15.inst         2006                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           2006                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::switch_cpus15.inst         2006                       # number of overall hits
system.cpu15.icache.overall_hits::total          2006                       # number of overall hits
system.cpu15.icache.ReadReq_accesses::switch_cpus15.inst         2006                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         2006                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::switch_cpus15.inst         2006                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         2006                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::switch_cpus15.inst         2006                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         2006                       # number of overall (read+write) accesses
system.cpu15.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7901                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7901                       # Transaction distribution
system.iobus.trans_dist::WriteReq                5316                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5316                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2732                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        10526                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        13176                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        26434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26434                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10928                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        14475                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6588                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31991                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    31991                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         92239                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        42599                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         9536                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           15506                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        13828                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1678                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                7901                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              43886                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               5300                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              5300                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        14130                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        16544                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             8460                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              715                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            499                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            1214                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             10247                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            10247                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          20214                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         15771                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu00.icache.mem_side::system.l2cache0.cpu_side          344                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        28657                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.icache.mem_side::system.l2cache0.cpu_side          178                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side          142                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.icache.mem_side::system.l2cache0.cpu_side        41069                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side        31582                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.icache.mem_side::system.l2cache0.cpu_side         3190                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side         6107                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.icache.mem_side::system.l2cache0.cpu_side        12015                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side        36730                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.icache.mem_side::system.l2cache0.cpu_side            6                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side           52                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.icache.mem_side::system.l2cache0.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side           45                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.icache.mem_side::system.l2cache0.cpu_side          166                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 160428                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.icache.mem_side::system.l2cache0.cpu_side        12544                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu00.dcache.mem_side::system.l2cache0.cpu_side        71926                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.icache.mem_side::system.l2cache0.cpu_side         6464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu01.dcache.mem_side::system.l2cache0.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.icache.mem_side::system.l2cache0.cpu_side      1726464                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu02.dcache.mem_side::system.l2cache0.cpu_side      1001241                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.icache.mem_side::system.l2cache0.cpu_side       119040                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu03.dcache.mem_side::system.l2cache0.cpu_side       206752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.icache.mem_side::system.l2cache0.cpu_side       481984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu04.dcache.mem_side::system.l2cache0.cpu_side      1310536                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.icache.mem_side::system.l2cache0.cpu_side          192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu05.dcache.mem_side::system.l2cache0.cpu_side          976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.icache.mem_side::system.l2cache0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu06.dcache.mem_side::system.l2cache0.cpu_side          784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.icache.mem_side::system.l2cache0.cpu_side         5696                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu07.dcache.mem_side::system.l2cache0.cpu_side         4496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 4953847                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            48015                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            153430                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.417435                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            1.292968                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  124987     81.46%     81.46% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   20322     13.25%     94.71% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    1039      0.68%     95.38% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     793      0.52%     95.90% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     542      0.35%     96.25% # Request fanout histogram
system.l2bus0.snoop_fanout::5                     919      0.60%     96.85% # Request fanout histogram
system.l2bus0.snoop_fanout::6                    1382      0.90%     97.75% # Request fanout histogram
system.l2bus0.snoop_fanout::7                    3355      2.19%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::8                      91      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              153430                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests          1542                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          288                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         1127                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1462                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops          954                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                776                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 16                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                16                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty          126                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean           86                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               29                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               25                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             28                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              53                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                13                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp               13                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            470                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           306                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu08.icache.mem_side::system.l2cache1.cpu_side          200                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side          145                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side           40                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.icache.mem_side::system.l2cache1.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side          134                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.icache.mem_side::system.l2cache1.cpu_side          154                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side          131                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.icache.mem_side::system.l2cache1.cpu_side          171                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side          138                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.icache.mem_side::system.l2cache1.cpu_side          160                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side          141                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.icache.mem_side::system.l2cache1.cpu_side          187                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side          142                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side           60                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                   1957                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.icache.mem_side::system.l2cache1.cpu_side         7872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu08.dcache.mem_side::system.l2cache1.cpu_side         4752                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu09.dcache.mem_side::system.l2cache1.cpu_side          848                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.icache.mem_side::system.l2cache1.cpu_side         4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu10.dcache.mem_side::system.l2cache1.cpu_side         4432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.icache.mem_side::system.l2cache1.cpu_side         4928                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu11.dcache.mem_side::system.l2cache1.cpu_side         4112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.icache.mem_side::system.l2cache1.cpu_side         5760                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu12.dcache.mem_side::system.l2cache1.cpu_side         4624                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.icache.mem_side::system.l2cache1.cpu_side         5312                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu13.dcache.mem_side::system.l2cache1.cpu_side         4368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.icache.mem_side::system.l2cache1.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu14.dcache.mem_side::system.l2cache1.cpu_side         4496                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu15.dcache.mem_side::system.l2cache1.cpu_side          976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   64192                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            56865                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             58218                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.188103                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            1.042998                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   55614     95.53%     95.53% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     635      1.09%     96.62% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     370      0.64%     97.25% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     266      0.46%     97.71% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     192      0.33%     98.04% # Request fanout histogram
system.l2bus1.snoop_fanout::5                     203      0.35%     98.39% # Request fanout histogram
system.l2bus1.snoop_fanout::6                     169      0.29%     98.68% # Request fanout histogram
system.l2bus1.snoop_fanout::7                     171      0.29%     98.97% # Request fanout histogram
system.l2bus1.snoop_fanout::8                     598      1.03%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::9                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::10                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::11                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::12                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::13                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::14                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::15                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::16                      0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               8                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               58218                       # Request fanout histogram
system.l2cache0.tags.replacements               22984                       # number of replacements
system.l2cache0.tags.tagsinuse            4008.184693                       # Cycle average of tags in use
system.l2cache0.tags.total_refs               2806814                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               27034                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs              103.825331                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1161.659720                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.inst    71.623936                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus00.data    68.292369                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.inst    25.675015                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus01.data    35.153520                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.inst   690.330778                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus02.data  1101.478601                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.inst    66.328239                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus03.data    80.299974                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.inst   210.171692                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus04.data   330.041526                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.inst    70.195843                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus05.data    36.326032                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.inst     2.441910                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus06.data     7.620288                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.inst    28.151435                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus07.data    22.393814                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.283608                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.inst     0.017486                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus00.data     0.016673                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.inst     0.006268                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus01.data     0.008582                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.inst     0.168538                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus02.data     0.268916                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.inst     0.016193                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus03.data     0.019604                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.inst     0.051311                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus04.data     0.080577                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.inst     0.017138                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus05.data     0.008869                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.inst     0.000596                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus06.data     0.001860                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.inst     0.006873                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus07.data     0.005467                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.978561                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         4050                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          993                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2955                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          100                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.988770                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              709140                       # Number of tag accesses
system.l2cache0.tags.data_accesses             709140                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        14130                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        14130                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        16544                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        16544                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus00.data            8                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus02.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus03.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus04.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             15                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus00.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus02.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus03.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus04.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            6                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus00.data            1                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus02.data          555                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus03.data           42                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus04.data          474                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1072                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus00.inst           81                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus01.inst           52                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus02.inst        11069                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus03.inst          833                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus04.inst         2795                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus05.inst            2                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus07.inst           44                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        14876                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus00.data           42                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus01.data           19                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus02.data         3091                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus03.data          754                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus04.data         2338                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus05.data            3                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus06.data            5                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus07.data           22                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         6274                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus00.inst           81                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus00.data           43                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.inst           52                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus01.data           19                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.inst        11069                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus02.data         3646                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.inst          833                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus03.data          796                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.inst         2795                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus04.data         2812                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.inst            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus05.data            3                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus06.data            5                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.inst           44                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus07.data           22                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              22222                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus00.inst           81                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus00.data           43                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.inst           52                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus01.data           19                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.inst        11069                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus02.data         3646                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.inst          833                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus03.data          796                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.inst         2795                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus04.data         2812                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.inst            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus05.data            3                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus06.data            5                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.inst           44                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus07.data           22                       # number of overall hits
system.l2cache0.overall_hits::total             22222                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus00.data          288                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus01.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus02.data          164                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus03.data            6                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus05.data            4                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus06.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus07.data            2                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          476                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus01.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus02.data           61                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus03.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus04.data           10                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus05.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus06.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus07.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           79                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus00.data           15                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus01.data            2                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus02.data         2247                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus03.data          549                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus04.data         6268                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus07.data            2                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          9083                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus00.inst           67                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus01.inst           25                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus02.inst         3024                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus03.inst          497                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus04.inst         1689                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus05.inst            1                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus06.inst            2                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus07.inst           33                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         5338                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus00.data           59                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus01.data           25                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus02.data         3995                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus03.data          762                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus04.data         3253                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus07.data           22                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         8118                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus00.inst           67                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus00.data           74                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.inst           25                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus01.data           27                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.inst         3024                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus02.data         6242                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.inst          497                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus03.data         1311                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.inst         1689                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus04.data         9521                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.inst            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.inst            2                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus06.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.inst           33                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus07.data           24                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            22539                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus00.inst           67                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus00.data           74                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.inst           25                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus01.data           27                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.inst         3024                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus02.data         6242                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.inst          497                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus03.data         1311                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.inst         1689                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus04.data         9521                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.inst            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.inst            2                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus06.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.inst           33                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus07.data           24                       # number of overall misses
system.l2cache0.overall_misses::total           22539                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        14130                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        14130                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        16544                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        16544                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus00.data          296                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus01.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus02.data          165                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus03.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus04.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus05.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus06.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          491                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus00.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus01.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus02.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus03.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus04.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus05.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus06.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus07.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           85                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus00.data           16                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus01.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus02.data         2802                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus03.data          591                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus04.data         6742                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus07.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        10155                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus00.inst          148                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus01.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus02.inst        14093                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus03.inst         1330                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus04.inst         4484                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus05.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus06.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus07.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        20214                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus00.data          101                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus01.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus02.data         7086                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus03.data         1516                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus04.data         5591                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus05.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus06.data            6                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus07.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        14392                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus00.inst          148                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus00.data          117                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.inst           77                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus01.data           46                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.inst        14093                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus02.data         9888                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.inst         1330                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus03.data         2107                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.inst         4484                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus04.data        12333                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.inst            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus05.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.inst            2                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus06.data            6                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.inst           77                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus07.data           46                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          44761                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.inst          148                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus00.data          117                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.inst           77                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus01.data           46                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.inst        14093                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus02.data         9888                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.inst         1330                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus03.data         2107                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.inst         4484                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus04.data        12333                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.inst            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus05.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.inst            2                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus06.data            6                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.inst           77                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus07.data           46                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         44761                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus00.data     0.972973                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus02.data     0.993939                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus03.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus04.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.969450                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus01.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus02.data     0.953125                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus03.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus04.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus06.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus07.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.929412                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus00.data     0.937500                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus02.data     0.801927                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus03.data     0.928934                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus04.data     0.929694                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.894436                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus00.inst     0.452703                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus01.inst     0.324675                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus02.inst     0.214575                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus03.inst     0.373684                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus04.inst     0.376673                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus05.inst     0.333333                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus06.inst            1                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus07.inst     0.428571                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.264074                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus00.data     0.584158                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus01.data     0.568182                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus02.data     0.563788                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus03.data     0.502639                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus04.data     0.581828                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus05.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus06.data     0.166667                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus07.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.564063                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus00.inst     0.452703                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus00.data     0.632479                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.inst     0.324675                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus01.data     0.586957                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.inst     0.214575                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus02.data     0.631270                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.inst     0.373684                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus03.data     0.622212                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.inst     0.376673                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus04.data     0.771994                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.inst     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus05.data     0.250000                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.inst            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus06.data     0.166667                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.inst     0.428571                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus07.data     0.521739                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.503541                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus00.inst     0.452703                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus00.data     0.632479                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.inst     0.324675                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus01.data     0.586957                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.inst     0.214575                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus02.data     0.631270                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.inst     0.373684                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus03.data     0.622212                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.inst     0.376673                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus04.data     0.771994                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.inst     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus05.data     0.250000                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.inst            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus06.data     0.166667                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.inst     0.428571                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus07.data     0.521739                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.503541                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           7783                       # number of writebacks
system.l2cache0.writebacks::total                7783                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                 178                       # number of replacements
system.l2cache1.tags.tagsinuse            3666.606517                       # Cycle average of tags in use
system.l2cache1.tags.total_refs               4289533                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3779                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs             1135.097380                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  2173.410460                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.inst   250.697849                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus08.data   209.823913                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.inst    19.358149                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus09.data    54.912163                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.inst           33                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus10.data    90.526606                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.inst    13.358596                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus11.data    83.856758                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.inst    20.282936                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus12.data   116.816304                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.inst    48.358675                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus13.data    80.961138                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.inst   120.734760                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus14.data   126.963388                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.inst   146.717058                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus15.data    76.827762                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.530618                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.inst     0.061206                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus08.data     0.051227                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.inst     0.004726                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus09.data     0.013406                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.inst     0.008057                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus10.data     0.022101                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.inst     0.003261                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus11.data     0.020473                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.inst     0.004952                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus12.data     0.028520                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.inst     0.011806                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus13.data     0.019766                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.inst     0.029476                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus14.data     0.030997                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.inst     0.035820                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus15.data     0.018757                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.895168                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3601                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          625                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2168                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4          808                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.879150                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                8824                       # Number of tag accesses
system.l2cache1.tags.data_accesses               8824                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks          126                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total          126                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks           86                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total           86                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus08.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus10.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus11.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus12.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus13.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus14.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               6                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus08.inst           58                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus10.inst           77                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus11.inst           77                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus12.inst           78                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus13.inst           77                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus14.inst           43                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          410                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus08.data           24                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus09.data            7                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus10.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus11.data           37                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus12.data           37                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus13.data           34                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus14.data           28                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus15.data            6                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          205                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus08.inst           58                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus08.data           25                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus09.data            7                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.inst           77                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus10.data           33                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.inst           77                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus11.data           38                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.inst           78                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus12.data           38                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.inst           77                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus13.data           35                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.inst           43                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus14.data           29                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus15.data            6                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                621                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus08.inst           58                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus08.data           25                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus09.data            7                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.inst           77                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus10.data           33                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.inst           77                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus11.data           38                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.inst           78                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus12.data           38                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.inst           77                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus13.data           35                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.inst           43                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus14.data           29                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus15.data            6                       # number of overall hits
system.l2cache1.overall_hits::total               621                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus08.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus09.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus10.data            1                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus11.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus12.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus13.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus14.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus15.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           24                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus08.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus10.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus13.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus14.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus15.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           21                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus08.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus10.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus11.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus12.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus13.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus14.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus15.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             7                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus08.inst           19                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus12.inst            3                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus14.inst           38                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           60                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus08.data           24                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus09.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus10.data           12                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus11.data            8                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus12.data            9                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus13.data           12                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus14.data           20                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus15.data            5                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           93                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus08.inst           19                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus08.data           25                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus09.data            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus10.data           13                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus11.data            9                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.inst            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus12.data           10                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus13.data           13                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.inst           38                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus14.data           21                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus15.data            6                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total              160                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus08.inst           19                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus08.data           25                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus09.data            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus10.data           13                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus11.data            9                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.inst            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus12.data           10                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus13.data           13                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.inst           38                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus14.data           21                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus15.data            6                       # number of overall misses
system.l2cache1.overall_misses::total             160                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks          126                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total          126                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks           86                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total           86                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus10.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus13.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus14.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus15.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           24                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus08.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus10.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus13.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus14.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus15.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           21                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus08.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus10.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus11.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus12.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus13.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus14.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus15.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus08.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus10.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus11.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus12.inst           81                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus13.inst           77                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus14.inst           81                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          470                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus08.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus09.data           10                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus10.data           44                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus11.data           45                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus12.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus13.data           46                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus14.data           48                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus15.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          298                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus08.inst           77                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus08.data           50                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus09.data           10                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.inst           77                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus10.data           46                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.inst           77                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus11.data           47                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.inst           81                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus12.data           48                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.inst           77                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus13.data           48                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.inst           81                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus14.data           50                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus15.data           12                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            781                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.inst           77                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus08.data           50                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus09.data           10                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.inst           77                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus10.data           46                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.inst           77                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus11.data           47                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.inst           81                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus12.data           48                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.inst           77                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus13.data           48                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.inst           81                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus14.data           50                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus15.data           12                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           781                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus10.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus11.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus12.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus13.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus14.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.538462                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus08.inst     0.246753                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus12.inst     0.037037                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus14.inst     0.469136                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.127660                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus08.data     0.500000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus09.data     0.300000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus10.data     0.272727                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus11.data     0.177778                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus12.data     0.195652                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus13.data     0.260870                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus14.data     0.416667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus15.data     0.454545                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.312081                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus08.inst     0.246753                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus08.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus09.data     0.300000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus10.data     0.282609                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus11.data     0.191489                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.inst     0.037037                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus12.data     0.208333                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus13.data     0.270833                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.inst     0.469136                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus14.data     0.420000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus15.data     0.500000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.204866                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus08.inst     0.246753                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus08.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus09.data     0.300000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus10.data     0.282609                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus11.data     0.191489                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.inst     0.037037                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus12.data     0.208333                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus13.data     0.270833                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.inst     0.469136                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus14.data     0.420000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus15.data     0.500000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.204866                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks            122                       # number of writebacks
system.l2cache1.writebacks::total                 122                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               7901                       # Transaction distribution
system.membus0.trans_dist::ReadResp             21474                       # Transaction distribution
system.membus0.trans_dist::WriteReq              5316                       # Transaction distribution
system.membus0.trans_dist::WriteResp             5316                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         7812                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           10979                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             727                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           510                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            598                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             9165                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            9073                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        13573                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        26162                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        39508                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        26402                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        92072                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          340                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           32                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          372                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 92444                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       684736                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1255232                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        31863                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1971831                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         9344                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         9472                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1981303                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           24802                       # Total snoops (count)
system.membus0.snoop_fanout::samples            81284                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.305078                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.460443                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  56486     69.49%     69.49% # Request fanout histogram
system.membus0.snoop_fanout::3                  24798     30.51%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              81284                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              6029                       # Transaction distribution
system.membus1.trans_dist::WriteReq                16                       # Transaction distribution
system.membus1.trans_dist::WriteResp               16                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         6572                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5866                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             397                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            50                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            213                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             7317                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            7234                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         6029                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          221                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          375                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          596                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        39143                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        39143                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 39739                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         9344                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        18176                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1251392                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1251392                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1269568                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           30489                       # Total snoops (count)
system.membus1.snoop_fanout::samples            56860                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.533327                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.498892                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  26535     46.67%     46.67% # Request fanout histogram
system.membus1.snoop_fanout::2                  30325     53.33%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              56860                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        12325                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.574571                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           42                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        12341                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.003403                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.154523                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus00.data     0.023767                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus01.data     0.000565                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.inst     0.605812                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus02.data     5.435852                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.inst     0.029379                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus03.data     0.288384                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.inst     0.023186                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus04.data     1.006706                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus05.data     0.000191                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus06.data     0.001868                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus07.data     0.004337                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.509658                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus00.data     0.001485                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus01.data     0.000035                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.inst     0.037863                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus02.data     0.339741                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.inst     0.001836                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus03.data     0.018024                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.inst     0.001449                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus04.data     0.062919                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus05.data     0.000012                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus06.data     0.000117                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus07.data     0.000271                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.973411                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       226854                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       226854                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         6488                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         6488                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus02.data            1                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus04.data            4                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus02.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus04.data            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            9                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus02.data            4                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus04.data           10                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           14                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus02.data            4                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus04.data           10                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           14                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus00.data           97                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus02.data           58                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus03.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus04.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          166                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus02.data         2151                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus03.data          541                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus04.data         4536                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         7230                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus00.data           11                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus01.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.inst          692                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus02.data         3054                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus03.data          577                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.inst           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus04.data         1507                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus07.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         5881                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus00.data           11                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus01.data            6                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.inst          692                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus02.data         5205                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus03.data         1118                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.inst           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus04.data         6043                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus06.data            1                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus07.data            6                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        13111                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus00.data           11                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus01.data            6                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.inst          692                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus02.data         5205                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus03.data         1118                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.inst           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus04.data         6043                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus06.data            1                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus07.data            6                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        13111                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         6488                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         6488                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus00.data           97                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus02.data           58                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus04.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          166                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus02.data         2152                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus03.data          541                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus04.data         4540                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         7235                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus00.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus01.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.inst          692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus02.data         3057                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus03.data          577                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus04.data         1513                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus05.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus06.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus07.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         5890                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus00.data           11                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus01.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.inst          692                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus02.data         5209                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus03.data         1118                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.inst           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus04.data         6053                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus06.data            1                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus07.data            6                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        13125                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus00.data           11                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus01.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.inst          692                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus02.data         5209                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus03.data         1118                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.inst           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus04.data         6053                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus06.data            1                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus07.data            6                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        13125                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus02.data     0.999535                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus04.data     0.999119                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999309                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus02.data     0.999019                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus04.data     0.996034                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.998472                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus02.data     0.999232                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus03.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus04.data     0.998348                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.998933                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus02.data     0.999232                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus03.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus04.data     0.998348                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.998933                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         6465                       # number of writebacks
system.numa_caches_downward0.writebacks::total         6465                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          131                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    13.854932                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           45                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          144                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.312500                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.478115                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.inst     1.046439                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus08.data     0.642693                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus09.data     0.000176                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus10.data     1.282439                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus11.data     1.282234                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.inst     0.358611                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus12.data     2.194540                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus13.data     0.641508                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.inst     1.286031                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus14.data     0.642014                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus15.data     0.000133                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.279882                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.inst     0.065402                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus08.data     0.040168                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus09.data     0.000011                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus10.data     0.080152                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus11.data     0.080140                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.inst     0.022413                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus12.data     0.137159                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus13.data     0.040094                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.inst     0.080377                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus14.data     0.040126                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus15.data     0.000008                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.865933                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         1654                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         1654                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks           24                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total           24                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus08.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            2                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus08.data            2                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            2                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus08.data            2                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            2                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus08.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus09.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus10.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus11.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus12.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus14.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus15.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           16                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus10.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.inst           19                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus08.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus09.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus10.data            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus11.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus12.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus13.data            8                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.inst           38                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus14.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          118                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus08.inst           19                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus08.data           15                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus09.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus10.data            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus11.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus12.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus13.data            8                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.inst           38                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus14.data           15                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          118                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus08.inst           19                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus08.data           15                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus09.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus10.data            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus11.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.inst            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus12.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus13.data            8                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.inst           38                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus14.data           15                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          118                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks           24                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total           24                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus10.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus10.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus08.data           17                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus09.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus10.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus11.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus12.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus13.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.inst           38                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus15.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          120                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus08.inst           19                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus08.data           17                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus09.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus10.data            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus11.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus12.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus13.data            8                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.inst           38                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus14.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus15.data            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          120                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.inst           19                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus08.data           17                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus09.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus10.data            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus11.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus12.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus13.data            8                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.inst           38                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus14.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus15.data            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          120                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus08.data     0.882353                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus11.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.983333                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus08.data     0.882353                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus11.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.983333                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus08.data     0.882353                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus11.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.983333                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           26                       # number of writebacks
system.numa_caches_downward1.writebacks::total           26                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          132                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    13.854898                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           41                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          145                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.282759                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.671309                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.inst     1.449974                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus08.data     0.642631                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus09.data     0.000161                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus10.data     1.282421                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus11.data     0.641166                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.inst     0.358649                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus12.data     2.432292                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus13.data     0.641541                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.inst     1.689081                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus14.data     1.045538                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus15.data     0.000135                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.229457                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.inst     0.090623                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus08.data     0.040164                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus09.data     0.000010                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus10.data     0.080151                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus11.data     0.040073                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.inst     0.022416                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus12.data     0.152018                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus13.data     0.040096                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.inst     0.105568                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus14.data     0.065346                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus15.data     0.000008                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.865931                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         1655                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         1655                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           26                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           26                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus11.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus11.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus11.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus08.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus09.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus10.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus11.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus12.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus13.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus14.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus15.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           16                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus08.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus09.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus10.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus11.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus12.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus13.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus14.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus15.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.inst           19                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus08.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus09.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus10.data            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus11.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus12.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus13.data            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.inst           38                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus14.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus15.data            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          117                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus08.inst           19                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus08.data           15                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus09.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus10.data            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus11.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus12.data            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus13.data            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.inst           38                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus14.data           15                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus15.data            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          117                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus08.inst           19                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus08.data           15                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus09.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus10.data            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus11.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.inst            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus12.data            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus13.data            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.inst           38                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus14.data           15                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus15.data            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          117                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           26                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           26                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus08.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus09.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus10.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus11.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus12.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus13.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus14.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus15.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           16                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus09.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus10.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus11.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus12.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus13.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus14.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus15.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus08.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus09.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus10.data            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus11.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus12.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus13.data            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.inst           38                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus14.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus15.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          118                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus08.inst           19                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus08.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus09.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus10.data            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus11.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus12.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus13.data            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.inst           38                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus14.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus15.data            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          118                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.inst           19                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus08.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus09.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus10.data            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus11.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus12.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus13.data            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.inst           38                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus14.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus15.data            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          118                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus08.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus09.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus10.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus11.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus12.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus13.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus14.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus15.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus08.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus09.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus10.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus11.data     0.750000                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus12.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus13.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus14.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus15.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.991525                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus08.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus09.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus10.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus11.data     0.750000                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus12.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus13.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus14.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus15.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.991525                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus08.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus09.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus10.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus11.data     0.750000                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus12.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus13.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus14.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus15.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.991525                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           29                       # number of writebacks
system.numa_caches_upward0.writebacks::total           29                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        12301                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.579782                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           34                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        12317                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002760                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     8.048802                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus00.data     0.022214                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus01.data     0.000414                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.inst     0.710608                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus02.data     5.343802                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.inst     0.025599                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus03.data     0.306354                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.inst     0.018728                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus04.data     1.063936                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus05.data     0.011536                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus06.data     0.023520                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus07.data     0.004269                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.503050                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus00.data     0.001388                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus01.data     0.000026                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.inst     0.044413                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus02.data     0.333988                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.inst     0.001600                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus03.data     0.019147                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.inst     0.001171                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus04.data     0.066496                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus05.data     0.000721                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus06.data     0.001470                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus07.data     0.000267                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.973736                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       226528                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       226528                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         6465                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         6465                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus02.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus04.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus02.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus03.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus04.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            5                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus02.data            4                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus03.data            1                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus04.data            2                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            7                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus02.data            4                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus03.data            1                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus04.data            2                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            7                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus00.data           97                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus02.data           58                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus03.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus04.data            8                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus05.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          167                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus05.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus01.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus02.data         2150                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus03.data          541                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus04.data         4534                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus07.data            1                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         7227                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus00.data           11                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus01.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.inst          692                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus02.data         3051                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.inst           13                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus03.data          576                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.inst           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus04.data         1506                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus05.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus06.data            1                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus07.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         5876                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus00.data           11                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus01.data            6                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.inst          692                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus02.data         5201                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.inst           13                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus03.data         1117                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.inst           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus04.data         6040                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus05.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus06.data            1                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus07.data            6                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        13103                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus00.data           11                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus01.data            6                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.inst          692                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus02.data         5201                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.inst           13                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus03.data         1117                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.inst           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus04.data         6040                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus05.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus06.data            1                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus07.data            6                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        13103                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         6465                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         6465                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus00.data           97                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus02.data           58                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus03.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus04.data            8                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus05.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          167                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus05.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus01.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus02.data         2151                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus03.data          541                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus04.data         4535                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus07.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         7229                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus00.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus01.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.inst          692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus02.data         3054                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.inst           13                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus03.data          577                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.inst           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus04.data         1507                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus05.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus06.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus07.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         5881                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus00.data           11                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus01.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.inst          692                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus02.data         5205                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.inst           13                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus03.data         1118                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.inst           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus04.data         6042                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus05.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus06.data            1                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus07.data            6                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        13110                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus00.data           11                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus01.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.inst          692                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus02.data         5205                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.inst           13                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus03.data         1118                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.inst           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus04.data         6042                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus05.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus06.data            1                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus07.data            6                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        13110                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus00.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus02.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus03.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus04.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus05.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus02.data     0.999535                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus03.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus04.data     0.999779                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999723                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus00.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus01.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus02.data     0.999018                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus03.data     0.998267                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus04.data     0.999336                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus05.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus06.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus07.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.999150                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus00.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus01.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus02.data     0.999232                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus03.data     0.999106                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus04.data     0.999669                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus05.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus06.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus07.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999466                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus00.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus01.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus02.data     0.999232                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus03.data     0.999106                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus04.data     0.999669                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus05.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus06.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus07.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999466                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         6450                       # number of writebacks
system.numa_caches_upward1.writebacks::total         6450                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus00.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus00.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus00.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus00.dtb.read_hits             337007                       # DTB read hits
system.switch_cpus00.dtb.read_misses                0                       # DTB read misses
system.switch_cpus00.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.dtb.write_hits            199085                       # DTB write hits
system.switch_cpus00.dtb.write_misses               0                       # DTB write misses
system.switch_cpus00.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.dtb.data_hits             536092                       # DTB hits
system.switch_cpus00.dtb.data_misses                0                       # DTB misses
system.switch_cpus00.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus00.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus00.itb.fetch_hits            189758                       # ITB hits
system.switch_cpus00.itb.fetch_misses               0                       # ITB misses
system.switch_cpus00.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus00.itb.fetch_accesses        189758                       # ITB accesses
system.switch_cpus00.itb.read_hits                  0                       # DTB read hits
system.switch_cpus00.itb.read_misses                0                       # DTB read misses
system.switch_cpus00.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus00.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus00.itb.write_hits                 0                       # DTB write hits
system.switch_cpus00.itb.write_misses               0                       # DTB write misses
system.switch_cpus00.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus00.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus00.itb.data_hits                  0                       # DTB hits
system.switch_cpus00.itb.data_misses                0                       # DTB misses
system.switch_cpus00.itb.data_acv                   0                       # DTB access violations
system.switch_cpus00.itb.data_accesses              0                       # DTB accesses
system.switch_cpus00.numCycles                1783360                       # number of cpu cycles simulated
system.switch_cpus00.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus00.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus00.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus00.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus00.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus00.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus00.kern.mode_good::kernel            0                      
system.switch_cpus00.kern.mode_good::user            0                      
system.switch_cpus00.kern.mode_good::idle            0                      
system.switch_cpus00.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus00.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus00.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus00.committedInsts           1728900                       # Number of instructions committed
system.switch_cpus00.committedOps             1728900                       # Number of ops (including micro ops) committed
system.switch_cpus00.num_int_alu_accesses      1662881                       # Number of integer alu accesses
system.switch_cpus00.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus00.num_func_calls            160806                       # number of times a function call or return occured
system.switch_cpus00.num_conditional_control_insts       111575                       # number of instructions that are conditional controls
system.switch_cpus00.num_int_insts            1662881                       # number of integer instructions
system.switch_cpus00.num_fp_insts                   0                       # number of float instructions
system.switch_cpus00.num_int_register_reads      2115187                       # number of times the integer registers were read
system.switch_cpus00.num_int_register_writes      1288957                       # number of times the integer registers were written
system.switch_cpus00.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus00.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus00.num_mem_refs              538726                       # number of memory refs
system.switch_cpus00.num_load_insts            339639                       # Number of load instructions
system.switch_cpus00.num_store_insts           199087                       # Number of store instructions
system.switch_cpus00.num_idle_cycles      2841.375280                       # Number of idle cycles
system.switch_cpus00.num_busy_cycles     1780518.624720                       # Number of busy cycles
system.switch_cpus00.not_idle_fraction       0.998407                       # Percentage of non-idle cycles
system.switch_cpus00.idle_fraction           0.001593                       # Percentage of idle cycles
system.switch_cpus00.Branches                  294820                       # Number of branches fetched
system.switch_cpus00.op_class::No_OpClass         7908      0.46%      0.46% # Class of executed instruction
system.switch_cpus00.op_class::IntAlu         1105725     63.96%     64.41% # Class of executed instruction
system.switch_cpus00.op_class::IntMult           1323      0.08%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::IntDiv               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatAdd             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCmp             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatCvt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatDiv             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::FloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAdd              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAddAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdAlu              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCmp              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdCvt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMisc             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMult             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShift            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdShiftAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdSqrt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAdd            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatAlu            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCmp            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatCvt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatDiv            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMisc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::SimdFloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus00.op_class::MemRead         366079     21.17%     85.66% # Class of executed instruction
system.switch_cpus00.op_class::MemWrite        199089     11.52%     97.18% # Class of executed instruction
system.switch_cpus00.op_class::IprAccess        48776      2.82%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus00.op_class::total          1728900                       # Class of executed instruction
system.switch_cpus01.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus01.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus01.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus01.dtb.read_hits                420                       # DTB read hits
system.switch_cpus01.dtb.read_misses                0                       # DTB read misses
system.switch_cpus01.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.dtb.write_hits               250                       # DTB write hits
system.switch_cpus01.dtb.write_misses               0                       # DTB write misses
system.switch_cpus01.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.dtb.data_hits                670                       # DTB hits
system.switch_cpus01.dtb.data_misses                0                       # DTB misses
system.switch_cpus01.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus01.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus01.itb.fetch_hits               319                       # ITB hits
system.switch_cpus01.itb.fetch_misses               0                       # ITB misses
system.switch_cpus01.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus01.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus01.itb.read_hits                  0                       # DTB read hits
system.switch_cpus01.itb.read_misses                0                       # DTB read misses
system.switch_cpus01.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus01.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus01.itb.write_hits                 0                       # DTB write hits
system.switch_cpus01.itb.write_misses               0                       # DTB write misses
system.switch_cpus01.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus01.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus01.itb.data_hits                  0                       # DTB hits
system.switch_cpus01.itb.data_misses                0                       # DTB misses
system.switch_cpus01.itb.data_acv                   0                       # DTB access violations
system.switch_cpus01.itb.data_accesses              0                       # DTB accesses
system.switch_cpus01.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus01.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus01.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus01.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus01.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus01.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus01.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus01.kern.mode_good::kernel            0                      
system.switch_cpus01.kern.mode_good::user            0                      
system.switch_cpus01.kern.mode_good::idle            0                      
system.switch_cpus01.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus01.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus01.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus01.committedInsts              1916                       # Number of instructions committed
system.switch_cpus01.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus01.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus01.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus01.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus01.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus01.num_int_insts               1824                       # number of integer instructions
system.switch_cpus01.num_fp_insts                   0                       # number of float instructions
system.switch_cpus01.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus01.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus01.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus01.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus01.num_mem_refs                 672                       # number of memory refs
system.switch_cpus01.num_load_insts               420                       # Number of load instructions
system.switch_cpus01.num_store_insts              252                       # Number of store instructions
system.switch_cpus01.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus01.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus01.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus01.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus01.Branches                     252                       # Number of branches fetched
system.switch_cpus01.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus01.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus01.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus01.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus01.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus01.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus01.op_class::total             1916                       # Class of executed instruction
system.switch_cpus02.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus02.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus02.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus02.dtb.read_hits             239636                       # DTB read hits
system.switch_cpus02.dtb.read_misses              267                       # DTB read misses
system.switch_cpus02.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.dtb.read_accesses         112524                       # DTB read accesses
system.switch_cpus02.dtb.write_hits            126808                       # DTB write hits
system.switch_cpus02.dtb.write_misses              28                       # DTB write misses
system.switch_cpus02.dtb.write_acv                 12                       # DTB write access violations
system.switch_cpus02.dtb.write_accesses         65405                       # DTB write accesses
system.switch_cpus02.dtb.data_hits             366444                       # DTB hits
system.switch_cpus02.dtb.data_misses              295                       # DTB misses
system.switch_cpus02.dtb.data_acv                  12                       # DTB access violations
system.switch_cpus02.dtb.data_accesses         177929                       # DTB accesses
system.switch_cpus02.itb.fetch_hits            546283                       # ITB hits
system.switch_cpus02.itb.fetch_misses             265                       # ITB misses
system.switch_cpus02.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus02.itb.fetch_accesses        546548                       # ITB accesses
system.switch_cpus02.itb.read_hits                  0                       # DTB read hits
system.switch_cpus02.itb.read_misses                0                       # DTB read misses
system.switch_cpus02.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus02.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus02.itb.write_hits                 0                       # DTB write hits
system.switch_cpus02.itb.write_misses               0                       # DTB write misses
system.switch_cpus02.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus02.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus02.itb.data_hits                  0                       # DTB hits
system.switch_cpus02.itb.data_misses                0                       # DTB misses
system.switch_cpus02.itb.data_acv                   0                       # DTB access violations
system.switch_cpus02.itb.data_accesses              0                       # DTB accesses
system.switch_cpus02.numCycles                1319944                       # number of cpu cycles simulated
system.switch_cpus02.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus02.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus02.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus02.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus02.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus02.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus02.kern.mode_good::kernel            0                      
system.switch_cpus02.kern.mode_good::user            0                      
system.switch_cpus02.kern.mode_good::idle            0                      
system.switch_cpus02.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus02.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus02.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus02.committedInsts           1182355                       # Number of instructions committed
system.switch_cpus02.committedOps             1182355                       # Number of ops (including micro ops) committed
system.switch_cpus02.num_int_alu_accesses      1142777                       # Number of integer alu accesses
system.switch_cpus02.num_fp_alu_accesses         2557                       # Number of float alu accesses
system.switch_cpus02.num_func_calls             31542                       # number of times a function call or return occured
system.switch_cpus02.num_conditional_control_insts       172577                       # number of instructions that are conditional controls
system.switch_cpus02.num_int_insts            1142777                       # number of integer instructions
system.switch_cpus02.num_fp_insts                2557                       # number of float instructions
system.switch_cpus02.num_int_register_reads      1531589                       # number of times the integer registers were read
system.switch_cpus02.num_int_register_writes       833171                       # number of times the integer registers were written
system.switch_cpus02.num_fp_register_reads         2105                       # number of times the floating registers were read
system.switch_cpus02.num_fp_register_writes         1283                       # number of times the floating registers were written
system.switch_cpus02.num_mem_refs              367945                       # number of memory refs
system.switch_cpus02.num_load_insts            241031                       # Number of load instructions
system.switch_cpus02.num_store_insts           126914                       # Number of store instructions
system.switch_cpus02.num_idle_cycles     418267.067060                       # Number of idle cycles
system.switch_cpus02.num_busy_cycles     901676.932940                       # Number of busy cycles
system.switch_cpus02.not_idle_fraction       0.683118                       # Percentage of non-idle cycles
system.switch_cpus02.idle_fraction           0.316882                       # Percentage of idle cycles
system.switch_cpus02.Branches                  216152                       # Number of branches fetched
system.switch_cpus02.op_class::No_OpClass        17105      1.45%      1.45% # Class of executed instruction
system.switch_cpus02.op_class::IntAlu          769363     65.05%     66.50% # Class of executed instruction
system.switch_cpus02.op_class::IntMult           3452      0.29%     66.79% # Class of executed instruction
system.switch_cpus02.op_class::IntDiv               0      0.00%     66.79% # Class of executed instruction
system.switch_cpus02.op_class::FloatAdd           496      0.04%     66.83% # Class of executed instruction
system.switch_cpus02.op_class::FloatCmp           129      0.01%     66.84% # Class of executed instruction
system.switch_cpus02.op_class::FloatCvt           258      0.02%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::FloatMult            1      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::FloatDiv            15      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::FloatSqrt            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdAdd              0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdAddAcc            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdAlu              0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdCmp              0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdCvt              0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdMisc             0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdMult             0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdMultAcc            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdShift            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdShiftAcc            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdSqrt             0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAdd            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatAlu            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCmp            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatCvt            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatDiv            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMisc            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMult            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatMultAcc            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::SimdFloatSqrt            0      0.00%     66.87% # Class of executed instruction
system.switch_cpus02.op_class::MemRead         247100     20.89%     87.76% # Class of executed instruction
system.switch_cpus02.op_class::MemWrite        127202     10.76%     98.52% # Class of executed instruction
system.switch_cpus02.op_class::IprAccess        17541      1.48%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus02.op_class::total          1182662                       # Class of executed instruction
system.switch_cpus03.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus03.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus03.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus03.dtb.read_hits              25309                       # DTB read hits
system.switch_cpus03.dtb.read_misses              326                       # DTB read misses
system.switch_cpus03.dtb.read_acv                  12                       # DTB read access violations
system.switch_cpus03.dtb.read_accesses           1824                       # DTB read accesses
system.switch_cpus03.dtb.write_hits             14012                       # DTB write hits
system.switch_cpus03.dtb.write_misses              38                       # DTB write misses
system.switch_cpus03.dtb.write_acv                  9                       # DTB write access violations
system.switch_cpus03.dtb.write_accesses           875                       # DTB write accesses
system.switch_cpus03.dtb.data_hits              39321                       # DTB hits
system.switch_cpus03.dtb.data_misses              364                       # DTB misses
system.switch_cpus03.dtb.data_acv                  21                       # DTB access violations
system.switch_cpus03.dtb.data_accesses           2699                       # DTB accesses
system.switch_cpus03.itb.fetch_hits             23301                       # ITB hits
system.switch_cpus03.itb.fetch_misses             125                       # ITB misses
system.switch_cpus03.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus03.itb.fetch_accesses         23426                       # ITB accesses
system.switch_cpus03.itb.read_hits                  0                       # DTB read hits
system.switch_cpus03.itb.read_misses                0                       # DTB read misses
system.switch_cpus03.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus03.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus03.itb.write_hits                 0                       # DTB write hits
system.switch_cpus03.itb.write_misses               0                       # DTB write misses
system.switch_cpus03.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus03.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus03.itb.data_hits                  0                       # DTB hits
system.switch_cpus03.itb.data_misses                0                       # DTB misses
system.switch_cpus03.itb.data_acv                   0                       # DTB access violations
system.switch_cpus03.itb.data_accesses              0                       # DTB accesses
system.switch_cpus03.numCycles                1371670                       # number of cpu cycles simulated
system.switch_cpus03.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus03.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus03.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus03.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus03.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus03.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus03.kern.mode_good::kernel            0                      
system.switch_cpus03.kern.mode_good::user            0                      
system.switch_cpus03.kern.mode_good::idle            0                      
system.switch_cpus03.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus03.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus03.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus03.committedInsts            142354                       # Number of instructions committed
system.switch_cpus03.committedOps              142354                       # Number of ops (including micro ops) committed
system.switch_cpus03.num_int_alu_accesses       136987                       # Number of integer alu accesses
system.switch_cpus03.num_fp_alu_accesses          296                       # Number of float alu accesses
system.switch_cpus03.num_func_calls              2917                       # number of times a function call or return occured
system.switch_cpus03.num_conditional_control_insts        17891                       # number of instructions that are conditional controls
system.switch_cpus03.num_int_insts             136987                       # number of integer instructions
system.switch_cpus03.num_fp_insts                 296                       # number of float instructions
system.switch_cpus03.num_int_register_reads       181468                       # number of times the integer registers were read
system.switch_cpus03.num_int_register_writes       103801                       # number of times the integer registers were written
system.switch_cpus03.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus03.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus03.num_mem_refs               40430                       # number of memory refs
system.switch_cpus03.num_load_insts             26193                       # Number of load instructions
system.switch_cpus03.num_store_insts            14237                       # Number of store instructions
system.switch_cpus03.num_idle_cycles     1258507.846940                       # Number of idle cycles
system.switch_cpus03.num_busy_cycles     113162.153060                       # Number of busy cycles
system.switch_cpus03.not_idle_fraction       0.082500                       # Percentage of non-idle cycles
system.switch_cpus03.idle_fraction           0.917500                       # Percentage of idle cycles
system.switch_cpus03.Branches                   21916                       # Number of branches fetched
system.switch_cpus03.op_class::No_OpClass         2791      1.96%      1.96% # Class of executed instruction
system.switch_cpus03.op_class::IntAlu           91895     64.38%     66.34% # Class of executed instruction
system.switch_cpus03.op_class::IntMult            106      0.07%     66.41% # Class of executed instruction
system.switch_cpus03.op_class::IntDiv               0      0.00%     66.41% # Class of executed instruction
system.switch_cpus03.op_class::FloatAdd            24      0.02%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatCmp             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatCvt             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatMult            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatDiv             3      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::FloatSqrt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdAdd              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdAddAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdAlu              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdCmp              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdCvt              0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdMisc             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdMult             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdMultAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdShift            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdShiftAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdSqrt             0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAdd            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatAlu            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCmp            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatCvt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatDiv            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMisc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMult            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatMultAcc            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::SimdFloatSqrt            0      0.00%     66.43% # Class of executed instruction
system.switch_cpus03.op_class::MemRead          27239     19.08%     85.51% # Class of executed instruction
system.switch_cpus03.op_class::MemWrite         14246      9.98%     95.49% # Class of executed instruction
system.switch_cpus03.op_class::IprAccess         6435      4.51%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus03.op_class::total           142739                       # Class of executed instruction
system.switch_cpus04.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus04.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus04.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus04.dtb.read_hits              84176                       # DTB read hits
system.switch_cpus04.dtb.read_misses              371                       # DTB read misses
system.switch_cpus04.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.dtb.read_accesses          34049                       # DTB read accesses
system.switch_cpus04.dtb.write_hits             88501                       # DTB write hits
system.switch_cpus04.dtb.write_misses             106                       # DTB write misses
system.switch_cpus04.dtb.write_acv                  5                       # DTB write access violations
system.switch_cpus04.dtb.write_accesses         15516                       # DTB write accesses
system.switch_cpus04.dtb.data_hits             172677                       # DTB hits
system.switch_cpus04.dtb.data_misses              477                       # DTB misses
system.switch_cpus04.dtb.data_acv                   5                       # DTB access violations
system.switch_cpus04.dtb.data_accesses          49565                       # DTB accesses
system.switch_cpus04.itb.fetch_hits            162252                       # ITB hits
system.switch_cpus04.itb.fetch_misses             152                       # ITB misses
system.switch_cpus04.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus04.itb.fetch_accesses        162404                       # ITB accesses
system.switch_cpus04.itb.read_hits                  0                       # DTB read hits
system.switch_cpus04.itb.read_misses                0                       # DTB read misses
system.switch_cpus04.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus04.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus04.itb.write_hits                 0                       # DTB write hits
system.switch_cpus04.itb.write_misses               0                       # DTB write misses
system.switch_cpus04.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus04.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus04.itb.data_hits                  0                       # DTB hits
system.switch_cpus04.itb.data_misses                0                       # DTB misses
system.switch_cpus04.itb.data_acv                   0                       # DTB access violations
system.switch_cpus04.itb.data_accesses              0                       # DTB accesses
system.switch_cpus04.numCycles                1783106                       # number of cpu cycles simulated
system.switch_cpus04.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus04.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus04.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus04.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus04.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus04.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus04.kern.mode_good::kernel            0                      
system.switch_cpus04.kern.mode_good::user            0                      
system.switch_cpus04.kern.mode_good::idle            0                      
system.switch_cpus04.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus04.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus04.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus04.committedInsts            458942                       # Number of instructions committed
system.switch_cpus04.committedOps              458942                       # Number of ops (including micro ops) committed
system.switch_cpus04.num_int_alu_accesses       441844                       # Number of integer alu accesses
system.switch_cpus04.num_fp_alu_accesses         3618                       # Number of float alu accesses
system.switch_cpus04.num_func_calls              8773                       # number of times a function call or return occured
system.switch_cpus04.num_conditional_control_insts        48639                       # number of instructions that are conditional controls
system.switch_cpus04.num_int_insts             441844                       # number of integer instructions
system.switch_cpus04.num_fp_insts                3618                       # number of float instructions
system.switch_cpus04.num_int_register_reads       634745                       # number of times the integer registers were read
system.switch_cpus04.num_int_register_writes       300424                       # number of times the integer registers were written
system.switch_cpus04.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus04.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus04.num_mem_refs              173803                       # number of memory refs
system.switch_cpus04.num_load_insts             85015                       # Number of load instructions
system.switch_cpus04.num_store_insts            88788                       # Number of store instructions
system.switch_cpus04.num_idle_cycles     1309877.937956                       # Number of idle cycles
system.switch_cpus04.num_busy_cycles     473228.062044                       # Number of busy cycles
system.switch_cpus04.not_idle_fraction       0.265395                       # Percentage of non-idle cycles
system.switch_cpus04.idle_fraction           0.734605                       # Percentage of idle cycles
system.switch_cpus04.Branches                   60350                       # Number of branches fetched
system.switch_cpus04.op_class::No_OpClass         9727      2.12%      2.12% # Class of executed instruction
system.switch_cpus04.op_class::IntAlu          262514     57.14%     59.26% # Class of executed instruction
system.switch_cpus04.op_class::IntMult            523      0.11%     59.37% # Class of executed instruction
system.switch_cpus04.op_class::IntDiv               0      0.00%     59.37% # Class of executed instruction
system.switch_cpus04.op_class::FloatAdd          1172      0.26%     59.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatCmp             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatCvt             0      0.00%     59.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatMult            0      0.00%     59.63% # Class of executed instruction
system.switch_cpus04.op_class::FloatDiv           227      0.05%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::FloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdAdd              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdAddAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdAlu              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdCmp              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdCvt              0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdMisc             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdMult             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdShift            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdShiftAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdSqrt             0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAdd            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatAlu            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCmp            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatCvt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatDiv            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMisc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMult            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatMultAcc            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::SimdFloatSqrt            0      0.00%     59.68% # Class of executed instruction
system.switch_cpus04.op_class::MemRead          87284     19.00%     78.67% # Class of executed instruction
system.switch_cpus04.op_class::MemWrite         88867     19.34%     98.02% # Class of executed instruction
system.switch_cpus04.op_class::IprAccess         9110      1.98%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus04.op_class::total           459424                       # Class of executed instruction
system.switch_cpus05.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus05.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus05.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus05.dtb.read_hits                441                       # DTB read hits
system.switch_cpus05.dtb.read_misses                0                       # DTB read misses
system.switch_cpus05.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.dtb.write_hits               247                       # DTB write hits
system.switch_cpus05.dtb.write_misses               0                       # DTB write misses
system.switch_cpus05.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.dtb.data_hits                688                       # DTB hits
system.switch_cpus05.dtb.data_misses                0                       # DTB misses
system.switch_cpus05.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus05.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus05.itb.fetch_hits               301                       # ITB hits
system.switch_cpus05.itb.fetch_misses               0                       # ITB misses
system.switch_cpus05.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus05.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus05.itb.read_hits                  0                       # DTB read hits
system.switch_cpus05.itb.read_misses                0                       # DTB read misses
system.switch_cpus05.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus05.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus05.itb.write_hits                 0                       # DTB write hits
system.switch_cpus05.itb.write_misses               0                       # DTB write misses
system.switch_cpus05.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus05.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus05.itb.data_hits                  0                       # DTB hits
system.switch_cpus05.itb.data_misses                0                       # DTB misses
system.switch_cpus05.itb.data_acv                   0                       # DTB access violations
system.switch_cpus05.itb.data_accesses              0                       # DTB accesses
system.switch_cpus05.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus05.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus05.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus05.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus05.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus05.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus05.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus05.kern.mode_good::kernel            0                      
system.switch_cpus05.kern.mode_good::user            0                      
system.switch_cpus05.kern.mode_good::idle            0                      
system.switch_cpus05.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus05.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus05.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus05.committedInsts              1956                       # Number of instructions committed
system.switch_cpus05.committedOps                1956                       # Number of ops (including micro ops) committed
system.switch_cpus05.num_int_alu_accesses         1865                       # Number of integer alu accesses
system.switch_cpus05.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus05.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus05.num_conditional_control_insts          157                       # number of instructions that are conditional controls
system.switch_cpus05.num_int_insts               1865                       # number of integer instructions
system.switch_cpus05.num_fp_insts                   0                       # number of float instructions
system.switch_cpus05.num_int_register_reads         2491                       # number of times the integer registers were read
system.switch_cpus05.num_int_register_writes         1448                       # number of times the integer registers were written
system.switch_cpus05.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus05.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus05.num_mem_refs                 690                       # number of memory refs
system.switch_cpus05.num_load_insts               441                       # Number of load instructions
system.switch_cpus05.num_store_insts              249                       # Number of store instructions
system.switch_cpus05.num_idle_cycles     1369928.428770                       # Number of idle cycles
system.switch_cpus05.num_busy_cycles      1547.571230                       # Number of busy cycles
system.switch_cpus05.not_idle_fraction       0.001128                       # Percentage of non-idle cycles
system.switch_cpus05.idle_fraction           0.998872                       # Percentage of idle cycles
system.switch_cpus05.Branches                     277                       # Number of branches fetched
system.switch_cpus05.op_class::No_OpClass            9      0.46%      0.46% # Class of executed instruction
system.switch_cpus05.op_class::IntAlu            1139     58.23%     58.69% # Class of executed instruction
system.switch_cpus05.op_class::IntMult              5      0.26%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::IntDiv               0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatAdd             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatCmp             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatCvt             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatMult            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatDiv             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::FloatSqrt            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdAdd              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdAddAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdAlu              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdCmp              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdCvt              0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdMisc             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdMult             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdMultAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdShift            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdShiftAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdSqrt             0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAdd            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatAlu            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCmp            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatCvt            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatDiv            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMisc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMult            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatMultAcc            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::SimdFloatSqrt            0      0.00%     58.95% # Class of executed instruction
system.switch_cpus05.op_class::MemRead            460     23.52%     82.46% # Class of executed instruction
system.switch_cpus05.op_class::MemWrite           249     12.73%     95.19% # Class of executed instruction
system.switch_cpus05.op_class::IprAccess           94      4.81%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus05.op_class::total             1956                       # Class of executed instruction
system.switch_cpus06.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus06.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus06.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus06.dtb.read_hits                428                       # DTB read hits
system.switch_cpus06.dtb.read_misses                0                       # DTB read misses
system.switch_cpus06.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.dtb.write_hits               246                       # DTB write hits
system.switch_cpus06.dtb.write_misses               0                       # DTB write misses
system.switch_cpus06.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.dtb.data_hits                674                       # DTB hits
system.switch_cpus06.dtb.data_misses                0                       # DTB misses
system.switch_cpus06.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus06.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus06.itb.fetch_hits               301                       # ITB hits
system.switch_cpus06.itb.fetch_misses               0                       # ITB misses
system.switch_cpus06.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus06.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus06.itb.read_hits                  0                       # DTB read hits
system.switch_cpus06.itb.read_misses                0                       # DTB read misses
system.switch_cpus06.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus06.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus06.itb.write_hits                 0                       # DTB write hits
system.switch_cpus06.itb.write_misses               0                       # DTB write misses
system.switch_cpus06.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus06.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus06.itb.data_hits                  0                       # DTB hits
system.switch_cpus06.itb.data_misses                0                       # DTB misses
system.switch_cpus06.itb.data_acv                   0                       # DTB access violations
system.switch_cpus06.itb.data_accesses              0                       # DTB accesses
system.switch_cpus06.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus06.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus06.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus06.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus06.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus06.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus06.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus06.kern.mode_good::kernel            0                      
system.switch_cpus06.kern.mode_good::user            0                      
system.switch_cpus06.kern.mode_good::idle            0                      
system.switch_cpus06.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus06.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus06.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus06.committedInsts              1926                       # Number of instructions committed
system.switch_cpus06.committedOps                1926                       # Number of ops (including micro ops) committed
system.switch_cpus06.num_int_alu_accesses         1836                       # Number of integer alu accesses
system.switch_cpus06.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus06.num_func_calls                80                       # number of times a function call or return occured
system.switch_cpus06.num_conditional_control_insts          143                       # number of instructions that are conditional controls
system.switch_cpus06.num_int_insts               1836                       # number of integer instructions
system.switch_cpus06.num_fp_insts                   0                       # number of float instructions
system.switch_cpus06.num_int_register_reads         2461                       # number of times the integer registers were read
system.switch_cpus06.num_int_register_writes         1433                       # number of times the integer registers were written
system.switch_cpus06.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus06.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus06.num_mem_refs                 676                       # number of memory refs
system.switch_cpus06.num_load_insts               428                       # Number of load instructions
system.switch_cpus06.num_store_insts              248                       # Number of store instructions
system.switch_cpus06.num_idle_cycles     1369952.188820                       # Number of idle cycles
system.switch_cpus06.num_busy_cycles      1523.811180                       # Number of busy cycles
system.switch_cpus06.not_idle_fraction       0.001111                       # Percentage of non-idle cycles
system.switch_cpus06.idle_fraction           0.998889                       # Percentage of idle cycles
system.switch_cpus06.Branches                     262                       # Number of branches fetched
system.switch_cpus06.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus06.op_class::IntAlu            1123     58.31%     58.77% # Class of executed instruction
system.switch_cpus06.op_class::IntMult              5      0.26%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::IntDiv               0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatAdd             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatCmp             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatCvt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatDiv             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::FloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdAdd              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdAddAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdAlu              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdCmp              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdCvt              0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdMisc             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdMult             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdShift            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdShiftAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdSqrt             0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAdd            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatAlu            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCmp            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatCvt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatDiv            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMisc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMult            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatMultAcc            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::SimdFloatSqrt            0      0.00%     59.03% # Class of executed instruction
system.switch_cpus06.op_class::MemRead            447     23.21%     82.24% # Class of executed instruction
system.switch_cpus06.op_class::MemWrite           248     12.88%     95.12% # Class of executed instruction
system.switch_cpus06.op_class::IprAccess           94      4.88%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus06.op_class::total             1926                       # Class of executed instruction
system.switch_cpus07.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus07.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus07.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus07.dtb.read_hits                420                       # DTB read hits
system.switch_cpus07.dtb.read_misses                0                       # DTB read misses
system.switch_cpus07.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.dtb.write_hits               250                       # DTB write hits
system.switch_cpus07.dtb.write_misses               0                       # DTB write misses
system.switch_cpus07.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.dtb.data_hits                670                       # DTB hits
system.switch_cpus07.dtb.data_misses                0                       # DTB misses
system.switch_cpus07.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus07.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus07.itb.fetch_hits               319                       # ITB hits
system.switch_cpus07.itb.fetch_misses               0                       # ITB misses
system.switch_cpus07.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus07.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus07.itb.read_hits                  0                       # DTB read hits
system.switch_cpus07.itb.read_misses                0                       # DTB read misses
system.switch_cpus07.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus07.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus07.itb.write_hits                 0                       # DTB write hits
system.switch_cpus07.itb.write_misses               0                       # DTB write misses
system.switch_cpus07.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus07.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus07.itb.data_hits                  0                       # DTB hits
system.switch_cpus07.itb.data_misses                0                       # DTB misses
system.switch_cpus07.itb.data_acv                   0                       # DTB access violations
system.switch_cpus07.itb.data_accesses              0                       # DTB accesses
system.switch_cpus07.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus07.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus07.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus07.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus07.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus07.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus07.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus07.kern.mode_good::kernel            0                      
system.switch_cpus07.kern.mode_good::user            0                      
system.switch_cpus07.kern.mode_good::idle            0                      
system.switch_cpus07.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus07.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus07.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus07.committedInsts              1916                       # Number of instructions committed
system.switch_cpus07.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus07.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus07.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus07.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus07.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus07.num_int_insts               1824                       # number of integer instructions
system.switch_cpus07.num_fp_insts                   0                       # number of float instructions
system.switch_cpus07.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus07.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus07.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus07.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus07.num_mem_refs                 672                       # number of memory refs
system.switch_cpus07.num_load_insts               420                       # Number of load instructions
system.switch_cpus07.num_store_insts              252                       # Number of store instructions
system.switch_cpus07.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus07.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus07.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus07.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus07.Branches                     252                       # Number of branches fetched
system.switch_cpus07.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus07.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus07.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus07.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus07.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus07.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus07.op_class::total             1916                       # Class of executed instruction
system.switch_cpus08.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus08.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus08.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus08.dtb.read_hits                420                       # DTB read hits
system.switch_cpus08.dtb.read_misses                0                       # DTB read misses
system.switch_cpus08.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.dtb.write_hits               250                       # DTB write hits
system.switch_cpus08.dtb.write_misses               0                       # DTB write misses
system.switch_cpus08.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.dtb.data_hits                670                       # DTB hits
system.switch_cpus08.dtb.data_misses                0                       # DTB misses
system.switch_cpus08.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus08.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus08.itb.fetch_hits               319                       # ITB hits
system.switch_cpus08.itb.fetch_misses               0                       # ITB misses
system.switch_cpus08.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus08.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus08.itb.read_hits                  0                       # DTB read hits
system.switch_cpus08.itb.read_misses                0                       # DTB read misses
system.switch_cpus08.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus08.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus08.itb.write_hits                 0                       # DTB write hits
system.switch_cpus08.itb.write_misses               0                       # DTB write misses
system.switch_cpus08.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus08.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus08.itb.data_hits                  0                       # DTB hits
system.switch_cpus08.itb.data_misses                0                       # DTB misses
system.switch_cpus08.itb.data_acv                   0                       # DTB access violations
system.switch_cpus08.itb.data_accesses              0                       # DTB accesses
system.switch_cpus08.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus08.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus08.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus08.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus08.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus08.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus08.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus08.kern.mode_good::kernel            0                      
system.switch_cpus08.kern.mode_good::user            0                      
system.switch_cpus08.kern.mode_good::idle            0                      
system.switch_cpus08.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus08.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus08.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus08.committedInsts              1916                       # Number of instructions committed
system.switch_cpus08.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus08.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus08.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus08.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus08.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus08.num_int_insts               1824                       # number of integer instructions
system.switch_cpus08.num_fp_insts                   0                       # number of float instructions
system.switch_cpus08.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus08.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus08.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus08.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus08.num_mem_refs                 672                       # number of memory refs
system.switch_cpus08.num_load_insts               420                       # Number of load instructions
system.switch_cpus08.num_store_insts              252                       # Number of store instructions
system.switch_cpus08.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus08.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus08.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus08.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus08.Branches                     252                       # Number of branches fetched
system.switch_cpus08.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus08.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus08.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus08.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus08.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus08.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus08.op_class::total             1916                       # Class of executed instruction
system.switch_cpus09.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus09.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus09.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus09.dtb.read_hits                416                       # DTB read hits
system.switch_cpus09.dtb.read_misses                0                       # DTB read misses
system.switch_cpus09.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.dtb.write_hits               245                       # DTB write hits
system.switch_cpus09.dtb.write_misses               0                       # DTB write misses
system.switch_cpus09.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.dtb.data_hits                661                       # DTB hits
system.switch_cpus09.dtb.data_misses                0                       # DTB misses
system.switch_cpus09.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus09.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus09.itb.fetch_hits               301                       # ITB hits
system.switch_cpus09.itb.fetch_misses               0                       # ITB misses
system.switch_cpus09.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus09.itb.fetch_accesses           301                       # ITB accesses
system.switch_cpus09.itb.read_hits                  0                       # DTB read hits
system.switch_cpus09.itb.read_misses                0                       # DTB read misses
system.switch_cpus09.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus09.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus09.itb.write_hits                 0                       # DTB write hits
system.switch_cpus09.itb.write_misses               0                       # DTB write misses
system.switch_cpus09.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus09.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus09.itb.data_hits                  0                       # DTB hits
system.switch_cpus09.itb.data_misses                0                       # DTB misses
system.switch_cpus09.itb.data_acv                   0                       # DTB access violations
system.switch_cpus09.itb.data_accesses              0                       # DTB accesses
system.switch_cpus09.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus09.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus09.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus09.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus09.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus09.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus09.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus09.kern.mode_good::kernel            0                      
system.switch_cpus09.kern.mode_good::user            0                      
system.switch_cpus09.kern.mode_good::idle            0                      
system.switch_cpus09.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus09.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus09.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus09.committedInsts              1887                       # Number of instructions committed
system.switch_cpus09.committedOps                1887                       # Number of ops (including micro ops) committed
system.switch_cpus09.num_int_alu_accesses         1798                       # Number of integer alu accesses
system.switch_cpus09.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus09.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus09.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus09.num_int_insts               1798                       # number of integer instructions
system.switch_cpus09.num_fp_insts                   0                       # number of float instructions
system.switch_cpus09.num_int_register_reads         2416                       # number of times the integer registers were read
system.switch_cpus09.num_int_register_writes         1404                       # number of times the integer registers were written
system.switch_cpus09.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus09.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus09.num_mem_refs                 663                       # number of memory refs
system.switch_cpus09.num_load_insts               416                       # Number of load instructions
system.switch_cpus09.num_store_insts              247                       # Number of store instructions
system.switch_cpus09.num_idle_cycles     1369983.076884                       # Number of idle cycles
system.switch_cpus09.num_busy_cycles      1492.923116                       # Number of busy cycles
system.switch_cpus09.not_idle_fraction       0.001089                       # Percentage of non-idle cycles
system.switch_cpus09.idle_fraction           0.998911                       # Percentage of idle cycles
system.switch_cpus09.Branches                     250                       # Number of branches fetched
system.switch_cpus09.op_class::No_OpClass           11      0.58%      0.58% # Class of executed instruction
system.switch_cpus09.op_class::IntAlu            1097     58.13%     58.72% # Class of executed instruction
system.switch_cpus09.op_class::IntMult              5      0.26%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::IntDiv               0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatAdd             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatCmp             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatCvt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatDiv             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::FloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAdd              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAddAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdAlu              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdCmp              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdCvt              0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMisc             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMult             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdShift            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdShiftAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdSqrt             0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAdd            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatAlu            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCmp            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatCvt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatDiv            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMisc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMult            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatMultAcc            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::SimdFloatSqrt            0      0.00%     58.98% # Class of executed instruction
system.switch_cpus09.op_class::MemRead            433     22.95%     81.93% # Class of executed instruction
system.switch_cpus09.op_class::MemWrite           247     13.09%     95.02% # Class of executed instruction
system.switch_cpus09.op_class::IprAccess           94      4.98%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus09.op_class::total             1887                       # Class of executed instruction
system.switch_cpus10.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus10.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus10.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus10.dtb.read_hits                420                       # DTB read hits
system.switch_cpus10.dtb.read_misses                0                       # DTB read misses
system.switch_cpus10.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.dtb.write_hits               250                       # DTB write hits
system.switch_cpus10.dtb.write_misses               0                       # DTB write misses
system.switch_cpus10.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.dtb.data_hits                670                       # DTB hits
system.switch_cpus10.dtb.data_misses                0                       # DTB misses
system.switch_cpus10.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus10.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus10.itb.fetch_hits               319                       # ITB hits
system.switch_cpus10.itb.fetch_misses               0                       # ITB misses
system.switch_cpus10.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus10.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus10.itb.read_hits                  0                       # DTB read hits
system.switch_cpus10.itb.read_misses                0                       # DTB read misses
system.switch_cpus10.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus10.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus10.itb.write_hits                 0                       # DTB write hits
system.switch_cpus10.itb.write_misses               0                       # DTB write misses
system.switch_cpus10.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus10.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus10.itb.data_hits                  0                       # DTB hits
system.switch_cpus10.itb.data_misses                0                       # DTB misses
system.switch_cpus10.itb.data_acv                   0                       # DTB access violations
system.switch_cpus10.itb.data_accesses              0                       # DTB accesses
system.switch_cpus10.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus10.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus10.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus10.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus10.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus10.kern.mode_good::kernel            0                      
system.switch_cpus10.kern.mode_good::user            0                      
system.switch_cpus10.kern.mode_good::idle            0                      
system.switch_cpus10.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus10.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus10.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus10.committedInsts              1916                       # Number of instructions committed
system.switch_cpus10.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus10.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus10.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus10.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus10.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus10.num_int_insts               1824                       # number of integer instructions
system.switch_cpus10.num_fp_insts                   0                       # number of float instructions
system.switch_cpus10.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus10.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus10.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus10.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus10.num_mem_refs                 672                       # number of memory refs
system.switch_cpus10.num_load_insts               420                       # Number of load instructions
system.switch_cpus10.num_store_insts              252                       # Number of store instructions
system.switch_cpus10.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus10.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus10.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus10.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus10.Branches                     252                       # Number of branches fetched
system.switch_cpus10.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus10.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus10.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus10.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus10.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus10.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus10.op_class::total             1916                       # Class of executed instruction
system.switch_cpus11.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus11.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus11.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus11.dtb.read_hits                420                       # DTB read hits
system.switch_cpus11.dtb.read_misses                0                       # DTB read misses
system.switch_cpus11.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.dtb.write_hits               250                       # DTB write hits
system.switch_cpus11.dtb.write_misses               0                       # DTB write misses
system.switch_cpus11.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.dtb.data_hits                670                       # DTB hits
system.switch_cpus11.dtb.data_misses                0                       # DTB misses
system.switch_cpus11.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus11.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus11.itb.fetch_hits               319                       # ITB hits
system.switch_cpus11.itb.fetch_misses               0                       # ITB misses
system.switch_cpus11.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus11.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus11.itb.read_hits                  0                       # DTB read hits
system.switch_cpus11.itb.read_misses                0                       # DTB read misses
system.switch_cpus11.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus11.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus11.itb.write_hits                 0                       # DTB write hits
system.switch_cpus11.itb.write_misses               0                       # DTB write misses
system.switch_cpus11.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus11.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus11.itb.data_hits                  0                       # DTB hits
system.switch_cpus11.itb.data_misses                0                       # DTB misses
system.switch_cpus11.itb.data_acv                   0                       # DTB access violations
system.switch_cpus11.itb.data_accesses              0                       # DTB accesses
system.switch_cpus11.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus11.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus11.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus11.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus11.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus11.kern.mode_good::kernel            0                      
system.switch_cpus11.kern.mode_good::user            0                      
system.switch_cpus11.kern.mode_good::idle            0                      
system.switch_cpus11.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus11.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus11.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus11.committedInsts              1916                       # Number of instructions committed
system.switch_cpus11.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus11.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus11.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus11.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus11.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus11.num_int_insts               1824                       # number of integer instructions
system.switch_cpus11.num_fp_insts                   0                       # number of float instructions
system.switch_cpus11.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus11.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus11.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus11.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus11.num_mem_refs                 672                       # number of memory refs
system.switch_cpus11.num_load_insts               420                       # Number of load instructions
system.switch_cpus11.num_store_insts              252                       # Number of store instructions
system.switch_cpus11.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus11.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus11.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus11.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus11.Branches                     252                       # Number of branches fetched
system.switch_cpus11.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus11.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus11.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus11.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus11.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus11.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus11.op_class::total             1916                       # Class of executed instruction
system.switch_cpus12.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus12.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus12.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus12.dtb.read_hits                420                       # DTB read hits
system.switch_cpus12.dtb.read_misses                0                       # DTB read misses
system.switch_cpus12.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.dtb.write_hits               250                       # DTB write hits
system.switch_cpus12.dtb.write_misses               0                       # DTB write misses
system.switch_cpus12.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.dtb.data_hits                670                       # DTB hits
system.switch_cpus12.dtb.data_misses                0                       # DTB misses
system.switch_cpus12.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus12.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus12.itb.fetch_hits               319                       # ITB hits
system.switch_cpus12.itb.fetch_misses               0                       # ITB misses
system.switch_cpus12.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus12.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus12.itb.read_hits                  0                       # DTB read hits
system.switch_cpus12.itb.read_misses                0                       # DTB read misses
system.switch_cpus12.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus12.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus12.itb.write_hits                 0                       # DTB write hits
system.switch_cpus12.itb.write_misses               0                       # DTB write misses
system.switch_cpus12.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus12.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus12.itb.data_hits                  0                       # DTB hits
system.switch_cpus12.itb.data_misses                0                       # DTB misses
system.switch_cpus12.itb.data_acv                   0                       # DTB access violations
system.switch_cpus12.itb.data_accesses              0                       # DTB accesses
system.switch_cpus12.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus12.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus12.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus12.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus12.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus12.kern.mode_good::kernel            0                      
system.switch_cpus12.kern.mode_good::user            0                      
system.switch_cpus12.kern.mode_good::idle            0                      
system.switch_cpus12.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus12.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus12.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus12.committedInsts              1916                       # Number of instructions committed
system.switch_cpus12.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus12.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus12.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus12.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus12.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus12.num_int_insts               1824                       # number of integer instructions
system.switch_cpus12.num_fp_insts                   0                       # number of float instructions
system.switch_cpus12.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus12.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus12.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus12.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus12.num_mem_refs                 672                       # number of memory refs
system.switch_cpus12.num_load_insts               420                       # Number of load instructions
system.switch_cpus12.num_store_insts              252                       # Number of store instructions
system.switch_cpus12.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus12.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus12.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus12.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus12.Branches                     252                       # Number of branches fetched
system.switch_cpus12.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus12.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus12.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus12.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus12.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus12.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus12.op_class::total             1916                       # Class of executed instruction
system.switch_cpus13.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus13.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus13.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus13.dtb.read_hits                420                       # DTB read hits
system.switch_cpus13.dtb.read_misses                0                       # DTB read misses
system.switch_cpus13.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.dtb.write_hits               250                       # DTB write hits
system.switch_cpus13.dtb.write_misses               0                       # DTB write misses
system.switch_cpus13.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.dtb.data_hits                670                       # DTB hits
system.switch_cpus13.dtb.data_misses                0                       # DTB misses
system.switch_cpus13.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus13.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus13.itb.fetch_hits               319                       # ITB hits
system.switch_cpus13.itb.fetch_misses               0                       # ITB misses
system.switch_cpus13.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus13.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus13.itb.read_hits                  0                       # DTB read hits
system.switch_cpus13.itb.read_misses                0                       # DTB read misses
system.switch_cpus13.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus13.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus13.itb.write_hits                 0                       # DTB write hits
system.switch_cpus13.itb.write_misses               0                       # DTB write misses
system.switch_cpus13.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus13.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus13.itb.data_hits                  0                       # DTB hits
system.switch_cpus13.itb.data_misses                0                       # DTB misses
system.switch_cpus13.itb.data_acv                   0                       # DTB access violations
system.switch_cpus13.itb.data_accesses              0                       # DTB accesses
system.switch_cpus13.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus13.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus13.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus13.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus13.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus13.kern.mode_good::kernel            0                      
system.switch_cpus13.kern.mode_good::user            0                      
system.switch_cpus13.kern.mode_good::idle            0                      
system.switch_cpus13.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus13.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus13.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus13.committedInsts              1916                       # Number of instructions committed
system.switch_cpus13.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus13.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus13.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus13.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus13.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus13.num_int_insts               1824                       # number of integer instructions
system.switch_cpus13.num_fp_insts                   0                       # number of float instructions
system.switch_cpus13.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus13.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus13.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus13.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus13.num_mem_refs                 672                       # number of memory refs
system.switch_cpus13.num_load_insts               420                       # Number of load instructions
system.switch_cpus13.num_store_insts              252                       # Number of store instructions
system.switch_cpus13.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus13.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus13.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus13.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus13.Branches                     252                       # Number of branches fetched
system.switch_cpus13.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus13.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus13.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus13.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus13.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus13.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus13.op_class::total             1916                       # Class of executed instruction
system.switch_cpus14.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus14.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus14.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus14.dtb.read_hits                420                       # DTB read hits
system.switch_cpus14.dtb.read_misses                0                       # DTB read misses
system.switch_cpus14.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.dtb.write_hits               250                       # DTB write hits
system.switch_cpus14.dtb.write_misses               0                       # DTB write misses
system.switch_cpus14.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.dtb.data_hits                670                       # DTB hits
system.switch_cpus14.dtb.data_misses                0                       # DTB misses
system.switch_cpus14.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus14.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus14.itb.fetch_hits               319                       # ITB hits
system.switch_cpus14.itb.fetch_misses               0                       # ITB misses
system.switch_cpus14.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus14.itb.fetch_accesses           319                       # ITB accesses
system.switch_cpus14.itb.read_hits                  0                       # DTB read hits
system.switch_cpus14.itb.read_misses                0                       # DTB read misses
system.switch_cpus14.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus14.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus14.itb.write_hits                 0                       # DTB write hits
system.switch_cpus14.itb.write_misses               0                       # DTB write misses
system.switch_cpus14.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus14.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus14.itb.data_hits                  0                       # DTB hits
system.switch_cpus14.itb.data_misses                0                       # DTB misses
system.switch_cpus14.itb.data_acv                   0                       # DTB access violations
system.switch_cpus14.itb.data_accesses              0                       # DTB accesses
system.switch_cpus14.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus14.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus14.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus14.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus14.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus14.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus14.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus14.kern.mode_good::kernel            0                      
system.switch_cpus14.kern.mode_good::user            0                      
system.switch_cpus14.kern.mode_good::idle            0                      
system.switch_cpus14.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus14.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus14.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus14.committedInsts              1916                       # Number of instructions committed
system.switch_cpus14.committedOps                1916                       # Number of ops (including micro ops) committed
system.switch_cpus14.num_int_alu_accesses         1824                       # Number of integer alu accesses
system.switch_cpus14.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus14.num_func_calls                78                       # number of times a function call or return occured
system.switch_cpus14.num_conditional_control_insts          134                       # number of instructions that are conditional controls
system.switch_cpus14.num_int_insts               1824                       # number of integer instructions
system.switch_cpus14.num_fp_insts                   0                       # number of float instructions
system.switch_cpus14.num_int_register_reads         2456                       # number of times the integer registers were read
system.switch_cpus14.num_int_register_writes         1427                       # number of times the integer registers were written
system.switch_cpus14.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus14.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus14.num_mem_refs                 672                       # number of memory refs
system.switch_cpus14.num_load_insts               420                       # Number of load instructions
system.switch_cpus14.num_store_insts              252                       # Number of store instructions
system.switch_cpus14.num_idle_cycles     1369960.108836                       # Number of idle cycles
system.switch_cpus14.num_busy_cycles      1515.891164                       # Number of busy cycles
system.switch_cpus14.not_idle_fraction       0.001105                       # Percentage of non-idle cycles
system.switch_cpus14.idle_fraction           0.998895                       # Percentage of idle cycles
system.switch_cpus14.Branches                     252                       # Number of branches fetched
system.switch_cpus14.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus14.op_class::IntAlu            1110     57.93%     58.40% # Class of executed instruction
system.switch_cpus14.op_class::IntMult              5      0.26%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::IntDiv               0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::FloatAdd             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::FloatCmp             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::FloatCvt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::FloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::FloatDiv             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::FloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdAdd              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdAddAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdAlu              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdCmp              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdCvt              0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdMisc             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdMult             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdShift            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdShiftAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdSqrt             0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAdd            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatAlu            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCmp            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatCvt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatDiv            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMisc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMult            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatMultAcc            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::SimdFloatSqrt            0      0.00%     58.66% # Class of executed instruction
system.switch_cpus14.op_class::MemRead            438     22.86%     81.52% # Class of executed instruction
system.switch_cpus14.op_class::MemWrite           252     13.15%     94.68% # Class of executed instruction
system.switch_cpus14.op_class::IprAccess          102      5.32%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus14.op_class::total             1916                       # Class of executed instruction
system.switch_cpus15.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus15.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus15.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus15.dtb.read_hits                435                       # DTB read hits
system.switch_cpus15.dtb.read_misses                0                       # DTB read misses
system.switch_cpus15.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.dtb.write_hits               263                       # DTB write hits
system.switch_cpus15.dtb.write_misses               0                       # DTB write misses
system.switch_cpus15.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.dtb.data_hits                698                       # DTB hits
system.switch_cpus15.dtb.data_misses                0                       # DTB misses
system.switch_cpus15.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus15.dtb.data_accesses              0                       # DTB accesses
system.switch_cpus15.itb.fetch_hits               337                       # ITB hits
system.switch_cpus15.itb.fetch_misses               0                       # ITB misses
system.switch_cpus15.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus15.itb.fetch_accesses           337                       # ITB accesses
system.switch_cpus15.itb.read_hits                  0                       # DTB read hits
system.switch_cpus15.itb.read_misses                0                       # DTB read misses
system.switch_cpus15.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus15.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus15.itb.write_hits                 0                       # DTB write hits
system.switch_cpus15.itb.write_misses               0                       # DTB write misses
system.switch_cpus15.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus15.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus15.itb.data_hits                  0                       # DTB hits
system.switch_cpus15.itb.data_misses                0                       # DTB misses
system.switch_cpus15.itb.data_acv                   0                       # DTB access violations
system.switch_cpus15.itb.data_accesses              0                       # DTB accesses
system.switch_cpus15.numCycles                1371476                       # number of cpu cycles simulated
system.switch_cpus15.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus15.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus15.kern.inst.arm                  0                       # number of arm instructions executed
system.switch_cpus15.kern.inst.quiesce              0                       # number of quiesce instructions executed
system.switch_cpus15.kern.inst.hwrei                0                       # number of hwrei instructions executed
system.switch_cpus15.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus15.kern.mode_good::kernel            0                      
system.switch_cpus15.kern.mode_good::user            0                      
system.switch_cpus15.kern.mode_good::idle            0                      
system.switch_cpus15.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus15.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus15.kern.swap_context              0                       # number of times the context was actually changed
system.switch_cpus15.committedInsts              2006                       # Number of instructions committed
system.switch_cpus15.committedOps                2006                       # Number of ops (including micro ops) committed
system.switch_cpus15.num_int_alu_accesses         1906                       # Number of integer alu accesses
system.switch_cpus15.num_fp_alu_accesses            0                       # Number of float alu accesses
system.switch_cpus15.num_func_calls                82                       # number of times a function call or return occured
system.switch_cpus15.num_conditional_control_insts          139                       # number of instructions that are conditional controls
system.switch_cpus15.num_int_insts               1906                       # number of integer instructions
system.switch_cpus15.num_fp_insts                   0                       # number of float instructions
system.switch_cpus15.num_int_register_reads         2567                       # number of times the integer registers were read
system.switch_cpus15.num_int_register_writes         1492                       # number of times the integer registers were written
system.switch_cpus15.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus15.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus15.num_mem_refs                 700                       # number of memory refs
system.switch_cpus15.num_load_insts               435                       # Number of load instructions
system.switch_cpus15.num_store_insts              265                       # Number of store instructions
system.switch_cpus15.num_idle_cycles     1369888.828687                       # Number of idle cycles
system.switch_cpus15.num_busy_cycles      1587.171313                       # Number of busy cycles
system.switch_cpus15.not_idle_fraction       0.001157                       # Percentage of non-idle cycles
system.switch_cpus15.idle_fraction           0.998843                       # Percentage of idle cycles
system.switch_cpus15.Branches                     264                       # Number of branches fetched
system.switch_cpus15.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus15.op_class::IntAlu            1161     57.88%     58.33% # Class of executed instruction
system.switch_cpus15.op_class::IntMult              5      0.25%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::IntDiv               0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatAdd             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatCmp             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatCvt             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatMult            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatDiv             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::FloatSqrt            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdAdd              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdAddAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdAlu              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdCmp              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdCvt              0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdMisc             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdMult             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdMultAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdShift            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdShiftAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdSqrt             0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAdd            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatAlu            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCmp            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatCvt            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatDiv            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMisc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMult            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatMultAcc            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::SimdFloatSqrt            0      0.00%     58.57% # Class of executed instruction
system.switch_cpus15.op_class::MemRead            455     22.68%     81.26% # Class of executed instruction
system.switch_cpus15.op_class::MemWrite           266     13.26%     94.52% # Class of executed instruction
system.switch_cpus15.op_class::IprAccess          110      5.48%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus15.op_class::total             2006                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           5999                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             16                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            16                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         6491                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         6139                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          389                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           39                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          201                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          7312                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         7229                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         5999                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        39457                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        39457                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          373                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          373                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              39830                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1252800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1252800                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         9344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         9344                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1262144                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        42835                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         69052                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.617897                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.485905                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               26385     38.21%     38.21% # Request fanout histogram
system.system_bus.snoop_fanout::2               42667     61.79%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           69052                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
