{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 21:20:16 2019 " "Info: Processing started: Thu Apr 18 21:20:16 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LED -c LED " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LED.VHD 2 1 " "Info: Found 2 design units, including 1 entities, in source file LED.VHD" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED-DISPLAYLED " "Info: Found design unit 1: LED-DISPLAYLED" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 23 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 LED " "Info: Found entity 1: LED" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 12 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "LED " "Info: Elaborating entity \"LED\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY LED.VHD(43) " "Warning (10492): VHDL Process Statement warning at LED.VHD(43): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY LED.VHD(54) " "Warning (10492): VHDL Process Statement warning at LED.VHD(54): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 54 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ROTATY LED.VHD(55) " "Warning (10492): VHDL Process Statement warning at LED.VHD(55): signal \"ROTATY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 55 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INITLED LED.VHD(56) " "Warning (10492): VHDL Process Statement warning at LED.VHD(56): signal \"INITLED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INITLED LED.VHD(80) " "Warning (10492): VHDL Process Statement warning at LED.VHD(80): signal \"INITLED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 80 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INITLED LED.VHD(94) " "Warning (10492): VHDL Process Statement warning at LED.VHD(94): signal \"INITLED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 94 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INITLED LED.VHD(107) " "Warning (10492): VHDL Process Statement warning at LED.VHD(107): signal \"INITLED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 107 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INITLED LED.VHD(131) " "Warning (10492): VHDL Process Statement warning at LED.VHD(131): signal \"INITLED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 131 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "INITLED LED.VHD(145) " "Warning (10492): VHDL Process Statement warning at LED.VHD(145): signal \"INITLED\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY LED.VHD(158) " "Warning (10492): VHDL Process Statement warning at LED.VHD(158): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM LED.VHD(159) " "Warning (10492): VHDL Process Statement warning at LED.VHD(159): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY LED.VHD(170) " "Warning (10492): VHDL Process Statement warning at LED.VHD(170): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 170 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM LED.VHD(171) " "Warning (10492): VHDL Process Statement warning at LED.VHD(171): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 171 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "DISPLAY LED.VHD(182) " "Warning (10492): VHDL Process Statement warning at LED.VHD(182): signal \"DISPLAY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 182 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "NUM LED.VHD(183) " "Warning (10492): VHDL Process Statement warning at LED.VHD(183): signal \"NUM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "NUMLED LED.VHD(52) " "Warning (10631): VHDL Process Statement warning at LED.VHD(52): inferring latch(es) for signal or variable \"NUMLED\", which holds its previous value in one or more paths through the process" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "OUTLED LED.VHD(52) " "Warning (10631): VHDL Process Statement warning at LED.VHD(52): inferring latch(es) for signal or variable \"OUTLED\", which holds its previous value in one or more paths through the process" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[0\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[0\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[1\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[1\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[2\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[2\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[3\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[3\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[4\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[4\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[5\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[5\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "OUTLED\[6\] LED.VHD(52) " "Info (10041): Inferred latch for \"OUTLED\[6\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[0\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[0\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[1\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[1\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[2\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[2\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[3\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[3\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[4\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[4\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[5\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[5\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[6\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[6\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NUMLED\[7\] LED.VHD(52) " "Info (10041): Inferred latch for \"NUMLED\[7\]\" at LED.VHD(52)" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_ADD_SUB_INFERRED" "Add1 lpm_add_sub " "Info: Inferred adder/subtractor megafunction (\"lpm_add_sub\") from the following logic: \"Add1\"" {  } { { "LED.VHD" "Add1" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Inferred adder/subtractor megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_add_sub:Add1 " "Info: Instantiated megafunction \"lpm_add_sub:Add1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 5 " "Info: Parameter \"LPM_WIDTH\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION ADD " "Info: Parameter \"LPM_DIRECTION\" = \"ADD\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Info: Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ONE_INPUT_IS_CONSTANT YES " "Info: Parameter \"ONE_INPUT_IS_CONSTANT\" = \"YES\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program files/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 268 4 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:oflow_node\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/program files/quartus 2/quartus/libraries/megafunctions/addcore.tdf" 97 2 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|addcore:adder\|a_csnbuffer:result_node\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "addcore.tdf" "" { Text "d:/program files/quartus 2/quartus/libraries/megafunctions/addcore.tdf" 123 6 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:result_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:result_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program files/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 286 2 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs lpm_add_sub:Add1 " "Info: Elaborated megafunction instantiation \"lpm_add_sub:Add1\|altshift:carry_ext_latency_ffs\", which is child of megafunction instantiation \"lpm_add_sub:Add1\"" {  } { { "lpm_add_sub.tdf" "" { Text "d:/program files/quartus 2/quartus/libraries/megafunctions/lpm_add_sub.tdf" 288 2 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 47 -1 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[0\]\$latch " "Warning: Latch NUMLED\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[1\]\$latch " "Warning: Latch NUMLED\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[2\]\$latch " "Warning: Latch NUMLED\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[3\]\$latch " "Warning: Latch NUMLED\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_2~1 " "Warning: Ports D and ENA on the latch are fed by the same signal process_2~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[4\]\$latch " "Warning: Latch NUMLED\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[5\]\$latch " "Warning: Latch NUMLED\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_2~1 " "Warning: Ports D and ENA on the latch are fed by the same signal process_2~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[6\]\$latch " "Warning: Latch NUMLED\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NUMLED\[7\]\$latch " "Warning: Latch NUMLED\[7\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_2~1 " "Warning: Ports D and ENA on the latch are fed by the same signal process_2~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[0\]\$latch " "Warning: Latch OUTLED\[0\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[1\]\$latch " "Warning: Latch OUTLED\[1\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[2\]\$latch " "Warning: Latch OUTLED\[2\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[3\]\$latch " "Warning: Latch OUTLED\[3\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_2~1 " "Warning: Ports D and ENA on the latch are fed by the same signal process_2~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[4\]\$latch " "Warning: Latch OUTLED\[4\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[5\]\$latch " "Warning: Latch OUTLED\[5\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA process_2~1 " "Warning: Ports D and ENA on the latch are fed by the same signal process_2~1" {  } {  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "OUTLED\[6\]\$latch " "Warning: Latch OUTLED\[6\]\$latch has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA DISPLAY\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal DISPLAY\[0\]" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1}  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "210 " "Info: Implemented 210 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Info: Implemented 15 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "185 " "Info: Implemented 185 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "249 " "Info: Peak virtual memory: 249 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 21:20:18 2019 " "Info: Processing ended: Thu Apr 18 21:20:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 21:20:18 2019 " "Info: Processing started: Thu Apr 18 21:20:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LED -c LED " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "LED EPF10K20TC144-4 " "Info: Selected device EPF10K20TC144-4 for design \"LED\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ITAN_TDC_ASSUMED_DEFAULT_REQUIREMENT" "fmax 1000 MHz " "Info: Assuming a global fmax requirement of 1000 MHz" {  } {  } 0 0 "Assuming a global %1!s! requirement of %2!s!" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tsu " "Info: Not setting a global tsu requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tco " "Info: Not setting a global tco requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1} { "Info" "ITAN_TDC_NO_DEFAULT_REQUIREMENT" "tpd " "Info: Not setting a global tpd requirement" {  } {  } 0 0 "Not setting a global %1!s! requirement" 0 0 "" 0 -1}  } {  } 0 0 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "" 0 -1}
{ "Info" "IF10KE_F10KE_WIRE_LUT_INSERTED" "0 " "Info: Inserted 0 logic cells in first fitting attempt" {  } {  } 0 0 "Inserted %1!d! logic cells in first fitting attempt" 0 0 "" 0 -1}
{ "Info" "IFIT_FIT_ATTEMPT" "1 Thu Apr 18 2019 21:20:19 " "Info: Started fitting attempt 1 on Thu Apr 18 2019 at 21:20:19" {  } {  } 0 0 "Started fitting attempt %1!d! on %2!s! at %3!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 0 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "257 " "Info: Peak virtual memory: 257 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 21:20:19 2019 " "Info: Processing ended: Thu Apr 18 21:20:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 21:20:20 2019 " "Info: Processing started: Thu Apr 18 21:20:20 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off LED -c LED " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Info: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 21:20:21 2019 " "Info: Processing ended: Thu Apr 18 21:20:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 18 21:20:22 2019 " "Info: Processing started: Thu Apr 18 21:20:22 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LED -c LED" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[0\]\$latch " "Warning: Node \"NUMLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[1\]\$latch " "Warning: Node \"NUMLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[2\]\$latch " "Warning: Node \"NUMLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[3\]\$latch " "Warning: Node \"NUMLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[4\]\$latch " "Warning: Node \"NUMLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[5\]\$latch " "Warning: Node \"NUMLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[6\]\$latch " "Warning: Node \"NUMLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "NUMLED\[7\]\$latch " "Warning: Node \"NUMLED\[7\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[0\]\$latch " "Warning: Node \"OUTLED\[0\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[1\]\$latch " "Warning: Node \"OUTLED\[1\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[2\]\$latch " "Warning: Node \"OUTLED\[2\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[3\]\$latch " "Warning: Node \"OUTLED\[3\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[4\]\$latch " "Warning: Node \"OUTLED\[4\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[5\]\$latch " "Warning: Node \"OUTLED\[5\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "OUTLED\[6\]\$latch " "Warning: Node \"OUTLED\[6\]\$latch\" is a latch" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "FLASH " "Info: Assuming node \"FLASH\" is an undefined clock" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "FLASH" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[2\] " "Info: Assuming node \"DISPLAY\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[0\] " "Info: Assuming node \"DISPLAY\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "DISPLAY\[1\] " "Info: Assuming node \"DISPLAY\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 17 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[2\] " "Info: Assuming node \"INITLED\[2\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[1\] " "Info: Assuming node \"INITLED\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "INITLED\[0\] " "Info: Assuming node \"INITLED\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "21 " "Warning: Found 21 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "OUTLED\[6\]~48 " "Info: Detected gated clock \"OUTLED\[6\]~48\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OUTLED\[6\]~48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal5~0 " "Info: Detected gated clock \"Equal5~0\" as buffer" {  } { { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~66 " "Info: Detected gated clock \"NUMLED\[7\]~66\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~66" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~65 " "Info: Detected gated clock \"NUMLED\[7\]~65\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux15~0 " "Info: Detected gated clock \"Mux15~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 108 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux15~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux76~0 " "Info: Detected gated clock \"Mux76~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 108 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux76~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~64 " "Info: Detected gated clock \"NUMLED\[7\]~64\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~63 " "Info: Detected gated clock \"NUMLED\[7\]~63\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~62 " "Info: Detected gated clock \"NUMLED\[7\]~62\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux74~0 " "Info: Detected gated clock \"Mux74~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 132 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux74~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~60 " "Info: Detected gated clock \"NUMLED\[7\]~60\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~60" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Mux0~0 " "Info: Detected gated clock \"Mux0~0\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux0~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~59 " "Info: Detected gated clock \"NUMLED\[7\]~59\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~59" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "NUMLED\[7\]~58 " "Info: Detected gated clock \"NUMLED\[7\]~58\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "NUMLED\[7\]~58" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[4\] " "Info: Detected ripple clock \"COU\[4\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[3\] " "Info: Detected ripple clock \"COU\[3\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[0\] " "Info: Detected ripple clock \"COU\[0\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "process_2~3 " "Info: Detected gated clock \"process_2~3\" as buffer" {  } { { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "process_2~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[1\] " "Info: Detected ripple clock \"COU\[1\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "Equal2~1 " "Info: Detected gated clock \"Equal2~1\" as buffer" {  } { { "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "d:/program files/quartus 2/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 1805 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "COU\[2\] " "Info: Detected ripple clock \"COU\[2\]\" as buffer" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus 2/quartus/bin/Assignment Editor.qase" 1 { { 0 "COU\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK register COU\[2\] register NUMLED\[5\]\$latch 43.86 MHz 22.8 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 43.86 MHz between source register \"COU\[2\]\" and destination register \"NUMLED\[5\]\$latch\" (period= 22.8 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.000 ns + Longest register register " "Info: + Longest register to register delay is 19.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[2\] 1 REG LC4_C18 53 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_C18; Fanout = 53; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 2.900 ns Mux69~22 2 COMB LC5_C18 1 " "Info: 2: + IC(0.600 ns) + CELL(2.300 ns) = 2.900 ns; Loc. = LC5_C18; Fanout = 1; COMB Node = 'Mux69~22'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { COU[2] Mux69~22 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(1.800 ns) 6.900 ns NUMLED\[5\]~82 3 COMB LC2_C16 2 " "Info: 3: + IC(2.200 ns) + CELL(1.800 ns) = 6.900 ns; Loc. = LC2_C16; Fanout = 2; COMB Node = 'NUMLED\[5\]~82'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.000 ns" { Mux69~22 NUMLED[5]~82 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 9.800 ns NUMLED\[5\]~87 4 COMB LC1_C16 1 " "Info: 4: + IC(0.600 ns) + CELL(2.300 ns) = 9.800 ns; Loc. = LC1_C16; Fanout = 1; COMB Node = 'NUMLED\[5\]~87'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[5]~82 NUMLED[5]~87 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.100 ns) + CELL(2.300 ns) 14.200 ns NUMLED\[5\]~88 5 COMB LC7_C15 1 " "Info: 5: + IC(2.100 ns) + CELL(2.300 ns) = 14.200 ns; Loc. = LC7_C15; Fanout = 1; COMB Node = 'NUMLED\[5\]~88'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[5]~87 NUMLED[5]~88 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 16.600 ns NUMLED\[5\]~89 6 COMB LC8_C15 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 16.600 ns; Loc. = LC8_C15; Fanout = 1; COMB Node = 'NUMLED\[5\]~89'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[5]~88 NUMLED[5]~89 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 19.000 ns NUMLED\[5\]\$latch 7 REG LC4_C15 1 " "Info: 7: + IC(0.600 ns) + CELL(1.800 ns) = 19.000 ns; Loc. = LC4_C15; Fanout = 1; REG Node = 'NUMLED\[5\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[5]~89 NUMLED[5]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.300 ns ( 64.74 % ) " "Info: Total cell delay = 12.300 ns ( 64.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.700 ns ( 35.26 % ) " "Info: Total interconnect delay = 6.700 ns ( 35.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { COU[2] Mux69~22 NUMLED[5]~82 NUMLED[5]~87 NUMLED[5]~88 NUMLED[5]~89 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { COU[2] {} Mux69~22 {} NUMLED[5]~82 {} NUMLED[5]~87 {} NUMLED[5]~88 {} NUMLED[5]~89 {} NUMLED[5]$latch {} } { 0.000ns 0.600ns 2.200ns 0.600ns 2.100ns 0.600ns 0.600ns } { 0.000ns 2.300ns 1.800ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.900 ns - Smallest " "Info: - Smallest clock skew is 13.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 21.200 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 21.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 8.400 ns COU\[4\] 2 REG LC7_C18 28 " "Info: 2: + IC(3.800 ns) + CELL(1.100 ns) = 8.400 ns; Loc. = LC7_C18; Fanout = 28; REG Node = 'COU\[4\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK COU[4] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(2.300 ns) 13.900 ns NUMLED\[7\]~63 3 COMB LC5_C19 1 " "Info: 3: + IC(3.200 ns) + CELL(2.300 ns) = 13.900 ns; Loc. = LC5_C19; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { COU[4] NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 18.300 ns NUMLED\[7\]~66 4 COMB LC2_C15 8 " "Info: 4: + IC(2.600 ns) + CELL(1.800 ns) = 18.300 ns; Loc. = LC2_C15; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(2.300 ns) 21.200 ns NUMLED\[5\]\$latch 5 REG LC4_C15 1 " "Info: 5: + IC(0.600 ns) + CELL(2.300 ns) = 21.200 ns; Loc. = LC4_C15; Fanout = 1; REG Node = 'NUMLED\[5\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.000 ns ( 51.89 % ) " "Info: Total cell delay = 11.000 ns ( 51.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.200 ns ( 48.11 % ) " "Info: Total interconnect delay = 10.200 ns ( 48.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "21.200 ns" { CLK COU[4] NUMLED[7]~63 NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "21.200 ns" { CLK {} CLK~out {} COU[4] {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[5]$latch {} } { 0.000ns 0.000ns 3.800ns 3.200ns 2.600ns 0.600ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.300 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.000 ns) 7.300 ns COU\[2\] 2 REG LC4_C18 53 " "Info: 2: + IC(3.800 ns) + CELL(0.000 ns) = 7.300 ns; Loc. = LC4_C18; Fanout = 53; REG Node = 'COU\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { CLK COU[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 47.95 % ) " "Info: Total cell delay = 3.500 ns ( 47.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 52.05 % ) " "Info: Total interconnect delay = 3.800 ns ( 52.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "21.200 ns" { CLK COU[4] NUMLED[7]~63 NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "21.200 ns" { CLK {} CLK~out {} COU[4] {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[5]$latch {} } { 0.000ns 0.000ns 3.800ns 3.200ns 2.600ns 0.600ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.200 ns + " "Info: + Micro setup delay of destination is 5.200 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "19.000 ns" { COU[2] Mux69~22 NUMLED[5]~82 NUMLED[5]~87 NUMLED[5]~88 NUMLED[5]~89 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "19.000 ns" { COU[2] {} Mux69~22 {} NUMLED[5]~82 {} NUMLED[5]~87 {} NUMLED[5]~88 {} NUMLED[5]~89 {} NUMLED[5]$latch {} } { 0.000ns 0.600ns 2.200ns 0.600ns 2.100ns 0.600ns 0.600ns } { 0.000ns 2.300ns 1.800ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "21.200 ns" { CLK COU[4] NUMLED[7]~63 NUMLED[7]~66 NUMLED[5]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "21.200 ns" { CLK {} CLK~out {} COU[4] {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[5]$latch {} } { 0.000ns 0.000ns 3.800ns 3.200ns 2.600ns 0.600ns } { 0.000ns 3.500ns 1.100ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { CLK COU[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { CLK {} CLK~out {} COU[2] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "FLASH register register NUM\[0\] NUM\[2\] 125.0 MHz Internal " "Info: Clock \"FLASH\" Internal fmax is restricted to 125.0 MHz between source register \"NUM\[0\]\" and destination register \"NUM\[2\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "4.0 ns 4.0 ns 8.0 ns " "Info: fmax restricted to Clock High delay (4.0 ns) plus Clock Low delay (4.0 ns) : restricted to 8.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.300 ns + Longest register register " "Info: + Longest register to register delay is 2.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUM\[0\] 1 REG LC8_C7 20 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C7; Fanout = 20; REG Node = 'NUM\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.700 ns) 2.300 ns NUM\[2\] 2 REG LC1_C7 14 " "Info: 2: + IC(0.600 ns) + CELL(1.700 ns) = 2.300 ns; Loc. = LC1_C7; Fanout = 14; REG Node = 'NUM\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.700 ns ( 73.91 % ) " "Info: Total cell delay = 1.700 ns ( 73.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.600 ns ( 26.09 % ) " "Info: Total interconnect delay = 0.600 ns ( 26.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[0] {} NUM[2] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH destination 5.300 ns + Shortest register " "Info: + Shortest clock path from clock \"FLASH\" to destination register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[2\] 2 REG LC1_C7 14 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC1_C7; Fanout = 14; REG Node = 'NUM\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FLASH source 5.300 ns - Longest register " "Info: - Longest clock path from clock \"FLASH\" to source register is 5.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.800 ns) 2.800 ns FLASH 1 CLK PIN_55 3 " "Info: 1: + IC(0.000 ns) + CELL(2.800 ns) = 2.800 ns; Loc. = PIN_55; Fanout = 3; CLK Node = 'FLASH'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FLASH } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.500 ns) + CELL(0.000 ns) 5.300 ns NUM\[0\] 2 REG LC8_C7 20 " "Info: 2: + IC(2.500 ns) + CELL(0.000 ns) = 5.300 ns; Loc. = LC8_C7; Fanout = 20; REG Node = 'NUM\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { FLASH NUM[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 52.83 % ) " "Info: Total cell delay = 2.800 ns ( 52.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.500 ns ( 47.17 % ) " "Info: Total interconnect delay = 2.500 ns ( 47.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns + " "Info: + Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "2.500 ns + " "Info: + Micro setup delay of destination is 2.500 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.300 ns" { NUM[0] NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "2.300 ns" { NUM[0] {} NUM[2] {} } { 0.000ns 0.600ns } { 0.000ns 1.700ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[2] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { FLASH NUM[0] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "5.300 ns" { FLASH {} FLASH~out {} NUM[0] {} } { 0.000ns 0.000ns 2.500ns } { 0.000ns 2.800ns 0.000ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUM[2] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { NUM[2] {} } {  } {  } "" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 30 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 36 " "Warning: Circuit may not operate. Detected 36 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "COU\[1\] NUMLED\[6\]\$latch CLK 17.8 ns " "Info: Found hold time violation between source  pin or register \"COU\[1\]\" and destination pin or register \"NUMLED\[6\]\$latch\" for clock \"CLK\" (Hold time is 17.8 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "31.100 ns + Largest " "Info: + Largest clock skew is 31.100 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 38.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 38.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 8.400 ns COU\[1\] 2 REG LC8_C18 54 " "Info: 2: + IC(3.800 ns) + CELL(1.100 ns) = 8.400 ns; Loc. = LC8_C18; Fanout = 54; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 13.700 ns Mux0~0 3 COMB LC5_C14 1 " "Info: 3: + IC(3.000 ns) + CELL(2.300 ns) = 13.700 ns; Loc. = LC5_C14; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { COU[1] Mux0~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 18.600 ns NUMLED\[7\]~60 4 COMB LC1_C12 1 " "Info: 4: + IC(2.600 ns) + CELL(2.300 ns) = 18.600 ns; Loc. = LC1_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Mux0~0 NUMLED[7]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.000 ns NUMLED\[7\]~61 5 COMB LC7_C12 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 21.000 ns; Loc. = LC7_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~60 NUMLED[7]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 23.400 ns NUMLED\[7\]~62 6 COMB LC5_C12 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 23.400 ns; Loc. = LC5_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~62'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~61 NUMLED[7]~62 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 28.400 ns NUMLED\[7\]~63 7 COMB LC5_C19 1 " "Info: 7: + IC(2.700 ns) + CELL(2.300 ns) = 28.400 ns; Loc. = LC5_C19; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { NUMLED[7]~62 NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 32.800 ns NUMLED\[7\]~66 8 COMB LC2_C15 8 " "Info: 8: + IC(2.600 ns) + CELL(1.800 ns) = 32.800 ns; Loc. = LC2_C15; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 38.400 ns NUMLED\[6\]\$latch 9 REG LC2_B17 1 " "Info: 9: + IC(3.300 ns) + CELL(2.300 ns) = 38.400 ns; Loc. = LC2_B17; Fanout = 1; REG Node = 'NUMLED\[6\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { NUMLED[7]~66 NUMLED[6]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 50.00 % ) " "Info: Total cell delay = 19.200 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.200 ns ( 50.00 % ) " "Info: Total interconnect delay = 19.200 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 7.300 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 7.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(0.000 ns) 7.300 ns COU\[1\] 2 REG LC8_C18 54 " "Info: 2: + IC(3.800 ns) + CELL(0.000 ns) = 7.300 ns; Loc. = LC8_C18; Fanout = 54; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "3.800 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.500 ns ( 47.95 % ) " "Info: Total cell delay = 3.500 ns ( 47.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 52.05 % ) " "Info: Total interconnect delay = 3.800 ns ( 52.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { CLK COU[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { CLK {} CLK~out {} COU[1] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { CLK COU[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { CLK {} CLK~out {} COU[1] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 3.500ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.100 ns - " "Info: - Micro clock to output delay of source is 1.100 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.200 ns - Shortest register register " "Info: - Shortest register to register delay is 12.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns COU\[1\] 1 REG LC8_C18 54 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC8_C18; Fanout = 54; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.200 ns) + CELL(1.800 ns) 5.000 ns NUMLED\[6\]~90 2 COMB LC1_B17 1 " "Info: 2: + IC(3.200 ns) + CELL(1.800 ns) = 5.000 ns; Loc. = LC1_B17; Fanout = 1; COMB Node = 'NUMLED\[6\]~90'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { COU[1] NUMLED[6]~90 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 7.400 ns NUMLED\[6\]~93 3 COMB LC6_B17 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 7.400 ns; Loc. = LC6_B17; Fanout = 1; COMB Node = 'NUMLED\[6\]~93'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[6]~90 NUMLED[6]~93 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 9.800 ns NUMLED\[6\]~95 4 COMB LC7_B17 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 9.800 ns; Loc. = LC7_B17; Fanout = 1; COMB Node = 'NUMLED\[6\]~95'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[6]~93 NUMLED[6]~95 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.200 ns NUMLED\[6\]\$latch 5 REG LC2_B17 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 12.200 ns; Loc. = LC2_B17; Fanout = 1; REG Node = 'NUMLED\[6\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[6]~95 NUMLED[6]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.200 ns ( 59.02 % ) " "Info: Total cell delay = 7.200 ns ( 59.02 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.000 ns ( 40.98 % ) " "Info: Total interconnect delay = 5.000 ns ( 40.98 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { COU[1] NUMLED[6]~90 NUMLED[6]~93 NUMLED[6]~95 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { COU[1] {} NUMLED[6]~90 {} NUMLED[6]~93 {} NUMLED[6]~95 {} NUMLED[6]$latch {} } { 0.000ns 3.200ns 0.600ns 0.600ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[6]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.300 ns" { CLK COU[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "7.300 ns" { CLK {} CLK~out {} COU[1] {} } { 0.000ns 0.000ns 3.800ns } { 0.000ns 3.500ns 0.000ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "12.200 ns" { COU[1] NUMLED[6]~90 NUMLED[6]~93 NUMLED[6]~95 NUMLED[6]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "12.200 ns" { COU[1] {} NUMLED[6]~90 {} NUMLED[6]~93 {} NUMLED[6]~95 {} NUMLED[6]$latch {} } { 0.000ns 3.200ns 0.600ns 0.600ns 0.600ns } { 0.000ns 1.800ns 1.800ns 1.800ns 1.800ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "OUTLED\[4\]\$latch INITLED\[0\] INITLED\[2\] 19.800 ns register " "Info: tsu for register \"OUTLED\[4\]\$latch\" (data pin = \"INITLED\[0\]\", clock pin = \"INITLED\[2\]\") is 19.800 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "31.300 ns + Longest pin register " "Info: + Longest pin to register delay is 31.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[0\] 1 CLK PIN_44 9 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_44; Fanout = 9; CLK Node = 'INITLED\[0\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[0] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.900 ns) + CELL(2.300 ns) 10.700 ns process_2~3 2 COMB LC6_C12 22 " "Info: 2: + IC(4.900 ns) + CELL(2.300 ns) = 10.700 ns; Loc. = LC6_C12; Fanout = 22; COMB Node = 'process_2~3'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.200 ns" { INITLED[0] process_2~3 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.300 ns) + CELL(2.300 ns) 15.300 ns OUTLED\[5\]~63 3 COMB LC8_C11 2 " "Info: 3: + IC(2.300 ns) + CELL(2.300 ns) = 15.300 ns; Loc. = LC8_C11; Fanout = 2; COMB Node = 'OUTLED\[5\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { process_2~3 OUTLED[5]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 19.800 ns OUTLED\[4\]~64 4 COMB LC1_C5 1 " "Info: 4: + IC(2.200 ns) + CELL(2.300 ns) = 19.800 ns; Loc. = LC1_C5; Fanout = 1; COMB Node = 'OUTLED\[4\]~64'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[5]~63 OUTLED[4]~64 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(2.300 ns) 24.300 ns OUTLED\[4\]~65 5 COMB LC6_C8 1 " "Info: 5: + IC(2.200 ns) + CELL(2.300 ns) = 24.300 ns; Loc. = LC6_C8; Fanout = 1; COMB Node = 'OUTLED\[4\]~65'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { OUTLED[4]~64 OUTLED[4]~65 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 26.700 ns OUTLED\[4\]~68 6 COMB LC2_C8 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 26.700 ns; Loc. = LC2_C8; Fanout = 1; COMB Node = 'OUTLED\[4\]~68'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { OUTLED[4]~65 OUTLED[4]~68 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.800 ns) 31.300 ns OUTLED\[4\]\$latch 7 REG LC1_C22 1 " "Info: 7: + IC(2.800 ns) + CELL(1.800 ns) = 31.300 ns; Loc. = LC1_C22; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.600 ns" { OUTLED[4]~68 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.300 ns ( 52.08 % ) " "Info: Total cell delay = 16.300 ns ( 52.08 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "15.000 ns ( 47.92 % ) " "Info: Total interconnect delay = 15.000 ns ( 47.92 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "31.300 ns" { INITLED[0] process_2~3 OUTLED[5]~63 OUTLED[4]~64 OUTLED[4]~65 OUTLED[4]~68 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "31.300 ns" { INITLED[0] {} INITLED[0]~out {} process_2~3 {} OUTLED[5]~63 {} OUTLED[4]~64 {} OUTLED[4]~65 {} OUTLED[4]~68 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.900ns 2.300ns 2.200ns 2.200ns 0.600ns 2.800ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.200 ns + " "Info: + Micro setup delay of destination is 5.200 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "INITLED\[2\] destination 16.700 ns - Shortest register " "Info: - Shortest clock path from clock \"INITLED\[2\]\" to destination register is 16.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns INITLED\[2\] 1 CLK PIN_47 9 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_47; Fanout = 9; CLK Node = 'INITLED\[2\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { INITLED[2] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.100 ns) + CELL(2.300 ns) 10.900 ns OUTLED\[6\]~48 2 COMB LC5_C3 7 " "Info: 2: + IC(5.100 ns) + CELL(2.300 ns) = 10.900 ns; Loc. = LC5_C3; Fanout = 7; COMB Node = 'OUTLED\[6\]~48'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "7.400 ns" { INITLED[2] OUTLED[6]~48 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.500 ns) + CELL(2.300 ns) 16.700 ns OUTLED\[4\]\$latch 3 REG LC1_C22 1 " "Info: 3: + IC(3.500 ns) + CELL(2.300 ns) = 16.700 ns; Loc. = LC1_C22; Fanout = 1; REG Node = 'OUTLED\[4\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { OUTLED[6]~48 OUTLED[4]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.100 ns ( 48.50 % ) " "Info: Total cell delay = 8.100 ns ( 48.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.600 ns ( 51.50 % ) " "Info: Total interconnect delay = 8.600 ns ( 51.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { INITLED[2] OUTLED[6]~48 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { INITLED[2] {} INITLED[2]~out {} OUTLED[6]~48 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 5.100ns 3.500ns } { 0.000ns 3.500ns 2.300ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "31.300 ns" { INITLED[0] process_2~3 OUTLED[5]~63 OUTLED[4]~64 OUTLED[4]~65 OUTLED[4]~68 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "31.300 ns" { INITLED[0] {} INITLED[0]~out {} process_2~3 {} OUTLED[5]~63 {} OUTLED[4]~64 {} OUTLED[4]~65 {} OUTLED[4]~68 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 4.900ns 2.300ns 2.200ns 2.200ns 0.600ns 2.800ns } { 0.000ns 3.500ns 2.300ns 2.300ns 2.300ns 2.300ns 1.800ns 1.800ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "16.700 ns" { INITLED[2] OUTLED[6]~48 OUTLED[4]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "16.700 ns" { INITLED[2] {} INITLED[2]~out {} OUTLED[6]~48 {} OUTLED[4]$latch {} } { 0.000ns 0.000ns 5.100ns 3.500ns } { 0.000ns 3.500ns 2.300ns 2.300ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK NUMLED\[1\] NUMLED\[1\]\$latch 44.700 ns register " "Info: tco from clock \"CLK\" to destination pin \"NUMLED\[1\]\" through register \"NUMLED\[1\]\$latch\" is 44.700 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 38.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 38.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 8.400 ns COU\[1\] 2 REG LC8_C18 54 " "Info: 2: + IC(3.800 ns) + CELL(1.100 ns) = 8.400 ns; Loc. = LC8_C18; Fanout = 54; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 13.700 ns Mux0~0 3 COMB LC5_C14 1 " "Info: 3: + IC(3.000 ns) + CELL(2.300 ns) = 13.700 ns; Loc. = LC5_C14; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { COU[1] Mux0~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 18.600 ns NUMLED\[7\]~60 4 COMB LC1_C12 1 " "Info: 4: + IC(2.600 ns) + CELL(2.300 ns) = 18.600 ns; Loc. = LC1_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Mux0~0 NUMLED[7]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.000 ns NUMLED\[7\]~61 5 COMB LC7_C12 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 21.000 ns; Loc. = LC7_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~60 NUMLED[7]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 23.400 ns NUMLED\[7\]~62 6 COMB LC5_C12 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 23.400 ns; Loc. = LC5_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~62'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~61 NUMLED[7]~62 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 28.400 ns NUMLED\[7\]~63 7 COMB LC5_C19 1 " "Info: 7: + IC(2.700 ns) + CELL(2.300 ns) = 28.400 ns; Loc. = LC5_C19; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { NUMLED[7]~62 NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 32.800 ns NUMLED\[7\]~66 8 COMB LC2_C15 8 " "Info: 8: + IC(2.600 ns) + CELL(1.800 ns) = 32.800 ns; Loc. = LC2_C15; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 38.400 ns NUMLED\[1\]\$latch 9 REG LC5_C7 1 " "Info: 9: + IC(3.300 ns) + CELL(2.300 ns) = 38.400 ns; Loc. = LC5_C7; Fanout = 1; REG Node = 'NUMLED\[1\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { NUMLED[7]~66 NUMLED[1]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 50.00 % ) " "Info: Total cell delay = 19.200 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.200 ns ( 50.00 % ) " "Info: Total interconnect delay = 19.200 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.300 ns + Longest register pin " "Info: + Longest register to pin delay is 6.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns NUMLED\[1\]\$latch 1 REG LC5_C7 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC5_C7; Fanout = 1; REG Node = 'NUMLED\[1\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { NUMLED[1]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.200 ns) + CELL(5.100 ns) 6.300 ns NUMLED\[1\] 2 PIN PIN_120 0 " "Info: 2: + IC(1.200 ns) + CELL(5.100 ns) = 6.300 ns; Loc. = PIN_120; Fanout = 0; PIN Node = 'NUMLED\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[1]$latch NUMLED[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.100 ns ( 80.95 % ) " "Info: Total cell delay = 5.100 ns ( 80.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.200 ns ( 19.05 % ) " "Info: Total interconnect delay = 1.200 ns ( 19.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[1]$latch NUMLED[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { NUMLED[1]$latch {} NUMLED[1] {} } { 0.000ns 1.200ns } { 0.000ns 5.100ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[1]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[1]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.300 ns" { NUMLED[1]$latch NUMLED[1] } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "6.300 ns" { NUMLED[1]$latch {} NUMLED[1] {} } { 0.000ns 1.200ns } { 0.000ns 5.100ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "NUMLED\[0\]\$latch ROTATY CLK 23.600 ns register " "Info: th for register \"NUMLED\[0\]\$latch\" (data pin = \"ROTATY\", clock pin = \"CLK\") is 23.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 38.400 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 38.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns CLK 1 CLK PIN_122 5 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_122; Fanout = 5; CLK Node = 'CLK'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.800 ns) + CELL(1.100 ns) 8.400 ns COU\[1\] 2 REG LC8_C18 54 " "Info: 2: + IC(3.800 ns) + CELL(1.100 ns) = 8.400 ns; Loc. = LC8_C18; Fanout = 54; REG Node = 'COU\[1\]'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { CLK COU[1] } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.000 ns) + CELL(2.300 ns) 13.700 ns Mux0~0 3 COMB LC5_C14 1 " "Info: 3: + IC(3.000 ns) + CELL(2.300 ns) = 13.700 ns; Loc. = LC5_C14; Fanout = 1; COMB Node = 'Mux0~0'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.300 ns" { COU[1] Mux0~0 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(2.300 ns) 18.600 ns NUMLED\[7\]~60 4 COMB LC1_C12 1 " "Info: 4: + IC(2.600 ns) + CELL(2.300 ns) = 18.600 ns; Loc. = LC1_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~60'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.900 ns" { Mux0~0 NUMLED[7]~60 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 21.000 ns NUMLED\[7\]~61 5 COMB LC7_C12 1 " "Info: 5: + IC(0.600 ns) + CELL(1.800 ns) = 21.000 ns; Loc. = LC7_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~61'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~60 NUMLED[7]~61 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 23.400 ns NUMLED\[7\]~62 6 COMB LC5_C12 1 " "Info: 6: + IC(0.600 ns) + CELL(1.800 ns) = 23.400 ns; Loc. = LC5_C12; Fanout = 1; COMB Node = 'NUMLED\[7\]~62'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[7]~61 NUMLED[7]~62 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.700 ns) + CELL(2.300 ns) 28.400 ns NUMLED\[7\]~63 7 COMB LC5_C19 1 " "Info: 7: + IC(2.700 ns) + CELL(2.300 ns) = 28.400 ns; Loc. = LC5_C19; Fanout = 1; COMB Node = 'NUMLED\[7\]~63'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.000 ns" { NUMLED[7]~62 NUMLED[7]~63 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.600 ns) + CELL(1.800 ns) 32.800 ns NUMLED\[7\]~66 8 COMB LC2_C15 8 " "Info: 8: + IC(2.600 ns) + CELL(1.800 ns) = 32.800 ns; Loc. = LC2_C15; Fanout = 8; COMB Node = 'NUMLED\[7\]~66'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "4.400 ns" { NUMLED[7]~63 NUMLED[7]~66 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.300 ns) 38.400 ns NUMLED\[0\]\$latch 9 REG LC8_C8 1 " "Info: 9: + IC(3.300 ns) + CELL(2.300 ns) = 38.400 ns; Loc. = LC8_C8; Fanout = 1; REG Node = 'NUMLED\[0\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { NUMLED[7]~66 NUMLED[0]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "19.200 ns ( 50.00 % ) " "Info: Total cell delay = 19.200 ns ( 50.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.200 ns ( 50.00 % ) " "Info: Total interconnect delay = 19.200 ns ( 50.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[0]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[0]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.800 ns - Shortest pin register " "Info: - Shortest pin to register delay is 14.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.500 ns) 3.500 ns ROTATY 1 PIN PIN_60 24 " "Info: 1: + IC(0.000 ns) + CELL(3.500 ns) = 3.500 ns; Loc. = PIN_60; Fanout = 24; PIN Node = 'ROTATY'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ROTATY } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.200 ns) + CELL(2.300 ns) 10.000 ns NUMLED\[0\]~56 2 COMB LC4_C8 1 " "Info: 2: + IC(4.200 ns) + CELL(2.300 ns) = 10.000 ns; Loc. = LC4_C8; Fanout = 1; COMB Node = 'NUMLED\[0\]~56'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "6.500 ns" { ROTATY NUMLED[0]~56 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 12.400 ns NUMLED\[0\]~57 3 COMB LC5_C8 1 " "Info: 3: + IC(0.600 ns) + CELL(1.800 ns) = 12.400 ns; Loc. = LC5_C8; Fanout = 1; COMB Node = 'NUMLED\[0\]~57'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[0]~56 NUMLED[0]~57 } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.800 ns) 14.800 ns NUMLED\[0\]\$latch 4 REG LC8_C8 1 " "Info: 4: + IC(0.600 ns) + CELL(1.800 ns) = 14.800 ns; Loc. = LC8_C8; Fanout = 1; REG Node = 'NUMLED\[0\]\$latch'" {  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "2.400 ns" { NUMLED[0]~57 NUMLED[0]$latch } "NODE_NAME" } } { "LED.VHD" "" { Text "E:/Code/Quartus 2/LED/LED.VHD" 52 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.400 ns ( 63.51 % ) " "Info: Total cell delay = 9.400 ns ( 63.51 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.400 ns ( 36.49 % ) " "Info: Total interconnect delay = 5.400 ns ( 36.49 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { ROTATY NUMLED[0]~56 NUMLED[0]~57 NUMLED[0]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { ROTATY {} ROTATY~out {} NUMLED[0]~56 {} NUMLED[0]~57 {} NUMLED[0]$latch {} } { 0.000ns 0.000ns 4.200ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "38.400 ns" { CLK COU[1] Mux0~0 NUMLED[7]~60 NUMLED[7]~61 NUMLED[7]~62 NUMLED[7]~63 NUMLED[7]~66 NUMLED[0]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "38.400 ns" { CLK {} CLK~out {} COU[1] {} Mux0~0 {} NUMLED[7]~60 {} NUMLED[7]~61 {} NUMLED[7]~62 {} NUMLED[7]~63 {} NUMLED[7]~66 {} NUMLED[0]$latch {} } { 0.000ns 0.000ns 3.800ns 3.000ns 2.600ns 0.600ns 0.600ns 2.700ns 2.600ns 3.300ns } { 0.000ns 3.500ns 1.100ns 2.300ns 2.300ns 1.800ns 1.800ns 2.300ns 1.800ns 2.300ns } "" } } { "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus 2/quartus/bin/TimingClosureFloorplan.fld" "" "14.800 ns" { ROTATY NUMLED[0]~56 NUMLED[0]~57 NUMLED[0]$latch } "NODE_NAME" } } { "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus 2/quartus/bin/Technology_Viewer.qrui" "14.800 ns" { ROTATY {} ROTATY~out {} NUMLED[0]~56 {} NUMLED[0]~57 {} NUMLED[0]$latch {} } { 0.000ns 0.000ns 4.200ns 0.600ns 0.600ns } { 0.000ns 3.500ns 2.300ns 1.800ns 1.800ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 19 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 18 21:20:22 2019 " "Info: Processing ended: Thu Apr 18 21:20:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 66 s " "Info: Quartus II Full Compilation was successful. 0 errors, 66 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
