<stg><name>compute_pro.5</name>


<trans_list>

<trans id="2962" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2963" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2964" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2965" from="3" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_374" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2967" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2968" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3457" from="5" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_1012" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3459" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3460" from="6" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2971" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3462" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3463" from="8" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2974" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="2975" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3456" from="10" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3465" from="11" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3466" from="11" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="2978" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3496" from="13" to="42">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3497" from="13" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3468" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3469" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3470" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3471" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3472" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3473" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3474" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3475" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3476" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3477" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3478" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3479" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3480" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3481" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3482" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3483" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3484" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3485" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3486" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3487" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3488" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3489" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3490" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3491" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3492" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3493" from="39" to="40">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3494" from="40" to="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3495" from="41" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3452" from="42" to="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="3499" from="43" to="44">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3500" from="43" to="43">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="3455" from="44" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="32">
<![CDATA[
:0  %tmp_824 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_824"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="32">
<![CDATA[
:1  %tmp_825 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_825"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="32">
<![CDATA[
:2  %tmp_826 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_826"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="16" op_0_bw="32">
<![CDATA[
:3  %tmp_827 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_827"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="32">
<![CDATA[
:4  %tmp_828 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_828"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="32">
<![CDATA[
:5  %tmp_829 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_829"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="32">
<![CDATA[
:6  %tmp_830 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_830"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="16" op_0_bw="32">
<![CDATA[
:7  %tmp_831 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_831"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="16" op_0_bw="32">
<![CDATA[
:8  %tmp_832 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_832"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="32">
<![CDATA[
:9  %tmp_833 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_833"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="32">
<![CDATA[
:10  %tmp_834 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_834"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="32">
<![CDATA[
:11  %tmp_835 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_835"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="16" op_0_bw="32">
<![CDATA[
:12  %tmp_836 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_836"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="16" op_0_bw="32">
<![CDATA[
:13  %tmp_837 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_837"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="16" op_0_bw="32">
<![CDATA[
:14  %tmp_838 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_838"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="32">
<![CDATA[
:15  %tmp_839 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_839"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="16" op_0_bw="32">
<![CDATA[
:16  %input_regs_1_9 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_1_9"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="16" op_0_bw="32">
<![CDATA[
:17  %input_regs_1_10 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_1_10"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="16" op_0_bw="32">
<![CDATA[
:18  %input_regs_2_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_2_8"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="16" op_0_bw="32">
<![CDATA[
:19  %input_regs_3_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_3_8"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="16" op_0_bw="32">
<![CDATA[
:20  %input_regs_4_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_4_8"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="32">
<![CDATA[
:21  %input_regs_5_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_5_8"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="32">
<![CDATA[
:22  %input_regs_6_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_6_8"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="16" op_0_bw="32">
<![CDATA[
:23  %input_regs_7_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_7_8"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="16" op_0_bw="32">
<![CDATA[
:24  %input_regs_8_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_8_8"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="16" op_0_bw="32">
<![CDATA[
:25  %input_regs_9_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_9_8"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="32">
<![CDATA[
:26  %input_regs_10_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_10_8"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="16" op_0_bw="32">
<![CDATA[
:27  %input_regs_11_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_11_8"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="16" op_0_bw="32">
<![CDATA[
:28  %input_regs_12_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_12_8"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="32">
<![CDATA[
:29  %input_regs_13_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_13_8"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="32">
<![CDATA[
:30  %input_regs_14_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_14_8"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="32">
<![CDATA[
:31  %input_regs_15_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_15_8"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="16" op_0_bw="32">
<![CDATA[
:32  %input_regs_16_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_16_8"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="16" op_0_bw="32">
<![CDATA[
:33  %input_regs_17_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_17_8"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
:34  %input_regs_18_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_18_8"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
:35  %input_regs_19_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_19_8"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
:36  %input_regs_20_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_20_8"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
:37  %input_regs_21_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_21_8"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
:38  %input_regs_22_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_22_8"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
:39  %input_regs_23_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_23_8"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
:40  %input_regs_24_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_24_8"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
:41  %input_regs_25_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_25_8"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
:42  %input_regs_26_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_26_8"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
:43  %input_regs_27_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_27_8"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="16" op_0_bw="32">
<![CDATA[
:44  %input_regs_28_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_28_8"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="16" op_0_bw="32">
<![CDATA[
:45  %input_regs_29_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_29_8"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="16" op_0_bw="32">
<![CDATA[
:46  %input_regs_30_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_30_8"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="32">
<![CDATA[
:47  %input_regs_31_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_31_8"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="32">
<![CDATA[
:48  %input_regs_32_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_32_8"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="32">
<![CDATA[
:49  %input_regs_33_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_33_8"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="32">
<![CDATA[
:50  %input_regs_34_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_34_8"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="32">
<![CDATA[
:51  %input_regs_35_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_35_8"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="32">
<![CDATA[
:52  %input_regs_36_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_36_8"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="32">
<![CDATA[
:53  %input_regs_37_8 = alloca half

]]></Node>
<StgValue><ssdm name="input_regs_37_8"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="32">
<![CDATA[
:54  %tmp_840 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_840"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="32">
<![CDATA[
:55  %tmp_841 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_841"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="32">
<![CDATA[
:56  %tmp_842 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_842"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="16" op_0_bw="32">
<![CDATA[
:57  %tmp_843 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_843"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="16" op_0_bw="32">
<![CDATA[
:58  %tmp_844 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_844"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="16" op_0_bw="32">
<![CDATA[
:59  %tmp_845 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_845"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="16" op_0_bw="32">
<![CDATA[
:60  %tmp_846 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_846"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="16" op_0_bw="32">
<![CDATA[
:61  %tmp_847 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_847"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="16" op_0_bw="32">
<![CDATA[
:62  %tmp_848 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_848"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="32">
<![CDATA[
:63  %tmp_849 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_849"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="32">
<![CDATA[
:64  %tmp_850 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_850"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="32">
<![CDATA[
:65  %tmp_851 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_851"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="16" op_0_bw="32">
<![CDATA[
:66  %tmp_852 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_852"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="16" op_0_bw="32">
<![CDATA[
:67  %tmp_853 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_853"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="16" op_0_bw="32">
<![CDATA[
:68  %tmp_854 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_854"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="16" op_0_bw="32">
<![CDATA[
:69  %tmp_855 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_855"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="16" op_0_bw="32">
<![CDATA[
:70  %tmp_856 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_856"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="16" op_0_bw="32">
<![CDATA[
:71  %tmp_857 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_857"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="16" op_0_bw="32">
<![CDATA[
:72  %tmp_858 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_858"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="32">
<![CDATA[
:73  %tmp_859 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_859"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="16" op_0_bw="32">
<![CDATA[
:74  %tmp_860 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_860"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="16" op_0_bw="32">
<![CDATA[
:75  %tmp_861 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_861"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="16" op_0_bw="32">
<![CDATA[
:76  %tmp_862 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_862"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="16" op_0_bw="32">
<![CDATA[
:77  %tmp_863 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_863"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="16" op_0_bw="32">
<![CDATA[
:78  %tmp_864 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_864"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="16" op_0_bw="32">
<![CDATA[
:79  %tmp_865 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_865"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="16" op_0_bw="32">
<![CDATA[
:80  %tmp_866 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_866"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="32">
<![CDATA[
:81  %tmp_867 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_867"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="32">
<![CDATA[
:82  %tmp_868 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="16" op_0_bw="32">
<![CDATA[
:83  %tmp_869 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="16" op_0_bw="32">
<![CDATA[
:84  %tmp_870 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="16" op_0_bw="32">
<![CDATA[
:85  %tmp_871 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_871"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="16" op_0_bw="32">
<![CDATA[
:86  %tmp_872 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_872"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="16" op_0_bw="32">
<![CDATA[
:87  %tmp_873 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="16" op_0_bw="32">
<![CDATA[
:88  %tmp_874 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="16" op_0_bw="32">
<![CDATA[
:89  %tmp_875 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="32">
<![CDATA[
:90  %tmp_876 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="16" op_0_bw="32">
<![CDATA[
:91  %tmp_877 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="16" op_0_bw="32">
<![CDATA[
:92  %tmp_878 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="16" op_0_bw="32">
<![CDATA[
:93  %tmp_879 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="16" op_0_bw="32">
<![CDATA[
:94  %tmp_880 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="16" op_0_bw="32">
<![CDATA[
:95  %tmp_881 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_881"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="16" op_0_bw="32">
<![CDATA[
:96  %tmp_882 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_882"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="16" op_0_bw="32">
<![CDATA[
:97  %tmp_883 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_883"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="32">
<![CDATA[
:98  %tmp_884 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_884"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
:99  %tmp_885 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_885"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="32">
<![CDATA[
:100  %tmp_886 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_886"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
:101  %tmp_887 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_887"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
:102  %tmp_888 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_888"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="32">
<![CDATA[
:103  %tmp_889 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_889"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="32">
<![CDATA[
:104  %tmp_890 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_890"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
:105  %tmp_891 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_891"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="32">
<![CDATA[
:106  %tmp_892 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_892"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="32">
<![CDATA[
:107  %tmp_893 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_893"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="16" op_0_bw="32">
<![CDATA[
:108  %tmp_894 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_894"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="16" op_0_bw="32">
<![CDATA[
:109  %tmp_895 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_895"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="16" op_0_bw="32">
<![CDATA[
:110  %tmp_896 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_896"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="16" op_0_bw="32">
<![CDATA[
:111  %tmp_897 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_897"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="16" op_0_bw="32">
<![CDATA[
:112  %tmp_898 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_898"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="16" op_0_bw="32">
<![CDATA[
:113  %tmp_899 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_899"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="16" op_0_bw="32">
<![CDATA[
:114  %tmp_900 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_900"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="32">
<![CDATA[
:115  %tmp_901 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_901"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="32">
<![CDATA[
:116  %tmp_902 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_902"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="16" op_0_bw="32">
<![CDATA[
:117  %tmp_903 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_903"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="16" op_0_bw="32">
<![CDATA[
:118  %tmp_904 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_904"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="16" op_0_bw="32">
<![CDATA[
:119  %tmp_905 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_905"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="16" op_0_bw="32">
<![CDATA[
:120  %tmp_906 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_906"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="16" op_0_bw="32">
<![CDATA[
:121  %tmp_907 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_907"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="16" op_0_bw="32">
<![CDATA[
:122  %tmp_908 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_908"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="16" op_0_bw="32">
<![CDATA[
:123  %tmp_909 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_909"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="32">
<![CDATA[
:124  %tmp_910 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_910"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="16" op_0_bw="32">
<![CDATA[
:125  %tmp_911 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_911"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="16" op_0_bw="32">
<![CDATA[
:126  %tmp_912 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_912"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="16" op_0_bw="32">
<![CDATA[
:127  %tmp_913 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_913"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="16" op_0_bw="32">
<![CDATA[
:128  %tmp_914 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_914"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="16" op_0_bw="32">
<![CDATA[
:129  %tmp_915 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_915"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="16" op_0_bw="32">
<![CDATA[
:130  %tmp_916 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_916"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="16" op_0_bw="32">
<![CDATA[
:131  %tmp_917 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_917"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="32">
<![CDATA[
:132  %tmp_918 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_918"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="32">
<![CDATA[
:133  %tmp_919 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_919"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="16" op_0_bw="32">
<![CDATA[
:134  %tmp_920 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_920"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="16" op_0_bw="32">
<![CDATA[
:135  %tmp_921 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_921"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="16" op_0_bw="32">
<![CDATA[
:136  %tmp_922 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_922"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="16" op_0_bw="32">
<![CDATA[
:137  %tmp_923 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_923"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="16" op_0_bw="32">
<![CDATA[
:138  %tmp_924 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_924"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="32">
<![CDATA[
:139  %tmp_925 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_925"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="32">
<![CDATA[
:140  %tmp_926 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_926"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="32">
<![CDATA[
:141  %tmp_927 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_927"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="32">
<![CDATA[
:142  %tmp_928 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_928"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="32">
<![CDATA[
:143  %tmp_929 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_929"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="32">
<![CDATA[
:144  %tmp_930 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_930"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="32">
<![CDATA[
:145  %tmp_931 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_931"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="32">
<![CDATA[
:146  %tmp_932 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_932"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="32">
<![CDATA[
:147  %tmp_933 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_933"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="32">
<![CDATA[
:148  %tmp_934 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_934"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="32">
<![CDATA[
:149  %tmp_935 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_935"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="32">
<![CDATA[
:150  %tmp_936 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_936"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="16" op_0_bw="32">
<![CDATA[
:151  %tmp_937 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_937"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="16" op_0_bw="32">
<![CDATA[
:152  %tmp_938 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_938"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="16" op_0_bw="32">
<![CDATA[
:153  %tmp_939 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_939"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="32">
<![CDATA[
:154  %tmp_940 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_940"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="16" op_0_bw="32">
<![CDATA[
:155  %tmp_941 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_941"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="32">
<![CDATA[
:156  %tmp_942 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_942"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="32">
<![CDATA[
:157  %tmp_943 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_943"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="32">
<![CDATA[
:158  %tmp_944 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_944"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="16" op_0_bw="32">
<![CDATA[
:159  %tmp_945 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_945"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="16" op_0_bw="32">
<![CDATA[
:160  %tmp_946 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_946"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="16" op_0_bw="32">
<![CDATA[
:161  %tmp_947 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_947"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="16" op_0_bw="32">
<![CDATA[
:162  %tmp_948 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_948"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="16" op_0_bw="32">
<![CDATA[
:163  %tmp_949 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_949"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="16" op_0_bw="32">
<![CDATA[
:164  %tmp_950 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_950"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="16" op_0_bw="32">
<![CDATA[
:165  %tmp_951 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_951"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="32">
<![CDATA[
:166  %tmp_952 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_952"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="32">
<![CDATA[
:167  %tmp_953 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_953"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="16" op_0_bw="32">
<![CDATA[
:168  %tmp_954 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_954"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="16" op_0_bw="32">
<![CDATA[
:169  %tmp_955 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_955"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="16" op_0_bw="32">
<![CDATA[
:170  %tmp_956 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_956"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="16" op_0_bw="32">
<![CDATA[
:171  %tmp_957 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_957"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="16" op_0_bw="32">
<![CDATA[
:172  %tmp_958 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_958"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="16" op_0_bw="32">
<![CDATA[
:173  %tmp_959 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_959"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="16" op_0_bw="32">
<![CDATA[
:174  %tmp_960 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_960"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="32">
<![CDATA[
:175  %tmp_961 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_961"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="16" op_0_bw="32">
<![CDATA[
:176  %tmp_962 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_962"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="16" op_0_bw="32">
<![CDATA[
:177  %tmp_963 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_963"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="16" op_0_bw="32">
<![CDATA[
:178  %tmp_964 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_964"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="16" op_0_bw="32">
<![CDATA[
:179  %tmp_965 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_965"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="16" op_0_bw="32">
<![CDATA[
:180  %tmp_966 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_966"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="16" op_0_bw="32">
<![CDATA[
:181  %tmp_967 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_967"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="16" op_0_bw="32">
<![CDATA[
:182  %tmp_968 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_968"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="32">
<![CDATA[
:183  %tmp_969 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_969"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="32">
<![CDATA[
:184  %tmp_970 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_970"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="16" op_0_bw="32">
<![CDATA[
:185  %tmp_971 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_971"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="16" op_0_bw="32">
<![CDATA[
:186  %tmp_972 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_972"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="16" op_0_bw="32">
<![CDATA[
:187  %tmp_973 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_973"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="16" op_0_bw="32">
<![CDATA[
:188  %tmp_974 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_974"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="16" op_0_bw="32">
<![CDATA[
:189  %tmp_975 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_975"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="16" op_0_bw="32">
<![CDATA[
:190  %tmp_976 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_976"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="16" op_0_bw="32">
<![CDATA[
:191  %tmp_977 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_977"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="32">
<![CDATA[
:192  %tmp_978 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_978"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="16" op_0_bw="32">
<![CDATA[
:193  %tmp_979 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_979"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="16" op_0_bw="32">
<![CDATA[
:194  %tmp_980 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_980"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="32">
<![CDATA[
:195  %tmp_981 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_981"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="32">
<![CDATA[
:196  %tmp_982 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_982"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="32">
<![CDATA[
:197  %tmp_983 = alloca half

]]></Node>
<StgValue><ssdm name="tmp_983"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="32">
<![CDATA[
:198  %weight_temp_0_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_1"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="32">
<![CDATA[
:199  %weight_temp_0_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_1_1"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="32">
<![CDATA[
:200  %weight_temp_0_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_2_1"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="32">
<![CDATA[
:201  %weight_temp_0_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_3_1"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32">
<![CDATA[
:202  %weight_temp_0_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_4_1"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="32">
<![CDATA[
:203  %weight_temp_0_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_5_1"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="32">
<![CDATA[
:204  %weight_temp_0_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_6_1"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="16" op_0_bw="32">
<![CDATA[
:205  %weight_temp_0_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_7_1"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="16" op_0_bw="32">
<![CDATA[
:206  %weight_temp_0_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_0_8_1"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="16" op_0_bw="32">
<![CDATA[
:207  %weight_temp_1_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_1"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="16" op_0_bw="32">
<![CDATA[
:208  %weight_temp_1_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_1_1"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="32">
<![CDATA[
:209  %weight_temp_1_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_2_1"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="16" op_0_bw="32">
<![CDATA[
:210  %weight_temp_1_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_3_1"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="16" op_0_bw="32">
<![CDATA[
:211  %weight_temp_1_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_4_1"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="16" op_0_bw="32">
<![CDATA[
:212  %weight_temp_1_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_5_1"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="32">
<![CDATA[
:213  %weight_temp_1_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_6_1"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="32">
<![CDATA[
:214  %weight_temp_1_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_7_1"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="32">
<![CDATA[
:215  %weight_temp_1_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_1_8_1"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="32">
<![CDATA[
:216  %weight_temp_2_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_1"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="32">
<![CDATA[
:217  %weight_temp_2_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_1_1"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="32">
<![CDATA[
:218  %weight_temp_2_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_2_1"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="32">
<![CDATA[
:219  %weight_temp_2_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_3_1"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="32">
<![CDATA[
:220  %weight_temp_2_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_4_1"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="32">
<![CDATA[
:221  %weight_temp_2_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_5_1"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="32">
<![CDATA[
:222  %weight_temp_2_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_6_1"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="16" op_0_bw="32">
<![CDATA[
:223  %weight_temp_2_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_7_1"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="32">
<![CDATA[
:224  %weight_temp_2_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_2_8_1"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="16" op_0_bw="32">
<![CDATA[
:225  %weight_temp_3_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_1"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="32">
<![CDATA[
:226  %weight_temp_3_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_1_1"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="16" op_0_bw="32">
<![CDATA[
:227  %weight_temp_3_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_2_1"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="16" op_0_bw="32">
<![CDATA[
:228  %weight_temp_3_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_3_1"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="16" op_0_bw="32">
<![CDATA[
:229  %weight_temp_3_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_4_1"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="16" op_0_bw="32">
<![CDATA[
:230  %weight_temp_3_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_5_1"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="16" op_0_bw="32">
<![CDATA[
:231  %weight_temp_3_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_6_1"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="16" op_0_bw="32">
<![CDATA[
:232  %weight_temp_3_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_7_1"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="16" op_0_bw="32">
<![CDATA[
:233  %weight_temp_3_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_3_8_1"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="32">
<![CDATA[
:234  %weight_temp_4_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_1"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="32">
<![CDATA[
:235  %weight_temp_4_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_1_1"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="16" op_0_bw="32">
<![CDATA[
:236  %weight_temp_4_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_2_1"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="16" op_0_bw="32">
<![CDATA[
:237  %weight_temp_4_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_3_1"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="16" op_0_bw="32">
<![CDATA[
:238  %weight_temp_4_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_4_1"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="16" op_0_bw="32">
<![CDATA[
:239  %weight_temp_4_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_5_1"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="16" op_0_bw="32">
<![CDATA[
:240  %weight_temp_4_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_6_1"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="16" op_0_bw="32">
<![CDATA[
:241  %weight_temp_4_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_7_1"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="16" op_0_bw="32">
<![CDATA[
:242  %weight_temp_4_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_4_8_1"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="32">
<![CDATA[
:243  %weight_temp_5_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_1"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="16" op_0_bw="32">
<![CDATA[
:244  %weight_temp_5_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_1_1"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="16" op_0_bw="32">
<![CDATA[
:245  %weight_temp_5_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_2_1"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="16" op_0_bw="32">
<![CDATA[
:246  %weight_temp_5_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_3_1"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="16" op_0_bw="32">
<![CDATA[
:247  %weight_temp_5_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_4_1"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="16" op_0_bw="32">
<![CDATA[
:248  %weight_temp_5_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_5_1"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="16" op_0_bw="32">
<![CDATA[
:249  %weight_temp_5_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_6_1"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="16" op_0_bw="32">
<![CDATA[
:250  %weight_temp_5_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_7_1"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="32">
<![CDATA[
:251  %weight_temp_5_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_5_8_1"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="32">
<![CDATA[
:252  %weight_temp_6_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_1"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="16" op_0_bw="32">
<![CDATA[
:253  %weight_temp_6_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_1_1"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="16" op_0_bw="32">
<![CDATA[
:254  %weight_temp_6_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_2_1"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="16" op_0_bw="32">
<![CDATA[
:255  %weight_temp_6_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_3_1"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="16" op_0_bw="32">
<![CDATA[
:256  %weight_temp_6_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_4_1"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="16" op_0_bw="32">
<![CDATA[
:257  %weight_temp_6_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_5_1"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="16" op_0_bw="32">
<![CDATA[
:258  %weight_temp_6_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_6_1"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="32">
<![CDATA[
:259  %weight_temp_6_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_7_1"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="32">
<![CDATA[
:260  %weight_temp_6_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_6_8_1"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="32">
<![CDATA[
:261  %weight_temp_7_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_1"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="32">
<![CDATA[
:262  %weight_temp_7_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_1_1"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="32">
<![CDATA[
:263  %weight_temp_7_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_2_1"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="32">
<![CDATA[
:264  %weight_temp_7_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_3_1"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="32">
<![CDATA[
:265  %weight_temp_7_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_4_1"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="32">
<![CDATA[
:266  %weight_temp_7_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_5_1"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="32">
<![CDATA[
:267  %weight_temp_7_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_6_1"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="32">
<![CDATA[
:268  %weight_temp_7_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_7_1"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="32">
<![CDATA[
:269  %weight_temp_7_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_7_8_1"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="32">
<![CDATA[
:270  %weight_temp_8_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_0_1"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="32">
<![CDATA[
:271  %weight_temp_8_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_1_1"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="32">
<![CDATA[
:272  %weight_temp_8_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_2_1"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="32">
<![CDATA[
:273  %weight_temp_8_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_3_1"/></StgValue>
</operation>

<operation id="319" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="32">
<![CDATA[
:274  %weight_temp_8_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_4_1"/></StgValue>
</operation>

<operation id="320" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="32">
<![CDATA[
:275  %weight_temp_8_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_5_1"/></StgValue>
</operation>

<operation id="321" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="32">
<![CDATA[
:276  %weight_temp_8_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_6_1"/></StgValue>
</operation>

<operation id="322" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="32">
<![CDATA[
:277  %weight_temp_8_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_7_1"/></StgValue>
</operation>

<operation id="323" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="32">
<![CDATA[
:278  %weight_temp_8_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_8_8_1"/></StgValue>
</operation>

<operation id="324" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="32">
<![CDATA[
:279  %weight_temp_9_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_0_1"/></StgValue>
</operation>

<operation id="325" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="32">
<![CDATA[
:280  %weight_temp_9_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_1_1"/></StgValue>
</operation>

<operation id="326" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="32">
<![CDATA[
:281  %weight_temp_9_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_2_1"/></StgValue>
</operation>

<operation id="327" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="32">
<![CDATA[
:282  %weight_temp_9_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_3_1"/></StgValue>
</operation>

<operation id="328" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="32">
<![CDATA[
:283  %weight_temp_9_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_4_1"/></StgValue>
</operation>

<operation id="329" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="32">
<![CDATA[
:284  %weight_temp_9_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_5_1"/></StgValue>
</operation>

<operation id="330" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="16" op_0_bw="32">
<![CDATA[
:285  %weight_temp_9_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_6_1"/></StgValue>
</operation>

<operation id="331" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="16" op_0_bw="32">
<![CDATA[
:286  %weight_temp_9_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_7_1"/></StgValue>
</operation>

<operation id="332" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="32">
<![CDATA[
:287  %weight_temp_9_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_9_8_1"/></StgValue>
</operation>

<operation id="333" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="16" op_0_bw="32">
<![CDATA[
:288  %weight_temp_10_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_0_1"/></StgValue>
</operation>

<operation id="334" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="16" op_0_bw="32">
<![CDATA[
:289  %weight_temp_10_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_1_1"/></StgValue>
</operation>

<operation id="335" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="16" op_0_bw="32">
<![CDATA[
:290  %weight_temp_10_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_2_1"/></StgValue>
</operation>

<operation id="336" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="32">
<![CDATA[
:291  %weight_temp_10_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_3_1"/></StgValue>
</operation>

<operation id="337" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="16" op_0_bw="32">
<![CDATA[
:292  %weight_temp_10_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_4_1"/></StgValue>
</operation>

<operation id="338" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="16" op_0_bw="32">
<![CDATA[
:293  %weight_temp_10_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_5_1"/></StgValue>
</operation>

<operation id="339" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="16" op_0_bw="32">
<![CDATA[
:294  %weight_temp_10_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_6_1"/></StgValue>
</operation>

<operation id="340" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="16" op_0_bw="32">
<![CDATA[
:295  %weight_temp_10_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_7_1"/></StgValue>
</operation>

<operation id="341" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="16" op_0_bw="32">
<![CDATA[
:296  %weight_temp_10_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_10_8_1"/></StgValue>
</operation>

<operation id="342" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="16" op_0_bw="32">
<![CDATA[
:297  %weight_temp_11_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_0_1"/></StgValue>
</operation>

<operation id="343" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="16" op_0_bw="32">
<![CDATA[
:298  %weight_temp_11_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_1_1"/></StgValue>
</operation>

<operation id="344" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="16" op_0_bw="32">
<![CDATA[
:299  %weight_temp_11_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_2_1"/></StgValue>
</operation>

<operation id="345" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="16" op_0_bw="32">
<![CDATA[
:300  %weight_temp_11_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_3_1"/></StgValue>
</operation>

<operation id="346" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="16" op_0_bw="32">
<![CDATA[
:301  %weight_temp_11_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_4_1"/></StgValue>
</operation>

<operation id="347" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="16" op_0_bw="32">
<![CDATA[
:302  %weight_temp_11_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_5_1"/></StgValue>
</operation>

<operation id="348" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="16" op_0_bw="32">
<![CDATA[
:303  %weight_temp_11_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_6_1"/></StgValue>
</operation>

<operation id="349" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="16" op_0_bw="32">
<![CDATA[
:304  %weight_temp_11_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_7_1"/></StgValue>
</operation>

<operation id="350" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="16" op_0_bw="32">
<![CDATA[
:305  %weight_temp_11_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_11_8_1"/></StgValue>
</operation>

<operation id="351" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="16" op_0_bw="32">
<![CDATA[
:306  %weight_temp_12_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_0_1"/></StgValue>
</operation>

<operation id="352" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="16" op_0_bw="32">
<![CDATA[
:307  %weight_temp_12_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_1_1"/></StgValue>
</operation>

<operation id="353" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="16" op_0_bw="32">
<![CDATA[
:308  %weight_temp_12_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_2_1"/></StgValue>
</operation>

<operation id="354" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="16" op_0_bw="32">
<![CDATA[
:309  %weight_temp_12_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_3_1"/></StgValue>
</operation>

<operation id="355" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="16" op_0_bw="32">
<![CDATA[
:310  %weight_temp_12_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_4_1"/></StgValue>
</operation>

<operation id="356" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="16" op_0_bw="32">
<![CDATA[
:311  %weight_temp_12_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_5_1"/></StgValue>
</operation>

<operation id="357" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="16" op_0_bw="32">
<![CDATA[
:312  %weight_temp_12_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_6_1"/></StgValue>
</operation>

<operation id="358" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="16" op_0_bw="32">
<![CDATA[
:313  %weight_temp_12_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_7_1"/></StgValue>
</operation>

<operation id="359" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="16" op_0_bw="32">
<![CDATA[
:314  %weight_temp_12_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_12_8_1"/></StgValue>
</operation>

<operation id="360" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="16" op_0_bw="32">
<![CDATA[
:315  %weight_temp_13_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_0_1"/></StgValue>
</operation>

<operation id="361" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="16" op_0_bw="32">
<![CDATA[
:316  %weight_temp_13_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_1_1"/></StgValue>
</operation>

<operation id="362" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="16" op_0_bw="32">
<![CDATA[
:317  %weight_temp_13_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_2_1"/></StgValue>
</operation>

<operation id="363" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="16" op_0_bw="32">
<![CDATA[
:318  %weight_temp_13_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_3_1"/></StgValue>
</operation>

<operation id="364" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="16" op_0_bw="32">
<![CDATA[
:319  %weight_temp_13_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_4_1"/></StgValue>
</operation>

<operation id="365" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="16" op_0_bw="32">
<![CDATA[
:320  %weight_temp_13_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_5_1"/></StgValue>
</operation>

<operation id="366" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="16" op_0_bw="32">
<![CDATA[
:321  %weight_temp_13_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_6_1"/></StgValue>
</operation>

<operation id="367" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="16" op_0_bw="32">
<![CDATA[
:322  %weight_temp_13_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_7_1"/></StgValue>
</operation>

<operation id="368" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="16" op_0_bw="32">
<![CDATA[
:323  %weight_temp_13_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_13_8_1"/></StgValue>
</operation>

<operation id="369" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="16" op_0_bw="32">
<![CDATA[
:324  %weight_temp_14_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_0_1"/></StgValue>
</operation>

<operation id="370" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="16" op_0_bw="32">
<![CDATA[
:325  %weight_temp_14_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_1_1"/></StgValue>
</operation>

<operation id="371" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="16" op_0_bw="32">
<![CDATA[
:326  %weight_temp_14_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_2_1"/></StgValue>
</operation>

<operation id="372" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="16" op_0_bw="32">
<![CDATA[
:327  %weight_temp_14_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_3_1"/></StgValue>
</operation>

<operation id="373" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="16" op_0_bw="32">
<![CDATA[
:328  %weight_temp_14_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_4_1"/></StgValue>
</operation>

<operation id="374" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="16" op_0_bw="32">
<![CDATA[
:329  %weight_temp_14_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_5_1"/></StgValue>
</operation>

<operation id="375" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="16" op_0_bw="32">
<![CDATA[
:330  %weight_temp_14_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_6_1"/></StgValue>
</operation>

<operation id="376" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="16" op_0_bw="32">
<![CDATA[
:331  %weight_temp_14_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_7_1"/></StgValue>
</operation>

<operation id="377" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="16" op_0_bw="32">
<![CDATA[
:332  %weight_temp_14_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_14_8_1"/></StgValue>
</operation>

<operation id="378" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="16" op_0_bw="32">
<![CDATA[
:333  %weight_temp_15_0_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_0_1"/></StgValue>
</operation>

<operation id="379" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="16" op_0_bw="32">
<![CDATA[
:334  %weight_temp_15_1_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_1_1"/></StgValue>
</operation>

<operation id="380" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="16" op_0_bw="32">
<![CDATA[
:335  %weight_temp_15_2_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_2_1"/></StgValue>
</operation>

<operation id="381" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="16" op_0_bw="32">
<![CDATA[
:336  %weight_temp_15_3_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_3_1"/></StgValue>
</operation>

<operation id="382" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="16" op_0_bw="32">
<![CDATA[
:337  %weight_temp_15_4_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_4_1"/></StgValue>
</operation>

<operation id="383" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="16" op_0_bw="32">
<![CDATA[
:338  %weight_temp_15_5_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_5_1"/></StgValue>
</operation>

<operation id="384" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="16" op_0_bw="32">
<![CDATA[
:339  %weight_temp_15_6_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_6_1"/></StgValue>
</operation>

<operation id="385" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="16" op_0_bw="32">
<![CDATA[
:340  %weight_temp_15_7_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_7_1"/></StgValue>
</operation>

<operation id="386" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="16" op_0_bw="32">
<![CDATA[
:341  %weight_temp_15_8_1 = alloca half

]]></Node>
<StgValue><ssdm name="weight_temp_15_8_1"/></StgValue>
</operation>

<operation id="387" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:342  call void (...)* @_ssdm_op_SpecInterface(i32* %result_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="388" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:343  call void (...)* @_ssdm_op_SpecInterface(i32* %result_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="389" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:344  call void (...)* @_ssdm_op_SpecInterface(i32* %result_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:345  call void (...)* @_ssdm_op_SpecInterface(i32* %result_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="391" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:346  call void (...)* @_ssdm_op_SpecInterface(i32* %data_n_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="392" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:347  call void (...)* @_ssdm_op_SpecInterface(i32* %data_m_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="393" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:348  call void (...)* @_ssdm_op_SpecInterface(i32* %data_r_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="394" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:349  call void (...)* @_ssdm_op_SpecInterface(i32* %data_c_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="395" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:350  call void (...)* @_ssdm_op_SpecInterface(i1* %result_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:351  call void (...)* @_ssdm_op_SpecInterface(i1* %data_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="397" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:352  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="398" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:353  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="399" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:354  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="400" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:355  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="401" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:356  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="402" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:357  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="403" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:358  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="404" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:359  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="405" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:360  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="406" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:361  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="407" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:362  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="408" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:363  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="409" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:364  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="410" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:365  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="411" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:366  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="412" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:367  call void (...)* @_ssdm_op_SpecInterface(half* %output_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="413" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:368  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="414" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:369  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:370  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="416" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:371  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="417" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:372  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="418" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:373  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="419" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:374  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="420" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:375  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="421" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:376  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="422" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:377  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="423" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:378  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="424" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:379  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="425" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:380  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="426" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:381  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="427" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:382  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="428" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:383  call void (...)* @_ssdm_op_SpecInterface(half* %beta_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="429" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:384  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="430" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:385  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="431" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:386  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="432" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:387  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="433" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:388  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="434" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:389  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="435" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:390  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="436" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:391  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="437" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:392  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="438" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:393  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="439" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:394  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="440" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:395  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="441" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:396  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="442" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:397  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="443" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:398  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="444" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:399  call void (...)* @_ssdm_op_SpecInterface(half* %weight_buffer_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="445" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:400  call void (...)* @_ssdm_op_SpecInterface(half* %input_buffer_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="446" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:401  call void (...)* @_ssdm_op_SpecMemCore(half* %output_buffer_0_V, half* %output_buffer_1_V, half* %output_buffer_2_V, half* %output_buffer_3_V, half* %output_buffer_4_V, half* %output_buffer_5_V, half* %output_buffer_6_V, half* %output_buffer_7_V, half* %output_buffer_8_V, half* %output_buffer_9_V, half* %output_buffer_10_V, half* %output_buffer_11_V, half* %output_buffer_12_V, half* %output_buffer_13_V, half* %output_buffer_14_V, half* %output_buffer_15_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="447" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:402  call void (...)* @_ssdm_op_SpecMemCore(half* %weight_buffer_0_V, half* %weight_buffer_1_V, half* %weight_buffer_2_V, half* %weight_buffer_3_V, half* %weight_buffer_4_V, half* %weight_buffer_5_V, half* %weight_buffer_6_V, half* %weight_buffer_7_V, half* %weight_buffer_8_V, half* %weight_buffer_9_V, half* %weight_buffer_10_V, half* %weight_buffer_11_V, half* %weight_buffer_12_V, half* %weight_buffer_13_V, half* %weight_buffer_14_V, half* %weight_buffer_15_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="448" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:403  call void (...)* @_ssdm_op_SpecMemCore(half* %input_buffer_V, [1 x i8]* @p_str, [10 x i8]* @p_str71, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="449" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="16" op_0_bw="64">
<![CDATA[
:404  %output_temp_0 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_0"/></StgValue>
</operation>

<operation id="450" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="16" op_0_bw="64">
<![CDATA[
:405  %output_temp_1 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_1"/></StgValue>
</operation>

<operation id="451" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="16" op_0_bw="64">
<![CDATA[
:406  %output_temp_2 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_2"/></StgValue>
</operation>

<operation id="452" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="16" op_0_bw="64">
<![CDATA[
:407  %output_temp_3 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_3"/></StgValue>
</operation>

<operation id="453" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="16" op_0_bw="64">
<![CDATA[
:408  %output_temp_4 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_4"/></StgValue>
</operation>

<operation id="454" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="16" op_0_bw="64">
<![CDATA[
:409  %output_temp_5 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_5"/></StgValue>
</operation>

<operation id="455" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="16" op_0_bw="64">
<![CDATA[
:410  %output_temp_6 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_6"/></StgValue>
</operation>

<operation id="456" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="16" op_0_bw="64">
<![CDATA[
:411  %output_temp_7 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_7"/></StgValue>
</operation>

<operation id="457" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="16" op_0_bw="64">
<![CDATA[
:412  %output_temp_8 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_8"/></StgValue>
</operation>

<operation id="458" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="16" op_0_bw="64">
<![CDATA[
:413  %output_temp_9 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_9"/></StgValue>
</operation>

<operation id="459" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="16" op_0_bw="64">
<![CDATA[
:414  %output_temp_10 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_10"/></StgValue>
</operation>

<operation id="460" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="16" op_0_bw="64">
<![CDATA[
:415  %output_temp_11 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_11"/></StgValue>
</operation>

<operation id="461" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="16" op_0_bw="64">
<![CDATA[
:416  %output_temp_12 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_12"/></StgValue>
</operation>

<operation id="462" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="16" op_0_bw="64">
<![CDATA[
:417  %output_temp_13 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_13"/></StgValue>
</operation>

<operation id="463" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="16" op_0_bw="64">
<![CDATA[
:418  %output_temp_14 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_14"/></StgValue>
</operation>

<operation id="464" st_id="1" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="16" op_0_bw="64">
<![CDATA[
:419  %output_temp_15 = alloca [256 x half], align 2

]]></Node>
<StgValue><ssdm name="output_temp_15"/></StgValue>
</operation>

<operation id="465" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0">
<![CDATA[
:420  call void (...)* @_ssdm_op_SpecMemCore([256 x half]* %output_temp_0, [256 x half]* %output_temp_1, [256 x half]* %output_temp_2, [256 x half]* %output_temp_3, [256 x half]* %output_temp_4, [256 x half]* %output_temp_5, [256 x half]* %output_temp_6, [256 x half]* %output_temp_7, [256 x half]* %output_temp_8, [256 x half]* %output_temp_9, [256 x half]* %output_temp_10, [256 x half]* %output_temp_11, [256 x half]* %output_temp_12, [256 x half]* %output_temp_13, [256 x half]* %output_temp_14, [256 x half]* %output_temp_15, [1 x i8]* @p_str, [13 x i8]* @p_str73, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="466" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="0" op_0_bw="0">
<![CDATA[
:421  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="467" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %tmp_373 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str278)

]]></Node>
<StgValue><ssdm name="tmp_373"/></StgValue>
</operation>

<operation id="468" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="469" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i1P(i1* %data_buffer_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %3, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="471" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="489" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="32">
<![CDATA[
:0  %tmp_374 = call i1 @_ssdm_op_NbWriteReq.ap_fifo.i1P(i1* %result_buffer_V, i32 1)

]]></Node>
<StgValue><ssdm name="tmp_374"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_374, label %4, label %._crit_edge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="473" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_374" val="0"/>
</and_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="494" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:0  %data_c_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_c_V)

]]></Node>
<StgValue><ssdm name="data_c_V_read"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="33">
<![CDATA[
:1  %tmp_1008 = extractvalue { i1, i32 } %data_c_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1008"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="496" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:2  %data_r_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_r_V)

]]></Node>
<StgValue><ssdm name="data_r_V_read"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="33">
<![CDATA[
:3  %tmp_1009 = extractvalue { i1, i32 } %data_r_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1009"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="498" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:4  %data_m_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_m_V)

]]></Node>
<StgValue><ssdm name="data_m_V_read"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="33">
<![CDATA[
:5  %tmp_1010 = extractvalue { i1, i32 } %data_m_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1010"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="500" bw="33" op_0_bw="33" op_1_bw="32">
<![CDATA[
:6  %data_n_V_read = call { i1, i32 } @_ssdm_op_NbRead.ap_fifo.volatile.i32P(i32* %data_n_V)

]]></Node>
<StgValue><ssdm name="data_n_V_read"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
<literal name="tmp_374" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="33">
<![CDATA[
:7  %tmp_1011 = extractvalue { i1, i32 } %data_n_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1011"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="482" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_s = sub nsw i32 512, %tmp_1008

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="483" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_375 = icmp sgt i32 %tmp_s, 16

]]></Node>
<StgValue><ssdm name="tmp_375"/></StgValue>
</operation>

<operation id="484" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:10  %cLoops = select i1 %tmp_375, i32 16, i32 %tmp_s

]]></Node>
<StgValue><ssdm name="cLoops"/></StgValue>
</operation>

<operation id="485" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_376 = sub nsw i32 512, %tmp_1009

]]></Node>
<StgValue><ssdm name="tmp_376"/></StgValue>
</operation>

<operation id="486" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_377 = icmp sgt i32 %tmp_376, 16

]]></Node>
<StgValue><ssdm name="tmp_377"/></StgValue>
</operation>

<operation id="487" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:13  %rLoops = select i1 %tmp_377, i32 16, i32 %tmp_376

]]></Node>
<StgValue><ssdm name="rLoops"/></StgValue>
</operation>

<operation id="488" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %tmp_378 = sub nsw i32 32, %tmp_1010

]]></Node>
<StgValue><ssdm name="tmp_378"/></StgValue>
</operation>

<operation id="489" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:15  %tmp_379 = icmp sgt i32 %tmp_378, 16

]]></Node>
<StgValue><ssdm name="tmp_379"/></StgValue>
</operation>

<operation id="490" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:16  %mLoops = select i1 %tmp_379, i32 16, i32 %tmp_378

]]></Node>
<StgValue><ssdm name="mLoops"/></StgValue>
</operation>

<operation id="491" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:17  %tmp_380 = sub nsw i32 3, %tmp_1011

]]></Node>
<StgValue><ssdm name="tmp_380"/></StgValue>
</operation>

<operation id="492" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:18  %tmp_381 = icmp sgt i32 %tmp_380, 2

]]></Node>
<StgValue><ssdm name="tmp_381"/></StgValue>
</operation>

<operation id="493" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:19  %nLoops = select i1 %tmp_381, i32 2, i32 %tmp_380

]]></Node>
<StgValue><ssdm name="nLoops"/></StgValue>
</operation>

<operation id="494" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:20  %tmp_382 = icmp slt i32 %tmp_1011, 1

]]></Node>
<StgValue><ssdm name="tmp_382"/></StgValue>
</operation>

<operation id="495" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:21  br i1 %tmp_382, label %.preheader65.0, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="496" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="517" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader65.0:0  %tmp_383 = icmp sgt i32 %mLoops, 0

]]></Node>
<StgValue><ssdm name="tmp_383"/></StgValue>
</operation>

<operation id="497" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader65.0:1  br i1 %tmp_383, label %5, label %._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="498" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="520" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_0_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_0_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_0_V_rea"/></StgValue>
</operation>

<operation id="499" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="521" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1032 = extractvalue { i1, half } %beta_buffer_0_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1032"/></StgValue>
</operation>

<operation id="500" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1032, half* %tmp_824

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="501" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_383" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="523" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="502" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="525" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.0:0  %tmp_985 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mLoops, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_985"/></StgValue>
</operation>

<operation id="503" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="526" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge.i.0:1  %icmp = icmp sgt i31 %tmp_985, 0

]]></Node>
<StgValue><ssdm name="icmp"/></StgValue>
</operation>

<operation id="504" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.0:2  br i1 %icmp, label %6, label %._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="505" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="529" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_1_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_1_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_1_V_rea"/></StgValue>
</operation>

<operation id="506" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="530" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1033 = extractvalue { i1, half } %beta_buffer_1_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1033"/></StgValue>
</operation>

<operation id="507" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="531" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1033, half* %tmp_825

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="508" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="509" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="534" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.1:0  %tmp_775_2 = icmp sgt i32 %mLoops, 2

]]></Node>
<StgValue><ssdm name="tmp_775_2"/></StgValue>
</operation>

<operation id="510" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.1:1  br i1 %tmp_775_2, label %7, label %._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="511" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="537" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_2_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_2_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_2_V_rea"/></StgValue>
</operation>

<operation id="512" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="538" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1034 = extractvalue { i1, half } %beta_buffer_2_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1034"/></StgValue>
</operation>

<operation id="513" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="539" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1034, half* %tmp_826

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="514" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="515" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="542" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.2:0  %tmp_988 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %mLoops, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_988"/></StgValue>
</operation>

<operation id="516" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="543" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge.i.2:1  %icmp17 = icmp sgt i30 %tmp_988, 0

]]></Node>
<StgValue><ssdm name="icmp17"/></StgValue>
</operation>

<operation id="517" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.2:2  br i1 %icmp17, label %8, label %._crit_edge.i.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="518" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="546" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_3_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_3_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_3_V_rea"/></StgValue>
</operation>

<operation id="519" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="547" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1035 = extractvalue { i1, half } %beta_buffer_3_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1035"/></StgValue>
</operation>

<operation id="520" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1035, half* %tmp_827

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="521" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="522" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="551" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.3:0  %tmp_775_4 = icmp sgt i32 %mLoops, 4

]]></Node>
<StgValue><ssdm name="tmp_775_4"/></StgValue>
</operation>

<operation id="523" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.3:1  br i1 %tmp_775_4, label %9, label %._crit_edge.i.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="524" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="554" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_4_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_4_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_4_V_rea"/></StgValue>
</operation>

<operation id="525" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="555" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1036 = extractvalue { i1, half } %beta_buffer_4_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1036"/></StgValue>
</operation>

<operation id="526" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1036, half* %tmp_828

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="527" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="557" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="528" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="559" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.4:0  %tmp_775_5 = icmp sgt i32 %mLoops, 5

]]></Node>
<StgValue><ssdm name="tmp_775_5"/></StgValue>
</operation>

<operation id="529" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.4:1  br i1 %tmp_775_5, label %10, label %._crit_edge.i.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="530" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_5_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_5_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_5_V_rea"/></StgValue>
</operation>

<operation id="531" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1037 = extractvalue { i1, half } %beta_buffer_5_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1037"/></StgValue>
</operation>

<operation id="532" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1037, half* %tmp_829

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="533" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="565" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="534" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="567" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.5:0  %tmp_775_6 = icmp sgt i32 %mLoops, 6

]]></Node>
<StgValue><ssdm name="tmp_775_6"/></StgValue>
</operation>

<operation id="535" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.5:1  br i1 %tmp_775_6, label %11, label %._crit_edge.i.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="536" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="570" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_6_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_6_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_6_V_rea"/></StgValue>
</operation>

<operation id="537" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="571" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1038 = extractvalue { i1, half } %beta_buffer_6_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1038"/></StgValue>
</operation>

<operation id="538" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1038, half* %tmp_830

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="539" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="573" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="540" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="575" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.6:0  %tmp_993 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mLoops, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_993"/></StgValue>
</operation>

<operation id="541" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="576" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge.i.6:1  %icmp18 = icmp sgt i29 %tmp_993, 0

]]></Node>
<StgValue><ssdm name="icmp18"/></StgValue>
</operation>

<operation id="542" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="577" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.6:2  br i1 %icmp18, label %12, label %._crit_edge.i.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="543" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="579" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_7_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_7_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_7_V_rea"/></StgValue>
</operation>

<operation id="544" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="580" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1039 = extractvalue { i1, half } %beta_buffer_7_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1039"/></StgValue>
</operation>

<operation id="545" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="581" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1039, half* %tmp_831

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="546" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="547" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="584" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.7:0  %tmp_775_8 = icmp sgt i32 %mLoops, 8

]]></Node>
<StgValue><ssdm name="tmp_775_8"/></StgValue>
</operation>

<operation id="548" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="585" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.7:1  br i1 %tmp_775_8, label %13, label %._crit_edge.i.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="549" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="587" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_8_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_8_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_8_V_rea"/></StgValue>
</operation>

<operation id="550" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="588" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1040 = extractvalue { i1, half } %beta_buffer_8_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1040"/></StgValue>
</operation>

<operation id="551" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="589" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1040, half* %tmp_832

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="552" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="553" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="592" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.8:0  %tmp_775_9 = icmp sgt i32 %mLoops, 9

]]></Node>
<StgValue><ssdm name="tmp_775_9"/></StgValue>
</operation>

<operation id="554" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="593" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.8:1  br i1 %tmp_775_9, label %14, label %._crit_edge.i.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="555" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="595" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_9_V_rea = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_9_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_9_V_rea"/></StgValue>
</operation>

<operation id="556" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="596" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1041 = extractvalue { i1, half } %beta_buffer_9_V_rea, 1

]]></Node>
<StgValue><ssdm name="tmp_1041"/></StgValue>
</operation>

<operation id="557" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="597" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1041, half* %tmp_833

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="558" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="559" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="600" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.9:0  %tmp_775_s = icmp sgt i32 %mLoops, 10

]]></Node>
<StgValue><ssdm name="tmp_775_s"/></StgValue>
</operation>

<operation id="560" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="601" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.9:1  br i1 %tmp_775_s, label %15, label %._crit_edge.i.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="561" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="603" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_10_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_10_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_10_V_re"/></StgValue>
</operation>

<operation id="562" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="604" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1042 = extractvalue { i1, half } %beta_buffer_10_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1042"/></StgValue>
</operation>

<operation id="563" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="605" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1042, half* %tmp_834

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="564" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="565" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="608" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.10:0  %tmp_775_1 = icmp sgt i32 %mLoops, 11

]]></Node>
<StgValue><ssdm name="tmp_775_1"/></StgValue>
</operation>

<operation id="566" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="609" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.10:1  br i1 %tmp_775_1, label %16, label %._crit_edge.i.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="567" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="611" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_11_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_11_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_11_V_re"/></StgValue>
</operation>

<operation id="568" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="612" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1043 = extractvalue { i1, half } %beta_buffer_11_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1043"/></StgValue>
</operation>

<operation id="569" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="613" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1043, half* %tmp_835

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="570" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="571" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="616" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.11:0  %tmp_775_3 = icmp sgt i32 %mLoops, 12

]]></Node>
<StgValue><ssdm name="tmp_775_3"/></StgValue>
</operation>

<operation id="572" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="617" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.11:1  br i1 %tmp_775_3, label %17, label %._crit_edge.i.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="573" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="619" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_12_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_12_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_12_V_re"/></StgValue>
</operation>

<operation id="574" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="620" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1044 = extractvalue { i1, half } %beta_buffer_12_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1044"/></StgValue>
</operation>

<operation id="575" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="621" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1044, half* %tmp_836

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="576" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="577" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="624" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.12:0  %tmp_775_7 = icmp sgt i32 %mLoops, 13

]]></Node>
<StgValue><ssdm name="tmp_775_7"/></StgValue>
</operation>

<operation id="578" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.12:1  br i1 %tmp_775_7, label %18, label %._crit_edge.i.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="579" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="627" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_13_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_13_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_13_V_re"/></StgValue>
</operation>

<operation id="580" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="628" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1045 = extractvalue { i1, half } %beta_buffer_13_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1045"/></StgValue>
</operation>

<operation id="581" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="629" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1045, half* %tmp_837

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="582" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="583" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="632" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.i.13:0  %tmp_775_10 = icmp sgt i32 %mLoops, 14

]]></Node>
<StgValue><ssdm name="tmp_775_10"/></StgValue>
</operation>

<operation id="584" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="633" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.13:1  br i1 %tmp_775_10, label %19, label %._crit_edge.i.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="585" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="635" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_14_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_14_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_14_V_re"/></StgValue>
</operation>

<operation id="586" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="636" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1046 = extractvalue { i1, half } %beta_buffer_14_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1046"/></StgValue>
</operation>

<operation id="587" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="637" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1046, half* %tmp_838

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="588" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="tmp_775_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge.i.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="589" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="640" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge.i.14:0  %tmp_1002 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mLoops, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1002"/></StgValue>
</operation>

<operation id="590" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="641" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge.i.14:1  %icmp19 = icmp sgt i28 %tmp_1002, 0

]]></Node>
<StgValue><ssdm name="icmp19"/></StgValue>
</operation>

<operation id="591" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i.14:2  br i1 %icmp19, label %20, label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="592" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="644" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %beta_buffer_15_V_re = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %beta_buffer_15_V)

]]></Node>
<StgValue><ssdm name="beta_buffer_15_V_re"/></StgValue>
</operation>

<operation id="593" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="645" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1047 = extractvalue { i1, half } %beta_buffer_15_V_re, 1

]]></Node>
<StgValue><ssdm name="tmp_1047"/></StgValue>
</operation>

<operation id="594" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %tmp_1047, half* %tmp_839

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="595" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_382" val="1"/>
<literal name="icmp19" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="647" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="596" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:0  %tmp_384 = add nsw i32 %cLoops, 2

]]></Node>
<StgValue><ssdm name="tmp_384"/></StgValue>
</operation>

<operation id="597" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:1  %tmp_385 = sub i32 16, %cLoops

]]></Node>
<StgValue><ssdm name="tmp_385"/></StgValue>
</operation>

<operation id="598" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:2  %tmp_386 = icmp sgt i32 %mLoops, 0

]]></Node>
<StgValue><ssdm name="tmp_386"/></StgValue>
</operation>

<operation id="599" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:3  %tmp_1004 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %mLoops, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1004"/></StgValue>
</operation>

<operation id="600" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
._crit_edge6:4  %icmp20 = icmp sgt i31 %tmp_1004, 0

]]></Node>
<StgValue><ssdm name="icmp20"/></StgValue>
</operation>

<operation id="601" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:5  %tmp_802_2 = icmp sgt i32 %mLoops, 2

]]></Node>
<StgValue><ssdm name="tmp_802_2"/></StgValue>
</operation>

<operation id="602" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="30" op_0_bw="30" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:6  %tmp_1005 = call i30 @_ssdm_op_PartSelect.i30.i32.i32.i32(i32 %mLoops, i32 2, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1005"/></StgValue>
</operation>

<operation id="603" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="1" op_0_bw="30" op_1_bw="30">
<![CDATA[
._crit_edge6:7  %icmp21 = icmp sgt i30 %tmp_1005, 0

]]></Node>
<StgValue><ssdm name="icmp21"/></StgValue>
</operation>

<operation id="604" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:8  %tmp_802_4 = icmp sgt i32 %mLoops, 4

]]></Node>
<StgValue><ssdm name="tmp_802_4"/></StgValue>
</operation>

<operation id="605" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:9  %tmp_802_5 = icmp sgt i32 %mLoops, 5

]]></Node>
<StgValue><ssdm name="tmp_802_5"/></StgValue>
</operation>

<operation id="606" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:10  %tmp_802_6 = icmp sgt i32 %mLoops, 6

]]></Node>
<StgValue><ssdm name="tmp_802_6"/></StgValue>
</operation>

<operation id="607" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="29" op_0_bw="29" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:11  %tmp_1006 = call i29 @_ssdm_op_PartSelect.i29.i32.i32.i32(i32 %mLoops, i32 3, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1006"/></StgValue>
</operation>

<operation id="608" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="1" op_0_bw="29" op_1_bw="29">
<![CDATA[
._crit_edge6:12  %icmp22 = icmp sgt i29 %tmp_1006, 0

]]></Node>
<StgValue><ssdm name="icmp22"/></StgValue>
</operation>

<operation id="609" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:13  %tmp_802_8 = icmp sgt i32 %mLoops, 8

]]></Node>
<StgValue><ssdm name="tmp_802_8"/></StgValue>
</operation>

<operation id="610" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:14  %tmp_802_9 = icmp sgt i32 %mLoops, 9

]]></Node>
<StgValue><ssdm name="tmp_802_9"/></StgValue>
</operation>

<operation id="611" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:15  %tmp_802_s = icmp sgt i32 %mLoops, 10

]]></Node>
<StgValue><ssdm name="tmp_802_s"/></StgValue>
</operation>

<operation id="612" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:16  %tmp_802_1 = icmp sgt i32 %mLoops, 11

]]></Node>
<StgValue><ssdm name="tmp_802_1"/></StgValue>
</operation>

<operation id="613" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:17  %tmp_802_3 = icmp sgt i32 %mLoops, 12

]]></Node>
<StgValue><ssdm name="tmp_802_3"/></StgValue>
</operation>

<operation id="614" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:18  %tmp_802_7 = icmp sgt i32 %mLoops, 13

]]></Node>
<StgValue><ssdm name="tmp_802_7"/></StgValue>
</operation>

<operation id="615" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge6:19  %tmp_802_10 = icmp sgt i32 %mLoops, 14

]]></Node>
<StgValue><ssdm name="tmp_802_10"/></StgValue>
</operation>

<operation id="616" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="28" op_0_bw="28" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge6:20  %tmp_1007 = call i28 @_ssdm_op_PartSelect.i28.i32.i32.i32(i32 %mLoops, i32 4, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1007"/></StgValue>
</operation>

<operation id="617" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="1" op_0_bw="28" op_1_bw="28">
<![CDATA[
._crit_edge6:21  %icmp23 = icmp sgt i28 %tmp_1007, 0

]]></Node>
<StgValue><ssdm name="icmp23"/></StgValue>
</operation>

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge6:22  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="619" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %tn = phi i2 [ 0, %._crit_edge6 ], [ %tn_20, %235 ]

]]></Node>
<StgValue><ssdm name="tn"/></StgValue>
</operation>

<operation id="620" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="16" op_0_bw="16">
<![CDATA[
:1  %input_regs_1_9_load = load half* %input_regs_1_9

]]></Node>
<StgValue><ssdm name="input_regs_1_9_load"/></StgValue>
</operation>

<operation id="621" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="16" op_0_bw="16">
<![CDATA[
:2  %input_regs_1_10_loa = load half* %input_regs_1_10

]]></Node>
<StgValue><ssdm name="input_regs_1_10_loa"/></StgValue>
</operation>

<operation id="622" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="16" op_0_bw="16">
<![CDATA[
:3  %input_regs_2_8_load = load half* %input_regs_2_8

]]></Node>
<StgValue><ssdm name="input_regs_2_8_load"/></StgValue>
</operation>

<operation id="623" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="16" op_0_bw="16">
<![CDATA[
:4  %input_regs_3_8_load = load half* %input_regs_3_8

]]></Node>
<StgValue><ssdm name="input_regs_3_8_load"/></StgValue>
</operation>

<operation id="624" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="16" op_0_bw="16">
<![CDATA[
:5  %input_regs_4_8_load = load half* %input_regs_4_8

]]></Node>
<StgValue><ssdm name="input_regs_4_8_load"/></StgValue>
</operation>

<operation id="625" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="16" op_0_bw="16">
<![CDATA[
:6  %input_regs_5_8_load = load half* %input_regs_5_8

]]></Node>
<StgValue><ssdm name="input_regs_5_8_load"/></StgValue>
</operation>

<operation id="626" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="16" op_0_bw="16">
<![CDATA[
:7  %input_regs_6_8_load = load half* %input_regs_6_8

]]></Node>
<StgValue><ssdm name="input_regs_6_8_load"/></StgValue>
</operation>

<operation id="627" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="16" op_0_bw="16">
<![CDATA[
:8  %input_regs_7_8_load = load half* %input_regs_7_8

]]></Node>
<StgValue><ssdm name="input_regs_7_8_load"/></StgValue>
</operation>

<operation id="628" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="16" op_0_bw="16">
<![CDATA[
:9  %input_regs_8_8_load = load half* %input_regs_8_8

]]></Node>
<StgValue><ssdm name="input_regs_8_8_load"/></StgValue>
</operation>

<operation id="629" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="16" op_0_bw="16">
<![CDATA[
:10  %input_regs_9_8_load = load half* %input_regs_9_8

]]></Node>
<StgValue><ssdm name="input_regs_9_8_load"/></StgValue>
</operation>

<operation id="630" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="16" op_0_bw="16">
<![CDATA[
:11  %input_regs_10_8_loa = load half* %input_regs_10_8

]]></Node>
<StgValue><ssdm name="input_regs_10_8_loa"/></StgValue>
</operation>

<operation id="631" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="16" op_0_bw="16">
<![CDATA[
:12  %input_regs_11_8_loa = load half* %input_regs_11_8

]]></Node>
<StgValue><ssdm name="input_regs_11_8_loa"/></StgValue>
</operation>

<operation id="632" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="16" op_0_bw="16">
<![CDATA[
:13  %input_regs_12_8_loa = load half* %input_regs_12_8

]]></Node>
<StgValue><ssdm name="input_regs_12_8_loa"/></StgValue>
</operation>

<operation id="633" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="16" op_0_bw="16">
<![CDATA[
:14  %input_regs_13_8_loa = load half* %input_regs_13_8

]]></Node>
<StgValue><ssdm name="input_regs_13_8_loa"/></StgValue>
</operation>

<operation id="634" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="16" op_0_bw="16">
<![CDATA[
:15  %input_regs_14_8_loa = load half* %input_regs_14_8

]]></Node>
<StgValue><ssdm name="input_regs_14_8_loa"/></StgValue>
</operation>

<operation id="635" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="16" op_0_bw="16">
<![CDATA[
:16  %input_regs_15_8_loa = load half* %input_regs_15_8

]]></Node>
<StgValue><ssdm name="input_regs_15_8_loa"/></StgValue>
</operation>

<operation id="636" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="16" op_0_bw="16">
<![CDATA[
:17  %input_regs_16_8_loa = load half* %input_regs_16_8

]]></Node>
<StgValue><ssdm name="input_regs_16_8_loa"/></StgValue>
</operation>

<operation id="637" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="16" op_0_bw="16">
<![CDATA[
:18  %input_regs_17_8_loa = load half* %input_regs_17_8

]]></Node>
<StgValue><ssdm name="input_regs_17_8_loa"/></StgValue>
</operation>

<operation id="638" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="16" op_0_bw="16">
<![CDATA[
:19  %input_regs_18_8_loa = load half* %input_regs_18_8

]]></Node>
<StgValue><ssdm name="input_regs_18_8_loa"/></StgValue>
</operation>

<operation id="639" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="16" op_0_bw="16">
<![CDATA[
:20  %input_regs_19_8_loa = load half* %input_regs_19_8

]]></Node>
<StgValue><ssdm name="input_regs_19_8_loa"/></StgValue>
</operation>

<operation id="640" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="16" op_0_bw="16">
<![CDATA[
:21  %input_regs_20_8_loa = load half* %input_regs_20_8

]]></Node>
<StgValue><ssdm name="input_regs_20_8_loa"/></StgValue>
</operation>

<operation id="641" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="16" op_0_bw="16">
<![CDATA[
:22  %input_regs_21_8_loa = load half* %input_regs_21_8

]]></Node>
<StgValue><ssdm name="input_regs_21_8_loa"/></StgValue>
</operation>

<operation id="642" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="16" op_0_bw="16">
<![CDATA[
:23  %input_regs_22_8_loa = load half* %input_regs_22_8

]]></Node>
<StgValue><ssdm name="input_regs_22_8_loa"/></StgValue>
</operation>

<operation id="643" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="16" op_0_bw="16">
<![CDATA[
:24  %input_regs_23_8_loa = load half* %input_regs_23_8

]]></Node>
<StgValue><ssdm name="input_regs_23_8_loa"/></StgValue>
</operation>

<operation id="644" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="16" op_0_bw="16">
<![CDATA[
:25  %input_regs_24_8_loa = load half* %input_regs_24_8

]]></Node>
<StgValue><ssdm name="input_regs_24_8_loa"/></StgValue>
</operation>

<operation id="645" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="16" op_0_bw="16">
<![CDATA[
:26  %input_regs_25_8_loa = load half* %input_regs_25_8

]]></Node>
<StgValue><ssdm name="input_regs_25_8_loa"/></StgValue>
</operation>

<operation id="646" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="16" op_0_bw="16">
<![CDATA[
:27  %input_regs_26_8_loa = load half* %input_regs_26_8

]]></Node>
<StgValue><ssdm name="input_regs_26_8_loa"/></StgValue>
</operation>

<operation id="647" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="16" op_0_bw="16">
<![CDATA[
:28  %input_regs_27_8_loa = load half* %input_regs_27_8

]]></Node>
<StgValue><ssdm name="input_regs_27_8_loa"/></StgValue>
</operation>

<operation id="648" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="16" op_0_bw="16">
<![CDATA[
:29  %input_regs_28_8_loa = load half* %input_regs_28_8

]]></Node>
<StgValue><ssdm name="input_regs_28_8_loa"/></StgValue>
</operation>

<operation id="649" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="16" op_0_bw="16">
<![CDATA[
:30  %input_regs_29_8_loa = load half* %input_regs_29_8

]]></Node>
<StgValue><ssdm name="input_regs_29_8_loa"/></StgValue>
</operation>

<operation id="650" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="16" op_0_bw="16">
<![CDATA[
:31  %input_regs_30_8_loa = load half* %input_regs_30_8

]]></Node>
<StgValue><ssdm name="input_regs_30_8_loa"/></StgValue>
</operation>

<operation id="651" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="16" op_0_bw="16">
<![CDATA[
:32  %input_regs_31_8_loa = load half* %input_regs_31_8

]]></Node>
<StgValue><ssdm name="input_regs_31_8_loa"/></StgValue>
</operation>

<operation id="652" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="16" op_0_bw="16">
<![CDATA[
:33  %input_regs_32_8_loa = load half* %input_regs_32_8

]]></Node>
<StgValue><ssdm name="input_regs_32_8_loa"/></StgValue>
</operation>

<operation id="653" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="16" op_0_bw="16">
<![CDATA[
:34  %input_regs_33_8_loa = load half* %input_regs_33_8

]]></Node>
<StgValue><ssdm name="input_regs_33_8_loa"/></StgValue>
</operation>

<operation id="654" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="16" op_0_bw="16">
<![CDATA[
:35  %input_regs_34_8_loa = load half* %input_regs_34_8

]]></Node>
<StgValue><ssdm name="input_regs_34_8_loa"/></StgValue>
</operation>

<operation id="655" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="16" op_0_bw="16">
<![CDATA[
:36  %input_regs_35_8_loa = load half* %input_regs_35_8

]]></Node>
<StgValue><ssdm name="input_regs_35_8_loa"/></StgValue>
</operation>

<operation id="656" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="16" op_0_bw="16">
<![CDATA[
:37  %input_regs_36_8_loa = load half* %input_regs_36_8

]]></Node>
<StgValue><ssdm name="input_regs_36_8_loa"/></StgValue>
</operation>

<operation id="657" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="16" op_0_bw="16">
<![CDATA[
:38  %input_regs_37_8_loa = load half* %input_regs_37_8

]]></Node>
<StgValue><ssdm name="input_regs_37_8_loa"/></StgValue>
</operation>

<operation id="658" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="32" op_0_bw="2">
<![CDATA[
:39  %tn_cast = zext i2 %tn to i32

]]></Node>
<StgValue><ssdm name="tn_cast"/></StgValue>
</operation>

<operation id="659" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:40  %tmp_387 = icmp slt i32 %tn_cast, %nLoops

]]></Node>
<StgValue><ssdm name="tmp_387"/></StgValue>
</operation>

<operation id="660" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %tn_20 = add i2 %tn, 1

]]></Node>
<StgValue><ssdm name="tn_20"/></StgValue>
</operation>

<operation id="661" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42  br i1 %tmp_387, label %22, label %236

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="662" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="717" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str76) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="663" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="718" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_388 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str76)

]]></Node>
<StgValue><ssdm name="tmp_388"/></StgValue>
</operation>

<operation id="664" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="719" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 2, i32 2, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="665" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="666" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3153" bw="2" op_0_bw="2" op_1_bw="1">
<![CDATA[
:0  %data_buffer_V_read = call { i1, i1 } @_ssdm_op_NbRead.ap_fifo.volatile.i1P(i1* %data_buffer_V)

]]></Node>
<StgValue><ssdm name="data_buffer_V_read"/></StgValue>
</operation>

<operation id="667" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3154" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_1012 = extractvalue { i1, i1 } %data_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1012"/></StgValue>
</operation>

<operation id="668" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3155" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_389 = add nsw i32 %tmp_1011, %nLoops

]]></Node>
<StgValue><ssdm name="tmp_389"/></StgValue>
</operation>

<operation id="669" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3156" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_390 = icmp sgt i32 %tmp_389, 2

]]></Node>
<StgValue><ssdm name="tmp_390"/></StgValue>
</operation>

<operation id="670" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp_390, label %237, label %._crit_edge11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="671" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3159" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:0  %full_n_i19_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_c_V, i32 %tmp_1008)

]]></Node>
<StgValue><ssdm name="full_n_i19_0"/></StgValue>
</operation>

<operation id="672" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3160" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %full_n_i21_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_r_V, i32 %tmp_1009)

]]></Node>
<StgValue><ssdm name="full_n_i21_0"/></StgValue>
</operation>

<operation id="673" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3161" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:2  %full_n_i23_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_m_V, i32 %tmp_1010)

]]></Node>
<StgValue><ssdm name="full_n_i23_0"/></StgValue>
</operation>

<operation id="674" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3162" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:3  %full_n_i25_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i32P(i32* %result_n_V, i32 %tmp_1011)

]]></Node>
<StgValue><ssdm name="full_n_i25_0"/></StgValue>
</operation>

<operation id="675" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3163" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
:4  %full_n_i27_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.i1P(i1* %result_buffer_V, i1 %tmp_1012)

]]></Node>
<StgValue><ssdm name="full_n_i27_0"/></StgValue>
</operation>

<operation id="676" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_390" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3164" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %._crit_edge11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="677" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3166" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge11:0  br i1 %tmp_1012, label %239, label %238

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="678" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_1012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3168" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_347 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str278, i32 %tmp_373)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="679" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_1012" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3169" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="680" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_387" val="0"/>
<literal name="tmp_1012" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3171" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="681" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader.i:0  %indvar_flatten = phi i4 [ 0, %22 ], [ %indvar_flatten_next, %._crit_edge.i45.15 ]

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="682" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:1  %i_0_i = phi i2 [ 0, %22 ], [ %i_0_i_mid2, %._crit_edge.i45.15 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="683" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:2  %j_0_i = phi i2 [ 0, %22 ], [ %j, %._crit_edge.i45.15 ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="684" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="4" op_0_bw="2">
<![CDATA[
.preheader.i:3  %i_0_i_cast = zext i2 %i_0_i to i4

]]></Node>
<StgValue><ssdm name="i_0_i_cast"/></StgValue>
</operation>

<operation id="685" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.i:4  %p_shl = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i_0_i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="686" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:5  %tmp_391 = sub i4 %p_shl, %i_0_i_cast

]]></Node>
<StgValue><ssdm name="tmp_391"/></StgValue>
</operation>

<operation id="687" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:6  %exitcond_flatten = icmp eq i4 %indvar_flatten, -7

]]></Node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="688" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.i:7  %indvar_flatten_next = add i4 %indvar_flatten, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>

<operation id="689" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:8  br i1 %exitcond_flatten, label %.preheader58.preheader, label %.preheader.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="690" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="732" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.i:0  %i = add i2 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="691" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="733" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.preheader.i:1  %exitcond2_i = icmp eq i2 %j_0_i, -1

]]></Node>
<StgValue><ssdm name="exitcond2_i"/></StgValue>
</operation>

<operation id="692" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="734" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:2  %j_0_i_mid2 = select i1 %exitcond2_i, i2 0, i2 %j_0_i

]]></Node>
<StgValue><ssdm name="j_0_i_mid2"/></StgValue>
</operation>

<operation id="693" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="735" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader.i:3  %i_0_i_cast_mid1 = zext i2 %i to i4

]]></Node>
<StgValue><ssdm name="i_0_i_cast_mid1"/></StgValue>
</operation>

<operation id="694" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="736" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:4  %p_shl_mid1 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %i, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl_mid1"/></StgValue>
</operation>

<operation id="695" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="737" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader.preheader.i:5  %tmp_510_mid1 = sub i4 %p_shl_mid1, %i_0_i_cast_mid1

]]></Node>
<StgValue><ssdm name="tmp_510_mid1"/></StgValue>
</operation>

<operation id="696" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="738" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader.preheader.i:6  %tmp_510_mid2 = select i1 %exitcond2_i, i4 %tmp_510_mid1, i4 %tmp_391

]]></Node>
<StgValue><ssdm name="tmp_510_mid2"/></StgValue>
</operation>

<operation id="697" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="739" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader.i:7  %i_0_i_mid2 = select i1 %exitcond2_i, i2 %i, i2 %i_0_i

]]></Node>
<StgValue><ssdm name="i_0_i_mid2"/></StgValue>
</operation>

<operation id="698" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="740" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.preheader.preheader.i:8  %tmp_392 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str287)

]]></Node>
<StgValue><ssdm name="tmp_392"/></StgValue>
</operation>

<operation id="699" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="741" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader.preheader.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="700" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="742" bw="4" op_0_bw="2">
<![CDATA[
.preheader.preheader.i:10  %tmp_393 = zext i2 %j_0_i_mid2 to i4

]]></Node>
<StgValue><ssdm name="tmp_393"/></StgValue>
</operation>

<operation id="701" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="743" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader.i:11  br i1 %tmp_386, label %23, label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="702" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="745" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t"/></StgValue>
</operation>

<operation id="703" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="746" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_0_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_0_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_0_V_r"/></StgValue>
</operation>

<operation id="704" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="747" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1013 = extractvalue { i1, half } %weight_buffer_0_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1013"/></StgValue>
</operation>

<operation id="705" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t, label %branch8 [
    i4 0, label %.._crit_edge.i45.0_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="706" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch7:0  store half %tmp_1013, half* %tmp_847

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="707" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="751" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="708" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="753" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:0  store half %tmp_1013, half* %tmp_846

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="709" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="710" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch5:0  store half %tmp_1013, half* %tmp_845

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="711" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="757" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="712" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="759" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch4:0  store half %tmp_1013, half* %tmp_844

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="713" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="714" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3:0  store half %tmp_1013, half* %tmp_843

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="715" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="763" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="716" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="765" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:0  store half %tmp_1013, half* %tmp_842

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="717" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="718" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1:0  store half %tmp_1013, half* %tmp_841

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="719" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="769" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="720" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="771" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.0_crit_edge:0  store half %tmp_1013, half* %tmp_840

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="721" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.0_crit_edge:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="722" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="!0"/>
<literal name="tmp_798_t" val="!1"/>
<literal name="tmp_798_t" val="!2"/>
<literal name="tmp_798_t" val="!3"/>
<literal name="tmp_798_t" val="!4"/>
<literal name="tmp_798_t" val="!5"/>
<literal name="tmp_798_t" val="!6"/>
<literal name="tmp_798_t" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:0  store half %tmp_1013, half* %tmp_848

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="723" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_386" val="1"/>
<literal name="tmp_798_t" val="!0"/>
<literal name="tmp_798_t" val="!1"/>
<literal name="tmp_798_t" val="!2"/>
<literal name="tmp_798_t" val="!3"/>
<literal name="tmp_798_t" val="!4"/>
<literal name="tmp_798_t" val="!5"/>
<literal name="tmp_798_t" val="!6"/>
<literal name="tmp_798_t" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="775" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %._crit_edge.i45.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="724" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="777" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.0:0  br i1 %icmp20, label %24, label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="725" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="779" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t1 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t1"/></StgValue>
</operation>

<operation id="726" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="780" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_1_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_1_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_1_V_r"/></StgValue>
</operation>

<operation id="727" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="781" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1016 = extractvalue { i1, half } %weight_buffer_1_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1016"/></StgValue>
</operation>

<operation id="728" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t1, label %branch17 [
    i4 0, label %.._crit_edge.i45.1_crit_edge
    i4 1, label %branch10
    i4 2, label %branch11
    i4 3, label %branch12
    i4 4, label %branch13
    i4 5, label %branch14
    i4 6, label %branch15
    i4 7, label %branch16
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="729" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch16:0  store half %tmp_1016, half* %tmp_856

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="730" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="785" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="731" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="787" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15:0  store half %tmp_1016, half* %tmp_855

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="732" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="733" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch14:0  store half %tmp_1016, half* %tmp_854

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="734" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="791" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="735" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="793" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch13:0  store half %tmp_1016, half* %tmp_853

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="736" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="737" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch12:0  store half %tmp_1016, half* %tmp_852

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="738" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="739" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch11:0  store half %tmp_1016, half* %tmp_851

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="740" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="741" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch10:0  store half %tmp_1016, half* %tmp_850

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="742" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="743" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.1_crit_edge:0  store half %tmp_1016, half* %tmp_849

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="744" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.1_crit_edge:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="745" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="!0"/>
<literal name="tmp_798_t1" val="!1"/>
<literal name="tmp_798_t1" val="!2"/>
<literal name="tmp_798_t1" val="!3"/>
<literal name="tmp_798_t1" val="!4"/>
<literal name="tmp_798_t1" val="!5"/>
<literal name="tmp_798_t1" val="!6"/>
<literal name="tmp_798_t1" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch17:0  store half %tmp_1016, half* %tmp_857

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="746" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp20" val="1"/>
<literal name="tmp_798_t1" val="!0"/>
<literal name="tmp_798_t1" val="!1"/>
<literal name="tmp_798_t1" val="!2"/>
<literal name="tmp_798_t1" val="!3"/>
<literal name="tmp_798_t1" val="!4"/>
<literal name="tmp_798_t1" val="!5"/>
<literal name="tmp_798_t1" val="!6"/>
<literal name="tmp_798_t1" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %._crit_edge.i45.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="747" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.1:0  br i1 %tmp_802_2, label %25, label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="748" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="813" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t2 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t2"/></StgValue>
</operation>

<operation id="749" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="814" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_2_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_2_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_2_V_r"/></StgValue>
</operation>

<operation id="750" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="815" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1017 = extractvalue { i1, half } %weight_buffer_2_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1017"/></StgValue>
</operation>

<operation id="751" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t2, label %branch26 [
    i4 0, label %.._crit_edge.i45.2_crit_edge
    i4 1, label %branch19
    i4 2, label %branch20
    i4 3, label %branch21
    i4 4, label %branch22
    i4 5, label %branch23
    i4 6, label %branch24
    i4 7, label %branch25
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="752" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch25:0  store half %tmp_1017, half* %tmp_865

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="753" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0">
<![CDATA[
branch25:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="754" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch24:0  store half %tmp_1017, half* %tmp_864

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="755" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0">
<![CDATA[
branch24:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="756" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch23:0  store half %tmp_1017, half* %tmp_863

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="757" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0">
<![CDATA[
branch23:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="758" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch22:0  store half %tmp_1017, half* %tmp_862

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="759" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0">
<![CDATA[
branch22:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="760" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch21:0  store half %tmp_1017, half* %tmp_861

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="761" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0">
<![CDATA[
branch21:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="762" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch20:0  store half %tmp_1017, half* %tmp_860

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="763" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0">
<![CDATA[
branch20:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="764" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch19:0  store half %tmp_1017, half* %tmp_859

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="765" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="766" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="839" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.2_crit_edge:0  store half %tmp_1017, half* %tmp_858

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="767" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.2_crit_edge:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="768" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="!0"/>
<literal name="tmp_798_t2" val="!1"/>
<literal name="tmp_798_t2" val="!2"/>
<literal name="tmp_798_t2" val="!3"/>
<literal name="tmp_798_t2" val="!4"/>
<literal name="tmp_798_t2" val="!5"/>
<literal name="tmp_798_t2" val="!6"/>
<literal name="tmp_798_t2" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch26:0  store half %tmp_1017, half* %tmp_866

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="769" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_2" val="1"/>
<literal name="tmp_798_t2" val="!0"/>
<literal name="tmp_798_t2" val="!1"/>
<literal name="tmp_798_t2" val="!2"/>
<literal name="tmp_798_t2" val="!3"/>
<literal name="tmp_798_t2" val="!4"/>
<literal name="tmp_798_t2" val="!5"/>
<literal name="tmp_798_t2" val="!6"/>
<literal name="tmp_798_t2" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0">
<![CDATA[
branch26:1  br label %._crit_edge.i45.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="770" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.2:0  br i1 %icmp21, label %26, label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="771" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="847" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t3 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t3"/></StgValue>
</operation>

<operation id="772" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="848" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_3_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_3_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_3_V_r"/></StgValue>
</operation>

<operation id="773" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="849" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1019 = extractvalue { i1, half } %weight_buffer_3_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1019"/></StgValue>
</operation>

<operation id="774" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t3, label %branch35 [
    i4 0, label %.._crit_edge.i45.3_crit_edge
    i4 1, label %branch28
    i4 2, label %branch29
    i4 3, label %branch30
    i4 4, label %branch31
    i4 5, label %branch32
    i4 6, label %branch33
    i4 7, label %branch34
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="775" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch34:0  store half %tmp_1019, half* %tmp_874

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="776" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0">
<![CDATA[
branch34:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="777" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch33:0  store half %tmp_1019, half* %tmp_873

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="778" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0">
<![CDATA[
branch33:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="779" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch32:0  store half %tmp_1019, half* %tmp_872

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="780" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0">
<![CDATA[
branch32:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="781" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch31:0  store half %tmp_1019, half* %tmp_871

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="782" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0">
<![CDATA[
branch31:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="783" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch30:0  store half %tmp_1019, half* %tmp_870

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="784" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0">
<![CDATA[
branch30:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="785" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch29:0  store half %tmp_1019, half* %tmp_869

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="786" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0">
<![CDATA[
branch29:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="787" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch28:0  store half %tmp_1019, half* %tmp_868

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="788" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0">
<![CDATA[
branch28:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="789" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.3_crit_edge:0  store half %tmp_1019, half* %tmp_867

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="790" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.3_crit_edge:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="791" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="!0"/>
<literal name="tmp_798_t3" val="!1"/>
<literal name="tmp_798_t3" val="!2"/>
<literal name="tmp_798_t3" val="!3"/>
<literal name="tmp_798_t3" val="!4"/>
<literal name="tmp_798_t3" val="!5"/>
<literal name="tmp_798_t3" val="!6"/>
<literal name="tmp_798_t3" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch35:0  store half %tmp_1019, half* %tmp_875

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="792" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp21" val="1"/>
<literal name="tmp_798_t3" val="!0"/>
<literal name="tmp_798_t3" val="!1"/>
<literal name="tmp_798_t3" val="!2"/>
<literal name="tmp_798_t3" val="!3"/>
<literal name="tmp_798_t3" val="!4"/>
<literal name="tmp_798_t3" val="!5"/>
<literal name="tmp_798_t3" val="!6"/>
<literal name="tmp_798_t3" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0">
<![CDATA[
branch35:1  br label %._crit_edge.i45.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="793" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.3:0  br i1 %tmp_802_4, label %27, label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="794" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="881" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t4 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t4"/></StgValue>
</operation>

<operation id="795" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="882" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_4_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_4_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_4_V_r"/></StgValue>
</operation>

<operation id="796" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="883" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1020 = extractvalue { i1, half } %weight_buffer_4_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1020"/></StgValue>
</operation>

<operation id="797" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t4, label %branch44 [
    i4 0, label %.._crit_edge.i45.4_crit_edge
    i4 1, label %branch37
    i4 2, label %branch38
    i4 3, label %branch39
    i4 4, label %branch40
    i4 5, label %branch41
    i4 6, label %branch42
    i4 7, label %branch43
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="798" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch43:0  store half %tmp_1020, half* %tmp_883

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="799" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0">
<![CDATA[
branch43:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="800" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch42:0  store half %tmp_1020, half* %tmp_882

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="801" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0">
<![CDATA[
branch42:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="802" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch41:0  store half %tmp_1020, half* %tmp_881

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="803" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0">
<![CDATA[
branch41:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="804" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="895" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch40:0  store half %tmp_1020, half* %tmp_880

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="805" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="896" bw="0" op_0_bw="0">
<![CDATA[
branch40:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="806" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="898" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch39:0  store half %tmp_1020, half* %tmp_879

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="807" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="899" bw="0" op_0_bw="0">
<![CDATA[
branch39:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="808" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="901" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch38:0  store half %tmp_1020, half* %tmp_878

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="809" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="902" bw="0" op_0_bw="0">
<![CDATA[
branch38:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="810" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="904" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch37:0  store half %tmp_1020, half* %tmp_877

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="811" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="905" bw="0" op_0_bw="0">
<![CDATA[
branch37:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="812" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="907" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.4_crit_edge:0  store half %tmp_1020, half* %tmp_876

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="813" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="908" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.4_crit_edge:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="814" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="!0"/>
<literal name="tmp_798_t4" val="!1"/>
<literal name="tmp_798_t4" val="!2"/>
<literal name="tmp_798_t4" val="!3"/>
<literal name="tmp_798_t4" val="!4"/>
<literal name="tmp_798_t4" val="!5"/>
<literal name="tmp_798_t4" val="!6"/>
<literal name="tmp_798_t4" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="910" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch44:0  store half %tmp_1020, half* %tmp_884

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="815" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_4" val="1"/>
<literal name="tmp_798_t4" val="!0"/>
<literal name="tmp_798_t4" val="!1"/>
<literal name="tmp_798_t4" val="!2"/>
<literal name="tmp_798_t4" val="!3"/>
<literal name="tmp_798_t4" val="!4"/>
<literal name="tmp_798_t4" val="!5"/>
<literal name="tmp_798_t4" val="!6"/>
<literal name="tmp_798_t4" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="911" bw="0" op_0_bw="0">
<![CDATA[
branch44:1  br label %._crit_edge.i45.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="816" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="913" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.4:0  br i1 %tmp_802_5, label %28, label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="817" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="915" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t5 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t5"/></StgValue>
</operation>

<operation id="818" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="916" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_5_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_5_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_5_V_r"/></StgValue>
</operation>

<operation id="819" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="917" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1021 = extractvalue { i1, half } %weight_buffer_5_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1021"/></StgValue>
</operation>

<operation id="820" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="918" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t5, label %branch53 [
    i4 0, label %.._crit_edge.i45.5_crit_edge
    i4 1, label %branch46
    i4 2, label %branch47
    i4 3, label %branch48
    i4 4, label %branch49
    i4 5, label %branch50
    i4 6, label %branch51
    i4 7, label %branch52
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="821" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="920" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch52:0  store half %tmp_1021, half* %tmp_892

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="822" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="921" bw="0" op_0_bw="0">
<![CDATA[
branch52:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="823" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="923" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch51:0  store half %tmp_1021, half* %tmp_891

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="824" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="924" bw="0" op_0_bw="0">
<![CDATA[
branch51:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="825" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="926" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch50:0  store half %tmp_1021, half* %tmp_890

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="826" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="927" bw="0" op_0_bw="0">
<![CDATA[
branch50:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="827" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="929" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch49:0  store half %tmp_1021, half* %tmp_889

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="828" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="930" bw="0" op_0_bw="0">
<![CDATA[
branch49:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="829" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="932" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch48:0  store half %tmp_1021, half* %tmp_888

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="830" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="933" bw="0" op_0_bw="0">
<![CDATA[
branch48:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="831" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="935" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch47:0  store half %tmp_1021, half* %tmp_887

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="832" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="936" bw="0" op_0_bw="0">
<![CDATA[
branch47:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="833" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="938" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch46:0  store half %tmp_1021, half* %tmp_886

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="834" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="939" bw="0" op_0_bw="0">
<![CDATA[
branch46:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="835" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="941" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.5_crit_edge:0  store half %tmp_1021, half* %tmp_885

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="836" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="942" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.5_crit_edge:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="837" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="!0"/>
<literal name="tmp_798_t5" val="!1"/>
<literal name="tmp_798_t5" val="!2"/>
<literal name="tmp_798_t5" val="!3"/>
<literal name="tmp_798_t5" val="!4"/>
<literal name="tmp_798_t5" val="!5"/>
<literal name="tmp_798_t5" val="!6"/>
<literal name="tmp_798_t5" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="944" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch53:0  store half %tmp_1021, half* %tmp_893

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="838" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_5" val="1"/>
<literal name="tmp_798_t5" val="!0"/>
<literal name="tmp_798_t5" val="!1"/>
<literal name="tmp_798_t5" val="!2"/>
<literal name="tmp_798_t5" val="!3"/>
<literal name="tmp_798_t5" val="!4"/>
<literal name="tmp_798_t5" val="!5"/>
<literal name="tmp_798_t5" val="!6"/>
<literal name="tmp_798_t5" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="945" bw="0" op_0_bw="0">
<![CDATA[
branch53:1  br label %._crit_edge.i45.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="839" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.5:0  br i1 %tmp_802_6, label %29, label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="840" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="949" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t6 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t6"/></StgValue>
</operation>

<operation id="841" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="950" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_6_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_6_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_6_V_r"/></StgValue>
</operation>

<operation id="842" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1022 = extractvalue { i1, half } %weight_buffer_6_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1022"/></StgValue>
</operation>

<operation id="843" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t6, label %branch62 [
    i4 0, label %.._crit_edge.i45.6_crit_edge
    i4 1, label %branch55
    i4 2, label %branch56
    i4 3, label %branch57
    i4 4, label %branch58
    i4 5, label %branch59
    i4 6, label %branch60
    i4 7, label %branch61
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="844" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch61:0  store half %tmp_1022, half* %tmp_901

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="845" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="0" op_0_bw="0">
<![CDATA[
branch61:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="846" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch60:0  store half %tmp_1022, half* %tmp_900

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="847" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="0" op_0_bw="0">
<![CDATA[
branch60:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="848" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch59:0  store half %tmp_1022, half* %tmp_899

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="849" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="0" op_0_bw="0">
<![CDATA[
branch59:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="850" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch58:0  store half %tmp_1022, half* %tmp_898

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="851" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="0" op_0_bw="0">
<![CDATA[
branch58:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="852" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch57:0  store half %tmp_1022, half* %tmp_897

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="853" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="0" op_0_bw="0">
<![CDATA[
branch57:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="854" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch56:0  store half %tmp_1022, half* %tmp_896

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="855" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="0" op_0_bw="0">
<![CDATA[
branch56:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="856" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch55:0  store half %tmp_1022, half* %tmp_895

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="857" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="0" op_0_bw="0">
<![CDATA[
branch55:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="858" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.6_crit_edge:0  store half %tmp_1022, half* %tmp_894

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="859" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.6_crit_edge:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="860" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="!0"/>
<literal name="tmp_798_t6" val="!1"/>
<literal name="tmp_798_t6" val="!2"/>
<literal name="tmp_798_t6" val="!3"/>
<literal name="tmp_798_t6" val="!4"/>
<literal name="tmp_798_t6" val="!5"/>
<literal name="tmp_798_t6" val="!6"/>
<literal name="tmp_798_t6" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch62:0  store half %tmp_1022, half* %tmp_902

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="861" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_6" val="1"/>
<literal name="tmp_798_t6" val="!0"/>
<literal name="tmp_798_t6" val="!1"/>
<literal name="tmp_798_t6" val="!2"/>
<literal name="tmp_798_t6" val="!3"/>
<literal name="tmp_798_t6" val="!4"/>
<literal name="tmp_798_t6" val="!5"/>
<literal name="tmp_798_t6" val="!6"/>
<literal name="tmp_798_t6" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="0" op_0_bw="0">
<![CDATA[
branch62:1  br label %._crit_edge.i45.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="862" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.6:0  br i1 %icmp22, label %30, label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="863" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t7 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t7"/></StgValue>
</operation>

<operation id="864" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_7_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_7_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_7_V_r"/></StgValue>
</operation>

<operation id="865" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1023 = extractvalue { i1, half } %weight_buffer_7_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1023"/></StgValue>
</operation>

<operation id="866" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t7, label %branch71 [
    i4 0, label %.._crit_edge.i45.7_crit_edge
    i4 1, label %branch64
    i4 2, label %branch65
    i4 3, label %branch66
    i4 4, label %branch67
    i4 5, label %branch68
    i4 6, label %branch69
    i4 7, label %branch70
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="867" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch70:0  store half %tmp_1023, half* %tmp_910

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="868" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="0" op_0_bw="0">
<![CDATA[
branch70:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="869" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch69:0  store half %tmp_1023, half* %tmp_909

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="870" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="0" op_0_bw="0">
<![CDATA[
branch69:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="871" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch68:0  store half %tmp_1023, half* %tmp_908

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="872" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="0" op_0_bw="0">
<![CDATA[
branch68:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="873" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch67:0  store half %tmp_1023, half* %tmp_907

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="874" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="0" op_0_bw="0">
<![CDATA[
branch67:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="875" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch66:0  store half %tmp_1023, half* %tmp_906

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="876" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="0" op_0_bw="0">
<![CDATA[
branch66:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="877" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch65:0  store half %tmp_1023, half* %tmp_905

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="878" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="0" op_0_bw="0">
<![CDATA[
branch65:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="879" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch64:0  store half %tmp_1023, half* %tmp_904

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="880" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="0" op_0_bw="0">
<![CDATA[
branch64:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="881" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.7_crit_edge:0  store half %tmp_1023, half* %tmp_903

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="882" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.7_crit_edge:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="883" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="!0"/>
<literal name="tmp_798_t7" val="!1"/>
<literal name="tmp_798_t7" val="!2"/>
<literal name="tmp_798_t7" val="!3"/>
<literal name="tmp_798_t7" val="!4"/>
<literal name="tmp_798_t7" val="!5"/>
<literal name="tmp_798_t7" val="!6"/>
<literal name="tmp_798_t7" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch71:0  store half %tmp_1023, half* %tmp_911

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="884" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp22" val="1"/>
<literal name="tmp_798_t7" val="!0"/>
<literal name="tmp_798_t7" val="!1"/>
<literal name="tmp_798_t7" val="!2"/>
<literal name="tmp_798_t7" val="!3"/>
<literal name="tmp_798_t7" val="!4"/>
<literal name="tmp_798_t7" val="!5"/>
<literal name="tmp_798_t7" val="!6"/>
<literal name="tmp_798_t7" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="0" op_0_bw="0">
<![CDATA[
branch71:1  br label %._crit_edge.i45.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="885" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.7:0  br i1 %tmp_802_8, label %31, label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="886" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t8 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t8"/></StgValue>
</operation>

<operation id="887" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_8_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_8_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_8_V_r"/></StgValue>
</operation>

<operation id="888" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1024 = extractvalue { i1, half } %weight_buffer_8_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1024"/></StgValue>
</operation>

<operation id="889" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t8, label %branch80 [
    i4 0, label %.._crit_edge.i45.8_crit_edge
    i4 1, label %branch73
    i4 2, label %branch74
    i4 3, label %branch75
    i4 4, label %branch76
    i4 5, label %branch77
    i4 6, label %branch78
    i4 7, label %branch79
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="890" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch79:0  store half %tmp_1024, half* %tmp_919

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="891" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="0" op_0_bw="0">
<![CDATA[
branch79:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="892" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch78:0  store half %tmp_1024, half* %tmp_918

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="893" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="0" op_0_bw="0">
<![CDATA[
branch78:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="894" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch77:0  store half %tmp_1024, half* %tmp_917

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="895" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="0" op_0_bw="0">
<![CDATA[
branch77:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="896" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch76:0  store half %tmp_1024, half* %tmp_916

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="897" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="0" op_0_bw="0">
<![CDATA[
branch76:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="898" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch75:0  store half %tmp_1024, half* %tmp_915

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="899" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="0" op_0_bw="0">
<![CDATA[
branch75:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="900" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch74:0  store half %tmp_1024, half* %tmp_914

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="901" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="0" op_0_bw="0">
<![CDATA[
branch74:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="902" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch73:0  store half %tmp_1024, half* %tmp_913

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="903" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="0" op_0_bw="0">
<![CDATA[
branch73:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="904" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.8_crit_edge:0  store half %tmp_1024, half* %tmp_912

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="905" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.8_crit_edge:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="906" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="!0"/>
<literal name="tmp_798_t8" val="!1"/>
<literal name="tmp_798_t8" val="!2"/>
<literal name="tmp_798_t8" val="!3"/>
<literal name="tmp_798_t8" val="!4"/>
<literal name="tmp_798_t8" val="!5"/>
<literal name="tmp_798_t8" val="!6"/>
<literal name="tmp_798_t8" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch80:0  store half %tmp_1024, half* %tmp_920

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="907" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_8" val="1"/>
<literal name="tmp_798_t8" val="!0"/>
<literal name="tmp_798_t8" val="!1"/>
<literal name="tmp_798_t8" val="!2"/>
<literal name="tmp_798_t8" val="!3"/>
<literal name="tmp_798_t8" val="!4"/>
<literal name="tmp_798_t8" val="!5"/>
<literal name="tmp_798_t8" val="!6"/>
<literal name="tmp_798_t8" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="0">
<![CDATA[
branch80:1  br label %._crit_edge.i45.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="908" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.8:0  br i1 %tmp_802_9, label %32, label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="909" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1051" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t9 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t9"/></StgValue>
</operation>

<operation id="910" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1052" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_9_V_r = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_9_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_9_V_r"/></StgValue>
</operation>

<operation id="911" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1053" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1025 = extractvalue { i1, half } %weight_buffer_9_V_r, 1

]]></Node>
<StgValue><ssdm name="tmp_1025"/></StgValue>
</operation>

<operation id="912" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t9, label %branch89 [
    i4 0, label %.._crit_edge.i45.9_crit_edge
    i4 1, label %branch82
    i4 2, label %branch83
    i4 3, label %branch84
    i4 4, label %branch85
    i4 5, label %branch86
    i4 6, label %branch87
    i4 7, label %branch88
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="913" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch88:0  store half %tmp_1025, half* %tmp_928

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="914" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="0">
<![CDATA[
branch88:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="915" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch87:0  store half %tmp_1025, half* %tmp_927

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="916" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="0">
<![CDATA[
branch87:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="917" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch86:0  store half %tmp_1025, half* %tmp_926

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="918" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="0">
<![CDATA[
branch86:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="919" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch85:0  store half %tmp_1025, half* %tmp_925

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="920" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="0">
<![CDATA[
branch85:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="921" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch84:0  store half %tmp_1025, half* %tmp_924

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="922" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="0">
<![CDATA[
branch84:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="923" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch83:0  store half %tmp_1025, half* %tmp_923

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="924" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="0">
<![CDATA[
branch83:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="925" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch82:0  store half %tmp_1025, half* %tmp_922

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="926" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="0">
<![CDATA[
branch82:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="927" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.9_crit_edge:0  store half %tmp_1025, half* %tmp_921

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="928" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.9_crit_edge:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="929" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="!0"/>
<literal name="tmp_798_t9" val="!1"/>
<literal name="tmp_798_t9" val="!2"/>
<literal name="tmp_798_t9" val="!3"/>
<literal name="tmp_798_t9" val="!4"/>
<literal name="tmp_798_t9" val="!5"/>
<literal name="tmp_798_t9" val="!6"/>
<literal name="tmp_798_t9" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch89:0  store half %tmp_1025, half* %tmp_929

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="930" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_9" val="1"/>
<literal name="tmp_798_t9" val="!0"/>
<literal name="tmp_798_t9" val="!1"/>
<literal name="tmp_798_t9" val="!2"/>
<literal name="tmp_798_t9" val="!3"/>
<literal name="tmp_798_t9" val="!4"/>
<literal name="tmp_798_t9" val="!5"/>
<literal name="tmp_798_t9" val="!6"/>
<literal name="tmp_798_t9" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="0">
<![CDATA[
branch89:1  br label %._crit_edge.i45.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="931" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.9:0  br i1 %tmp_802_s, label %33, label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="932" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1085" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t10 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t10"/></StgValue>
</operation>

<operation id="933" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1086" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_10_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_10_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_10_V_s"/></StgValue>
</operation>

<operation id="934" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1087" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1026 = extractvalue { i1, half } %weight_buffer_10_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1026"/></StgValue>
</operation>

<operation id="935" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t10, label %branch98 [
    i4 0, label %.._crit_edge.i45.10_crit_edge
    i4 1, label %branch91
    i4 2, label %branch92
    i4 3, label %branch93
    i4 4, label %branch94
    i4 5, label %branch95
    i4 6, label %branch96
    i4 7, label %branch97
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="936" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch97:0  store half %tmp_1026, half* %tmp_937

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="937" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="0">
<![CDATA[
branch97:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="938" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch96:0  store half %tmp_1026, half* %tmp_936

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="939" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="0">
<![CDATA[
branch96:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="940" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch95:0  store half %tmp_1026, half* %tmp_935

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="941" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="0">
<![CDATA[
branch95:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="942" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch94:0  store half %tmp_1026, half* %tmp_934

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="943" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="0">
<![CDATA[
branch94:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="944" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch93:0  store half %tmp_1026, half* %tmp_933

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="945" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="0">
<![CDATA[
branch93:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="946" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch92:0  store half %tmp_1026, half* %tmp_932

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="947" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="0">
<![CDATA[
branch92:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="948" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch91:0  store half %tmp_1026, half* %tmp_931

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="949" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="0">
<![CDATA[
branch91:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="950" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.10_crit_edge:0  store half %tmp_1026, half* %tmp_930

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="951" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.10_crit_edge:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="952" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="!0"/>
<literal name="tmp_798_t10" val="!1"/>
<literal name="tmp_798_t10" val="!2"/>
<literal name="tmp_798_t10" val="!3"/>
<literal name="tmp_798_t10" val="!4"/>
<literal name="tmp_798_t10" val="!5"/>
<literal name="tmp_798_t10" val="!6"/>
<literal name="tmp_798_t10" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch98:0  store half %tmp_1026, half* %tmp_938

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="953" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_s" val="1"/>
<literal name="tmp_798_t10" val="!0"/>
<literal name="tmp_798_t10" val="!1"/>
<literal name="tmp_798_t10" val="!2"/>
<literal name="tmp_798_t10" val="!3"/>
<literal name="tmp_798_t10" val="!4"/>
<literal name="tmp_798_t10" val="!5"/>
<literal name="tmp_798_t10" val="!6"/>
<literal name="tmp_798_t10" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="0">
<![CDATA[
branch98:1  br label %._crit_edge.i45.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="954" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.10:0  br i1 %tmp_802_1, label %34, label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="955" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t11 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t11"/></StgValue>
</operation>

<operation id="956" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1120" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_11_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_11_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_11_V_s"/></StgValue>
</operation>

<operation id="957" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1121" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1027 = extractvalue { i1, half } %weight_buffer_11_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1027"/></StgValue>
</operation>

<operation id="958" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t11, label %branch107 [
    i4 0, label %.._crit_edge.i45.11_crit_edge
    i4 1, label %branch100
    i4 2, label %branch101
    i4 3, label %branch102
    i4 4, label %branch103
    i4 5, label %branch104
    i4 6, label %branch105
    i4 7, label %branch106
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="959" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch106:0  store half %tmp_1027, half* %tmp_946

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="960" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="0">
<![CDATA[
branch106:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="961" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch105:0  store half %tmp_1027, half* %tmp_945

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="962" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="0">
<![CDATA[
branch105:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="963" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch104:0  store half %tmp_1027, half* %tmp_944

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="964" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="0">
<![CDATA[
branch104:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="965" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch103:0  store half %tmp_1027, half* %tmp_943

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="966" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="0">
<![CDATA[
branch103:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="967" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch102:0  store half %tmp_1027, half* %tmp_942

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="968" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="0">
<![CDATA[
branch102:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="969" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch101:0  store half %tmp_1027, half* %tmp_941

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="970" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="0">
<![CDATA[
branch101:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="971" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch100:0  store half %tmp_1027, half* %tmp_940

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="972" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="0">
<![CDATA[
branch100:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="973" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.11_crit_edge:0  store half %tmp_1027, half* %tmp_939

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="974" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.11_crit_edge:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="975" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="!0"/>
<literal name="tmp_798_t11" val="!1"/>
<literal name="tmp_798_t11" val="!2"/>
<literal name="tmp_798_t11" val="!3"/>
<literal name="tmp_798_t11" val="!4"/>
<literal name="tmp_798_t11" val="!5"/>
<literal name="tmp_798_t11" val="!6"/>
<literal name="tmp_798_t11" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch107:0  store half %tmp_1027, half* %tmp_947

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="976" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_1" val="1"/>
<literal name="tmp_798_t11" val="!0"/>
<literal name="tmp_798_t11" val="!1"/>
<literal name="tmp_798_t11" val="!2"/>
<literal name="tmp_798_t11" val="!3"/>
<literal name="tmp_798_t11" val="!4"/>
<literal name="tmp_798_t11" val="!5"/>
<literal name="tmp_798_t11" val="!6"/>
<literal name="tmp_798_t11" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="0">
<![CDATA[
branch107:1  br label %._crit_edge.i45.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="977" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.11:0  br i1 %tmp_802_3, label %35, label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="978" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1153" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t12 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t12"/></StgValue>
</operation>

<operation id="979" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1154" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_12_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_12_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_12_V_s"/></StgValue>
</operation>

<operation id="980" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1155" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1028 = extractvalue { i1, half } %weight_buffer_12_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1028"/></StgValue>
</operation>

<operation id="981" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t12, label %branch116 [
    i4 0, label %.._crit_edge.i45.12_crit_edge
    i4 1, label %branch109
    i4 2, label %branch110
    i4 3, label %branch111
    i4 4, label %branch112
    i4 5, label %branch113
    i4 6, label %branch114
    i4 7, label %branch115
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="982" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch115:0  store half %tmp_1028, half* %tmp_955

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="983" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="0">
<![CDATA[
branch115:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="984" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch114:0  store half %tmp_1028, half* %tmp_954

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="985" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="0">
<![CDATA[
branch114:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="986" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch113:0  store half %tmp_1028, half* %tmp_953

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="987" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="0">
<![CDATA[
branch113:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="988" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch112:0  store half %tmp_1028, half* %tmp_952

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="989" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="0">
<![CDATA[
branch112:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="990" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch111:0  store half %tmp_1028, half* %tmp_951

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="991" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="0">
<![CDATA[
branch111:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="992" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch110:0  store half %tmp_1028, half* %tmp_950

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="993" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="0">
<![CDATA[
branch110:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="994" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch109:0  store half %tmp_1028, half* %tmp_949

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="995" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="0">
<![CDATA[
branch109:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="996" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.12_crit_edge:0  store half %tmp_1028, half* %tmp_948

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="997" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.12_crit_edge:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="998" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="!0"/>
<literal name="tmp_798_t12" val="!1"/>
<literal name="tmp_798_t12" val="!2"/>
<literal name="tmp_798_t12" val="!3"/>
<literal name="tmp_798_t12" val="!4"/>
<literal name="tmp_798_t12" val="!5"/>
<literal name="tmp_798_t12" val="!6"/>
<literal name="tmp_798_t12" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch116:0  store half %tmp_1028, half* %tmp_956

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="999" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_3" val="1"/>
<literal name="tmp_798_t12" val="!0"/>
<literal name="tmp_798_t12" val="!1"/>
<literal name="tmp_798_t12" val="!2"/>
<literal name="tmp_798_t12" val="!3"/>
<literal name="tmp_798_t12" val="!4"/>
<literal name="tmp_798_t12" val="!5"/>
<literal name="tmp_798_t12" val="!6"/>
<literal name="tmp_798_t12" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="0">
<![CDATA[
branch116:1  br label %._crit_edge.i45.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1000" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.12:0  br i1 %tmp_802_7, label %36, label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1001" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1187" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t13 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t13"/></StgValue>
</operation>

<operation id="1002" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1188" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_13_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_13_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_13_V_s"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1189" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1029 = extractvalue { i1, half } %weight_buffer_13_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1029"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t13, label %branch125 [
    i4 0, label %.._crit_edge.i45.13_crit_edge
    i4 1, label %branch118
    i4 2, label %branch119
    i4 3, label %branch120
    i4 4, label %branch121
    i4 5, label %branch122
    i4 6, label %branch123
    i4 7, label %branch124
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch124:0  store half %tmp_1029, half* %tmp_964

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="0">
<![CDATA[
branch124:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch123:0  store half %tmp_1029, half* %tmp_963

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="0">
<![CDATA[
branch123:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch122:0  store half %tmp_1029, half* %tmp_962

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="0">
<![CDATA[
branch122:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch121:0  store half %tmp_1029, half* %tmp_961

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="0">
<![CDATA[
branch121:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch120:0  store half %tmp_1029, half* %tmp_960

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="0">
<![CDATA[
branch120:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch119:0  store half %tmp_1029, half* %tmp_959

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="0">
<![CDATA[
branch119:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch118:0  store half %tmp_1029, half* %tmp_958

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="0">
<![CDATA[
branch118:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1019" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.13_crit_edge:0  store half %tmp_1029, half* %tmp_957

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.13_crit_edge:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1021" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="!0"/>
<literal name="tmp_798_t13" val="!1"/>
<literal name="tmp_798_t13" val="!2"/>
<literal name="tmp_798_t13" val="!3"/>
<literal name="tmp_798_t13" val="!4"/>
<literal name="tmp_798_t13" val="!5"/>
<literal name="tmp_798_t13" val="!6"/>
<literal name="tmp_798_t13" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch125:0  store half %tmp_1029, half* %tmp_965

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_7" val="1"/>
<literal name="tmp_798_t13" val="!0"/>
<literal name="tmp_798_t13" val="!1"/>
<literal name="tmp_798_t13" val="!2"/>
<literal name="tmp_798_t13" val="!3"/>
<literal name="tmp_798_t13" val="!4"/>
<literal name="tmp_798_t13" val="!5"/>
<literal name="tmp_798_t13" val="!6"/>
<literal name="tmp_798_t13" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="0">
<![CDATA[
branch125:1  br label %._crit_edge.i45.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1023" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.13:0  br i1 %tmp_802_10, label %37, label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1024" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1221" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t14 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t14"/></StgValue>
</operation>

<operation id="1025" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1222" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_14_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_14_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_14_V_s"/></StgValue>
</operation>

<operation id="1026" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1223" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1030 = extractvalue { i1, half } %weight_buffer_14_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1030"/></StgValue>
</operation>

<operation id="1027" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t14, label %branch134 [
    i4 0, label %.._crit_edge.i45.14_crit_edge
    i4 1, label %branch127
    i4 2, label %branch128
    i4 3, label %branch129
    i4 4, label %branch130
    i4 5, label %branch131
    i4 6, label %branch132
    i4 7, label %branch133
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch133:0  store half %tmp_1030, half* %tmp_973

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1029" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="0">
<![CDATA[
branch133:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch132:0  store half %tmp_1030, half* %tmp_972

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1031" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="0">
<![CDATA[
branch132:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch131:0  store half %tmp_1030, half* %tmp_971

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1033" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="0">
<![CDATA[
branch131:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch130:0  store half %tmp_1030, half* %tmp_970

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1035" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="0">
<![CDATA[
branch130:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1036" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch129:0  store half %tmp_1030, half* %tmp_969

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1037" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="0">
<![CDATA[
branch129:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1038" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch128:0  store half %tmp_1030, half* %tmp_968

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1039" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="0">
<![CDATA[
branch128:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch127:0  store half %tmp_1030, half* %tmp_967

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1041" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="0">
<![CDATA[
branch127:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.14_crit_edge:0  store half %tmp_1030, half* %tmp_966

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1043" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.14_crit_edge:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="!0"/>
<literal name="tmp_798_t14" val="!1"/>
<literal name="tmp_798_t14" val="!2"/>
<literal name="tmp_798_t14" val="!3"/>
<literal name="tmp_798_t14" val="!4"/>
<literal name="tmp_798_t14" val="!5"/>
<literal name="tmp_798_t14" val="!6"/>
<literal name="tmp_798_t14" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch134:0  store half %tmp_1030, half* %tmp_974

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1045" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="tmp_802_10" val="1"/>
<literal name="tmp_798_t14" val="!0"/>
<literal name="tmp_798_t14" val="!1"/>
<literal name="tmp_798_t14" val="!2"/>
<literal name="tmp_798_t14" val="!3"/>
<literal name="tmp_798_t14" val="!4"/>
<literal name="tmp_798_t14" val="!5"/>
<literal name="tmp_798_t14" val="!6"/>
<literal name="tmp_798_t14" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="0">
<![CDATA[
branch134:1  br label %._crit_edge.i45.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1046" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.i45.14:0  br i1 %icmp23, label %38, label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1047" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1255" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:0  %tmp_798_t15 = add i4 %tmp_510_mid2, %tmp_393

]]></Node>
<StgValue><ssdm name="tmp_798_t15"/></StgValue>
</operation>

<operation id="1048" st_id="6" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1256" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:1  %weight_buffer_15_V_s = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %weight_buffer_15_V)

]]></Node>
<StgValue><ssdm name="weight_buffer_15_V_s"/></StgValue>
</operation>

<operation id="1049" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1257" bw="16" op_0_bw="17">
<![CDATA[
:2  %tmp_1031 = extractvalue { i1, half } %weight_buffer_15_V_s, 1

]]></Node>
<StgValue><ssdm name="tmp_1031"/></StgValue>
</operation>

<operation id="1050" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0">
<![CDATA[
:3  switch i4 %tmp_798_t15, label %branch143 [
    i4 0, label %.._crit_edge.i45.15_crit_edge
    i4 1, label %branch136
    i4 2, label %branch137
    i4 3, label %branch138
    i4 4, label %branch139
    i4 5, label %branch140
    i4 6, label %branch141
    i4 7, label %branch142
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1051" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch142:0  store half %tmp_1031, half* %tmp_982

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="0">
<![CDATA[
branch142:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1053" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch141:0  store half %tmp_1031, half* %tmp_981

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="0">
<![CDATA[
branch141:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1055" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch140:0  store half %tmp_1031, half* %tmp_980

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1056" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="0">
<![CDATA[
branch140:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1057" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch139:0  store half %tmp_1031, half* %tmp_979

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1058" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="0">
<![CDATA[
branch139:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1059" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch138:0  store half %tmp_1031, half* %tmp_978

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1060" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="0">
<![CDATA[
branch138:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1061" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch137:0  store half %tmp_1031, half* %tmp_977

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="0">
<![CDATA[
branch137:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1063" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch136:0  store half %tmp_1031, half* %tmp_976

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="0">
<![CDATA[
branch136:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1065" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.._crit_edge.i45.15_crit_edge:0  store half %tmp_1031, half* %tmp_975

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1066" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="0">
<![CDATA[
.._crit_edge.i45.15_crit_edge:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1067" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="!0"/>
<literal name="tmp_798_t15" val="!1"/>
<literal name="tmp_798_t15" val="!2"/>
<literal name="tmp_798_t15" val="!3"/>
<literal name="tmp_798_t15" val="!4"/>
<literal name="tmp_798_t15" val="!5"/>
<literal name="tmp_798_t15" val="!6"/>
<literal name="tmp_798_t15" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch143:0  store half %tmp_1031, half* %tmp_983

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
<literal name="icmp23" val="1"/>
<literal name="tmp_798_t15" val="!0"/>
<literal name="tmp_798_t15" val="!1"/>
<literal name="tmp_798_t15" val="!2"/>
<literal name="tmp_798_t15" val="!3"/>
<literal name="tmp_798_t15" val="!4"/>
<literal name="tmp_798_t15" val="!5"/>
<literal name="tmp_798_t15" val="!6"/>
<literal name="tmp_798_t15" val="!7"/>
</and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="0">
<![CDATA[
branch143:1  br label %._crit_edge.i45.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1069" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1287" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge.i45.15:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str287, i32 %tmp_392)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="1070" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1288" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
._crit_edge.i45.15:1  %j = add i2 %j_0_i_mid2, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1071" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1289" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.i45.15:2  br label %.preheader.i

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1072" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1291" bw="0" op_0_bw="0">
<![CDATA[
.preheader58.preheader:0  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1073" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1293" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader58:0  %indvar_flatten6 = phi i6 [ %indvar_flatten_next7, %._crit_edge7 ], [ 0, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="1074" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1294" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:1  %input_regs_37 = phi half [ %input_regs_38, %._crit_edge7 ], [ %input_regs_37_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_37"/></StgValue>
</operation>

<operation id="1075" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1295" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:2  %input_regs_36 = phi half [ %input_regs_37, %._crit_edge7 ], [ %input_regs_36_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_36"/></StgValue>
</operation>

<operation id="1076" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1296" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:3  %input_regs_35 = phi half [ %input_regs_36, %._crit_edge7 ], [ %input_regs_35_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_35"/></StgValue>
</operation>

<operation id="1077" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1297" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:4  %input_regs_34 = phi half [ %input_regs_35, %._crit_edge7 ], [ %input_regs_34_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_34"/></StgValue>
</operation>

<operation id="1078" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1298" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:5  %input_regs_33 = phi half [ %input_regs_34, %._crit_edge7 ], [ %input_regs_33_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_33"/></StgValue>
</operation>

<operation id="1079" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:6  %input_regs_32 = phi half [ %input_regs_33, %._crit_edge7 ], [ %input_regs_32_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_32"/></StgValue>
</operation>

<operation id="1080" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:7  %input_regs_31 = phi half [ %input_regs_32, %._crit_edge7 ], [ %input_regs_31_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_31"/></StgValue>
</operation>

<operation id="1081" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1301" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:8  %input_regs_30 = phi half [ %input_regs_31, %._crit_edge7 ], [ %input_regs_30_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_30"/></StgValue>
</operation>

<operation id="1082" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1302" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:9  %input_regs_29 = phi half [ %input_regs_30, %._crit_edge7 ], [ %input_regs_29_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_29"/></StgValue>
</operation>

<operation id="1083" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1303" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:10  %input_regs_28 = phi half [ %input_regs_29, %._crit_edge7 ], [ %input_regs_28_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_28"/></StgValue>
</operation>

<operation id="1084" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1304" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:11  %input_regs_27 = phi half [ %input_regs_28, %._crit_edge7 ], [ %input_regs_27_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_27"/></StgValue>
</operation>

<operation id="1085" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:12  %input_regs_26 = phi half [ %input_regs_27, %._crit_edge7 ], [ %input_regs_26_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_26"/></StgValue>
</operation>

<operation id="1086" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1306" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:13  %input_regs_25 = phi half [ %input_regs_26, %._crit_edge7 ], [ %input_regs_25_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_25"/></StgValue>
</operation>

<operation id="1087" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:14  %input_regs_24 = phi half [ %input_regs_25, %._crit_edge7 ], [ %input_regs_24_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_24"/></StgValue>
</operation>

<operation id="1088" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:15  %input_regs_23 = phi half [ %input_regs_24, %._crit_edge7 ], [ %input_regs_23_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_23"/></StgValue>
</operation>

<operation id="1089" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:16  %input_regs_22 = phi half [ %input_regs_23, %._crit_edge7 ], [ %input_regs_22_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_22"/></StgValue>
</operation>

<operation id="1090" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:17  %input_regs_21 = phi half [ %input_regs_22, %._crit_edge7 ], [ %input_regs_21_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_21"/></StgValue>
</operation>

<operation id="1091" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:18  %input_regs_20 = phi half [ %input_regs_21, %._crit_edge7 ], [ %input_regs_20_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_20"/></StgValue>
</operation>

<operation id="1092" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:19  %input_regs_19 = phi half [ %input_regs_20, %._crit_edge7 ], [ %input_regs_19_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_19"/></StgValue>
</operation>

<operation id="1093" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:20  %input_regs_18 = phi half [ %input_regs_19, %._crit_edge7 ], [ %input_regs_18_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_18"/></StgValue>
</operation>

<operation id="1094" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:21  %input_regs_17 = phi half [ %input_regs_18, %._crit_edge7 ], [ %input_regs_17_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_17"/></StgValue>
</operation>

<operation id="1095" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:22  %input_regs_16 = phi half [ %input_regs_17, %._crit_edge7 ], [ %input_regs_16_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_16"/></StgValue>
</operation>

<operation id="1096" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:23  %input_regs_15 = phi half [ %input_regs_16, %._crit_edge7 ], [ %input_regs_15_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_15"/></StgValue>
</operation>

<operation id="1097" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:24  %input_regs_14 = phi half [ %input_regs_15, %._crit_edge7 ], [ %input_regs_14_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_14"/></StgValue>
</operation>

<operation id="1098" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:25  %input_regs_13 = phi half [ %input_regs_14, %._crit_edge7 ], [ %input_regs_13_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_13"/></StgValue>
</operation>

<operation id="1099" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:26  %input_regs_12 = phi half [ %input_regs_13, %._crit_edge7 ], [ %input_regs_12_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_12"/></StgValue>
</operation>

<operation id="1100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:27  %input_regs_11 = phi half [ %input_regs_12, %._crit_edge7 ], [ %input_regs_11_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_11"/></StgValue>
</operation>

<operation id="1101" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:28  %input_regs_10 = phi half [ %input_regs_11, %._crit_edge7 ], [ %input_regs_10_8_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_10"/></StgValue>
</operation>

<operation id="1102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:29  %input_regs_9 = phi half [ %input_regs_10, %._crit_edge7 ], [ %input_regs_9_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_9"/></StgValue>
</operation>

<operation id="1103" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:30  %input_regs_8 = phi half [ %input_regs_9, %._crit_edge7 ], [ %input_regs_8_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_8"/></StgValue>
</operation>

<operation id="1104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:31  %input_regs_7 = phi half [ %input_regs_8, %._crit_edge7 ], [ %input_regs_7_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_7"/></StgValue>
</operation>

<operation id="1105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:32  %input_regs_6 = phi half [ %input_regs_7, %._crit_edge7 ], [ %input_regs_6_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_6"/></StgValue>
</operation>

<operation id="1106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:33  %input_regs_5 = phi half [ %input_regs_6, %._crit_edge7 ], [ %input_regs_5_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_5"/></StgValue>
</operation>

<operation id="1107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:34  %input_regs_4 = phi half [ %input_regs_5, %._crit_edge7 ], [ %input_regs_4_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_4"/></StgValue>
</operation>

<operation id="1108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1328" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:35  %input_regs_3 = phi half [ %input_regs_4, %._crit_edge7 ], [ %input_regs_3_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_3"/></StgValue>
</operation>

<operation id="1109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:36  %input_regs_2 = phi half [ %input_regs_3, %._crit_edge7 ], [ %input_regs_2_8_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_2"/></StgValue>
</operation>

<operation id="1110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1330" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:37  %input_regs_1 = phi half [ %input_regs_2, %._crit_edge7 ], [ %input_regs_1_10_loa, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1"/></StgValue>
</operation>

<operation id="1111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader58:38  %input_regs_1_3 = phi half [ %input_regs_1, %._crit_edge7 ], [ %input_regs_1_9_load, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1_3"/></StgValue>
</operation>

<operation id="1112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader58:39  %shift_cnt_c = phi i5 [ %shift_cnt_c_1, %._crit_edge7 ], [ 0, %.preheader58.preheader ]

]]></Node>
<StgValue><ssdm name="shift_cnt_c"/></StgValue>
</operation>

<operation id="1113" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader58:40  %exitcond_flatten8 = icmp eq i6 %indvar_flatten6, -28

]]></Node>
<StgValue><ssdm name="exitcond_flatten8"/></StgValue>
</operation>

<operation id="1114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader58:41  %indvar_flatten_next7 = add i6 %indvar_flatten6, 1

]]></Node>
<StgValue><ssdm name="indvar_flatten_next7"/></StgValue>
</operation>

<operation id="1115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader58:42  br i1 %exitcond_flatten8, label %.preheader57.preheader, label %"copy_weight_fbuffer2regs<16, 3, 9>.exit"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1116" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1337" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:0  %exitcond = icmp eq i5 %shift_cnt_c, -14

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="1117" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1338" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:1  %shift_cnt_c_mid2 = select i1 %exitcond, i5 0, i5 %shift_cnt_c

]]></Node>
<StgValue><ssdm name="shift_cnt_c_mid2"/></StgValue>
</operation>

<operation id="1118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1339" bw="32" op_0_bw="5">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:2  %shift_cnt_c_cast = zext i5 %shift_cnt_c_mid2 to i32

]]></Node>
<StgValue><ssdm name="shift_cnt_c_cast"/></StgValue>
</operation>

<operation id="1119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1340" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:3  %tmp_396 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str279)

]]></Node>
<StgValue><ssdm name="tmp_396"/></StgValue>
</operation>

<operation id="1120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1341" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1121" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1342" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:5  %tmp_397 = icmp slt i32 %shift_cnt_c_cast, %tmp_384

]]></Node>
<StgValue><ssdm name="tmp_397"/></StgValue>
</operation>

<operation id="1122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1343" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
copy_weight_fbuffer2regs<16, 3, 9>.exit:6  br i1 %tmp_397, label %39, label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1123" st_id="8" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1345" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
:0  %input_buffer_V_read = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read"/></StgValue>
</operation>

<operation id="1124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1346" bw="16" op_0_bw="17">
<![CDATA[
:1  %tmp_1048 = extractvalue { i1, half } %input_buffer_V_read, 1

]]></Node>
<StgValue><ssdm name="tmp_1048"/></StgValue>
</operation>

<operation id="1125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
<literal name="tmp_397" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1347" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1349" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
._crit_edge7:0  %input_regs_38 = phi half [ %tmp_1048, %39 ], [ 0x0, %"copy_weight_fbuffer2regs<16, 3, 9>.exit" ]

]]></Node>
<StgValue><ssdm name="input_regs_38"/></StgValue>
</operation>

<operation id="1127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1350" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
._crit_edge7:1  %empty_324 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str279, i32 %tmp_396)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="1128" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1351" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
._crit_edge7:2  %shift_cnt_c_1 = add i5 %shift_cnt_c_mid2, 1

]]></Node>
<StgValue><ssdm name="shift_cnt_c_1"/></StgValue>
</operation>

<operation id="1129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond_flatten8" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge7:3  br label %.preheader58

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1130" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader57.preheader:0  %tmp_394 = icmp eq i2 %tn, 0

]]></Node>
<StgValue><ssdm name="tmp_394"/></StgValue>
</operation>

<operation id="1131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader57.preheader:1  %or_cond = and i1 %tmp_382, %tmp_394

]]></Node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="1132" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader57.preheader:2  %tmp_395 = add nsw i32 %tmp_1011, %tn_cast

]]></Node>
<StgValue><ssdm name="tmp_395"/></StgValue>
</operation>

<operation id="1133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="31" op_0_bw="31" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader57.preheader:3  %tmp_1014 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %tmp_395, i32 1, i32 31)

]]></Node>
<StgValue><ssdm name="tmp_1014"/></StgValue>
</operation>

<operation id="1134" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader57.preheader:4  %icmp24 = icmp sgt i31 %tmp_1014, 0

]]></Node>
<StgValue><ssdm name="icmp24"/></StgValue>
</operation>

<operation id="1135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="0">
<![CDATA[
.preheader57.preheader:5  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1136" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:0  %input_regs_38_4 = phi half [ %input_regs_37, %.preheader57.preheader ], [ %input_regs_37_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_38_4"/></StgValue>
</operation>

<operation id="1137" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:1  %input_regs_37_4 = phi half [ %input_regs_36, %.preheader57.preheader ], [ %input_regs_36_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_37_4"/></StgValue>
</operation>

<operation id="1138" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:2  %input_regs_36_4 = phi half [ %input_regs_35, %.preheader57.preheader ], [ %input_regs_35_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_36_4"/></StgValue>
</operation>

<operation id="1139" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:3  %input_regs_35_4 = phi half [ %input_regs_34, %.preheader57.preheader ], [ %input_regs_34_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_35_4"/></StgValue>
</operation>

<operation id="1140" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:4  %input_regs_34_4 = phi half [ %input_regs_33, %.preheader57.preheader ], [ %input_regs_33_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_34_4"/></StgValue>
</operation>

<operation id="1141" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:5  %input_regs_33_4 = phi half [ %input_regs_32, %.preheader57.preheader ], [ %input_regs_32_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_33_4"/></StgValue>
</operation>

<operation id="1142" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:6  %input_regs_32_4 = phi half [ %input_regs_31, %.preheader57.preheader ], [ %input_regs_31_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_32_4"/></StgValue>
</operation>

<operation id="1143" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:7  %input_regs_31_4 = phi half [ %input_regs_30, %.preheader57.preheader ], [ %input_regs_30_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_31_4"/></StgValue>
</operation>

<operation id="1144" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:8  %input_regs_30_4 = phi half [ %input_regs_29, %.preheader57.preheader ], [ %input_regs_29_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_30_4"/></StgValue>
</operation>

<operation id="1145" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:9  %input_regs_29_4 = phi half [ %input_regs_28, %.preheader57.preheader ], [ %input_regs_28_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_29_4"/></StgValue>
</operation>

<operation id="1146" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:10  %input_regs_28_4 = phi half [ %input_regs_27, %.preheader57.preheader ], [ %input_regs_27_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_28_4"/></StgValue>
</operation>

<operation id="1147" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:11  %input_regs_27_4 = phi half [ %input_regs_26, %.preheader57.preheader ], [ %input_regs_26_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_27_4"/></StgValue>
</operation>

<operation id="1148" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:12  %input_regs_26_4 = phi half [ %input_regs_25, %.preheader57.preheader ], [ %input_regs_25_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_26_4"/></StgValue>
</operation>

<operation id="1149" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:13  %input_regs_25_4 = phi half [ %input_regs_24, %.preheader57.preheader ], [ %input_regs_24_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_25_4"/></StgValue>
</operation>

<operation id="1150" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:14  %input_regs_24_4 = phi half [ %input_regs_23, %.preheader57.preheader ], [ %input_regs_23_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_24_4"/></StgValue>
</operation>

<operation id="1151" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:15  %input_regs_23_4 = phi half [ %input_regs_22, %.preheader57.preheader ], [ %input_regs_22_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_23_4"/></StgValue>
</operation>

<operation id="1152" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:16  %input_regs_22_4 = phi half [ %input_regs_21, %.preheader57.preheader ], [ %input_regs_21_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_22_4"/></StgValue>
</operation>

<operation id="1153" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1378" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:17  %input_regs_21_4 = phi half [ %input_regs_20, %.preheader57.preheader ], [ %input_regs_20_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_21_4"/></StgValue>
</operation>

<operation id="1154" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:18  %input_regs_20_4 = phi half [ %input_regs_19, %.preheader57.preheader ], [ %input_regs_19_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_20_4"/></StgValue>
</operation>

<operation id="1155" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:19  %input_regs_19_4 = phi half [ %input_regs_18, %.preheader57.preheader ], [ %input_regs_18_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_19_4"/></StgValue>
</operation>

<operation id="1156" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:20  %input_regs_18_4 = phi half [ %input_regs_17, %.preheader57.preheader ], [ %input_regs_17_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_18_4"/></StgValue>
</operation>

<operation id="1157" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:21  %input_regs_17_4 = phi half [ %input_regs_16, %.preheader57.preheader ], [ %input_regs_16_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_17_4"/></StgValue>
</operation>

<operation id="1158" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:22  %input_regs_16_4 = phi half [ %input_regs_15, %.preheader57.preheader ], [ %input_regs_15_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_16_4"/></StgValue>
</operation>

<operation id="1159" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:23  %input_regs_15_4 = phi half [ %input_regs_14, %.preheader57.preheader ], [ %input_regs_14_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_15_4"/></StgValue>
</operation>

<operation id="1160" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:24  %input_regs_14_4 = phi half [ %input_regs_13, %.preheader57.preheader ], [ %input_regs_13_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_14_4"/></StgValue>
</operation>

<operation id="1161" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:25  %input_regs_13_4 = phi half [ %input_regs_12, %.preheader57.preheader ], [ %input_regs_12_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_13_4"/></StgValue>
</operation>

<operation id="1162" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1387" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:26  %input_regs_12_4 = phi half [ %input_regs_11, %.preheader57.preheader ], [ %input_regs_11_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_12_4"/></StgValue>
</operation>

<operation id="1163" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1388" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:27  %input_regs_11_4 = phi half [ %input_regs_10, %.preheader57.preheader ], [ %input_regs_10_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_11_4"/></StgValue>
</operation>

<operation id="1164" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1389" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:28  %input_regs_10_4 = phi half [ %input_regs_9, %.preheader57.preheader ], [ %input_regs_9_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_10_4"/></StgValue>
</operation>

<operation id="1165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1390" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:29  %input_regs_9_4 = phi half [ %input_regs_8, %.preheader57.preheader ], [ %input_regs_8_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_9_4"/></StgValue>
</operation>

<operation id="1166" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1391" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:30  %input_regs_8_4 = phi half [ %input_regs_7, %.preheader57.preheader ], [ %input_regs_7_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_8_4"/></StgValue>
</operation>

<operation id="1167" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1392" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:31  %input_regs_7_4 = phi half [ %input_regs_6, %.preheader57.preheader ], [ %input_regs_6_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_7_4"/></StgValue>
</operation>

<operation id="1168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1393" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:32  %input_regs_6_4 = phi half [ %input_regs_5, %.preheader57.preheader ], [ %input_regs_5_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_6_4"/></StgValue>
</operation>

<operation id="1169" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1394" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:33  %input_regs_5_4 = phi half [ %input_regs_4, %.preheader57.preheader ], [ %input_regs_4_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_5_4"/></StgValue>
</operation>

<operation id="1170" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1395" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:34  %input_regs_4_4 = phi half [ %input_regs_3, %.preheader57.preheader ], [ %input_regs_3_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_4_4"/></StgValue>
</operation>

<operation id="1171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1396" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:35  %input_regs_3_4 = phi half [ %input_regs_2, %.preheader57.preheader ], [ %input_regs_2_3, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_3_4"/></StgValue>
</operation>

<operation id="1172" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1397" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:36  %input_regs_2_4 = phi half [ %input_regs_1, %.preheader57.preheader ], [ %input_regs_1_3_343, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_2_4"/></StgValue>
</operation>

<operation id="1173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1398" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader57:37  %input_regs_1_4 = phi half [ %input_regs_1_3, %.preheader57.preheader ], [ %input_regs_1_7, %234 ]

]]></Node>
<StgValue><ssdm name="input_regs_1_4"/></StgValue>
</operation>

<operation id="1174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1399" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader57:38  %tr = phi i5 [ 0, %.preheader57.preheader ], [ %tr_11, %234 ]

]]></Node>
<StgValue><ssdm name="tr"/></StgValue>
</operation>

<operation id="1175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1400" bw="1" op_0_bw="5">
<![CDATA[
.preheader57:39  %tmp_1015 = trunc i5 %tr to i1

]]></Node>
<StgValue><ssdm name="tmp_1015"/></StgValue>
</operation>

<operation id="1176" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1401" bw="32" op_0_bw="5">
<![CDATA[
.preheader57:40  %tr_cast = zext i5 %tr to i32

]]></Node>
<StgValue><ssdm name="tr_cast"/></StgValue>
</operation>

<operation id="1177" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader57:41  %tmp_398 = icmp slt i32 %tr_cast, %rLoops

]]></Node>
<StgValue><ssdm name="tmp_398"/></StgValue>
</operation>

<operation id="1178" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader57:42  %tr_11 = add i5 1, %tr

]]></Node>
<StgValue><ssdm name="tr_11"/></StgValue>
</operation>

<operation id="1179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader57:43  br i1 %tmp_398, label %40, label %235

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1180" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str84) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_399 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str84)

]]></Node>
<StgValue><ssdm name="tmp_399"/></StgValue>
</operation>

<operation id="1182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 16, i32 9, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3112" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_346 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str76, i32 %tmp_388)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="1185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3113" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  store half %input_regs_38_4, half* %input_regs_37_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3114" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %input_regs_37_4, half* %input_regs_36_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3115" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  store half %input_regs_36_4, half* %input_regs_35_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3116" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  store half %input_regs_35_4, half* %input_regs_34_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3117" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:5  store half %input_regs_34_4, half* %input_regs_33_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3118" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:6  store half %input_regs_33_4, half* %input_regs_32_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3119" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  store half %input_regs_32_4, half* %input_regs_31_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1192" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3120" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:8  store half %input_regs_31_4, half* %input_regs_30_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1193" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3121" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:9  store half %input_regs_30_4, half* %input_regs_29_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3122" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:10  store half %input_regs_29_4, half* %input_regs_28_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:11  store half %input_regs_28_4, half* %input_regs_27_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3124" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:12  store half %input_regs_27_4, half* %input_regs_26_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3125" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:13  store half %input_regs_26_4, half* %input_regs_25_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:14  store half %input_regs_25_4, half* %input_regs_24_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3127" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:15  store half %input_regs_24_4, half* %input_regs_23_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3128" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  store half %input_regs_23_4, half* %input_regs_22_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  store half %input_regs_22_4, half* %input_regs_21_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3130" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  store half %input_regs_21_4, half* %input_regs_20_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3131" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  store half %input_regs_20_4, half* %input_regs_19_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3132" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:20  store half %input_regs_19_4, half* %input_regs_18_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:21  store half %input_regs_18_4, half* %input_regs_17_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3134" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:22  store half %input_regs_17_4, half* %input_regs_16_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3135" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:23  store half %input_regs_16_4, half* %input_regs_15_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:24  store half %input_regs_15_4, half* %input_regs_14_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3137" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:25  store half %input_regs_14_4, half* %input_regs_13_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3138" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:26  store half %input_regs_13_4, half* %input_regs_12_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3139" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:27  store half %input_regs_12_4, half* %input_regs_11_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3140" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:28  store half %input_regs_11_4, half* %input_regs_10_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3141" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:29  store half %input_regs_10_4, half* %input_regs_9_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3142" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:30  store half %input_regs_9_4, half* %input_regs_8_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3143" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:31  store half %input_regs_8_4, half* %input_regs_7_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3144" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:32  store half %input_regs_7_4, half* %input_regs_6_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1217" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3145" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  store half %input_regs_6_4, half* %input_regs_5_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1218" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3146" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:34  store half %input_regs_5_4, half* %input_regs_4_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1219" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:35  store half %input_regs_4_4, half* %input_regs_3_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1220" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3148" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:36  store half %input_regs_3_4, half* %input_regs_2_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1221" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:37  store half %input_regs_2_4, half* %input_regs_1_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1222" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:38  store half %input_regs_1_4, half* %input_regs_1_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1223" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_398" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3151" bw="0" op_0_bw="0">
<![CDATA[
:39  br label %21

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1411" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:0  %input_regs_37_1 = phi half [ %input_regs_38_4, %40 ], [ %tmp_1049, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_37_1"/></StgValue>
</operation>

<operation id="1225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1412" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:1  %input_regs_36_1 = phi half [ %input_regs_37_4, %40 ], [ %input_regs_37_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_36_1"/></StgValue>
</operation>

<operation id="1226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1413" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:2  %input_regs_35_1 = phi half [ %input_regs_36_4, %40 ], [ %input_regs_36_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_35_1"/></StgValue>
</operation>

<operation id="1227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1414" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:3  %input_regs_34_1 = phi half [ %input_regs_35_4, %40 ], [ %input_regs_35_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_34_1"/></StgValue>
</operation>

<operation id="1228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1415" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:4  %input_regs_33_1 = phi half [ %input_regs_34_4, %40 ], [ %input_regs_34_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_33_1"/></StgValue>
</operation>

<operation id="1229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1416" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:5  %input_regs_32_1 = phi half [ %input_regs_33_4, %40 ], [ %input_regs_33_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_32_1"/></StgValue>
</operation>

<operation id="1230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1417" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:6  %input_regs_31_1 = phi half [ %input_regs_32_4, %40 ], [ %input_regs_32_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_31_1"/></StgValue>
</operation>

<operation id="1231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1418" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:7  %input_regs_30_1 = phi half [ %input_regs_31_4, %40 ], [ %input_regs_31_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_30_1"/></StgValue>
</operation>

<operation id="1232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1419" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:8  %input_regs_29_1 = phi half [ %input_regs_30_4, %40 ], [ %input_regs_30_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_29_1"/></StgValue>
</operation>

<operation id="1233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1420" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:9  %input_regs_28_1 = phi half [ %input_regs_29_4, %40 ], [ %input_regs_29_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_28_1"/></StgValue>
</operation>

<operation id="1234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1421" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:10  %input_regs_27_1 = phi half [ %input_regs_28_4, %40 ], [ %input_regs_28_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_27_1"/></StgValue>
</operation>

<operation id="1235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1422" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:11  %input_regs_26_1 = phi half [ %input_regs_27_4, %40 ], [ %input_regs_27_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_26_1"/></StgValue>
</operation>

<operation id="1236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1423" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:12  %input_regs_25_1 = phi half [ %input_regs_26_4, %40 ], [ %input_regs_26_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_25_1"/></StgValue>
</operation>

<operation id="1237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1424" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:13  %input_regs_24_1 = phi half [ %input_regs_25_4, %40 ], [ %input_regs_25_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_24_1"/></StgValue>
</operation>

<operation id="1238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1425" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:14  %input_regs_23_1 = phi half [ %input_regs_24_4, %40 ], [ %input_regs_24_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_23_1"/></StgValue>
</operation>

<operation id="1239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1426" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:15  %input_regs_22_1 = phi half [ %input_regs_23_4, %40 ], [ %input_regs_23_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_22_1"/></StgValue>
</operation>

<operation id="1240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1427" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:16  %input_regs_21_1 = phi half [ %input_regs_22_4, %40 ], [ %input_regs_22_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_21_1"/></StgValue>
</operation>

<operation id="1241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1428" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:17  %input_regs_20_1 = phi half [ %input_regs_21_4, %40 ], [ %input_regs_21_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_20_1"/></StgValue>
</operation>

<operation id="1242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1429" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:18  %input_regs_19_1 = phi half [ %input_regs_20_4, %40 ], [ %input_regs_20_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_19_1"/></StgValue>
</operation>

<operation id="1243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1430" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:19  %input_regs_18_1 = phi half [ %input_regs_19_4, %40 ], [ %input_regs_19_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_18_1"/></StgValue>
</operation>

<operation id="1244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1431" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:20  %input_regs_17_1 = phi half [ %input_regs_18_4, %40 ], [ %input_regs_18_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_17_1"/></StgValue>
</operation>

<operation id="1245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1432" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:21  %input_regs_16_1 = phi half [ %input_regs_17_4, %40 ], [ %input_regs_17_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_16_1"/></StgValue>
</operation>

<operation id="1246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1433" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:22  %input_regs_15_1 = phi half [ %input_regs_16_4, %40 ], [ %input_regs_16_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_15_1"/></StgValue>
</operation>

<operation id="1247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1434" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:23  %input_regs_14_1 = phi half [ %input_regs_15_4, %40 ], [ %input_regs_15_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_14_1"/></StgValue>
</operation>

<operation id="1248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1435" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:24  %input_regs_13_1 = phi half [ %input_regs_14_4, %40 ], [ %input_regs_14_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_13_1"/></StgValue>
</operation>

<operation id="1249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1436" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:25  %input_regs_12_1 = phi half [ %input_regs_13_4, %40 ], [ %input_regs_13_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_12_1"/></StgValue>
</operation>

<operation id="1250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1437" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:26  %input_regs_11_1 = phi half [ %input_regs_12_4, %40 ], [ %input_regs_12_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_11_1"/></StgValue>
</operation>

<operation id="1251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1438" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:27  %input_regs_10_1 = phi half [ %input_regs_11_4, %40 ], [ %input_regs_11_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_10_1"/></StgValue>
</operation>

<operation id="1252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1439" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:28  %input_regs_9_1 = phi half [ %input_regs_10_4, %40 ], [ %input_regs_10_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_9_1"/></StgValue>
</operation>

<operation id="1253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1440" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:29  %input_regs_8_1 = phi half [ %input_regs_9_4, %40 ], [ %input_regs_9_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_8_1"/></StgValue>
</operation>

<operation id="1254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1441" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:30  %input_regs_7_1 = phi half [ %input_regs_8_4, %40 ], [ %input_regs_8_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_7_1"/></StgValue>
</operation>

<operation id="1255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1442" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:31  %input_regs_6_1 = phi half [ %input_regs_7_4, %40 ], [ %input_regs_7_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_6_1"/></StgValue>
</operation>

<operation id="1256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1443" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:32  %input_regs_5_1 = phi half [ %input_regs_6_4, %40 ], [ %input_regs_6_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_5_1"/></StgValue>
</operation>

<operation id="1257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1444" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:33  %input_regs_4_1 = phi half [ %input_regs_5_4, %40 ], [ %input_regs_5_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_4_1"/></StgValue>
</operation>

<operation id="1258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1445" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:34  %input_regs_3_1 = phi half [ %input_regs_4_4, %40 ], [ %input_regs_4_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_3_1"/></StgValue>
</operation>

<operation id="1259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1446" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:35  %input_regs_2_1 = phi half [ %input_regs_3_4, %40 ], [ %input_regs_3_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_2_1"/></StgValue>
</operation>

<operation id="1260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1447" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:36  %input_regs_1_1 = phi half [ %input_regs_2_4, %40 ], [ %input_regs_2_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_1_1"/></StgValue>
</operation>

<operation id="1261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1448" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
:37  %input_regs_1_5 = phi half [ %input_regs_1_4, %40 ], [ %input_regs_1_1, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="input_regs_1_5"/></StgValue>
</operation>

<operation id="1262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1449" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:38  %shift_cnt_c1 = phi i2 [ 0, %40 ], [ %shift_cnt_c_2, %"input_regs_shift<16, 3>.exit59" ]

]]></Node>
<StgValue><ssdm name="shift_cnt_c1"/></StgValue>
</operation>

<operation id="1263" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1450" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:39  %exitcond3 = icmp eq i2 %shift_cnt_c1, -2

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="1264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1451" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:40  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1265" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1452" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:41  %shift_cnt_c_2 = add i2 %shift_cnt_c1, 1

]]></Node>
<StgValue><ssdm name="shift_cnt_c_2"/></StgValue>
</operation>

<operation id="1266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1453" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:42  br i1 %exitcond3, label %.preheader56.preheader, label %"input_regs_shift<16, 3>.exit59"

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1455" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit59:0  %tmp_401 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str280)

]]></Node>
<StgValue><ssdm name="tmp_401"/></StgValue>
</operation>

<operation id="1268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1456" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit59:1  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1269" st_id="11" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1457" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit59:2  %input_buffer_V_read_5 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read_5"/></StgValue>
</operation>

<operation id="1270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1458" bw="16" op_0_bw="17">
<![CDATA[
input_regs_shift<16, 3>.exit59:3  %tmp_1049 = extractvalue { i1, half } %input_buffer_V_read_5, 1

]]></Node>
<StgValue><ssdm name="tmp_1049"/></StgValue>
</operation>

<operation id="1271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
input_regs_shift<16, 3>.exit59:4  %empty_325 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str280, i32 %tmp_401)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="1272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1460" bw="0" op_0_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit59:5  br label %41

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1462" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader56.preheader:0  %tmp_400 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %tr, i4 0)

]]></Node>
<StgValue><ssdm name="tmp_400"/></StgValue>
</operation>

<operation id="1274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1463" bw="10" op_0_bw="9">
<![CDATA[
.preheader56.preheader:1  %tmp_588_cast = zext i9 %tmp_400 to i10

]]></Node>
<StgValue><ssdm name="tmp_588_cast"/></StgValue>
</operation>

<operation id="1275" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1464" bw="0" op_0_bw="0">
<![CDATA[
.preheader56.preheader:2  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1276" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1466" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:0  %input_regs_37_2 = phi half [ %input_regs_37_1, %.preheader56.preheader ], [ %tmp_1050, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_37_2"/></StgValue>
</operation>

<operation id="1277" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1467" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:1  %input_regs_36_2 = phi half [ %input_regs_36_1, %.preheader56.preheader ], [ %input_regs_37_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_36_2"/></StgValue>
</operation>

<operation id="1278" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1468" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:2  %input_regs_35_2 = phi half [ %input_regs_35_1, %.preheader56.preheader ], [ %input_regs_36_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_35_2"/></StgValue>
</operation>

<operation id="1279" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1469" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:3  %input_regs_34_2 = phi half [ %input_regs_34_1, %.preheader56.preheader ], [ %input_regs_35_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_34_2"/></StgValue>
</operation>

<operation id="1280" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1470" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:4  %input_regs_33_2 = phi half [ %input_regs_33_1, %.preheader56.preheader ], [ %input_regs_34_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_33_2"/></StgValue>
</operation>

<operation id="1281" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1471" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:5  %input_regs_32_2 = phi half [ %input_regs_32_1, %.preheader56.preheader ], [ %input_regs_33_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_32_2"/></StgValue>
</operation>

<operation id="1282" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1472" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:6  %input_regs_31_2 = phi half [ %input_regs_31_1, %.preheader56.preheader ], [ %input_regs_32_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_31_2"/></StgValue>
</operation>

<operation id="1283" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1473" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:7  %input_regs_30_2 = phi half [ %input_regs_30_1, %.preheader56.preheader ], [ %input_regs_31_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_30_2"/></StgValue>
</operation>

<operation id="1284" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1474" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:8  %input_regs_29_2 = phi half [ %input_regs_29_1, %.preheader56.preheader ], [ %input_regs_30_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_29_2"/></StgValue>
</operation>

<operation id="1285" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1475" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:9  %input_regs_28_2 = phi half [ %input_regs_28_1, %.preheader56.preheader ], [ %input_regs_29_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_28_2"/></StgValue>
</operation>

<operation id="1286" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1476" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:10  %input_regs_27_2 = phi half [ %input_regs_27_1, %.preheader56.preheader ], [ %input_regs_28_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_27_2"/></StgValue>
</operation>

<operation id="1287" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1477" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:11  %input_regs_26_2 = phi half [ %input_regs_26_1, %.preheader56.preheader ], [ %input_regs_27_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_26_2"/></StgValue>
</operation>

<operation id="1288" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1478" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:12  %input_regs_25_2 = phi half [ %input_regs_25_1, %.preheader56.preheader ], [ %input_regs_26_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_25_2"/></StgValue>
</operation>

<operation id="1289" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1479" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:13  %input_regs_24_2 = phi half [ %input_regs_24_1, %.preheader56.preheader ], [ %input_regs_25_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_24_2"/></StgValue>
</operation>

<operation id="1290" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1480" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:14  %input_regs_23_2 = phi half [ %input_regs_23_1, %.preheader56.preheader ], [ %input_regs_24_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_23_2"/></StgValue>
</operation>

<operation id="1291" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1481" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:15  %input_regs_22_2 = phi half [ %input_regs_22_1, %.preheader56.preheader ], [ %input_regs_23_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_22_2"/></StgValue>
</operation>

<operation id="1292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1482" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:16  %input_regs_21_2 = phi half [ %input_regs_21_1, %.preheader56.preheader ], [ %input_regs_22_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_21_2"/></StgValue>
</operation>

<operation id="1293" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1483" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:17  %input_regs_20_2 = phi half [ %input_regs_20_1, %.preheader56.preheader ], [ %input_regs_21_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_20_2"/></StgValue>
</operation>

<operation id="1294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1484" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:18  %input_regs_19_2 = phi half [ %input_regs_19_1, %.preheader56.preheader ], [ %input_regs_20_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_19_2"/></StgValue>
</operation>

<operation id="1295" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1485" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:19  %input_regs_18_2 = phi half [ %input_regs_18_1, %.preheader56.preheader ], [ %input_regs_19_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_18_2"/></StgValue>
</operation>

<operation id="1296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1486" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:20  %input_regs_17_2 = phi half [ %input_regs_17_1, %.preheader56.preheader ], [ %input_regs_18_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_17_2"/></StgValue>
</operation>

<operation id="1297" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1487" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:21  %input_regs_16_2 = phi half [ %input_regs_16_1, %.preheader56.preheader ], [ %input_regs_17_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_16_2"/></StgValue>
</operation>

<operation id="1298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1488" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:22  %input_regs_15_2 = phi half [ %input_regs_15_1, %.preheader56.preheader ], [ %input_regs_16_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_15_2"/></StgValue>
</operation>

<operation id="1299" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1489" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:23  %input_regs_14_2 = phi half [ %input_regs_14_1, %.preheader56.preheader ], [ %input_regs_15_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_14_2"/></StgValue>
</operation>

<operation id="1300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1490" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:24  %input_regs_13_2 = phi half [ %input_regs_13_1, %.preheader56.preheader ], [ %input_regs_14_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_13_2"/></StgValue>
</operation>

<operation id="1301" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1491" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:25  %input_regs_12_2 = phi half [ %input_regs_12_1, %.preheader56.preheader ], [ %input_regs_13_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_12_2"/></StgValue>
</operation>

<operation id="1302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1492" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:26  %input_regs_11_2 = phi half [ %input_regs_11_1, %.preheader56.preheader ], [ %input_regs_12_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_11_2"/></StgValue>
</operation>

<operation id="1303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1493" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:27  %input_regs_10_2 = phi half [ %input_regs_10_1, %.preheader56.preheader ], [ %input_regs_11_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_10_2"/></StgValue>
</operation>

<operation id="1304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1494" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:28  %input_regs_9_2 = phi half [ %input_regs_9_1, %.preheader56.preheader ], [ %input_regs_10_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_9_2"/></StgValue>
</operation>

<operation id="1305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1495" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:29  %input_regs_8_2 = phi half [ %input_regs_8_1, %.preheader56.preheader ], [ %input_regs_9_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_8_2"/></StgValue>
</operation>

<operation id="1306" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1496" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:30  %input_regs_7_2 = phi half [ %input_regs_7_1, %.preheader56.preheader ], [ %input_regs_8_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_7_2"/></StgValue>
</operation>

<operation id="1307" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1497" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:31  %input_regs_6_2 = phi half [ %input_regs_6_1, %.preheader56.preheader ], [ %input_regs_7_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_6_2"/></StgValue>
</operation>

<operation id="1308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1498" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:32  %input_regs_5_2 = phi half [ %input_regs_5_1, %.preheader56.preheader ], [ %input_regs_6_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_5_2"/></StgValue>
</operation>

<operation id="1309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1499" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:33  %input_regs_4_2 = phi half [ %input_regs_4_1, %.preheader56.preheader ], [ %input_regs_5_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_4_2"/></StgValue>
</operation>

<operation id="1310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1500" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:34  %input_regs_3_2 = phi half [ %input_regs_3_1, %.preheader56.preheader ], [ %input_regs_4_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_3_2"/></StgValue>
</operation>

<operation id="1311" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1501" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:35  %input_regs_2_2 = phi half [ %input_regs_2_1, %.preheader56.preheader ], [ %input_regs_3_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_2_2"/></StgValue>
</operation>

<operation id="1312" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1502" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:36  %input_regs_1_2 = phi half [ %input_regs_1_1, %.preheader56.preheader ], [ %input_regs_2_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_1_2"/></StgValue>
</operation>

<operation id="1313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1503" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader56:37  %input_regs_1_6 = phi half [ %input_regs_1_5, %.preheader56.preheader ], [ %input_regs_1_2, %.loopexit ]

]]></Node>
<StgValue><ssdm name="input_regs_1_6"/></StgValue>
</operation>

<operation id="1314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1504" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader56:38  %tc = phi i5 [ 0, %.preheader56.preheader ], [ %tc_4, %.loopexit ]

]]></Node>
<StgValue><ssdm name="tc"/></StgValue>
</operation>

<operation id="1315" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1505" bw="32" op_0_bw="5">
<![CDATA[
.preheader56:39  %tc_cast = zext i5 %tc to i32

]]></Node>
<StgValue><ssdm name="tc_cast"/></StgValue>
</operation>

<operation id="1316" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1506" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader56:40  %tmp_402 = icmp slt i32 %tc_cast, %cLoops

]]></Node>
<StgValue><ssdm name="tmp_402"/></StgValue>
</operation>

<operation id="1317" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1507" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader56:41  %tc_4 = add i5 %tc, 1

]]></Node>
<StgValue><ssdm name="tc_4"/></StgValue>
</operation>

<operation id="1318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1508" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader56:42  br i1 %tmp_402, label %"input_regs_shift<16, 3>.exit54", label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1319" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1510" bw="1" op_0_bw="5">
<![CDATA[
input_regs_shift<16, 3>.exit54:0  %tmp_1018 = trunc i5 %tc to i1

]]></Node>
<StgValue><ssdm name="tmp_1018"/></StgValue>
</operation>

<operation id="1320" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1512" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit54:2  %tmp_403 = call i32 (...)* @_ssdm_op_SpecRegionBegin([6 x i8]* @p_str85)

]]></Node>
<StgValue><ssdm name="tmp_403"/></StgValue>
</operation>

<operation id="1321" st_id="13" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1515" bw="17" op_0_bw="17" op_1_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:5  %input_buffer_V_read_6 = call { i1, half } @_ssdm_op_NbRead.ap_fifo.volatile.halfP(half* %input_buffer_V)

]]></Node>
<StgValue><ssdm name="input_buffer_V_read_6"/></StgValue>
</operation>

<operation id="1322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1516" bw="16" op_0_bw="17">
<![CDATA[
input_regs_shift<16, 3>.exit54:6  %tmp_1050 = extractvalue { i1, half } %input_buffer_V_read_6, 1

]]></Node>
<StgValue><ssdm name="tmp_1050"/></StgValue>
</operation>

<operation id="1323" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1517" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
input_regs_shift<16, 3>.exit54:7  %tmp_404 = and i1 %tmp_1015, %tmp_1018

]]></Node>
<StgValue><ssdm name="tmp_404"/></StgValue>
</operation>

<operation id="1324" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1527" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit54:17  br i1 %tmp_386, label %42, label %._crit_edge8.0.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1325" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1529" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_840_load = load half* %tmp_840

]]></Node>
<StgValue><ssdm name="tmp_840_load"/></StgValue>
</operation>

<operation id="1326" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1530" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_0 = select i1 %tmp_404, half %tmp_840_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_0"/></StgValue>
</operation>

<operation id="1327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1531" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_0, half* %weight_temp_0_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1532" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1534" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.0:0  br i1 %icmp20, label %43, label %._crit_edge8.0.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1536" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_849_load = load half* %tmp_849

]]></Node>
<StgValue><ssdm name="tmp_849_load"/></StgValue>
</operation>

<operation id="1331" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1537" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_0 = select i1 %tmp_404, half %tmp_849_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_0"/></StgValue>
</operation>

<operation id="1332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1538" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_0, half* %weight_temp_1_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1539" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1541" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.1:0  br i1 %tmp_802_2, label %44, label %._crit_edge8.0.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1543" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_858_load = load half* %tmp_858

]]></Node>
<StgValue><ssdm name="tmp_858_load"/></StgValue>
</operation>

<operation id="1336" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1544" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_0 = select i1 %tmp_404, half %tmp_858_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_0"/></StgValue>
</operation>

<operation id="1337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1545" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_0, half* %weight_temp_2_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1546" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1548" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.2:0  br i1 %icmp21, label %45, label %._crit_edge8.0.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1340" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1550" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_867_load = load half* %tmp_867

]]></Node>
<StgValue><ssdm name="tmp_867_load"/></StgValue>
</operation>

<operation id="1341" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1551" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_0 = select i1 %tmp_404, half %tmp_867_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_0"/></StgValue>
</operation>

<operation id="1342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1552" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_0, half* %weight_temp_3_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1553" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1555" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.3:0  br i1 %tmp_802_4, label %46, label %._crit_edge8.0.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1557" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_876_load = load half* %tmp_876

]]></Node>
<StgValue><ssdm name="tmp_876_load"/></StgValue>
</operation>

<operation id="1346" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1558" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_0 = select i1 %tmp_404, half %tmp_876_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_0"/></StgValue>
</operation>

<operation id="1347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1559" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_0, half* %weight_temp_4_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1560" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1349" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1562" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.4:0  br i1 %tmp_802_5, label %47, label %._crit_edge8.0.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1350" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1564" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_885_load = load half* %tmp_885

]]></Node>
<StgValue><ssdm name="tmp_885_load"/></StgValue>
</operation>

<operation id="1351" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1565" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_0 = select i1 %tmp_404, half %tmp_885_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_0"/></StgValue>
</operation>

<operation id="1352" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1566" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_0, half* %weight_temp_5_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1353" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1567" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1354" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1569" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.5:0  br i1 %tmp_802_6, label %48, label %._crit_edge8.0.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1355" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1571" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_894_load = load half* %tmp_894

]]></Node>
<StgValue><ssdm name="tmp_894_load"/></StgValue>
</operation>

<operation id="1356" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1572" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_0 = select i1 %tmp_404, half %tmp_894_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_0"/></StgValue>
</operation>

<operation id="1357" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1573" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_0, half* %weight_temp_6_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1358" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1574" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1359" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1576" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.6:0  br i1 %icmp22, label %49, label %._crit_edge8.0.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1360" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1578" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_903_load = load half* %tmp_903

]]></Node>
<StgValue><ssdm name="tmp_903_load"/></StgValue>
</operation>

<operation id="1361" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1579" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_0 = select i1 %tmp_404, half %tmp_903_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_0"/></StgValue>
</operation>

<operation id="1362" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1580" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_0, half* %weight_temp_7_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1363" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1581" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1364" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1583" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.7:0  br i1 %tmp_802_8, label %50, label %._crit_edge8.0.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1365" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1585" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_912_load = load half* %tmp_912

]]></Node>
<StgValue><ssdm name="tmp_912_load"/></StgValue>
</operation>

<operation id="1366" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1586" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_0 = select i1 %tmp_404, half %tmp_912_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_0"/></StgValue>
</operation>

<operation id="1367" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1587" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_0, half* %weight_temp_8_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1368" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1588" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1369" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1590" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.8:0  br i1 %tmp_802_9, label %51, label %._crit_edge8.0.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1370" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1592" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_921_load = load half* %tmp_921

]]></Node>
<StgValue><ssdm name="tmp_921_load"/></StgValue>
</operation>

<operation id="1371" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1593" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_0 = select i1 %tmp_404, half %tmp_921_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_0"/></StgValue>
</operation>

<operation id="1372" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1594" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_0, half* %weight_temp_9_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1373" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1595" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1374" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1597" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.9:0  br i1 %tmp_802_s, label %52, label %._crit_edge8.0.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1375" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1599" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_930_load = load half* %tmp_930

]]></Node>
<StgValue><ssdm name="tmp_930_load"/></StgValue>
</operation>

<operation id="1376" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1600" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_0 = select i1 %tmp_404, half %tmp_930_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_0"/></StgValue>
</operation>

<operation id="1377" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1601" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_0, half* %weight_temp_10_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1378" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1602" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1379" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1604" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.10:0  br i1 %tmp_802_1, label %53, label %._crit_edge8.0.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1380" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1606" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_939_load = load half* %tmp_939

]]></Node>
<StgValue><ssdm name="tmp_939_load"/></StgValue>
</operation>

<operation id="1381" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1607" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_0 = select i1 %tmp_404, half %tmp_939_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_0"/></StgValue>
</operation>

<operation id="1382" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1608" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_0, half* %weight_temp_11_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1383" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1609" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1384" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1611" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.11:0  br i1 %tmp_802_3, label %54, label %._crit_edge8.0.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1385" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1613" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_948_load = load half* %tmp_948

]]></Node>
<StgValue><ssdm name="tmp_948_load"/></StgValue>
</operation>

<operation id="1386" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1614" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_0 = select i1 %tmp_404, half %tmp_948_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_0"/></StgValue>
</operation>

<operation id="1387" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1615" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_0, half* %weight_temp_12_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1388" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1616" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1389" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.12:0  br i1 %tmp_802_7, label %55, label %._crit_edge8.0.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1620" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_957_load = load half* %tmp_957

]]></Node>
<StgValue><ssdm name="tmp_957_load"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1621" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_0 = select i1 %tmp_404, half %tmp_957_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_0"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1622" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_0, half* %weight_temp_13_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1623" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1625" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.13:0  br i1 %tmp_802_10, label %56, label %._crit_edge8.0.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1627" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_966_load = load half* %tmp_966

]]></Node>
<StgValue><ssdm name="tmp_966_load"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1628" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_0 = select i1 %tmp_404, half %tmp_966_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_0"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1629" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_0, half* %weight_temp_14_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1630" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1632" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.14:0  br i1 %icmp23, label %57, label %._crit_edge8.0.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1634" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_975_load = load half* %tmp_975

]]></Node>
<StgValue><ssdm name="tmp_975_load"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_0 = select i1 %tmp_404, half %tmp_975_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_0"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1636" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_0, half* %weight_temp_15_0_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1637" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1639" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.0.15:0  br i1 %tmp_386, label %58, label %._crit_edge8.0.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1405" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1641" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_841_load = load half* %tmp_841

]]></Node>
<StgValue><ssdm name="tmp_841_load"/></StgValue>
</operation>

<operation id="1406" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1642" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_1 = select i1 %tmp_404, half %tmp_841_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_1"/></StgValue>
</operation>

<operation id="1407" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1643" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_1, half* %weight_temp_0_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1408" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1644" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1409" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1646" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.0:0  br i1 %icmp20, label %59, label %._crit_edge8.0.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1410" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1648" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_850_load = load half* %tmp_850

]]></Node>
<StgValue><ssdm name="tmp_850_load"/></StgValue>
</operation>

<operation id="1411" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1649" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_1 = select i1 %tmp_404, half %tmp_850_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_1"/></StgValue>
</operation>

<operation id="1412" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1650" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_1, half* %weight_temp_1_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1413" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1651" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1414" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1653" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.1:0  br i1 %tmp_802_2, label %60, label %._crit_edge8.0.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1415" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1655" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_859_load = load half* %tmp_859

]]></Node>
<StgValue><ssdm name="tmp_859_load"/></StgValue>
</operation>

<operation id="1416" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1656" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_1 = select i1 %tmp_404, half %tmp_859_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_1"/></StgValue>
</operation>

<operation id="1417" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1657" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_1, half* %weight_temp_2_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1418" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1658" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1419" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1660" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.2:0  br i1 %icmp21, label %61, label %._crit_edge8.0.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1420" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1662" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_868_load = load half* %tmp_868

]]></Node>
<StgValue><ssdm name="tmp_868_load"/></StgValue>
</operation>

<operation id="1421" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1663" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_1 = select i1 %tmp_404, half %tmp_868_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_1"/></StgValue>
</operation>

<operation id="1422" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1664" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_1, half* %weight_temp_3_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1423" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1665" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1424" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1667" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.3:0  br i1 %tmp_802_4, label %62, label %._crit_edge8.0.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1425" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1669" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_877_load = load half* %tmp_877

]]></Node>
<StgValue><ssdm name="tmp_877_load"/></StgValue>
</operation>

<operation id="1426" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1670" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_1 = select i1 %tmp_404, half %tmp_877_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_1"/></StgValue>
</operation>

<operation id="1427" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1671" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_1, half* %weight_temp_4_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1428" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1672" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1429" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1674" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.4:0  br i1 %tmp_802_5, label %63, label %._crit_edge8.0.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1430" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1676" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_886_load = load half* %tmp_886

]]></Node>
<StgValue><ssdm name="tmp_886_load"/></StgValue>
</operation>

<operation id="1431" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1677" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_1 = select i1 %tmp_404, half %tmp_886_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_1"/></StgValue>
</operation>

<operation id="1432" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1678" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_1, half* %weight_temp_5_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1433" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1679" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1434" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1681" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.5:0  br i1 %tmp_802_6, label %64, label %._crit_edge8.0.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1435" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1683" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_895_load = load half* %tmp_895

]]></Node>
<StgValue><ssdm name="tmp_895_load"/></StgValue>
</operation>

<operation id="1436" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1684" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_1 = select i1 %tmp_404, half %tmp_895_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_1"/></StgValue>
</operation>

<operation id="1437" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1685" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_1, half* %weight_temp_6_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1438" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1686" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1439" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1688" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.6:0  br i1 %icmp22, label %65, label %._crit_edge8.0.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1440" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1690" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_904_load = load half* %tmp_904

]]></Node>
<StgValue><ssdm name="tmp_904_load"/></StgValue>
</operation>

<operation id="1441" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1691" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_1 = select i1 %tmp_404, half %tmp_904_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_1"/></StgValue>
</operation>

<operation id="1442" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1692" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_1, half* %weight_temp_7_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1443" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1693" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1444" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1695" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.7:0  br i1 %tmp_802_8, label %66, label %._crit_edge8.0.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1445" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1697" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_913_load = load half* %tmp_913

]]></Node>
<StgValue><ssdm name="tmp_913_load"/></StgValue>
</operation>

<operation id="1446" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1698" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_1 = select i1 %tmp_404, half %tmp_913_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_1"/></StgValue>
</operation>

<operation id="1447" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1699" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_1, half* %weight_temp_8_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1448" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1700" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1449" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1702" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.8:0  br i1 %tmp_802_9, label %67, label %._crit_edge8.0.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1450" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1704" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_922_load = load half* %tmp_922

]]></Node>
<StgValue><ssdm name="tmp_922_load"/></StgValue>
</operation>

<operation id="1451" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_1 = select i1 %tmp_404, half %tmp_922_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_1"/></StgValue>
</operation>

<operation id="1452" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1706" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_1, half* %weight_temp_9_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1453" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1707" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1454" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1709" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.9:0  br i1 %tmp_802_s, label %68, label %._crit_edge8.0.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1455" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1711" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_931_load = load half* %tmp_931

]]></Node>
<StgValue><ssdm name="tmp_931_load"/></StgValue>
</operation>

<operation id="1456" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1712" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_1 = select i1 %tmp_404, half %tmp_931_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_1"/></StgValue>
</operation>

<operation id="1457" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1713" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_1, half* %weight_temp_10_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1458" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1714" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1459" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1716" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.10:0  br i1 %tmp_802_1, label %69, label %._crit_edge8.0.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1460" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1718" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_940_load = load half* %tmp_940

]]></Node>
<StgValue><ssdm name="tmp_940_load"/></StgValue>
</operation>

<operation id="1461" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1719" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_1 = select i1 %tmp_404, half %tmp_940_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_1"/></StgValue>
</operation>

<operation id="1462" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1720" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_1, half* %weight_temp_11_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1463" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1721" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1464" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1723" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.11:0  br i1 %tmp_802_3, label %70, label %._crit_edge8.0.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1465" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1725" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_949_load = load half* %tmp_949

]]></Node>
<StgValue><ssdm name="tmp_949_load"/></StgValue>
</operation>

<operation id="1466" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1726" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_1 = select i1 %tmp_404, half %tmp_949_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_1"/></StgValue>
</operation>

<operation id="1467" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1727" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_1, half* %weight_temp_12_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1468" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1728" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1469" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.12:0  br i1 %tmp_802_7, label %71, label %._crit_edge8.0.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1470" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1732" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_958_load = load half* %tmp_958

]]></Node>
<StgValue><ssdm name="tmp_958_load"/></StgValue>
</operation>

<operation id="1471" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1733" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_1 = select i1 %tmp_404, half %tmp_958_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_1"/></StgValue>
</operation>

<operation id="1472" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1734" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_1, half* %weight_temp_13_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1473" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1735" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1474" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1737" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.13:0  br i1 %tmp_802_10, label %72, label %._crit_edge8.0.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1475" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1739" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_967_load = load half* %tmp_967

]]></Node>
<StgValue><ssdm name="tmp_967_load"/></StgValue>
</operation>

<operation id="1476" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1740" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_1 = select i1 %tmp_404, half %tmp_967_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_1"/></StgValue>
</operation>

<operation id="1477" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1741" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_1, half* %weight_temp_14_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1478" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1742" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1479" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1744" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.14:0  br i1 %icmp23, label %73, label %._crit_edge8.0.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1480" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1746" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_976_load = load half* %tmp_976

]]></Node>
<StgValue><ssdm name="tmp_976_load"/></StgValue>
</operation>

<operation id="1481" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1747" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_1 = select i1 %tmp_404, half %tmp_976_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_1"/></StgValue>
</operation>

<operation id="1482" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1748" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_1, half* %weight_temp_15_1_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1483" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1749" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1484" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1751" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.1.15:0  br i1 %tmp_386, label %74, label %._crit_edge8.0.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1485" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1753" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_842_load = load half* %tmp_842

]]></Node>
<StgValue><ssdm name="tmp_842_load"/></StgValue>
</operation>

<operation id="1486" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1754" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_2 = select i1 %tmp_404, half %tmp_842_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_2"/></StgValue>
</operation>

<operation id="1487" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1755" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_2, half* %weight_temp_0_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1488" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1756" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1489" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1758" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.0:0  br i1 %icmp20, label %75, label %._crit_edge8.0.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1490" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1760" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_851_load = load half* %tmp_851

]]></Node>
<StgValue><ssdm name="tmp_851_load"/></StgValue>
</operation>

<operation id="1491" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1761" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_2 = select i1 %tmp_404, half %tmp_851_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_2"/></StgValue>
</operation>

<operation id="1492" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1762" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_2, half* %weight_temp_1_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1493" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1763" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1494" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1765" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.1:0  br i1 %tmp_802_2, label %76, label %._crit_edge8.0.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1495" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1767" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_860_load = load half* %tmp_860

]]></Node>
<StgValue><ssdm name="tmp_860_load"/></StgValue>
</operation>

<operation id="1496" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1768" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_2 = select i1 %tmp_404, half %tmp_860_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_2"/></StgValue>
</operation>

<operation id="1497" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1769" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_2, half* %weight_temp_2_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1498" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1770" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1499" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1772" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.2:0  br i1 %icmp21, label %77, label %._crit_edge8.0.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1500" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1774" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_869_load = load half* %tmp_869

]]></Node>
<StgValue><ssdm name="tmp_869_load"/></StgValue>
</operation>

<operation id="1501" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1775" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_2 = select i1 %tmp_404, half %tmp_869_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_2"/></StgValue>
</operation>

<operation id="1502" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1776" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_2, half* %weight_temp_3_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1503" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1777" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1504" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1779" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.3:0  br i1 %tmp_802_4, label %78, label %._crit_edge8.0.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1505" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1781" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_878_load = load half* %tmp_878

]]></Node>
<StgValue><ssdm name="tmp_878_load"/></StgValue>
</operation>

<operation id="1506" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1782" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_2 = select i1 %tmp_404, half %tmp_878_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_2"/></StgValue>
</operation>

<operation id="1507" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1783" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_2, half* %weight_temp_4_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1508" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1784" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1509" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1786" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.4:0  br i1 %tmp_802_5, label %79, label %._crit_edge8.0.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1510" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1788" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_887_load = load half* %tmp_887

]]></Node>
<StgValue><ssdm name="tmp_887_load"/></StgValue>
</operation>

<operation id="1511" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1789" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_2 = select i1 %tmp_404, half %tmp_887_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_2"/></StgValue>
</operation>

<operation id="1512" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1790" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_2, half* %weight_temp_5_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1513" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1791" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1514" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1793" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.5:0  br i1 %tmp_802_6, label %80, label %._crit_edge8.0.2.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1515" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1795" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_896_load = load half* %tmp_896

]]></Node>
<StgValue><ssdm name="tmp_896_load"/></StgValue>
</operation>

<operation id="1516" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1796" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_2 = select i1 %tmp_404, half %tmp_896_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_2"/></StgValue>
</operation>

<operation id="1517" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1797" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_2, half* %weight_temp_6_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1518" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1798" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1519" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1800" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.6:0  br i1 %icmp22, label %81, label %._crit_edge8.0.2.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1520" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1802" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_905_load = load half* %tmp_905

]]></Node>
<StgValue><ssdm name="tmp_905_load"/></StgValue>
</operation>

<operation id="1521" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1803" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_2 = select i1 %tmp_404, half %tmp_905_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_2"/></StgValue>
</operation>

<operation id="1522" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1804" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_2, half* %weight_temp_7_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1523" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1805" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1524" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1807" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.7:0  br i1 %tmp_802_8, label %82, label %._crit_edge8.0.2.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1525" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1809" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_914_load = load half* %tmp_914

]]></Node>
<StgValue><ssdm name="tmp_914_load"/></StgValue>
</operation>

<operation id="1526" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1810" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_2 = select i1 %tmp_404, half %tmp_914_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_2"/></StgValue>
</operation>

<operation id="1527" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1811" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_2, half* %weight_temp_8_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1528" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1812" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1529" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1814" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.8:0  br i1 %tmp_802_9, label %83, label %._crit_edge8.0.2.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1530" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1816" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_923_load = load half* %tmp_923

]]></Node>
<StgValue><ssdm name="tmp_923_load"/></StgValue>
</operation>

<operation id="1531" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1817" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_2 = select i1 %tmp_404, half %tmp_923_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_2"/></StgValue>
</operation>

<operation id="1532" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1818" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_2, half* %weight_temp_9_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1533" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1819" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1534" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1821" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.9:0  br i1 %tmp_802_s, label %84, label %._crit_edge8.0.2.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1535" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1823" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_932_load = load half* %tmp_932

]]></Node>
<StgValue><ssdm name="tmp_932_load"/></StgValue>
</operation>

<operation id="1536" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1824" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_2 = select i1 %tmp_404, half %tmp_932_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_2"/></StgValue>
</operation>

<operation id="1537" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1825" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_2, half* %weight_temp_10_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1538" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1826" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1539" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1828" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.10:0  br i1 %tmp_802_1, label %85, label %._crit_edge8.0.2.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1540" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1830" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_941_load = load half* %tmp_941

]]></Node>
<StgValue><ssdm name="tmp_941_load"/></StgValue>
</operation>

<operation id="1541" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1831" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_2 = select i1 %tmp_404, half %tmp_941_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_2"/></StgValue>
</operation>

<operation id="1542" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1832" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_2, half* %weight_temp_11_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1543" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1833" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1544" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.11:0  br i1 %tmp_802_3, label %86, label %._crit_edge8.0.2.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1545" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1837" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_950_load = load half* %tmp_950

]]></Node>
<StgValue><ssdm name="tmp_950_load"/></StgValue>
</operation>

<operation id="1546" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1838" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_2 = select i1 %tmp_404, half %tmp_950_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_2"/></StgValue>
</operation>

<operation id="1547" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1839" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_2, half* %weight_temp_12_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1548" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1840" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1549" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1842" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.12:0  br i1 %tmp_802_7, label %87, label %._crit_edge8.0.2.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1550" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1844" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_959_load = load half* %tmp_959

]]></Node>
<StgValue><ssdm name="tmp_959_load"/></StgValue>
</operation>

<operation id="1551" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1845" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_2 = select i1 %tmp_404, half %tmp_959_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_2"/></StgValue>
</operation>

<operation id="1552" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1846" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_2, half* %weight_temp_13_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1553" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1847" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1554" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1849" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.13:0  br i1 %tmp_802_10, label %88, label %._crit_edge8.0.2.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1555" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1851" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_968_load = load half* %tmp_968

]]></Node>
<StgValue><ssdm name="tmp_968_load"/></StgValue>
</operation>

<operation id="1556" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_2 = select i1 %tmp_404, half %tmp_968_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_2"/></StgValue>
</operation>

<operation id="1557" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1853" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_2, half* %weight_temp_14_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1558" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1854" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1559" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1856" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.14:0  br i1 %icmp23, label %89, label %._crit_edge8.0.2.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1560" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1858" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_977_load = load half* %tmp_977

]]></Node>
<StgValue><ssdm name="tmp_977_load"/></StgValue>
</operation>

<operation id="1561" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1859" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_2 = select i1 %tmp_404, half %tmp_977_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_2"/></StgValue>
</operation>

<operation id="1562" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1860" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_2, half* %weight_temp_15_2_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1563" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1861" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.0.2.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1564" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1863" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.0.2.15:0  br i1 %tmp_386, label %90, label %._crit_edge8.1.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1565" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1865" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_843_load = load half* %tmp_843

]]></Node>
<StgValue><ssdm name="tmp_843_load"/></StgValue>
</operation>

<operation id="1566" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1866" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_3 = select i1 %tmp_404, half %tmp_843_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_3"/></StgValue>
</operation>

<operation id="1567" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1867" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_3, half* %weight_temp_0_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1568" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1868" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1569" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1870" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.0:0  br i1 %icmp20, label %91, label %._crit_edge8.1.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1570" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1872" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_852_load = load half* %tmp_852

]]></Node>
<StgValue><ssdm name="tmp_852_load"/></StgValue>
</operation>

<operation id="1571" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1873" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_3 = select i1 %tmp_404, half %tmp_852_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_3"/></StgValue>
</operation>

<operation id="1572" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1874" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_3, half* %weight_temp_1_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1573" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1875" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1574" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1877" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.1:0  br i1 %tmp_802_2, label %92, label %._crit_edge8.1.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1575" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1879" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_861_load = load half* %tmp_861

]]></Node>
<StgValue><ssdm name="tmp_861_load"/></StgValue>
</operation>

<operation id="1576" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1880" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_3 = select i1 %tmp_404, half %tmp_861_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_3"/></StgValue>
</operation>

<operation id="1577" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1881" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_3, half* %weight_temp_2_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1578" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1882" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1579" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1884" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.2:0  br i1 %icmp21, label %93, label %._crit_edge8.1.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1580" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1886" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_870_load = load half* %tmp_870

]]></Node>
<StgValue><ssdm name="tmp_870_load"/></StgValue>
</operation>

<operation id="1581" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1887" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_3 = select i1 %tmp_404, half %tmp_870_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_3"/></StgValue>
</operation>

<operation id="1582" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1888" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_3, half* %weight_temp_3_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1583" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1889" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1584" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1891" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.3:0  br i1 %tmp_802_4, label %94, label %._crit_edge8.1.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1585" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1893" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_879_load = load half* %tmp_879

]]></Node>
<StgValue><ssdm name="tmp_879_load"/></StgValue>
</operation>

<operation id="1586" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1894" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_3 = select i1 %tmp_404, half %tmp_879_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_3"/></StgValue>
</operation>

<operation id="1587" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1895" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_3, half* %weight_temp_4_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1588" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1896" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1589" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1898" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.4:0  br i1 %tmp_802_5, label %95, label %._crit_edge8.1.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1590" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1900" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_888_load = load half* %tmp_888

]]></Node>
<StgValue><ssdm name="tmp_888_load"/></StgValue>
</operation>

<operation id="1591" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1901" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_3 = select i1 %tmp_404, half %tmp_888_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_3"/></StgValue>
</operation>

<operation id="1592" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1902" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_3, half* %weight_temp_5_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1593" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1903" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1594" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1905" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.5:0  br i1 %tmp_802_6, label %96, label %._crit_edge8.1.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1595" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1907" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_897_load = load half* %tmp_897

]]></Node>
<StgValue><ssdm name="tmp_897_load"/></StgValue>
</operation>

<operation id="1596" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1908" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_3 = select i1 %tmp_404, half %tmp_897_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_3"/></StgValue>
</operation>

<operation id="1597" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1909" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_3, half* %weight_temp_6_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1598" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1910" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1599" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1912" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.6:0  br i1 %icmp22, label %97, label %._crit_edge8.1.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1600" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1914" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_906_load = load half* %tmp_906

]]></Node>
<StgValue><ssdm name="tmp_906_load"/></StgValue>
</operation>

<operation id="1601" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1915" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_3 = select i1 %tmp_404, half %tmp_906_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_3"/></StgValue>
</operation>

<operation id="1602" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1916" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_3, half* %weight_temp_7_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1603" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1917" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1604" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1919" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.7:0  br i1 %tmp_802_8, label %98, label %._crit_edge8.1.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1605" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1921" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_915_load = load half* %tmp_915

]]></Node>
<StgValue><ssdm name="tmp_915_load"/></StgValue>
</operation>

<operation id="1606" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1922" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_3 = select i1 %tmp_404, half %tmp_915_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_3"/></StgValue>
</operation>

<operation id="1607" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1923" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_3, half* %weight_temp_8_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1608" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1924" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1609" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1926" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.8:0  br i1 %tmp_802_9, label %99, label %._crit_edge8.1.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1610" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1928" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_924_load = load half* %tmp_924

]]></Node>
<StgValue><ssdm name="tmp_924_load"/></StgValue>
</operation>

<operation id="1611" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1929" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_3 = select i1 %tmp_404, half %tmp_924_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_3"/></StgValue>
</operation>

<operation id="1612" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1930" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_3, half* %weight_temp_9_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1613" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1931" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1614" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1933" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.9:0  br i1 %tmp_802_s, label %100, label %._crit_edge8.1.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1615" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1935" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_933_load = load half* %tmp_933

]]></Node>
<StgValue><ssdm name="tmp_933_load"/></StgValue>
</operation>

<operation id="1616" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1936" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_3 = select i1 %tmp_404, half %tmp_933_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_3"/></StgValue>
</operation>

<operation id="1617" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1937" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_3, half* %weight_temp_10_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1618" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1938" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1619" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1940" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.10:0  br i1 %tmp_802_1, label %101, label %._crit_edge8.1.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1620" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1942" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_942_load = load half* %tmp_942

]]></Node>
<StgValue><ssdm name="tmp_942_load"/></StgValue>
</operation>

<operation id="1621" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1943" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_3 = select i1 %tmp_404, half %tmp_942_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_3"/></StgValue>
</operation>

<operation id="1622" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1944" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_3, half* %weight_temp_11_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1623" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1945" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1624" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.11:0  br i1 %tmp_802_3, label %102, label %._crit_edge8.1.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1625" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1949" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_951_load = load half* %tmp_951

]]></Node>
<StgValue><ssdm name="tmp_951_load"/></StgValue>
</operation>

<operation id="1626" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1950" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_3 = select i1 %tmp_404, half %tmp_951_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_3"/></StgValue>
</operation>

<operation id="1627" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1951" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_3, half* %weight_temp_12_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1628" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1952" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1629" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1954" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.12:0  br i1 %tmp_802_7, label %103, label %._crit_edge8.1.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1630" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1956" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_960_load = load half* %tmp_960

]]></Node>
<StgValue><ssdm name="tmp_960_load"/></StgValue>
</operation>

<operation id="1631" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1957" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_3 = select i1 %tmp_404, half %tmp_960_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_3"/></StgValue>
</operation>

<operation id="1632" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1958" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_3, half* %weight_temp_13_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1633" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1959" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1634" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1961" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.13:0  br i1 %tmp_802_10, label %104, label %._crit_edge8.1.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1635" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1963" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_969_load = load half* %tmp_969

]]></Node>
<StgValue><ssdm name="tmp_969_load"/></StgValue>
</operation>

<operation id="1636" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1964" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_3 = select i1 %tmp_404, half %tmp_969_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_3"/></StgValue>
</operation>

<operation id="1637" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1965" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_3, half* %weight_temp_14_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1638" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1966" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1639" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1968" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.14:0  br i1 %icmp23, label %105, label %._crit_edge8.1.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1640" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1970" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_978_load = load half* %tmp_978

]]></Node>
<StgValue><ssdm name="tmp_978_load"/></StgValue>
</operation>

<operation id="1641" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1971" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_3 = select i1 %tmp_404, half %tmp_978_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_3"/></StgValue>
</operation>

<operation id="1642" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1972" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_3, half* %weight_temp_15_3_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1643" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1973" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1644" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1975" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.0.15:0  br i1 %tmp_386, label %106, label %._crit_edge8.1.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1645" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1977" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_844_load = load half* %tmp_844

]]></Node>
<StgValue><ssdm name="tmp_844_load"/></StgValue>
</operation>

<operation id="1646" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1978" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_4 = select i1 %tmp_404, half %tmp_844_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_4"/></StgValue>
</operation>

<operation id="1647" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1979" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_4, half* %weight_temp_0_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1648" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1980" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1649" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1982" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.0:0  br i1 %icmp20, label %107, label %._crit_edge8.1.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1650" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1984" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_853_load = load half* %tmp_853

]]></Node>
<StgValue><ssdm name="tmp_853_load"/></StgValue>
</operation>

<operation id="1651" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1985" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_4 = select i1 %tmp_404, half %tmp_853_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_4"/></StgValue>
</operation>

<operation id="1652" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1986" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_4, half* %weight_temp_1_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1653" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1987" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1654" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1989" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.1:0  br i1 %tmp_802_2, label %108, label %._crit_edge8.1.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1655" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1991" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_862_load = load half* %tmp_862

]]></Node>
<StgValue><ssdm name="tmp_862_load"/></StgValue>
</operation>

<operation id="1656" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1992" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_4 = select i1 %tmp_404, half %tmp_862_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_4"/></StgValue>
</operation>

<operation id="1657" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1993" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_4, half* %weight_temp_2_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1658" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1994" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1659" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1996" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.2:0  br i1 %icmp21, label %109, label %._crit_edge8.1.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1660" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1998" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_871_load = load half* %tmp_871

]]></Node>
<StgValue><ssdm name="tmp_871_load"/></StgValue>
</operation>

<operation id="1661" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1999" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_4 = select i1 %tmp_404, half %tmp_871_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_4"/></StgValue>
</operation>

<operation id="1662" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2000" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_4, half* %weight_temp_3_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1663" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2001" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1664" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2003" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.3:0  br i1 %tmp_802_4, label %110, label %._crit_edge8.1.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1665" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2005" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_880_load = load half* %tmp_880

]]></Node>
<StgValue><ssdm name="tmp_880_load"/></StgValue>
</operation>

<operation id="1666" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2006" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_4 = select i1 %tmp_404, half %tmp_880_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_4"/></StgValue>
</operation>

<operation id="1667" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2007" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_4, half* %weight_temp_4_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1668" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2008" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1669" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2010" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.4:0  br i1 %tmp_802_5, label %111, label %._crit_edge8.1.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1670" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2012" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_889_load = load half* %tmp_889

]]></Node>
<StgValue><ssdm name="tmp_889_load"/></StgValue>
</operation>

<operation id="1671" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2013" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_4 = select i1 %tmp_404, half %tmp_889_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_4"/></StgValue>
</operation>

<operation id="1672" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2014" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_4, half* %weight_temp_5_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1673" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2015" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1674" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2017" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.5:0  br i1 %tmp_802_6, label %112, label %._crit_edge8.1.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1675" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2019" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_898_load = load half* %tmp_898

]]></Node>
<StgValue><ssdm name="tmp_898_load"/></StgValue>
</operation>

<operation id="1676" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2020" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_4 = select i1 %tmp_404, half %tmp_898_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_4"/></StgValue>
</operation>

<operation id="1677" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2021" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_4, half* %weight_temp_6_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1678" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2022" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1679" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2024" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.6:0  br i1 %icmp22, label %113, label %._crit_edge8.1.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1680" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2026" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_907_load = load half* %tmp_907

]]></Node>
<StgValue><ssdm name="tmp_907_load"/></StgValue>
</operation>

<operation id="1681" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2027" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_4 = select i1 %tmp_404, half %tmp_907_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_4"/></StgValue>
</operation>

<operation id="1682" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2028" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_4, half* %weight_temp_7_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1683" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2029" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1684" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2031" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.7:0  br i1 %tmp_802_8, label %114, label %._crit_edge8.1.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1685" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2033" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_916_load = load half* %tmp_916

]]></Node>
<StgValue><ssdm name="tmp_916_load"/></StgValue>
</operation>

<operation id="1686" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2034" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_4 = select i1 %tmp_404, half %tmp_916_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_4"/></StgValue>
</operation>

<operation id="1687" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2035" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_4, half* %weight_temp_8_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1688" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2036" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1689" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2038" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.8:0  br i1 %tmp_802_9, label %115, label %._crit_edge8.1.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1690" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2040" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_925_load = load half* %tmp_925

]]></Node>
<StgValue><ssdm name="tmp_925_load"/></StgValue>
</operation>

<operation id="1691" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2041" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_4 = select i1 %tmp_404, half %tmp_925_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_4"/></StgValue>
</operation>

<operation id="1692" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2042" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_4, half* %weight_temp_9_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1693" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2043" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1694" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2045" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.9:0  br i1 %tmp_802_s, label %116, label %._crit_edge8.1.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1695" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2047" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_934_load = load half* %tmp_934

]]></Node>
<StgValue><ssdm name="tmp_934_load"/></StgValue>
</operation>

<operation id="1696" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2048" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_4 = select i1 %tmp_404, half %tmp_934_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_4"/></StgValue>
</operation>

<operation id="1697" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2049" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_4, half* %weight_temp_10_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1698" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2050" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1699" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2052" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.10:0  br i1 %tmp_802_1, label %117, label %._crit_edge8.1.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1700" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2054" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_943_load = load half* %tmp_943

]]></Node>
<StgValue><ssdm name="tmp_943_load"/></StgValue>
</operation>

<operation id="1701" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2055" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_4 = select i1 %tmp_404, half %tmp_943_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_4"/></StgValue>
</operation>

<operation id="1702" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2056" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_4, half* %weight_temp_11_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1703" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2057" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1704" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2059" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.11:0  br i1 %tmp_802_3, label %118, label %._crit_edge8.1.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1705" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2061" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_952_load = load half* %tmp_952

]]></Node>
<StgValue><ssdm name="tmp_952_load"/></StgValue>
</operation>

<operation id="1706" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2062" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_4 = select i1 %tmp_404, half %tmp_952_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_4"/></StgValue>
</operation>

<operation id="1707" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2063" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_4, half* %weight_temp_12_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1708" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2064" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1709" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2066" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.12:0  br i1 %tmp_802_7, label %119, label %._crit_edge8.1.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1710" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2068" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_961_load = load half* %tmp_961

]]></Node>
<StgValue><ssdm name="tmp_961_load"/></StgValue>
</operation>

<operation id="1711" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2069" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_4 = select i1 %tmp_404, half %tmp_961_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_4"/></StgValue>
</operation>

<operation id="1712" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2070" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_4, half* %weight_temp_13_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1713" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2071" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1714" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2073" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.13:0  br i1 %tmp_802_10, label %120, label %._crit_edge8.1.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1715" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2075" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_970_load = load half* %tmp_970

]]></Node>
<StgValue><ssdm name="tmp_970_load"/></StgValue>
</operation>

<operation id="1716" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2076" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_4 = select i1 %tmp_404, half %tmp_970_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_4"/></StgValue>
</operation>

<operation id="1717" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2077" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_4, half* %weight_temp_14_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1718" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2078" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1719" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2080" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.14:0  br i1 %icmp23, label %121, label %._crit_edge8.1.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1720" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2082" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_979_load = load half* %tmp_979

]]></Node>
<StgValue><ssdm name="tmp_979_load"/></StgValue>
</operation>

<operation id="1721" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2083" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_4 = select i1 %tmp_404, half %tmp_979_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_4"/></StgValue>
</operation>

<operation id="1722" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2084" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_4, half* %weight_temp_15_4_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1723" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2085" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1724" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2087" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.1.15:0  br i1 %tmp_386, label %122, label %._crit_edge8.1.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1725" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2089" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_845_load = load half* %tmp_845

]]></Node>
<StgValue><ssdm name="tmp_845_load"/></StgValue>
</operation>

<operation id="1726" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2090" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_5 = select i1 %tmp_404, half %tmp_845_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_5"/></StgValue>
</operation>

<operation id="1727" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2091" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_5, half* %weight_temp_0_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1728" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2092" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1729" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2094" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.0:0  br i1 %icmp20, label %123, label %._crit_edge8.1.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1730" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2096" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_854_load = load half* %tmp_854

]]></Node>
<StgValue><ssdm name="tmp_854_load"/></StgValue>
</operation>

<operation id="1731" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2097" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_5 = select i1 %tmp_404, half %tmp_854_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_5"/></StgValue>
</operation>

<operation id="1732" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2098" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_5, half* %weight_temp_1_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1733" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2099" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1734" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.1:0  br i1 %tmp_802_2, label %124, label %._crit_edge8.1.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1735" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2103" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_863_load = load half* %tmp_863

]]></Node>
<StgValue><ssdm name="tmp_863_load"/></StgValue>
</operation>

<operation id="1736" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2104" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_5 = select i1 %tmp_404, half %tmp_863_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_5"/></StgValue>
</operation>

<operation id="1737" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2105" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_5, half* %weight_temp_2_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1738" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2106" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1739" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.2:0  br i1 %icmp21, label %125, label %._crit_edge8.1.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1740" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2110" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_872_load = load half* %tmp_872

]]></Node>
<StgValue><ssdm name="tmp_872_load"/></StgValue>
</operation>

<operation id="1741" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2111" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_5 = select i1 %tmp_404, half %tmp_872_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_5"/></StgValue>
</operation>

<operation id="1742" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2112" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_5, half* %weight_temp_3_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1743" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2113" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1744" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.3:0  br i1 %tmp_802_4, label %126, label %._crit_edge8.1.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1745" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2117" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_881_load = load half* %tmp_881

]]></Node>
<StgValue><ssdm name="tmp_881_load"/></StgValue>
</operation>

<operation id="1746" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2118" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_5 = select i1 %tmp_404, half %tmp_881_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_5"/></StgValue>
</operation>

<operation id="1747" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2119" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_5, half* %weight_temp_4_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1748" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2120" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1749" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2122" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.4:0  br i1 %tmp_802_5, label %127, label %._crit_edge8.1.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1750" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2124" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_890_load = load half* %tmp_890

]]></Node>
<StgValue><ssdm name="tmp_890_load"/></StgValue>
</operation>

<operation id="1751" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2125" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_5 = select i1 %tmp_404, half %tmp_890_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_5"/></StgValue>
</operation>

<operation id="1752" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_5, half* %weight_temp_5_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1753" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2127" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1754" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2129" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.5:0  br i1 %tmp_802_6, label %128, label %._crit_edge8.1.2.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1755" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2131" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_899_load = load half* %tmp_899

]]></Node>
<StgValue><ssdm name="tmp_899_load"/></StgValue>
</operation>

<operation id="1756" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2132" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_5 = select i1 %tmp_404, half %tmp_899_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_5"/></StgValue>
</operation>

<operation id="1757" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_5, half* %weight_temp_6_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1758" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2134" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1759" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2136" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.6:0  br i1 %icmp22, label %129, label %._crit_edge8.1.2.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1760" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2138" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_908_load = load half* %tmp_908

]]></Node>
<StgValue><ssdm name="tmp_908_load"/></StgValue>
</operation>

<operation id="1761" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2139" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_5 = select i1 %tmp_404, half %tmp_908_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_5"/></StgValue>
</operation>

<operation id="1762" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2140" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_5, half* %weight_temp_7_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1763" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2141" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1764" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2143" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.7:0  br i1 %tmp_802_8, label %130, label %._crit_edge8.1.2.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1765" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2145" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_917_load = load half* %tmp_917

]]></Node>
<StgValue><ssdm name="tmp_917_load"/></StgValue>
</operation>

<operation id="1766" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2146" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_5 = select i1 %tmp_404, half %tmp_917_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_5"/></StgValue>
</operation>

<operation id="1767" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_5, half* %weight_temp_8_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1768" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2148" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1769" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2150" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.8:0  br i1 %tmp_802_9, label %131, label %._crit_edge8.1.2.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1770" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2152" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_926_load = load half* %tmp_926

]]></Node>
<StgValue><ssdm name="tmp_926_load"/></StgValue>
</operation>

<operation id="1771" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2153" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_5 = select i1 %tmp_404, half %tmp_926_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_5"/></StgValue>
</operation>

<operation id="1772" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2154" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_5, half* %weight_temp_9_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1773" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2155" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1774" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2157" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.9:0  br i1 %tmp_802_s, label %132, label %._crit_edge8.1.2.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1775" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2159" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_935_load = load half* %tmp_935

]]></Node>
<StgValue><ssdm name="tmp_935_load"/></StgValue>
</operation>

<operation id="1776" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2160" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_5 = select i1 %tmp_404, half %tmp_935_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_5"/></StgValue>
</operation>

<operation id="1777" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2161" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_5, half* %weight_temp_10_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1778" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2162" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1779" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2164" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.10:0  br i1 %tmp_802_1, label %133, label %._crit_edge8.1.2.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1780" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2166" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_944_load = load half* %tmp_944

]]></Node>
<StgValue><ssdm name="tmp_944_load"/></StgValue>
</operation>

<operation id="1781" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2167" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_5 = select i1 %tmp_404, half %tmp_944_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_5"/></StgValue>
</operation>

<operation id="1782" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_5, half* %weight_temp_11_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1783" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2169" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1784" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2171" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.11:0  br i1 %tmp_802_3, label %134, label %._crit_edge8.1.2.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1785" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2173" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_953_load = load half* %tmp_953

]]></Node>
<StgValue><ssdm name="tmp_953_load"/></StgValue>
</operation>

<operation id="1786" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2174" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_5 = select i1 %tmp_404, half %tmp_953_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_5"/></StgValue>
</operation>

<operation id="1787" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_5, half* %weight_temp_12_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1788" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2176" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1789" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2178" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.12:0  br i1 %tmp_802_7, label %135, label %._crit_edge8.1.2.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1790" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2180" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_962_load = load half* %tmp_962

]]></Node>
<StgValue><ssdm name="tmp_962_load"/></StgValue>
</operation>

<operation id="1791" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2181" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_5 = select i1 %tmp_404, half %tmp_962_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_5"/></StgValue>
</operation>

<operation id="1792" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2182" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_5, half* %weight_temp_13_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1793" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2183" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1794" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2185" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.13:0  br i1 %tmp_802_10, label %136, label %._crit_edge8.1.2.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1795" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2187" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_971_load = load half* %tmp_971

]]></Node>
<StgValue><ssdm name="tmp_971_load"/></StgValue>
</operation>

<operation id="1796" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2188" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_5 = select i1 %tmp_404, half %tmp_971_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_5"/></StgValue>
</operation>

<operation id="1797" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2189" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_5, half* %weight_temp_14_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1798" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2190" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1799" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2192" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.14:0  br i1 %icmp23, label %137, label %._crit_edge8.1.2.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1800" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2194" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_980_load = load half* %tmp_980

]]></Node>
<StgValue><ssdm name="tmp_980_load"/></StgValue>
</operation>

<operation id="1801" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2195" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_5 = select i1 %tmp_404, half %tmp_980_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_5"/></StgValue>
</operation>

<operation id="1802" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2196" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_5, half* %weight_temp_15_5_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1803" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2197" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.1.2.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1804" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2199" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.1.2.15:0  br i1 %tmp_386, label %138, label %._crit_edge8.2.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1805" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2201" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_846_load = load half* %tmp_846

]]></Node>
<StgValue><ssdm name="tmp_846_load"/></StgValue>
</operation>

<operation id="1806" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2202" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_6 = select i1 %tmp_404, half %tmp_846_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_6"/></StgValue>
</operation>

<operation id="1807" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2203" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_6, half* %weight_temp_0_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1808" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2204" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1809" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2206" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.0:0  br i1 %icmp20, label %139, label %._crit_edge8.2.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1810" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2208" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_855_load = load half* %tmp_855

]]></Node>
<StgValue><ssdm name="tmp_855_load"/></StgValue>
</operation>

<operation id="1811" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2209" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_6 = select i1 %tmp_404, half %tmp_855_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_6"/></StgValue>
</operation>

<operation id="1812" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2210" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_6, half* %weight_temp_1_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1813" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2211" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1814" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.1:0  br i1 %tmp_802_2, label %140, label %._crit_edge8.2.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1815" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2215" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_864_load = load half* %tmp_864

]]></Node>
<StgValue><ssdm name="tmp_864_load"/></StgValue>
</operation>

<operation id="1816" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2216" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_6 = select i1 %tmp_404, half %tmp_864_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_6"/></StgValue>
</operation>

<operation id="1817" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2217" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_6, half* %weight_temp_2_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1818" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2218" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1819" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2220" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.2:0  br i1 %icmp21, label %141, label %._crit_edge8.2.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1820" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2222" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_873_load = load half* %tmp_873

]]></Node>
<StgValue><ssdm name="tmp_873_load"/></StgValue>
</operation>

<operation id="1821" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2223" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_6 = select i1 %tmp_404, half %tmp_873_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_6"/></StgValue>
</operation>

<operation id="1822" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2224" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_6, half* %weight_temp_3_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1823" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2225" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1824" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2227" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.3:0  br i1 %tmp_802_4, label %142, label %._crit_edge8.2.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1825" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2229" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_882_load = load half* %tmp_882

]]></Node>
<StgValue><ssdm name="tmp_882_load"/></StgValue>
</operation>

<operation id="1826" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2230" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_6 = select i1 %tmp_404, half %tmp_882_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_6"/></StgValue>
</operation>

<operation id="1827" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2231" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_6, half* %weight_temp_4_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1828" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2232" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1829" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2234" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.4:0  br i1 %tmp_802_5, label %143, label %._crit_edge8.2.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1830" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2236" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_891_load = load half* %tmp_891

]]></Node>
<StgValue><ssdm name="tmp_891_load"/></StgValue>
</operation>

<operation id="1831" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2237" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_6 = select i1 %tmp_404, half %tmp_891_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_6"/></StgValue>
</operation>

<operation id="1832" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2238" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_6, half* %weight_temp_5_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1833" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2239" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1834" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2241" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.5:0  br i1 %tmp_802_6, label %144, label %._crit_edge8.2.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1835" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2243" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_900_load = load half* %tmp_900

]]></Node>
<StgValue><ssdm name="tmp_900_load"/></StgValue>
</operation>

<operation id="1836" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2244" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_6 = select i1 %tmp_404, half %tmp_900_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_6"/></StgValue>
</operation>

<operation id="1837" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2245" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_6, half* %weight_temp_6_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1838" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2246" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1839" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2248" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.6:0  br i1 %icmp22, label %145, label %._crit_edge8.2.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1840" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2250" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_909_load = load half* %tmp_909

]]></Node>
<StgValue><ssdm name="tmp_909_load"/></StgValue>
</operation>

<operation id="1841" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2251" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_6 = select i1 %tmp_404, half %tmp_909_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_6"/></StgValue>
</operation>

<operation id="1842" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2252" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_6, half* %weight_temp_7_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1843" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2253" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1844" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2255" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.7:0  br i1 %tmp_802_8, label %146, label %._crit_edge8.2.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1845" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2257" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_918_load = load half* %tmp_918

]]></Node>
<StgValue><ssdm name="tmp_918_load"/></StgValue>
</operation>

<operation id="1846" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2258" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_6 = select i1 %tmp_404, half %tmp_918_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_6"/></StgValue>
</operation>

<operation id="1847" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2259" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_6, half* %weight_temp_8_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1848" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2260" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1849" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2262" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.8:0  br i1 %tmp_802_9, label %147, label %._crit_edge8.2.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1850" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2264" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_927_load = load half* %tmp_927

]]></Node>
<StgValue><ssdm name="tmp_927_load"/></StgValue>
</operation>

<operation id="1851" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2265" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_6 = select i1 %tmp_404, half %tmp_927_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_6"/></StgValue>
</operation>

<operation id="1852" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2266" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_6, half* %weight_temp_9_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1853" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2267" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1854" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2269" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.9:0  br i1 %tmp_802_s, label %148, label %._crit_edge8.2.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1855" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2271" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_936_load = load half* %tmp_936

]]></Node>
<StgValue><ssdm name="tmp_936_load"/></StgValue>
</operation>

<operation id="1856" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2272" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_6 = select i1 %tmp_404, half %tmp_936_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_6"/></StgValue>
</operation>

<operation id="1857" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2273" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_6, half* %weight_temp_10_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1858" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2274" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1859" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2276" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.10:0  br i1 %tmp_802_1, label %149, label %._crit_edge8.2.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1860" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2278" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_945_load = load half* %tmp_945

]]></Node>
<StgValue><ssdm name="tmp_945_load"/></StgValue>
</operation>

<operation id="1861" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2279" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_6 = select i1 %tmp_404, half %tmp_945_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_6"/></StgValue>
</operation>

<operation id="1862" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2280" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_6, half* %weight_temp_11_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1863" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2281" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1864" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2283" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.11:0  br i1 %tmp_802_3, label %150, label %._crit_edge8.2.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1865" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2285" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_954_load = load half* %tmp_954

]]></Node>
<StgValue><ssdm name="tmp_954_load"/></StgValue>
</operation>

<operation id="1866" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2286" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_6 = select i1 %tmp_404, half %tmp_954_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_6"/></StgValue>
</operation>

<operation id="1867" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2287" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_6, half* %weight_temp_12_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1868" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2288" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1869" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2290" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.12:0  br i1 %tmp_802_7, label %151, label %._crit_edge8.2.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1870" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2292" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_963_load = load half* %tmp_963

]]></Node>
<StgValue><ssdm name="tmp_963_load"/></StgValue>
</operation>

<operation id="1871" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2293" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_6 = select i1 %tmp_404, half %tmp_963_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_6"/></StgValue>
</operation>

<operation id="1872" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2294" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_6, half* %weight_temp_13_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1873" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2295" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1874" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.13:0  br i1 %tmp_802_10, label %152, label %._crit_edge8.2.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1875" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2299" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_972_load = load half* %tmp_972

]]></Node>
<StgValue><ssdm name="tmp_972_load"/></StgValue>
</operation>

<operation id="1876" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2300" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_6 = select i1 %tmp_404, half %tmp_972_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_6"/></StgValue>
</operation>

<operation id="1877" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2301" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_6, half* %weight_temp_14_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1878" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2302" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1879" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2304" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.14:0  br i1 %icmp23, label %153, label %._crit_edge8.2.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1880" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2306" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_981_load = load half* %tmp_981

]]></Node>
<StgValue><ssdm name="tmp_981_load"/></StgValue>
</operation>

<operation id="1881" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2307" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_6 = select i1 %tmp_404, half %tmp_981_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_6"/></StgValue>
</operation>

<operation id="1882" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2308" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_6, half* %weight_temp_15_6_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1883" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2309" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.0.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1884" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2311" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.0.15:0  br i1 %tmp_386, label %154, label %._crit_edge8.2.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1885" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2313" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_847_load = load half* %tmp_847

]]></Node>
<StgValue><ssdm name="tmp_847_load"/></StgValue>
</operation>

<operation id="1886" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2314" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_7 = select i1 %tmp_404, half %tmp_847_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_7"/></StgValue>
</operation>

<operation id="1887" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2315" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_7, half* %weight_temp_0_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1888" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2316" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1889" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2318" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.0:0  br i1 %icmp20, label %155, label %._crit_edge8.2.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1890" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2320" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_856_load = load half* %tmp_856

]]></Node>
<StgValue><ssdm name="tmp_856_load"/></StgValue>
</operation>

<operation id="1891" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2321" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_7 = select i1 %tmp_404, half %tmp_856_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_7"/></StgValue>
</operation>

<operation id="1892" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2322" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_7, half* %weight_temp_1_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1893" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2323" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1894" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2325" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.1:0  br i1 %tmp_802_2, label %156, label %._crit_edge8.2.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1895" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2327" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_865_load = load half* %tmp_865

]]></Node>
<StgValue><ssdm name="tmp_865_load"/></StgValue>
</operation>

<operation id="1896" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2328" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_7 = select i1 %tmp_404, half %tmp_865_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_7"/></StgValue>
</operation>

<operation id="1897" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2329" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_7, half* %weight_temp_2_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1898" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2330" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1899" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2332" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.2:0  br i1 %icmp21, label %157, label %._crit_edge8.2.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1900" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2334" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_874_load = load half* %tmp_874

]]></Node>
<StgValue><ssdm name="tmp_874_load"/></StgValue>
</operation>

<operation id="1901" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2335" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_7 = select i1 %tmp_404, half %tmp_874_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_7"/></StgValue>
</operation>

<operation id="1902" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2336" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_7, half* %weight_temp_3_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1903" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2337" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1904" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2339" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.3:0  br i1 %tmp_802_4, label %158, label %._crit_edge8.2.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1905" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2341" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_883_load = load half* %tmp_883

]]></Node>
<StgValue><ssdm name="tmp_883_load"/></StgValue>
</operation>

<operation id="1906" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2342" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_7 = select i1 %tmp_404, half %tmp_883_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_7"/></StgValue>
</operation>

<operation id="1907" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2343" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_7, half* %weight_temp_4_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1908" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2344" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1909" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2346" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.4:0  br i1 %tmp_802_5, label %159, label %._crit_edge8.2.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1910" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2348" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_892_load = load half* %tmp_892

]]></Node>
<StgValue><ssdm name="tmp_892_load"/></StgValue>
</operation>

<operation id="1911" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2349" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_7 = select i1 %tmp_404, half %tmp_892_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_7"/></StgValue>
</operation>

<operation id="1912" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2350" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_7, half* %weight_temp_5_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1913" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2351" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1914" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.5:0  br i1 %tmp_802_6, label %160, label %._crit_edge8.2.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1915" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2355" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_901_load = load half* %tmp_901

]]></Node>
<StgValue><ssdm name="tmp_901_load"/></StgValue>
</operation>

<operation id="1916" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2356" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_7 = select i1 %tmp_404, half %tmp_901_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_7"/></StgValue>
</operation>

<operation id="1917" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2357" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_7, half* %weight_temp_6_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1918" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2358" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1919" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2360" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.6:0  br i1 %icmp22, label %161, label %._crit_edge8.2.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1920" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2362" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_910_load = load half* %tmp_910

]]></Node>
<StgValue><ssdm name="tmp_910_load"/></StgValue>
</operation>

<operation id="1921" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2363" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_7 = select i1 %tmp_404, half %tmp_910_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_7"/></StgValue>
</operation>

<operation id="1922" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2364" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_7, half* %weight_temp_7_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1923" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2365" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1924" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2367" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.7:0  br i1 %tmp_802_8, label %162, label %._crit_edge8.2.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1925" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2369" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_919_load = load half* %tmp_919

]]></Node>
<StgValue><ssdm name="tmp_919_load"/></StgValue>
</operation>

<operation id="1926" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2370" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_7 = select i1 %tmp_404, half %tmp_919_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_7"/></StgValue>
</operation>

<operation id="1927" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2371" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_7, half* %weight_temp_8_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1928" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2372" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1929" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2374" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.8:0  br i1 %tmp_802_9, label %163, label %._crit_edge8.2.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1930" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2376" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_928_load = load half* %tmp_928

]]></Node>
<StgValue><ssdm name="tmp_928_load"/></StgValue>
</operation>

<operation id="1931" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2377" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_7 = select i1 %tmp_404, half %tmp_928_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_7"/></StgValue>
</operation>

<operation id="1932" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2378" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_7, half* %weight_temp_9_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1933" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2379" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1934" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2381" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.9:0  br i1 %tmp_802_s, label %164, label %._crit_edge8.2.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1935" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2383" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_937_load = load half* %tmp_937

]]></Node>
<StgValue><ssdm name="tmp_937_load"/></StgValue>
</operation>

<operation id="1936" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2384" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_7 = select i1 %tmp_404, half %tmp_937_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_7"/></StgValue>
</operation>

<operation id="1937" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2385" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_7, half* %weight_temp_10_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1938" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2386" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1939" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2388" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.10:0  br i1 %tmp_802_1, label %165, label %._crit_edge8.2.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1940" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2390" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_946_load = load half* %tmp_946

]]></Node>
<StgValue><ssdm name="tmp_946_load"/></StgValue>
</operation>

<operation id="1941" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2391" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_7 = select i1 %tmp_404, half %tmp_946_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_7"/></StgValue>
</operation>

<operation id="1942" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2392" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_7, half* %weight_temp_11_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1943" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2393" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1944" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2395" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.11:0  br i1 %tmp_802_3, label %166, label %._crit_edge8.2.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1945" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2397" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_955_load = load half* %tmp_955

]]></Node>
<StgValue><ssdm name="tmp_955_load"/></StgValue>
</operation>

<operation id="1946" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2398" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_7 = select i1 %tmp_404, half %tmp_955_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_7"/></StgValue>
</operation>

<operation id="1947" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2399" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_7, half* %weight_temp_12_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1948" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2400" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1949" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2402" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.12:0  br i1 %tmp_802_7, label %167, label %._crit_edge8.2.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1950" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2404" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_964_load = load half* %tmp_964

]]></Node>
<StgValue><ssdm name="tmp_964_load"/></StgValue>
</operation>

<operation id="1951" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2405" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_7 = select i1 %tmp_404, half %tmp_964_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_7"/></StgValue>
</operation>

<operation id="1952" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2406" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_7, half* %weight_temp_13_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1953" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2407" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1954" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.13:0  br i1 %tmp_802_10, label %168, label %._crit_edge8.2.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1955" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2411" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_973_load = load half* %tmp_973

]]></Node>
<StgValue><ssdm name="tmp_973_load"/></StgValue>
</operation>

<operation id="1956" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2412" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_7 = select i1 %tmp_404, half %tmp_973_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_7"/></StgValue>
</operation>

<operation id="1957" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2413" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_7, half* %weight_temp_14_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1958" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2414" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1959" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2416" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.14:0  br i1 %icmp23, label %169, label %._crit_edge8.2.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1960" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2418" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_982_load = load half* %tmp_982

]]></Node>
<StgValue><ssdm name="tmp_982_load"/></StgValue>
</operation>

<operation id="1961" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2419" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_7 = select i1 %tmp_404, half %tmp_982_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_7"/></StgValue>
</operation>

<operation id="1962" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2420" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_7, half* %weight_temp_15_7_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1963" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2421" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.1.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1964" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2423" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.1.15:0  br i1 %tmp_386, label %170, label %._crit_edge8.2.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1965" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2425" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_848_load = load half* %tmp_848

]]></Node>
<StgValue><ssdm name="tmp_848_load"/></StgValue>
</operation>

<operation id="1966" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2426" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_0_8 = select i1 %tmp_404, half %tmp_848_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_0_8"/></StgValue>
</operation>

<operation id="1967" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2427" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_0_8, half* %weight_temp_0_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1968" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2428" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1969" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2430" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.0:0  br i1 %icmp20, label %171, label %._crit_edge8.2.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1970" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2432" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_857_load = load half* %tmp_857

]]></Node>
<StgValue><ssdm name="tmp_857_load"/></StgValue>
</operation>

<operation id="1971" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2433" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_1_8 = select i1 %tmp_404, half %tmp_857_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_1_8"/></StgValue>
</operation>

<operation id="1972" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2434" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_1_8, half* %weight_temp_1_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1973" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2435" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1974" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2437" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.1:0  br i1 %tmp_802_2, label %172, label %._crit_edge8.2.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1975" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2439" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_866_load = load half* %tmp_866

]]></Node>
<StgValue><ssdm name="tmp_866_load"/></StgValue>
</operation>

<operation id="1976" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2440" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_2_8 = select i1 %tmp_404, half %tmp_866_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_2_8"/></StgValue>
</operation>

<operation id="1977" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2441" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_2_8, half* %weight_temp_2_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1978" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2442" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1979" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2444" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.2:0  br i1 %icmp21, label %173, label %._crit_edge8.2.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1980" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2446" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_875_load = load half* %tmp_875

]]></Node>
<StgValue><ssdm name="tmp_875_load"/></StgValue>
</operation>

<operation id="1981" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2447" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_3_8 = select i1 %tmp_404, half %tmp_875_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_3_8"/></StgValue>
</operation>

<operation id="1982" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2448" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_3_8, half* %weight_temp_3_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1983" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2449" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1984" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2451" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.3:0  br i1 %tmp_802_4, label %174, label %._crit_edge8.2.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1985" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2453" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_884_load = load half* %tmp_884

]]></Node>
<StgValue><ssdm name="tmp_884_load"/></StgValue>
</operation>

<operation id="1986" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2454" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_4_8 = select i1 %tmp_404, half %tmp_884_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_4_8"/></StgValue>
</operation>

<operation id="1987" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2455" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_4_8, half* %weight_temp_4_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1988" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2456" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1989" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2458" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.4:0  br i1 %tmp_802_5, label %175, label %._crit_edge8.2.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1990" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2460" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_893_load = load half* %tmp_893

]]></Node>
<StgValue><ssdm name="tmp_893_load"/></StgValue>
</operation>

<operation id="1991" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2461" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_5_8 = select i1 %tmp_404, half %tmp_893_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_5_8"/></StgValue>
</operation>

<operation id="1992" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2462" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_5_8, half* %weight_temp_5_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1993" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2463" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1994" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2465" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.5:0  br i1 %tmp_802_6, label %176, label %._crit_edge8.2.2.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1995" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2467" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_902_load = load half* %tmp_902

]]></Node>
<StgValue><ssdm name="tmp_902_load"/></StgValue>
</operation>

<operation id="1996" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2468" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_6_8 = select i1 %tmp_404, half %tmp_902_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_6_8"/></StgValue>
</operation>

<operation id="1997" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2469" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_6_8, half* %weight_temp_6_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1998" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2470" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="1999" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2472" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.6:0  br i1 %icmp22, label %177, label %._crit_edge8.2.2.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2000" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2474" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_911_load = load half* %tmp_911

]]></Node>
<StgValue><ssdm name="tmp_911_load"/></StgValue>
</operation>

<operation id="2001" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2475" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_7_8 = select i1 %tmp_404, half %tmp_911_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_7_8"/></StgValue>
</operation>

<operation id="2002" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2476" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_7_8, half* %weight_temp_7_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2003" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2477" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2004" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2479" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.7:0  br i1 %tmp_802_8, label %178, label %._crit_edge8.2.2.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2005" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2481" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_920_load = load half* %tmp_920

]]></Node>
<StgValue><ssdm name="tmp_920_load"/></StgValue>
</operation>

<operation id="2006" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2482" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_8_8 = select i1 %tmp_404, half %tmp_920_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_8_8"/></StgValue>
</operation>

<operation id="2007" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2483" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_8_8, half* %weight_temp_8_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2008" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2484" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2009" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2486" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.8:0  br i1 %tmp_802_9, label %179, label %._crit_edge8.2.2.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2010" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2488" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_929_load = load half* %tmp_929

]]></Node>
<StgValue><ssdm name="tmp_929_load"/></StgValue>
</operation>

<operation id="2011" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2489" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_9_8 = select i1 %tmp_404, half %tmp_929_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_9_8"/></StgValue>
</operation>

<operation id="2012" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2490" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_9_8, half* %weight_temp_9_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2013" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2491" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2014" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2493" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.9:0  br i1 %tmp_802_s, label %180, label %._crit_edge8.2.2.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2015" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2495" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_938_load = load half* %tmp_938

]]></Node>
<StgValue><ssdm name="tmp_938_load"/></StgValue>
</operation>

<operation id="2016" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2496" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_10_8 = select i1 %tmp_404, half %tmp_938_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_10_8"/></StgValue>
</operation>

<operation id="2017" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2497" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_10_8, half* %weight_temp_10_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2018" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2498" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2019" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2500" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.10:0  br i1 %tmp_802_1, label %181, label %._crit_edge8.2.2.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2020" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2502" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_947_load = load half* %tmp_947

]]></Node>
<StgValue><ssdm name="tmp_947_load"/></StgValue>
</operation>

<operation id="2021" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2503" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_11_8 = select i1 %tmp_404, half %tmp_947_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_11_8"/></StgValue>
</operation>

<operation id="2022" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2504" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_11_8, half* %weight_temp_11_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2023" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2505" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2024" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2507" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.11:0  br i1 %tmp_802_3, label %182, label %._crit_edge8.2.2.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2025" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2509" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_956_load = load half* %tmp_956

]]></Node>
<StgValue><ssdm name="tmp_956_load"/></StgValue>
</operation>

<operation id="2026" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2510" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_12_8 = select i1 %tmp_404, half %tmp_956_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_12_8"/></StgValue>
</operation>

<operation id="2027" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2511" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_12_8, half* %weight_temp_12_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2028" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2512" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2029" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2514" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.12:0  br i1 %tmp_802_7, label %183, label %._crit_edge8.2.2.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2030" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2516" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_965_load = load half* %tmp_965

]]></Node>
<StgValue><ssdm name="tmp_965_load"/></StgValue>
</operation>

<operation id="2031" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2517" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_13_8 = select i1 %tmp_404, half %tmp_965_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_13_8"/></StgValue>
</operation>

<operation id="2032" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2518" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_13_8, half* %weight_temp_13_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2033" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2519" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2034" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2521" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.13:0  br i1 %tmp_802_10, label %184, label %._crit_edge8.2.2.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2035" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2523" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_974_load = load half* %tmp_974

]]></Node>
<StgValue><ssdm name="tmp_974_load"/></StgValue>
</operation>

<operation id="2036" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2524" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_14_8 = select i1 %tmp_404, half %tmp_974_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_14_8"/></StgValue>
</operation>

<operation id="2037" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2525" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_14_8, half* %weight_temp_14_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2038" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2526" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2039" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2528" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.14:0  br i1 %icmp23, label %185, label %._crit_edge8.2.2.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2040" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2530" bw="16" op_0_bw="16">
<![CDATA[
:0  %tmp_983_load = load half* %tmp_983

]]></Node>
<StgValue><ssdm name="tmp_983_load"/></StgValue>
</operation>

<operation id="2041" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2531" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %weight_temp_15_8 = select i1 %tmp_404, half %tmp_983_load, half 0x0

]]></Node>
<StgValue><ssdm name="weight_temp_15_8"/></StgValue>
</operation>

<operation id="2042" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2532" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  store half %weight_temp_15_8, half* %weight_temp_15_8_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2043" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2533" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %._crit_edge8.2.2.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2044" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2535" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge8.2.2.15:0  br i1 %tmp_404, label %.preheader54.preheader, label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2045" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2537" bw="10" op_0_bw="5">
<![CDATA[
.preheader54.preheader:0  %tmp_523_cast = zext i5 %tc to i10

]]></Node>
<StgValue><ssdm name="tmp_523_cast"/></StgValue>
</operation>

<operation id="2046" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2538" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader54.preheader:1  %tmp_407 = add i10 %tmp_588_cast, %tmp_523_cast

]]></Node>
<StgValue><ssdm name="tmp_407"/></StgValue>
</operation>

<operation id="2047" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader54.preheader:19  br i1 %tmp_386, label %_ifconv, label %._crit_edge10.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2048" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2585" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2049" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2587" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.0:0  br i1 %icmp20, label %_ifconv1, label %._crit_edge10.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2050" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2616" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2051" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2618" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.1:0  br i1 %tmp_802_2, label %_ifconv2, label %._crit_edge10.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2052" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2647" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2053" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2649" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.2:0  br i1 %icmp21, label %_ifconv3, label %._crit_edge10.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2054" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2678" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2055" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2680" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.3:0  br i1 %tmp_802_4, label %_ifconv4, label %._crit_edge10.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2056" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2709" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2057" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2711" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.4:0  br i1 %tmp_802_5, label %_ifconv5, label %._crit_edge10.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2058" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2740" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2059" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2742" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.5:0  br i1 %tmp_802_6, label %_ifconv6, label %._crit_edge10.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2060" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2771" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2061" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2773" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.6:0  br i1 %icmp22, label %_ifconv7, label %._crit_edge10.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2062" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2802" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2063" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2804" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.7:0  br i1 %tmp_802_8, label %_ifconv8, label %._crit_edge10.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2064" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2833" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2065" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2835" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.8:0  br i1 %tmp_802_9, label %_ifconv9, label %._crit_edge10.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2066" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2864" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2067" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2866" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.9:0  br i1 %tmp_802_s, label %_ifconv10, label %._crit_edge10.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2068" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2895" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2069" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2897" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.10:0  br i1 %tmp_802_1, label %_ifconv11, label %._crit_edge10.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2070" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2926" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2071" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2928" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.11:0  br i1 %tmp_802_3, label %_ifconv12, label %._crit_edge10.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2072" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2957" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2073" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2959" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.12:0  br i1 %tmp_802_7, label %_ifconv13, label %._crit_edge10.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2074" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2988" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2075" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2990" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.13:0  br i1 %tmp_802_10, label %_ifconv14, label %._crit_edge10.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2076" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3019" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2077" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3021" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge10.14:0  br i1 %icmp23, label %_ifconv15, label %._crit_edge10.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2078" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3050" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge10.15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2079" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3052" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge10.15:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2080" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3054" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
.loopexit:0  %empty_342 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str85, i32 %tmp_403)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="2081" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3055" bw="0" op_0_bw="0">
<![CDATA[
.loopexit:1  br label %.preheader56

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="2082" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1511" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit54:1  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str85) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2083" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1513" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit54:3  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 2, i32 32, i32 17, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2084" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1514" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit54:4  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2085" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1518" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:8  %input_temp_0 = select i1 %tmp_404, half %input_regs_1_6, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_0"/></StgValue>
</operation>

<operation id="2086" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1519" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:9  %input_temp_1 = select i1 %tmp_404, half %input_regs_1_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_1"/></StgValue>
</operation>

<operation id="2087" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1520" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:10  %input_temp_2 = select i1 %tmp_404, half %input_regs_2_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_2"/></StgValue>
</operation>

<operation id="2088" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1521" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:11  %input_temp_3 = select i1 %tmp_404, half %input_regs_18_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_3"/></StgValue>
</operation>

<operation id="2089" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1522" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:12  %input_temp_4 = select i1 %tmp_404, half %input_regs_19_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_4"/></StgValue>
</operation>

<operation id="2090" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1523" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:13  %input_temp_5 = select i1 %tmp_404, half %input_regs_20_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_5"/></StgValue>
</operation>

<operation id="2091" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1524" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:14  %input_temp_6 = select i1 %tmp_404, half %input_regs_36_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_6"/></StgValue>
</operation>

<operation id="2092" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1525" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:15  %input_temp_7 = select i1 %tmp_404, half %input_regs_37_2, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_7"/></StgValue>
</operation>

<operation id="2093" st_id="14" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_402" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1526" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
input_regs_shift<16, 3>.exit54:16  %input_temp_8 = select i1 %tmp_404, half %tmp_1050, half 0x0

]]></Node>
<StgValue><ssdm name="input_temp_8"/></StgValue>
</operation>

<operation id="2094" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2559" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:1  %weight_temp_0_0_1_s = load half* %weight_temp_0_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_0_1_s"/></StgValue>
</operation>

<operation id="2095" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2560" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:2  %weight_temp_0_1_1_s = load half* %weight_temp_0_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_1_1_s"/></StgValue>
</operation>

<operation id="2096" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2561" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:3  %weight_temp_0_2_1_s = load half* %weight_temp_0_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_2_1_s"/></StgValue>
</operation>

<operation id="2097" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2562" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:4  %weight_temp_0_3_1_s = load half* %weight_temp_0_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_3_1_s"/></StgValue>
</operation>

<operation id="2098" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2563" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:5  %weight_temp_0_4_1_s = load half* %weight_temp_0_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_4_1_s"/></StgValue>
</operation>

<operation id="2099" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2564" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:6  %weight_temp_0_5_1_s = load half* %weight_temp_0_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_5_1_s"/></StgValue>
</operation>

<operation id="2100" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2565" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:7  %weight_temp_0_6_1_s = load half* %weight_temp_0_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_6_1_s"/></StgValue>
</operation>

<operation id="2101" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2566" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:8  %weight_temp_0_7_1_s = load half* %weight_temp_0_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_7_1_s"/></StgValue>
</operation>

<operation id="2102" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2567" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:9  %weight_temp_0_8_1_s = load half* %weight_temp_0_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_0_8_1_s"/></StgValue>
</operation>

<operation id="2103" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2104" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2575" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:17  br i1 %icmp24, label %187, label %188

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2105" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2590" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:1  %weight_temp_1_0_1_s = load half* %weight_temp_1_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_0_1_s"/></StgValue>
</operation>

<operation id="2106" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2591" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:2  %weight_temp_1_1_1_s = load half* %weight_temp_1_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_1_1_s"/></StgValue>
</operation>

<operation id="2107" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2592" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:3  %weight_temp_1_2_1_s = load half* %weight_temp_1_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_2_1_s"/></StgValue>
</operation>

<operation id="2108" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2593" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:4  %weight_temp_1_3_1_s = load half* %weight_temp_1_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_3_1_s"/></StgValue>
</operation>

<operation id="2109" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2594" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:5  %weight_temp_1_4_1_s = load half* %weight_temp_1_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_4_1_s"/></StgValue>
</operation>

<operation id="2110" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2595" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:6  %weight_temp_1_5_1_s = load half* %weight_temp_1_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_5_1_s"/></StgValue>
</operation>

<operation id="2111" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2596" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:7  %weight_temp_1_6_1_s = load half* %weight_temp_1_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_6_1_s"/></StgValue>
</operation>

<operation id="2112" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2597" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:8  %weight_temp_1_7_1_s = load half* %weight_temp_1_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_7_1_s"/></StgValue>
</operation>

<operation id="2113" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2598" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:9  %weight_temp_1_8_1_s = load half* %weight_temp_1_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_1_8_1_s"/></StgValue>
</operation>

<operation id="2114" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2115" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2606" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv1:17  br i1 %icmp24, label %190, label %191

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2116" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2621" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:1  %weight_temp_2_0_1_s = load half* %weight_temp_2_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_0_1_s"/></StgValue>
</operation>

<operation id="2117" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2622" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:2  %weight_temp_2_1_1_s = load half* %weight_temp_2_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_1_1_s"/></StgValue>
</operation>

<operation id="2118" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2623" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:3  %weight_temp_2_2_1_s = load half* %weight_temp_2_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_2_1_s"/></StgValue>
</operation>

<operation id="2119" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2624" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:4  %weight_temp_2_3_1_s = load half* %weight_temp_2_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_3_1_s"/></StgValue>
</operation>

<operation id="2120" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2625" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:5  %weight_temp_2_4_1_s = load half* %weight_temp_2_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_4_1_s"/></StgValue>
</operation>

<operation id="2121" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2626" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:6  %weight_temp_2_5_1_s = load half* %weight_temp_2_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_5_1_s"/></StgValue>
</operation>

<operation id="2122" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2627" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:7  %weight_temp_2_6_1_s = load half* %weight_temp_2_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_6_1_s"/></StgValue>
</operation>

<operation id="2123" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2628" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:8  %weight_temp_2_7_1_s = load half* %weight_temp_2_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_7_1_s"/></StgValue>
</operation>

<operation id="2124" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2629" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:9  %weight_temp_2_8_1_s = load half* %weight_temp_2_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_2_8_1_s"/></StgValue>
</operation>

<operation id="2125" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2126" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2637" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv2:17  br i1 %icmp24, label %193, label %194

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2127" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2652" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:1  %weight_temp_3_0_1_s = load half* %weight_temp_3_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_0_1_s"/></StgValue>
</operation>

<operation id="2128" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2653" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:2  %weight_temp_3_1_1_s = load half* %weight_temp_3_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_1_1_s"/></StgValue>
</operation>

<operation id="2129" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2654" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:3  %weight_temp_3_2_1_s = load half* %weight_temp_3_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_2_1_s"/></StgValue>
</operation>

<operation id="2130" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2655" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:4  %weight_temp_3_3_1_s = load half* %weight_temp_3_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_3_1_s"/></StgValue>
</operation>

<operation id="2131" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2656" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:5  %weight_temp_3_4_1_s = load half* %weight_temp_3_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_4_1_s"/></StgValue>
</operation>

<operation id="2132" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2657" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:6  %weight_temp_3_5_1_s = load half* %weight_temp_3_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_5_1_s"/></StgValue>
</operation>

<operation id="2133" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2658" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:7  %weight_temp_3_6_1_s = load half* %weight_temp_3_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_6_1_s"/></StgValue>
</operation>

<operation id="2134" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2659" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:8  %weight_temp_3_7_1_s = load half* %weight_temp_3_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_7_1_s"/></StgValue>
</operation>

<operation id="2135" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2660" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:9  %weight_temp_3_8_1_s = load half* %weight_temp_3_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_3_8_1_s"/></StgValue>
</operation>

<operation id="2136" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2668" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv3:17  br i1 %icmp24, label %196, label %197

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2138" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2683" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:1  %weight_temp_4_0_1_s = load half* %weight_temp_4_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_0_1_s"/></StgValue>
</operation>

<operation id="2139" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2684" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:2  %weight_temp_4_1_1_s = load half* %weight_temp_4_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_1_1_s"/></StgValue>
</operation>

<operation id="2140" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2685" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:3  %weight_temp_4_2_1_s = load half* %weight_temp_4_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_2_1_s"/></StgValue>
</operation>

<operation id="2141" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2686" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:4  %weight_temp_4_3_1_s = load half* %weight_temp_4_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_3_1_s"/></StgValue>
</operation>

<operation id="2142" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2687" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:5  %weight_temp_4_4_1_s = load half* %weight_temp_4_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_4_1_s"/></StgValue>
</operation>

<operation id="2143" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2688" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:6  %weight_temp_4_5_1_s = load half* %weight_temp_4_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_5_1_s"/></StgValue>
</operation>

<operation id="2144" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2689" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:7  %weight_temp_4_6_1_s = load half* %weight_temp_4_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_6_1_s"/></StgValue>
</operation>

<operation id="2145" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2690" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:8  %weight_temp_4_7_1_s = load half* %weight_temp_4_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_7_1_s"/></StgValue>
</operation>

<operation id="2146" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2691" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:9  %weight_temp_4_8_1_s = load half* %weight_temp_4_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_4_8_1_s"/></StgValue>
</operation>

<operation id="2147" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2699" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv4:17  br i1 %icmp24, label %199, label %200

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2714" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:1  %weight_temp_5_0_1_s = load half* %weight_temp_5_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_0_1_s"/></StgValue>
</operation>

<operation id="2150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2715" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:2  %weight_temp_5_1_1_s = load half* %weight_temp_5_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_1_1_s"/></StgValue>
</operation>

<operation id="2151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2716" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:3  %weight_temp_5_2_1_s = load half* %weight_temp_5_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_2_1_s"/></StgValue>
</operation>

<operation id="2152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2717" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:4  %weight_temp_5_3_1_s = load half* %weight_temp_5_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_3_1_s"/></StgValue>
</operation>

<operation id="2153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2718" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:5  %weight_temp_5_4_1_s = load half* %weight_temp_5_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_4_1_s"/></StgValue>
</operation>

<operation id="2154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2719" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:6  %weight_temp_5_5_1_s = load half* %weight_temp_5_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_5_1_s"/></StgValue>
</operation>

<operation id="2155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2720" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:7  %weight_temp_5_6_1_s = load half* %weight_temp_5_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_6_1_s"/></StgValue>
</operation>

<operation id="2156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2721" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:8  %weight_temp_5_7_1_s = load half* %weight_temp_5_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_7_1_s"/></StgValue>
</operation>

<operation id="2157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2722" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:9  %weight_temp_5_8_1_s = load half* %weight_temp_5_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_5_8_1_s"/></StgValue>
</operation>

<operation id="2158" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2730" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv5:17  br i1 %icmp24, label %202, label %203

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2745" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:1  %weight_temp_6_0_1_s = load half* %weight_temp_6_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_0_1_s"/></StgValue>
</operation>

<operation id="2161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2746" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:2  %weight_temp_6_1_1_s = load half* %weight_temp_6_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_1_1_s"/></StgValue>
</operation>

<operation id="2162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2747" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:3  %weight_temp_6_2_1_s = load half* %weight_temp_6_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_2_1_s"/></StgValue>
</operation>

<operation id="2163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2748" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:4  %weight_temp_6_3_1_s = load half* %weight_temp_6_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_3_1_s"/></StgValue>
</operation>

<operation id="2164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2749" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:5  %weight_temp_6_4_1_s = load half* %weight_temp_6_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_4_1_s"/></StgValue>
</operation>

<operation id="2165" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2750" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:6  %weight_temp_6_5_1_s = load half* %weight_temp_6_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_5_1_s"/></StgValue>
</operation>

<operation id="2166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2751" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:7  %weight_temp_6_6_1_s = load half* %weight_temp_6_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_6_1_s"/></StgValue>
</operation>

<operation id="2167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2752" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:8  %weight_temp_6_7_1_s = load half* %weight_temp_6_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_7_1_s"/></StgValue>
</operation>

<operation id="2168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2753" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:9  %weight_temp_6_8_1_s = load half* %weight_temp_6_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_6_8_1_s"/></StgValue>
</operation>

<operation id="2169" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2761" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv6:17  br i1 %icmp24, label %205, label %206

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2776" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:1  %weight_temp_7_0_1_s = load half* %weight_temp_7_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_0_1_s"/></StgValue>
</operation>

<operation id="2172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2777" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:2  %weight_temp_7_1_1_s = load half* %weight_temp_7_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_1_1_s"/></StgValue>
</operation>

<operation id="2173" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2778" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:3  %weight_temp_7_2_1_s = load half* %weight_temp_7_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_2_1_s"/></StgValue>
</operation>

<operation id="2174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2779" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:4  %weight_temp_7_3_1_s = load half* %weight_temp_7_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_3_1_s"/></StgValue>
</operation>

<operation id="2175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2780" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:5  %weight_temp_7_4_1_s = load half* %weight_temp_7_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_4_1_s"/></StgValue>
</operation>

<operation id="2176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2781" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:6  %weight_temp_7_5_1_s = load half* %weight_temp_7_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_5_1_s"/></StgValue>
</operation>

<operation id="2177" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2782" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:7  %weight_temp_7_6_1_s = load half* %weight_temp_7_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_6_1_s"/></StgValue>
</operation>

<operation id="2178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2783" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:8  %weight_temp_7_7_1_s = load half* %weight_temp_7_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_7_1_s"/></StgValue>
</operation>

<operation id="2179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2784" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:9  %weight_temp_7_8_1_s = load half* %weight_temp_7_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_7_8_1_s"/></StgValue>
</operation>

<operation id="2180" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2181" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2792" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv7:17  br i1 %icmp24, label %208, label %209

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2807" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:1  %weight_temp_8_0_1_s = load half* %weight_temp_8_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_0_1_s"/></StgValue>
</operation>

<operation id="2183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2808" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:2  %weight_temp_8_1_1_s = load half* %weight_temp_8_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_1_1_s"/></StgValue>
</operation>

<operation id="2184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2809" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:3  %weight_temp_8_2_1_s = load half* %weight_temp_8_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_2_1_s"/></StgValue>
</operation>

<operation id="2185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2810" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:4  %weight_temp_8_3_1_s = load half* %weight_temp_8_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_3_1_s"/></StgValue>
</operation>

<operation id="2186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2811" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:5  %weight_temp_8_4_1_s = load half* %weight_temp_8_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_4_1_s"/></StgValue>
</operation>

<operation id="2187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2812" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:6  %weight_temp_8_5_1_s = load half* %weight_temp_8_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_5_1_s"/></StgValue>
</operation>

<operation id="2188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2813" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:7  %weight_temp_8_6_1_s = load half* %weight_temp_8_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_6_1_s"/></StgValue>
</operation>

<operation id="2189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2814" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:8  %weight_temp_8_7_1_s = load half* %weight_temp_8_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_7_1_s"/></StgValue>
</operation>

<operation id="2190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2815" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:9  %weight_temp_8_8_1_s = load half* %weight_temp_8_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_8_8_1_s"/></StgValue>
</operation>

<operation id="2191" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2823" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv8:17  br i1 %icmp24, label %211, label %212

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2193" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2838" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:1  %weight_temp_9_0_1_s = load half* %weight_temp_9_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_0_1_s"/></StgValue>
</operation>

<operation id="2194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2839" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:2  %weight_temp_9_1_1_s = load half* %weight_temp_9_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_1_1_s"/></StgValue>
</operation>

<operation id="2195" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2840" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:3  %weight_temp_9_2_1_s = load half* %weight_temp_9_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_2_1_s"/></StgValue>
</operation>

<operation id="2196" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2841" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:4  %weight_temp_9_3_1_s = load half* %weight_temp_9_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_3_1_s"/></StgValue>
</operation>

<operation id="2197" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2842" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:5  %weight_temp_9_4_1_s = load half* %weight_temp_9_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_4_1_s"/></StgValue>
</operation>

<operation id="2198" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2843" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:6  %weight_temp_9_5_1_s = load half* %weight_temp_9_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_5_1_s"/></StgValue>
</operation>

<operation id="2199" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2844" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:7  %weight_temp_9_6_1_s = load half* %weight_temp_9_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_6_1_s"/></StgValue>
</operation>

<operation id="2200" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2845" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:8  %weight_temp_9_7_1_s = load half* %weight_temp_9_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_7_1_s"/></StgValue>
</operation>

<operation id="2201" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2846" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:9  %weight_temp_9_8_1_s = load half* %weight_temp_9_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_9_8_1_s"/></StgValue>
</operation>

<operation id="2202" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2203" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2854" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv9:17  br i1 %icmp24, label %214, label %215

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2204" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2869" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:1  %weight_temp_10_0_1_1 = load half* %weight_temp_10_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_0_1_1"/></StgValue>
</operation>

<operation id="2205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2870" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:2  %weight_temp_10_1_1_1 = load half* %weight_temp_10_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_1_1_1"/></StgValue>
</operation>

<operation id="2206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2871" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:3  %weight_temp_10_2_1_1 = load half* %weight_temp_10_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_2_1_1"/></StgValue>
</operation>

<operation id="2207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2872" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:4  %weight_temp_10_3_1_1 = load half* %weight_temp_10_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_3_1_1"/></StgValue>
</operation>

<operation id="2208" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2873" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:5  %weight_temp_10_4_1_1 = load half* %weight_temp_10_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_4_1_1"/></StgValue>
</operation>

<operation id="2209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2874" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:6  %weight_temp_10_5_1_1 = load half* %weight_temp_10_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_5_1_1"/></StgValue>
</operation>

<operation id="2210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2875" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:7  %weight_temp_10_6_1_1 = load half* %weight_temp_10_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_6_1_1"/></StgValue>
</operation>

<operation id="2211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2876" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:8  %weight_temp_10_7_1_1 = load half* %weight_temp_10_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_7_1_1"/></StgValue>
</operation>

<operation id="2212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2877" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:9  %weight_temp_10_8_1_1 = load half* %weight_temp_10_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_10_8_1_1"/></StgValue>
</operation>

<operation id="2213" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2214" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2885" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv10:17  br i1 %icmp24, label %217, label %218

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2215" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2900" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:1  %weight_temp_11_0_1_1 = load half* %weight_temp_11_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_0_1_1"/></StgValue>
</operation>

<operation id="2216" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2901" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:2  %weight_temp_11_1_1_1 = load half* %weight_temp_11_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_1_1_1"/></StgValue>
</operation>

<operation id="2217" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2902" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:3  %weight_temp_11_2_1_1 = load half* %weight_temp_11_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_2_1_1"/></StgValue>
</operation>

<operation id="2218" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2903" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:4  %weight_temp_11_3_1_1 = load half* %weight_temp_11_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_3_1_1"/></StgValue>
</operation>

<operation id="2219" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2904" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:5  %weight_temp_11_4_1_1 = load half* %weight_temp_11_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_4_1_1"/></StgValue>
</operation>

<operation id="2220" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2905" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:6  %weight_temp_11_5_1_1 = load half* %weight_temp_11_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_5_1_1"/></StgValue>
</operation>

<operation id="2221" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2906" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:7  %weight_temp_11_6_1_1 = load half* %weight_temp_11_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_6_1_1"/></StgValue>
</operation>

<operation id="2222" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2907" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:8  %weight_temp_11_7_1_1 = load half* %weight_temp_11_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_7_1_1"/></StgValue>
</operation>

<operation id="2223" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2908" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:9  %weight_temp_11_8_1_1 = load half* %weight_temp_11_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_11_8_1_1"/></StgValue>
</operation>

<operation id="2224" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2225" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2916" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv11:17  br i1 %icmp24, label %220, label %221

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2226" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2931" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:1  %weight_temp_12_0_1_1 = load half* %weight_temp_12_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_0_1_1"/></StgValue>
</operation>

<operation id="2227" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2932" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:2  %weight_temp_12_1_1_1 = load half* %weight_temp_12_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_1_1_1"/></StgValue>
</operation>

<operation id="2228" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2933" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:3  %weight_temp_12_2_1_1 = load half* %weight_temp_12_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_2_1_1"/></StgValue>
</operation>

<operation id="2229" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2934" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:4  %weight_temp_12_3_1_1 = load half* %weight_temp_12_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_3_1_1"/></StgValue>
</operation>

<operation id="2230" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2935" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:5  %weight_temp_12_4_1_1 = load half* %weight_temp_12_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_4_1_1"/></StgValue>
</operation>

<operation id="2231" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2936" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:6  %weight_temp_12_5_1_1 = load half* %weight_temp_12_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_5_1_1"/></StgValue>
</operation>

<operation id="2232" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2937" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:7  %weight_temp_12_6_1_1 = load half* %weight_temp_12_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_6_1_1"/></StgValue>
</operation>

<operation id="2233" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2938" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:8  %weight_temp_12_7_1_1 = load half* %weight_temp_12_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_7_1_1"/></StgValue>
</operation>

<operation id="2234" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2939" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:9  %weight_temp_12_8_1_1 = load half* %weight_temp_12_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_12_8_1_1"/></StgValue>
</operation>

<operation id="2235" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2236" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2947" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv12:17  br i1 %icmp24, label %223, label %224

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2237" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2962" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:1  %weight_temp_13_0_1_1 = load half* %weight_temp_13_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_0_1_1"/></StgValue>
</operation>

<operation id="2238" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2963" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:2  %weight_temp_13_1_1_1 = load half* %weight_temp_13_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_1_1_1"/></StgValue>
</operation>

<operation id="2239" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2964" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:3  %weight_temp_13_2_1_1 = load half* %weight_temp_13_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_2_1_1"/></StgValue>
</operation>

<operation id="2240" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2965" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:4  %weight_temp_13_3_1_1 = load half* %weight_temp_13_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_3_1_1"/></StgValue>
</operation>

<operation id="2241" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2966" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:5  %weight_temp_13_4_1_1 = load half* %weight_temp_13_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_4_1_1"/></StgValue>
</operation>

<operation id="2242" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2967" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:6  %weight_temp_13_5_1_1 = load half* %weight_temp_13_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_5_1_1"/></StgValue>
</operation>

<operation id="2243" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2968" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:7  %weight_temp_13_6_1_1 = load half* %weight_temp_13_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_6_1_1"/></StgValue>
</operation>

<operation id="2244" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2969" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:8  %weight_temp_13_7_1_1 = load half* %weight_temp_13_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_7_1_1"/></StgValue>
</operation>

<operation id="2245" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2970" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:9  %weight_temp_13_8_1_1 = load half* %weight_temp_13_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_13_8_1_1"/></StgValue>
</operation>

<operation id="2246" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2247" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2978" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv13:17  br i1 %icmp24, label %226, label %227

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2248" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2993" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:1  %weight_temp_14_0_1_1 = load half* %weight_temp_14_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_0_1_1"/></StgValue>
</operation>

<operation id="2249" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2994" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:2  %weight_temp_14_1_1_1 = load half* %weight_temp_14_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_1_1_1"/></StgValue>
</operation>

<operation id="2250" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2995" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:3  %weight_temp_14_2_1_1 = load half* %weight_temp_14_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_2_1_1"/></StgValue>
</operation>

<operation id="2251" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2996" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:4  %weight_temp_14_3_1_1 = load half* %weight_temp_14_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_3_1_1"/></StgValue>
</operation>

<operation id="2252" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2997" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:5  %weight_temp_14_4_1_1 = load half* %weight_temp_14_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_4_1_1"/></StgValue>
</operation>

<operation id="2253" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2998" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:6  %weight_temp_14_5_1_1 = load half* %weight_temp_14_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_5_1_1"/></StgValue>
</operation>

<operation id="2254" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2999" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:7  %weight_temp_14_6_1_1 = load half* %weight_temp_14_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_6_1_1"/></StgValue>
</operation>

<operation id="2255" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3000" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:8  %weight_temp_14_7_1_1 = load half* %weight_temp_14_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_7_1_1"/></StgValue>
</operation>

<operation id="2256" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3001" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:9  %weight_temp_14_8_1_1 = load half* %weight_temp_14_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_14_8_1_1"/></StgValue>
</operation>

<operation id="2257" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2258" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3009" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv14:17  br i1 %icmp24, label %229, label %230

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2259" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3024" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:1  %weight_temp_15_0_1_1 = load half* %weight_temp_15_0_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_0_1_1"/></StgValue>
</operation>

<operation id="2260" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3025" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:2  %weight_temp_15_1_1_1 = load half* %weight_temp_15_1_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_1_1_1"/></StgValue>
</operation>

<operation id="2261" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3026" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:3  %weight_temp_15_2_1_1 = load half* %weight_temp_15_2_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_2_1_1"/></StgValue>
</operation>

<operation id="2262" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3027" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:4  %weight_temp_15_3_1_1 = load half* %weight_temp_15_3_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_3_1_1"/></StgValue>
</operation>

<operation id="2263" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3028" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:5  %weight_temp_15_4_1_1 = load half* %weight_temp_15_4_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_4_1_1"/></StgValue>
</operation>

<operation id="2264" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3029" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:6  %weight_temp_15_5_1_1 = load half* %weight_temp_15_5_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_5_1_1"/></StgValue>
</operation>

<operation id="2265" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3030" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:7  %weight_temp_15_6_1_1 = load half* %weight_temp_15_6_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_6_1_1"/></StgValue>
</operation>

<operation id="2266" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3031" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:8  %weight_temp_15_7_1_1 = load half* %weight_temp_15_7_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_7_1_1"/></StgValue>
</operation>

<operation id="2267" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3032" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:9  %weight_temp_15_8_1_1 = load half* %weight_temp_15_8_1

]]></Node>
<StgValue><ssdm name="weight_temp_15_8_1_1"/></StgValue>
</operation>

<operation id="2268" st_id="14" stage="21" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2269" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3040" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv15:17  br i1 %icmp24, label %232, label %233

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="2270" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2271" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2272" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2273" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2274" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2275" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2276" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2277" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2278" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2279" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2280" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2281" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2282" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2283" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2284" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2285" st_id="15" stage="20" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="2286" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2287" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2288" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2289" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2290" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2291" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2292" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2293" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2294" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2295" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2296" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2297" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2298" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2299" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2300" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2301" st_id="16" stage="19" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="2302" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2303" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2304" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2305" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2306" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2307" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2308" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2309" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2310" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2311" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2312" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2313" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2314" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2315" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2316" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2317" st_id="17" stage="18" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="2318" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2319" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2320" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2321" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2322" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2323" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2324" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2325" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2326" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2327" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2328" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2329" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2330" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2331" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2332" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2333" st_id="18" stage="17" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="2334" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2335" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2336" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2337" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2338" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2339" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2340" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2341" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2342" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2343" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2344" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2345" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2346" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2347" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2348" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2349" st_id="19" stage="16" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="2350" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2351" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2352" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2353" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2354" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2355" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2356" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2357" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2358" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2359" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2360" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2361" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2362" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2363" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2364" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2365" st_id="20" stage="15" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="2366" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2367" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2368" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2369" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2370" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2371" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2372" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2373" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2374" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2375" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2376" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2377" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2378" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2379" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2380" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2381" st_id="21" stage="14" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="2382" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2383" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2384" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2385" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2386" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2387" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2388" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2389" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2390" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2391" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2392" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2393" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2394" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2395" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2396" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2397" st_id="22" stage="13" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="2398" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2399" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2400" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2401" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2402" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2403" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2404" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2405" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2406" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2407" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2408" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2409" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2410" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2411" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2412" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2413" st_id="23" stage="12" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="2414" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2415" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2416" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2417" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2418" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2419" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2420" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2421" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2422" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2423" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2424" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2425" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2426" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2427" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2428" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2429" st_id="24" stage="11" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="2430" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2431" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2432" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2433" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2434" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2435" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2436" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2437" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2438" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2439" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2440" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2441" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2442" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2443" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2444" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2445" st_id="25" stage="10" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="2446" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2447" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2448" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2449" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2450" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2451" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2452" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2453" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2454" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2455" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2456" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2457" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2458" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2459" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2460" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2461" st_id="26" stage="9" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="2462" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2463" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2464" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2465" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2466" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2467" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2468" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2469" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2470" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2471" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2472" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2473" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2474" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2475" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2476" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2477" st_id="27" stage="8" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="2478" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2479" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2480" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2481" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2482" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2483" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2484" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2485" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2486" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2487" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2488" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2489" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2490" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2491" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2492" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2493" st_id="28" stage="7" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="2494" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2495" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2496" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2497" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2498" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2499" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2500" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2501" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2502" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2503" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2504" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2505" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2506" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2507" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2508" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2509" st_id="29" stage="6" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="2510" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2511" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2512" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2513" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2514" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2515" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2516" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2517" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2518" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2519" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2520" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2521" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2522" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2523" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2524" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2525" st_id="30" stage="5" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="2526" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2527" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2528" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2529" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2530" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2531" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2532" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2533" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2534" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2535" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2536" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2537" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2538" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2539" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2540" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2541" st_id="31" stage="4" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="2542" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2543" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2544" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2545" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2546" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2547" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2548" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2549" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2550" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2551" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2552" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2553" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2554" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2555" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2556" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2557" st_id="32" stage="3" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="2558" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2539" bw="64" op_0_bw="10">
<![CDATA[
.preheader54.preheader:2  %tmp_589_cast = zext i10 %tmp_407 to i64

]]></Node>
<StgValue><ssdm name="tmp_589_cast"/></StgValue>
</operation>

<operation id="2559" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2540" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:3  %output_temp_0_addr = getelementptr [256 x half]* %output_temp_0, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_0_addr"/></StgValue>
</operation>

<operation id="2560" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2541" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:4  %output_temp_1_addr = getelementptr [256 x half]* %output_temp_1, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_1_addr"/></StgValue>
</operation>

<operation id="2561" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2542" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:5  %output_temp_2_addr = getelementptr [256 x half]* %output_temp_2, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_2_addr"/></StgValue>
</operation>

<operation id="2562" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2543" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:6  %output_temp_3_addr = getelementptr [256 x half]* %output_temp_3, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_3_addr"/></StgValue>
</operation>

<operation id="2563" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2544" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:7  %output_temp_4_addr = getelementptr [256 x half]* %output_temp_4, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_4_addr"/></StgValue>
</operation>

<operation id="2564" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2545" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:8  %output_temp_5_addr = getelementptr [256 x half]* %output_temp_5, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_5_addr"/></StgValue>
</operation>

<operation id="2565" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2546" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:9  %output_temp_6_addr = getelementptr [256 x half]* %output_temp_6, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_6_addr"/></StgValue>
</operation>

<operation id="2566" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2547" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:10  %output_temp_7_addr = getelementptr [256 x half]* %output_temp_7, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_7_addr"/></StgValue>
</operation>

<operation id="2567" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2548" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:11  %output_temp_8_addr = getelementptr [256 x half]* %output_temp_8, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_8_addr"/></StgValue>
</operation>

<operation id="2568" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2549" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:12  %output_temp_9_addr = getelementptr [256 x half]* %output_temp_9, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_9_addr"/></StgValue>
</operation>

<operation id="2569" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2550" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:13  %output_temp_10_addr = getelementptr [256 x half]* %output_temp_10, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_10_addr"/></StgValue>
</operation>

<operation id="2570" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2551" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:14  %output_temp_11_addr = getelementptr [256 x half]* %output_temp_11, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_11_addr"/></StgValue>
</operation>

<operation id="2571" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2552" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:15  %output_temp_12_addr = getelementptr [256 x half]* %output_temp_12, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_12_addr"/></StgValue>
</operation>

<operation id="2572" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2553" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:16  %output_temp_13_addr = getelementptr [256 x half]* %output_temp_13, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_13_addr"/></StgValue>
</operation>

<operation id="2573" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2554" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:17  %output_temp_14_addr = getelementptr [256 x half]* %output_temp_14, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_14_addr"/></StgValue>
</operation>

<operation id="2574" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2555" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader54.preheader:18  %output_temp_15_addr = getelementptr [256 x half]* %output_temp_15, i64 0, i64 %tmp_589_cast

]]></Node>
<StgValue><ssdm name="output_temp_15_addr"/></StgValue>
</operation>

<operation id="2575" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2576" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2569" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv:11  %tmp_409 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_409"/></StgValue>
</operation>

<operation id="2577" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2570" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2578" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:13  %output_temp_0_load = load half* %output_temp_0_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_0_load"/></StgValue>
</operation>

<operation id="2579" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2580" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2600" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv1:11  %tmp_413 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_413"/></StgValue>
</operation>

<operation id="2581" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2601" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv1:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2582" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:13  %output_temp_1_load = load half* %output_temp_1_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_1_load"/></StgValue>
</operation>

<operation id="2583" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2584" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2631" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv2:11  %tmp_416 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_416"/></StgValue>
</operation>

<operation id="2585" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2632" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv2:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2586" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="16" op_0_bw="8">
<![CDATA[
_ifconv2:13  %output_temp_2_load = load half* %output_temp_2_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_2_load"/></StgValue>
</operation>

<operation id="2587" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2588" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2662" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv3:11  %tmp_419 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_419"/></StgValue>
</operation>

<operation id="2589" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2663" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv3:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2590" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="16" op_0_bw="8">
<![CDATA[
_ifconv3:13  %output_temp_3_load = load half* %output_temp_3_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_3_load"/></StgValue>
</operation>

<operation id="2591" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2592" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2693" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv4:11  %tmp_422 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_422"/></StgValue>
</operation>

<operation id="2593" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2694" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv4:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2594" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="8">
<![CDATA[
_ifconv4:13  %output_temp_4_load = load half* %output_temp_4_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_4_load"/></StgValue>
</operation>

<operation id="2595" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2596" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2724" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv5:11  %tmp_425 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_425"/></StgValue>
</operation>

<operation id="2597" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2725" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv5:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2598" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="8">
<![CDATA[
_ifconv5:13  %output_temp_5_load = load half* %output_temp_5_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_5_load"/></StgValue>
</operation>

<operation id="2599" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2600" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2755" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv6:11  %tmp_428 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_428"/></StgValue>
</operation>

<operation id="2601" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2756" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv6:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2602" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="16" op_0_bw="8">
<![CDATA[
_ifconv6:13  %output_temp_6_load = load half* %output_temp_6_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_6_load"/></StgValue>
</operation>

<operation id="2603" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2604" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2786" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv7:11  %tmp_431 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_431"/></StgValue>
</operation>

<operation id="2605" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2787" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv7:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2606" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="16" op_0_bw="8">
<![CDATA[
_ifconv7:13  %output_temp_7_load = load half* %output_temp_7_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_7_load"/></StgValue>
</operation>

<operation id="2607" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2608" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2817" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv8:11  %tmp_434 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_434"/></StgValue>
</operation>

<operation id="2609" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2818" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv8:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2610" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="8">
<![CDATA[
_ifconv8:13  %output_temp_8_load = load half* %output_temp_8_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_8_load"/></StgValue>
</operation>

<operation id="2611" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2612" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2848" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv9:11  %tmp_437 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_437"/></StgValue>
</operation>

<operation id="2613" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2849" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv9:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2614" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="16" op_0_bw="8">
<![CDATA[
_ifconv9:13  %output_temp_9_load = load half* %output_temp_9_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_9_load"/></StgValue>
</operation>

<operation id="2615" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2616" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2879" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv10:11  %tmp_440 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_440"/></StgValue>
</operation>

<operation id="2617" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2880" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv10:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2618" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="16" op_0_bw="8">
<![CDATA[
_ifconv10:13  %output_temp_10_load = load half* %output_temp_10_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_10_load"/></StgValue>
</operation>

<operation id="2619" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2620" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2910" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv11:11  %tmp_443 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_443"/></StgValue>
</operation>

<operation id="2621" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2911" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv11:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2622" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="16" op_0_bw="8">
<![CDATA[
_ifconv11:13  %output_temp_11_load = load half* %output_temp_11_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_11_load"/></StgValue>
</operation>

<operation id="2623" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2624" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2941" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv12:11  %tmp_446 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_446"/></StgValue>
</operation>

<operation id="2625" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2942" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv12:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2626" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="8">
<![CDATA[
_ifconv12:13  %output_temp_12_load = load half* %output_temp_12_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_12_load"/></StgValue>
</operation>

<operation id="2627" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2628" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2972" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv13:11  %tmp_449 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_449"/></StgValue>
</operation>

<operation id="2629" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2973" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv13:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2630" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="16" op_0_bw="8">
<![CDATA[
_ifconv13:13  %output_temp_13_load = load half* %output_temp_13_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_13_load"/></StgValue>
</operation>

<operation id="2631" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2632" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3003" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv14:11  %tmp_452 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_452"/></StgValue>
</operation>

<operation id="2633" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3004" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv14:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2634" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="16" op_0_bw="8">
<![CDATA[
_ifconv14:13  %output_temp_14_load = load half* %output_temp_14_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_14_load"/></StgValue>
</operation>

<operation id="2635" st_id="33" stage="2" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2636" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3034" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
_ifconv15:11  %tmp_455 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str131)

]]></Node>
<StgValue><ssdm name="tmp_455"/></StgValue>
</operation>

<operation id="2637" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3035" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
_ifconv15:12  call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2638" st_id="33" stage="2" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="16" op_0_bw="8">
<![CDATA[
_ifconv15:13  %output_temp_15_load = load half* %output_temp_15_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_15_load"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="2639" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2558" bw="16" op_0_bw="16">
<![CDATA[
_ifconv:0  %tmp_824_load = load half* %tmp_824

]]></Node>
<StgValue><ssdm name="tmp_824_load"/></StgValue>
</operation>

<operation id="2640" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2568" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv:10  %tmp_408 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_0_0_1_s, half %weight_temp_0_1_1_s, half %weight_temp_0_2_1_s, half %weight_temp_0_3_1_s, half %weight_temp_0_4_1_s, half %weight_temp_0_5_1_s, half %weight_temp_0_6_1_s, half %weight_temp_0_7_1_s, half %weight_temp_0_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_408"/></StgValue>
</operation>

<operation id="2641" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2571" bw="16" op_0_bw="8">
<![CDATA[
_ifconv:13  %output_temp_0_load = load half* %output_temp_0_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_0_load"/></StgValue>
</operation>

<operation id="2642" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2572" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv:14  %empty_326 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_409)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="2643" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2573" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv:15  %p_pn = select i1 %or_cond, half %tmp_824_load, half %output_temp_0_load

]]></Node>
<StgValue><ssdm name="p_pn"/></StgValue>
</operation>

<operation id="2644" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2589" bw="16" op_0_bw="16">
<![CDATA[
_ifconv1:0  %tmp_825_load = load half* %tmp_825

]]></Node>
<StgValue><ssdm name="tmp_825_load"/></StgValue>
</operation>

<operation id="2645" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2599" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv1:10  %tmp_412 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_1_0_1_s, half %weight_temp_1_1_1_s, half %weight_temp_1_2_1_s, half %weight_temp_1_3_1_s, half %weight_temp_1_4_1_s, half %weight_temp_1_5_1_s, half %weight_temp_1_6_1_s, half %weight_temp_1_7_1_s, half %weight_temp_1_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_412"/></StgValue>
</operation>

<operation id="2646" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2602" bw="16" op_0_bw="8">
<![CDATA[
_ifconv1:13  %output_temp_1_load = load half* %output_temp_1_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_1_load"/></StgValue>
</operation>

<operation id="2647" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv1:14  %empty_327 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_413)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="2648" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2604" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv1:15  %p_pn_1 = select i1 %or_cond, half %tmp_825_load, half %output_temp_1_load

]]></Node>
<StgValue><ssdm name="p_pn_1"/></StgValue>
</operation>

<operation id="2649" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2620" bw="16" op_0_bw="16">
<![CDATA[
_ifconv2:0  %tmp_826_load = load half* %tmp_826

]]></Node>
<StgValue><ssdm name="tmp_826_load"/></StgValue>
</operation>

<operation id="2650" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2630" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv2:10  %tmp_415 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_2_0_1_s, half %weight_temp_2_1_1_s, half %weight_temp_2_2_1_s, half %weight_temp_2_3_1_s, half %weight_temp_2_4_1_s, half %weight_temp_2_5_1_s, half %weight_temp_2_6_1_s, half %weight_temp_2_7_1_s, half %weight_temp_2_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_415"/></StgValue>
</operation>

<operation id="2651" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2633" bw="16" op_0_bw="8">
<![CDATA[
_ifconv2:13  %output_temp_2_load = load half* %output_temp_2_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_2_load"/></StgValue>
</operation>

<operation id="2652" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2634" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv2:14  %empty_328 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_416)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="2653" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2635" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv2:15  %p_pn_2 = select i1 %or_cond, half %tmp_826_load, half %output_temp_2_load

]]></Node>
<StgValue><ssdm name="p_pn_2"/></StgValue>
</operation>

<operation id="2654" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2651" bw="16" op_0_bw="16">
<![CDATA[
_ifconv3:0  %tmp_827_load = load half* %tmp_827

]]></Node>
<StgValue><ssdm name="tmp_827_load"/></StgValue>
</operation>

<operation id="2655" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2661" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv3:10  %tmp_418 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_3_0_1_s, half %weight_temp_3_1_1_s, half %weight_temp_3_2_1_s, half %weight_temp_3_3_1_s, half %weight_temp_3_4_1_s, half %weight_temp_3_5_1_s, half %weight_temp_3_6_1_s, half %weight_temp_3_7_1_s, half %weight_temp_3_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_418"/></StgValue>
</operation>

<operation id="2656" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2664" bw="16" op_0_bw="8">
<![CDATA[
_ifconv3:13  %output_temp_3_load = load half* %output_temp_3_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_3_load"/></StgValue>
</operation>

<operation id="2657" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv3:14  %empty_329 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_419)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="2658" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2666" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv3:15  %p_pn_3 = select i1 %or_cond, half %tmp_827_load, half %output_temp_3_load

]]></Node>
<StgValue><ssdm name="p_pn_3"/></StgValue>
</operation>

<operation id="2659" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2682" bw="16" op_0_bw="16">
<![CDATA[
_ifconv4:0  %tmp_828_load = load half* %tmp_828

]]></Node>
<StgValue><ssdm name="tmp_828_load"/></StgValue>
</operation>

<operation id="2660" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2692" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv4:10  %tmp_421 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_4_0_1_s, half %weight_temp_4_1_1_s, half %weight_temp_4_2_1_s, half %weight_temp_4_3_1_s, half %weight_temp_4_4_1_s, half %weight_temp_4_5_1_s, half %weight_temp_4_6_1_s, half %weight_temp_4_7_1_s, half %weight_temp_4_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_421"/></StgValue>
</operation>

<operation id="2661" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2695" bw="16" op_0_bw="8">
<![CDATA[
_ifconv4:13  %output_temp_4_load = load half* %output_temp_4_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_4_load"/></StgValue>
</operation>

<operation id="2662" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2696" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv4:14  %empty_330 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_422)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="2663" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2697" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv4:15  %p_pn_4 = select i1 %or_cond, half %tmp_828_load, half %output_temp_4_load

]]></Node>
<StgValue><ssdm name="p_pn_4"/></StgValue>
</operation>

<operation id="2664" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2713" bw="16" op_0_bw="16">
<![CDATA[
_ifconv5:0  %tmp_829_load = load half* %tmp_829

]]></Node>
<StgValue><ssdm name="tmp_829_load"/></StgValue>
</operation>

<operation id="2665" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2723" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv5:10  %tmp_424 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_5_0_1_s, half %weight_temp_5_1_1_s, half %weight_temp_5_2_1_s, half %weight_temp_5_3_1_s, half %weight_temp_5_4_1_s, half %weight_temp_5_5_1_s, half %weight_temp_5_6_1_s, half %weight_temp_5_7_1_s, half %weight_temp_5_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_424"/></StgValue>
</operation>

<operation id="2666" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2726" bw="16" op_0_bw="8">
<![CDATA[
_ifconv5:13  %output_temp_5_load = load half* %output_temp_5_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_5_load"/></StgValue>
</operation>

<operation id="2667" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv5:14  %empty_331 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_425)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="2668" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2728" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv5:15  %p_pn_5 = select i1 %or_cond, half %tmp_829_load, half %output_temp_5_load

]]></Node>
<StgValue><ssdm name="p_pn_5"/></StgValue>
</operation>

<operation id="2669" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2744" bw="16" op_0_bw="16">
<![CDATA[
_ifconv6:0  %tmp_830_load = load half* %tmp_830

]]></Node>
<StgValue><ssdm name="tmp_830_load"/></StgValue>
</operation>

<operation id="2670" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2754" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv6:10  %tmp_427 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_6_0_1_s, half %weight_temp_6_1_1_s, half %weight_temp_6_2_1_s, half %weight_temp_6_3_1_s, half %weight_temp_6_4_1_s, half %weight_temp_6_5_1_s, half %weight_temp_6_6_1_s, half %weight_temp_6_7_1_s, half %weight_temp_6_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_427"/></StgValue>
</operation>

<operation id="2671" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2757" bw="16" op_0_bw="8">
<![CDATA[
_ifconv6:13  %output_temp_6_load = load half* %output_temp_6_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_6_load"/></StgValue>
</operation>

<operation id="2672" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2758" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv6:14  %empty_332 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_428)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="2673" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2759" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv6:15  %p_pn_6 = select i1 %or_cond, half %tmp_830_load, half %output_temp_6_load

]]></Node>
<StgValue><ssdm name="p_pn_6"/></StgValue>
</operation>

<operation id="2674" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2775" bw="16" op_0_bw="16">
<![CDATA[
_ifconv7:0  %tmp_831_load = load half* %tmp_831

]]></Node>
<StgValue><ssdm name="tmp_831_load"/></StgValue>
</operation>

<operation id="2675" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2785" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv7:10  %tmp_430 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_7_0_1_s, half %weight_temp_7_1_1_s, half %weight_temp_7_2_1_s, half %weight_temp_7_3_1_s, half %weight_temp_7_4_1_s, half %weight_temp_7_5_1_s, half %weight_temp_7_6_1_s, half %weight_temp_7_7_1_s, half %weight_temp_7_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_430"/></StgValue>
</operation>

<operation id="2676" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2788" bw="16" op_0_bw="8">
<![CDATA[
_ifconv7:13  %output_temp_7_load = load half* %output_temp_7_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_7_load"/></StgValue>
</operation>

<operation id="2677" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv7:14  %empty_333 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_431)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="2678" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2790" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv7:15  %p_pn_7 = select i1 %or_cond, half %tmp_831_load, half %output_temp_7_load

]]></Node>
<StgValue><ssdm name="p_pn_7"/></StgValue>
</operation>

<operation id="2679" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2806" bw="16" op_0_bw="16">
<![CDATA[
_ifconv8:0  %tmp_832_load = load half* %tmp_832

]]></Node>
<StgValue><ssdm name="tmp_832_load"/></StgValue>
</operation>

<operation id="2680" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2816" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv8:10  %tmp_433 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_8_0_1_s, half %weight_temp_8_1_1_s, half %weight_temp_8_2_1_s, half %weight_temp_8_3_1_s, half %weight_temp_8_4_1_s, half %weight_temp_8_5_1_s, half %weight_temp_8_6_1_s, half %weight_temp_8_7_1_s, half %weight_temp_8_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_433"/></StgValue>
</operation>

<operation id="2681" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2819" bw="16" op_0_bw="8">
<![CDATA[
_ifconv8:13  %output_temp_8_load = load half* %output_temp_8_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_8_load"/></StgValue>
</operation>

<operation id="2682" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2820" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv8:14  %empty_334 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_434)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="2683" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2821" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv8:15  %p_pn_8 = select i1 %or_cond, half %tmp_832_load, half %output_temp_8_load

]]></Node>
<StgValue><ssdm name="p_pn_8"/></StgValue>
</operation>

<operation id="2684" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2837" bw="16" op_0_bw="16">
<![CDATA[
_ifconv9:0  %tmp_833_load = load half* %tmp_833

]]></Node>
<StgValue><ssdm name="tmp_833_load"/></StgValue>
</operation>

<operation id="2685" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2847" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv9:10  %tmp_436 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_9_0_1_s, half %weight_temp_9_1_1_s, half %weight_temp_9_2_1_s, half %weight_temp_9_3_1_s, half %weight_temp_9_4_1_s, half %weight_temp_9_5_1_s, half %weight_temp_9_6_1_s, half %weight_temp_9_7_1_s, half %weight_temp_9_8_1_s)

]]></Node>
<StgValue><ssdm name="tmp_436"/></StgValue>
</operation>

<operation id="2686" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2850" bw="16" op_0_bw="8">
<![CDATA[
_ifconv9:13  %output_temp_9_load = load half* %output_temp_9_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_9_load"/></StgValue>
</operation>

<operation id="2687" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2851" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv9:14  %empty_335 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_437)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="2688" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2852" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv9:15  %p_pn_9 = select i1 %or_cond, half %tmp_833_load, half %output_temp_9_load

]]></Node>
<StgValue><ssdm name="p_pn_9"/></StgValue>
</operation>

<operation id="2689" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2868" bw="16" op_0_bw="16">
<![CDATA[
_ifconv10:0  %tmp_834_load = load half* %tmp_834

]]></Node>
<StgValue><ssdm name="tmp_834_load"/></StgValue>
</operation>

<operation id="2690" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2878" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv10:10  %tmp_439 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_10_0_1_1, half %weight_temp_10_1_1_1, half %weight_temp_10_2_1_1, half %weight_temp_10_3_1_1, half %weight_temp_10_4_1_1, half %weight_temp_10_5_1_1, half %weight_temp_10_6_1_1, half %weight_temp_10_7_1_1, half %weight_temp_10_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_439"/></StgValue>
</operation>

<operation id="2691" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2881" bw="16" op_0_bw="8">
<![CDATA[
_ifconv10:13  %output_temp_10_load = load half* %output_temp_10_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_10_load"/></StgValue>
</operation>

<operation id="2692" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2882" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv10:14  %empty_336 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_440)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="2693" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2883" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv10:15  %p_pn_10 = select i1 %or_cond, half %tmp_834_load, half %output_temp_10_load

]]></Node>
<StgValue><ssdm name="p_pn_10"/></StgValue>
</operation>

<operation id="2694" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2899" bw="16" op_0_bw="16">
<![CDATA[
_ifconv11:0  %tmp_835_load = load half* %tmp_835

]]></Node>
<StgValue><ssdm name="tmp_835_load"/></StgValue>
</operation>

<operation id="2695" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2909" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv11:10  %tmp_442 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_11_0_1_1, half %weight_temp_11_1_1_1, half %weight_temp_11_2_1_1, half %weight_temp_11_3_1_1, half %weight_temp_11_4_1_1, half %weight_temp_11_5_1_1, half %weight_temp_11_6_1_1, half %weight_temp_11_7_1_1, half %weight_temp_11_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_442"/></StgValue>
</operation>

<operation id="2696" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2912" bw="16" op_0_bw="8">
<![CDATA[
_ifconv11:13  %output_temp_11_load = load half* %output_temp_11_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_11_load"/></StgValue>
</operation>

<operation id="2697" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2913" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv11:14  %empty_337 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_443)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="2698" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2914" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv11:15  %p_pn_11 = select i1 %or_cond, half %tmp_835_load, half %output_temp_11_load

]]></Node>
<StgValue><ssdm name="p_pn_11"/></StgValue>
</operation>

<operation id="2699" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2930" bw="16" op_0_bw="16">
<![CDATA[
_ifconv12:0  %tmp_836_load = load half* %tmp_836

]]></Node>
<StgValue><ssdm name="tmp_836_load"/></StgValue>
</operation>

<operation id="2700" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2940" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv12:10  %tmp_445 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_12_0_1_1, half %weight_temp_12_1_1_1, half %weight_temp_12_2_1_1, half %weight_temp_12_3_1_1, half %weight_temp_12_4_1_1, half %weight_temp_12_5_1_1, half %weight_temp_12_6_1_1, half %weight_temp_12_7_1_1, half %weight_temp_12_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_445"/></StgValue>
</operation>

<operation id="2701" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2943" bw="16" op_0_bw="8">
<![CDATA[
_ifconv12:13  %output_temp_12_load = load half* %output_temp_12_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_12_load"/></StgValue>
</operation>

<operation id="2702" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2944" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv12:14  %empty_338 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_446)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="2703" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2945" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv12:15  %p_pn_12 = select i1 %or_cond, half %tmp_836_load, half %output_temp_12_load

]]></Node>
<StgValue><ssdm name="p_pn_12"/></StgValue>
</operation>

<operation id="2704" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2961" bw="16" op_0_bw="16">
<![CDATA[
_ifconv13:0  %tmp_837_load = load half* %tmp_837

]]></Node>
<StgValue><ssdm name="tmp_837_load"/></StgValue>
</operation>

<operation id="2705" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2971" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv13:10  %tmp_448 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_13_0_1_1, half %weight_temp_13_1_1_1, half %weight_temp_13_2_1_1, half %weight_temp_13_3_1_1, half %weight_temp_13_4_1_1, half %weight_temp_13_5_1_1, half %weight_temp_13_6_1_1, half %weight_temp_13_7_1_1, half %weight_temp_13_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_448"/></StgValue>
</operation>

<operation id="2706" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2974" bw="16" op_0_bw="8">
<![CDATA[
_ifconv13:13  %output_temp_13_load = load half* %output_temp_13_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_13_load"/></StgValue>
</operation>

<operation id="2707" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2975" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv13:14  %empty_339 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_449)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="2708" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2976" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv13:15  %p_pn_13 = select i1 %or_cond, half %tmp_837_load, half %output_temp_13_load

]]></Node>
<StgValue><ssdm name="p_pn_13"/></StgValue>
</operation>

<operation id="2709" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2992" bw="16" op_0_bw="16">
<![CDATA[
_ifconv14:0  %tmp_838_load = load half* %tmp_838

]]></Node>
<StgValue><ssdm name="tmp_838_load"/></StgValue>
</operation>

<operation id="2710" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3002" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv14:10  %tmp_451 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_14_0_1_1, half %weight_temp_14_1_1_1, half %weight_temp_14_2_1_1, half %weight_temp_14_3_1_1, half %weight_temp_14_4_1_1, half %weight_temp_14_5_1_1, half %weight_temp_14_6_1_1, half %weight_temp_14_7_1_1, half %weight_temp_14_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_451"/></StgValue>
</operation>

<operation id="2711" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3005" bw="16" op_0_bw="8">
<![CDATA[
_ifconv14:13  %output_temp_14_load = load half* %output_temp_14_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_14_load"/></StgValue>
</operation>

<operation id="2712" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3006" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv14:14  %empty_340 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_452)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="2713" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3007" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv14:15  %p_pn_14 = select i1 %or_cond, half %tmp_838_load, half %output_temp_14_load

]]></Node>
<StgValue><ssdm name="p_pn_14"/></StgValue>
</operation>

<operation id="2714" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3023" bw="16" op_0_bw="16">
<![CDATA[
_ifconv15:0  %tmp_839_load = load half* %tmp_839

]]></Node>
<StgValue><ssdm name="tmp_839_load"/></StgValue>
</operation>

<operation id="2715" st_id="34" stage="1" lat="21">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3033" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16">
<![CDATA[
_ifconv15:10  %tmp_454 = call fastcc half @"mac<3, 9>"(half %input_temp_0, half %input_temp_1, half %input_temp_2, half %input_temp_3, half %input_temp_4, half %input_temp_5, half %input_temp_6, half %input_temp_7, half %input_temp_8, half %weight_temp_15_0_1_1, half %weight_temp_15_1_1_1, half %weight_temp_15_2_1_1, half %weight_temp_15_3_1_1, half %weight_temp_15_4_1_1, half %weight_temp_15_5_1_1, half %weight_temp_15_6_1_1, half %weight_temp_15_7_1_1, half %weight_temp_15_8_1_1)

]]></Node>
<StgValue><ssdm name="tmp_454"/></StgValue>
</operation>

<operation id="2716" st_id="34" stage="1" lat="2">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3036" bw="16" op_0_bw="8">
<![CDATA[
_ifconv15:13  %output_temp_15_load = load half* %output_temp_15_addr, align 2

]]></Node>
<StgValue><ssdm name="output_temp_15_load"/></StgValue>
</operation>

<operation id="2717" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3037" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
_ifconv15:14  %empty_341 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str131, i32 %tmp_455)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="2718" st_id="34" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3038" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
_ifconv15:15  %p_pn_s = select i1 %or_cond, half %tmp_839_load, half %output_temp_15_load

]]></Node>
<StgValue><ssdm name="p_pn_s"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="2719" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %acc_dat = fadd half %p_pn, %tmp_408

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="2720" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:16  %acc_dat_1 = fadd half %p_pn_1, %tmp_412

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="2721" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:16  %acc_dat_2 = fadd half %p_pn_2, %tmp_415

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="2722" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:16  %acc_dat_3 = fadd half %p_pn_3, %tmp_418

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="2723" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:16  %acc_dat_4 = fadd half %p_pn_4, %tmp_421

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="2724" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:16  %acc_dat_5 = fadd half %p_pn_5, %tmp_424

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="2725" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:16  %acc_dat_6 = fadd half %p_pn_6, %tmp_427

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="2726" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:16  %acc_dat_7 = fadd half %p_pn_7, %tmp_430

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="2727" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:16  %acc_dat_8 = fadd half %p_pn_8, %tmp_433

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="2728" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:16  %acc_dat_9 = fadd half %p_pn_9, %tmp_436

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="2729" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:16  %acc_dat_10 = fadd half %p_pn_10, %tmp_439

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="2730" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:16  %acc_dat_11 = fadd half %p_pn_11, %tmp_442

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="2731" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:16  %acc_dat_12 = fadd half %p_pn_12, %tmp_445

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="2732" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:16  %acc_dat_13 = fadd half %p_pn_13, %tmp_448

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="2733" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:16  %acc_dat_14 = fadd half %p_pn_14, %tmp_451

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>

<operation id="2734" st_id="35" stage="4" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:16  %acc_dat_s = fadd half %p_pn_s, %tmp_454

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="2735" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %acc_dat = fadd half %p_pn, %tmp_408

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="2736" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:16  %acc_dat_1 = fadd half %p_pn_1, %tmp_412

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="2737" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:16  %acc_dat_2 = fadd half %p_pn_2, %tmp_415

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="2738" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:16  %acc_dat_3 = fadd half %p_pn_3, %tmp_418

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="2739" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:16  %acc_dat_4 = fadd half %p_pn_4, %tmp_421

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="2740" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:16  %acc_dat_5 = fadd half %p_pn_5, %tmp_424

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="2741" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:16  %acc_dat_6 = fadd half %p_pn_6, %tmp_427

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="2742" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:16  %acc_dat_7 = fadd half %p_pn_7, %tmp_430

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="2743" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:16  %acc_dat_8 = fadd half %p_pn_8, %tmp_433

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="2744" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:16  %acc_dat_9 = fadd half %p_pn_9, %tmp_436

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="2745" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:16  %acc_dat_10 = fadd half %p_pn_10, %tmp_439

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="2746" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:16  %acc_dat_11 = fadd half %p_pn_11, %tmp_442

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="2747" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:16  %acc_dat_12 = fadd half %p_pn_12, %tmp_445

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="2748" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:16  %acc_dat_13 = fadd half %p_pn_13, %tmp_448

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="2749" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:16  %acc_dat_14 = fadd half %p_pn_14, %tmp_451

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>

<operation id="2750" st_id="36" stage="3" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:16  %acc_dat_s = fadd half %p_pn_s, %tmp_454

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="2751" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %acc_dat = fadd half %p_pn, %tmp_408

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="2752" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:16  %acc_dat_1 = fadd half %p_pn_1, %tmp_412

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="2753" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:16  %acc_dat_2 = fadd half %p_pn_2, %tmp_415

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="2754" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:16  %acc_dat_3 = fadd half %p_pn_3, %tmp_418

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="2755" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:16  %acc_dat_4 = fadd half %p_pn_4, %tmp_421

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="2756" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:16  %acc_dat_5 = fadd half %p_pn_5, %tmp_424

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="2757" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:16  %acc_dat_6 = fadd half %p_pn_6, %tmp_427

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="2758" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:16  %acc_dat_7 = fadd half %p_pn_7, %tmp_430

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="2759" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:16  %acc_dat_8 = fadd half %p_pn_8, %tmp_433

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="2760" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:16  %acc_dat_9 = fadd half %p_pn_9, %tmp_436

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="2761" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:16  %acc_dat_10 = fadd half %p_pn_10, %tmp_439

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="2762" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:16  %acc_dat_11 = fadd half %p_pn_11, %tmp_442

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="2763" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:16  %acc_dat_12 = fadd half %p_pn_12, %tmp_445

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="2764" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:16  %acc_dat_13 = fadd half %p_pn_13, %tmp_448

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="2765" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:16  %acc_dat_14 = fadd half %p_pn_14, %tmp_451

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>

<operation id="2766" st_id="37" stage="2" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:16  %acc_dat_s = fadd half %p_pn_s, %tmp_454

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="2767" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2574" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:16  %acc_dat = fadd half %p_pn, %tmp_408

]]></Node>
<StgValue><ssdm name="acc_dat"/></StgValue>
</operation>

<operation id="2768" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2605" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv1:16  %acc_dat_1 = fadd half %p_pn_1, %tmp_412

]]></Node>
<StgValue><ssdm name="acc_dat_1"/></StgValue>
</operation>

<operation id="2769" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2636" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv2:16  %acc_dat_2 = fadd half %p_pn_2, %tmp_415

]]></Node>
<StgValue><ssdm name="acc_dat_2"/></StgValue>
</operation>

<operation id="2770" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2667" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv3:16  %acc_dat_3 = fadd half %p_pn_3, %tmp_418

]]></Node>
<StgValue><ssdm name="acc_dat_3"/></StgValue>
</operation>

<operation id="2771" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2698" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv4:16  %acc_dat_4 = fadd half %p_pn_4, %tmp_421

]]></Node>
<StgValue><ssdm name="acc_dat_4"/></StgValue>
</operation>

<operation id="2772" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2729" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv5:16  %acc_dat_5 = fadd half %p_pn_5, %tmp_424

]]></Node>
<StgValue><ssdm name="acc_dat_5"/></StgValue>
</operation>

<operation id="2773" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2760" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv6:16  %acc_dat_6 = fadd half %p_pn_6, %tmp_427

]]></Node>
<StgValue><ssdm name="acc_dat_6"/></StgValue>
</operation>

<operation id="2774" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2791" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv7:16  %acc_dat_7 = fadd half %p_pn_7, %tmp_430

]]></Node>
<StgValue><ssdm name="acc_dat_7"/></StgValue>
</operation>

<operation id="2775" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2822" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv8:16  %acc_dat_8 = fadd half %p_pn_8, %tmp_433

]]></Node>
<StgValue><ssdm name="acc_dat_8"/></StgValue>
</operation>

<operation id="2776" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2853" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv9:16  %acc_dat_9 = fadd half %p_pn_9, %tmp_436

]]></Node>
<StgValue><ssdm name="acc_dat_9"/></StgValue>
</operation>

<operation id="2777" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2884" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv10:16  %acc_dat_10 = fadd half %p_pn_10, %tmp_439

]]></Node>
<StgValue><ssdm name="acc_dat_10"/></StgValue>
</operation>

<operation id="2778" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2915" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv11:16  %acc_dat_11 = fadd half %p_pn_11, %tmp_442

]]></Node>
<StgValue><ssdm name="acc_dat_11"/></StgValue>
</operation>

<operation id="2779" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2946" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv12:16  %acc_dat_12 = fadd half %p_pn_12, %tmp_445

]]></Node>
<StgValue><ssdm name="acc_dat_12"/></StgValue>
</operation>

<operation id="2780" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2977" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv13:16  %acc_dat_13 = fadd half %p_pn_13, %tmp_448

]]></Node>
<StgValue><ssdm name="acc_dat_13"/></StgValue>
</operation>

<operation id="2781" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3008" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv14:16  %acc_dat_14 = fadd half %p_pn_14, %tmp_451

]]></Node>
<StgValue><ssdm name="acc_dat_14"/></StgValue>
</operation>

<operation id="2782" st_id="38" stage="1" lat="4">
<core>HAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3039" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv15:16  %acc_dat_s = fadd half %p_pn_s, %tmp_454

]]></Node>
<StgValue><ssdm name="acc_dat_s"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="2783" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2577" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat, half* %output_temp_0_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2784" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2578" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2785" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_410 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2786" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2608" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_1, half* %output_temp_1_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2787" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2609" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2788" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_1 = fcmp olt half %acc_dat_1, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_1"/></StgValue>
</operation>

<operation id="2789" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2639" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_2, half* %output_temp_2_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2790" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2640" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2791" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_2 = fcmp olt half %acc_dat_2, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_2"/></StgValue>
</operation>

<operation id="2792" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2670" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_3, half* %output_temp_3_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2793" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2671" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %195

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2794" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_3 = fcmp olt half %acc_dat_3, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_3"/></StgValue>
</operation>

<operation id="2795" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2701" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_4, half* %output_temp_4_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2796" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2702" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2797" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_4 = fcmp olt half %acc_dat_4, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_4"/></StgValue>
</operation>

<operation id="2798" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2732" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_5, half* %output_temp_5_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2799" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2733" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2800" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_5 = fcmp olt half %acc_dat_5, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_5"/></StgValue>
</operation>

<operation id="2801" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2763" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_6, half* %output_temp_6_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2802" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2764" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2803" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_6 = fcmp olt half %acc_dat_6, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_6"/></StgValue>
</operation>

<operation id="2804" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2794" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_7, half* %output_temp_7_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2805" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2795" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %207

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2806" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_7 = fcmp olt half %acc_dat_7, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_7"/></StgValue>
</operation>

<operation id="2807" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2825" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_8, half* %output_temp_8_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2808" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2826" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2809" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_8 = fcmp olt half %acc_dat_8, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_8"/></StgValue>
</operation>

<operation id="2810" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2856" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_9, half* %output_temp_9_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2811" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2857" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2812" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_9 = fcmp olt half %acc_dat_9, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_9"/></StgValue>
</operation>

<operation id="2813" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2887" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_10, half* %output_temp_10_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2814" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2888" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2815" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_s = fcmp olt half %acc_dat_10, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_s"/></StgValue>
</operation>

<operation id="2816" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2918" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_11, half* %output_temp_11_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2817" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2919" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2818" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_10 = fcmp olt half %acc_dat_11, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_10"/></StgValue>
</operation>

<operation id="2819" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2949" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_12, half* %output_temp_12_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2820" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2950" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2821" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_11 = fcmp olt half %acc_dat_12, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_11"/></StgValue>
</operation>

<operation id="2822" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2980" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_13, half* %output_temp_13_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2823" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="2981" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2824" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_12 = fcmp olt half %acc_dat_13, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_12"/></StgValue>
</operation>

<operation id="2825" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3011" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_14, half* %output_temp_14_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2826" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3012" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2827" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_13 = fcmp olt half %acc_dat_14, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_13"/></StgValue>
</operation>

<operation id="2828" st_id="39" stage="1" lat="1">
<core>RAM_S2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3042" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:0  store half %acc_dat_s, half* %output_temp_15_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2829" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="3043" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %231

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2830" st_id="39" stage="3" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_14 = fcmp olt half %acc_dat_s, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_14"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="2831" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_410 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2832" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_1 = fcmp olt half %acc_dat_1, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_1"/></StgValue>
</operation>

<operation id="2833" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_2 = fcmp olt half %acc_dat_2, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_2"/></StgValue>
</operation>

<operation id="2834" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_3 = fcmp olt half %acc_dat_3, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_3"/></StgValue>
</operation>

<operation id="2835" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_4 = fcmp olt half %acc_dat_4, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_4"/></StgValue>
</operation>

<operation id="2836" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_5 = fcmp olt half %acc_dat_5, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_5"/></StgValue>
</operation>

<operation id="2837" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_6 = fcmp olt half %acc_dat_6, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_6"/></StgValue>
</operation>

<operation id="2838" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_7 = fcmp olt half %acc_dat_7, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_7"/></StgValue>
</operation>

<operation id="2839" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_8 = fcmp olt half %acc_dat_8, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_8"/></StgValue>
</operation>

<operation id="2840" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_9 = fcmp olt half %acc_dat_9, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_9"/></StgValue>
</operation>

<operation id="2841" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_s = fcmp olt half %acc_dat_10, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_s"/></StgValue>
</operation>

<operation id="2842" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_10 = fcmp olt half %acc_dat_11, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_10"/></StgValue>
</operation>

<operation id="2843" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_11 = fcmp olt half %acc_dat_12, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_11"/></StgValue>
</operation>

<operation id="2844" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_12 = fcmp olt half %acc_dat_13, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_12"/></StgValue>
</operation>

<operation id="2845" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_13 = fcmp olt half %acc_dat_14, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_13"/></StgValue>
</operation>

<operation id="2846" st_id="40" stage="2" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_14 = fcmp olt half %acc_dat_s, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_14"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="2847" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2580" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_410 = fcmp olt half %acc_dat, 0x0

]]></Node>
<StgValue><ssdm name="tmp_410"/></StgValue>
</operation>

<operation id="2848" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2581" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_411 = select i1 %tmp_410, half 0x0, half %acc_dat

]]></Node>
<StgValue><ssdm name="tmp_411"/></StgValue>
</operation>

<operation id="2849" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2582" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_0 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_0_V, half %tmp_411)

]]></Node>
<StgValue><ssdm name="full_n_i_0_0"/></StgValue>
</operation>

<operation id="2850" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_386" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2583" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %186

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2851" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2611" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_1 = fcmp olt half %acc_dat_1, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_1"/></StgValue>
</operation>

<operation id="2852" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2612" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_414 = select i1 %tmp_840_1, half 0x0, half %acc_dat_1

]]></Node>
<StgValue><ssdm name="tmp_414"/></StgValue>
</operation>

<operation id="2853" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2613" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_1 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_1_V, half %tmp_414)

]]></Node>
<StgValue><ssdm name="full_n_i_0_1"/></StgValue>
</operation>

<operation id="2854" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp20" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2614" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %189

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2855" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2642" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_2 = fcmp olt half %acc_dat_2, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_2"/></StgValue>
</operation>

<operation id="2856" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2643" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_417 = select i1 %tmp_840_2, half 0x0, half %acc_dat_2

]]></Node>
<StgValue><ssdm name="tmp_417"/></StgValue>
</operation>

<operation id="2857" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2644" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_2 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_2_V, half %tmp_417)

]]></Node>
<StgValue><ssdm name="full_n_i_0_2"/></StgValue>
</operation>

<operation id="2858" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_2" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2645" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %192

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2859" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2673" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_3 = fcmp olt half %acc_dat_3, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_3"/></StgValue>
</operation>

<operation id="2860" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2674" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_420 = select i1 %tmp_840_3, half 0x0, half %acc_dat_3

]]></Node>
<StgValue><ssdm name="tmp_420"/></StgValue>
</operation>

<operation id="2861" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2675" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_3 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_3_V, half %tmp_420)

]]></Node>
<StgValue><ssdm name="full_n_i_0_3"/></StgValue>
</operation>

<operation id="2862" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp21" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2676" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %195

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2863" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2704" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_4 = fcmp olt half %acc_dat_4, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_4"/></StgValue>
</operation>

<operation id="2864" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2705" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_423 = select i1 %tmp_840_4, half 0x0, half %acc_dat_4

]]></Node>
<StgValue><ssdm name="tmp_423"/></StgValue>
</operation>

<operation id="2865" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2706" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_4 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_4_V, half %tmp_423)

]]></Node>
<StgValue><ssdm name="full_n_i_0_4"/></StgValue>
</operation>

<operation id="2866" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_4" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2707" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %198

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2867" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2735" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_5 = fcmp olt half %acc_dat_5, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_5"/></StgValue>
</operation>

<operation id="2868" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2736" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_426 = select i1 %tmp_840_5, half 0x0, half %acc_dat_5

]]></Node>
<StgValue><ssdm name="tmp_426"/></StgValue>
</operation>

<operation id="2869" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2737" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_5 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_5_V, half %tmp_426)

]]></Node>
<StgValue><ssdm name="full_n_i_0_5"/></StgValue>
</operation>

<operation id="2870" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_5" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2738" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %201

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2871" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2766" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_6 = fcmp olt half %acc_dat_6, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_6"/></StgValue>
</operation>

<operation id="2872" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2767" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_429 = select i1 %tmp_840_6, half 0x0, half %acc_dat_6

]]></Node>
<StgValue><ssdm name="tmp_429"/></StgValue>
</operation>

<operation id="2873" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2768" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_6 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_6_V, half %tmp_429)

]]></Node>
<StgValue><ssdm name="full_n_i_0_6"/></StgValue>
</operation>

<operation id="2874" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_6" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2769" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %204

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2875" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2797" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_7 = fcmp olt half %acc_dat_7, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_7"/></StgValue>
</operation>

<operation id="2876" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2798" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_432 = select i1 %tmp_840_7, half 0x0, half %acc_dat_7

]]></Node>
<StgValue><ssdm name="tmp_432"/></StgValue>
</operation>

<operation id="2877" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2799" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_7 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_7_V, half %tmp_432)

]]></Node>
<StgValue><ssdm name="full_n_i_0_7"/></StgValue>
</operation>

<operation id="2878" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp22" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2800" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %207

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2879" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2828" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_8 = fcmp olt half %acc_dat_8, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_8"/></StgValue>
</operation>

<operation id="2880" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2829" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_435 = select i1 %tmp_840_8, half 0x0, half %acc_dat_8

]]></Node>
<StgValue><ssdm name="tmp_435"/></StgValue>
</operation>

<operation id="2881" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2830" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_8 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_8_V, half %tmp_435)

]]></Node>
<StgValue><ssdm name="full_n_i_0_8"/></StgValue>
</operation>

<operation id="2882" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_8" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2831" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %210

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2883" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2859" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_9 = fcmp olt half %acc_dat_9, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_9"/></StgValue>
</operation>

<operation id="2884" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2860" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_438 = select i1 %tmp_840_9, half 0x0, half %acc_dat_9

]]></Node>
<StgValue><ssdm name="tmp_438"/></StgValue>
</operation>

<operation id="2885" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2861" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_9 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_9_V, half %tmp_438)

]]></Node>
<StgValue><ssdm name="full_n_i_0_9"/></StgValue>
</operation>

<operation id="2886" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_9" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2862" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %213

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2887" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2890" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_s = fcmp olt half %acc_dat_10, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_s"/></StgValue>
</operation>

<operation id="2888" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2891" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_441 = select i1 %tmp_840_s, half 0x0, half %acc_dat_10

]]></Node>
<StgValue><ssdm name="tmp_441"/></StgValue>
</operation>

<operation id="2889" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2892" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_10 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_10_V, half %tmp_441)

]]></Node>
<StgValue><ssdm name="full_n_i_0_10"/></StgValue>
</operation>

<operation id="2890" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_s" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2893" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %216

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2891" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2921" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_10 = fcmp olt half %acc_dat_11, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_10"/></StgValue>
</operation>

<operation id="2892" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2922" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_444 = select i1 %tmp_840_10, half 0x0, half %acc_dat_11

]]></Node>
<StgValue><ssdm name="tmp_444"/></StgValue>
</operation>

<operation id="2893" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2923" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_11 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_11_V, half %tmp_444)

]]></Node>
<StgValue><ssdm name="full_n_i_0_11"/></StgValue>
</operation>

<operation id="2894" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_1" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2924" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %219

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2895" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2952" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_11 = fcmp olt half %acc_dat_12, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_11"/></StgValue>
</operation>

<operation id="2896" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2953" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_447 = select i1 %tmp_840_11, half 0x0, half %acc_dat_12

]]></Node>
<StgValue><ssdm name="tmp_447"/></StgValue>
</operation>

<operation id="2897" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2954" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_12 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_12_V, half %tmp_447)

]]></Node>
<StgValue><ssdm name="full_n_i_0_12"/></StgValue>
</operation>

<operation id="2898" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_3" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2955" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %222

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2899" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2983" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_12 = fcmp olt half %acc_dat_13, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_12"/></StgValue>
</operation>

<operation id="2900" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2984" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_450 = select i1 %tmp_840_12, half 0x0, half %acc_dat_13

]]></Node>
<StgValue><ssdm name="tmp_450"/></StgValue>
</operation>

<operation id="2901" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2985" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_13 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_13_V, half %tmp_450)

]]></Node>
<StgValue><ssdm name="full_n_i_0_13"/></StgValue>
</operation>

<operation id="2902" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_7" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="2986" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %225

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2903" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3014" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_13 = fcmp olt half %acc_dat_14, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_13"/></StgValue>
</operation>

<operation id="2904" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3015" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_453 = select i1 %tmp_840_13, half 0x0, half %acc_dat_14

]]></Node>
<StgValue><ssdm name="tmp_453"/></StgValue>
</operation>

<operation id="2905" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3016" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_14 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_14_V, half %tmp_453)

]]></Node>
<StgValue><ssdm name="full_n_i_0_14"/></StgValue>
</operation>

<operation id="2906" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_802_10" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3017" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %228

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2907" st_id="41" stage="1" lat="3">
<core>HCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3045" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %tmp_840_14 = fcmp olt half %acc_dat_s, 0x0

]]></Node>
<StgValue><ssdm name="tmp_840_14"/></StgValue>
</operation>

<operation id="2908" st_id="41" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3046" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:1  %tmp_456 = select i1 %tmp_840_14, half 0x0, half %acc_dat_s

]]></Node>
<StgValue><ssdm name="tmp_456"/></StgValue>
</operation>

<operation id="2909" st_id="41" stage="1" lat="1">
<core>FIFO_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3047" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
:2  %full_n_i_0_15 = call i1 @_ssdm_op_NbWrite.ap_fifo.volatile.halfP(half* %output_buffer_15_V, half %tmp_456)

]]></Node>
<StgValue><ssdm name="full_n_i_0_15"/></StgValue>
</operation>

<operation id="2910" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp23" val="1"/>
<literal name="tmp_404" val="1"/>
<literal name="icmp24" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3048" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %231

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="2911" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3057" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="2912" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3059" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:0  %input_regs_37_3 = phi half [ 0x0, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_37_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_37_3"/></StgValue>
</operation>

<operation id="2913" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3060" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:1  %input_regs_36_3 = phi half [ %input_regs_37_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_36_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_36_3"/></StgValue>
</operation>

<operation id="2914" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3061" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:2  %input_regs_35_3 = phi half [ %input_regs_36_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_35_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_35_3"/></StgValue>
</operation>

<operation id="2915" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3062" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:3  %input_regs_34_3 = phi half [ %input_regs_35_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_34_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_34_3"/></StgValue>
</operation>

<operation id="2916" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3063" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:4  %input_regs_33_3 = phi half [ %input_regs_34_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_33_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_33_3"/></StgValue>
</operation>

<operation id="2917" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3064" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:5  %input_regs_32_3 = phi half [ %input_regs_33_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_32_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_32_3"/></StgValue>
</operation>

<operation id="2918" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3065" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:6  %input_regs_31_3 = phi half [ %input_regs_32_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_31_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_31_3"/></StgValue>
</operation>

<operation id="2919" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3066" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:7  %input_regs_30_3 = phi half [ %input_regs_31_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_30_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_30_3"/></StgValue>
</operation>

<operation id="2920" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3067" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:8  %input_regs_29_3 = phi half [ %input_regs_30_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_29_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_29_3"/></StgValue>
</operation>

<operation id="2921" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3068" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:9  %input_regs_28_3 = phi half [ %input_regs_29_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_28_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_28_3"/></StgValue>
</operation>

<operation id="2922" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3069" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:10  %input_regs_27_3 = phi half [ %input_regs_28_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_27_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_27_3"/></StgValue>
</operation>

<operation id="2923" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3070" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:11  %input_regs_26_3 = phi half [ %input_regs_27_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_26_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_26_3"/></StgValue>
</operation>

<operation id="2924" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3071" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:12  %input_regs_25_3 = phi half [ %input_regs_26_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_25_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_25_3"/></StgValue>
</operation>

<operation id="2925" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3072" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:13  %input_regs_24_3 = phi half [ %input_regs_25_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_24_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_24_3"/></StgValue>
</operation>

<operation id="2926" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3073" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:14  %input_regs_23_3 = phi half [ %input_regs_24_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_23_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_23_3"/></StgValue>
</operation>

<operation id="2927" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3074" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:15  %input_regs_22_3 = phi half [ %input_regs_23_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_22_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_22_3"/></StgValue>
</operation>

<operation id="2928" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3075" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:16  %input_regs_21_3 = phi half [ %input_regs_22_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_21_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_21_3"/></StgValue>
</operation>

<operation id="2929" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3076" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:17  %input_regs_20_3 = phi half [ %input_regs_21_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_20_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_20_3"/></StgValue>
</operation>

<operation id="2930" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3077" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:18  %input_regs_19_3 = phi half [ %input_regs_20_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_19_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_19_3"/></StgValue>
</operation>

<operation id="2931" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3078" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:19  %input_regs_18_3 = phi half [ %input_regs_19_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_18_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_18_3"/></StgValue>
</operation>

<operation id="2932" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3079" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:20  %input_regs_17_3 = phi half [ %input_regs_18_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_17_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_17_3"/></StgValue>
</operation>

<operation id="2933" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3080" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:21  %input_regs_16_3 = phi half [ %input_regs_17_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_16_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_16_3"/></StgValue>
</operation>

<operation id="2934" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3081" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:22  %input_regs_15_3 = phi half [ %input_regs_16_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_15_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_15_3"/></StgValue>
</operation>

<operation id="2935" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3082" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:23  %input_regs_14_3 = phi half [ %input_regs_15_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_14_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_14_3"/></StgValue>
</operation>

<operation id="2936" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3083" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:24  %input_regs_13_3 = phi half [ %input_regs_14_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_13_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_13_3"/></StgValue>
</operation>

<operation id="2937" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3084" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:25  %input_regs_12_3 = phi half [ %input_regs_13_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_12_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_12_3"/></StgValue>
</operation>

<operation id="2938" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3085" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:26  %input_regs_11_3 = phi half [ %input_regs_12_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_11_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_11_3"/></StgValue>
</operation>

<operation id="2939" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3086" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:27  %input_regs_10_3 = phi half [ %input_regs_11_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_10_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_10_3"/></StgValue>
</operation>

<operation id="2940" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3087" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:28  %input_regs_9_3 = phi half [ %input_regs_10_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_9_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_9_3"/></StgValue>
</operation>

<operation id="2941" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3088" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:29  %input_regs_8_3 = phi half [ %input_regs_9_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_8_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_8_3"/></StgValue>
</operation>

<operation id="2942" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3089" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:30  %input_regs_7_3 = phi half [ %input_regs_8_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_7_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_7_3"/></StgValue>
</operation>

<operation id="2943" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3090" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:31  %input_regs_6_3 = phi half [ %input_regs_7_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_6_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_6_3"/></StgValue>
</operation>

<operation id="2944" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3091" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:32  %input_regs_5_3 = phi half [ %input_regs_6_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_5_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_5_3"/></StgValue>
</operation>

<operation id="2945" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3092" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:33  %input_regs_4_3 = phi half [ %input_regs_5_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_4_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_4_3"/></StgValue>
</operation>

<operation id="2946" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3093" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:34  %input_regs_3_3 = phi half [ %input_regs_4_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_3_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_3_3"/></StgValue>
</operation>

<operation id="2947" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3094" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:35  %input_regs_2_3 = phi half [ %input_regs_3_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_2_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_2_3"/></StgValue>
</operation>

<operation id="2948" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3095" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:36  %input_regs_1_3_343 = phi half [ %input_regs_2_3, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_1_2, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1_3_343"/></StgValue>
</operation>

<operation id="2949" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3096" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader:37  %input_regs_1_7 = phi half [ %input_regs_1_3_343, %"input_regs_shift<16, 3>.exit" ], [ %input_regs_1_6, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="input_regs_1_7"/></StgValue>
</operation>

<operation id="2950" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3097" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
.preheader:38  %shift_cnt_c5 = phi i31 [ %shift_cnt_c_3, %"input_regs_shift<16, 3>.exit" ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="shift_cnt_c5"/></StgValue>
</operation>

<operation id="2951" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3098" bw="32" op_0_bw="31">
<![CDATA[
.preheader:39  %shift_cnt_c5_cast = zext i31 %shift_cnt_c5 to i32

]]></Node>
<StgValue><ssdm name="shift_cnt_c5_cast"/></StgValue>
</operation>

<operation id="2952" st_id="43" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3099" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader:40  %tmp_405 = icmp slt i32 %shift_cnt_c5_cast, %tmp_385

]]></Node>
<StgValue><ssdm name="tmp_405"/></StgValue>
</operation>

<operation id="2953" st_id="43" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3100" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
.preheader:41  %shift_cnt_c_3 = add i31 %shift_cnt_c5, 1

]]></Node>
<StgValue><ssdm name="shift_cnt_c_3"/></StgValue>
</operation>

<operation id="2954" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3101" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:42  br i1 %tmp_405, label %"input_regs_shift<16, 3>.exit", label %234

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2955" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3103" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:0  %tmp_406 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str286)

]]></Node>
<StgValue><ssdm name="tmp_406"/></StgValue>
</operation>

<operation id="2956" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:1  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 31, i32 15, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2957" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3105" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:2  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="2958" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3106" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
input_regs_shift<16, 3>.exit:3  %empty_344 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str286, i32 %tmp_406)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="2959" st_id="43" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_405" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="3107" bw="0" op_0_bw="0">
<![CDATA[
input_regs_shift<16, 3>.exit:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="2960" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3109" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_345 = call i32 (...)* @_ssdm_op_SpecRegionEnd([6 x i8]* @p_str84, i32 %tmp_399)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="2961" st_id="44" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3110" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader57

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
