

================================================================
== Vitis HLS Report for 'load_vec_16'
================================================================
* Date:           Thu Oct  2 22:23:23 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        llama_layer_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.661 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+------+------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval  | Pipeline|
    |   min   |   max   |    min   |    max   |  min |  max |   Type  |
    +---------+---------+----------+----------+------+------+---------+
    |     1585|     1585|  6.340 us|  6.340 us|  1585|  1585|       no|
    +---------+---------+----------+----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1   |     1584|     1584|        33|          -|          -|    48|        no|
        | + VITIS_LOOP_15_2  |       31|       31|         2|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       37|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      160|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       46|     -|
|Register             |        -|      -|       34|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       34|      243|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |sparsemux_33_4_32_1_1_U1119  |sparsemux_33_4_32_1_1  |        0|   0|  0|  160|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+
    |Total                        |                       |        0|   0|  0|  160|    0|
    +-----------------------------+-----------------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_590_p2    |         +|   0|  0|  10|          10|           5|
    |add_ln15_2_fu_579_p2  |         +|   0|  0|  10|          10|          10|
    |add_ln15_fu_565_p2    |         +|   0|  0|   6|           5|           1|
    |icmp_ln13_fu_377_p2   |      icmp|   0|  0|   6|          10|          10|
    |icmp_ln15_fu_584_p2   |      icmp|   0|  0|   3|           5|           6|
    |ap_block_state1       |        or|   0|  0|   2|           1|           1|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  37|          41|          33|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |add5_in_reg_349   |  16|          2|   10|         20|
    |ap_NS_fsm         |   3|          5|    1|          5|
    |ap_done           |   1|          2|    1|          2|
    |i_fu_130          |  16|          2|   10|         20|
    |j_reg_358         |   8|          2|    4|          8|
    |real_start        |   1|          2|    1|          2|
    |vec_stream_blk_n  |   1|          2|    1|          2|
    +------------------+----+-----------+-----+-----------+
    |Total             |  46|         17|   28|         59|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add5_in_reg_349     |  10|   0|   10|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |ap_done_reg         |   1|   0|    1|          0|
    |i_fu_130            |  10|   0|   10|          0|
    |j_reg_358           |   4|   0|    4|          0|
    |start_once_reg      |   1|   0|    1|          0|
    |trunc_ln15_reg_613  |   4|   0|    4|          0|
    +--------------------+----+----+-----+-----------+
    |Total               |  34|   0|   34|          0|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|   load_vec.16|  return value|
|vec_0_address0             |  out|    6|   ap_stable|         vec_0|         array|
|vec_0_ce0                  |  out|    1|   ap_stable|         vec_0|         array|
|vec_0_q0                   |   in|   32|   ap_stable|         vec_0|         array|
|vec_1_address0             |  out|    6|   ap_stable|         vec_1|         array|
|vec_1_ce0                  |  out|    1|   ap_stable|         vec_1|         array|
|vec_1_q0                   |   in|   32|   ap_stable|         vec_1|         array|
|vec_2_address0             |  out|    6|   ap_stable|         vec_2|         array|
|vec_2_ce0                  |  out|    1|   ap_stable|         vec_2|         array|
|vec_2_q0                   |   in|   32|   ap_stable|         vec_2|         array|
|vec_3_address0             |  out|    6|   ap_stable|         vec_3|         array|
|vec_3_ce0                  |  out|    1|   ap_stable|         vec_3|         array|
|vec_3_q0                   |   in|   32|   ap_stable|         vec_3|         array|
|vec_4_address0             |  out|    6|   ap_stable|         vec_4|         array|
|vec_4_ce0                  |  out|    1|   ap_stable|         vec_4|         array|
|vec_4_q0                   |   in|   32|   ap_stable|         vec_4|         array|
|vec_5_address0             |  out|    6|   ap_stable|         vec_5|         array|
|vec_5_ce0                  |  out|    1|   ap_stable|         vec_5|         array|
|vec_5_q0                   |   in|   32|   ap_stable|         vec_5|         array|
|vec_6_address0             |  out|    6|   ap_stable|         vec_6|         array|
|vec_6_ce0                  |  out|    1|   ap_stable|         vec_6|         array|
|vec_6_q0                   |   in|   32|   ap_stable|         vec_6|         array|
|vec_7_address0             |  out|    6|   ap_stable|         vec_7|         array|
|vec_7_ce0                  |  out|    1|   ap_stable|         vec_7|         array|
|vec_7_q0                   |   in|   32|   ap_stable|         vec_7|         array|
|vec_8_address0             |  out|    6|   ap_stable|         vec_8|         array|
|vec_8_ce0                  |  out|    1|   ap_stable|         vec_8|         array|
|vec_8_q0                   |   in|   32|   ap_stable|         vec_8|         array|
|vec_9_address0             |  out|    6|   ap_stable|         vec_9|         array|
|vec_9_ce0                  |  out|    1|   ap_stable|         vec_9|         array|
|vec_9_q0                   |   in|   32|   ap_stable|         vec_9|         array|
|vec_10_address0            |  out|    6|   ap_stable|        vec_10|         array|
|vec_10_ce0                 |  out|    1|   ap_stable|        vec_10|         array|
|vec_10_q0                  |   in|   32|   ap_stable|        vec_10|         array|
|vec_11_address0            |  out|    6|   ap_stable|        vec_11|         array|
|vec_11_ce0                 |  out|    1|   ap_stable|        vec_11|         array|
|vec_11_q0                  |   in|   32|   ap_stable|        vec_11|         array|
|vec_12_address0            |  out|    6|   ap_stable|        vec_12|         array|
|vec_12_ce0                 |  out|    1|   ap_stable|        vec_12|         array|
|vec_12_q0                  |   in|   32|   ap_stable|        vec_12|         array|
|vec_13_address0            |  out|    6|   ap_stable|        vec_13|         array|
|vec_13_ce0                 |  out|    1|   ap_stable|        vec_13|         array|
|vec_13_q0                  |   in|   32|   ap_stable|        vec_13|         array|
|vec_14_address0            |  out|    6|   ap_stable|        vec_14|         array|
|vec_14_ce0                 |  out|    1|   ap_stable|        vec_14|         array|
|vec_14_q0                  |   in|   32|   ap_stable|        vec_14|         array|
|vec_15_address0            |  out|    6|   ap_stable|        vec_15|         array|
|vec_15_ce0                 |  out|    1|   ap_stable|        vec_15|         array|
|vec_15_q0                  |   in|   32|   ap_stable|        vec_15|         array|
|vec_stream_din             |  out|   32|     ap_fifo|    vec_stream|       pointer|
|vec_stream_full_n          |   in|    1|     ap_fifo|    vec_stream|       pointer|
|vec_stream_write           |  out|    1|     ap_fifo|    vec_stream|       pointer|
|vec_stream_num_data_valid  |   in|    8|     ap_fifo|    vec_stream|       pointer|
|vec_stream_fifo_cap        |   in|    8|     ap_fifo|    vec_stream|       pointer|
+---------------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 3 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.39>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [kernel_MatMul.cpp:13]   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_15, i1 1, void @p_str"   --->   Operation 6 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_14, i1 1, void @p_str"   --->   Operation 7 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_13, i1 1, void @p_str"   --->   Operation 8 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_12, i1 1, void @p_str"   --->   Operation 9 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_11, i1 1, void @p_str"   --->   Operation 10 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_10, i1 1, void @p_str"   --->   Operation 11 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_9, i1 1, void @p_str"   --->   Operation 12 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_8, i1 1, void @p_str"   --->   Operation 13 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_7, i1 1, void @p_str"   --->   Operation 14 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_6, i1 1, void @p_str"   --->   Operation 15 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_5, i1 1, void @p_str"   --->   Operation 16 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_4, i1 1, void @p_str"   --->   Operation 17 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_3, i1 1, void @p_str"   --->   Operation 18 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_2, i1 1, void @p_str"   --->   Operation 19 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_1, i1 1, void @p_str"   --->   Operation 20 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specstablecontent_ln0 = specstablecontent void @_ssdm_op_SpecStableContent, i32 %vec_0, i1 1, void @p_str"   --->   Operation 21 'specstablecontent' 'specstablecontent_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_0, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_1, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_2, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_3, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_4, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_5, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_6, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_7, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_8, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_9, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_10, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_11, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_12, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_13, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_14, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %vec_15, i64 666, i64 22, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %vec_stream, void @empty_69, i32 0, i32 0, void @empty_107, i32 0, i32 0, void @empty_107, void @empty_107, void @empty_107, i32 0, i32 0, i32 0, i32 0, void @empty_107, void @empty_107, i32 4294967295, i32 0, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 0, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 39 'store' 'store_ln13' <Predicate = true> <Delay = 0.39>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [kernel_MatMul.cpp:13]   --->   Operation 40 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.98>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%i_10 = load i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 41 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.59ns)   --->   "%icmp_ln13 = icmp_ult  i10 %i_10, i10 768" [kernel_MatMul.cpp:13]   --->   Operation 42 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %for.end9, void %VITIS_LOOP_15_2.split" [kernel_MatMul.cpp:13]   --->   Operation 43 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_107" [kernel_MatMul.cpp:14]   --->   Operation 44 'specpipeline' 'specpipeline_ln14' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48" [kernel_MatMul.cpp:13]   --->   Operation 45 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_90" [kernel_MatMul.cpp:13]   --->   Operation 46 'specloopname' 'specloopname_ln13' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.39ns)   --->   "%br_ln15 = br void %for.inc" [kernel_MatMul.cpp:15]   --->   Operation 47 'br' 'br_ln15' <Predicate = (icmp_ln13)> <Delay = 0.39>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%ret_ln20 = ret" [kernel_MatMul.cpp:20]   --->   Operation 48 'ret' 'ret_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.04>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%add5_in = phi i10 %i_10, void %VITIS_LOOP_15_2.split, i10 %add_ln15_2, void %for.inc"   --->   Operation 49 'phi' 'add5_in' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln15 = trunc i10 %add5_in" [kernel_MatMul.cpp:15]   --->   Operation 50 'trunc' 'trunc_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i6 @_ssdm_op_PartSelect.i6.i10.i32.i32, i10 %add5_in, i32 4, i32 9" [kernel_MatMul.cpp:15]   --->   Operation 51 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i6 %lshr_ln" [kernel_MatMul.cpp:15]   --->   Operation 52 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%vec_0_addr = getelementptr i32 %vec_0, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 53 'getelementptr' 'vec_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%vec_1_addr = getelementptr i32 %vec_1, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 54 'getelementptr' 'vec_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%vec_2_addr = getelementptr i32 %vec_2, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 55 'getelementptr' 'vec_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%vec_3_addr = getelementptr i32 %vec_3, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 56 'getelementptr' 'vec_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%vec_4_addr = getelementptr i32 %vec_4, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 57 'getelementptr' 'vec_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%vec_5_addr = getelementptr i32 %vec_5, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 58 'getelementptr' 'vec_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%vec_6_addr = getelementptr i32 %vec_6, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 59 'getelementptr' 'vec_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%vec_7_addr = getelementptr i32 %vec_7, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 60 'getelementptr' 'vec_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%vec_8_addr = getelementptr i32 %vec_8, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 61 'getelementptr' 'vec_8_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%vec_9_addr = getelementptr i32 %vec_9, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 62 'getelementptr' 'vec_9_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%vec_10_addr = getelementptr i32 %vec_10, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 63 'getelementptr' 'vec_10_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%vec_11_addr = getelementptr i32 %vec_11, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 64 'getelementptr' 'vec_11_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%vec_12_addr = getelementptr i32 %vec_12, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 65 'getelementptr' 'vec_12_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%vec_13_addr = getelementptr i32 %vec_13, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 66 'getelementptr' 'vec_13_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%vec_14_addr = getelementptr i32 %vec_14, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 67 'getelementptr' 'vec_14_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%vec_15_addr = getelementptr i32 %vec_15, i64 0, i64 %zext_ln15" [kernel_MatMul.cpp:17]   --->   Operation 68 'getelementptr' 'vec_15_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_0_load = muxlogic i6 %vec_0_addr"   --->   Operation 69 'muxlogic' 'muxLogicRAMAddr_to_vec_0_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 70 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_0_load = load i6 %vec_0_addr" [kernel_MatMul.cpp:17]   --->   Operation 70 'load' 'vec_0_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 71 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_1_load = muxlogic i6 %vec_1_addr"   --->   Operation 71 'muxlogic' 'muxLogicRAMAddr_to_vec_1_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 72 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_1_load = load i6 %vec_1_addr" [kernel_MatMul.cpp:17]   --->   Operation 72 'load' 'vec_1_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 73 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_2_load = muxlogic i6 %vec_2_addr"   --->   Operation 73 'muxlogic' 'muxLogicRAMAddr_to_vec_2_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 74 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_2_load = load i6 %vec_2_addr" [kernel_MatMul.cpp:17]   --->   Operation 74 'load' 'vec_2_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 75 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_3_load = muxlogic i6 %vec_3_addr"   --->   Operation 75 'muxlogic' 'muxLogicRAMAddr_to_vec_3_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 76 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_3_load = load i6 %vec_3_addr" [kernel_MatMul.cpp:17]   --->   Operation 76 'load' 'vec_3_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 77 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_4_load = muxlogic i6 %vec_4_addr"   --->   Operation 77 'muxlogic' 'muxLogicRAMAddr_to_vec_4_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_4_load = load i6 %vec_4_addr" [kernel_MatMul.cpp:17]   --->   Operation 78 'load' 'vec_4_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 79 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_5_load = muxlogic i6 %vec_5_addr"   --->   Operation 79 'muxlogic' 'muxLogicRAMAddr_to_vec_5_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 80 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_5_load = load i6 %vec_5_addr" [kernel_MatMul.cpp:17]   --->   Operation 80 'load' 'vec_5_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 81 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_6_load = muxlogic i6 %vec_6_addr"   --->   Operation 81 'muxlogic' 'muxLogicRAMAddr_to_vec_6_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 82 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_6_load = load i6 %vec_6_addr" [kernel_MatMul.cpp:17]   --->   Operation 82 'load' 'vec_6_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 83 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_7_load = muxlogic i6 %vec_7_addr"   --->   Operation 83 'muxlogic' 'muxLogicRAMAddr_to_vec_7_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 84 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_7_load = load i6 %vec_7_addr" [kernel_MatMul.cpp:17]   --->   Operation 84 'load' 'vec_7_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 85 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_8_load = muxlogic i6 %vec_8_addr"   --->   Operation 85 'muxlogic' 'muxLogicRAMAddr_to_vec_8_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 86 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_8_load = load i6 %vec_8_addr" [kernel_MatMul.cpp:17]   --->   Operation 86 'load' 'vec_8_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 87 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_9_load = muxlogic i6 %vec_9_addr"   --->   Operation 87 'muxlogic' 'muxLogicRAMAddr_to_vec_9_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 88 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_9_load = load i6 %vec_9_addr" [kernel_MatMul.cpp:17]   --->   Operation 88 'load' 'vec_9_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 89 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_10_load = muxlogic i6 %vec_10_addr"   --->   Operation 89 'muxlogic' 'muxLogicRAMAddr_to_vec_10_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 90 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_10_load = load i6 %vec_10_addr" [kernel_MatMul.cpp:17]   --->   Operation 90 'load' 'vec_10_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 91 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_11_load = muxlogic i6 %vec_11_addr"   --->   Operation 91 'muxlogic' 'muxLogicRAMAddr_to_vec_11_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 92 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_11_load = load i6 %vec_11_addr" [kernel_MatMul.cpp:17]   --->   Operation 92 'load' 'vec_11_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 93 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_12_load = muxlogic i6 %vec_12_addr"   --->   Operation 93 'muxlogic' 'muxLogicRAMAddr_to_vec_12_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 94 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_12_load = load i6 %vec_12_addr" [kernel_MatMul.cpp:17]   --->   Operation 94 'load' 'vec_12_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 95 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_13_load = muxlogic i6 %vec_13_addr"   --->   Operation 95 'muxlogic' 'muxLogicRAMAddr_to_vec_13_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 96 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_13_load = load i6 %vec_13_addr" [kernel_MatMul.cpp:17]   --->   Operation 96 'load' 'vec_13_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 97 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_14_load = muxlogic i6 %vec_14_addr"   --->   Operation 97 'muxlogic' 'muxLogicRAMAddr_to_vec_14_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 98 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_14_load = load i6 %vec_14_addr" [kernel_MatMul.cpp:17]   --->   Operation 98 'load' 'vec_14_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_3 : Operation 99 [1/1] (0.42ns) (share mux size 2)   --->   "%muxLogicRAMAddr_to_vec_15_load = muxlogic i6 %vec_15_addr"   --->   Operation 99 'muxlogic' 'muxLogicRAMAddr_to_vec_15_load' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 100 [2/2] (0.62ns) (share mux size 3)   --->   "%vec_15_load = load i6 %vec_15_addr" [kernel_MatMul.cpp:17]   --->   Operation 100 'load' 'vec_15_load' <Predicate = true> <Delay = 0.62> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>

State 4 <SV = 3> <Delay = 2.66>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%j = phi i4 0, void %VITIS_LOOP_15_2.split, i4 %trunc_ln15_2, void %for.inc" [kernel_MatMul.cpp:15]   --->   Operation 101 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln15_3 = zext i4 %j" [kernel_MatMul.cpp:15]   --->   Operation 102 'zext' 'zext_ln15_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln15 = specloopname void @_ssdm_op_SpecLoopName, void @empty_89" [kernel_MatMul.cpp:15]   --->   Operation 103 'specloopname' 'specloopname_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_0_load = load i6 %vec_0_addr" [kernel_MatMul.cpp:17]   --->   Operation 104 'load' 'vec_0_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 105 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_1_load = load i6 %vec_1_addr" [kernel_MatMul.cpp:17]   --->   Operation 105 'load' 'vec_1_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 106 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_2_load = load i6 %vec_2_addr" [kernel_MatMul.cpp:17]   --->   Operation 106 'load' 'vec_2_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 107 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_3_load = load i6 %vec_3_addr" [kernel_MatMul.cpp:17]   --->   Operation 107 'load' 'vec_3_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 108 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_4_load = load i6 %vec_4_addr" [kernel_MatMul.cpp:17]   --->   Operation 108 'load' 'vec_4_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 109 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_5_load = load i6 %vec_5_addr" [kernel_MatMul.cpp:17]   --->   Operation 109 'load' 'vec_5_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 110 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_6_load = load i6 %vec_6_addr" [kernel_MatMul.cpp:17]   --->   Operation 110 'load' 'vec_6_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 111 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_7_load = load i6 %vec_7_addr" [kernel_MatMul.cpp:17]   --->   Operation 111 'load' 'vec_7_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 112 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_8_load = load i6 %vec_8_addr" [kernel_MatMul.cpp:17]   --->   Operation 112 'load' 'vec_8_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 113 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_9_load = load i6 %vec_9_addr" [kernel_MatMul.cpp:17]   --->   Operation 113 'load' 'vec_9_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 114 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_10_load = load i6 %vec_10_addr" [kernel_MatMul.cpp:17]   --->   Operation 114 'load' 'vec_10_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 115 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_11_load = load i6 %vec_11_addr" [kernel_MatMul.cpp:17]   --->   Operation 115 'load' 'vec_11_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 116 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_12_load = load i6 %vec_12_addr" [kernel_MatMul.cpp:17]   --->   Operation 116 'load' 'vec_12_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 117 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_13_load = load i6 %vec_13_addr" [kernel_MatMul.cpp:17]   --->   Operation 117 'load' 'vec_13_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 118 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_14_load = load i6 %vec_14_addr" [kernel_MatMul.cpp:17]   --->   Operation 118 'load' 'vec_14_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 119 [1/2] ( I:0.88ns O:0.88ns ) (share mux size 3)   --->   "%vec_15_load = load i6 %vec_15_addr" [kernel_MatMul.cpp:17]   --->   Operation 119 'load' 'vec_15_load' <Predicate = true> <Delay = 0.88> <CoreInst = "RAM_2P_BRAM">   --->   Core 97 'RAM_2P_BRAM' <Latency = 1> <II = 1> <Delay = 0.88> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_4 : Operation 120 [1/1] (0.79ns)   --->   "%tmp = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.16float.float.i4, i4 0, i32 %vec_0_load, i4 1, i32 %vec_1_load, i4 2, i32 %vec_2_load, i4 3, i32 %vec_3_load, i4 4, i32 %vec_4_load, i4 5, i32 %vec_5_load, i4 6, i32 %vec_6_load, i4 7, i32 %vec_7_load, i4 8, i32 %vec_8_load, i4 9, i32 %vec_9_load, i4 10, i32 %vec_10_load, i4 11, i32 %vec_11_load, i4 12, i32 %vec_12_load, i4 13, i32 %vec_13_load, i4 14, i32 %vec_14_load, i4 15, i32 %vec_15_load, i32 <undef>, i4 %trunc_ln15" [kernel_MatMul.cpp:17]   --->   Operation 120 'sparsemux' 'tmp' <Predicate = true> <Delay = 0.79> <CoreInst = "BinarySparseMux_DontCare">   --->   Core 150 'BinarySparseMux_DontCare' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 0> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns)   --->   "%bitcast_ln17 = bitcast i32 %tmp" [kernel_MatMul.cpp:17]   --->   Operation 121 'bitcast' 'bitcast_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%muxLogicFIFOData_to_write_ln17 = muxlogic i32 %bitcast_ln17"   --->   Operation 122 'muxlogic' 'muxLogicFIFOData_to_write_ln17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 123 [1/1] ( I:0.98ns O:0.98ns )   --->   "%write_ln17 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %vec_stream, i32 %bitcast_ln17" [kernel_MatMul.cpp:17]   --->   Operation 123 'write' 'write_ln17' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO">   --->   Core 81 'FIFO' <Latency = 0> <II = 1> <Delay = 1.12> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 128> <FIFO>
ST_4 : Operation 124 [1/1] (0.66ns)   --->   "%add_ln15 = add i5 %zext_ln15_3, i5 1" [kernel_MatMul.cpp:15]   --->   Operation 124 'add' 'add_ln15' <Predicate = true> <Delay = 0.66> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%trunc_ln15_2 = trunc i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 125 'trunc' 'trunc_ln15_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln15_4 = zext i5 %add_ln15" [kernel_MatMul.cpp:15]   --->   Operation 126 'zext' 'zext_ln15_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 127 [1/1] (0.71ns)   --->   "%add_ln15_2 = add i10 %i_10, i10 %zext_ln15_4" [kernel_MatMul.cpp:15]   --->   Operation 127 'add' 'add_ln15_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 128 [1/1] (0.49ns)   --->   "%icmp_ln15 = icmp_eq  i5 %add_ln15, i5 16" [kernel_MatMul.cpp:15]   --->   Operation 128 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 0.49> <CoreInst = "ICmp_EQ">   --->   Core 156 'ICmp_EQ' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 129 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln15 = br i1 %icmp_ln15, void %for.inc, void %for.inc7" [kernel_MatMul.cpp:15]   --->   Operation 130 'br' 'br_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.71ns)   --->   "%add_ln13 = add i10 %i_10, i10 16" [kernel_MatMul.cpp:13]   --->   Operation 131 'add' 'add_ln13' <Predicate = (icmp_ln15)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 132 [1/1] (0.39ns)   --->   "%store_ln13 = store i10 %add_ln13, i10 %i" [kernel_MatMul.cpp:13]   --->   Operation 132 'store' 'store_ln13' <Predicate = (icmp_ln15)> <Delay = 0.39>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln13 = br void %VITIS_LOOP_15_2" [kernel_MatMul.cpp:13]   --->   Operation 133 'br' 'br_ln13' <Predicate = (icmp_ln15)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vec_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_stable:ce=0
Port [ vec_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                              (alloca           ) [ 01111]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specstablecontent_ln0          (specstablecontent) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specmemcore_ln0                (specmemcore      ) [ 00000]
specinterface_ln0              (specinterface    ) [ 00000]
store_ln13                     (store            ) [ 00000]
br_ln13                        (br               ) [ 00000]
i_10                           (load             ) [ 00111]
icmp_ln13                      (icmp             ) [ 00111]
br_ln13                        (br               ) [ 00000]
specpipeline_ln14              (specpipeline     ) [ 00000]
speclooptripcount_ln13         (speclooptripcount) [ 00000]
specloopname_ln13              (specloopname     ) [ 00000]
br_ln15                        (br               ) [ 00111]
ret_ln20                       (ret              ) [ 00000]
add5_in                        (phi              ) [ 00010]
trunc_ln15                     (trunc            ) [ 00001]
lshr_ln                        (partselect       ) [ 00000]
zext_ln15                      (zext             ) [ 00000]
vec_0_addr                     (getelementptr    ) [ 00001]
vec_1_addr                     (getelementptr    ) [ 00001]
vec_2_addr                     (getelementptr    ) [ 00001]
vec_3_addr                     (getelementptr    ) [ 00001]
vec_4_addr                     (getelementptr    ) [ 00001]
vec_5_addr                     (getelementptr    ) [ 00001]
vec_6_addr                     (getelementptr    ) [ 00001]
vec_7_addr                     (getelementptr    ) [ 00001]
vec_8_addr                     (getelementptr    ) [ 00001]
vec_9_addr                     (getelementptr    ) [ 00001]
vec_10_addr                    (getelementptr    ) [ 00001]
vec_11_addr                    (getelementptr    ) [ 00001]
vec_12_addr                    (getelementptr    ) [ 00001]
vec_13_addr                    (getelementptr    ) [ 00001]
vec_14_addr                    (getelementptr    ) [ 00001]
vec_15_addr                    (getelementptr    ) [ 00001]
muxLogicRAMAddr_to_vec_0_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_1_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_2_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_3_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_4_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_5_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_6_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_7_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_8_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_9_load  (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_10_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_11_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_12_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_13_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_14_load (muxlogic         ) [ 00000]
muxLogicRAMAddr_to_vec_15_load (muxlogic         ) [ 00000]
j                              (phi              ) [ 00001]
zext_ln15_3                    (zext             ) [ 00000]
specloopname_ln15              (specloopname     ) [ 00000]
vec_0_load                     (load             ) [ 00000]
vec_1_load                     (load             ) [ 00000]
vec_2_load                     (load             ) [ 00000]
vec_3_load                     (load             ) [ 00000]
vec_4_load                     (load             ) [ 00000]
vec_5_load                     (load             ) [ 00000]
vec_6_load                     (load             ) [ 00000]
vec_7_load                     (load             ) [ 00000]
vec_8_load                     (load             ) [ 00000]
vec_9_load                     (load             ) [ 00000]
vec_10_load                    (load             ) [ 00000]
vec_11_load                    (load             ) [ 00000]
vec_12_load                    (load             ) [ 00000]
vec_13_load                    (load             ) [ 00000]
vec_14_load                    (load             ) [ 00000]
vec_15_load                    (load             ) [ 00000]
tmp                            (sparsemux        ) [ 00000]
bitcast_ln17                   (bitcast          ) [ 00000]
muxLogicFIFOData_to_write_ln17 (muxlogic         ) [ 00000]
write_ln17                     (write            ) [ 00000]
add_ln15                       (add              ) [ 00000]
trunc_ln15_2                   (trunc            ) [ 00111]
zext_ln15_4                    (zext             ) [ 00000]
add_ln15_2                     (add              ) [ 00111]
icmp_ln15                      (icmp             ) [ 00111]
speclooptripcount_ln0          (speclooptripcount) [ 00000]
br_ln15                        (br               ) [ 00111]
add_ln13                       (add              ) [ 00000]
store_ln13                     (store            ) [ 00000]
br_ln13                        (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vec_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="vec_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="vec_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="vec_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="vec_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="vec_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="vec_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="vec_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="vec_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="vec_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="vec_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="vec_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="vec_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="vec_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="vec_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="vec_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="vec_stream">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vec_stream"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecStableContent"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_69"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_107"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_90"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_89"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.16float.float.i4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1004" name="i_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="write_ln17_write_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="0" slack="0"/>
<pin id="136" dir="0" index="1" bw="32" slack="0"/>
<pin id="137" dir="0" index="2" bw="32" slack="0"/>
<pin id="138" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="vec_0_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="6" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_0_addr/3 "/>
</bind>
</comp>

<comp id="148" class="1004" name="vec_1_addr_gep_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="0" index="2" bw="6" slack="0"/>
<pin id="152" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_1_addr/3 "/>
</bind>
</comp>

<comp id="155" class="1004" name="vec_2_addr_gep_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="0" index="2" bw="6" slack="0"/>
<pin id="159" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_2_addr/3 "/>
</bind>
</comp>

<comp id="162" class="1004" name="vec_3_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="6" slack="0"/>
<pin id="166" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_3_addr/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="vec_4_addr_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="6" slack="0"/>
<pin id="173" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_4_addr/3 "/>
</bind>
</comp>

<comp id="176" class="1004" name="vec_5_addr_gep_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="32" slack="0"/>
<pin id="178" dir="0" index="1" bw="1" slack="0"/>
<pin id="179" dir="0" index="2" bw="6" slack="0"/>
<pin id="180" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_5_addr/3 "/>
</bind>
</comp>

<comp id="183" class="1004" name="vec_6_addr_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="6" slack="0"/>
<pin id="187" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_6_addr/3 "/>
</bind>
</comp>

<comp id="190" class="1004" name="vec_7_addr_gep_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="0" index="2" bw="6" slack="0"/>
<pin id="194" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_7_addr/3 "/>
</bind>
</comp>

<comp id="197" class="1004" name="vec_8_addr_gep_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="1" slack="0"/>
<pin id="200" dir="0" index="2" bw="6" slack="0"/>
<pin id="201" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_8_addr/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="vec_9_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="6" slack="0"/>
<pin id="208" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_9_addr/3 "/>
</bind>
</comp>

<comp id="211" class="1004" name="vec_10_addr_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="32" slack="0"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="6" slack="0"/>
<pin id="215" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_10_addr/3 "/>
</bind>
</comp>

<comp id="218" class="1004" name="vec_11_addr_gep_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="1" slack="0"/>
<pin id="221" dir="0" index="2" bw="6" slack="0"/>
<pin id="222" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_11_addr/3 "/>
</bind>
</comp>

<comp id="225" class="1004" name="vec_12_addr_gep_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="32" slack="0"/>
<pin id="227" dir="0" index="1" bw="1" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_12_addr/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="vec_13_addr_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_13_addr/3 "/>
</bind>
</comp>

<comp id="239" class="1004" name="vec_14_addr_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="6" slack="0"/>
<pin id="243" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_14_addr/3 "/>
</bind>
</comp>

<comp id="246" class="1004" name="vec_15_addr_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="vec_15_addr/3 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="6" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_0_load/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="grp_access_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="6" slack="0"/>
<pin id="261" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="262" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_1_load/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="grp_access_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="6" slack="0"/>
<pin id="267" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="268" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_2_load/3 "/>
</bind>
</comp>

<comp id="271" class="1004" name="grp_access_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="6" slack="0"/>
<pin id="273" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="274" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="275" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_3_load/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="grp_access_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="6" slack="0"/>
<pin id="279" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="280" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_4_load/3 "/>
</bind>
</comp>

<comp id="283" class="1004" name="grp_access_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="6" slack="0"/>
<pin id="285" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="287" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_5_load/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_access_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="6" slack="0"/>
<pin id="291" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_6_load/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="grp_access_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="6" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="298" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="299" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_7_load/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="grp_access_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="6" slack="0"/>
<pin id="303" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="304" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_8_load/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="grp_access_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="0"/>
<pin id="309" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="310" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="311" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_9_load/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="grp_access_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="6" slack="0"/>
<pin id="315" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="316" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="317" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_10_load/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="grp_access_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="6" slack="0"/>
<pin id="321" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="322" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="323" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_11_load/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_12_load/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_access_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="6" slack="0"/>
<pin id="333" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="334" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="335" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_13_load/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_access_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="6" slack="0"/>
<pin id="339" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="340" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="341" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_14_load/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_access_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="6" slack="0"/>
<pin id="345" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="346" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="347" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vec_15_load/3 "/>
</bind>
</comp>

<comp id="349" class="1005" name="add5_in_reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="351" dir="1" index="1" bw="10" slack="2147483647"/>
</pin_list>
<bind>
<opset="add5_in (phireg) "/>
</bind>
</comp>

<comp id="352" class="1004" name="add5_in_phi_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="354" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="2" bw="10" slack="1"/>
<pin id="356" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add5_in/3 "/>
</bind>
</comp>

<comp id="358" class="1005" name="j_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="2"/>
<pin id="360" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="362" class="1004" name="j_phi_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="2"/>
<pin id="364" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="365" dir="0" index="2" bw="4" slack="0"/>
<pin id="366" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="367" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln13_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="10" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="i_10_load_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="10" slack="1"/>
<pin id="376" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_10/2 "/>
</bind>
</comp>

<comp id="377" class="1004" name="icmp_ln13_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="10" slack="0"/>
<pin id="379" dir="0" index="1" bw="10" slack="0"/>
<pin id="380" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="trunc_ln15_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="10" slack="0"/>
<pin id="385" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15/3 "/>
</bind>
</comp>

<comp id="387" class="1004" name="lshr_ln_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="6" slack="0"/>
<pin id="389" dir="0" index="1" bw="10" slack="0"/>
<pin id="390" dir="0" index="2" bw="4" slack="0"/>
<pin id="391" dir="0" index="3" bw="5" slack="0"/>
<pin id="392" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/3 "/>
</bind>
</comp>

<comp id="397" class="1004" name="zext_ln15_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="6" slack="0"/>
<pin id="399" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/3 "/>
</bind>
</comp>

<comp id="417" class="1004" name="muxLogicRAMAddr_to_vec_0_load_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="6" slack="0"/>
<pin id="419" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_0_load/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="muxLogicRAMAddr_to_vec_1_load_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="6" slack="0"/>
<pin id="423" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_1_load/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="muxLogicRAMAddr_to_vec_2_load_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="6" slack="0"/>
<pin id="427" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_2_load/3 "/>
</bind>
</comp>

<comp id="429" class="1004" name="muxLogicRAMAddr_to_vec_3_load_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="6" slack="0"/>
<pin id="431" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_3_load/3 "/>
</bind>
</comp>

<comp id="433" class="1004" name="muxLogicRAMAddr_to_vec_4_load_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="6" slack="0"/>
<pin id="435" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_4_load/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="muxLogicRAMAddr_to_vec_5_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="6" slack="0"/>
<pin id="439" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_5_load/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="muxLogicRAMAddr_to_vec_6_load_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="6" slack="0"/>
<pin id="443" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_6_load/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="muxLogicRAMAddr_to_vec_7_load_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_7_load/3 "/>
</bind>
</comp>

<comp id="449" class="1004" name="muxLogicRAMAddr_to_vec_8_load_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="6" slack="0"/>
<pin id="451" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_8_load/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="muxLogicRAMAddr_to_vec_9_load_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="6" slack="0"/>
<pin id="455" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_9_load/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="muxLogicRAMAddr_to_vec_10_load_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="6" slack="0"/>
<pin id="459" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_10_load/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="muxLogicRAMAddr_to_vec_11_load_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="6" slack="0"/>
<pin id="463" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_11_load/3 "/>
</bind>
</comp>

<comp id="465" class="1004" name="muxLogicRAMAddr_to_vec_12_load_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="6" slack="0"/>
<pin id="467" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_12_load/3 "/>
</bind>
</comp>

<comp id="469" class="1004" name="muxLogicRAMAddr_to_vec_13_load_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="6" slack="0"/>
<pin id="471" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_13_load/3 "/>
</bind>
</comp>

<comp id="473" class="1004" name="muxLogicRAMAddr_to_vec_14_load_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="6" slack="0"/>
<pin id="475" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_14_load/3 "/>
</bind>
</comp>

<comp id="477" class="1004" name="muxLogicRAMAddr_to_vec_15_load_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="6" slack="0"/>
<pin id="479" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicRAMAddr_to_vec_15_load/3 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln15_3_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="0"/>
<pin id="483" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_3/4 "/>
</bind>
</comp>

<comp id="485" class="1004" name="tmp_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="0"/>
<pin id="487" dir="0" index="1" bw="4" slack="0"/>
<pin id="488" dir="0" index="2" bw="32" slack="0"/>
<pin id="489" dir="0" index="3" bw="4" slack="0"/>
<pin id="490" dir="0" index="4" bw="32" slack="0"/>
<pin id="491" dir="0" index="5" bw="4" slack="0"/>
<pin id="492" dir="0" index="6" bw="32" slack="0"/>
<pin id="493" dir="0" index="7" bw="4" slack="0"/>
<pin id="494" dir="0" index="8" bw="32" slack="0"/>
<pin id="495" dir="0" index="9" bw="4" slack="0"/>
<pin id="496" dir="0" index="10" bw="32" slack="0"/>
<pin id="497" dir="0" index="11" bw="4" slack="0"/>
<pin id="498" dir="0" index="12" bw="32" slack="0"/>
<pin id="499" dir="0" index="13" bw="4" slack="0"/>
<pin id="500" dir="0" index="14" bw="32" slack="0"/>
<pin id="501" dir="0" index="15" bw="4" slack="0"/>
<pin id="502" dir="0" index="16" bw="32" slack="0"/>
<pin id="503" dir="0" index="17" bw="4" slack="0"/>
<pin id="504" dir="0" index="18" bw="32" slack="0"/>
<pin id="505" dir="0" index="19" bw="4" slack="0"/>
<pin id="506" dir="0" index="20" bw="32" slack="0"/>
<pin id="507" dir="0" index="21" bw="4" slack="0"/>
<pin id="508" dir="0" index="22" bw="32" slack="0"/>
<pin id="509" dir="0" index="23" bw="4" slack="0"/>
<pin id="510" dir="0" index="24" bw="32" slack="0"/>
<pin id="511" dir="0" index="25" bw="4" slack="0"/>
<pin id="512" dir="0" index="26" bw="32" slack="0"/>
<pin id="513" dir="0" index="27" bw="4" slack="0"/>
<pin id="514" dir="0" index="28" bw="32" slack="0"/>
<pin id="515" dir="0" index="29" bw="4" slack="0"/>
<pin id="516" dir="0" index="30" bw="32" slack="0"/>
<pin id="517" dir="0" index="31" bw="4" slack="0"/>
<pin id="518" dir="0" index="32" bw="32" slack="0"/>
<pin id="519" dir="0" index="33" bw="32" slack="0"/>
<pin id="520" dir="0" index="34" bw="4" slack="1"/>
<pin id="521" dir="1" index="35" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="556" class="1004" name="bitcast_ln17_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="32" slack="0"/>
<pin id="558" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln17/4 "/>
</bind>
</comp>

<comp id="561" class="1004" name="muxLogicFIFOData_to_write_ln17_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="1" index="1" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="muxlogic(592) " fcode="muxlogic"/>
<opset="muxLogicFIFOData_to_write_ln17/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="add_ln15_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="4" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/4 "/>
</bind>
</comp>

<comp id="571" class="1004" name="trunc_ln15_2_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="5" slack="0"/>
<pin id="573" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln15_2/4 "/>
</bind>
</comp>

<comp id="575" class="1004" name="zext_ln15_4_fu_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="5" slack="0"/>
<pin id="577" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15_4/4 "/>
</bind>
</comp>

<comp id="579" class="1004" name="add_ln15_2_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="581" dir="0" index="1" bw="5" slack="0"/>
<pin id="582" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/4 "/>
</bind>
</comp>

<comp id="584" class="1004" name="icmp_ln15_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="5" slack="0"/>
<pin id="586" dir="0" index="1" bw="5" slack="0"/>
<pin id="587" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln15/4 "/>
</bind>
</comp>

<comp id="590" class="1004" name="add_ln13_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="2147483647"/>
<pin id="592" dir="0" index="1" bw="6" slack="0"/>
<pin id="593" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/4 "/>
</bind>
</comp>

<comp id="595" class="1004" name="store_ln13_store_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="10" slack="0"/>
<pin id="597" dir="0" index="1" bw="10" slack="3"/>
<pin id="598" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/4 "/>
</bind>
</comp>

<comp id="600" class="1005" name="i_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="10" slack="0"/>
<pin id="602" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="613" class="1005" name="trunc_ln15_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="4" slack="1"/>
<pin id="615" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln15 "/>
</bind>
</comp>

<comp id="618" class="1005" name="vec_0_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="6" slack="1"/>
<pin id="620" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_0_addr "/>
</bind>
</comp>

<comp id="623" class="1005" name="vec_1_addr_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="1"/>
<pin id="625" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_1_addr "/>
</bind>
</comp>

<comp id="628" class="1005" name="vec_2_addr_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="6" slack="1"/>
<pin id="630" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_2_addr "/>
</bind>
</comp>

<comp id="633" class="1005" name="vec_3_addr_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="6" slack="1"/>
<pin id="635" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_3_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="vec_4_addr_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="6" slack="1"/>
<pin id="640" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_4_addr "/>
</bind>
</comp>

<comp id="643" class="1005" name="vec_5_addr_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="6" slack="1"/>
<pin id="645" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_5_addr "/>
</bind>
</comp>

<comp id="648" class="1005" name="vec_6_addr_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="6" slack="1"/>
<pin id="650" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_6_addr "/>
</bind>
</comp>

<comp id="653" class="1005" name="vec_7_addr_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="6" slack="1"/>
<pin id="655" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_7_addr "/>
</bind>
</comp>

<comp id="658" class="1005" name="vec_8_addr_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="6" slack="1"/>
<pin id="660" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_8_addr "/>
</bind>
</comp>

<comp id="663" class="1005" name="vec_9_addr_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="6" slack="1"/>
<pin id="665" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_9_addr "/>
</bind>
</comp>

<comp id="668" class="1005" name="vec_10_addr_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="6" slack="1"/>
<pin id="670" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_10_addr "/>
</bind>
</comp>

<comp id="673" class="1005" name="vec_11_addr_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="6" slack="1"/>
<pin id="675" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_11_addr "/>
</bind>
</comp>

<comp id="678" class="1005" name="vec_12_addr_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="6" slack="1"/>
<pin id="680" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_12_addr "/>
</bind>
</comp>

<comp id="683" class="1005" name="vec_13_addr_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="6" slack="1"/>
<pin id="685" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_13_addr "/>
</bind>
</comp>

<comp id="688" class="1005" name="vec_14_addr_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="6" slack="1"/>
<pin id="690" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_14_addr "/>
</bind>
</comp>

<comp id="693" class="1005" name="vec_15_addr_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="6" slack="1"/>
<pin id="695" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="vec_15_addr "/>
</bind>
</comp>

<comp id="698" class="1005" name="trunc_ln15_2_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="4" slack="0"/>
<pin id="700" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="trunc_ln15_2 "/>
</bind>
</comp>

<comp id="703" class="1005" name="add_ln15_2_reg_703">
<pin_list>
<pin id="704" dir="0" index="0" bw="10" slack="1"/>
<pin id="705" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="133"><net_src comp="34" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="120" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="32" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="80" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="2" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="4" pin="0"/><net_sink comp="155" pin=0"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="167"><net_src comp="6" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="80" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="181"><net_src comp="10" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="182"><net_src comp="80" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="188"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="80" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="195"><net_src comp="14" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="80" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="80" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="209"><net_src comp="18" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="20" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="217"><net_src comp="80" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="223"><net_src comp="22" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="230"><net_src comp="24" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="80" pin="0"/><net_sink comp="225" pin=1"/></net>

<net id="237"><net_src comp="26" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="80" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="28" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="80" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="80" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="258"><net_src comp="141" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="148" pin="3"/><net_sink comp="259" pin=0"/></net>

<net id="270"><net_src comp="155" pin="3"/><net_sink comp="265" pin=0"/></net>

<net id="276"><net_src comp="162" pin="3"/><net_sink comp="271" pin=0"/></net>

<net id="282"><net_src comp="169" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="288"><net_src comp="176" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="183" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="300"><net_src comp="190" pin="3"/><net_sink comp="295" pin=0"/></net>

<net id="306"><net_src comp="197" pin="3"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="204" pin="3"/><net_sink comp="307" pin=0"/></net>

<net id="318"><net_src comp="211" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="324"><net_src comp="218" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="330"><net_src comp="225" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="232" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="342"><net_src comp="239" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="348"><net_src comp="246" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="361"><net_src comp="82" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="368"><net_src comp="358" pin="1"/><net_sink comp="362" pin=0"/></net>

<net id="373"><net_src comp="60" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="374" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="62" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="386"><net_src comp="352" pin="4"/><net_sink comp="383" pin=0"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="394"><net_src comp="352" pin="4"/><net_sink comp="387" pin=1"/></net>

<net id="395"><net_src comp="76" pin="0"/><net_sink comp="387" pin=2"/></net>

<net id="396"><net_src comp="78" pin="0"/><net_sink comp="387" pin=3"/></net>

<net id="400"><net_src comp="387" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="148" pin=2"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="155" pin=2"/></net>

<net id="404"><net_src comp="397" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="405"><net_src comp="397" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="406"><net_src comp="397" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="183" pin=2"/></net>

<net id="408"><net_src comp="397" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="409"><net_src comp="397" pin="1"/><net_sink comp="197" pin=2"/></net>

<net id="410"><net_src comp="397" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="411"><net_src comp="397" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="412"><net_src comp="397" pin="1"/><net_sink comp="218" pin=2"/></net>

<net id="413"><net_src comp="397" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="414"><net_src comp="397" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="415"><net_src comp="397" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="416"><net_src comp="397" pin="1"/><net_sink comp="246" pin=2"/></net>

<net id="420"><net_src comp="141" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="424"><net_src comp="148" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="428"><net_src comp="155" pin="3"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="162" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="436"><net_src comp="169" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="440"><net_src comp="176" pin="3"/><net_sink comp="437" pin=0"/></net>

<net id="444"><net_src comp="183" pin="3"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="190" pin="3"/><net_sink comp="445" pin=0"/></net>

<net id="452"><net_src comp="197" pin="3"/><net_sink comp="449" pin=0"/></net>

<net id="456"><net_src comp="204" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="460"><net_src comp="211" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="464"><net_src comp="218" pin="3"/><net_sink comp="461" pin=0"/></net>

<net id="468"><net_src comp="225" pin="3"/><net_sink comp="465" pin=0"/></net>

<net id="472"><net_src comp="232" pin="3"/><net_sink comp="469" pin=0"/></net>

<net id="476"><net_src comp="239" pin="3"/><net_sink comp="473" pin=0"/></net>

<net id="480"><net_src comp="246" pin="3"/><net_sink comp="477" pin=0"/></net>

<net id="484"><net_src comp="362" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="485" pin=0"/></net>

<net id="523"><net_src comp="82" pin="0"/><net_sink comp="485" pin=1"/></net>

<net id="524"><net_src comp="253" pin="3"/><net_sink comp="485" pin=2"/></net>

<net id="525"><net_src comp="88" pin="0"/><net_sink comp="485" pin=3"/></net>

<net id="526"><net_src comp="259" pin="3"/><net_sink comp="485" pin=4"/></net>

<net id="527"><net_src comp="90" pin="0"/><net_sink comp="485" pin=5"/></net>

<net id="528"><net_src comp="265" pin="3"/><net_sink comp="485" pin=6"/></net>

<net id="529"><net_src comp="92" pin="0"/><net_sink comp="485" pin=7"/></net>

<net id="530"><net_src comp="271" pin="3"/><net_sink comp="485" pin=8"/></net>

<net id="531"><net_src comp="94" pin="0"/><net_sink comp="485" pin=9"/></net>

<net id="532"><net_src comp="277" pin="3"/><net_sink comp="485" pin=10"/></net>

<net id="533"><net_src comp="96" pin="0"/><net_sink comp="485" pin=11"/></net>

<net id="534"><net_src comp="283" pin="3"/><net_sink comp="485" pin=12"/></net>

<net id="535"><net_src comp="98" pin="0"/><net_sink comp="485" pin=13"/></net>

<net id="536"><net_src comp="289" pin="3"/><net_sink comp="485" pin=14"/></net>

<net id="537"><net_src comp="100" pin="0"/><net_sink comp="485" pin=15"/></net>

<net id="538"><net_src comp="295" pin="3"/><net_sink comp="485" pin=16"/></net>

<net id="539"><net_src comp="102" pin="0"/><net_sink comp="485" pin=17"/></net>

<net id="540"><net_src comp="301" pin="3"/><net_sink comp="485" pin=18"/></net>

<net id="541"><net_src comp="104" pin="0"/><net_sink comp="485" pin=19"/></net>

<net id="542"><net_src comp="307" pin="3"/><net_sink comp="485" pin=20"/></net>

<net id="543"><net_src comp="106" pin="0"/><net_sink comp="485" pin=21"/></net>

<net id="544"><net_src comp="313" pin="3"/><net_sink comp="485" pin=22"/></net>

<net id="545"><net_src comp="108" pin="0"/><net_sink comp="485" pin=23"/></net>

<net id="546"><net_src comp="319" pin="3"/><net_sink comp="485" pin=24"/></net>

<net id="547"><net_src comp="110" pin="0"/><net_sink comp="485" pin=25"/></net>

<net id="548"><net_src comp="325" pin="3"/><net_sink comp="485" pin=26"/></net>

<net id="549"><net_src comp="112" pin="0"/><net_sink comp="485" pin=27"/></net>

<net id="550"><net_src comp="331" pin="3"/><net_sink comp="485" pin=28"/></net>

<net id="551"><net_src comp="114" pin="0"/><net_sink comp="485" pin=29"/></net>

<net id="552"><net_src comp="337" pin="3"/><net_sink comp="485" pin=30"/></net>

<net id="553"><net_src comp="116" pin="0"/><net_sink comp="485" pin=31"/></net>

<net id="554"><net_src comp="343" pin="3"/><net_sink comp="485" pin=32"/></net>

<net id="555"><net_src comp="118" pin="0"/><net_sink comp="485" pin=33"/></net>

<net id="559"><net_src comp="485" pin="35"/><net_sink comp="556" pin=0"/></net>

<net id="560"><net_src comp="556" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="564"><net_src comp="556" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="569"><net_src comp="481" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="570"><net_src comp="122" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="574"><net_src comp="565" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="578"><net_src comp="565" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="583"><net_src comp="575" pin="1"/><net_sink comp="579" pin=1"/></net>

<net id="588"><net_src comp="565" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="589"><net_src comp="124" pin="0"/><net_sink comp="584" pin=1"/></net>

<net id="594"><net_src comp="128" pin="0"/><net_sink comp="590" pin=1"/></net>

<net id="599"><net_src comp="590" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="603"><net_src comp="130" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="605"><net_src comp="600" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="606"><net_src comp="600" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="616"><net_src comp="383" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="485" pin=34"/></net>

<net id="621"><net_src comp="141" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="626"><net_src comp="148" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="631"><net_src comp="155" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="636"><net_src comp="162" pin="3"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="271" pin=0"/></net>

<net id="641"><net_src comp="169" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="646"><net_src comp="176" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="651"><net_src comp="183" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="656"><net_src comp="190" pin="3"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="661"><net_src comp="197" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="666"><net_src comp="204" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="671"><net_src comp="211" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="676"><net_src comp="218" pin="3"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="681"><net_src comp="225" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="686"><net_src comp="232" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="691"><net_src comp="239" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="696"><net_src comp="246" pin="3"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="701"><net_src comp="571" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="706"><net_src comp="579" pin="2"/><net_sink comp="703" pin=0"/></net>

<net id="707"><net_src comp="703" pin="1"/><net_sink comp="352" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: vec_0 | {}
	Port: vec_1 | {}
	Port: vec_2 | {}
	Port: vec_3 | {}
	Port: vec_4 | {}
	Port: vec_5 | {}
	Port: vec_6 | {}
	Port: vec_7 | {}
	Port: vec_8 | {}
	Port: vec_9 | {}
	Port: vec_10 | {}
	Port: vec_11 | {}
	Port: vec_12 | {}
	Port: vec_13 | {}
	Port: vec_14 | {}
	Port: vec_15 | {}
	Port: vec_stream | {4 }
 - Input state : 
	Port: load_vec.16 : vec_0 | {3 4 }
	Port: load_vec.16 : vec_1 | {3 4 }
	Port: load_vec.16 : vec_2 | {3 4 }
	Port: load_vec.16 : vec_3 | {3 4 }
	Port: load_vec.16 : vec_4 | {3 4 }
	Port: load_vec.16 : vec_5 | {3 4 }
	Port: load_vec.16 : vec_6 | {3 4 }
	Port: load_vec.16 : vec_7 | {3 4 }
	Port: load_vec.16 : vec_8 | {3 4 }
	Port: load_vec.16 : vec_9 | {3 4 }
	Port: load_vec.16 : vec_10 | {3 4 }
	Port: load_vec.16 : vec_11 | {3 4 }
	Port: load_vec.16 : vec_12 | {3 4 }
	Port: load_vec.16 : vec_13 | {3 4 }
	Port: load_vec.16 : vec_14 | {3 4 }
	Port: load_vec.16 : vec_15 | {3 4 }
  - Chain level:
	State 1
		store_ln13 : 1
	State 2
		icmp_ln13 : 1
		br_ln13 : 2
	State 3
		trunc_ln15 : 1
		lshr_ln : 1
		zext_ln15 : 2
		vec_0_addr : 3
		vec_1_addr : 3
		vec_2_addr : 3
		vec_3_addr : 3
		vec_4_addr : 3
		vec_5_addr : 3
		vec_6_addr : 3
		vec_7_addr : 3
		vec_8_addr : 3
		vec_9_addr : 3
		vec_10_addr : 3
		vec_11_addr : 3
		vec_12_addr : 3
		vec_13_addr : 3
		vec_14_addr : 3
		vec_15_addr : 3
		muxLogicRAMAddr_to_vec_0_load : 4
		vec_0_load : 4
		muxLogicRAMAddr_to_vec_1_load : 4
		vec_1_load : 4
		muxLogicRAMAddr_to_vec_2_load : 4
		vec_2_load : 4
		muxLogicRAMAddr_to_vec_3_load : 4
		vec_3_load : 4
		muxLogicRAMAddr_to_vec_4_load : 4
		vec_4_load : 4
		muxLogicRAMAddr_to_vec_5_load : 4
		vec_5_load : 4
		muxLogicRAMAddr_to_vec_6_load : 4
		vec_6_load : 4
		muxLogicRAMAddr_to_vec_7_load : 4
		vec_7_load : 4
		muxLogicRAMAddr_to_vec_8_load : 4
		vec_8_load : 4
		muxLogicRAMAddr_to_vec_9_load : 4
		vec_9_load : 4
		muxLogicRAMAddr_to_vec_10_load : 4
		vec_10_load : 4
		muxLogicRAMAddr_to_vec_11_load : 4
		vec_11_load : 4
		muxLogicRAMAddr_to_vec_12_load : 4
		vec_12_load : 4
		muxLogicRAMAddr_to_vec_13_load : 4
		vec_13_load : 4
		muxLogicRAMAddr_to_vec_14_load : 4
		vec_14_load : 4
		muxLogicRAMAddr_to_vec_15_load : 4
		vec_15_load : 4
	State 4
		zext_ln15_3 : 1
		tmp : 1
		bitcast_ln17 : 2
		muxLogicFIFOData_to_write_ln17 : 3
		write_ln17 : 3
		add_ln15 : 2
		trunc_ln15_2 : 3
		zext_ln15_4 : 3
		add_ln15_2 : 4
		icmp_ln15 : 3
		br_ln15 : 4
		store_ln13 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|
| Operation|            Functional Unit            |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|
| sparsemux|               tmp_fu_485              |    0    |   160   |
|----------|---------------------------------------|---------|---------|
|          |            add_ln15_fu_565            |    0    |    6    |
|    add   |           add_ln15_2_fu_579           |    0    |    10   |
|          |            add_ln13_fu_590            |    0    |    10   |
|----------|---------------------------------------|---------|---------|
|   icmp   |            icmp_ln13_fu_377           |    0    |    6    |
|          |            icmp_ln15_fu_584           |    0    |    2    |
|----------|---------------------------------------|---------|---------|
|   write  |        write_ln17_write_fu_134        |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   trunc  |           trunc_ln15_fu_383           |    0    |    0    |
|          |          trunc_ln15_2_fu_571          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|partselect|             lshr_ln_fu_387            |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |            zext_ln15_fu_397           |    0    |    0    |
|   zext   |           zext_ln15_3_fu_481          |    0    |    0    |
|          |           zext_ln15_4_fu_575          |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|          |  muxLogicRAMAddr_to_vec_0_load_fu_417 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_1_load_fu_421 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_2_load_fu_425 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_3_load_fu_429 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_4_load_fu_433 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_5_load_fu_437 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_6_load_fu_441 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_7_load_fu_445 |    0    |    0    |
| muxlogic |  muxLogicRAMAddr_to_vec_8_load_fu_449 |    0    |    0    |
|          |  muxLogicRAMAddr_to_vec_9_load_fu_453 |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_10_load_fu_457 |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_11_load_fu_461 |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_12_load_fu_465 |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_13_load_fu_469 |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_14_load_fu_473 |    0    |    0    |
|          | muxLogicRAMAddr_to_vec_15_load_fu_477 |    0    |    0    |
|          | muxLogicFIFOData_to_write_ln17_fu_561 |    0    |    0    |
|----------|---------------------------------------|---------|---------|
|   Total  |                                       |    0    |   194   |
|----------|---------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|   add5_in_reg_349  |   10   |
| add_ln15_2_reg_703 |   10   |
|      i_reg_600     |   10   |
|      j_reg_358     |    4   |
|trunc_ln15_2_reg_698|    4   |
| trunc_ln15_reg_613 |    4   |
| vec_0_addr_reg_618 |    6   |
| vec_10_addr_reg_668|    6   |
| vec_11_addr_reg_673|    6   |
| vec_12_addr_reg_678|    6   |
| vec_13_addr_reg_683|    6   |
| vec_14_addr_reg_688|    6   |
| vec_15_addr_reg_693|    6   |
| vec_1_addr_reg_623 |    6   |
| vec_2_addr_reg_628 |    6   |
| vec_3_addr_reg_633 |    6   |
| vec_4_addr_reg_638 |    6   |
| vec_5_addr_reg_643 |    6   |
| vec_6_addr_reg_648 |    6   |
| vec_7_addr_reg_653 |    6   |
| vec_8_addr_reg_658 |    6   |
| vec_9_addr_reg_663 |    6   |
+--------------------+--------+
|        Total       |   138  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_253 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_259 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_265 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_271 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_277 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_283 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_289 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_295 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_301 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_307 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_313 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_319 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_325 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_331 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_337 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
| grp_access_fu_343 |  p0  |   2  |   6  |   12   ||    0    ||    8    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   192  ||   5.76  ||    0    ||   128   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   194  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    0   |   128  |
|  Register |    -   |   138  |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   138  |   322  |
+-----------+--------+--------+--------+
