<!DOCTYPE html>
<html lang="zh-Hans">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: light)">
<meta name="theme-color" content="#222" media="(prefers-color-scheme: dark)"><meta name="generator" content="Hexo 6.3.0">

  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png">
  <link rel="mask-icon" href="/images/logo.svg" color="#222">

<link rel="stylesheet" href="/css/main.css">



<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.4.0/css/all.min.css" integrity="sha256-HtsXJanqjKTc8vVQjO4YMhiqFoXkfBsjBWcX91T1jr8=" crossorigin="anonymous">
  <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/animate.css/3.1.1/animate.min.css" integrity="sha256-PR7ttpcvz8qrF57fur/yAx1qXMFJeJFiA6pSzWi0OIE=" crossorigin="anonymous">

<script class="next-config" data-name="main" type="application/json">{"hostname":"liyun-zhang.github.io","root":"/","images":"/images","scheme":"Mist","darkmode":true,"version":"8.17.0","exturl":false,"sidebar":{"position":"right","display":"hide","padding":18,"offset":12},"copycode":{"enable":false,"style":null},"bookmark":{"enable":false,"color":"#222","save":"auto"},"mediumzoom":false,"lazyload":false,"pangu":false,"comments":{"style":"tabs","active":null,"storage":true,"lazyload":false,"nav":null},"stickytabs":false,"motion":{"enable":true,"async":false,"transition":{"menu_item":"fadeInDown","post_block":"fadeIn","post_header":"fadeInDown","post_body":"fadeInDown","coll_header":"fadeInLeft","sidebar":"fadeInUp"}},"prism":false,"i18n":{"placeholder":"Searching...","empty":"We didn't find any results for the search: ${query}","hits_time":"${hits} results found in ${time} ms","hits":"${hits} results found"},"path":"/search.xml","localsearch":{"enable":true,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false}}</script><script src="/js/config.js"></script>

    <meta name="description" content="The cache coherence problem This problem happens in a shared memory multi-processor system. Reading a value at address X should return the last value written to address X by any processor.  This probl">
<meta property="og:type" content="article">
<meta property="og:title" content="08. Snooping-based Cache Coherence">
<meta property="og:url" content="http://liyun-zhang.github.io/2022/06/19/Courses/CS149/08-Snooping-based-Cache-Coherence/index.html">
<meta property="og:site_name" content="LiyunZhang">
<meta property="og:description" content="The cache coherence problem This problem happens in a shared memory multi-processor system. Reading a value at address X should return the last value written to address X by any processor.  This probl">
<meta property="og:locale">
<meta property="og:image" content="http://liyun-zhang.github.io/imgs/CS149/08/1.jpeg">
<meta property="og:image" content="http://liyun-zhang.github.io/imgs/CS149/08/2.png">
<meta property="og:image" content="http://liyun-zhang.github.io/imgs/CS149/08/3.jpeg">
<meta property="article:published_time" content="2022-06-19T11:30:41.000Z">
<meta property="article:modified_time" content="2024-03-16T12:39:51.116Z">
<meta property="article:author" content="LiyunZhang">
<meta property="article:tag" content="Parallelism">
<meta name="twitter:card" content="summary">
<meta name="twitter:image" content="http://liyun-zhang.github.io/imgs/CS149/08/1.jpeg">


<link rel="canonical" href="http://liyun-zhang.github.io/2022/06/19/Courses/CS149/08-Snooping-based-Cache-Coherence/">



<script class="next-config" data-name="page" type="application/json">{"sidebar":"","isHome":false,"isPost":true,"lang":"zh-Hans","comments":true,"permalink":"http://liyun-zhang.github.io/2022/06/19/Courses/CS149/08-Snooping-based-Cache-Coherence/","path":"2022/06/19/Courses/CS149/08-Snooping-based-Cache-Coherence/","title":"08. Snooping-based Cache Coherence"}</script>

<script class="next-config" data-name="calendar" type="application/json">""</script>
<title>08. Snooping-based Cache Coherence | LiyunZhang</title>
  








  <noscript>
    <link rel="stylesheet" href="/css/noscript.css">
  </noscript>
</head>

<body itemscope itemtype="http://schema.org/WebPage" class="use-motion">
  <div class="headband"></div>

  <main class="main">
    <div class="column">
      <header class="header" itemscope itemtype="http://schema.org/WPHeader"><div class="site-brand-container">
  <div class="site-nav-toggle">
    <div class="toggle" aria-label="Toggle navigation bar" role="button">
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
        <span class="toggle-line"></span>
    </div>
  </div>

  <div class="site-meta">

    <a href="/" class="brand" rel="start">
      <i class="logo-line"></i>
      <p class="site-title">LiyunZhang</p>
      <i class="logo-line"></i>
    </a>
  </div>

  <div class="site-nav-right">
    <div class="toggle popup-trigger" aria-label="Search" role="button">
        <i class="fa fa-search fa-fw fa-lg"></i>
    </div>
  </div>
</div>



<nav class="site-nav">
  <ul class="main-menu menu"><li class="menu-item menu-item-home"><a href="/" rel="section"><i class="fa fa-home fa-fw"></i>Home</a></li><li class="menu-item menu-item-tags"><a href="/tags/" rel="section"><i class="fa fa-tags fa-fw"></i>Tags</a></li><li class="menu-item menu-item-categories"><a href="/categories/" rel="section"><i class="fa fa-th fa-fw"></i>Categories</a></li>
      <li class="menu-item menu-item-search">
        <a role="button" class="popup-trigger"><i class="fa fa-search fa-fw"></i>Search
        </a>
      </li>
  </ul>
</nav>



  <div class="search-pop-overlay">
    <div class="popup search-popup"><div class="search-header">
  <span class="search-icon">
    <i class="fa fa-search"></i>
  </span>
  <div class="search-input-container">
    <input autocomplete="off" autocapitalize="off" maxlength="80"
           placeholder="Searching..." spellcheck="false"
           type="search" class="search-input">
  </div>
  <span class="popup-btn-close" role="button">
    <i class="fa fa-times-circle"></i>
  </span>
</div>
<div class="search-result-container no-result">
  <div class="search-result-icon">
    <i class="fa fa-spinner fa-pulse fa-5x"></i>
  </div>
</div>
    </div>
  </div>

</header>
        
  
  <aside class="sidebar">

    <div class="sidebar-inner sidebar-nav-active sidebar-toc-active">
      <ul class="sidebar-nav">
        <li class="sidebar-nav-toc">
          Table of Contents
        </li>
        <li class="sidebar-nav-overview">
          Overview
        </li>
      </ul>

      <div class="sidebar-panel-container">
        <!--noindex-->
        <div class="post-toc-wrap sidebar-panel">
            <div class="post-toc animated"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#The-cache-coherence-problem"><span class="nav-number">1.</span> <span class="nav-text">The cache coherence problem</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#Uniprocessor-case"><span class="nav-number">1.1.</span> <span class="nav-text">Uniprocessor case</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Coherence-definition"><span class="nav-number">1.2.</span> <span class="nav-text">Coherence definition</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Implementing-coherence"><span class="nav-number">2.</span> <span class="nav-text">Implementing coherence</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#Shared-caches"><span class="nav-number">2.1.</span> <span class="nav-text">Shared caches</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#Snooping-cache-coherence-schemes"><span class="nav-number">2.2.</span> <span class="nav-text">Snooping cache-coherence schemes</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#Write-through-caches"><span class="nav-number">2.2.1.</span> <span class="nav-text">Write-through caches</span></a></li></ol></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Write-back-caches-Invalidation-based"><span class="nav-number">3.</span> <span class="nav-text">Write-back caches (Invalidation-based)</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#MSI-write-back-invalidation-protocol"><span class="nav-number">3.1.</span> <span class="nav-text">MSI write-back invalidation protocol</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#MESI-invalidation-protocol"><span class="nav-number">3.2.</span> <span class="nav-text">MESI invalidation protocol</span></a></li><li class="nav-item nav-level-2"><a class="nav-link" href="#5-stage-invalidation-based-protocol"><span class="nav-number">3.3.</span> <span class="nav-text">5-stage invalidation-based protocol</span></a></li></ol></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Invalidation-based-vs-Update-based"><span class="nav-number">4.</span> <span class="nav-text">Invalidation-based vs. Update-based</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#Snoop-for-a-cache-hierarchy"><span class="nav-number">5.</span> <span class="nav-text">Snoop for a cache hierarchy</span></a></li><li class="nav-item nav-level-1"><a class="nav-link" href="#False-sharing"><span class="nav-number">6.</span> <span class="nav-text">False sharing</span></a></li></ol></div>
        </div>
        <!--/noindex-->

        <div class="site-overview-wrap sidebar-panel">
          <div class="site-author animated" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">LiyunZhang</p>
  <div class="site-description" itemprop="description"></div>
</div>
<div class="site-state-wrap animated">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        <a href="/archives/">
          <span class="site-state-item-count">62</span>
          <span class="site-state-item-name">posts</span>
        </a>
      </div>
      <div class="site-state-item site-state-categories">
          <a href="/categories/">
        <span class="site-state-item-count">10</span>
        <span class="site-state-item-name">categories</span></a>
      </div>
      <div class="site-state-item site-state-tags">
          <a href="/tags/">
        <span class="site-state-item-count">29</span>
        <span class="site-state-item-name">tags</span></a>
      </div>
  </nav>
</div>

        </div>
      </div>
    </div>

    
  </aside>


    </div>

    <div class="main-inner post posts-expand">

  
  


<div class="post-block">
  
  

  <article itemscope itemtype="http://schema.org/Article" class="post-content" lang="zh-Hans">
    <link itemprop="mainEntityOfPage" href="http://liyun-zhang.github.io/2022/06/19/Courses/CS149/08-Snooping-based-Cache-Coherence/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="image" content="/images/avatar.gif">
      <meta itemprop="name" content="LiyunZhang">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="LiyunZhang">
      <meta itemprop="description" content="">
    </span>

    <span hidden itemprop="post" itemscope itemtype="http://schema.org/CreativeWork">
      <meta itemprop="name" content="08. Snooping-based Cache Coherence | LiyunZhang">
      <meta itemprop="description" content="">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          08. Snooping-based Cache Coherence
        </h1>

        <div class="post-meta-container">
          <div class="post-meta">
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar"></i>
      </span>
      <span class="post-meta-item-text">Posted on</span>

      <time title="Created: 2022-06-19 19:30:41" itemprop="dateCreated datePublished" datetime="2022-06-19T19:30:41+08:00">2022-06-19</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-calendar-check"></i>
      </span>
      <span class="post-meta-item-text">Edited on</span>
      <time title="Modified: 2024-03-16 20:39:51" itemprop="dateModified" datetime="2024-03-16T20:39:51+08:00">2024-03-16</time>
    </span>
    <span class="post-meta-item">
      <span class="post-meta-item-icon">
        <i class="far fa-folder"></i>
      </span>
      <span class="post-meta-item-text">In</span>
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Open-Courses/" itemprop="url" rel="index"><span itemprop="name">Open Courses</span></a>
        </span>
          , 
        <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
          <a href="/categories/Open-Courses/CMU-15-418-Stanford-CS149-Parallel-Computing/" itemprop="url" rel="index"><span itemprop="name">CMU 15-418 / Stanford CS149 Parallel Computing</span></a>
        </span>
    </span>

  
</div>

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody"><h1 id="The-cache-coherence-problem"><a href="#The-cache-coherence-problem" class="headerlink" title="The cache coherence problem"></a>The cache coherence problem</h1><ol>
<li>This problem happens in a shared memory multi-processor system. Reading a value at address X should return the last value written to address X by any processor. </li>
<li>This problem is created by replicating the data stored at address X in local caches (a hardware implementation detail) and cannot be fixed by adding locks. </li>
<li>Memory coherence problems exist because global storage (main memory) and per-processor local storage (processor caches) implement the abstraction of a single shared address space.</li>
<li>In a cache hierarchy,<br>L1 and L2 caches are private per core, while cores share the L3 cache in the same chip.<br>L3 cache is split into sectors or banks. Each bank is physically associated with a core but managed hardware-wise as a single coherent unit.<br>L2 and L3 cache communicate through a ring interconnect where most inter-processor actions happen. </li>
</ol>
<h2 id="Uniprocessor-case"><a href="#Uniprocessor-case" class="headerlink" title="Uniprocessor case"></a>Uniprocessor case</h2><ol>
<li>Providing coherence is fairly simple on a uniprocessor since writes typically come from one client: the processor. Load operation must examine all pending stores in the store buffer and select the last sequence. </li>
<li>One exception on a uniprocessor is device I/O via direct memory access (DMA). </li>
<li>One solution to DMA is that the CPU writes to shared buffers using uncached stores.<br>Another way OS supports this is by marking virtual memory pages containing shared buffers as not-cachable and explicitly flushing pages from the cache when I/O is completed. </li>
<li>In practice, DMA transfers are infrequent compared to CPU loads and stores (so these heavyweight software solutions are acceptable)</li>
</ol>
<h2 id="Coherence-definition"><a href="#Coherence-definition" class="headerlink" title="Coherence definition"></a>Coherence definition</h2><ol>
<li>Obeys program order as expected of a uniprocessor system: A read by processor P to address X that follows a write by P to address X should return the value of the write by P (assuming no other processor wrote to X in between)</li>
<li>Write propagation: A read by processor P1 to address X that follows a write by processor P2 to X returns the written value if the read and write are “sufficiently separated” in time (assuming no other write to X occurs in between)</li>
<li>Write serialization: Writes to the same address are serialized: two writes to address X by any two processors are observed in the same order by all processors.</li>
<li>Write propagation means that notification of a write must eventually get to the other processors. Note that precisely when information about the write is propagated is not specified in the definition of coherence.</li>
</ol>
<h1 id="Implementing-coherence"><a href="#Implementing-coherence" class="headerlink" title="Implementing coherence"></a>Implementing coherence</h1><ol>
<li>Software-based solution: OS uses a page-fault mechanism to propagate writes. It can be used to implement memory coherence over clusters of workstations.</li>
<li>Hardware-based solutions: “snooping”-based coherence implementations and directory-based coherence implementations</li>
<li>Most modern multi-core CPUs implement cache coherence<br>Discrete GPUs do not implement cache coherence. Overhead of coherence deemed not worth it for graphics and scientific computing applications (NVIDIA GPUs provide single shared L2 + atomic memory operations)<br>But the latest Intel Integrated GPUs do implement cache coherence</li>
</ol>
<h2 id="Shared-caches"><a href="#Shared-caches" class="headerlink" title="Shared caches"></a>Shared caches</h2><ol>
<li>One single cache shared by all processors eliminates the problem of replicating the state in multiple caches and makes coherence easy. </li>
<li>This has obvious scalability problems since the point of a cache is to be local and fast. It also causes interference and contention due to many clients. </li>
<li>Facilitates fine-grained sharing (overlapping working sets). Loads/stores by one processor might pre-fetch lines for another processor.</li>
</ol>
<h2 id="Snooping-cache-coherence-schemes"><a href="#Snooping-cache-coherence-schemes" class="headerlink" title="Snooping cache-coherence schemes"></a>Snooping cache-coherence schemes</h2><ol>
<li>Main idea: all coherence-related activity is broadcast to all processors</li>
<li>Cache controllers monitor (“they snoop”) memory operations and react accordingly to maintain memory coherence.</li>
<li>The cache controller must respond to actions from both ends:<br>It must respond to the Load/Store requests from its local processor<br>It also must respond to coherence-related activity broadcast over the chip’s interconnect. </li>
<li>The interconnect is between memory and caches possessed by each processor. There is not only memory-cache information but also cache-cache information, limiting the system’s scalability. </li>
</ol>
<h3 id="Write-through-caches"><a href="#Write-through-caches" class="headerlink" title="Write-through caches"></a>Write-through caches</h3><ol>
<li>For the invalidation-based protocol, when one processor writes into an address, the cache controller broadcasts an invalidation message for other caches to mark that line to invalidation.<br>The next read from other processors will trigger a cache miss.</li>
<li>Other caches will update their local copies as the information is sent for the update-based protocol. </li>
<li>States: Valid (V) or Invalid (I)<br>A local processor read (PrRd) always ends at valid. If the operation starts from an invalid state, a message will be sent (BusRd). If it starts from a valid state, no message will be sent.<br>A local processor write (PrWr) always ends in the same state as before the operation (assumes write no-allocate policy) and always sends a message (BusWr).<br>When a write message from another processor is received (BusWr), It always ends in an invalid state.<br><img src="/imgs/CS149/08/1.jpeg" width="20%"></li>
<li>Requirements of the interconnect:<br>All write transactions are visible to all cache controllers.<br>All write transactions are visible to all cache controllers in the same order. </li>
<li>Simplifying assumptions here:<br>Interconnect and memory transactions are atomic<br>The processor waits until previous memory operations are complete before issuing the next memory operation<br>Invalidation applied immediately as part of receiving an invalidation broadcast</li>
</ol>
<h1 id="Write-back-caches-Invalidation-based"><a href="#Write-back-caches-Invalidation-based" class="headerlink" title="Write-back caches (Invalidation-based)"></a>Write-back caches (Invalidation-based)</h1><ol>
<li>The dirty state of the cache line now indicates exclusive ownership</li>
<li>Exclusive: cache is only cache with a valid copy of line (it can safely be written to)<br>Owner: cache is responsible for supplying the line to other processors when they attempt to load it from memory (otherwise, a load from another processor will get stale data from memory)</li>
<li>A line in the “exclusive” state can be modified without notifying<br>the other caches<br>The processor can only write to lines in the exclusive state. So, they need a way to tell other caches they want exclusive access to the line. They will do this by sending all the other cache messages.<br>When the cache controller snoops a request for exclusive access to the line it contains, it must invalidate the line in its cache.</li>
</ol>
<h2 id="MSI-write-back-invalidation-protocol"><a href="#MSI-write-back-invalidation-protocol" class="headerlink" title="MSI write-back invalidation protocol"></a>MSI write-back invalidation protocol</h2><ol>
<li>Three cache line states:<br>Invalid (I): same as meaning of invalid in uniprocessor cache<br>Shared (S): line valid in one or more caches<br>Modified (M): line valid in exactly one cache (a.k.a. “dirty” or “exclusive” state)</li>
<li>The local processors have the same operations as a write-through case.<br>The coherence-related bus transactions from remote caches have three kinds:<br>BusRd: obtain a copy of the line with no intent to modify<br>BusRdX: obtain a copy of the line with the intent to modify<br>flush: write dirty line out to memory<br><img src="/imgs/CS149/08/2.png" width="50%"></li>
<li>When try to write an invalid line without reading it, the content of the current modified state line will be sent to the new writer. </li>
<li>Write propagation is achieved via a combination of invalidation on BusRdX and flush from M-state on subsequent BusRd/BusRdX from another processor.</li>
<li>Write serialization<br>Writes that appear on interconnect are ordered by the order they appear on interconnect (BusRdX)<br>Reads that appear on interconnect are ordered by the order they appear on interconnect (BusRd)<br>Writes that don’t appear on the interconnect (PrWr to line already in M state):<ul>
<li>The sequence of writes to the line comes between two interconnect transactions for the line</li>
<li>All writes in sequence are performed by the same processor, P (that processor certainly observes them in correct sequential order)</li>
<li>All other processors observe notification of these writes only after an interconnect transaction for the line. </li>
<li>So, all processors see writes in the same order. </li>
</ul>
</li>
</ol>
<h2 id="MESI-invalidation-protocol"><a href="#MESI-invalidation-protocol" class="headerlink" title="MESI invalidation protocol"></a>MESI invalidation protocol</h2><ol>
<li>MSI requires two interconnect transactions for the common case of reading an address and then writing to it<ul>
<li>Transaction 1: BusRd to move from I to S state</li>
<li>Transaction 2: BusRdX to move from S to M state</li>
</ul>
</li>
<li>Solution: add additional state E (“exclusive clean”) to mark the line that has not been modified, but only this cache has a copy of the line<br>This state decouples exclusivity from line ownership (the line is not dirty, so the copy in memory is a valid copy of data)<br>Upgrade from E to M does not require an interconnect transaction. </li>
<li><img src="/imgs/CS149/08/3.jpeg" width="50%"></li>
</ol>
<h2 id="5-stage-invalidation-based-protocol"><a href="#5-stage-invalidation-based-protocol" class="headerlink" title="5-stage invalidation-based protocol"></a>5-stage invalidation-based protocol</h2><ol>
<li>Who should supply data on a cache miss when the line is in the E or S state of another cache?<br>Can get cache line data from memory, or can get data from another cache? If the source is another cache, which one should provide it?</li>
<li>Cache-to-cache transfers add complexity but are commonly used to reduce the latency of data access and the memory bandwidth required by the application.</li>
<li>MESIF: Like MESI, but one cache holds a shared line in the F state rather than S (F=”forward”). Cache with a line in F state services miss<br>Simplifies decision of which cache should service miss (basic MESI: all caches respond)<br>Used by Intel processors</li>
<li>MOESI: Transition from M to O (O=”owned, but not exclusive”) and do not flush to memory (In MESI protocol, transition from M to S requires flush to memory).<br>Other processors maintain a shared line in the S state, while one maintains a line in the O state. Data in memory is stale, so cache with a line in O state must service cache misses.<br>Used in AMD Opteron</li>
</ol>
<h1 id="Invalidation-based-vs-Update-based"><a href="#Invalidation-based-vs-Update-based" class="headerlink" title="Invalidation-based vs. Update-based"></a>Invalidation-based vs. Update-based</h1><ol>
<li>Invalidation-based protocol: The cache must obtain exclusive access to write to a line. All other caches must invalidate their copies.</li>
<li>Update-based protocol: Can write to shared copy by broadcasting update to all other copies</li>
<li>Intuitively, the update would seem preferable if other processors<br>sharing data, continue to access it after a write occurs<br>But updates are overhead if data sits in caches (and is never reread by another processor) or the application performs many writes before the next read</li>
<li>The update can reduce the cache miss rate since all shared copies remain valid.<br>The update can suffer from high traffic due to multiple writes before the next read by another processor.</li>
</ol>
<h1 id="Snoop-for-a-cache-hierarchy"><a href="#Snoop-for-a-cache-hierarchy" class="headerlink" title="Snoop for a cache hierarchy"></a>Snoop for a cache hierarchy</h1><ol>
<li>Challenge: changes made to data at the L1 cache may not be visible to the L2 cache controller, then snoops the interconnect. </li>
<li>Inclusion property:<br>All lines closer to the processor cache are also in farther caches. Thus, all transactions relevant to L1 are also relevant to L2, so it is sufficient for only the L2 to snoop the interconnect.<br>If the line is in the owned state (M in MSI/MESI) in L1, it must also be in an owned state in L2. Allows L2 to determine if a bus transaction requests a modified cache line in L1 without requiring information from L1. </li>
<li>Even if L2 is larger than L1, the inclusion cannot be maintained automatically. L1 and L2 might evict different lines because the access histories differ. </li>
<li>When line X is invalidated in the L2 cache due to BusRdX from another cache. Must also invalidate line X in L1<br>Solution: Each L2 line contains an additional state bit indicating if the line also exists in L1. This bit tells the L2 invalidations of the cache line due to coherence traffic need to be propagated to L1. </li>
<li>When the L1 write is hit, the corresponding line in the L2 cache is in the modified state in the coherence protocol, but the L2 data is stale.<br>When the coherence protocol requires X to be flushed from L2, the L2 cache must request the data from L1.<br>Add another bit for “modified-but-stale” (flushing a “modified-but-stale” L2 line requires getting the real data from L1 first.)</li>
</ol>
<h1 id="False-sharing"><a href="#False-sharing" class="headerlink" title="False sharing"></a>False sharing</h1><ol>
<li>False sharing is when two processors write to different addresses, but those addresses map to the same cache line. The cache line keeps invalidating and requesting data from another processor, generating significant communication due to the coherence protocol. </li>
<li>We can split the line into two parts; each processor only writes one part. </li>
<li>One way is to insert some paddings to make the data written by one processor take up a whole cache line. This can easily implemented at the software level. But it causes memory waste. </li>
<li>Another way is mapping addresses handled by the same processor to the same cache line. This causes no waste but breaks the successiveness of memory address within a cache line. Also, it needs to know the addresses each processor will write and is harder to implement. </li>
</ol>

    </div>

    
    
    

    <footer class="post-footer">
          <div class="post-tags">
              <a href="/tags/Parallelism/" rel="tag"><i class="fa fa-tag"></i> Parallelism</a>
          </div>

        

          <div class="post-nav">
            <div class="post-nav-item">
                <a href="/2022/06/11/Courses/CS149/07-Workload-driven-Perfromance-Evaluation/" rel="prev" title="07. Workload-driven Performance Evaluation">
                  <i class="fa fa-chevron-left"></i> 07. Workload-driven Performance Evaluation
                </a>
            </div>
            <div class="post-nav-item">
                <a href="/2022/07/06/Courses/CS149/09-Directory-Based-Cache-Cohurence/" rel="next" title="09. Directory-Based Cache Coherence">
                  09. Directory-Based Cache Coherence <i class="fa fa-chevron-right"></i>
                </a>
            </div>
          </div>
    </footer>
  </article>
</div>






</div>
  </main>

  <footer class="footer">
    <div class="footer-inner">


<div class="copyright">
  &copy; 
  <span itemprop="copyrightYear">2024</span>
  <span class="with-love">
    <i class="fa fa-heart"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">LiyunZhang</span>
</div>
  <div class="powered-by">Powered by <a href="https://hexo.io/" rel="noopener" target="_blank">Hexo</a> & <a href="https://theme-next.js.org/mist/" rel="noopener" target="_blank">NexT.Mist</a>
  </div>

    </div>
  </footer>

  
  <div class="toggle sidebar-toggle" role="button">
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
    <span class="toggle-line"></span>
  </div>
  <div class="sidebar-dimmer"></div>
  <div class="back-to-top" role="button" aria-label="Back to top">
    <i class="fa fa-arrow-up fa-lg"></i>
    <span>0%</span>
  </div>

<noscript>
  <div class="noscript-warning">Theme NexT works best with JavaScript enabled</div>
</noscript>


  
  <script src="https://cdnjs.cloudflare.com/ajax/libs/animejs/3.2.1/anime.min.js" integrity="sha256-XL2inqUJaslATFnHdJOi9GfQ60on8Wx1C2H8DYiN1xY=" crossorigin="anonymous"></script>
<script src="/js/comments.js"></script><script src="/js/utils.js"></script><script src="/js/motion.js"></script><script src="/js/schemes/muse.js"></script><script src="/js/next-boot.js"></script>

  <script src="https://cdnjs.cloudflare.com/ajax/libs/hexo-generator-searchdb/1.4.1/search.js" integrity="sha256-1kfA5uHPf65M5cphT2dvymhkuyHPQp5A53EGZOnOLmc=" crossorigin="anonymous"></script>
<script src="/js/third-party/search/local-search.js"></script>







  




  

  <script class="next-config" data-name="enableMath" type="application/json">true</script><link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/KaTeX/0.16.7/katex.min.css" integrity="sha256-hLTCMFlKxdNgPXyWlSSxYN0ykJmxxq9Yt3MNfdRGWeA=" crossorigin="anonymous">



</body>
</html>
