INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sources_1/new/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.srcs/sim_1/new/ALUTest.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUTest
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/jacob/Documents/ECE2700/4BitProcessor/4BitProcessor.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
