L 1 "..\..\..\..\..\CPU\ST\STM32\src\stm32f10x_i2c.c"
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_i2c.c
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file provides all the I2C firmware functions.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_i2c.h"
L 1 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_i2c.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_i2c.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the functions prototypes for the
N*                      I2C firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_I2C_H    
N#define __STM32F10x_I2C_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
L 1 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_map.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_map.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the peripheral register's definitions
N*                      and memory mapping.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_MAP_H
N#define __STM32F10x_MAP_H
N
N#ifndef EXT
N  #define EXT extern
N#endif /* EXT */
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_conf.h"
L 1 ".\stm32f10x_conf.h" 1
N/******************** (C) COPYRIGHT 2007 STMicroelectronics ********************
N* File Name          : stm32f10x_conf.h
N* Author             : MCD Application Team
N* Date First Issued  : 05/21/2007
N* Description        : Library configuration file.
N********************************************************************************
N* History:
N* 05/21/2007: V0.1
N********************************************************************************
N* THE PRESENT SOFTWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_CONF_H
N#define __STM32F10x_CONF_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_type.h"
L 1 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_type.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_type.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the common data types used for the
N*                      STM32F10x firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_TYPE_H
N#define __STM32F10x_TYPE_H
N
N/* Includes ------------------------------------------------------------------*/
N/* Exported types ------------------------------------------------------------*/
Ntypedef signed long  s32;
Ntypedef signed short s16;
Ntypedef signed char  s8;
N
Ntypedef signed long  const sc32;  /* Read Only */
Ntypedef signed short const sc16;  /* Read Only */
Ntypedef signed char  const sc8;   /* Read Only */
N
Ntypedef volatile signed long  vs32;
Ntypedef volatile signed short vs16;
Ntypedef volatile signed char  vs8;
N
Ntypedef volatile signed long  const vsc32;  /* Read Only */
Ntypedef volatile signed short const vsc16;  /* Read Only */
Ntypedef volatile signed char  const vsc8;   /* Read Only */
N
Ntypedef unsigned long  u32;
Ntypedef unsigned short u16;
Ntypedef unsigned char  u8;
N
Ntypedef unsigned long  const uc32;  /* Read Only */
Ntypedef unsigned short const uc16;  /* Read Only */
Ntypedef unsigned char  const uc8;   /* Read Only */
N
Ntypedef volatile unsigned long  vu32;
Ntypedef volatile unsigned short vu16;
Ntypedef volatile unsigned char  vu8;
N
Ntypedef volatile unsigned long  const vuc32;  /* Read Only */
Ntypedef volatile unsigned short const vuc16;  /* Read Only */
Ntypedef volatile unsigned char  const vuc8;   /* Read Only */
N
Ntypedef enum {FALSE = 0, TRUE = !FALSE} bool;
N
Ntypedef enum {RESET = 0, SET = !RESET} FlagStatus, ITStatus;
N
Ntypedef enum {DISABLE = 0, ENABLE = !DISABLE} FunctionalState;
N#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))
N
Ntypedef enum {ERROR = 0, SUCCESS = !ERROR} ErrorStatus;
N
N#define U8_MAX     ((u8)255)
N#define S8_MAX     ((s8)127)
N#define S8_MIN     ((s8)-128)
N#define U16_MAX    ((u16)65535u)
N#define S16_MAX    ((s16)32767)
N#define S16_MIN    ((s16)-32768)
N#define U32_MAX    ((u32)4294967295uL)
N#define S32_MAX    ((s32)2147483647)
N#define S32_MIN    ((s32)-2147483648)
N
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
N
N#endif /* __STM32F10x_TYPE_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 24 ".\stm32f10x_conf.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Uncomment the line below to compile the library in DEBUG mode, this will expanse
N   the "assert" macro in the firmware library code (see "Exported macro" section below) */
N//#define DEBUG
N
N/* Comment the line below to disable the specific peripheral inclusion */
N/************************************* ADC ************************************/
N#define _ADC
N#define _ADC1
N#define _ADC2
N
N/************************************* BKP ************************************/
N#define _BKP
N
N/************************************* CAN ************************************/
N//#define _CAN
N
N/************************************* DMA ************************************/
N//#define _DMA
N//#define _DMA_Channel1
N//#define _DMA_Channel2
N//#define _DMA_Channel3
N//#define _DMA_Channel4
N//#define _DMA_Channel5
N//#define _DMA_Channel6
N//#define _DMA_Channel7
N
N/************************************* EXTI ***********************************/
N#define _EXTI
N
N/************************************* FLASH and Option Bytes *****************/
N#define _FLASH
N/* Uncomment the line below to enable FLASH program/erase/protections functions,
N   otherwise only FLASH configuration (latency, prefetch, half cycle) functions
N   are enabled */
N//#define _FLASH_PROG
N
N/************************************* GPIO ***********************************/
N#define _GPIO
N#define _GPIOA
N#define _GPIOB
N#define _GPIOC
N#define _GPIOD
N#define _GPIOE
N#define _AFIO
N
N/************************************* I2C ************************************/
N#define _I2C
N#define _I2C1
N//#define _I2C2
N
N/************************************* IWDG ***********************************/
N//#define _IWDG
N
N/************************************* NVIC ***********************************/
N#define _NVIC
N
N/************************************* PWR ************************************/
N#define _PWR
N
N/************************************* RCC ************************************/
N#define _RCC
N
N/************************************* RTC ************************************/
N#define _RTC
N
N/************************************* SPI ************************************/
N#define _SPI
N#define _SPI1
N#define _SPI2
N
N/************************************* SysTick ********************************/
N#define _SysTick
N
N/************************************* TIM1 ***********************************/
N#define _TIM1
N
N/************************************* TIM ************************************/
N#define _TIM
N#define _TIM2
N//#define _TIM3
N#define _TIM4
N
N/************************************* USART **********************************/
N#define _USART
N#define _USART1
N#define _USART2
N#define _USART3
N
N/************************************* WWDG ***********************************/
N//#define _WWDG
N
N/* In the following line adjust the value of External High Speed oscillator (HSE)
N   used in your application */
N#define HSE_Value    ((u32)8000000) /* Value of the External oscillator in Hz*/
N
N/* Exported macro ------------------------------------------------------------*/
N#undef assert
N#ifdef  DEBUG
S/*******************************************************************************
S* Macro Name     : assert
S* Description    : The assert macro is used for function's parameters check.
S*                  It is used only if the library is compiled in DEBUG mode.
S* Input          : - expr: If expr is false, it calls assert_failed function
S*                    which reports the name of the source file and the source
S*                    line number of the call that failed.
S*                    If expr is true, it returns no value.
S* Return         : None
S*******************************************************************************/
S  #define assert_param(expr) ((expr) ? (void)0 : assert_failed((u8 *)__FILE__, __LINE__))
S/* Exported functions ------------------------------------------------------- */
S  void assert_failed(u8* file, u32 line);
N#else
N  #define assert_param(expr) ((void)0)
N#endif /* DEBUG */
N
N#endif /* __STM32F10x_CONF_H */
N
N/******************* (C) COPYRIGHT 2007 STMicroelectronics *****END OF FILE****/
L 29 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_map.h" 2
N#include "stm32f10x_type.h"
N#include "cortexm3_macro.h"
L 1 "..\..\..\..\..\CPU\ST\STM32\inc\cortexm3_macro.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : cortexm3_macro.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : Header file for cortexm3_macro.s.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __CORTEXM3_MACRO_H
N#define __CORTEXM3_MACRO_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_type.h"
N
N/* Exported types ------------------------------------------------------------*/
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid __WFI(void);
Nvoid __WFE(void);
Nvoid __SEV(void);
Nvoid __ISB(void);
Nvoid __DSB(void);
Nvoid __DMB(void);
Nvoid __SVC(void);
Nu32 __MRS_CONTROL(void);
Nvoid __MSR_CONTROL(u32 Control);
Nu32 __MRS_PSP(void);
Nvoid __MSR_PSP(u32 TopOfProcessStack);
Nu32 __MRS_MSP(void);
Nvoid __MSR_MSP(u32 TopOfMainStack);
Nvoid __RESETPRIMASK(void);
Nvoid __SETPRIMASK(void);
Nu32 __READ_PRIMASK(void);
Nvoid __RESETFAULTMASK(void);
Nvoid __SETFAULTMASK(void);
Nu32 __READ_FAULTMASK(void);
Nvoid __BASEPRICONFIG(u32 NewPriority);
Nu32 __GetBASEPRI(void);
Nu16 __REV_HalfWord(u16 Data);
Nu32 __REV_Word(u32 Data);
N
N#endif /* __CORTEXM3_MACRO_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 31 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_map.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/******************************************************************************/
N/*                         Peripheral registers structures                    */
N/******************************************************************************/
N
N/*------------------------ Analog to Digital Converter -----------------------*/
Ntypedef struct
N{
N  vu32 SR;
N  vu32 CR1;
N  vu32 CR2;
N  vu32 SMPR1;
N  vu32 SMPR2;
N  vu32 JOFR1;
N  vu32 JOFR2;
N  vu32 JOFR3;
N  vu32 JOFR4;
N  vu32 HTR;
N  vu32 LTR;
N  vu32 SQR1;
N  vu32 SQR2;
N  vu32 SQR3;
N  vu32 JSQR;
N  vu32 JDR1;
N  vu32 JDR2;
N  vu32 JDR3;
N  vu32 JDR4;
N  vu32 DR;
N} ADC_TypeDef;
N
N/*------------------------ Backup Registers ----------------------------------*/
Ntypedef struct
N{
N  u32  RESERVED0;
N  vu16 DR1;
N  u16  RESERVED1;
N  vu16 DR2;
N  u16  RESERVED2;
N  vu16 DR3;
N  u16  RESERVED3;
N  vu16 DR4;
N  u16  RESERVED4;
N  vu16 DR5;
N  u16  RESERVED5;
N  vu16 DR6;
N  u16  RESERVED6;
N  vu16 DR7;
N  u16  RESERVED7;
N  vu16 DR8;
N  u16  RESERVED8;
N  vu16 DR9;
N  u16  RESERVED9;
N  vu16 DR10;
N  u16  RESERVED10; 
N  vu16 RTCCR;
N  u16  RESERVED11;
N  vu16 CR;
N  u16  RESERVED12;
N  vu16 CSR;
N  u16  RESERVED13[5];
N  vu16 DR11;
N  u16  RESERVED14;
N  vu16 DR12;
N  u16  RESERVED15;
N  vu16 DR13;
N  u16  RESERVED16;
N  vu16 DR14;
N  u16  RESERVED17;
N  vu16 DR15;
N  u16  RESERVED18;
N  vu16 DR16;
N  u16  RESERVED19;
N  vu16 DR17;
N  u16  RESERVED20;
N  vu16 DR18;
N  u16  RESERVED21;
N  vu16 DR19;
N  u16  RESERVED22;
N  vu16 DR20;
N  u16  RESERVED23;
N  vu16 DR21;
N  u16  RESERVED24;
N  vu16 DR22;
N  u16  RESERVED25;
N  vu16 DR23;
N  u16  RESERVED26;
N  vu16 DR24;
N  u16  RESERVED27;
N  vu16 DR25;
N  u16  RESERVED28;
N  vu16 DR26;
N  u16  RESERVED29;
N  vu16 DR27;
N  u16  RESERVED30;
N  vu16 DR28;
N  u16  RESERVED31;
N  vu16 DR29;
N  u16  RESERVED32;
N  vu16 DR30;
N  u16  RESERVED33; 
N  vu16 DR31;
N  u16  RESERVED34;
N  vu16 DR32;
N  u16  RESERVED35;
N  vu16 DR33;
N  u16  RESERVED36;
N  vu16 DR34;
N  u16  RESERVED37;
N  vu16 DR35;
N  u16  RESERVED38;
N  vu16 DR36;
N  u16  RESERVED39;
N  vu16 DR37;
N  u16  RESERVED40;
N  vu16 DR38;
N  u16  RESERVED41;
N  vu16 DR39;
N  u16  RESERVED42;
N  vu16 DR40;
N  u16  RESERVED43;
N  vu16 DR41;
N  u16  RESERVED44;
N  vu16 DR42;
N  u16  RESERVED45;    
N} BKP_TypeDef;
N
N/*------------------------ Controller Area Network ---------------------------*/
Ntypedef struct
N{
N  vu32 TIR;
N  vu32 TDTR;
N  vu32 TDLR;
N  vu32 TDHR;
N} CAN_TxMailBox_TypeDef;
N
Ntypedef struct
N{
N  vu32 RIR;
N  vu32 RDTR;
N  vu32 RDLR;
N  vu32 RDHR;
N} CAN_FIFOMailBox_TypeDef;
N
Ntypedef struct
N{
N  vu32 FR1;
N  vu32 FR2;
N} CAN_FilterRegister_TypeDef;
N
Ntypedef struct
N{
N  vu32 MCR;
N  vu32 MSR;
N  vu32 TSR;
N  vu32 RF0R;
N  vu32 RF1R;
N  vu32 IER;
N  vu32 ESR;
N  vu32 BTR;
N  u32  RESERVED0[88];
N  CAN_TxMailBox_TypeDef sTxMailBox[3];
N  CAN_FIFOMailBox_TypeDef sFIFOMailBox[2];
N  u32  RESERVED1[12];
N  vu32 FMR;
N  vu32 FM1R;
N  u32  RESERVED2;
N  vu32 FS1R;
N  u32  RESERVED3;
N  vu32 FFA1R;
N  u32  RESERVED4;
N  vu32 FA1R;
N  u32  RESERVED5[8];
N  CAN_FilterRegister_TypeDef sFilterRegister[14];
N} CAN_TypeDef;
N
N/*------------------------ CRC calculation unit ------------------------------*/
Ntypedef struct
N{
N  vu32 DR;
N  vu8  IDR;
N  u8   RESERVED0;
N  u16  RESERVED1;
N  vu32 CR;
N} CRC_TypeDef;
N
N
N/*------------------------ Digital to Analog Converter -----------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 SWTRIGR;
N  vu32 DHR12R1;
N  vu32 DHR12L1;
N  vu32 DHR8R1;
N  vu32 DHR12R2;
N  vu32 DHR12L2;
N  vu32 DHR8R2;
N  vu32 DHR12RD;
N  vu32 DHR12LD;
N  vu32 DHR8RD;
N  vu32 DOR1;
N  vu32 DOR2;
N} DAC_TypeDef;
N
N/*------------------------ Debug MCU -----------------------------------------*/
Ntypedef struct
N{
N  vu32 IDCODE;
N  vu32 CR;	
N}DBGMCU_TypeDef;
N
N/*------------------------ DMA Controller ------------------------------------*/
Ntypedef struct
N{
N  vu32 CCR;
N  vu32 CNDTR;
N  vu32 CPAR;
N  vu32 CMAR;
N} DMA_Channel_TypeDef;
N
Ntypedef struct
N{
N  vu32 ISR;
N  vu32 IFCR;
N} DMA_TypeDef;
N
N/*------------------------ External Interrupt/Event Controller ---------------*/
Ntypedef struct
N{
N  vu32 IMR;
N  vu32 EMR;
N  vu32 RTSR;
N  vu32 FTSR;
N  vu32 SWIER;
N  vu32 PR;
N} EXTI_TypeDef;
N
N/*------------------------ FLASH and Option Bytes Registers ------------------*/
Ntypedef struct
N{
N  vu32 ACR;
N  vu32 KEYR;
N  vu32 OPTKEYR;
N  vu32 SR;
N  vu32 CR;
N  vu32 AR;
N  vu32 RESERVED;
N  vu32 OBR;
N  vu32 WRPR;
N} FLASH_TypeDef;
N
Ntypedef struct
N{
N  vu16 RDP;
N  vu16 USER;
N  vu16 Data0;
N  vu16 Data1;
N  vu16 WRP0;
N  vu16 WRP1;
N  vu16 WRP2;
N  vu16 WRP3;
N} OB_TypeDef;
N
N/*------------------------ Flexible Static Memory Controller -----------------*/
Ntypedef struct
N{
N  vu32 BTCR[8];   
N} FSMC_Bank1_TypeDef; 
N
Ntypedef struct
N{
N  vu32 BWTR[7];
N} FSMC_Bank1E_TypeDef;
N
Ntypedef struct
N{
N  vu32 PCR2;
N  vu32 SR2;
N  vu32 PMEM2;
N  vu32 PATT2;
N  u32  RESERVED0;   
N  vu32 ECCR2; 
N} FSMC_Bank2_TypeDef;  
N
Ntypedef struct
N{
N  vu32 PCR3;
N  vu32 SR3;
N  vu32 PMEM3;
N  vu32 PATT3;
N  u32  RESERVED0;   
N  vu32 ECCR3; 
N} FSMC_Bank3_TypeDef; 
N
Ntypedef struct
N{
N  vu32 PCR4;
N  vu32 SR4;
N  vu32 PMEM4;
N  vu32 PATT4;
N  vu32 PIO4; 
N} FSMC_Bank4_TypeDef; 
N
N/*------------------------ General Purpose and Alternate Function IO ---------*/
Ntypedef struct
N{
N  vu32 CRL;
N  vu32 CRH;
N  vu32 IDR;
N  vu32 ODR;
N  vu32 BSRR;
N  vu32 BRR;
N  vu32 LCKR;
N} GPIO_TypeDef;
N
Ntypedef struct
N{
N  vu32 EVCR;
N  vu32 MAPR;
N  vu32 EXTICR[4];
N} AFIO_TypeDef;
N
N/*------------------------ Inter-integrated Circuit Interface ----------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 OAR1;
N  u16  RESERVED2;
N  vu16 OAR2;
N  u16  RESERVED3;
N  vu16 DR;
N  u16  RESERVED4;
N  vu16 SR1;
N  u16  RESERVED5;
N  vu16 SR2;
N  u16  RESERVED6;
N  vu16 CCR;
N  u16  RESERVED7;
N  vu16 TRISE;
N  u16  RESERVED8;
N} I2C_TypeDef;
N
N/*------------------------ Independent WATCHDOG ------------------------------*/
Ntypedef struct
N{
N  vu32 KR;
N  vu32 PR;
N  vu32 RLR;
N  vu32 SR;
N} IWDG_TypeDef;
N
N/*------------------------ Nested Vectored Interrupt Controller --------------*/
Ntypedef struct
N{
N  vu32 ISER[2];
N  u32  RESERVED0[30];
N  vu32 ICER[2];
N  u32  RSERVED1[30];
N  vu32 ISPR[2];
N  u32  RESERVED2[30];
N  vu32 ICPR[2];
N  u32  RESERVED3[30];
N  vu32 IABR[2];
N  u32  RESERVED4[62];
N  vu32 IPR[15];
N} NVIC_TypeDef;
N
Ntypedef struct
N{
N  vuc32 CPUID;
N  vu32 ICSR;
N  vu32 VTOR;
N  vu32 AIRCR;
N  vu32 SCR;
N  vu32 CCR;
N  vu32 SHPR[3];
N  vu32 SHCSR;
N  vu32 CFSR;
N  vu32 HFSR;
N  vu32 DFSR;
N  vu32 MMFAR;
N  vu32 BFAR;
N  vu32 AFSR;
N} SCB_TypeDef;
N
N/*------------------------ Power Control -------------------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CSR;
N} PWR_TypeDef;
N
N/*------------------------ Reset and Clock Control ---------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CFGR;
N  vu32 CIR;
N  vu32 APB2RSTR;
N  vu32 APB1RSTR;
N  vu32 AHBENR;
N  vu32 APB2ENR;
N  vu32 APB1ENR;
N  vu32 BDCR;
N  vu32 CSR;
N} RCC_TypeDef;
N
N/*------------------------ Real-Time Clock -----------------------------------*/
Ntypedef struct
N{
N  vu16 CRH;
N  u16  RESERVED0;
N  vu16 CRL;
N  u16  RESERVED1;
N  vu16 PRLH;
N  u16  RESERVED2;
N  vu16 PRLL;
N  u16  RESERVED3;
N  vu16 DIVH;
N  u16  RESERVED4;
N  vu16 DIVL;
N  u16  RESERVED5;
N  vu16 CNTH;
N  u16  RESERVED6;
N  vu16 CNTL;
N  u16  RESERVED7;
N  vu16 ALRH;
N  u16  RESERVED8;
N  vu16 ALRL;
N  u16  RESERVED9;
N} RTC_TypeDef;
N
N/*------------------------ SD host Interface ---------------------------------*/
Ntypedef struct
N{
N  vu32 POWER;
N  vu32 CLKCR;
N  vu32 ARG;
N  vu32 CMD;
N  vuc32 RESPCMD;
N  vuc32 RESP1;
N  vuc32 RESP2;
N  vuc32 RESP3;
N  vuc32 RESP4;
N  vu32 DTIMER;
N  vu32 DLEN;
N  vu32 DCTRL;
N  vuc32 DCOUNT;
N  vuc32 STA;
N  vu32 ICR;
N  vu32 MASK;
N  u32  RESERVED0[2];
N  vuc32 FIFOCNT;
N  u32  RESERVED1[13];
N  vu32 FIFO;
N} SDIO_TypeDef;
N
N/*------------------------ Serial Peripheral Interface -----------------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 SR;
N  u16  RESERVED2;
N  vu16 DR;
N  u16  RESERVED3;
N  vu16 CRCPR;
N  u16  RESERVED4;
N  vu16 RXCRCR;
N  u16  RESERVED5;
N  vu16 TXCRCR;
N  u16  RESERVED6;
N  vu16 I2SCFGR;
N  u16  RESERVED7;
N  vu16 I2SPR;
N  u16  RESERVED8;  
N} SPI_TypeDef;
N
N/*------------------------ SystemTick ----------------------------------------*/
Ntypedef struct
N{
N  vu32 CTRL;
N  vu32 LOAD;
N  vu32 VAL;
N  vuc32 CALIB;
N} SysTick_TypeDef;
N
N/*------------------------ TIM -----------------------------------------------*/
Ntypedef struct
N{
N  vu16 CR1;
N  u16  RESERVED0;
N  vu16 CR2;
N  u16  RESERVED1;
N  vu16 SMCR;
N  u16  RESERVED2;
N  vu16 DIER;
N  u16  RESERVED3;
N  vu16 SR;
N  u16  RESERVED4;
N  vu16 EGR;
N  u16  RESERVED5;
N  vu16 CCMR1;
N  u16  RESERVED6;
N  vu16 CCMR2;
N  u16  RESERVED7;
N  vu16 CCER;
N  u16  RESERVED8;
N  vu16 CNT;
N  u16  RESERVED9;
N  vu16 PSC;
N  u16  RESERVED10;
N  vu16 ARR;
N  u16  RESERVED11;
N  vu16 RCR;
N  u16  RESERVED12;
N  vu16 CCR1;
N  u16  RESERVED13;
N  vu16 CCR2;
N  u16  RESERVED14;
N  vu16 CCR3;
N  u16  RESERVED15;
N  vu16 CCR4;
N  u16  RESERVED16;
N  vu16 BDTR;
N  u16  RESERVED17;
N  vu16 DCR;
N  u16  RESERVED18;
N  vu16 DMAR;
N  u16  RESERVED19;
N} TIM_TypeDef;
N
N/*----------------- Universal Synchronous Asynchronous Receiver Transmitter --*/
Ntypedef struct
N{
N  vu16 SR;
N  u16  RESERVED0;
N  vu16 DR;
N  u16  RESERVED1;
N  vu16 BRR;
N  u16  RESERVED2;
N  vu16 CR1;
N  u16  RESERVED3;
N  vu16 CR2;
N  u16  RESERVED4;
N  vu16 CR3;
N  u16  RESERVED5;
N  vu16 GTPR;
N  u16  RESERVED6;
N} USART_TypeDef;
N
N/*------------------------ Window WATCHDOG -----------------------------------*/
Ntypedef struct
N{
N  vu32 CR;
N  vu32 CFR;
N  vu32 SR;
N} WWDG_TypeDef;
N
N/******************************************************************************/
N/*                         Peripheral memory map                              */
N/******************************************************************************/
N/* Peripheral and SRAM base address in the alias region */
N#define PERIPH_BB_BASE        ((u32)0x42000000)
N#define SRAM_BB_BASE          ((u32)0x22000000)
N
N/* Peripheral and SRAM base address in the bit-band region */
N#define SRAM_BASE             ((u32)0x20000000)
N#define PERIPH_BASE           ((u32)0x40000000)
N
N/* FSMC registers base address */
N#define FSMC_R_BASE           ((u32)0xA0000000)
N
N/* Peripheral memory map */
N#define APB1PERIPH_BASE       PERIPH_BASE
N#define APB2PERIPH_BASE       (PERIPH_BASE + 0x10000)
N#define AHBPERIPH_BASE        (PERIPH_BASE + 0x20000)
N
N#define TIM2_BASE             (APB1PERIPH_BASE + 0x0000)
N#define TIM3_BASE             (APB1PERIPH_BASE + 0x0400)
N#define TIM4_BASE             (APB1PERIPH_BASE + 0x0800)
N#define TIM5_BASE             (APB1PERIPH_BASE + 0x0C00)
N#define TIM6_BASE             (APB1PERIPH_BASE + 0x1000)
N#define TIM7_BASE             (APB1PERIPH_BASE + 0x1400)
N#define RTC_BASE              (APB1PERIPH_BASE + 0x2800)
N#define WWDG_BASE             (APB1PERIPH_BASE + 0x2C00)
N#define IWDG_BASE             (APB1PERIPH_BASE + 0x3000)
N#define SPI2_BASE             (APB1PERIPH_BASE + 0x3800)
N#define SPI3_BASE             (APB1PERIPH_BASE + 0x3C00)
N#define USART2_BASE           (APB1PERIPH_BASE + 0x4400)
N#define USART3_BASE           (APB1PERIPH_BASE + 0x4800)
N#define UART4_BASE            (APB1PERIPH_BASE + 0x4C00)
N#define UART5_BASE            (APB1PERIPH_BASE + 0x5000)
N#define I2C1_BASE             (APB1PERIPH_BASE + 0x5400)
N#define I2C2_BASE             (APB1PERIPH_BASE + 0x5800)
N#define CAN_BASE              (APB1PERIPH_BASE + 0x6400)
N#define BKP_BASE              (APB1PERIPH_BASE + 0x6C00)
N#define PWR_BASE              (APB1PERIPH_BASE + 0x7000)
N#define DAC_BASE              (APB1PERIPH_BASE + 0x7400)
N
N#define AFIO_BASE             (APB2PERIPH_BASE + 0x0000)
N#define EXTI_BASE             (APB2PERIPH_BASE + 0x0400)
N#define GPIOA_BASE            (APB2PERIPH_BASE + 0x0800)
N#define GPIOB_BASE            (APB2PERIPH_BASE + 0x0C00)
N#define GPIOC_BASE            (APB2PERIPH_BASE + 0x1000)
N#define GPIOD_BASE            (APB2PERIPH_BASE + 0x1400)
N#define GPIOE_BASE            (APB2PERIPH_BASE + 0x1800)
N#define GPIOF_BASE            (APB2PERIPH_BASE + 0x1C00)
N#define GPIOG_BASE            (APB2PERIPH_BASE + 0x2000)
N#define ADC1_BASE             (APB2PERIPH_BASE + 0x2400)
N#define ADC2_BASE             (APB2PERIPH_BASE + 0x2800)
N#define TIM1_BASE             (APB2PERIPH_BASE + 0x2C00)
N#define SPI1_BASE             (APB2PERIPH_BASE + 0x3000)
N#define TIM8_BASE             (APB2PERIPH_BASE + 0x3400)
N#define USART1_BASE           (APB2PERIPH_BASE + 0x3800)
N#define ADC3_BASE             (APB2PERIPH_BASE + 0x3C00)
N
N#define SDIO_BASE             (PERIPH_BASE + 0x18000)
N
N#define DMA1_BASE             (AHBPERIPH_BASE + 0x0000)
N#define DMA1_Channel1_BASE    (AHBPERIPH_BASE + 0x0008)
N#define DMA1_Channel2_BASE    (AHBPERIPH_BASE + 0x001C)
N#define DMA1_Channel3_BASE    (AHBPERIPH_BASE + 0x0030)
N#define DMA1_Channel4_BASE    (AHBPERIPH_BASE + 0x0044)
N#define DMA1_Channel5_BASE    (AHBPERIPH_BASE + 0x0058)
N#define DMA1_Channel6_BASE    (AHBPERIPH_BASE + 0x006C)
N#define DMA1_Channel7_BASE    (AHBPERIPH_BASE + 0x0080)
N#define DMA2_BASE             (AHBPERIPH_BASE + 0x0400)
N#define DMA2_Channel1_BASE    (AHBPERIPH_BASE + 0x0408)
N#define DMA2_Channel2_BASE    (AHBPERIPH_BASE + 0x041C)
N#define DMA2_Channel3_BASE    (AHBPERIPH_BASE + 0x0430)
N#define DMA2_Channel4_BASE    (AHBPERIPH_BASE + 0x0444)
N#define DMA2_Channel5_BASE    (AHBPERIPH_BASE + 0x0458)
N#define RCC_BASE              (AHBPERIPH_BASE + 0x1000)
N#define CRC_BASE              (AHBPERIPH_BASE + 0x3000)
N
N/* Flash registers base address */
N#define FLASH_R_BASE          (AHBPERIPH_BASE + 0x2000)
N/* Flash Option Bytes base address */
N#define OB_BASE               ((u32)0x1FFFF800)
N
N/* FSMC Bankx registers base address */
N#define FSMC_Bank1_R_BASE     (FSMC_R_BASE + 0x0000)
N#define FSMC_Bank1E_R_BASE    (FSMC_R_BASE + 0x0104)
N#define FSMC_Bank2_R_BASE     (FSMC_R_BASE + 0x0060)
N#define FSMC_Bank3_R_BASE     (FSMC_R_BASE + 0x0080)
N#define FSMC_Bank4_R_BASE     (FSMC_R_BASE + 0x00A0)
N
N/* Debug MCU registers base address */
N#define DBGMCU_BASE          ((u32)0xE0042000)
N
N/* System Control Space memory map */
N#define SCS_BASE              ((u32)0xE000E000)
N
N#define SysTick_BASE          (SCS_BASE + 0x0010)
N#define NVIC_BASE             (SCS_BASE + 0x0100)
N#define SCB_BASE              (SCS_BASE + 0x0D00)
N
N/******************************************************************************/
N/*                         Peripheral declaration                             */
N/******************************************************************************/
N
N/*------------------------ Non Debug Mode ------------------------------------*/
N#ifndef DEBUG
N#ifdef _TIM2
N  #define TIM2                ((TIM_TypeDef *) TIM2_BASE)
N#endif /*_TIM2 */
N
N#ifdef _TIM3
S  #define TIM3                ((TIM_TypeDef *) TIM3_BASE)
N#endif /*_TIM3 */
N
N#ifdef _TIM4
N  #define TIM4                ((TIM_TypeDef *) TIM4_BASE)
N#endif /*_TIM4 */
N
N#ifdef _TIM5
S  #define TIM5                ((TIM_TypeDef *) TIM5_BASE)
N#endif /*_TIM5 */
N
N#ifdef _TIM6
S  #define TIM6                ((TIM_TypeDef *) TIM6_BASE)
N#endif /*_TIM6 */
N
N#ifdef _TIM7
S  #define TIM7                ((TIM_TypeDef *) TIM7_BASE)
N#endif /*_TIM7 */
N
N#ifdef _RTC
N  #define RTC                 ((RTC_TypeDef *) RTC_BASE)
N#endif /*_RTC */
N
N#ifdef _WWDG
S  #define WWDG                ((WWDG_TypeDef *) WWDG_BASE)
N#endif /*_WWDG */
N
N#ifdef _IWDG
S  #define IWDG                ((IWDG_TypeDef *) IWDG_BASE)
N#endif /*_IWDG */
N
N#ifdef _SPI2
N  #define SPI2                ((SPI_TypeDef *) SPI2_BASE)
N#endif /*_SPI2 */
N
N#ifdef _SPI3
S  #define SPI3                ((SPI_TypeDef *) SPI3_BASE)
N#endif /*_SPI3 */
N
N#ifdef _USART2
N  #define USART2              ((USART_TypeDef *) USART2_BASE)
N#endif /*_USART2 */
N
N#ifdef _USART3
N  #define USART3              ((USART_TypeDef *) USART3_BASE)
N#endif /*_USART3 */
N
N#ifdef _UART4
S  #define UART4              ((USART_TypeDef *) UART4_BASE)
N#endif /*_UART4 */
N
N#ifdef _UART5
S  #define UART5              ((USART_TypeDef *) UART5_BASE)
N#endif /*_USART5 */
N
N#ifdef _I2C1
N  #define I2C1                ((I2C_TypeDef *) I2C1_BASE)
N#endif /*_I2C1 */
N
N#ifdef _I2C2
S  #define I2C2                ((I2C_TypeDef *) I2C2_BASE)
N#endif /*_I2C2 */
N
N#ifdef _CAN
S  #define CAN                 ((CAN_TypeDef *) CAN_BASE)
N#endif /*_CAN */
N
N#ifdef _BKP
N  #define BKP                 ((BKP_TypeDef *) BKP_BASE)
N#endif /*_BKP */
N
N#ifdef _PWR
N  #define PWR                 ((PWR_TypeDef *) PWR_BASE)
N#endif /*_PWR */
N
N#ifdef _DAC
S  #define DAC                 ((DAC_TypeDef *) DAC_BASE)
N#endif /*_DAC */
N
N#ifdef _AFIO
N  #define AFIO                ((AFIO_TypeDef *) AFIO_BASE)
N#endif /*_AFIO */
N
N#ifdef _EXTI
N  #define EXTI                ((EXTI_TypeDef *) EXTI_BASE)
N#endif /*_EXTI */
N
N#ifdef _GPIOA
N  #define GPIOA               ((GPIO_TypeDef *) GPIOA_BASE)
N#endif /*_GPIOA */
N
N#ifdef _GPIOB
N  #define GPIOB               ((GPIO_TypeDef *) GPIOB_BASE)
N#endif /*_GPIOB */
N
N#ifdef _GPIOC
N  #define GPIOC               ((GPIO_TypeDef *) GPIOC_BASE)
N#endif /*_GPIOC */
N
N#ifdef _GPIOD
N  #define GPIOD               ((GPIO_TypeDef *) GPIOD_BASE)
N#endif /*_GPIOD */
N
N#ifdef _GPIOE
N  #define GPIOE               ((GPIO_TypeDef *) GPIOE_BASE)
N#endif /*_GPIOE */
N
N#ifdef _GPIOF
S  #define GPIOF               ((GPIO_TypeDef *) GPIOF_BASE)
N#endif /*_GPIOF */
N
N#ifdef _GPIOG
S  #define GPIOG               ((GPIO_TypeDef *) GPIOG_BASE)
N#endif /*_GPIOG */
N
N#ifdef _ADC1
N  #define ADC1                ((ADC_TypeDef *) ADC1_BASE)
N#endif /*_ADC1 */
N
N#ifdef _ADC2
N  #define ADC2                ((ADC_TypeDef *) ADC2_BASE)
N#endif /*_ADC2 */
N
N#ifdef _TIM1
N  #define TIM1                ((TIM_TypeDef *) TIM1_BASE)
N#endif /*_TIM1 */
N
N#ifdef _SPI1
N  #define SPI1                ((SPI_TypeDef *) SPI1_BASE)
N#endif /*_SPI1 */
N
N#ifdef _TIM8
S  #define TIM8                ((TIM_TypeDef *) TIM8_BASE)
N#endif /*_TIM8 */
N
N#ifdef _USART1
N  #define USART1              ((USART_TypeDef *) USART1_BASE)
N#endif /*_USART1 */
N
N#ifdef _ADC3
S  #define ADC3                ((ADC_TypeDef *) ADC3_BASE)
N#endif /*_ADC3 */
N
N#ifdef _SDIO
S  #define SDIO                ((SDIO_TypeDef *) SDIO_BASE)
N#endif /*_SDIO */
N
N#ifdef _DMA
S  #define DMA1                ((DMA_TypeDef *) DMA1_BASE)
S  #define DMA2                ((DMA_TypeDef *) DMA2_BASE)
N#endif /*_DMA */
N
N#ifdef _DMA1_Channel1
S  #define DMA1_Channel1       ((DMA_Channel_TypeDef *) DMA1_Channel1_BASE)
N#endif /*_DMA1_Channel1 */
N
N#ifdef _DMA1_Channel2
S  #define DMA1_Channel2       ((DMA_Channel_TypeDef *) DMA1_Channel2_BASE)
N#endif /*_DMA1_Channel2 */
N
N#ifdef _DMA1_Channel3
S  #define DMA1_Channel3       ((DMA_Channel_TypeDef *) DMA1_Channel3_BASE)
N#endif /*_DMA1_Channel3 */
N
N#ifdef _DMA1_Channel4
S  #define DMA1_Channel4       ((DMA_Channel_TypeDef *) DMA1_Channel4_BASE)
N#endif /*_DMA1_Channel4 */
N
N#ifdef _DMA1_Channel5
S  #define DMA1_Channel5       ((DMA_Channel_TypeDef *) DMA1_Channel5_BASE)
N#endif /*_DMA1_Channel5 */
N
N#ifdef _DMA1_Channel6
S  #define DMA1_Channel6       ((DMA_Channel_TypeDef *) DMA1_Channel6_BASE)
N#endif /*_DMA1_Channel6 */
N
N#ifdef _DMA1_Channel7
S  #define DMA1_Channel7       ((DMA_Channel_TypeDef *) DMA1_Channel7_BASE)
N#endif /*_DMA1_Channel7 */
N
N#ifdef _DMA2_Channel1
S  #define DMA2_Channel1       ((DMA_Channel_TypeDef *) DMA2_Channel1_BASE)
N#endif /*_DMA2_Channel1 */
N
N#ifdef _DMA2_Channel2
S  #define DMA2_Channel2       ((DMA_Channel_TypeDef *) DMA2_Channel2_BASE)
N#endif /*_DMA2_Channel2 */
N
N#ifdef _DMA2_Channel3
S  #define DMA2_Channel3       ((DMA_Channel_TypeDef *) DMA2_Channel3_BASE)
N#endif /*_DMA2_Channel3 */
N
N#ifdef _DMA2_Channel4
S  #define DMA2_Channel4       ((DMA_Channel_TypeDef *) DMA2_Channel4_BASE)
N#endif /*_DMA2_Channel4 */
N
N#ifdef _DMA2_Channel5
S  #define DMA2_Channel5       ((DMA_Channel_TypeDef *) DMA2_Channel5_BASE)
N#endif /*_DMA2_Channel5 */
N
N#ifdef _RCC
N  #define RCC                 ((RCC_TypeDef *) RCC_BASE)
N#endif /*_RCC */
N
N#ifdef _CRC
S  #define CRC                 ((CRC_TypeDef *) CRC_BASE)
N#endif /*_CRC */
N
N#ifdef _FLASH
N  #define FLASH               ((FLASH_TypeDef *) FLASH_R_BASE)
N  #define OB                  ((OB_TypeDef *) OB_BASE) 
N#endif /*_FLASH */
N
N#ifdef _FSMC
S  #define FSMC_Bank1          ((FSMC_Bank1_TypeDef *) FSMC_Bank1_R_BASE)
S  #define FSMC_Bank1E         ((FSMC_Bank1E_TypeDef *) FSMC_Bank1E_R_BASE)
S  #define FSMC_Bank2          ((FSMC_Bank2_TypeDef *) FSMC_Bank2_R_BASE)
S  #define FSMC_Bank3          ((FSMC_Bank3_TypeDef *) FSMC_Bank3_R_BASE)
S  #define FSMC_Bank4          ((FSMC_Bank4_TypeDef *) FSMC_Bank4_R_BASE)
N#endif /*_FSMC */
N
N#ifdef _DBGMCU
S  #define DBGMCU              ((DBGMCU_TypeDef *) DBGMCU_BASE)
N#endif /*_DBGMCU */
N
N#ifdef _SysTick
N  #define SysTick             ((SysTick_TypeDef *) SysTick_BASE)
N#endif /*_SysTick */
N
N#ifdef _NVIC
N  #define NVIC                ((NVIC_TypeDef *) NVIC_BASE)
N  #define SCB                 ((SCB_TypeDef *) SCB_BASE)  
N#endif /*_NVIC */
N
N/*------------------------ Debug Mode ----------------------------------------*/
N#else   /* DEBUG */
S#ifdef _TIM2
S  EXT TIM_TypeDef             *TIM2;
S#endif /*_TIM2 */
S
S#ifdef _TIM3
S  EXT TIM_TypeDef             *TIM3;
S#endif /*_TIM3 */
S
S#ifdef _TIM4
S  EXT TIM_TypeDef             *TIM4;
S#endif /*_TIM4 */
S
S#ifdef _TIM5
S  EXT TIM_TypeDef             *TIM5;
S#endif /*_TIM5 */
S
S#ifdef _TIM6
S  EXT TIM_TypeDef             *TIM6;
S#endif /*_TIM6 */
S
S#ifdef _TIM7
S  EXT TIM_TypeDef             *TIM7;
S#endif /*_TIM7 */
S
S#ifdef _RTC
S  EXT RTC_TypeDef             *RTC;
S#endif /*_RTC */
S
S#ifdef _WWDG
S  EXT WWDG_TypeDef            *WWDG;
S#endif /*_WWDG */
S
S#ifdef _IWDG
S  EXT IWDG_TypeDef            *IWDG;
S#endif /*_IWDG */
S
S#ifdef _SPI2
S  EXT SPI_TypeDef             *SPI2;
S#endif /*_SPI2 */
S
S#ifdef _SPI3
S  EXT SPI_TypeDef             *SPI3;
S#endif /*_SPI3 */
S
S#ifdef _USART2
S  EXT USART_TypeDef           *USART2;
S#endif /*_USART2 */
S
S#ifdef _USART3
S  EXT USART_TypeDef           *USART3;
S#endif /*_USART3 */
S
S#ifdef _UART4
S  EXT USART_TypeDef           *UART4;
S#endif /*_UART4 */
S
S#ifdef _UART5
S  EXT USART_TypeDef           *UART5;
S#endif /*_UART5 */
S
S#ifdef _I2C1
S  EXT I2C_TypeDef             *I2C1;
S#endif /*_I2C1 */
S
S#ifdef _I2C2
S  EXT I2C_TypeDef             *I2C2;
S#endif /*_I2C2 */
S
S#ifdef _CAN
S  EXT CAN_TypeDef             *CAN;
S#endif /*_CAN */
S
S#ifdef _BKP
S  EXT BKP_TypeDef             *BKP;
S#endif /*_BKP */
S
S#ifdef _PWR
S  EXT PWR_TypeDef             *PWR;
S#endif /*_PWR */
S
S#ifdef _DAC
S  EXT DAC_TypeDef             *DAC;
S#endif /*_DAC */
S
S#ifdef _AFIO
S  EXT AFIO_TypeDef            *AFIO;
S#endif /*_AFIO */
S
S#ifdef _EXTI
S  EXT EXTI_TypeDef            *EXTI;
S#endif /*_EXTI */
S
S#ifdef _GPIOA
S  EXT GPIO_TypeDef            *GPIOA;
S#endif /*_GPIOA */
S
S#ifdef _GPIOB
S  EXT GPIO_TypeDef            *GPIOB;
S#endif /*_GPIOB */
S
S#ifdef _GPIOC
S  EXT GPIO_TypeDef            *GPIOC;
S#endif /*_GPIOC */
S
S#ifdef _GPIOD
S  EXT GPIO_TypeDef            *GPIOD;
S#endif /*_GPIOD */
S
S#ifdef _GPIOE
S  EXT GPIO_TypeDef            *GPIOE;
S#endif /*_GPIOE */
S
S#ifdef _GPIOF
S  EXT GPIO_TypeDef            *GPIOF;
S#endif /*_GPIOF */
S
S#ifdef _GPIOG
S  EXT GPIO_TypeDef            *GPIOG;
S#endif /*_GPIOG */
S
S#ifdef _ADC1
S  EXT ADC_TypeDef             *ADC1;
S#endif /*_ADC1 */
S
S#ifdef _ADC2
S  EXT ADC_TypeDef             *ADC2;
S#endif /*_ADC2 */
S
S#ifdef _TIM1
S  EXT TIM_TypeDef             *TIM1;
S#endif /*_TIM1 */
S
S#ifdef _SPI1
S  EXT SPI_TypeDef             *SPI1;
S#endif /*_SPI1 */
S
S#ifdef _TIM8
S  EXT TIM_TypeDef             *TIM8;
S#endif /*_TIM8 */
S
S#ifdef _USART1
S  EXT USART_TypeDef           *USART1;
S#endif /*_USART1 */
S
S#ifdef _ADC3
S  EXT ADC_TypeDef             *ADC3;
S#endif /*_ADC3 */
S
S#ifdef _SDIO
S  EXT SDIO_TypeDef            *SDIO;
S#endif /*_SDIO */
S
S#ifdef _DMA
S  EXT DMA_TypeDef             *DMA1;
S  EXT DMA_TypeDef             *DMA2;
S#endif /*_DMA */
S
S#ifdef _DMA1_Channel1
S  EXT DMA_Channel_TypeDef     *DMA1_Channel1;
S#endif /*_DMA1_Channel1 */
S
S#ifdef _DMA1_Channel2
S  EXT DMA_Channel_TypeDef     *DMA1_Channel2;
S#endif /*_DMA1_Channel2 */
S
S#ifdef _DMA1_Channel3
S  EXT DMA_Channel_TypeDef     *DMA1_Channel3;
S#endif /*_DMA1_Channel3 */
S
S#ifdef _DMA1_Channel4
S  EXT DMA_Channel_TypeDef     *DMA1_Channel4;
S#endif /*_DMA1_Channel4 */
S
S#ifdef _DMA1_Channel5
S  EXT DMA_Channel_TypeDef     *DMA1_Channel5;
S#endif /*_DMA1_Channel5 */
S
S#ifdef _DMA1_Channel6
S  EXT DMA_Channel_TypeDef     *DMA1_Channel6;
S#endif /*_DMA1_Channel6 */
S
S#ifdef _DMA1_Channel7
S  EXT DMA_Channel_TypeDef     *DMA1_Channel7;
S#endif /*_DMA1_Channel7 */
S
S#ifdef _DMA2_Channel1
S  EXT DMA_Channel_TypeDef     *DMA2_Channel1;
S#endif /*_DMA2_Channel1 */
S
S#ifdef _DMA2_Channel2
S  EXT DMA_Channel_TypeDef     *DMA2_Channel2;
S#endif /*_DMA2_Channel2 */
S
S#ifdef _DMA2_Channel3
S  EXT DMA_Channel_TypeDef     *DMA2_Channel3;
S#endif /*_DMA2_Channel3 */
S
S#ifdef _DMA2_Channel4
S  EXT DMA_Channel_TypeDef     *DMA2_Channel4;
S#endif /*_DMA2_Channel4 */
S
S#ifdef _DMA2_Channel5
S  EXT DMA_Channel_TypeDef     *DMA2_Channel5;
S#endif /*_DMA2_Channel5 */
S
S#ifdef _RCC
S  EXT RCC_TypeDef             *RCC;
S#endif /*_RCC */
S
S#ifdef _CRC
S  EXT CRC_TypeDef             *CRC;
S#endif /*_CRC */
S
S#ifdef _FLASH
S  EXT FLASH_TypeDef            *FLASH;
S  EXT OB_TypeDef               *OB;  
S#endif /*_FLASH */
S
S#ifdef _FSMC
S  EXT FSMC_Bank1_TypeDef      *FSMC_Bank1;
S  EXT FSMC_Bank1E_TypeDef     *FSMC_Bank1E;
S  EXT FSMC_Bank2_TypeDef      *FSMC_Bank2;
S  EXT FSMC_Bank3_TypeDef      *FSMC_Bank3;
S  EXT FSMC_Bank4_TypeDef      *FSMC_Bank4;
S#endif /*_FSMC */
S
S#ifdef _DBGMCU
S  EXT DBGMCU_TypeDef          *DBGMCU;
S#endif /*_DBGMCU */
S
S#ifdef _SysTick
S  EXT SysTick_TypeDef         *SysTick;
S#endif /*_SysTick */
S
S#ifdef _NVIC
S  EXT NVIC_TypeDef            *NVIC;
S  EXT SCB_TypeDef             *SCB;
S#endif /*_NVIC */
S
N#endif  /* DEBUG */
N
N/* Exported constants --------------------------------------------------------*/
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
N
N#endif /* __STM32F10x_MAP_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 25 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_i2c.h" 2
N
N/* Exported types ------------------------------------------------------------*/
N/* I2C Init structure definition */
Ntypedef struct
N{
N  u16 I2C_Mode;
N  u16 I2C_DutyCycle;
N  u16 I2C_OwnAddress1;
N  u16 I2C_Ack;
N  u16 I2C_AcknowledgedAddress;
N  u32 I2C_ClockSpeed;
N}I2C_InitTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N#define IS_I2C_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == I2C1_BASE) || \
N                                   ((*(u32*)&(PERIPH)) == I2C2_BASE))
X#define IS_I2C_ALL_PERIPH(PERIPH) (((*(u32*)&(PERIPH)) == I2C1_BASE) ||                                    ((*(u32*)&(PERIPH)) == I2C2_BASE))
N
N/* I2C modes */
N#define I2C_Mode_I2C                    ((u16)0x0000)
N#define I2C_Mode_SMBusDevice            ((u16)0x0002)
N#define I2C_Mode_SMBusHost              ((u16)0x000A)
N
N#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) || \
N                           ((MODE) == I2C_Mode_SMBusDevice) || \
N                           ((MODE) == I2C_Mode_SMBusHost))
X#define IS_I2C_MODE(MODE) (((MODE) == I2C_Mode_I2C) ||                            ((MODE) == I2C_Mode_SMBusDevice) ||                            ((MODE) == I2C_Mode_SMBusHost))
N/* I2C duty cycle in fast mode */
N#define I2C_DutyCycle_16_9              ((u16)0x4000)
N#define I2C_DutyCycle_2                 ((u16)0xBFFF)
N
N#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) || \
N                                  ((CYCLE) == I2C_DutyCycle_2))
X#define IS_I2C_DUTY_CYCLE(CYCLE) (((CYCLE) == I2C_DutyCycle_16_9) ||                                   ((CYCLE) == I2C_DutyCycle_2))
N
N/* I2C cknowledgementy */
N#define I2C_Ack_Enable                  ((u16)0x0400)
N#define I2C_Ack_Disable                 ((u16)0x0000)
N
N#define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) || \
N                                 ((STATE) == I2C_Ack_Disable))
X#define IS_I2C_ACK_STATE(STATE) (((STATE) == I2C_Ack_Enable) ||                                  ((STATE) == I2C_Ack_Disable))
N
N/* I2C transfer direction */
N#define  I2C_Direction_Transmitter      ((u8)0x00)
N#define  I2C_Direction_Receiver         ((u8)0x01)
N
N#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) || \
N                                     ((DIRECTION) == I2C_Direction_Receiver))
X#define IS_I2C_DIRECTION(DIRECTION) (((DIRECTION) == I2C_Direction_Transmitter) ||                                      ((DIRECTION) == I2C_Direction_Receiver))
N
N/* I2C acknowledged address defines */
N#define I2C_AcknowledgedAddress_7bit    ((u16)0x4000)
N#define I2C_AcknowledgedAddress_10bit   ((u16)0xC000)
N
N#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) || \
N                                             ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
X#define IS_I2C_ACKNOWLEDGE_ADDRESS(ADDRESS) (((ADDRESS) == I2C_AcknowledgedAddress_7bit) ||                                              ((ADDRESS) == I2C_AcknowledgedAddress_10bit))
N
N/* I2C registers */
N#define I2C_Register_CR1                ((u8)0x00)
N#define I2C_Register_CR2                ((u8)0x04)
N#define I2C_Register_OAR1               ((u8)0x08)
N#define I2C_Register_OAR2               ((u8)0x0C)
N#define I2C_Register_DR                 ((u8)0x10)
N#define I2C_Register_SR1                ((u8)0x14)
N#define I2C_Register_SR2                ((u8)0x18)
N#define I2C_Register_CCR                ((u8)0x1C)
N#define I2C_Register_TRISE              ((u8)0x20)
N
N#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) || \
N                                   ((REGISTER) == I2C_Register_CR2) || \
N                                   ((REGISTER) == I2C_Register_OAR1) || \
N                                   ((REGISTER) == I2C_Register_OAR2) || \
N                                   ((REGISTER) == I2C_Register_DR) || \
N                                   ((REGISTER) == I2C_Register_SR1) || \
N                                   ((REGISTER) == I2C_Register_SR2) || \
N                                   ((REGISTER) == I2C_Register_CCR) || \
N                                   ((REGISTER) == I2C_Register_TRISE))
X#define IS_I2C_REGISTER(REGISTER) (((REGISTER) == I2C_Register_CR1) ||                                    ((REGISTER) == I2C_Register_CR2) ||                                    ((REGISTER) == I2C_Register_OAR1) ||                                    ((REGISTER) == I2C_Register_OAR2) ||                                    ((REGISTER) == I2C_Register_DR) ||                                    ((REGISTER) == I2C_Register_SR1) ||                                    ((REGISTER) == I2C_Register_SR2) ||                                    ((REGISTER) == I2C_Register_CCR) ||                                    ((REGISTER) == I2C_Register_TRISE))
N
N/* I2C SMBus alert pin level */
N#define I2C_SMBusAlert_Low              ((u16)0x2000)
N#define I2C_SMBusAlert_High             ((u16)0xDFFF)
N
N#define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) || \
N                                   ((ALERT) == I2C_SMBusAlert_High))
X#define IS_I2C_SMBUS_ALERT(ALERT) (((ALERT) == I2C_SMBusAlert_Low) ||                                    ((ALERT) == I2C_SMBusAlert_High))
N
N/* I2C PEC position */
N#define I2C_PECPosition_Next            ((u16)0x0800)
N#define I2C_PECPosition_Current         ((u16)0xF7FF)
N
N#define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) || \
N                                       ((POSITION) == I2C_PECPosition_Current))
X#define IS_I2C_PEC_POSITION(POSITION) (((POSITION) == I2C_PECPosition_Next) ||                                        ((POSITION) == I2C_PECPosition_Current))
N
N/* I2C interrupts definition */
N#define I2C_IT_BUF                      ((u16)0x0400)
N#define I2C_IT_EVT                      ((u16)0x0200)
N#define I2C_IT_ERR                      ((u16)0x0100)
N
N#define IS_I2C_CONFIG_IT(IT) ((((IT) & (u16)0xF8FF) == 0x00) && ((IT) != 0x00))
N
N/* I2C interrupts definition */
N#define I2C_IT_SMBALERT                 ((u32)0x10008000)
N#define I2C_IT_TIMEOUT                  ((u32)0x10004000)
N#define I2C_IT_PECERR                   ((u32)0x10001000)
N#define I2C_IT_OVR                      ((u32)0x10000800)
N#define I2C_IT_AF                       ((u32)0x10000400)
N#define I2C_IT_ARLO                     ((u32)0x10000200)
N#define I2C_IT_BERR                     ((u32)0x10000100)
N#define I2C_IT_TXE                      ((u32)0x00000080)
N#define I2C_IT_RXNE                     ((u32)0x00000040)
N#define I2C_IT_STOPF                    ((u32)0x60000010)
N#define I2C_IT_ADD10                    ((u32)0x20000008)
N#define I2C_IT_BTF                      ((u32)0x60000004)
N#define I2C_IT_ADDR                     ((u32)0xA0000002)
N#define I2C_IT_SB                       ((u32)0x20000001)
N
N#define IS_I2C_CLEAR_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \
N                             ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || \
N                             ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \
N                             ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_STOPF) || \
N                             ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || \
N                             ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
X#define IS_I2C_CLEAR_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) ||                              ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) ||                              ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) ||                              ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_STOPF) ||                              ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) ||                              ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
N
N#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) || \
N                           ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) || \
N                           ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) || \
N                           ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) || \
N                           ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) || \
N                           ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) || \
N                           ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
X#define IS_I2C_GET_IT(IT) (((IT) == I2C_IT_SMBALERT) || ((IT) == I2C_IT_TIMEOUT) ||                            ((IT) == I2C_IT_PECERR) || ((IT) == I2C_IT_OVR) ||                            ((IT) == I2C_IT_AF) || ((IT) == I2C_IT_ARLO) ||                            ((IT) == I2C_IT_BERR) || ((IT) == I2C_IT_TXE) ||                            ((IT) == I2C_IT_RXNE) || ((IT) == I2C_IT_STOPF) ||                            ((IT) == I2C_IT_ADD10) || ((IT) == I2C_IT_BTF) ||                            ((IT) == I2C_IT_ADDR) || ((IT) == I2C_IT_SB))
N
N/* I2C flags definition */
N#define I2C_FLAG_DUALF                  ((u32)0x00800000)
N#define I2C_FLAG_SMBHOST                ((u32)0x00400000)
N#define I2C_FLAG_SMBDEFAULT             ((u32)0x00200000)
N#define I2C_FLAG_GENCALL                ((u32)0x00100000)
N#define I2C_FLAG_TRA                    ((u32)0x00040000)
N#define I2C_FLAG_BUSY                   ((u32)0x00020000)
N#define I2C_FLAG_MSL                    ((u32)0x00010000)
N#define I2C_FLAG_SMBALERT               ((u32)0x10008000)
N#define I2C_FLAG_TIMEOUT                ((u32)0x10004000)
N#define I2C_FLAG_PECERR                 ((u32)0x10001000)
N#define I2C_FLAG_OVR                    ((u32)0x10000800)
N#define I2C_FLAG_AF                     ((u32)0x10000400)
N#define I2C_FLAG_ARLO                   ((u32)0x10000200)
N#define I2C_FLAG_BERR                   ((u32)0x10000100)
N#define I2C_FLAG_TXE                    ((u32)0x00000080)
N#define I2C_FLAG_RXNE                   ((u32)0x00000040)
N#define I2C_FLAG_STOPF                  ((u32)0x60000010)
N#define I2C_FLAG_ADD10                  ((u32)0x20000008)
N#define I2C_FLAG_BTF                    ((u32)0x60000004)
N#define I2C_FLAG_ADDR                   ((u32)0xA0000002)
N#define I2C_FLAG_SB                     ((u32)0x20000001)
N
N#define IS_I2C_CLEAR_FLAG(FLAG) (((FLAG) == I2C_FLAG_SMBALERT) || ((FLAG) == I2C_FLAG_TIMEOUT) || \
N                                 ((FLAG) == I2C_FLAG_PECERR) || ((FLAG) == I2C_FLAG_OVR) || \
N                                 ((FLAG) == I2C_FLAG_AF) || ((FLAG) == I2C_FLAG_ARLO) || \
N                                 ((FLAG) == I2C_FLAG_BERR) || ((FLAG) == I2C_FLAG_STOPF) || \
N                                 ((FLAG) == I2C_FLAG_ADD10) || ((FLAG) == I2C_FLAG_BTF) || \
N                                 ((FLAG) == I2C_FLAG_ADDR) || ((FLAG) == I2C_FLAG_SB))
X#define IS_I2C_CLEAR_FLAG(FLAG) (((FLAG) == I2C_FLAG_SMBALERT) || ((FLAG) == I2C_FLAG_TIMEOUT) ||                                  ((FLAG) == I2C_FLAG_PECERR) || ((FLAG) == I2C_FLAG_OVR) ||                                  ((FLAG) == I2C_FLAG_AF) || ((FLAG) == I2C_FLAG_ARLO) ||                                  ((FLAG) == I2C_FLAG_BERR) || ((FLAG) == I2C_FLAG_STOPF) ||                                  ((FLAG) == I2C_FLAG_ADD10) || ((FLAG) == I2C_FLAG_BTF) ||                                  ((FLAG) == I2C_FLAG_ADDR) || ((FLAG) == I2C_FLAG_SB))
N
N#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) || \
N                               ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) || \
N                               ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) || \
N                               ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) || \
N                               ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) || \
N                               ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) || \
N                               ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) || \
N                               ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) || \
N                               ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) || \
N                               ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) || \
N                               ((FLAG) == I2C_FLAG_SB))
X#define IS_I2C_GET_FLAG(FLAG) (((FLAG) == I2C_FLAG_DUALF) || ((FLAG) == I2C_FLAG_SMBHOST) ||                                ((FLAG) == I2C_FLAG_SMBDEFAULT) || ((FLAG) == I2C_FLAG_GENCALL) ||                                ((FLAG) == I2C_FLAG_TRA) || ((FLAG) == I2C_FLAG_BUSY) ||                                ((FLAG) == I2C_FLAG_MSL) || ((FLAG) == I2C_FLAG_SMBALERT) ||                                ((FLAG) == I2C_FLAG_TIMEOUT) || ((FLAG) == I2C_FLAG_PECERR) ||                                ((FLAG) == I2C_FLAG_OVR) || ((FLAG) == I2C_FLAG_AF) ||                                ((FLAG) == I2C_FLAG_ARLO) || ((FLAG) == I2C_FLAG_BERR) ||                                ((FLAG) == I2C_FLAG_TXE) || ((FLAG) == I2C_FLAG_RXNE) ||                                ((FLAG) == I2C_FLAG_STOPF) || ((FLAG) == I2C_FLAG_ADD10) ||                                ((FLAG) == I2C_FLAG_BTF) || ((FLAG) == I2C_FLAG_ADDR) ||                                ((FLAG) == I2C_FLAG_SB))
N
N/* I2C Events */
N/* EV1 */
N#define  I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED       ((u32)0x00060082) /* TRA, BUSY, TXE and ADDR flags */
N#define  I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED          ((u32)0x00020002) /* BUSY and ADDR flags */
N#define  I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED ((u32)0x00860080)  /* DUALF, TRA, BUSY and TXE flags */
N#define  I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED    ((u32)0x00820000)  /* DUALF and BUSY flags */
N#define  I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED        ((u32)0x00120000)  /* GENCALL and BUSY flags */
N
N/* EV2 */
N#define  I2C_EVENT_SLAVE_BYTE_RECEIVED                     ((u32)0x00020040)  /* BUSY and RXNE flags */
N     
N/* EV3 */
N#define  I2C_EVENT_SLAVE_BYTE_TRANSMITTED                  ((u32)0x00060084)  /* TRA, BUSY, TXE and BTF flags */
N
N/* EV4 */
N#define  I2C_EVENT_SLAVE_STOP_DETECTED                     ((u32)0x00000010)  /* STOPF flag */
N
N/* EV5 */
N#define  I2C_EVENT_MASTER_MODE_SELECT                      ((u32)0x00030001)  /* BUSY, MSL and SB flag */
N
N/* EV6 */
N#define  I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED        ((u32)0x00070082)  /* BUSY, MSL, ADDR, TXE and TRA flags */
N#define  I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED           ((u32)0x00030002)  /* BUSY, MSL and ADDR flags */
N
N/* EV7 */
N#define  I2C_EVENT_MASTER_BYTE_RECEIVED                    ((u32)0x00030040)  /* BUSY, MSL and RXNE flags */
N
N/* EV8 */
N#define  I2C_EVENT_MASTER_BYTE_TRANSMITTED                 ((u32)0x00070084)  /* TRA, BUSY, MSL, TXE and BTF flags */
N      
N/* EV9 */
N#define  I2C_EVENT_MASTER_MODE_ADDRESS10                   ((u32)0x00030008)  /* BUSY, MSL and ADD10 flags */
N                                          
N/* EV3_2 */
N#define  I2C_EVENT_SLAVE_ACK_FAILURE                       ((u32)0x00000400)  /* AF flag */
N
N#define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) || \
N                             ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) || \
N                             ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) || \
N                             ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) || \
N                             ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
X#define IS_I2C_EVENT(EVENT) (((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_ADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_ADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_TRANSMITTER_SECONDADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_RECEIVER_SECONDADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_GENERALCALLADDRESS_MATCHED) ||                              ((EVENT) == I2C_EVENT_SLAVE_BYTE_RECEIVED) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_DUALF)) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_RECEIVED | I2C_FLAG_GENCALL)) ||                              ((EVENT) == I2C_EVENT_SLAVE_BYTE_TRANSMITTED) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_DUALF)) ||                              ((EVENT) == (I2C_EVENT_SLAVE_BYTE_TRANSMITTED | I2C_FLAG_GENCALL)) ||                              ((EVENT) == I2C_EVENT_SLAVE_STOP_DETECTED) ||                              ((EVENT) == I2C_EVENT_MASTER_MODE_SELECT) ||                              ((EVENT) == I2C_EVENT_MASTER_TRANSMITTER_MODE_SELECTED) ||                              ((EVENT) == I2C_EVENT_MASTER_RECEIVER_MODE_SELECTED) ||                              ((EVENT) == I2C_EVENT_MASTER_BYTE_RECEIVED) ||                              ((EVENT) == I2C_EVENT_MASTER_BYTE_TRANSMITTED) ||                              ((EVENT) == I2C_EVENT_MASTER_MODE_ADDRESS10) ||                              ((EVENT) == I2C_EVENT_SLAVE_ACK_FAILURE))
N
N/* I2C own address1 -----------------------------------------------------------*/
N#define IS_I2C_OWN_ADDRESS1(ADDRESS1) ((ADDRESS1) <= 0x3FF)
N/* I2C clock speed ------------------------------------------------------------*/
N#define IS_I2C_CLOCK_SPEED(SPEED) (((SPEED) >= 0x1) && ((SPEED) <= 400000))
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid I2C_DeInit(I2C_TypeDef* I2Cx);
Nvoid I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct);
Nvoid I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct);
Nvoid I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, u8 Address);
Nvoid I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_ITConfig(I2C_TypeDef* I2Cx, u16 I2C_IT, FunctionalState NewState);
Nvoid I2C_SendData(I2C_TypeDef* I2Cx, u8 Data);
Nu8 I2C_ReceiveData(I2C_TypeDef* I2Cx);
Nvoid I2C_Send7bitAddress(I2C_TypeDef* I2Cx, u8 Address, u8 I2C_Direction);
Nu16 I2C_ReadRegister(I2C_TypeDef* I2Cx, u8 I2C_Register);
Nvoid I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, u16 I2C_SMBusAlert);
Nvoid I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_PECPositionConfig(I2C_TypeDef* I2Cx, u16 I2C_PECPosition);
Nvoid I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nu8 I2C_GetPEC(I2C_TypeDef* I2Cx);
Nvoid I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState);
Nvoid I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, u16 I2C_DutyCycle);
Nu32 I2C_GetLastEvent(I2C_TypeDef* I2Cx);
NErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, u32 I2C_EVENT);
NFlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, u32 I2C_FLAG);
Nvoid I2C_ClearFlag(I2C_TypeDef* I2Cx, u32 I2C_FLAG);
NITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, u32 I2C_IT);
Nvoid I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, u32 I2C_IT);
N
N#endif /*__STM32F10x_I2C_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 20 "..\..\..\..\..\CPU\ST\STM32\src\stm32f10x_i2c.c" 2
N#include "stm32f10x_rcc.h"
L 1 "..\..\..\..\..\CPU\ST\STM32\inc\stm32f10x_rcc.h" 1
N/******************** (C) COPYRIGHT 2008 STMicroelectronics ********************
N* File Name          : stm32f10x_rcc.h
N* Author             : MCD Application Team
N* Version            : V2.0
N* Date               : 05/23/2008
N* Description        : This file contains all the functions prototypes for the
N*                      RCC firmware library.
N********************************************************************************
N* THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
N* WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE TIME.
N* AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY DIRECT,
N* INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING FROM THE
N* CONTENT OF SUCH SOFTWARE AND/OR THE USE MADE BY CUSTOMERS OF THE CODING
N* INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
N* FOR MORE INFORMATION PLEASE CAREFULLY READ THE LICENSE AGREEMENT FILE LOCATED 
N* IN THE ROOT DIRECTORY OF THIS FIRMWARE PACKAGE.
N*******************************************************************************/
N
N/* Define to prevent recursive inclusion -------------------------------------*/
N#ifndef __STM32F10x_RCC_H
N#define __STM32F10x_RCC_H
N
N/* Includes ------------------------------------------------------------------*/
N#include "stm32f10x_map.h"
N
N/* Exported types ------------------------------------------------------------*/
Ntypedef struct
N{
N  u32 SYSCLK_Frequency;
N  u32 HCLK_Frequency;
N  u32 PCLK1_Frequency;
N  u32 PCLK2_Frequency;
N  u32 ADCCLK_Frequency;
N}RCC_ClocksTypeDef;
N
N/* Exported constants --------------------------------------------------------*/
N/* HSE configuration */
N#define RCC_HSE_OFF                      ((u32)0x00000000)
N#define RCC_HSE_ON                       ((u32)0x00010000)
N#define RCC_HSE_Bypass                   ((u32)0x00040000)
N
N#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || \
N                         ((HSE) == RCC_HSE_Bypass))
X#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) ||                          ((HSE) == RCC_HSE_Bypass))
N
N/* PLL entry clock source */
N#define RCC_PLLSource_HSI_Div2           ((u32)0x00000000)
N#define RCC_PLLSource_HSE_Div1           ((u32)0x00010000)
N#define RCC_PLLSource_HSE_Div2           ((u32)0x00030000)
N
N#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) || \
N                                   ((SOURCE) == RCC_PLLSource_HSE_Div1) || \
N                                   ((SOURCE) == RCC_PLLSource_HSE_Div2))
X#define IS_RCC_PLL_SOURCE(SOURCE) (((SOURCE) == RCC_PLLSource_HSI_Div2) ||                                    ((SOURCE) == RCC_PLLSource_HSE_Div1) ||                                    ((SOURCE) == RCC_PLLSource_HSE_Div2))
N
N/* PLL multiplication factor */
N#define RCC_PLLMul_2                     ((u32)0x00000000)
N#define RCC_PLLMul_3                     ((u32)0x00040000)
N#define RCC_PLLMul_4                     ((u32)0x00080000)
N#define RCC_PLLMul_5                     ((u32)0x000C0000)
N#define RCC_PLLMul_6                     ((u32)0x00100000)
N#define RCC_PLLMul_7                     ((u32)0x00140000)
N#define RCC_PLLMul_8                     ((u32)0x00180000)
N#define RCC_PLLMul_9                     ((u32)0x001C0000)
N#define RCC_PLLMul_10                    ((u32)0x00200000)
N#define RCC_PLLMul_11                    ((u32)0x00240000)
N#define RCC_PLLMul_12                    ((u32)0x00280000)
N#define RCC_PLLMul_13                    ((u32)0x002C0000)
N#define RCC_PLLMul_14                    ((u32)0x00300000)
N#define RCC_PLLMul_15                    ((u32)0x00340000)
N#define RCC_PLLMul_16                    ((u32)0x00380000)
N
N#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3)   || \
N                             ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5)   || \
N                             ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7)   || \
N                             ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9)   || \
N                             ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) || \
N                             ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) || \
N                             ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) || \
N                             ((MUL) == RCC_PLLMul_16))
X#define IS_RCC_PLL_MUL(MUL) (((MUL) == RCC_PLLMul_2) || ((MUL) == RCC_PLLMul_3)   ||                              ((MUL) == RCC_PLLMul_4) || ((MUL) == RCC_PLLMul_5)   ||                              ((MUL) == RCC_PLLMul_6) || ((MUL) == RCC_PLLMul_7)   ||                              ((MUL) == RCC_PLLMul_8) || ((MUL) == RCC_PLLMul_9)   ||                              ((MUL) == RCC_PLLMul_10) || ((MUL) == RCC_PLLMul_11) ||                              ((MUL) == RCC_PLLMul_12) || ((MUL) == RCC_PLLMul_13) ||                              ((MUL) == RCC_PLLMul_14) || ((MUL) == RCC_PLLMul_15) ||                              ((MUL) == RCC_PLLMul_16))
N
N/* System clock source */
N#define RCC_SYSCLKSource_HSI             ((u32)0x00000000)
N#define RCC_SYSCLKSource_HSE             ((u32)0x00000001)
N#define RCC_SYSCLKSource_PLLCLK          ((u32)0x00000002)
N
N#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) || \
N                                      ((SOURCE) == RCC_SYSCLKSource_HSE) || \
N                                      ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
X#define IS_RCC_SYSCLK_SOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSource_HSI) ||                                       ((SOURCE) == RCC_SYSCLKSource_HSE) ||                                       ((SOURCE) == RCC_SYSCLKSource_PLLCLK))
N
N/* AHB clock source */
N#define RCC_SYSCLK_Div1                  ((u32)0x00000000)
N#define RCC_SYSCLK_Div2                  ((u32)0x00000080)
N#define RCC_SYSCLK_Div4                  ((u32)0x00000090)
N#define RCC_SYSCLK_Div8                  ((u32)0x000000A0)
N#define RCC_SYSCLK_Div16                 ((u32)0x000000B0)
N#define RCC_SYSCLK_Div64                 ((u32)0x000000C0)
N#define RCC_SYSCLK_Div128                ((u32)0x000000D0)
N#define RCC_SYSCLK_Div256                ((u32)0x000000E0)
N#define RCC_SYSCLK_Div512                ((u32)0x000000F0)
N
N#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) || \
N                           ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) || \
N                           ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) || \
N                           ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) || \
N                           ((HCLK) == RCC_SYSCLK_Div512))
X#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_Div1) || ((HCLK) == RCC_SYSCLK_Div2) ||                            ((HCLK) == RCC_SYSCLK_Div4) || ((HCLK) == RCC_SYSCLK_Div8) ||                            ((HCLK) == RCC_SYSCLK_Div16) || ((HCLK) == RCC_SYSCLK_Div64) ||                            ((HCLK) == RCC_SYSCLK_Div128) || ((HCLK) == RCC_SYSCLK_Div256) ||                            ((HCLK) == RCC_SYSCLK_Div512))
N
N/* APB1/APB2 clock source */
N#define RCC_HCLK_Div1                    ((u32)0x00000000)
N#define RCC_HCLK_Div2                    ((u32)0x00000400)
N#define RCC_HCLK_Div4                    ((u32)0x00000500)
N#define RCC_HCLK_Div8                    ((u32)0x00000600)
N#define RCC_HCLK_Div16                   ((u32)0x00000700)
N
N#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) || \
N                           ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) || \
N                           ((PCLK) == RCC_HCLK_Div16))
X#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_Div1) || ((PCLK) == RCC_HCLK_Div2) ||                            ((PCLK) == RCC_HCLK_Div4) || ((PCLK) == RCC_HCLK_Div8) ||                            ((PCLK) == RCC_HCLK_Div16))
N
N/* RCC Interrupt source */
N#define RCC_IT_LSIRDY                    ((u8)0x01)
N#define RCC_IT_LSERDY                    ((u8)0x02)
N#define RCC_IT_HSIRDY                    ((u8)0x04)
N#define RCC_IT_HSERDY                    ((u8)0x08)
N#define RCC_IT_PLLRDY                    ((u8)0x10)
N#define RCC_IT_CSS                       ((u8)0x80)
N
N#define IS_RCC_IT(IT) ((((IT) & (u8)0xE0) == 0x00) && ((IT) != 0x00))
N#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) || \
N                           ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) || \
N                           ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
X#define IS_RCC_GET_IT(IT) (((IT) == RCC_IT_LSIRDY) || ((IT) == RCC_IT_LSERDY) ||                            ((IT) == RCC_IT_HSIRDY) || ((IT) == RCC_IT_HSERDY) ||                            ((IT) == RCC_IT_PLLRDY) || ((IT) == RCC_IT_CSS))
N#define IS_RCC_CLEAR_IT(IT) ((((IT) & (u8)0x60) == 0x00) && ((IT) != 0x00))
N
N/* USB clock source */
N#define RCC_USBCLKSource_PLLCLK_1Div5    ((u8)0x00)
N#define RCC_USBCLKSource_PLLCLK_Div1     ((u8)0x01)
N
N#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) || \
N                                      ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
X#define IS_RCC_USBCLK_SOURCE(SOURCE) (((SOURCE) == RCC_USBCLKSource_PLLCLK_1Div5) ||                                       ((SOURCE) == RCC_USBCLKSource_PLLCLK_Div1))
N
N/* ADC clock source */
N#define RCC_PCLK2_Div2                   ((u32)0x00000000)
N#define RCC_PCLK2_Div4                   ((u32)0x00004000)
N#define RCC_PCLK2_Div6                   ((u32)0x00008000)
N#define RCC_PCLK2_Div8                   ((u32)0x0000C000)
N
N#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) || \
N                               ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
X#define IS_RCC_ADCCLK(ADCCLK) (((ADCCLK) == RCC_PCLK2_Div2) || ((ADCCLK) == RCC_PCLK2_Div4) ||                                ((ADCCLK) == RCC_PCLK2_Div6) || ((ADCCLK) == RCC_PCLK2_Div8))
N
N/* LSE configuration */
N#define RCC_LSE_OFF                      ((u8)0x00)
N#define RCC_LSE_ON                       ((u8)0x01)
N#define RCC_LSE_Bypass                   ((u8)0x04)
N
N#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || \
N                         ((LSE) == RCC_LSE_Bypass))
X#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) ||                          ((LSE) == RCC_LSE_Bypass))
N
N/* RTC clock source */
N#define RCC_RTCCLKSource_LSE             ((u32)0x00000100)
N#define RCC_RTCCLKSource_LSI             ((u32)0x00000200)
N#define RCC_RTCCLKSource_HSE_Div128      ((u32)0x00000300)
N
N#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) || \
N                                      ((SOURCE) == RCC_RTCCLKSource_LSI) || \
N                                      ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
X#define IS_RCC_RTCCLK_SOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSource_LSE) ||                                       ((SOURCE) == RCC_RTCCLKSource_LSI) ||                                       ((SOURCE) == RCC_RTCCLKSource_HSE_Div128))
N
N/* AHB peripheral */
N#define RCC_AHBPeriph_DMA1               ((u32)0x00000001)
N#define RCC_AHBPeriph_DMA2               ((u32)0x00000002)
N#define RCC_AHBPeriph_SRAM               ((u32)0x00000004)
N#define RCC_AHBPeriph_FLITF              ((u32)0x00000010)
N#define RCC_AHBPeriph_CRC                ((u32)0x00000040)
N#define RCC_AHBPeriph_FSMC               ((u32)0x00000100)
N#define RCC_AHBPeriph_SDIO               ((u32)0x00000400)
N
N#define IS_RCC_AHB_PERIPH(PERIPH) ((((PERIPH) & 0xFFFFFAA8) == 0x00) && ((PERIPH) != 0x00))
N
N/* APB2 peripheral */
N#define RCC_APB2Periph_AFIO              ((u32)0x00000001)
N#define RCC_APB2Periph_GPIOA             ((u32)0x00000004)
N#define RCC_APB2Periph_GPIOB             ((u32)0x00000008)
N#define RCC_APB2Periph_GPIOC             ((u32)0x00000010)
N#define RCC_APB2Periph_GPIOD             ((u32)0x00000020)
N#define RCC_APB2Periph_GPIOE             ((u32)0x00000040)
N#define RCC_APB2Periph_GPIOF             ((u32)0x00000080)
N#define RCC_APB2Periph_GPIOG             ((u32)0x00000100)
N#define RCC_APB2Periph_ADC1              ((u32)0x00000200)
N#define RCC_APB2Periph_ADC2              ((u32)0x00000400)
N#define RCC_APB2Periph_TIM1              ((u32)0x00000800)
N#define RCC_APB2Periph_SPI1              ((u32)0x00001000)
N#define RCC_APB2Periph_TIM8              ((u32)0x00002000)
N#define RCC_APB2Periph_USART1            ((u32)0x00004000)
N#define RCC_APB2Periph_ADC3              ((u32)0x00008000)
N#define RCC_APB2Periph_ALL               ((u32)0x0000FFFD)
N
N#define IS_RCC_APB2_PERIPH(PERIPH) ((((PERIPH) & 0xFFFF0002) == 0x00) && ((PERIPH) != 0x00))
N
N/* APB1 peripheral */
N#define RCC_APB1Periph_TIM2              ((u32)0x00000001)
N#define RCC_APB1Periph_TIM3              ((u32)0x00000002)
N#define RCC_APB1Periph_TIM4              ((u32)0x00000004)
N#define RCC_APB1Periph_TIM5              ((u32)0x00000008)
N#define RCC_APB1Periph_TIM6              ((u32)0x00000010)
N#define RCC_APB1Periph_TIM7              ((u32)0x00000020)
N#define RCC_APB1Periph_WWDG              ((u32)0x00000800)
N#define RCC_APB1Periph_SPI2              ((u32)0x00004000)
N#define RCC_APB1Periph_SPI3              ((u32)0x00008000)
N#define RCC_APB1Periph_USART2            ((u32)0x00020000)
N#define RCC_APB1Periph_USART3            ((u32)0x00040000)
N#define RCC_APB1Periph_UART4             ((u32)0x00080000)
N#define RCC_APB1Periph_UART5             ((u32)0x00100000)
N#define RCC_APB1Periph_I2C1              ((u32)0x00200000)
N#define RCC_APB1Periph_I2C2              ((u32)0x00400000)
N#define RCC_APB1Periph_USB               ((u32)0x00800000)
N#define RCC_APB1Periph_CAN               ((u32)0x02000000)
N#define RCC_APB1Periph_BKP               ((u32)0x08000000)
N#define RCC_APB1Periph_PWR               ((u32)0x10000000)
N#define RCC_APB1Periph_DAC               ((u32)0x20000000)
N#define RCC_APB1Periph_ALL               ((u32)0x3AFEC83F)
N
N#define IS_RCC_APB1_PERIPH(PERIPH) ((((PERIPH) & 0xC50137C0) == 0x00) && ((PERIPH) != 0x00))
N
N/* Clock source to output on MCO pin */
N#define RCC_MCO_NoClock                  ((u8)0x00)
N#define RCC_MCO_SYSCLK                   ((u8)0x04)
N#define RCC_MCO_HSI                      ((u8)0x05)
N#define RCC_MCO_HSE                      ((u8)0x06)
N#define RCC_MCO_PLLCLK_Div2              ((u8)0x07)
N
N#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) || \
N                         ((MCO) == RCC_MCO_SYSCLK)  || ((MCO) == RCC_MCO_HSE) || \
N                         ((MCO) == RCC_MCO_PLLCLK_Div2))
X#define IS_RCC_MCO(MCO) (((MCO) == RCC_MCO_NoClock) || ((MCO) == RCC_MCO_HSI) ||                          ((MCO) == RCC_MCO_SYSCLK)  || ((MCO) == RCC_MCO_HSE) ||                          ((MCO) == RCC_MCO_PLLCLK_Div2))
N
N/* RCC Flag */
N#define RCC_FLAG_HSIRDY                  ((u8)0x20)
N#define RCC_FLAG_HSERDY                  ((u8)0x31)
N#define RCC_FLAG_PLLRDY                  ((u8)0x39)
N#define RCC_FLAG_LSERDY                  ((u8)0x41)
N#define RCC_FLAG_LSIRDY                  ((u8)0x61)
N#define RCC_FLAG_PINRST                  ((u8)0x7A)
N#define RCC_FLAG_PORRST                  ((u8)0x7B)
N#define RCC_FLAG_SFTRST                  ((u8)0x7C)
N#define RCC_FLAG_IWDGRST                 ((u8)0x7D)
N#define RCC_FLAG_WWDGRST                 ((u8)0x7E)
N#define RCC_FLAG_LPWRRST                 ((u8)0x7F)
N
N#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) || \
N                           ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) || \
N                           ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) || \
N                           ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) || \
N                           ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)|| \
N                           ((FLAG) == RCC_FLAG_LPWRRST))
X#define IS_RCC_FLAG(FLAG) (((FLAG) == RCC_FLAG_HSIRDY) || ((FLAG) == RCC_FLAG_HSERDY) ||                            ((FLAG) == RCC_FLAG_PLLRDY) || ((FLAG) == RCC_FLAG_LSERDY) ||                            ((FLAG) == RCC_FLAG_LSIRDY) || ((FLAG) == RCC_FLAG_PINRST) ||                            ((FLAG) == RCC_FLAG_PORRST) || ((FLAG) == RCC_FLAG_SFTRST) ||                            ((FLAG) == RCC_FLAG_IWDGRST)|| ((FLAG) == RCC_FLAG_WWDGRST)||                            ((FLAG) == RCC_FLAG_LPWRRST))
N
N#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)
N
N/* Exported macro ------------------------------------------------------------*/
N/* Exported functions ------------------------------------------------------- */
Nvoid RCC_DeInit(void);
Nvoid RCC_HSEConfig(u32 RCC_HSE);
NErrorStatus RCC_WaitForHSEStartUp(void);
Nvoid RCC_AdjustHSICalibrationValue(u8 HSICalibrationValue);
Nvoid RCC_HSICmd(FunctionalState NewState);
Nvoid RCC_PLLConfig(u32 RCC_PLLSource, u32 RCC_PLLMul);
Nvoid RCC_PLLCmd(FunctionalState NewState);
Nvoid RCC_SYSCLKConfig(u32 RCC_SYSCLKSource);
Nu8 RCC_GetSYSCLKSource(void);
Nvoid RCC_HCLKConfig(u32 RCC_SYSCLK);
Nvoid RCC_PCLK1Config(u32 RCC_HCLK);
Nvoid RCC_PCLK2Config(u32 RCC_HCLK);
Nvoid RCC_ITConfig(u8 RCC_IT, FunctionalState NewState);
Nvoid RCC_USBCLKConfig(u32 RCC_USBCLKSource);
Nvoid RCC_ADCCLKConfig(u32 RCC_PCLK2);
Nvoid RCC_LSEConfig(u8 RCC_LSE);
Nvoid RCC_LSICmd(FunctionalState NewState);
Nvoid RCC_RTCCLKConfig(u32 RCC_RTCCLKSource);
Nvoid RCC_RTCCLKCmd(FunctionalState NewState);
Nvoid RCC_GetClocksFreq(RCC_ClocksTypeDef* RCC_Clocks);
Nvoid RCC_AHBPeriphClockCmd(u32 RCC_AHBPeriph, FunctionalState NewState);
Nvoid RCC_APB2PeriphClockCmd(u32 RCC_APB2Periph, FunctionalState NewState);
Nvoid RCC_APB1PeriphClockCmd(u32 RCC_APB1Periph, FunctionalState NewState);
Nvoid RCC_APB2PeriphResetCmd(u32 RCC_APB2Periph, FunctionalState NewState);
Nvoid RCC_APB1PeriphResetCmd(u32 RCC_APB1Periph, FunctionalState NewState);
Nvoid RCC_BackupResetCmd(FunctionalState NewState);
Nvoid RCC_ClockSecuritySystemCmd(FunctionalState NewState);
Nvoid RCC_MCOConfig(u8 RCC_MCO);
NFlagStatus RCC_GetFlagStatus(u8 RCC_FLAG);
Nvoid RCC_ClearFlag(void);
NITStatus RCC_GetITStatus(u8 RCC_IT);
Nvoid RCC_ClearITPendingBit(u8 RCC_IT);
N
N#endif /* __STM32F10x_RCC_H */
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
L 21 "..\..\..\..\..\CPU\ST\STM32\src\stm32f10x_i2c.c" 2
N	 
N/* Private typedef -----------------------------------------------------------*/
N/* Private define ------------------------------------------------------------*/
N/* I2C SPE mask */
N#define CR1_PE_Set              ((u16)0x0001)
N#define CR1_PE_Reset            ((u16)0xFFFE)
N
N/* I2C START mask */
N#define CR1_START_Set           ((u16)0x0100)
N#define CR1_START_Reset         ((u16)0xFEFF)
N
N/* I2C STOP mask */
N#define CR1_STOP_Set            ((u16)0x0200)
N#define CR1_STOP_Reset          ((u16)0xFDFF)
N
N/* I2C ACK mask */
N#define CR1_ACK_Set             ((u16)0x0400)
N#define CR1_ACK_Reset           ((u16)0xFBFF)
N
N/* I2C ENGC mask */
N#define CR1_ENGC_Set            ((u16)0x0040)
N#define CR1_ENGC_Reset          ((u16)0xFFBF)
N
N/* I2C SWRST mask */
N#define CR1_SWRST_Set           ((u16)0x8000)
N#define CR1_SWRST_Reset         ((u16)0x7FFF)
N
N/* I2C PEC mask */
N#define CR1_PEC_Set             ((u16)0x1000)
N#define CR1_PEC_Reset           ((u16)0xEFFF)
N
N/* I2C ENPEC mask */
N#define CR1_ENPEC_Set           ((u16)0x0020)
N#define CR1_ENPEC_Reset         ((u16)0xFFDF)
N
N/* I2C ENARP mask */
N#define CR1_ENARP_Set           ((u16)0x0010)
N#define CR1_ENARP_Reset         ((u16)0xFFEF)
N
N/* I2C NOSTRETCH mask */
N#define CR1_NOSTRETCH_Set       ((u16)0x0080)
N#define CR1_NOSTRETCH_Reset     ((u16)0xFF7F)
N
N/* I2C registers Masks */
N#define CR1_CLEAR_Mask          ((u16)0xFBF5)
N
N/* I2C DMAEN mask */
N#define CR2_DMAEN_Set           ((u16)0x0800)
N#define CR2_DMAEN_Reset         ((u16)0xF7FF)
N
N/* I2C LAST mask */
N#define CR2_LAST_Set            ((u16)0x1000)
N#define CR2_LAST_Reset          ((u16)0xEFFF)
N
N/* I2C FREQ mask */
N#define CR2_FREQ_Reset          ((u16)0xFFC0)
N
N/* I2C ADD0 mask */
N#define OAR1_ADD0_Set           ((u16)0x0001)
N#define OAR1_ADD0_Reset         ((u16)0xFFFE)
N
N/* I2C ENDUAL mask */
N#define OAR2_ENDUAL_Set         ((u16)0x0001)
N#define OAR2_ENDUAL_Reset       ((u16)0xFFFE)
N
N/* I2C ADD2 mask */
N#define OAR2_ADD2_Reset         ((u16)0xFF01)
N
N/* I2C F/S mask */
N#define CCR_FS_Set              ((u16)0x8000)
N
N/* I2C CCR mask */
N#define CCR_CCR_Set             ((u16)0x0FFF)
N
N/* I2C FLAG mask */
N#define FLAG_Mask               ((u32)0x00FFFFFF)
N
N/* Private macro -------------------------------------------------------------*/
N/* Private variables ---------------------------------------------------------*/
N/* Private function prototypes -----------------------------------------------*/
N/* Private functions ---------------------------------------------------------*/
N
N/*******************************************************************************
N* Function Name  : I2C_DeInit
N* Description    : Deinitializes the I2Cx peripheral registers to their default
N*                  reset values.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_DeInit(I2C_TypeDef* I2Cx)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N
N  switch (*(u32*)&I2Cx)
N  {
N    case I2C1_BASE:
X    case (((u32)0x40000000) + 0x5400):
N      /* Enable I2C1 reset state */
N      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, ENABLE);
X      RCC_APB1PeriphResetCmd(((u32)0x00200000), ENABLE);
N      /* Release I2C1 from reset state */
N      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C1, DISABLE);
X      RCC_APB1PeriphResetCmd(((u32)0x00200000), DISABLE);
N      break;
N
N    case I2C2_BASE:
X    case (((u32)0x40000000) + 0x5800):
N      /* Enable I2C2 reset state */
N      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, ENABLE);
X      RCC_APB1PeriphResetCmd(((u32)0x00400000), ENABLE);
N      /* Release I2C2 from reset state */
N      RCC_APB1PeriphResetCmd(RCC_APB1Periph_I2C2, DISABLE);
X      RCC_APB1PeriphResetCmd(((u32)0x00400000), DISABLE);
N      break;
N
N    default:
N      break;
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_Init
N* Description    : Initializes the I2Cx peripheral according to the specified 
N*                  parameters in the I2C_InitStruct.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_InitStruct: pointer to a I2C_InitTypeDef structure that
N*                    contains the configuration information for the specified
N*                    I2C peripheral.
N* Output         : None
N* Return         : None
N******************************************************************************/
Nvoid I2C_Init(I2C_TypeDef* I2Cx, I2C_InitTypeDef* I2C_InitStruct)
N{
N  u16 tmpreg = 0, freqrange = 0;
N  u16 result = 0x04;
N  u32 pclk1 = 8000000;
N  RCC_ClocksTypeDef  rcc_clocks;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_MODE(I2C_InitStruct->I2C_Mode));
X  ((void)0);
N  assert_param(IS_I2C_DUTY_CYCLE(I2C_InitStruct->I2C_DutyCycle));
X  ((void)0);
N  assert_param(IS_I2C_OWN_ADDRESS1(I2C_InitStruct->I2C_OwnAddress1));
X  ((void)0);
N  assert_param(IS_I2C_ACK_STATE(I2C_InitStruct->I2C_Ack));
X  ((void)0);
N  assert_param(IS_I2C_ACKNOWLEDGE_ADDRESS(I2C_InitStruct->I2C_AcknowledgedAddress));
X  ((void)0);
N  assert_param(IS_I2C_CLOCK_SPEED(I2C_InitStruct->I2C_ClockSpeed));
X  ((void)0);
N
N/*---------------------------- I2Cx CR2 Configuration ------------------------*/
N  /* Get the I2Cx CR2 value */
N  tmpreg = I2Cx->CR2;
N  /* Clear frequency FREQ[5:0] bits */
N  tmpreg &= CR2_FREQ_Reset;
X  tmpreg &= ((u16)0xFFC0);
N  /* Get pclk1 frequency value */
N  RCC_GetClocksFreq(&rcc_clocks);
N  pclk1 = rcc_clocks.PCLK1_Frequency;
N  /* Set frequency bits depending on pclk1 value */
N  freqrange = (u16)(pclk1 / 1000000);
N  tmpreg |= freqrange;
N  /* Write to I2Cx CR2 */
N  I2Cx->CR2 = tmpreg;
N
N/*---------------------------- I2Cx CCR Configuration ------------------------*/
N  /* Disable the selected I2C peripheral to configure TRISE */
N  I2Cx->CR1 &= CR1_PE_Reset;
X  I2Cx->CR1 &= ((u16)0xFFFE);
N
N  /* Reset tmpreg value */
N  /* Clear F/S, DUTY and CCR[11:0] bits */
N  tmpreg = 0;
N
N  /* Configure speed in standard mode */
N  if (I2C_InitStruct->I2C_ClockSpeed <= 100000)
N  {
N    /* Standard mode speed calculate */
N    result = (u16)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed << 1));
N    /* Test if CCR value is under 0x4*/
N    if (result < 0x04)
N    {
N      /* Set minimum allowed value */
N      result = 0x04;  
N    }
N    /* Set speed value for standard mode */
N    tmpreg |= result;	  
N    /* Set Maximum Rise Time for standard mode */
N    I2Cx->TRISE = freqrange + 1; 
N  }
N  /* Configure speed in fast mode */
N  else /*(I2C_InitStruct->I2C_ClockSpeed <= 400000)*/
N  {
N    if (I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_2)
X    if (I2C_InitStruct->I2C_DutyCycle == ((u16)0xBFFF))
N    {
N      /* Fast mode speed calculate: Tlow/Thigh = 2 */
N      result = (u16)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 3));
N    }
N    else /*I2C_InitStruct->I2C_DutyCycle == I2C_DutyCycle_16_9*/
N    {
N      /* Fast mode speed calculate: Tlow/Thigh = 16/9 */
N      result = (u16)(pclk1 / (I2C_InitStruct->I2C_ClockSpeed * 25));
N      /* Set DUTY bit */
N      result |= I2C_DutyCycle_16_9;
X      result |= ((u16)0x4000);
N    }
N    /* Test if CCR value is under 0x1*/
N    if ((result & CCR_CCR_Set) == 0)
X    if ((result & ((u16)0x0FFF)) == 0)
N    {
N      /* Set minimum allowed value */
N      result |= (u16)0x0001;  
N    }
N    /* Set speed value and set F/S bit for fast mode */
N    tmpreg |= result | CCR_FS_Set;
X    tmpreg |= result | ((u16)0x8000);
N    /* Set Maximum Rise Time for fast mode */
N    I2Cx->TRISE = (u16)(((freqrange * 300) / 1000) + 1);  
N  }
N  /* Write to I2Cx CCR */
N  I2Cx->CCR = tmpreg;
N
N  /* Enable the selected I2C peripheral */
N  I2Cx->CR1 |= CR1_PE_Set;
X  I2Cx->CR1 |= ((u16)0x0001);
N
N/*---------------------------- I2Cx CR1 Configuration ------------------------*/
N  /* Get the I2Cx CR1 value */
N  tmpreg = I2Cx->CR1;
N  /* Clear ACK, SMBTYPE and  SMBUS bits */
N  tmpreg &= CR1_CLEAR_Mask;
X  tmpreg &= ((u16)0xFBF5);
N  /* Configure I2Cx: mode and acknowledgement */
N  /* Set SMBTYPE and SMBUS bits according to I2C_Mode value */
N  /* Set ACK bit according to I2C_Ack value */
N  tmpreg |= (u16)((u32)I2C_InitStruct->I2C_Mode | I2C_InitStruct->I2C_Ack);
N  /* Write to I2Cx CR1 */
N  I2Cx->CR1 = tmpreg;
N
N/*---------------------------- I2Cx OAR1 Configuration -----------------------*/
N  /* Set I2Cx Own Address1 and acknowledged address */
N  I2Cx->OAR1 = (I2C_InitStruct->I2C_AcknowledgedAddress | I2C_InitStruct->I2C_OwnAddress1);
N}
N
N/*******************************************************************************
N* Function Name  : I2C_StructInit
N* Description    : Fills each I2C_InitStruct member with its default value.
N* Input          : - I2C_InitStruct: pointer to an I2C_InitTypeDef structure
N*                    which will be initialized.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_StructInit(I2C_InitTypeDef* I2C_InitStruct)
N{
N/*---------------- Reset I2C init structure parameters values ----------------*/
N  /* Initialize the I2C_Mode member */
N  I2C_InitStruct->I2C_Mode = I2C_Mode_I2C;
X  I2C_InitStruct->I2C_Mode = ((u16)0x0000);
N
N  /* Initialize the I2C_DutyCycle member */
N  I2C_InitStruct->I2C_DutyCycle = I2C_DutyCycle_2;
X  I2C_InitStruct->I2C_DutyCycle = ((u16)0xBFFF);
N
N  /* Initialize the I2C_OwnAddress1 member */
N  I2C_InitStruct->I2C_OwnAddress1 = 0;
N
N  /* Initialize the I2C_Ack member */
N  I2C_InitStruct->I2C_Ack = I2C_Ack_Disable;
X  I2C_InitStruct->I2C_Ack = ((u16)0x0000);
N
N  /* Initialize the I2C_AcknowledgedAddress member */
N  I2C_InitStruct->I2C_AcknowledgedAddress = I2C_AcknowledgedAddress_7bit;
X  I2C_InitStruct->I2C_AcknowledgedAddress = ((u16)0x4000);
N
N  /* initialize the I2C_ClockSpeed member */
N  I2C_InitStruct->I2C_ClockSpeed = 5000;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_Cmd
N* Description    : Enables or disables the specified I2C peripheral.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2Cx peripheral. This parameter
N*                    can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_Cmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected I2C peripheral */
N    I2Cx->CR1 |= CR1_PE_Set;
X    I2Cx->CR1 |= ((u16)0x0001);
N  }
N  else
N  {
N    /* Disable the selected I2C peripheral */
N    I2Cx->CR1 &= CR1_PE_Reset;
X    I2Cx->CR1 &= ((u16)0xFFFE);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_DMACmd
N* Description    : Enables or disables the specified I2C DMA requests.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C DMA transfer.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_DMACmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected I2C DMA requests */
N    I2Cx->CR2 |= CR2_DMAEN_Set;
X    I2Cx->CR2 |= ((u16)0x0800);
N  }
N  else
N  {
N    /* Disable the selected I2C DMA requests */
N    I2Cx->CR2 &= CR2_DMAEN_Reset;
X    I2Cx->CR2 &= ((u16)0xF7FF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_DMALastTransferCmd
N* Description    : Specifies that the next DMA transfer is the last one.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C DMA last transfer.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_DMALastTransferCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Next DMA transfer is the last transfer */
N    I2Cx->CR2 |= CR2_LAST_Set;
X    I2Cx->CR2 |= ((u16)0x1000);
N  }
N  else
N  {
N    /* Next DMA transfer is not the last transfer */
N    I2Cx->CR2 &= CR2_LAST_Reset;
X    I2Cx->CR2 &= ((u16)0xEFFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GenerateSTART
N* Description    : Generates I2Cx communication START condition.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C START condition generation.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None.
N*******************************************************************************/
Nvoid I2C_GenerateSTART(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Generate a START condition */
N    I2Cx->CR1 |= CR1_START_Set;
X    I2Cx->CR1 |= ((u16)0x0100);
N  }
N  else
N  {
N    /* Disable the START condition generation */
N    I2Cx->CR1 &= CR1_START_Reset;
X    I2Cx->CR1 &= ((u16)0xFEFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GenerateSTOP
N* Description    : Generates I2Cx communication STOP condition.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C STOP condition generation.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None.
N*******************************************************************************/
Nvoid I2C_GenerateSTOP(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Generate a STOP condition */
N    I2Cx->CR1 |= CR1_STOP_Set;
X    I2Cx->CR1 |= ((u16)0x0200);
N  }
N  else
N  {
N    /* Disable the STOP condition generation */
N    I2Cx->CR1 &= CR1_STOP_Reset;
X    I2Cx->CR1 &= ((u16)0xFDFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_AcknowledgeConfig
N* Description    : Enables or disables the specified I2C acknowledge feature.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C Acknowledgement.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None.
N*******************************************************************************/
Nvoid I2C_AcknowledgeConfig(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable the acknowledgement */
N    I2Cx->CR1 |= CR1_ACK_Set;
X    I2Cx->CR1 |= ((u16)0x0400);
N  }
N  else
N  {
N    /* Disable the acknowledgement */
N    I2Cx->CR1 &= CR1_ACK_Reset;
X    I2Cx->CR1 &= ((u16)0xFBFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_OwnAddress2Config
N* Description    : Configures the specified I2C own address2.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - Address: specifies the 7bit I2C own address2.
N* Output         : None
N* Return         : None.
N*******************************************************************************/
Nvoid I2C_OwnAddress2Config(I2C_TypeDef* I2Cx, u8 Address)
N{
N  u16 tmpreg = 0;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N
N  /* Get the old register value */
N  tmpreg = I2Cx->OAR2;
N  /* Reset I2Cx Own address2 bit [7:1] */
N  tmpreg &= OAR2_ADD2_Reset;
X  tmpreg &= ((u16)0xFF01);
N  /* Set I2Cx Own address2 */
N  tmpreg |= (u16)(Address & (u16)0x00FE);
N  /* Store the new register value */
N  I2Cx->OAR2 = tmpreg;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_DualAddressCmd
N* Description    : Enables or disables the specified I2C dual addressing mode.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C dual addressing mode.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_DualAddressCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable dual addressing mode */
N    I2Cx->OAR2 |= OAR2_ENDUAL_Set;
X    I2Cx->OAR2 |= ((u16)0x0001);
N  }
N  else
N  {
N    /* Disable dual addressing mode */
N    I2Cx->OAR2 &= OAR2_ENDUAL_Reset;
X    I2Cx->OAR2 &= ((u16)0xFFFE);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GeneralCallCmd
N* Description    : Enables or disables the specified I2C general call feature.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C General call.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_GeneralCallCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable generall call */
N    I2Cx->CR1 |= CR1_ENGC_Set;
X    I2Cx->CR1 |= ((u16)0x0040);
N  }
N  else
N  {
N    /* Disable generall call */
N    I2Cx->CR1 &= CR1_ENGC_Reset;
X    I2Cx->CR1 &= ((u16)0xFFBF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_ITConfig
N* Description    : Enables or disables the specified I2C interrupts.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_IT: specifies the I2C interrupts sources to be enabled
N*                    or disabled. 
N*                    This parameter can be any combination of the following values:
N*                       - I2C_IT_BUF: Buffer interrupt mask
N*                       - I2C_IT_EVT: Event interrupt mask
N*                       - I2C_IT_ERR: Error interrupt mask
N*                  - NewState: new state of the specified I2C interrupts.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_ITConfig(I2C_TypeDef* I2Cx, u16 I2C_IT, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N  assert_param(IS_I2C_CONFIG_IT(I2C_IT));
X  ((void)0);
N  
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected I2C interrupts */
N    I2Cx->CR2 |= I2C_IT;
N  }
N  else
N  {
N    /* Disable the selected I2C interrupts */
N    I2Cx->CR2 &= (u16)~I2C_IT;
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_SendData
N* Description    : Sends a data byte through the I2Cx peripheral.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - Data: Byte to be transmitted..
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_SendData(I2C_TypeDef* I2Cx, u8 Data)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N
N  /* Write in the DR register the data to be sent */
N  I2Cx->DR = Data;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_ReceiveData
N* Description    : Returns the most recent received data by the I2Cx peripheral.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N* Output         : None
N* Return         : The value of the received data.
N*******************************************************************************/
Nu8 I2C_ReceiveData(I2C_TypeDef* I2Cx)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N
N  /* Return the data in the DR register */
N  return (u8)I2Cx->DR;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_Send7bitAddress
N* Description    : Transmits the address byte to select the slave device.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - Address: specifies the slave address which will be transmitted
N*                  - I2C_Direction: specifies whether the I2C device will be a
N*                    Transmitter or a Receiver. 
N*                    This parameter can be one of the following values
N*                       - I2C_Direction_Transmitter: Transmitter mode
N*                       - I2C_Direction_Receiver: Receiver mode
N* Output         : None
N* Return         : None.
N*******************************************************************************/
Nvoid I2C_Send7bitAddress(I2C_TypeDef* I2Cx, u8 Address, u8 I2C_Direction)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_DIRECTION(I2C_Direction));
X  ((void)0);
N
N  /* Test on the direction to set/reset the read/write bit */
N  if (I2C_Direction != I2C_Direction_Transmitter)
X  if (I2C_Direction != ((u8)0x00))
N  {
N    /* Set the address bit0 for read */
N    Address |= OAR1_ADD0_Set;
X    Address |= ((u16)0x0001);
N  }
N  else
N  {
N    /* Reset the address bit0 for write */
N    Address &= OAR1_ADD0_Reset;
X    Address &= ((u16)0xFFFE);
N  }
N  /* Send the address */
N  I2Cx->DR = Address;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_ReadRegister
N* Description    : Reads the specified I2C register and returns its value.
N* Input1         : - I2C_Register: specifies the register to read.
N*                    This parameter can be one of the following values:
N*                       - I2C_Register_CR1:  CR1 register.
N*                       - I2C_Register_CR2:   CR2 register.
N*                       - I2C_Register_OAR1:  OAR1 register.
N*                       - I2C_Register_OAR2:  OAR2 register.
N*                       - I2C_Register_DR:    DR register.
N*                       - I2C_Register_SR1:   SR1 register.
N*                       - I2C_Register_SR2:   SR2 register.
N*                       - I2C_Register_CCR:   CCR register.
N*                       - I2C_Register_TRISE: TRISE register.
N* Output         : None
N* Return         : The value of the read register.
N*******************************************************************************/
Nu16 I2C_ReadRegister(I2C_TypeDef* I2Cx, u8 I2C_Register)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_REGISTER(I2C_Register));
X  ((void)0);
N
N  /* Return the selected register value */
N  return (*(vu16 *)(*((vu32 *)&I2Cx) + I2C_Register));
N}
N
N/*******************************************************************************
N* Function Name  : I2C_SoftwareResetCmd
N* Description    : Enables or disables the specified I2C software reset.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C software reset.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_SoftwareResetCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Peripheral under reset */
N    I2Cx->CR1 |= CR1_SWRST_Set;
X    I2Cx->CR1 |= ((u16)0x8000);
N  }
N  else
N  {
N    /* Peripheral not under reset */
N    I2Cx->CR1 &= CR1_SWRST_Reset;
X    I2Cx->CR1 &= ((u16)0x7FFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_SMBusAlertConfig
N* Description    : Drives the SMBusAlert pin high or low for the specified I2C.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_SMBusAlert: specifies SMBAlert pin level. 
N*                    This parameter can be one of the following values:
N*                       - I2C_SMBusAlert_Low: SMBAlert pin driven low
N*                       - I2C_SMBusAlert_High: SMBAlert pin driven high
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_SMBusAlertConfig(I2C_TypeDef* I2Cx, u16 I2C_SMBusAlert)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_SMBUS_ALERT(I2C_SMBusAlert));
X  ((void)0);
N
N  if (I2C_SMBusAlert == I2C_SMBusAlert_Low)
X  if (I2C_SMBusAlert == ((u16)0x2000))
N  {
N    /* Drive the SMBusAlert pin Low */
N    I2Cx->CR1 |= I2C_SMBusAlert_Low;
X    I2Cx->CR1 |= ((u16)0x2000);
N  }
N  else
N  {
N    /* Drive the SMBusAlert pin High  */
N    I2Cx->CR1 &= I2C_SMBusAlert_High;
X    I2Cx->CR1 &= ((u16)0xDFFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_TransmitPEC
N* Description    : Enables or disables the specified I2C PEC transfer.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2C PEC transmission.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_TransmitPEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected I2C PEC transmission */
N    I2Cx->CR1 |= CR1_PEC_Set;
X    I2Cx->CR1 |= ((u16)0x1000);
N  }
N  else
N  {
N    /* Disable the selected I2C PEC transmission */
N    I2Cx->CR1 &= CR1_PEC_Reset;
X    I2Cx->CR1 &= ((u16)0xEFFF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_PECPositionConfig
N* Description    : Selects the specified I2C PEC position.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_PECPosition: specifies the PEC position. 
N*                    This parameter can be one of the following values:
N*                       - I2C_PECPosition_Next: indicates that the next
N*                         byte is PEC
N*                       - I2C_PECPosition_Current: indicates that current
N*                         byte is PEC
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_PECPositionConfig(I2C_TypeDef* I2Cx, u16 I2C_PECPosition)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_PEC_POSITION(I2C_PECPosition));
X  ((void)0);
N
N  if (I2C_PECPosition == I2C_PECPosition_Next)
X  if (I2C_PECPosition == ((u16)0x0800))
N  {
N    /* Next byte in shift register is PEC */
N    I2Cx->CR1 |= I2C_PECPosition_Next;
X    I2Cx->CR1 |= ((u16)0x0800);
N  }
N  else
N  {
N    /* Current byte in shift register is PEC */
N    I2Cx->CR1 &= I2C_PECPosition_Current;
X    I2Cx->CR1 &= ((u16)0xF7FF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_CalculatePEC
N* Description    : Enables or disables the PEC value calculation of the
N*                  transfered bytes.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2Cx PEC value calculation.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_CalculatePEC(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected I2C PEC calculation */
N    I2Cx->CR1 |= CR1_ENPEC_Set;
X    I2Cx->CR1 |= ((u16)0x0020);
N  }
N  else
N  {
N    /* Disable the selected I2C PEC calculation */
N    I2Cx->CR1 &= CR1_ENPEC_Reset;
X    I2Cx->CR1 &= ((u16)0xFFDF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GetPEC
N* Description    : Returns the PEC value for the specified I2C.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N* Output         : None
N* Return         : The PEC value.
N*******************************************************************************/
Nu8 I2C_GetPEC(I2C_TypeDef* I2Cx)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N
N  /* Return the selected I2C PEC value */
N  return ((I2Cx->SR2) >> 8);
N}
N
N/*******************************************************************************
N* Function Name  : I2C_ARPCmd
N* Description    : Enables or disables the specified I2C ARP.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2Cx ARP. 
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_ARPCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState != DISABLE)
N  {
N    /* Enable the selected I2C ARP */
N    I2Cx->CR1 |= CR1_ENARP_Set;
X    I2Cx->CR1 |= ((u16)0x0010);
N  }
N  else
N  {
N    /* Disable the selected I2C ARP */
N    I2Cx->CR1 &= CR1_ENARP_Reset;
X    I2Cx->CR1 &= ((u16)0xFFEF);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_StretchClockCmd
N* Description    : Enables or disables the specified I2C Clock stretching.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - NewState: new state of the I2Cx Clock stretching.
N*                    This parameter can be: ENABLE or DISABLE.
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_StretchClockCmd(I2C_TypeDef* I2Cx, FunctionalState NewState)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_FUNCTIONAL_STATE(NewState));
X  ((void)0);
N
N  if (NewState == DISABLE)
N  {
N    /* Enable the selected I2C Clock stretching */
N    I2Cx->CR1 |= CR1_NOSTRETCH_Set;
X    I2Cx->CR1 |= ((u16)0x0080);
N  }
N  else
N  {
N    /* Disable the selected I2C Clock stretching */
N    I2Cx->CR1 &= CR1_NOSTRETCH_Reset;
X    I2Cx->CR1 &= ((u16)0xFF7F);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_FastModeDutyCycleConfig
N* Description    : Selects the specified I2C fast mode duty cycle.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_DutyCycle: specifies the fast mode duty cycle.
N*                    This parameter can be one of the following values:
N*                       - I2C_DutyCycle_2: I2C fast mode Tlow/Thigh = 2
N*                       - I2C_DutyCycle_16_9: I2C fast mode Tlow/Thigh = 16/9
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_FastModeDutyCycleConfig(I2C_TypeDef* I2Cx, u16 I2C_DutyCycle)
N{
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_DUTY_CYCLE(I2C_DutyCycle));
X  ((void)0);
N
N  if (I2C_DutyCycle != I2C_DutyCycle_16_9)
X  if (I2C_DutyCycle != ((u16)0x4000))
N  {
N    /* I2C fast mode Tlow/Thigh=2 */
N    I2Cx->CCR &= I2C_DutyCycle_2;
X    I2Cx->CCR &= ((u16)0xBFFF);
N  }
N  else
N  {
N    /* I2C fast mode Tlow/Thigh=16/9 */
N    I2Cx->CCR |= I2C_DutyCycle_16_9;
X    I2Cx->CCR |= ((u16)0x4000);
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GetLastEvent
N* Description    : Returns the last I2Cx Event.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N* Output         : None
N* Return         : The last event
N*******************************************************************************/
Nu32 I2C_GetLastEvent(I2C_TypeDef* I2Cx)
N{
N  u32 lastevent = 0;
N  u32 flag1 = 0, flag2 = 0;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N
N  /* Read the I2Cx status register */
N  flag1 = I2Cx->SR1;
N  flag2 = I2Cx->SR2;
N  flag2 = flag2 << 16;
N
N  /* Get the last event value from I2C status register */
N  lastevent = (flag1 | flag2) & FLAG_Mask;
X  lastevent = (flag1 | flag2) & ((u32)0x00FFFFFF);
N
N  /* Return status */
N  return lastevent;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_CheckEvent
N* Description    : Checks whether the last I2Cx Event is equal to the one passed
N*                  as parameter.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_EVENT: specifies the event to be checked. 
N*                    This parameter can be one of the following values:
N*                       - I2C_EVENT_SLAVE_ADDRESS_MATCHED   : EV1
N*                       - I2C_EVENT_SLAVE_BYTE_RECEIVED     : EV2
N*                       - I2C_EVENT_SLAVE_BYTE_TRANSMITTED  : EV3
N*                       - I2C_EVENT_SLAVE_ACK_FAILURE       : EV3-2
N*                       - I2C_EVENT_MASTER_MODE_SELECT      : EV5
N*                       - I2C_EVENT_MASTER_MODE_SELECTED    : EV6
N*                       - I2C_EVENT_MASTER_BYTE_RECEIVED    : EV7
N*                       - I2C_EVENT_MASTER_BYTE_TRANSMITTED : EV8
N*                       - I2C_EVENT_MASTER_MODE_ADDRESS10   : EV9
N*                       - I2C_EVENT_SLAVE_STOP_DETECTED     : EV4
N* Output         : None
N* Return         : An ErrorStatus enumuration value:
N*                       - SUCCESS: Last event is equal to the I2C_EVENT
N*                       - ERROR: Last event is different from the I2C_EVENT
N*******************************************************************************/
NErrorStatus I2C_CheckEvent(I2C_TypeDef* I2Cx, u32 I2C_EVENT)
N{
N  u32 lastevent = 0;
N  u32 flag1 = 0, flag2 = 0;
N  ErrorStatus status = ERROR;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_EVENT(I2C_EVENT));
X  ((void)0);
N
N  /* Read the I2Cx status register */
N  flag1 = I2Cx->SR1;
N  flag2 = I2Cx->SR2;
N  flag2 = flag2 << 16;
N
N  /* Get the last event value from I2C status register */
N  lastevent = (flag1 | flag2) & FLAG_Mask;
X  lastevent = (flag1 | flag2) & ((u32)0x00FFFFFF);
N
N  /* Check whether the last event is equal to I2C_EVENT */
N  if (lastevent == I2C_EVENT )
N  {
N    /* SUCCESS: last event is equal to I2C_EVENT */
N    status = SUCCESS;
N  }
N  else
N  {
N    /* ERROR: last event is different from I2C_EVENT */
N    status = ERROR;
N  }
N
N  /* Return status */
N  return status;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GetFlagStatus
N* Description    : Checks whether the specified I2C flag is set or not.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_FLAG: specifies the flag to check. 
N*                    This parameter can be one of the following values:
N*                       - I2C_FLAG_DUALF: Dual flag (Slave mode)
N*                       - I2C_FLAG_SMBHOST: SMBus host header (Slave mode)
N*                       - I2C_FLAG_SMBDEFAULT: SMBus default header (Slave mode)
N*                       - I2C_FLAG_GENCALL: General call header flag (Slave mode)
N*                       - I2C_FLAG_TRA: Transmitter/Receiver flag
N*                       - I2C_FLAG_BUSY: Bus busy flag
N*                       - I2C_FLAG_MSL: Master/Slave flag
N*                       - I2C_FLAG_SMBALERT: SMBus Alert flag
N*                       - I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
N*                       - I2C_FLAG_PECERR: PEC error in reception flag
N*                       - I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
N*                       - I2C_FLAG_AF: Acknowledge failure flag
N*                       - I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
N*                       - I2C_FLAG_BERR: Bus error flag
N*                       - I2C_FLAG_TXE: Data register empty flag (Transmitter)
N*                       - I2C_FLAG_RXNE: Data register not empty (Receiver) flag
N*                       - I2C_FLAG_STOPF: Stop detection flag (Slave mode)
N*                       - I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
N*                       - I2C_FLAG_BTF: Byte transfer finished flag
N*                       - I2C_FLAG_ADDR: Address sent flag (Master mode) ADSL
N*                                        Address matched flag (Slave mode)ENDAD
N*                       - I2C_FLAG_SB: Start bit flag (Master mode)
N* Output         : None
N* Return         : The new state of I2C_FLAG (SET or RESET).
N*******************************************************************************/
NFlagStatus I2C_GetFlagStatus(I2C_TypeDef* I2Cx, u32 I2C_FLAG)
N{
N  FlagStatus bitstatus = RESET;
N  u32 i2cstatus = 0;
N  u32 flag1 = 0, flag2 = 0;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_GET_FLAG(I2C_FLAG));
X  ((void)0);
N
N  /* Read the I2Cx status register */
N  flag1 = I2Cx->SR1;
N  flag2 = I2Cx->SR2;
N  flag2 = (flag2 & FLAG_Mask) << 16;
X  flag2 = (flag2 & ((u32)0x00FFFFFF)) << 16;
N
N  /* Get the I2C status value */
N  i2cstatus = flag1 | flag2;
N
N  /* Get bit[23:0] of the flag */
N  I2C_FLAG &= FLAG_Mask;
X  I2C_FLAG &= ((u32)0x00FFFFFF);
N
N  /* Check the status of the specified I2C flag */
N  if ((i2cstatus & I2C_FLAG) != (u32)RESET)
N  {
N    /* I2C_FLAG is set */
N    bitstatus = SET;
N  }
N  else
N  {
N    /* I2C_FLAG is reset */
N    bitstatus = RESET;
N  }
N  /* Return the I2C_FLAG status */
N  return  bitstatus;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_ClearFlag
N* Description    : Clears the I2Cx's pending flags.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_FLAG: specifies the flag to clear. 
N*                    This parameter can be one of the following values:
N*                       - I2C_FLAG_SMBALERT: SMBus Alert flag
N*                       - I2C_FLAG_TIMEOUT: Timeout or Tlow error flag
N*                       - I2C_FLAG_PECERR: PEC error in reception flag
N*                       - I2C_FLAG_OVR: Overrun/Underrun flag (Slave mode)
N*                       - I2C_FLAG_AF: Acknowledge failure flag
N*                       - I2C_FLAG_ARLO: Arbitration lost flag (Master mode)
N*                       - I2C_FLAG_BERR: Bus error flag
N*                       - I2C_FLAG_STOPF: Stop detection flag (Slave mode)
N*                       - I2C_FLAG_ADD10: 10-bit header sent flag (Master mode)
N*                       - I2C_FLAG_BTF: Byte transfer finished flag
N*                       - I2C_FLAG_ADDR: Address sent flag (Master mode) ADSL
N*                                        Address matched flag (Slave mode)ENDAD
N*                       - I2C_FLAG_SB: Start bit flag (Master mode)
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_ClearFlag(I2C_TypeDef* I2Cx, u32 I2C_FLAG)
N{
N  u32 flagpos = 0;
N  u32 flagindex = 0;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_CLEAR_FLAG(I2C_FLAG));
X  ((void)0);
N
N  /* Get the I2C flag position */
N  flagpos = I2C_FLAG & FLAG_Mask;
X  flagpos = I2C_FLAG & ((u32)0x00FFFFFF);
N
N  /* Get the I2C flag index */
N  flagindex = I2C_FLAG >> 28;
N
N  /* Clear the flag by writing 0 */
N  if (flagindex == 1)
N  {
N    /* Clear the selected I2C flag */
N    I2Cx->SR1 = (u16)~flagpos;
N  }
N  /* Flags that need a read of the SR1 register to be cleared */
N  else if (flagindex == 2)
N  {
N    /* Read the SR1 register */
N    (void)I2Cx->SR1;
N  }
N  /* Flags that need a read of SR1 and a write on CR1 registers to be cleared */
N  else if (flagindex == 6)
N  {
N    /* Read the SR1 register */
N    (void)I2Cx->SR1;
N
N    /* Write on the CR1 register */
N    I2Cx->CR1 |= CR1_PE_Set;
X    I2Cx->CR1 |= ((u16)0x0001);
N  }
N  /* Flags that need a read of SR1 and SR2 registers to be cleared */
N  else /*flagindex == 0xA*/
N  {
N    /* Read the SR1 register */
N    (void)I2Cx->SR1;
N
N    /* Read the SR2 register */
N    (void)I2Cx->SR2;
N  }
N}
N
N/*******************************************************************************
N* Function Name  : I2C_GetITStatus
N* Description    : Checks whether the specified I2C interrupt has occurred or not.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_IT: specifies the interrupt source to check. 
N*                    This parameter can be one of the following values:
N*                       - I2C_IT_SMBALERT: SMBus Alert flag
N*                       - I2C_IT_TIMEOUT: Timeout or Tlow error flag
N*                       - I2C_IT_PECERR: PEC error in reception flag
N*                       - I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
N*                       - I2C_IT_AF: Acknowledge failure flag
N*                       - I2C_IT_ARLO: Arbitration lost flag (Master mode)
N*                       - I2C_IT_BERR: Bus error flag
N*                       - I2C_IT_TXE: Data register empty flag (Transmitter)
N*                       - I2C_IT_RXNE: Data register not empty (Receiver) flag
N*                       - I2C_IT_STOPF: Stop detection flag (Slave mode)
N*                       - I2C_IT_ADD10: 10-bit header sent flag (Master mode)
N*                       - I2C_IT_BTF: Byte transfer finished flag
N*                       - I2C_IT_ADDR: Address sent flag (Master mode) ADSL
N*                                        Address matched flag (Slave mode)ENDAD
N*                       - I2C_IT_SB: Start bit flag (Master mode)
N* Output         : None
N* Return         : The new state of I2C_IT (SET or RESET).
N*******************************************************************************/
NITStatus I2C_GetITStatus(I2C_TypeDef* I2Cx, u32 I2C_IT)
N{
N  ITStatus bitstatus = RESET;
N  u32 i2cstatus = 0;
N  u32 flag1 = 0, flag2 = 0;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_GET_IT(I2C_IT));
X  ((void)0);
N
N  /* Read the I2Cx status register */
N  flag1 = I2Cx->SR1;
N  flag2 = I2Cx->SR2;
N  flag2 = (flag2 & FLAG_Mask) << 16;
X  flag2 = (flag2 & ((u32)0x00FFFFFF)) << 16;
N
N  /* Get the I2C status value */
N  i2cstatus = flag1 | flag2;
N
N  /* Get bit[23:0] of the flag */
N  I2C_IT &= FLAG_Mask;
X  I2C_IT &= ((u32)0x00FFFFFF);
N
N  /* Check the status of the specified I2C flag */
N  if ((i2cstatus & I2C_IT) != (u32)RESET)
N  {
N    /* I2C_IT is set */
N    bitstatus = SET;
N  }
N  else
N  {
N    /* I2C_IT is reset */
N    bitstatus = RESET;
N  }
N  /* Return the I2C_IT status */
N  return  bitstatus;
N}
N
N/*******************************************************************************
N* Function Name  : I2C_ClearITPendingBit
N* Description    : Clears the I2Cxs interrupt pending bits.
N* Input          : - I2Cx: where x can be 1 or 2 to select the I2C peripheral.
N*                  - I2C_IT: specifies the interrupt pending bit to clear. 
N*                    This parameter can be one of the following values:
N*                       - I2C_IT_SMBALERT: SMBus Alert flag
N*                       - I2C_IT_TIMEOUT: Timeout or Tlow error flag
N*                       - I2C_IT_PECERR: PEC error in reception flag
N*                       - I2C_IT_OVR: Overrun/Underrun flag (Slave mode)
N*                       - I2C_IT_AF: Acknowledge failure flag
N*                       - I2C_IT_ARLO: Arbitration lost flag (Master mode)
N*                       - I2C_IT_BERR: Bus error flag
N*                       - I2C_IT_STOPF: Stop detection flag (Slave mode)
N*                       - I2C_IT_ADD10: 10-bit header sent flag (Master mode)
N*                       - I2C_IT_BTF: Byte transfer finished flag
N*                       - I2C_IT_ADDR: Address sent flag (Master mode) ADSL
N*                                        Address matched flag (Slave mode)ENDAD
N*                       - I2C_IT_SB: Start bit flag (Master mode)
N* Output         : None
N* Return         : None
N*******************************************************************************/
Nvoid I2C_ClearITPendingBit(I2C_TypeDef* I2Cx, u32 I2C_IT)
N{
N  u32 flagpos = 0;
N  u32 flagindex = 0;
N
N  /* Check the parameters */
N  assert_param(IS_I2C_ALL_PERIPH(I2Cx));
X  ((void)0);
N  assert_param(IS_I2C_CLEAR_IT(I2C_IT));
X  ((void)0);
N
N  /* Get the I2C flag position */
N  flagpos = I2C_IT & FLAG_Mask;
X  flagpos = I2C_IT & ((u32)0x00FFFFFF);
N
N  /* Get the I2C flag index */
N  flagindex = I2C_IT >> 28;
N
N  /* Clear the flag by writing 0 */
N  if (flagindex == 1)
N  {
N    /* Clear the selected I2C flag */
N    I2Cx->SR1 = (u16)~flagpos;
N  }
N  /* Flags that need a read of the SR1 register to be cleared */
N  else if (flagindex == 2)
N  {
N    /* Read the SR1 register */
N    (void)I2Cx->SR1;
N  }
N  /* Flags that need a read of SR1 and a write on CR1 registers to be cleared */
N  else if (flagindex == 6)
N  {
N    /* Read the SR1 register */
N    (void)I2Cx->SR1;
N
N    /* Write on the CR1 register */
N    I2Cx->CR1 |= CR1_PE_Set;
X    I2Cx->CR1 |= ((u16)0x0001);
N  }
N  /* Flags that need a read of SR1 and SR2 registers to be cleared */
N  else /*flagindex == 0xA*/
N  {
N    /* Read the SR1 register */
N    (void)I2Cx->SR1;
N
N    /* Read the SR2 register */
N    (void)I2Cx->SR2;
N  }
N}
N
N/******************* (C) COPYRIGHT 2008 STMicroelectronics *****END OF FILE****/
