<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE nta PUBLIC '-//Uppaal Team//DTD Flat System 1.1//EN' 'http://www.it.uu.se/research/group/darts/uppaal/flat-1_2.dtd'>
<nta>
	<declaration>/* TODO:
 *  - data struct for _Stack
 *  - capitalize _DATA, _INSTS &amp; _BSS
 *  - microbench for memory access time
 *  - set proper values for _Inst_t.cycles
 *  - should remove '_do'?
 */

//////////////////////////////////////////
////////////////// Types and Constants: //
//////////////////////////////////////////

const bool USE_DYNAMIC_PREDICTION = true;

/* Binary: */

const int _UINT1_MAX  =           1;
const int _UINT2_MAX  =           3;
const int _UINT3_MAX  =           7;
const int _UINT4_MAX  =          15;
const int _UINT5_MAX  =          31;
const int _UINT8_MAX  =         255;
const int _UINT16_MAX =       65535;
const int _UINT32_MAX =  2147483647; // not 4294967295 because of UPPAAL internal limitation...
typedef int[0, _UINT1_MAX ] uint1_t;
typedef int[0, _UINT2_MAX ] uint2_t;
typedef int[0, _UINT3_MAX ] uint3_t;
typedef int[0, _UINT4_MAX ] uint4_t;
typedef int[0, _UINT5_MAX ] uint5_t;
typedef int[0, _UINT8_MAX ] uint8_t;
typedef int[0, _UINT16_MAX] uint16_t;
typedef int[0, _UINT32_MAX] uint32_t;

const int _SINT8_MIN =         -128;
const int _SINT8_MAX =          127;
const int _SINT16_MIN =      -32768;
const int _SINT16_MAX =       32767;
const int _SINT32_MIN = -2147483648;
const int _SINT32_MAX =  2147483647;
typedef int[_SINT8_MIN, _SINT8_MAX] sint8_t;
typedef int[_SINT16_MIN, _SINT16_MAX] sint16_t;
typedef int[_SINT32_MIN, _SINT32_MAX] sint32_t;

const int  _REGS_MAX  =  8;
const int _CYCLES_MAX =  1; // Arbitrary.
const int _STACK_MAX  = 10; // Arbitrary.
const int  _INST_MAX  = 46;
const int  _DATA_MAX  = 1;
const int   _BSS_MAX  = 1;

typedef struct {
  int  addr;
  int[-1,_CYCLES_MAX]  cycles;
  bool do_branch;
  int[0,_INST_MAX] target;
  bool do_memory;
  uint8_t  read_regs[_REGS_MAX];
  uint8_t  write_regs[_REGS_MAX];
} _Inst_t;
const uint8_t _EMPTY_REGS[_REGS_MAX] = { 0, 0, 0, 0, 0, 0, 0, 0 };
const _Inst_t _EMPTY_INST            = { 0, 0, false, 0, false, _EMPTY_REGS, _EMPTY_REGS };

/* Flash: */

const int FLASH_LATENCY   = 10; // TODO: arbitrary; to set correctly
const int Burst_MAX =  4;
typedef struct {
  int[0, Burst_MAX] burst_index;
} Flash_t;


/* Static RAM (SRAM): */

const int SRAM_LATENCY = -1 + 10; // TODO: arbitrary; to set correctly
typedef struct {
  bool executing;
} SRAM_t;

/* Instruction Memory Unit (IMU): */

const int IMU_WAYS_MAX              =  2;
const int icache_setS_MAX              = 64;
const int IMU_FILLBUFFER_DWORDS_MAX =  4;

/*
const int IMU_FIRST_USED_SET = (_INSTS[           0].addr / 32) % icache_setS_MAX; // First 'in-use-at-run-time' set
const int IMU_LAST_USED_SET  = (_INSTS[_INST_MAX -1].addr / 32) % icache_setS_MAX; // Last  'in-use-at-run-time' set
const int IMU_USED_SETS_MAX  = IMU_LAST_USED_SET - IMU_FIRST_USED_SET +1;       // Number of 'used' sets
*/
const int IMU_USED_SETS_MAX = icache_setS_MAX;

typedef struct {
  int[-1, _INST_MAX -1] index;
  int[0, IMU_WAYS_MAX -1] rp_way;
  int tags[IMU_WAYS_MAX][IMU_USED_SETS_MAX]; // TODO: set a range as [-1, ???]
} IMU_ICache_t;

typedef struct {
  int[-1, _INST_MAX -1] index;
  int[-1, IMU_FILLBUFFER_DWORDS_MAX -1] dword;
  int[-1, icache_setS_MAX -1] set;
  int tag; // TODO: set a range as [-1, ???]
  bool filled[IMU_FILLBUFFER_DWORDS_MAX];
} IMU_FillBuffer_t;
const IMU_FillBuffer_t IMU_EMPTY_FILLBUFFER_LINE = { -1, -1, -1, -1, { false, false, false, false } };

typedef struct {
  IMU_FillBuffer_t FillBuffer;
  IMU_ICache_t ICache;
} IMU_t;

const int IMU_CACHE_HIT       = 0;
const int IMU_FILLBUFFER_HIT  = 1;
const int IMU_FILLBUFFER_MISS = 2;
const int IMU_CACHE_MISS      = 3;

/* Instruction and Control Unit (InCU): */

const int INCU_STRONGLY_NOT_TAKEN = 0;
const int INCU_WEAKLY___NOT_TAKEN = 1;
const int INCU_WEAKLY_______TAKEN = 2;
const int INCU_STRONGLY_____TAKEN = 3;
typedef struct {
  int[-1, _INST_MAX -1] index;
//int[-1, _INST_MAX -1] target;
  int[-1, INCU_STRONGLY_____TAKEN +1] prediction;
} InCU_BTB_Entry_t;
const InCU_BTB_Entry_t INCU_EMPTY_BTB_ENTRY = { -1, /*-1,*/ INCU_STRONGLY_NOT_TAKEN };

const int INCU_BTB_MAX = 8;
typedef struct {
  int[0, 8] top;
  InCU_BTB_Entry_t buffer[INCU_BTB_MAX];
} InCU_BTB_t;

typedef struct {
  int[-1, _INST_MAX -1] index;
  int[-1,_CYCLES_MAX] cycles;
  bool predict_taken;
  bool dynamic_prediction;
  bool taken;
} InCU_PC_t;
const InCU_PC_t INCU_EMPTY_PC = { -1, -1, false, false, false };

typedef struct {
  int[-1, _INST_MAX -1] index;
  int[-1,_CYCLES_MAX] cycles;
  bool predict_taken;
  bool dynamic_prediction;
  bool taken;
} InCU_IBuff_Entry_t;
const InCU_IBuff_Entry_t INCU_EMPTY_IBUFF_ENTRY = { -1, -1, false, false, false };

const int INCU_IBUFF_MAX = 8;
typedef struct {
  int[0, INCU_IBUFF_MAX] count;
  InCU_IBuff_Entry_t buffer[INCU_IBUFF_MAX];
} InCU_IBuff_t;

typedef struct {
  int[-1, _INST_MAX -1] index;
  int[-1,_CYCLES_MAX] cycles;
  bool predict_taken;
  bool dynamic_prediction;
  bool taken;
} InCU_IR_t;
const InCU_IR_t INCU_EMPTY_IR = { -1, -1, false, false, false };

typedef struct {
  InCU_BTB_t BTB;
  InCU_PC_t PC;
  InCU_IBuff_t IBuff;
  InCU_IR_t IR;
} InCU_t;

/* Execution Units (EUs): */

typedef struct {
  int[-1, _INST_MAX -1] index;
  int[-1,_CYCLES_MAX] cycles;
  bool predict_taken;
  bool dynamic_prediction;
  bool taken;
} EUs_Pipeline_Stage_t;
const EUs_Pipeline_Stage_t EUS_EMPTY_PIPELINE_STAGE = { -1, -1, false, false, false };

const int EUS_PIPELINE_D   = 0;
const int EUS_PIPELINE_E   = 1;
const int EUS_PIPELINE_M   = 2;
const int EUS_PIPELINE_W   = 3;
const int EUS_PIPELINE_MAX = 4;
const int EUS_CYCLES_MAX   = 5; // TODO: arbitrary; set properly
typedef struct {
  EUs_Pipeline_Stage_t pipeline[EUS_PIPELINE_MAX];
} EUs_t;

//////////////////////////////////////////
///////////////////////// Declarations: //
//////////////////////////////////////////

/* (global:) */

clock _clock;

broadcast chan Init;
   urgent chan Complete;
   urgent chan _do;

bool completed;
int[-1,  _INST_MAX -1] _Stack[_STACK_MAX];
int[ 0, _STACK_MAX   ] _stack_top;

/* Binary: */

sint32_t CTR ,XER;

const int _CR_MAX = 1;
const int[-1, _CR_MAX] IndCR[8] = { 0, -1, -1, -1, -1, -1, -1, -1 };
uint4_t CR[_CR_MAX];

const uint3_t cr0 = 0;


const int _GPRS_MAX = 6;
sint32_t GPRS[_GPRS_MAX];

const uint3_t r0 = 0;
const uint5_t r1 = 1;
const uint5_t r3 = 2;
const uint5_t r8 = 3;
const uint5_t r9 = 4;
const uint5_t r10 = 5;


const int _RETS_MAX = 1;
      int[-1, _INST_MAX -32] _Rets[_RETS_MAX] = { -1 };
const int[-1, _RETS_MAX] IndRets[_INST_MAX -32] = {
  -1, -1, -1, -1, -1, -1, -1, -1, -1, -1, 
  -1, -1, -1, 0
};

const _Inst_t _INSTS[_INST_MAX] = {

  /* BB5 */
  /*  3044: lis r1,1                 - 0 */ { 12356, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0, 128,   0,   0,   0 } },
  /*  3048: ori r1,r1,49296          - 1 */ { 12360, 1, false, _INST_MAX, false, {   0,   0,   0,   0, 128,   0,   0,   0 }, {   0,   0,   0,   0, 128,   0,   0,   0 } },
  /*  304c: bl 3060                  - 2 */ { 12364, 1, true,          4, false, {   0,   0,   0,   0,   0,   0,   0, 128 }, {   0,   0,   0,   0,   0,   0,   0, 160 } },

  /* BB6 */
  /*  3050: b 3050                   - 3 */ { 12368, 1, true,          3, false, {   0,   0,   0,   0,   0,   0,   0, 128 }, {   0,   0,   0,   0,   0,   0,   0, 128 } },

  /* BB7 */
  /*  3060: li r8,29                 - 4 */ { 12384, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,  64,   0,   0,   0,   0 } },
  /*  3064: li r10,0                 - 5 */ { 12388, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   1,   0,   0,   0,   0,   0 } },
  /*  3068: mtspr 120,r8             - 6 */ { 12392, 1, false, _INST_MAX, false, {   0,   0,   0,  64,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   2 } },
  /*  306c: li r9,1                  - 7 */ { 12396, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0, 128,   0,   0,   0,   0 } },
  /*  3070: b 3084                   - 8 */ { 12400, 1, true,         10, false, {   0,   0,   0,   0,   0,   0,   0, 128 }, {   0,   0,   0,   0,   0,   0,   0, 128 } },

  /* BB9 */
  /*  3080: mr r9,r3                 - 9 */ { 12416, 1, false, _INST_MAX, false, {   0,   0,   0,   2,   0,   0,   0,   0 }, {   0,   0,   0, 128,   0,   0,   0,   0 } },

  /* BB10 */
  /*  3084: add r3,r9,r10            - 10 */ { 12420, 1, false, _INST_MAX, false, {   0,   0,   1, 128,   0,   0,   0,   0 }, {   0,   0,   0,   2,   0,   0,   0,   0 } },
  /*  3088: mr r10,r9                - 11 */ { 12424, 1, false, _INST_MAX, false, {   0,   0,   0, 128,   0,   0,   0,   0 }, {   0,   0,   1,   0,   0,   0,   0,   0 } },
  /*  308c: bdnz+ 3080               - 12 */ { 12428, 1, true,          9, false, {   0,   0,   0,   0,   0,   0,   0, 130 }, {   0,   0,   0,   0,   0,   0,   0, 130 } },

  /* BB11 */
  /*  3090: bclr- 20,lt              - 13 */ { 12432, 1, true,  _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },

  /* Nops */
  /*  xxxx: ---                      - 14 */ { 12436, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 15 */ { 12440, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 16 */ { 12444, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 17 */ { 12448, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 18 */ { 12452, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 19 */ { 12456, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 20 */ { 12460, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 21 */ { 12464, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 22 */ { 12468, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 23 */ { 12472, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 24 */ { 12476, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 25 */ { 12480, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 26 */ { 12484, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 27 */ { 12488, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 28 */ { 12492, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 29 */ { 12496, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 30 */ { 12500, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 31 */ { 12504, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 32 */ { 12508, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 33 */ { 12512, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 34 */ { 12516, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 35 */ { 12520, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 36 */ { 12524, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 37 */ { 12528, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 38 */ { 12532, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 39 */ { 12536, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 40 */ { 12540, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 41 */ { 12544, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 42 */ { 12548, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 43 */ { 12552, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 44 */ { 12556, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } },
  /*  xxxx: ---                      - 45 */ { 12560, 1, false, _INST_MAX, false, {   0,   0,   0,   0,   0,   0,   0,   0 }, {   0,   0,   0,   0,   0,   0,   0,   0 } }
};

const uint32_t _DATA_ADDR = 0;
const sint8_t  _DATA[_DATA_MAX] = {
  0
};

const uint32_t _BSS_ADDR = 0;
      sint8_t  _BSS[_BSS_MAX] = {
  0
};      

/* Flash: */

Flash_t Flash;
clock Flash_clock;

urgent           chan BurstReq;
urgent broadcast chan BurstResp[Burst_MAX];

/* Static RAM (SRAM): */

SRAM_t SRAM;
clock SRAM_clock;

chan SRAM_doAccess;
chan SRAM_doneAccess;

/* Instruction Memory Unit (IMU): */

IMU_t IMU;
clock IMU_clock;

                 chan IMU_doneFill;
urgent           chan FetchReq;
urgent broadcast chan FetchResp;

/* Instruction and Control Unit (InCU): */

InCU_t InCU;

/* Execution Units (EUs): */

EUs_t EUs;
clock EUs_clock;
broadcast chan Tick;

//////////////////////////////////////////
//////////////////////////// Functions: //
//////////////////////////////////////////

/* (global:) */

void _Init() {
  int i;
  _stack_top = 0;
  for (i = 0; i &lt; _STACK_MAX; ++i)
    _Stack[i] = -1;

  completed = false;
}

void _Stack_Push  (int index) { _Stack[_stack_top] = index; _stack_top++; }
int  _Stack_Pop   (         ) { int index; _stack_top--; index = _Stack[_stack_top]; _Stack[_stack_top] = -1; return index; }
bool Ret (int index) { return (_Stack[_stack_top -1] == index); }
int  _Stack_Top   (         ) { return  _Stack[_stack_top -1]; }

/* Flash: */

void Flash_Init() {
  Flash.burst_index = 0;
}

bool Flash_IsTerminated() {
  return completed;
}

/* Static RAM (SRAM): */

void SRAM_Init() {
  SRAM.executing = false;
}

bool SRAM_IsAccessed() {
  return ((EUs.pipeline[EUS_PIPELINE_E] != EUS_EMPTY_PIPELINE_STAGE) &amp;&amp;
          _INSTS[EUs.pipeline[EUS_PIPELINE_E].index].do_memory);
}

bool SRAM_IsTerminated() {
  return completed;
}

/* Instruction Memory Unit (IMU): */

void IMU_Init(){
  int w, s;

  IMU.FillBuffer   = IMU_EMPTY_FILLBUFFER_LINE;
  IMU.ICache.index = -1;
  IMU.ICache.rp_way =  0;
  for (w = 0; w &lt; IMU_WAYS_MAX; ++w)
    for (s = 0; s &lt; IMU_USED_SETS_MAX; ++s)
      IMU.ICache.tags[w][s] = -1;
}

bool IMU_IsTerminated() {
  return completed;
}

void icache_set() {
  IMU.ICache.index = InCU.PC.index;
}

void IMU_FillBuffer_Update() {
  IMU.FillBuffer.filled[IMU.FillBuffer.dword] = true;
  IMU.FillBuffer.dword = (IMU.FillBuffer.dword +1) % IMU_FILLBUFFER_DWORDS_MAX;
}

int IMU_ICache_Lookup() {
  // return wether the current instruction is in the instruction cache (or line buffer) or not
  int                          addr  = _INSTS[IMU.ICache.index].addr;
  int[0, IMU_WAYS_MAX]         way;
  int[0, IMU_USED_SETS_MAX -1] set   = (addr /  32) % icache_setS_MAX;
  int                          tag   =  addr / (32  * icache_setS_MAX);
  int                          dword = (addr /   8) % IMU_FILLBUFFER_DWORDS_MAX;

  // Is in cache?
  int icache_tag;
  for (way = 0; way &lt; IMU_WAYS_MAX; ++way) {
    icache_tag = IMU.ICache.tags[way][set];

    if (icache_tag != -1
    &amp;&amp;  icache_tag == tag)
      return IMU_CACHE_HIT;
  }

  // Is in fill buffer?
  if (IMU.FillBuffer.set == set
  &amp;&amp;  IMU.FillBuffer.tag == tag) {
    if (IMU.FillBuffer.filled[dword]) return IMU_FILLBUFFER_HIT;
    else                              return IMU_FILLBUFFER_MISS;
  }

  return IMU_CACHE_MISS;
}

bool icache_hit      () { return ( IMU_ICache_Lookup() == IMU_CACHE_HIT       ); }
bool fillbuff_hit() { return ( IMU_ICache_Lookup() == IMU_FILLBUFFER_HIT  ); }
bool IMU_FillBuffer_Miss () { return ( IMU_ICache_Lookup() == IMU_FILLBUFFER_MISS ); }
bool icache_miss     () { return ( IMU_ICache_Lookup() == IMU_CACHE_MISS      ); }

void IMU_ICache_Update() {
  // on a miss, insert the current instruction on the instruction cache
  int                          addr = _INSTS[IMU.FillBuffer.index].addr;
  int[0, IMU_WAYS_MAX]         way;
  int[0, IMU_USED_SETS_MAX -1] set   = (addr /  32) % icache_setS_MAX;
  int                          tag   =  addr / (32  * icache_setS_MAX);

  bool found = false;

  way = 0;
  while (!found &amp;&amp; way &lt; IMU_WAYS_MAX)
    if (IMU.ICache.tags[way][set] == -1)
      found = true;
    else ++way; // conditional increment (thus not a for loop)
  if (found) {
    // free slot found
    IMU.ICache.tags[way][set] = tag;

  } else {
    // no free slot found (pseudo round-robin replacement policy)
    way = IMU.ICache.rp_way;
    IMU.ICache.tags[way][set] = tag;
    IMU.ICache.rp_way = (IMU.ICache.rp_way +1) % IMU_WAYS_MAX;
  }
}

void IMU_FillBuffer_Set() {
  int                     addr = _INSTS[IMU.ICache.index].addr;
  int[0, icache_setS_MAX -1] set  = (addr /  32) % icache_setS_MAX;  // TODO: add _USED
  int                     tag  =  addr / (32  * icache_setS_MAX);

  IMU.FillBuffer       = IMU_EMPTY_FILLBUFFER_LINE;
  IMU.FillBuffer.index = IMU.ICache.index;
  IMU.FillBuffer.dword = (addr / 8) % IMU_FILLBUFFER_DWORDS_MAX;
  IMU.FillBuffer.set   = set;
  IMU.FillBuffer.tag   = tag;
}

/* Instruction and Control Unit (InCU): */

void InCU_Init() {
  int i;

  InCU.BTB.top = 0;
  for (i = 0; i &lt; INCU_BTB_MAX; ++i)
    InCU.BTB.buffer[i] = INCU_EMPTY_BTB_ENTRY;

  InCU.PC.index = -1;
  InCU.IBuff.count = 0;
  for (i = 0; i &lt; INCU_IBUFF_MAX; ++i)
    InCU.IBuff.buffer[i] = INCU_EMPTY_IBUFF_ENTRY;  
  InCU.IR = INCU_EMPTY_IR;
}

void SetPC(int index) {
  int  btb_entry = INCU_BTB_MAX;
  bool doBreak;

  InCU.PC        = INCU_EMPTY_PC;
  InCU.PC.index  = index;
  InCU.PC.cycles = _INSTS[InCU.PC.index].cycles;

  if (USE_DYNAMIC_PREDICTION) {
    doBreak = false;
    for (btb_entry = 0; !doBreak &amp;&amp; btb_entry &lt; INCU_BTB_MAX; ++btb_entry)
      if (InCU.BTB.buffer[btb_entry].index == InCU.PC.index) {
        doBreak = true; /* No 'break' keyword in UPPAAL, 'doBreak' emulate a breaking behavior. */
        btb_entry--;    /* We must decrement 'btb_entry' to match the behavior of a real 'break' */
      }

    if (btb_entry != INCU_BTB_MAX) {
      InCU.PC.dynamic_prediction = true;

      if (InCU.BTB.buffer[btb_entry].prediction == INCU_WEAKLY_______TAKEN
      ||  InCU.BTB.buffer[btb_entry].prediction == INCU_STRONGLY_____TAKEN)
        InCU.PC.predict_taken = true;
    }
  }
}

void pc_update() {
  int index;
  int btb_entry;
  bool doBreak;

  index = InCU.PC.index +1;
  if (USE_DYNAMIC_PREDICTION) {
    btb_entry = -1;
    if (InCU.PC.dynamic_prediction 
    &amp;&amp;  InCU.PC.predict_taken) {
      doBreak = false;
      for (btb_entry = 0; !doBreak &amp;&amp; btb_entry &lt; INCU_BTB_MAX; ++btb_entry)
        if (InCU.BTB.buffer[btb_entry].index == InCU.PC.index) {
          doBreak = true; /* No 'break' keyword in UPPAAL, 'doBreak' emulate a breaking behavior. */
          btb_entry--;    /* We must decrement 'btb_entry' to match the behavior of a real 'break' */
        }
    }

  //index = (btb_entry ==        -1 ? InCU.PC.index +1 : InCU.BTB.buffer[btb_entry].target );
    index = (btb_entry ==        -1 ? InCU.PC.index +1 : _INSTS[InCU.PC.index].target );
    index = (index     != _INST_MAX ? index            : _Rets[IndRets[InCU.PC.index]] ); /* bclr case. */
  }

  SetPC(index);
}

bool ibuff_full() {
  return (InCU.IBuff.count == INCU_IBUFF_MAX);
}

void ibuff_update() {
  if (InCU.IR == INCU_EMPTY_IR)      InCU.IR = InCU.PC;
  else InCU.IBuff.buffer[InCU.IBuff.count++] = InCU.PC;
}

InCU_IR_t InCU_IBuff_Pop() {
  InCU_IR_t entry = INCU_EMPTY_IR;

  if (InCU.IBuff.count &gt; 0) {
    entry                = InCU.IBuff.buffer[0];
    InCU.IBuff.buffer[0] = InCU.IBuff.buffer[1];
    InCU.IBuff.buffer[1] = InCU.IBuff.buffer[2];
    InCU.IBuff.buffer[2] = InCU.IBuff.buffer[3];
    InCU.IBuff.buffer[3] = InCU.IBuff.buffer[4];
    InCU.IBuff.buffer[4] = InCU.IBuff.buffer[5];
    InCU.IBuff.buffer[5] = InCU.IBuff.buffer[6];
    InCU.IBuff.buffer[6] = InCU.IBuff.buffer[7];
    InCU.IBuff.buffer[7] = INCU_EMPTY_IBUFF_ENTRY;
    
    InCU.IBuff.count--;
    return entry;
  }

  return entry;
}

bool InCU_IsCompleted() {
  return completed;
}

void InCU_Flush(int pipeline_stage) {
  int i;

  InCU.IBuff.count = 0;
  InCU.PC = INCU_EMPTY_PC;
  for (i = 0; i &lt; INCU_IBUFF_MAX; ++i)
    InCU.IBuff.buffer[i] = INCU_EMPTY_IBUFF_ENTRY;
  InCU.IR = INCU_EMPTY_IR;

  if (pipeline_stage == EUS_PIPELINE_E)
    EUs.pipeline[EUS_PIPELINE_D] = EUS_EMPTY_PIPELINE_STAGE;
}

void InCU_Update() {
  if (InCU.PC.index != IMU.ICache.index)
    return;

  ibuff_update();
  pc_update();
}

void InCU_BTB_Update(int index, int target, bool taken) {
  int i;
  int btb_index = -1;

  for (i = 0; i &lt; INCU_BTB_MAX; ++i)
    if (InCU.BTB.buffer[i].index == index)
      btb_index = i;
    
  if (btb_index != -1) {
    // Fix prediction
    if (taken) {
      InCU.BTB.buffer[btb_index].prediction =  InCU.BTB.buffer[btb_index].prediction +1;
      InCU.BTB.buffer[btb_index].prediction = (InCU.BTB.buffer[btb_index].prediction &gt; INCU_STRONGLY_____TAKEN) ? INCU_STRONGLY_____TAKEN : InCU.BTB.buffer[btb_index].prediction;
      /* if (target != InCU.BTB.buffer[btb_index].target) {
        InCU.BTB.buffer[btb_index].target = target;
        InCU_Flush(EUS_PIPELINE_E);
        SetPC(target);
      } */
      if (_INSTS[index].target == _INST_MAX
      &amp;&amp;  target != _Rets[IndRets[index]]) {
        _Rets[IndRets[index]] = target;
        InCU_Flush(EUS_PIPELINE_E);
        SetPC(target);
      }
    } else {
      InCU.BTB.buffer[btb_index].prediction =  InCU.BTB.buffer[btb_index].prediction -1;
      InCU.BTB.buffer[btb_index].prediction = (InCU.BTB.buffer[btb_index].prediction &lt; INCU_STRONGLY_NOT_TAKEN) ? INCU_STRONGLY_NOT_TAKEN : InCU.BTB.buffer[btb_index].prediction;
    }

  } else {
    /* "On initial allocation of an entry to the BTB for a taken branch,
     *  the counter is Initd to the weakly-taken state."
     *  (cf. e200z4 manual, p. 4-7) */
    if (taken) { // Insert (FIFO)
      InCU_BTB_Entry_t new_entry = {index, /*target,*/ INCU_WEAKLY_______TAKEN};

      InCU.BTB.buffer[InCU.BTB.top] = new_entry;
      InCU.BTB.top = (InCU.BTB.top +1) % INCU_BTB_MAX;
      if (_INSTS[index].target == _INST_MAX)
        _Rets[IndRets[index]] = target;
    }
  }
}

/* Execution Units (EUs): */

void EUs_Init() {
  int i;

  for (i = 0; i &lt; EUS_PIPELINE_MAX; ++i)
    EUs.pipeline[i] = EUS_EMPTY_PIPELINE_STAGE;
}

bool InE(int index) {
  bool do_stall = true;

  if (EUs.pipeline[EUS_PIPELINE_D].index == index
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_E] == EUS_EMPTY_PIPELINE_STAGE)
    do_stall = false;

  if (EUs.pipeline[EUS_PIPELINE_D].index == index
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_E] != EUS_EMPTY_PIPELINE_STAGE
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_E].cycles == 0
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_M] == EUS_EMPTY_PIPELINE_STAGE)
    do_stall = false;

  if (EUs.pipeline[EUS_PIPELINE_D].index == index
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_E] != EUS_EMPTY_PIPELINE_STAGE
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_E].cycles == 0
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_M] != EUS_EMPTY_PIPELINE_STAGE
  &amp;&amp; !SRAM.executing)
    do_stall = false;

  return !do_stall;
}

bool EUs_IsCompleted() {
  return (completed
       &amp;&amp; InCU.IR                      == INCU_EMPTY_IR
       &amp;&amp; EUs.pipeline[EUS_PIPELINE_D] == EUS_EMPTY_PIPELINE_STAGE
       &amp;&amp; EUs.pipeline[EUS_PIPELINE_E] == EUS_EMPTY_PIPELINE_STAGE
       &amp;&amp; EUs.pipeline[EUS_PIPELINE_M] == EUS_EMPTY_PIPELINE_STAGE
       &amp;&amp; EUs.pipeline[EUS_PIPELINE_W] == EUS_EMPTY_PIPELINE_STAGE);
}

bool EUs_D_DoStall() { return                                                              EUs.pipeline[EUS_PIPELINE_D] != EUS_EMPTY_PIPELINE_STAGE; }
bool EUs_E_DoStall() { return                   EUs.pipeline[EUS_PIPELINE_E].cycles &gt; 0 || EUs.pipeline[EUS_PIPELINE_E] != EUS_EMPTY_PIPELINE_STAGE; }
bool EUs_M_DoStall() { return SRAM.executing || EUs.pipeline[EUS_PIPELINE_E].cycles &gt; 0 || EUs.pipeline[EUS_PIPELINE_M] != EUS_EMPTY_PIPELINE_STAGE; }
bool EUs_W_DoStall() { return SRAM.executing; }

void pipeline_update() {
  bool do_stall = false;
  int[0, _INST_MAX] target;
  
  // Execute W (if doesn't stall):
  EUs.pipeline[EUS_PIPELINE_W] = EUS_EMPTY_PIPELINE_STAGE;
  if (!EUs_W_DoStall()) {
    EUs.pipeline[EUS_PIPELINE_W] = EUs.pipeline[EUS_PIPELINE_M];
    EUs.pipeline[EUS_PIPELINE_M] = EUS_EMPTY_PIPELINE_STAGE;
  }

  // Execute M (if doesn't stall):
  if (!EUs_M_DoStall()) {
    EUs.pipeline[EUS_PIPELINE_M] = EUs.pipeline[EUS_PIPELINE_E];
    EUs.pipeline[EUS_PIPELINE_E] = EUS_EMPTY_PIPELINE_STAGE;
  }

  /* Don't move inst in D to E if there are
   * data dependencies between D and M:
   */
  if (EUs.pipeline[EUS_PIPELINE_D] != EUS_EMPTY_PIPELINE_STAGE
   &amp;&amp; EUs.pipeline[EUS_PIPELINE_E] == EUS_EMPTY_PIPELINE_STAGE
   &amp;&amp; EUs.pipeline[EUS_PIPELINE_M] != EUS_EMPTY_PIPELINE_STAGE
   &amp;&amp; _INSTS[EUs.pipeline[EUS_PIPELINE_M].index].do_memory) {
    int i;
    _Inst_t inD = _INSTS[EUs.pipeline[EUS_PIPELINE_D].index];
    _Inst_t inM = _INSTS[EUs.pipeline[EUS_PIPELINE_M].index];

    for (i = 0; i &lt; _REGS_MAX; ++i)
      if (inM.write_regs[i] &amp; inD.read_regs[i])
        do_stall = true;
  }

  // Execute E (if doesn't stall):
  if (!EUs_E_DoStall() &amp;&amp; !do_stall) {
    EUs.pipeline[EUS_PIPELINE_E] = EUs.pipeline[EUS_PIPELINE_D];
    EUs.pipeline[EUS_PIPELINE_D] = EUS_EMPTY_PIPELINE_STAGE;
  }

  if (EUs.pipeline[EUS_PIPELINE_E] != EUS_EMPTY_PIPELINE_STAGE
  &amp;&amp;  EUs.pipeline[EUS_PIPELINE_E].cycles &gt; 0)
    EUs.pipeline[EUS_PIPELINE_E].cycles--;


  // Execute D (if doesn't stall):
  if (!EUs_D_DoStall()) {
    EUs.pipeline[EUS_PIPELINE_D] = InCU.IR;
    InCU.IR = InCU_IBuff_Pop();

    // inst. in D is a backward branch then statically predict taken
    if (EUs.pipeline[EUS_PIPELINE_D] != EUS_EMPTY_PIPELINE_STAGE
    &amp;&amp;  _INSTS[EUs.pipeline[EUS_PIPELINE_D].index].do_branch
    &amp;&amp; !EUs.pipeline[EUS_PIPELINE_D].dynamic_prediction) {

      target = _INSTS[EUs.pipeline[EUS_PIPELINE_D].index].target;
      target = (target == _INST_MAX ? _Stack_Top() : target); /* Check for bclr case. */
      if (target &lt; EUs.pipeline[EUS_PIPELINE_D].index) {
        EUs.pipeline[EUS_PIPELINE_D].predict_taken = true;
        InCU_Flush(EUS_PIPELINE_D); // TODO: check wether it should be done or not
        SetPC(target);
      }
    }
  }
}

/* Binary: */

const int XER_CA = 1;
const int XER_OV = 2;
const int XER_SO = 3;

const int  CR_SO = 3;
const int  CR_EQ = 2;
const int  CR_GT = 1;
const int  CR_LT = 0;

bool     getBit  ( sint32_t  field ,             uint5_t i             ) { return (((field &gt;&gt; i) % 2) == 1); }
sint32_t getBits ( sint32_t  field , uint5_t j , uint5_t i             ) { return ((field &gt;&gt; (32 -i)) &amp; (2^(j +1) -1)); }
void     setBit  ( sint32_t &amp;field ,             uint5_t i , uint1_t b ) { field |= (b &lt;&lt; i); }
void     setBits ( sint32_t &amp;field , uint5_t j , uint5_t i , uint1_t b ) { int[0,32] x = i; while (x &lt;= j) setBit (field, x++, b); }

sint32_t NOT  ( sint32_t field ) { int i; for (i = 0; i &lt; 32; ++i) field ^= (1 &lt;&lt; i); return field; }
sint32_t CLZ  ( sint32_t field ) { int n; for (n = 31; n &gt;= 0 &amp;&amp; !getBit(field, n); --n); return 32 - (n +1); }
sint32_t EXTS ( sint32_t field, uint5_t sign_bit ) { setBits (field, 31, sign_bit, getBit(field, sign_bit)); return field; }
sint32_t ROTL ( sint32_t field, uint5_t n ) { sint32_t shl = (field &lt;&lt; n); sint32_t shr = (field &gt;&gt; (32 - n)); return (shl | shr); }
sint32_t MASK ( uint5_t  me, uint5_t  mb ) { sint32_t field; if (me &gt;= mb) { setBits (field, 31, 0, 0); setBits (field, me   , mb   , 1); }
                                                             else          { setBits (field, 31, 0, 1); setBits (field, mb -1, me +1, 0); } return field; }

uint4_t  getCRn  ( uint3_t crfD                             ) { return CR[IndCR[crfD]]; }
sint32_t getCTR  (                                          ) { return CTR;             }
uint4_t  getXER  (                                          ) { return XER;             }
uint1_t  getCRni ( uint3_t crfD , uint2_t i                 ) { return (CR[IndCR[crfD]] &gt;&gt; i) % 2; }
uint1_t  getXERi (                uint2_t i                 ) { return (XER             &gt;&gt; i) % 2; }

void     setCRn  ( uint3_t crfD ,             uint4_t  bbbb ) { CR[IndCR[crfD]] = bbbb; }
void     setCTR  (                            sint32_t word ) { CTR             = word; }
void     setXER  (                            uint4_t  bbbb ) { XER             = bbbb; }
void     setCRni ( uint3_t crfD , uint2_t i , uint1_t  b    ) { uint4_t bbbb = getCRn(crfD); bbbb = ( b ? (bbbb | (1 &lt;&lt; i)) : (bbbb &amp; NOT(1 &lt;&lt; i)) ); setCRn(crfD, bbbb); }
void     setXERi (                uint2_t i , uint1_t  b    ) { uint4_t bbbb = getXER(    ); bbbb = ( b ? (bbbb | (1 &lt;&lt; i)) : (bbbb &amp; NOT(1 &lt;&lt; i)) ); setXER(      bbbb); }

void to_MEM  ( sint32_t addr, uint5_t size, sint32_t blob ) {
  int[0,4] i;
  int[0, _BSS_MAX] bss_index;

  if (addr &gt;= _BSS_ADDR
  &amp;&amp;  addr &lt;  _BSS_ADDR + _BSS_MAX) { /* if in .bss section */
    bss_index = addr - _BSS_ADDR;
    for (i = 0; i &lt; size; ++i) {
      _BSS[bss_index + i] = EXTS((blob &gt;&gt; (size - i -1) * 8) &amp; 255, 7);
    }
  }
}

sint32_t from_MEM  ( sint32_t addr, uint5_t size ) {
  int[0,4] i;
  int[0, _DATA_MAX] data_index;
  int[0, _BSS_MAX] bss_index;
  sint32_t blob = 0;

  if (addr &gt;= _DATA_ADDR
  &amp;&amp;  addr &lt;  _DATA_ADDR + _DATA_MAX) { /* if in .data section */
    data_index = addr - _DATA_ADDR;
    for (i = 0; i &lt; size; ++i)
      blob |= (_DATA[data_index + i] &lt;&lt; ((size - i -1) * 8));
  }

  if (addr &gt;= _BSS_ADDR
  &amp;&amp;  addr &lt;  _BSS_ADDR + _BSS_MAX) { /* if in .bss section */
    bss_index = addr - _BSS_ADDR;
    for (i = 0; i &lt; size; ++i)
      blob |= (_BSS[bss_index + i] &lt;&lt; ((size - i -1) * 8));
  }

  return blob;
}

bool  z () { return ((CTR -1) == 0);    }
bool nz () { return !z();               }

bool eq ( uint3_t crfD ) { return getBit(getCRn(crfD), CR_EQ); }
bool gt ( uint3_t crfD ) { return getBit(getCRn(crfD), CR_GT); }
bool lt ( uint3_t crfD ) { return getBit(getCRn(crfD), CR_LT); }
bool ne ( uint3_t crfD ) { return !eq(crfD);                   }
bool le ( uint3_t crfD ) { return !gt(crfD);                   }
bool ge ( uint3_t crfD ) { return !lt(crfD);                   }

const int OP_ADD   =  0;
const int OP_AND   =  1;
const int OP_BR    =  2;
const int OP_CMP   =  3;
const int OP_CLZ   =  4;
const int OP_DIV   =  5;
const int OP_EQV   =  6;
const int OP_EXT   =  7;
const int OP_LOAD  =  8;
const int OP_MUL   =  9;
const int OP_NAND  = 10;
const int OP_NEG   = 11;
const int OP_NOR   = 12;
const int OP_OR    = 13;
const int OP_ROTL  = 14;
const int OP_SHL   = 15;
const int OP_SHR   = 16;
const int OP_STORE = 17;
const int OP_SUB   = 18;
const int OP_XOR   = 19;

const int ARG_NONE = 0;
const int ARG_REG  = 1;
const int ARG_SIMM = 2;
const int ARG_UIMM = 3;

const int QUAL_NONE             =  0;
const int QUAL_ALGEBRAIC        =  1;
const int QUAL_ANDMASK          =  2;
const int QUAL_COMPLEMENT       =  3;
const int QUAL_EXTEND           =  4;
const int QUAL_EXTEND_MINUS_ONE =  5;
const int QUAL_EXTEND_ZERO      =  6;
const int QUAL_INDEX            =  7;
const int QUAL_LOGICAL          =  8;
const int QUAL_MASKINSERT       =  9;
const int QUAL_MSB              = 10;
const int QUAL_REVERSE          = 11;
const int QUAL_SHIFT            = 12;
const int QUAL_TOCTR            = 13;
const int QUAL_TOLR             = 14;
const int QUAL_UNSIGNED         = 15;
const int QUAL_UPDATE           = 16;

const int SIZE_NONE     = 0;
const int SIZE_BYTE     = 1; 
const int SIZE_HALFWORD = 2;
const int SIZE_WORD     = 4;

// Arithmetic instructions:

void _ARITHM( int op, int arg, int qual, bool carries , uint5_t rD, uint5_t rA, uint5_t rB, sint16_t SIMM, uint1_t OE, uint1_t Rc ) {
  sint32_t rA_sval = GPRS[rA], rB_sval = GPRS[rB], rD_sval;
//uint32_t rA_uval = GPRS[rA], rB_uval = GPRS[rB]; // TODO: fix

  uint1_t CA = getXERi(XER_CA);
  if ( op == OP_ADD ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE             ) { GPRS[rD] =  rA_sval + ( rB_sval &lt;&lt;  0 )       ; }
                                                 if ( qual == QUAL_EXTEND           ) { GPRS[rD] =  rA_sval + ( rB_sval &lt;&lt;  0 )  + CA ; }
                                                 if ( qual == QUAL_SHIFT            ) { GPRS[rD] =  rA_sval + ( rB_sval &lt;&lt; 16 )       ; }
                                                 if ( qual == QUAL_NONE             ) { GPRS[rD] =  rA_sval + ( rB_sval &lt;&lt;  0 )       ; } }

                        if ( arg == ARG_SIMM ) { rA_sval = (carries || (rA != 0) ? rA_sval : 0);
                                                 if ( qual == QUAL_NONE             ) { GPRS[rD] =  rA_sval + ( SIMM     &lt;&lt;  0 )      ; }
                                                 if ( qual == QUAL_SHIFT            ) { GPRS[rD] =  rA_sval + ( SIMM     &lt;&lt; 16 )      ; } }
                        if ( arg == ARG_NONE ) { if ( qual == QUAL_EXTEND_MINUS_ONE ) { GPRS[rD] =  rA_sval - ( 1        &lt;&lt;  0 ) + CA ; }
                                                 if ( qual == QUAL_EXTEND_ZERO      ) { GPRS[rD] =  rA_sval                      + CA ; } }
                        if ( carries         ) { setXERi (XER_CA, false)                                                              ; } } /* Always false as UPPAAL disallow overflowing. */

  if ( op == OP_SUB ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE             ) { GPRS[rD] = -rA_sval + ( rB_sval &lt;&lt;  0 )       ; }
                                                 if ( qual == QUAL_EXTEND           ) { GPRS[rD] = -rA_sval + ( rB_sval &lt;&lt;  0 )  + CA ; }
                                                 if ( qual == QUAL_SHIFT            ) { GPRS[rD] = -rA_sval + ( rB_sval &lt;&lt; 16 )       ; }
                                                 if ( qual == QUAL_NONE             ) { GPRS[rD] = -rA_sval + ( rB_sval &lt;&lt;  0 )       ; } }
                        if ( arg == ARG_SIMM ) { if ( qual == QUAL_NONE             ) { GPRS[rD] = -rA_sval + ( SIMM     &lt;&lt;  0 )      ; }
                                                 if ( qual == QUAL_SHIFT            ) { GPRS[rD] = -rA_sval + ( SIMM     &lt;&lt; 16 )      ; } }
                        if ( arg == ARG_NONE ) { if ( qual == QUAL_EXTEND_MINUS_ONE ) { GPRS[rD] = -rA_sval - ( 1        &lt;&lt;  0 ) + CA ; }
                                                 if ( qual == QUAL_EXTEND_ZERO      ) { GPRS[rD] = -rA_sval                      + CA ; } }
                        if ( carries         ) { setXERi (XER_CA, false)                                                              ; } } /* Always false as UPPAAL disallow overflowing. */

  if ( op == OP_DIV ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE             ) { GPRS[rD] =  rA_sval /   rB_sval               ; }  
                                                 if ( qual == QUAL_UNSIGNED         ) { GPRS[rD] =  rA_sval /   rB_sval               ; } } } // TODO: set back to rA_uval

  if ( op == OP_MUL ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE             ) { GPRS[rD] =  rA_sval *   rB_sval               ; } }   // TODO: 64-bit multiplication; store the 32 LSB in rD
                        if ( arg == ARG_SIMM ) { if ( qual == QUAL_NONE             ) { GPRS[rD] =  rA_sval *   SIMM                  ; } }   // TODO: 64-bit multiplication; store the 32 LSB in rD
                                                 if ( qual == QUAL_MSB              ) { GPRS[rD] =  rA_sval *   rB_sval               ; }   } // TODO: 64-bit multiplication; store the 32 MSB in rD

  rD_sval = GPRS[rD];
  if ( OE ) { setXERi (     XER_OV, false                        );   /* Always false as UPPAAL disallow overflowing. */
              setXERi (     XER_SO, getBit (XER, XER_OV)         ); }
  if ( Rc ) { setCRni (cr0,  CR_SO, getBit (XER, XER_SO)         );
              setCRni (cr0,  CR_EQ, (rD_sval == 0 ? true : false));
              setCRni (cr0,  CR_GT, (rD_sval &gt;  0 ? true : false));
              setCRni (cr0,  CR_LT, (rD_sval &lt;  0 ? true : false)); }
}

void add      ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , false , false ); }
void _add_     ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , false , true  ); }
void _addo     ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , true  , false ); }
void _addo_    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , true  , true  ); }
void _addc     ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , true  , rD ,  rA , rB , 0    , false , false ); }
void _addc_    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , true  , rD ,  rA , rB , 0    , false , true  ); }
void _addco    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , true  , rD ,  rA , rB , 0    , true  , false ); }
void _addco_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_NONE             , true  , rD ,  rA , rB , 0    , true  , true  ); }
void _adde     ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_EXTEND           , false , rD ,  rA , rB , 0    , false , false ); }
void _adde_    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_EXTEND           , false , rD ,  rA , rB , 0    , false , true  ); }
void _addeo    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_EXTEND           , false , rD ,  rA , rB , 0    , true  , false ); }
void _addeo_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_ADD , ARG_REG  , QUAL_EXTEND           , false , rD ,  rA , rB , 0    , true  , true  ); }
void _addi     ( uint5_t rD , uint5_t rA  , sint16_t SIMM ) { _ARITHM( OP_ADD , ARG_SIMM , QUAL_NONE             , false , rD ,  rA , 0  , SIMM , false , false ); }
void _addic    ( uint5_t rD , uint5_t rA  , sint16_t SIMM ) { _ARITHM( OP_ADD , ARG_SIMM , QUAL_NONE             , true  , rD ,  rA , 0  , SIMM , false , false ); }
void _addic_   ( uint5_t rD , uint5_t rA  , sint16_t SIMM ) { _ARITHM( OP_ADD , ARG_SIMM , QUAL_NONE             , true  , rD ,  rA , 0  , SIMM , false , true  ); }
void _addis    ( uint5_t rD , uint5_t rA  , sint16_t SIMM ) { _ARITHM( OP_ADD , ARG_SIMM , QUAL_SHIFT            , false , rD ,  rA , 0  , SIMM , false , false ); }
void _addme    ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD ,  rA , 0  , 0    , false , false ); }
void _addme_   ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD ,  rA , 0  , 0    , false , true  ); }
void _addmeo   ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD ,  rA , 0  , 0    , true  , false ); }
void _addmeo_  ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD ,  rA , 0  , 0    , true  , true  ); }
void _addze    ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD ,  rA , 0  , 0    , false , false ); }
void _addze_   ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD ,  rA , 0  , 0    , false , true  ); }
void _addzeo   ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD ,  rA , 0  , 0    , true  , false ); }
void _addzeo_  ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_ADD , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD ,  rA , 0  , 0    , true  , true  ); }

void _subf     ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , false , rD , rA , rB , 0    , false , false ); }
void _subf_    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , false , rD , rA , rB , 0    , false , true  ); }
void _subfo    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , false , rD , rA , rB , 0    , true  , false ); }
void _subfo_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , false , rD , rA , rB , 0    , true  , true  ); }
void _subfc    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , true  , rD , rA , rB , 0    , false , false ); }
void _subfc_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , true  , rD , rA , rB , 0    , false , true  ); }
void _subfco   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , true  , rD , rA , rB , 0    , true  , false ); }
void _subfco_  ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_NONE             , true  , rD , rA , rB , 0    , true  , true  ); }
void _subfe    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_EXTEND           , false , rD , rA , rB , 0    , false , false ); }
void _subfe_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_EXTEND           , false , rD , rA , rB , 0    , false , true  ); }
void _subfeo   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_EXTEND           , false , rD , rA , rB , 0    , true  , false ); }
void _subfeo_  ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_SUB , ARG_REG  , QUAL_EXTEND           , false , rD , rA , rB , 0    , true  , true  ); }
void _subfic   ( uint5_t rD , uint5_t rA  , sint16_t SIMM ) { _ARITHM( OP_SUB , ARG_SIMM , QUAL_NONE             , true  , rD , rA , 0  , SIMM , false , false ); }
void _subfme   ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD , rA , 0  , 0    , false , false ); }
void _subfme_  ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD , rA , 0  , 0    , false , true  ); }
void _subfmeo  ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD , rA , 0  , 0    , true  , false ); }
void _subfmeo_ ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_MINUS_ONE , false , rD , rA , 0  , 0    , true  , true  ); }
void _subfze   ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD , rA , 0  , 0    , false , false ); }
void _subfze_  ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD , rA , 0  , 0    , false , true  ); }
void _subfzeo  ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD , rA , 0  , 0    , true  , false ); }
void _subfzeo_ ( uint5_t rD , uint5_t rA                  ) { _ARITHM( OP_SUB , ARG_NONE , QUAL_EXTEND_ZERO      , false , rD , rA , 0  , 0    , true  , true  ); }

void _divw     ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , false , false ); }
void _divw_    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , false , true  ); }
void _divwo    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , true  , false ); }
void _divwo_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , true  , true  ); }
void _divwu    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_UNSIGNED         , false , rD ,  rA , rB , 0    , false , false ); }
void _divwu_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_UNSIGNED         , false , rD ,  rA , rB , 0    , false , true  ); }
void _divwuo   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_UNSIGNED         , false , rD ,  rA , rB , 0    , true  , false ); }
void _divwuo_  ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_DIV , ARG_REG  , QUAL_UNSIGNED         , false , rD ,  rA , rB , 0    , true  , true  ); }

void _mullw    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , false , false ); }
void _mullw_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , false , true  ); }
void _mullwo   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , true  , false ); }
void _mullwo_  ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_NONE             , false , rD ,  rA , rB , 0    , true  , true  ); }
void _mulli    ( uint5_t rD , uint5_t rA  , sint16_t SIMM ) { _ARITHM( OP_MUL , ARG_SIMM , QUAL_NONE             , false , rD ,  rA , 0  , SIMM , false , false ); }
void _mulhw    ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_MSB              , false , rD ,  rA , rB , 0    , false , false ); }
void _mulhw_   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_MSB              , false , rD ,  rA , rB , 0    , false , true  ); }
void _mulhwu   ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_MSB              , false , rD ,  rA , rB , 0    , false , false ); }
void _mulhwu_  ( uint5_t rD , uint5_t rA  , uint5_t  rB   ) { _ARITHM( OP_MUL , ARG_REG  , QUAL_MSB              , false , rD ,  rA , rB , 0    , false , true  ); }

void li       ( uint5_t rD ,               sint16_t SIMM ) { _addi    ( rD,  0,  SIMM ); }
void lis      ( uint5_t rD ,               sint16_t SIMM ) { _addis   ( rD,  0,  SIMM ); }
void _la       ( uint5_t rD , sint16_t d  , uint5_t  rA   ) { _addi    ( rD, rA,  d    ); }
void _sub      ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subf    ( rD, rB,  rA   ); }
void _sub_     ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subf_   ( rD, rB,  rA   ); }
void _subo     ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subfo   ( rD, rB,  rA   ); }
void _subo_    ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subfo_  ( rD, rB,  rA   ); }
void _subc     ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subfc   ( rD, rB,  rA   ); }
void _subc_    ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subfc_  ( rD, rB,  rA   ); }
void _subco    ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subfco  ( rD, rB,  rA   ); }
void _subco_   ( uint5_t rD , uint5_t  rA , uint5_t  rB   ) { _subfco_ ( rD, rB,  rA   ); }
void _subi     ( uint5_t rD , uint5_t  rA , sint16_t SIMM ) { _addi    ( rD, rA, -SIMM ); }
void _subis    ( uint5_t rD , uint5_t  rA , sint16_t SIMM ) { _addis   ( rD, rA, -SIMM ); }
void _subic    ( uint5_t rD , uint5_t  rA , sint16_t SIMM ) { _addic   ( rD, rA, -SIMM ); }
void _subic_   ( uint5_t rD , uint5_t  rA , sint16_t SIMM ) { _addic_  ( rD, rA, -SIMM ); }

// Compare instructions:

void _COMPARE( int op, int arg, int qual, uint3_t crfD, uint5_t rA, uint5_t rB, sint32_t IMM ) {
  sint32_t rA_sval = GPRS[rA], rB_sval = GPRS[rB];
//uint32_t rA_uval = GPRS[rA], rB_uval = GPRS[rB];
  sint16_t SIMM = (arg == ARG_SIMM ? IMM : 0);
  uint16_t UIMM = (arg == ARG_UIMM ? IMM : 0);

  sint32_t a;
  sint32_t b;
  uint4_t  c;
  if ( op == OP_CMP ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE    ) { a = rA_sval; b =     ( rB_sval      ); }
                                                 if ( qual == QUAL_LOGICAL ) { a = rA_sval; b =     ( rB_sval      ); } }   // TODO: set back to rA_uval
                        if ( arg == ARG_SIMM ) { if ( qual == QUAL_NONE    ) { a = rA_sval; b = EXTS( SIMM    , 15 ); } }
                        if ( arg == ARG_UIMM ) { if ( qual == QUAL_LOGICAL ) { a = rA_sval; b =     ( UIMM         ); } } } // TODO: set back to rA_uval

       if ( a &lt; b ) { c = (1 &lt;&lt; CR_LT); } // TODO: does it perform an "unsigned evaluation" if a and b are unsigned?
  else if ( a &gt; b ) { c = (1 &lt;&lt; CR_GT); }
  else              { c = (1 &lt;&lt; CR_EQ); }

  c |= getXERi(XER_SO);
  setCRn (crfD, c);
}

void _cmp    ( uint3_t crfD , uint5_t rA , uint5_t  rB   ) { _COMPARE( OP_CMP , ARG_REG  , QUAL_NONE    , crfD , rA , rB , 0    ); }
void _cmpl   ( uint3_t crfD , uint5_t rA , uint5_t  rB   ) { _COMPARE( OP_CMP , ARG_REG  , QUAL_LOGICAL , crfD , rA , rB , 0    ); }
void _cmpi   ( uint3_t crfD , uint5_t rA , sint16_t SIMM ) { _COMPARE( OP_CMP , ARG_SIMM , QUAL_NONE    , crfD , rA , 0  , SIMM ); }
void _cmpli  ( uint3_t crfD , uint5_t rA , uint16_t UIMM ) { _COMPARE( OP_CMP , ARG_UIMM , QUAL_LOGICAL , crfD , rA , 0  , UIMM ); }

void _cmpw   ( uint3_t crfD , uint5_t rA , uint5_t  rB   ) { _cmp   ( crfD, rA, rB   ); }
void _cmpwi  ( uint3_t crfD , uint5_t rA , sint16_t SIMM ) { _cmpi  ( crfD, rA, SIMM ); }
void _cmplw  ( uint3_t crfD , uint5_t rA , uint5_t  rB   ) { _cmpl  ( crfD, rA, rB   ); }
void _cmplwi ( uint3_t crfD , uint5_t rA , uint16_t UIMM ) { _cmpli ( crfD, rA, UIMM ); }

// Logical instructions:

void _LOGICAL( int op, int arg, int qual, int size, uint5_t rA, uint5_t rS, uint5_t rB, uint16_t UIMM, uint1_t OE, uint1_t Rc ) {
  sint32_t rA_sval;
  sint32_t rS_uval = GPRS[rS], rB_uval = GPRS[rB];
  /* Using a signed type (sint32_t) for usigned variables (rX_uval)
   * because the value 0xffffffff can't be represented in UPPAAL as
   * an unsigned value (max. unsigned value in UPPAAL is 0x7fffffff).
   * It us not a problem since we don't make any algebraic operation
   * but only bitwise operations.
   */

  uint5_t n        = 31;
  uint5_t sign_bit = (size == SIZE_BYTE ? 7 : 15);
  uint1_t S        = getBit (rS_uval, sign_bit);
  if ( op == OP_AND  ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE       ) { GPRS[rA] =    ( rS_uval &amp;    ( rB_uval &lt;&lt;  0 ) ); }
                                                  if ( qual == QUAL_COMPLEMENT ) { GPRS[rA] =    ( rS_uval &amp; NOT( rB_uval &lt;&lt;  0 ) ); } }
                         if ( arg == ARG_UIMM ) { if ( qual == QUAL_NONE       ) { GPRS[rA] =    ( rS_uval &amp;    ( UIMM    &lt;&lt;  0 ) ); }
                                                  if ( qual == QUAL_SHIFT      ) { GPRS[rA] =    ( rS_uval &amp;    ( UIMM    &lt;&lt; 16 ) ); } } }
  if ( op == OP_CLZ  ) { if ( arg == ARG_NONE ) { if ( qual == QUAL_NONE       ) { GPRS[rA] = CLZ( rS_uval                        ); } } }
  if ( op == OP_EQV  ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE       ) { GPRS[rA] = NOT( rS_uval ^    ( rB_uval &lt;&lt;  0 ) ); } } }
  if ( op == OP_EXT  ) { if ( arg == ARG_NONE ) { if ( size == SIZE_BYTE       ) { GPRS[rA] =    ( rS_uval &amp;    (   255   &lt;&lt;  0 ) ); }
                                                  if ( size == SIZE_HALFWORD   ) { GPRS[rA] =    ( rS_uval &amp;    ( 65535   &lt;&lt;  0 ) ); }
                                                  setBits (GPRS[rA], 31, sign_bit, S)                                                ;   } }

  if ( op == OP_NAND ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE       ) { GPRS[rA] = NOT( rS_uval &amp;    ( rB_uval &lt;&lt;  0 ) ); } } }
  if ( op == OP_NEG  ) { if ( arg == ARG_NONE ) { if ( qual == QUAL_NONE       ) { GPRS[rA] = NOT( rS_uval                        ); } } }
  if ( op == OP_NOR  ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE       ) { GPRS[rA] = NOT( rS_uval |    ( rB_uval &lt;&lt;  0 ) ); } } }
  if ( op == OP_OR   ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE       ) { GPRS[rA] =    ( rS_uval |    ( rB_uval &lt;&lt;  0 ) ); }
                                                  if ( qual == QUAL_COMPLEMENT ) { GPRS[rA] =    ( rS_uval | NOT( rB_uval &lt;&lt;  0 ) ); } }
                         if ( arg == ARG_UIMM ) { if ( qual == QUAL_NONE       ) { GPRS[rA] =    ( rS_uval |    ( UIMM    &lt;&lt;  0 ) ); } }
                                                  if ( qual == QUAL_SHIFT      ) { GPRS[rA] =    ( rS_uval |    ( rB_uval &lt;&lt; 16 ) ); }   }
  if ( op == OP_XOR  ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_NONE       ) { GPRS[rA] =    ( rS_uval ^    ( rB_uval &lt;&lt;  0 ) ); } }
                         if ( arg == ARG_UIMM ) { if ( qual == QUAL_NONE       ) { GPRS[rA] =    ( rS_uval ^    ( rB_uval &lt;&lt;  0 ) ); }
                                                  if ( qual == QUAL_SHIFT      ) { GPRS[rA] =    ( rS_uval ^    ( rB_uval &lt;&lt; 16 ) ); } } }

  rA_sval = GPRS[rA]; // TODO: consider as unsigned?
  if ( OE ) { setXERi (     XER_OV, false                        );   /* Always false as UPPAAL disallow overflowing. */
              setXERi (     XER_SO, getBit (XER, XER_OV)         ); }
  if ( Rc ) { setCRni (cr0,  CR_SO, getBit (XER, XER_SO)         );
              setCRni (cr0,  CR_EQ, (rA_sval == 0 ? true : false));
              setCRni (cr0,  CR_GT, (rA_sval &gt;  0 ? true : false));
              setCRni (cr0,  CR_LT, (rA_sval &lt;  0 ? true : false)); }
}

void _and     ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_AND  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _and_    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_AND  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void _andc    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_AND  , ARG_REG  , QUAL_COMPLEMENT , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _andc_   ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_AND  , ARG_REG  , QUAL_COMPLEMENT , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void _andi_   ( uint5_t rA , uint5_t rS , uint16_t UIMM ) { _LOGICAL( OP_AND  , ARG_UIMM , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , UIMM , false , true  ); }
void _andis_  ( uint5_t rA , uint5_t rS , uint16_t UIMM ) { _LOGICAL( OP_AND  , ARG_UIMM , QUAL_SHIFT      , SIZE_NONE     , rA , rS , 0  , UIMM , false , true  ); }

void _cntlzw  ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_CLZ  , ARG_NONE , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , 0    , false , false ); }
void _cntlzw_ ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_CLZ  , ARG_NONE , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , 0    , false , true  ); }
void _eqv     ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_EQV  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _eqv_    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_EQV  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void _extsb   ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_EXT  , ARG_NONE , QUAL_NONE       , SIZE_BYTE     , rA , rS , 0  , 0    , false , false ); }
void _extsb_  ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_EXT  , ARG_NONE , QUAL_NONE       , SIZE_BYTE     , rA , rS , 0  , 0    , false , true  ); }
void _extsh   ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_EXT  , ARG_NONE , QUAL_NONE       , SIZE_HALFWORD , rA , rS , 0  , 0    , false , false ); }
void _extsh_  ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_EXT  , ARG_NONE , QUAL_NONE       , SIZE_HALFWORD , rA , rS , 0  , 0    , false , true  ); }

void _nand    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_NAND , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _nand_   ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_NAND , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void _neg     ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_NEG  , ARG_NONE , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , 0    , false , false ); }
void _neg_    ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_NEG  , ARG_NONE , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , 0    , false , true  ); }
void _nego    ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_NEG  , ARG_NONE , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , 0    , true  , false ); }
void _nego_   ( uint5_t rA , uint5_t rS                 ) { _LOGICAL( OP_NEG  , ARG_NONE , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , 0    , true  , true  ); }
void _nor     ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_NOR  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _nor_    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_NOR  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }

void _or      ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_OR   , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _or_     ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_OR   , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void _orc     ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_OR   , ARG_REG  , QUAL_COMPLEMENT , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _orc_    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_OR   , ARG_REG  , QUAL_COMPLEMENT , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void ori     ( uint5_t rA , uint5_t rS , uint16_t UIMM ) { _LOGICAL( OP_OR   , ARG_UIMM , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , UIMM , false , false ); }
void _oris    ( uint5_t rA , uint5_t rS , uint16_t UIMM ) { _LOGICAL( OP_OR   , ARG_UIMM , QUAL_SHIFT      , SIZE_NONE     , rA , rS , 0  , UIMM , false , false ); }
void _xor     ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_XOR  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , false ); }
void _xor_    ( uint5_t rA , uint5_t rS , uint5_t  rB   ) { _LOGICAL( OP_XOR  , ARG_REG  , QUAL_NONE       , SIZE_NONE     , rA , rS , rB , 0    , false , true  ); }
void _xori    ( uint5_t rA , uint5_t rS , uint16_t UIMM ) { _LOGICAL( OP_XOR  , ARG_UIMM , QUAL_NONE       , SIZE_NONE     , rA , rS , 0  , UIMM , false , false ); }
void _xoris   ( uint5_t rA , uint5_t rS , uint16_t UIMM ) { _LOGICAL( OP_XOR  , ARG_UIMM , QUAL_SHIFT      , SIZE_NONE     , rA , rS , 0  , UIMM , false , false ); }

void _not     ( uint5_t rA , uint5_t rS                 ) { _nor  ( rA, rS, rS ); }
void _not_    ( uint5_t rA , uint5_t rS                 ) { _nor_ ( rA, rS, rS ); }
void mr      ( uint5_t rA , uint5_t rS                 ) { _or   ( rA, rS, rS ); }
void _mr_     ( uint5_t rA , uint5_t rS                 ) { _or_  ( rA, rS, rS ); }
void _nop     (                                         ) { ori  (  0,  0,  0 ); }

// Rotate instructions:

void _ROTATE( int op, int arg, int qual, uint5_t rA, uint5_t rS, uint5_t rB, uint5_t SH, uint5_t MB, uint5_t ME, uint1_t Rc ) {
  sint32_t rA_sval;
  sint32_t rA_uval = GPRS[rA], rS_uval = GPRS[rS], rB_uval = GPRS[rB];
  /* Using a signed type (sint32_t) for usigned variables (rX_uval)
   * because the value 0xffffffff can't be represented in UPPAAL as
   * an unsigned value (max. unsigned value in UPPAAL is 0x7fffffff).
   * It us not a problem since we don't make any algebraic operation
   * but only bitwise operations.
   */

  uint5_t  n = ( arg == ARG_REG ? getBits (rB_uval, 4, 0) : SH );
  sint32_t r = ROTL (rS_uval, n);
  sint32_t m = MASK (ME, MB);
  if ( op == OP_ROTL ) { if ( qual == QUAL_ANDMASK    ) { GPRS[rA] = (r &amp; m)                         ; }
                         if ( qual == QUAL_MASKINSERT ) { GPRS[rA] = (r &amp; m) | ( rA_uval &amp; NOT( m ) ); } }

  rA_sval = GPRS[rA]; // TODO: consider as unsigned?
  if ( Rc ) { setCRni (cr0,  CR_SO, getXERi(XER_SO)               );
              setCRni (cr0,  CR_EQ, (rA_sval == 0 ? true : false));
              setCRni (cr0,  CR_GT, (rA_sval &gt;  0 ? true : false));
              setCRni (cr0,  CR_LT, (rA_sval &lt;  0 ? true : false)); }
}

void _rlwnm     ( uint5_t rA , uint5_t rS , uint5_t rB , uint5_t MB , uint5_t ME ) { _ROTATE( OP_ROTL , ARG_REG  , QUAL_ANDMASK    , rA , rS , rB , 0  , 31 - ME , 31 - MB , false ); }
void _rlwnm_    ( uint5_t rA , uint5_t rS , uint5_t rB , uint5_t MB , uint5_t ME ) { _ROTATE( OP_ROTL , ARG_REG  , QUAL_ANDMASK    , rA , rS , rB , 0  , 31 - ME , 31 - MB , true  ); }
void _rlwimi    ( uint5_t rA , uint5_t rS , uint5_t SH , uint5_t MB , uint5_t ME ) { _ROTATE( OP_ROTL , ARG_UIMM , QUAL_MASKINSERT , rA , rS , 0  , SH , 31 - ME , 31 - MB , false ); }
void _rlwimi_   ( uint5_t rA , uint5_t rS , uint5_t SH , uint5_t MB , uint5_t ME ) { _ROTATE( OP_ROTL , ARG_UIMM , QUAL_MASKINSERT , rA , rS , 0  , SH , 31 - ME , 31 - MB , true  ); }
void _rlwinm    ( uint5_t rA , uint5_t rS , uint5_t SH , uint5_t MB , uint5_t ME ) { _ROTATE( OP_ROTL , ARG_UIMM , QUAL_ANDMASK    , rA , rS , 0  , SH , 31 - ME , 31 - MB , false ); }
void _rlwinm_   ( uint5_t rA , uint5_t rS , uint5_t SH , uint5_t MB , uint5_t ME ) { _ROTATE( OP_ROTL , ARG_UIMM , QUAL_ANDMASK    , rA , rS , 0  , SH , 31 - ME , 31 - MB , true  ); }

void _inslwi    ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwimi  ( rA , rS , 32 - (b + 0) , b  + 0 , (b +  n) - 1); } // (n &gt; 0)
void _inslwi_   ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwimi_ ( rA , rS , 32 - (b + 0) , b  + 0 , (b +  n) - 1); } // (n &gt; 0)
void _insrwi    ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwimi  ( rA , rS , 32 - (b + n) , b  + 0 , (b +  n) - 1); } // (n &gt; 0)
void _insrwi_   ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwimi_ ( rA , rS , 32 - (b + n) , b  + 0 , (b +  n) - 1); } // (n &gt; 0)
void _extlwi    ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwinm  ( rA , rS ,  0 + (b + 0) ,  0 + 0 , (0 +  n) - 1); } // (n &gt; 0)
void _extlwi_   ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwinm_ ( rA , rS ,  0 + (b + 0) ,  0 + 0 , (0 +  n) - 1); } // (n &gt; 0)
void _extrwi    ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwinm  ( rA , rS ,  0 + (b + n) , 32 - n , (0 + 31) - 0); } // (n &gt; 0)
void _extrwi_   ( uint5_t rA , uint5_t rS , uint5_t n  , uint5_t b ) { _rlwinm_ ( rA , rS ,  0 + (b + n) , 32 - n , (0 + 31) - 0); } // (n &gt; 0)
void _rotlwi    ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm  ( rA , rS ,  0 + (0 + n) ,  0 + 0 , (0 + 31) - 0); }
void _rotlwi_   ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm_ ( rA , rS ,  0 + (0 + n) ,  0 + 0 , (0 + 31) - 0); }
void _rotrwi    ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm  ( rA , rS , 32 - (0 + n) ,  0 + 0 , (0 + 31) - 0); }
void _rotrwi_   ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm_ ( rA , rS , 32 - (0 + n) ,  0 + 0 , (0 + 31) - 0); }
void _slwi      ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm  ( rA , rS ,  0 + (0 + n) ,  0 + 0 , (0 + 31) - n); } // (n &lt; 32)
void _slwi_     ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm_ ( rA , rS ,  0 + (0 + n) ,  0 + 0 , (0 + 31) - n); } // (n &lt; 32)
void _srwi      ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm  ( rA , rS , 32 - (0 + n) ,  0 + n , (0 + 31) - 0); } // (n &lt; 32)
void _srwi_     ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm_ ( rA , rS , 32 - (0 + n) ,  0 + n , (0 + 31) - 0); } // (n &lt; 32)
void _clrlwi    ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm  ( rA , rS ,  0 + (0 + 0) ,  0 + n , (0 + 31) - 0); } // (n &lt; 32)
void _clrlwi_   ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm_ ( rA , rS ,  0 + (0 + 0) ,  0 + n , (0 + 31) - 0); } // (n &lt; 32)
void _clrrwi    ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm  ( rA , rS ,  0 + (0 + 0) ,  0 + 0 , (0 + 31) - n); } // (n &lt; 32)
void _clrrwi_   ( uint5_t rA , uint5_t rS , uint5_t n              ) { _rlwinm_ ( rA , rS ,  0 + (0 + 0) ,  0 + 0 , (0 + 31) - n); } // (n &lt; 32)
void _clrlslwi  ( uint5_t rA , uint5_t rS , uint5_t b  , uint5_t n ) { _rlwinm  ( rA , rS ,  0 + (0 + n) , b  - n , (0 + 31) - n); } // (n &lt;= b &lt;= 31)
void _clrlslwi_ ( uint5_t rA , uint5_t rS , uint5_t b  , uint5_t n ) { _rlwinm_ ( rA , rS ,  0 + (0 + n) , b  - n , (0 + 31) - n); } // (n &lt;= b &lt;= 31)
void _rotlw     ( uint5_t rA , uint5_t rS , uint5_t rB             ) { _rlwnm   ( rA , rS , rB           ,  0 + 0 , (0 + 31) - 0); }
void _rotlw_    ( uint5_t rA , uint5_t rS , uint5_t rB             ) { _rlwnm_  ( rA , rS , rB           ,  0 + 0 , (0 + 31) - 0); }

// Shift instructions:

void _SHIFT( int op, int arg, int qual, uint5_t rA, uint5_t rS, uint5_t rB, uint5_t SH, uint1_t Rc ) {
  sint32_t rA_sval;
  sint32_t rS_uval = GPRS[rS], rB_uval = GPRS[rB];
  /* Using a signed type (sint32_t) for usigned variables (rX_uval)
   * because the value 0xffffffff can't be represented in UPPAAL as
   * an unsigned value (max. unsigned value in UPPAAL is 0x7fffffff).
   * It us not a problem since we don't make any algebraic operation
   * but only bitwise operations.
   */

  uint1_t  S;
  sint32_t r, _32xS;
  uint5_t  n = ( arg == ARG_REG ? getBits (GPRS[rB], 4, 0) : SH );
  sint32_t m = 0;
  if ( op == OP_SHL ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_LOGICAL   ) { r = ROTL(rS_uval,      n); if (getBit (rB_uval, 5) == 0) m = MASK( 31     , n ); } } }
  if ( op == OP_SHR ) { if ( arg == ARG_REG  ) { if ( qual == QUAL_LOGICAL   ) { r = ROTL(rS_uval, 32 - n); if (getBit (rB_uval, 5) == 0) m = MASK( 31 - n , 0 ); } }
                        if ( arg == ARG_REG  ) { if ( qual == QUAL_ALGEBRAIC ) { r = ROTL(rS_uval, 32 - n); if (getBit (rB_uval, 5) == 0) m = MASK( 31 - n , 0 ); } }
                        if ( arg == ARG_UIMM ) { if ( qual == QUAL_ALGEBRAIC ) { r = ROTL(rS_uval, 32 - n);                               m = MASK( 31 - n , 0 ); } } }

  S = getBit (GPRS[rS], 31);
  setBits (_32xS, 31, 0, S); /* _32xS is S's value concatenated 32 times. */
  GPRS[rA] = r &amp; m;
  if ( qual == QUAL_ALGEBRAIC )
  { GPRS[rA] |= _32xS &amp; NOT( m );
    setXERi(XER_CA, (S &amp; ((r &amp; NOT( m )) != 0))); }

  rA_sval = GPRS[rA]; // TODO: consider as unsigned?
  if ( Rc ) { setCRni (cr0,  CR_SO, getXERi(XER_SO)              );
              setCRni (cr0,  CR_EQ, (rA_sval == 0 ? true : false));
              setCRni (cr0,  CR_GT, (rA_sval &gt;  0 ? true : false));
              setCRni (cr0,  CR_LT, (rA_sval &lt;  0 ? true : false)); }
}

void _slw    ( uint5_t rA , uint5_t rS , uint5_t rB ) { _SHIFT( OP_SHL , ARG_REG  , QUAL_LOGICAL   , rA , rS , rB , 0  , false ); }
void _slw_   ( uint5_t rA , uint5_t rS , uint5_t rB ) { _SHIFT( OP_SHL , ARG_REG  , QUAL_LOGICAL   , rA , rS , rB , 0  , true  ); }
void _sraw   ( uint5_t rA , uint5_t rS , uint5_t rB ) { _SHIFT( OP_SHR , ARG_REG  , QUAL_ALGEBRAIC , rA , rS , rB , 0  , false ); }
void _sraw_  ( uint5_t rA , uint5_t rS , uint5_t rB ) { _SHIFT( OP_SHR , ARG_REG  , QUAL_ALGEBRAIC , rA , rS , rB , 0  , true  ); }
void _srawi  ( uint5_t rA , uint5_t rS , uint5_t SH ) { _SHIFT( OP_SHR , ARG_UIMM , QUAL_ALGEBRAIC , rA , rS , 0  , SH , false ); }
void _srawi_ ( uint5_t rA , uint5_t rS , uint5_t SH ) { _SHIFT( OP_SHR , ARG_UIMM , QUAL_ALGEBRAIC , rA , rS , 0  , SH , true  ); }
void _srw    ( uint5_t rA , uint5_t rS , uint5_t rB ) { _SHIFT( OP_SHR , ARG_REG  , QUAL_LOGICAL   , rA , rS , rB , 0  , false ); }
void _srw_   ( uint5_t rA , uint5_t rS , uint5_t rB ) { _SHIFT( OP_SHR , ARG_REG  , QUAL_LOGICAL   , rA , rS , rB , 0  , true  ); }

// Memory instructions:

void _MEMORY( int op, int arg, int qual, bool updates, bool indexed, int size, uint5_t rD, uint5_t rS , uint5_t rA, sint16_t d, uint5_t rB ) {
  sint32_t rS_uval = GPRS[rS], rA_uval = GPRS[rA], rB_uval = GPRS[rB];
  /* Using a signed type (sint32_t) for usigned variables (rX_uval)
   * because the value 0xffffffff can't be represented in UPPAAL as
   * an unsigned value (max. unsigned value in UPPAAL is 0x7fffffff).
   * It us not a problem since we don't make any algebraic operation
   * but only bitwise operations.
   */

  sint32_t a, b, EA;
  a  = 0;           if (updates || (rA != 0)) a        = rA_uval;
  b  = EXTS(d, 15); if (indexed             ) b        = rB_uval;
  EA = a + b;       if (updates             ) GPRS[rA] = EA;

  if ( op == OP_LOAD  ) { if ( qual == QUAL_NONE       ) { GPRS[rD] =       from_MEM( EA, size )                 ; }
                          if ( qual == QUAL_ALGEBRAIC  ) { GPRS[rD] = EXTS( from_MEM( EA, size ), (size * 8) -1 ); }
                          if ( qual == QUAL_REVERSE    ) {
                            if ( size == SIZE_HALFWORD ) { GPRS[rD]  = (from_MEM( EA +0, 1 ) &lt;&lt;  0); GPRS[rD] |= (from_MEM( EA +1, 1 ) &lt;&lt;  8); }
                            if ( size == SIZE_WORD     ) { GPRS[rD]  = (from_MEM( EA +0, 1 ) &lt;&lt;  0); GPRS[rD] |= (from_MEM( EA +1, 1 ) &lt;&lt;  8);
                                                           GPRS[rD] |= (from_MEM( EA +2, 1 ) &lt;&lt; 16); GPRS[rD] |= (from_MEM( EA +3, 1 ) &lt;&lt; 24); } } }

  if ( op == OP_STORE ) { if ( qual == QUAL_NONE       ) { to_MEM(EA, size, (rS_uval &gt;&gt;  0)); }
                          if ( qual == QUAL_REVERSE    ) {
                            if ( size == SIZE_HALFWORD ) { /* MEM(EA +0, 1) = (rS_uval &gt;&gt;  0); MEM(EA +1, 1) = (rS_uval &gt;&gt;  8); */ }
                            if ( size == SIZE_WORD     ) { /* MEM(EA +0, 1) = (rS_uval &gt;&gt;  0); MEM(EA +1, 1) = (rS_uval &gt;&gt;  8); */
                                                           /* MEM(EA +2, 1) = (rS_uval &gt;&gt; 16); MEM(EA +3, 1) = (rS_uval &gt;&gt; 24); */ } } }
}

void _lbz    ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_NONE      , false , false , SIZE_BYTE     , rD , 0  , rA , d  , 0  ); }
void _lbzu   ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_NONE      , true  , false , SIZE_BYTE     , rD , 0  , rA , d  , 0  ); }
void _lbzux  ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_NONE      , true  , true  , SIZE_BYTE     , rD , 0  , rA , 0  , rB ); }
void _lbzx   ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_NONE      , false , true  , SIZE_BYTE     , rD , 0  , rA , 0  , rB ); }
void _lha    ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_ALGEBRAIC , false , false , SIZE_HALFWORD , rD , 0  , rA , d  , 0  ); }
void _lhau   ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_ALGEBRAIC , true  , false , SIZE_HALFWORD , rD , 0  , rA , d  , 0  ); }
void _lhaux  ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_ALGEBRAIC , true  , true  , SIZE_HALFWORD , rD , 0  , rA , 0  , rB ); }
void _lhax   ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_ALGEBRAIC , false , true  , SIZE_HALFWORD , rD , 0  , rA , 0  , rB ); }
void _lhz    ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_NONE      , false , false , SIZE_HALFWORD , rD , 0  , rA , d  , 0  ); }
void _lhzu   ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_NONE      , true  , false , SIZE_HALFWORD , rD , 0  , rA , d  , 0  ); }
void _lhzux  ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_NONE      , true  , true  , SIZE_HALFWORD , rD , 0  , rA , 0  , rB ); }
void _lhzx   ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_NONE      , false , true  , SIZE_HALFWORD , rD , 0  , rA , 0  , rB ); }
void _lhbrx  ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_REVERSE   , false , true  , SIZE_HALFWORD , rD , 0  , rA , 0  , rB ); }
void _lwz    ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_NONE      , false , false , SIZE_WORD     , rD , 0  , rA , d  , 0  ); }
void _lwzu   ( uint5_t rD , sint16_t d  , uint5_t rA ) { _MEMORY( OP_LOAD  , ARG_UIMM , QUAL_NONE      , true  , false , SIZE_WORD     , rD , 0  , rA , d  , 0  ); }
void _lwzux  ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_NONE      , true  , true  , SIZE_WORD     , rD , 0  , rA , 0  , rB ); }
void _lwzx   ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_NONE      , false , true  , SIZE_WORD     , rD , 0  , rA , 0  , rB ); }
void _lwbrx  ( uint5_t rD , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_LOAD  , ARG_REG  , QUAL_REVERSE   , false , true  , SIZE_WORD     , rD , 0  , rA , 0  , rB ); }

void _stb    ( uint5_t rS , sint16_t d  , uint5_t rA ) { _MEMORY( OP_STORE , ARG_UIMM , QUAL_NONE      , false , false , SIZE_BYTE     , 0  , rS , rA , d  , 0  ); }
void _stbu   ( uint5_t rS , sint16_t d  , uint5_t rA ) { _MEMORY( OP_STORE , ARG_UIMM , QUAL_NONE      , true  , false , SIZE_BYTE     , 0  , rS , rA , d  , 0  ); }
void _stbux  ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_NONE      , true  , true  , SIZE_BYTE     , 0  , rS , rA , 0  , rB ); }
void _stbx   ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_NONE      , false , true  , SIZE_BYTE     , 0  , rS , rA , 0  , rB ); }
void _sth    ( uint5_t rS , sint16_t d  , uint5_t rA ) { _MEMORY( OP_STORE , ARG_UIMM , QUAL_NONE      , false , false , SIZE_HALFWORD , 0  , rS , rA , d  , 0  ); }
void _sthu   ( uint5_t rS , sint16_t d  , uint5_t rA ) { _MEMORY( OP_STORE , ARG_UIMM , QUAL_NONE      , true  , false , SIZE_HALFWORD , 0  , rS , rA , d  , 0  ); }
void _sthux  ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_NONE      , true  , true  , SIZE_HALFWORD , 0  , rS , rA , 0  , rB ); }
void _sthx   ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_NONE      , false , true  , SIZE_HALFWORD , 0  , rS , rA , 0  , rB ); }
void _sthbrx ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_REVERSE   , false , true  , SIZE_HALFWORD , 0  , rS , rA , 0  , rB ); }
void _stw    ( uint5_t rS , sint16_t d  , uint5_t rA ) { _MEMORY( OP_STORE , ARG_UIMM , QUAL_NONE      , false , false , SIZE_WORD     , 0  , rS , rA , d  , 0  ); }
void _stwu   ( uint5_t rS , sint16_t d  , uint5_t rA ) { _MEMORY( OP_STORE , ARG_UIMM , QUAL_NONE      , true  , false , SIZE_WORD     , 0  , rS , rA , d  , 0  ); }
void _stwux  ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_NONE      , true  , true  , SIZE_WORD     , 0  , rS , rA , 0  , rB ); }
void _stwx   ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_NONE      , false , true  , SIZE_WORD     , 0  , rS , rA , 0  , rB ); }
void _stwbrx ( uint5_t rS , uint5_t  rA , uint5_t rB ) { _MEMORY( OP_STORE , ARG_REG  , QUAL_REVERSE   , false , true  , SIZE_WORD     , 0  , rS , rA , 0  , rB ); }

// Branching instructions:

const int BO_not_ctr_not_cond =  0;
const int BO_____ctr_not_cond =  2;
const int BO_________not_cond =  4;
const int BO_not_ctr_____cond =  8;
const int BO_____ctr_____cond = 10;
const int BO_____________cond = 12;
const int BO_not_ctr_________ = 16;
const int BO_____ctr_________ = 18;
const int BO_________________ = 20; // Branch always

void _BRANCH( int op, int qual, bool conditional, uint5_t BO, uint5_t BI, sint32_t target_addr, uint1_t AA, uint1_t LK ) {
  int[0, _INST_MAX] next_index, target_index;

  bool ctr_ok, cond_ok;
  uint3_t crfD     = BI / 4;
  uint2_t crfD_bit = BI % 4; 
  if ( conditional )
    { if (!getBit(BO, 2)) { setCTR(getCTR() -1); }
    ctr_ok  = getBit(BO, 2) || ((getCTR() != 0) ^ getBit(BO, 1));
    cond_ok = getBit(BO, 4) || (getCRni (crfD, crfD_bit) == getBit(BO, 3)); }

  if ( !conditional ) { EUs.pipeline[EUS_PIPELINE_E].taken = (                      true        ); }
  if (  conditional ) { EUs.pipeline[EUS_PIPELINE_E].taken = ((ctr_ok &amp;&amp; cond_ok) ? true : false); }

  next_index   =        EUs.pipeline[EUS_PIPELINE_E].index +1;
  target_index = _INSTS[EUs.pipeline[EUS_PIPELINE_E].index].target;
  target_index = (qual == QUAL_TOLR ? _Stack_Pop () : target_index);
  InCU_BTB_Update(EUs.pipeline[EUS_PIPELINE_E].index, target_index, EUs.pipeline[EUS_PIPELINE_E].taken); /* Updates the BTB. */

  if ( LK ) { _Stack_Push (next_index); }

  /* Check for incorrect predictions (predict taken but not taken): */
  if (EUs.pipeline[EUS_PIPELINE_E].predict_taken &amp;&amp; !EUs.pipeline[EUS_PIPELINE_E].taken) {
    InCU_Flush(EUS_PIPELINE_E);
    SetPC(next_index);
  }

  /* Check for incorrect predictions (predict not taken but taken): */
  if (!EUs.pipeline[EUS_PIPELINE_E].predict_taken &amp;&amp; EUs.pipeline[EUS_PIPELINE_E].taken) {
    InCU_Flush(EUS_PIPELINE_E);
    SetPC(target_index);
  }
}

void b        (                                          sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , false , 0  , 0  , target_addr , false , false ); }
void _ba       (                                          sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , false , 0  , 0  , target_addr , true  , false ); }
void bl       (                                          sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , false , 0  , 0  , target_addr , false , true  ); }
void _bla      (                                          sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , false , 0  , 0  , target_addr , true  , true  ); }
void _bc       (                uint5_t BO , uint5_t BI , sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , true  , BO , BI , target_addr , false , false ); }
void _bca      (                uint5_t BO , uint5_t BI , sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , true  , BO , BI , target_addr , true  , false ); }
void _bcl      (                uint5_t BO , uint5_t BI , sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , true  , BO , BI , target_addr , false , true  ); }
void _bcla     (                uint5_t BO , uint5_t BI , sint32_t target_addr ) { _BRANCH( OP_BR , QUAL_NONE  , true  , BO , BI , target_addr , true  , true  ); }
void _bcctr    (                uint5_t BO , uint5_t BI                        ) { _BRANCH( OP_BR , QUAL_TOCTR , true  , BO , BI , 0           , false , false ); }
void _bcctrl   (                uint5_t BO , uint5_t BI                        ) { _BRANCH( OP_BR , QUAL_TOCTR , true  , BO , BI , 0           , false , true  ); }
void bclr     (                uint5_t BO , uint5_t BI                        ) { _BRANCH( OP_BR , QUAL_TOLR  , true  , BO , BI , 0           , false , false ); }
void _bclrl    (                uint5_t BO , uint5_t BI                        ) { _BRANCH( OP_BR , QUAL_TOLR  , true  , BO , BI , 0           , false , true  ); }

void _bt       ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bc     ( BO_____________cond , BI               , target_addr ); }
void _bf       ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bc     ( BO_________not_cond , BI               , target_addr ); }
void bdnz     (                             sint32_t target_addr ) { _bc     ( BO_not_ctr_________ , 0                , target_addr ); }
void _bdnzt    ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bc     ( BO_not_ctr_____cond , BI               , target_addr ); }
void _bdnzf    ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bc     ( BO_not_ctr_not_cond , BI               , target_addr ); }
void _bdz      (                uint5_t BO ,              sint32_t target_addr ) { _bc     ( BO_____ctr_________ , 0                , target_addr ); }
void _bdzt     ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bc     ( BO_____ctr_____cond , BI               , target_addr ); }
void _bdzf     ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bc     ( BO_____ctr_not_cond , BI               , target_addr ); }
void _blt      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_____________cond , 4 * crfD + CR_LT , target_addr ); }
void _ble      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _beq      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_____________cond , 4 * crfD + CR_EQ , target_addr ); }
void _bge      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bgt      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_____________cond , 4 * crfD + CR_GT , target_addr ); }
void _bnl      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bne      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_EQ , target_addr ); }
void _bng      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _bso      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bns      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }
void _bun      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnu      ( uint3_t crfD ,                           sint32_t target_addr ) { _bc     ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }

void _bta      ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bca    ( BO_____________cond , BI               , target_addr ); }
void _bfa      ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bca    ( BO_________not_cond , BI               , target_addr ); }
void _bdnza    (                uint5_t BO ,              sint32_t target_addr ) { _bca    ( BO_not_ctr_________ , 0                , target_addr ); }
void _bdnzta   ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bca    ( BO_not_ctr_____cond , BI               , target_addr ); }
void _bdnzfa   ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bca    ( BO_not_ctr_not_cond , BI               , target_addr ); }
void _bdza     (                uint5_t BO ,              sint32_t target_addr ) { _bca    ( BO_____ctr_________ , 0                , target_addr ); }
void _bdzta    ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bca    ( BO_____ctr_____cond , BI               , target_addr ); }
void _bdzfa    ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bca    ( BO_____ctr_not_cond , BI               , target_addr ); }
void _blta     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_____________cond , 4 * crfD + CR_LT , target_addr ); }
void _blea     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _beqa     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_____________cond , 4 * crfD + CR_EQ , target_addr ); }
void _bgea     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bgta     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_____________cond , 4 * crfD + CR_GT , target_addr ); }
void _bnla     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bnea     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_EQ , target_addr ); }
void _bnga     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _bsoa     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnsa     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }
void _buna     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnua     ( uint3_t crfD ,                           sint32_t target_addr ) { _bca    ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }

void _btl      ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcl    ( BO_____________cond , BI               , target_addr ); }
void _bfl      ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcl    ( BO_________not_cond , BI               , target_addr ); }
void _bdnzl    (                uint5_t BO ,              sint32_t target_addr ) { _bcl    ( BO_not_ctr_________ , 0                , target_addr ); }
void _bdnztl   ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcl    ( BO_not_ctr_____cond , BI               , target_addr ); }
void _bdnzfl   ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcl    ( BO_not_ctr_not_cond , BI               , target_addr ); }
void _bdzl     (                uint5_t BO ,              sint32_t target_addr ) { _bcl    ( BO_____ctr_________ , 0                , target_addr ); }
void _bdztl    ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcl    ( BO_____ctr_____cond , BI               , target_addr ); }
void _bdzfl    ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcl    ( BO_____ctr_not_cond , BI               , target_addr ); }
void _bltl     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_____________cond , 4 * crfD + CR_LT , target_addr ); }
void _blel     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _beql     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_____________cond , 4 * crfD + CR_EQ , target_addr ); }
void _bgel     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bgtl     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_____________cond , 4 * crfD + CR_GT , target_addr ); }
void _bnll     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bnel     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_EQ , target_addr ); }
void _bngl     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _bsol     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnsl     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }
void _bunl     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnul     ( uint3_t crfD ,                           sint32_t target_addr ) { _bcl    ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }

void _btla     ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcla   ( BO_____________cond , BI               , target_addr ); }
void _bfla     ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcla   ( BO_________not_cond , BI               , target_addr ); }
void _bdnzla   (                uint5_t BO ,              sint32_t target_addr ) { _bcla   ( BO_not_ctr_________ , 0                , target_addr ); }
void _bdnztla  ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcla   ( BO_not_ctr_____cond , BI               , target_addr ); }
void _bdnzfla  ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcla   ( BO_not_ctr_not_cond , BI               , target_addr ); }
void _bdzla    (                uint5_t BO ,              sint32_t target_addr ) { _bcla   ( BO_____ctr_________ , 0                , target_addr ); }
void _bdztla   ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcla   ( BO_____ctr_____cond , BI               , target_addr ); }
void _bdzfla   ( uint3_t crfD ,              uint5_t BI , sint32_t target_addr ) { _bcla   ( BO_____ctr_not_cond , BI               , target_addr ); }
void _bltla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_____________cond , 4 * crfD + CR_LT , target_addr ); }
void _blela    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _beqla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_____________cond , 4 * crfD + CR_EQ , target_addr ); }
void _bgela    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bgtla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_____________cond , 4 * crfD + CR_GT , target_addr ); }
void _bnlla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_LT , target_addr ); }
void _bnela    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_EQ , target_addr ); }
void _bngla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_GT , target_addr ); }
void _bsola    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnsla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }
void _bunla    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_____________cond , 4 * crfD + CR_SO , target_addr ); }
void _bnula    ( uint3_t crfD ,                           sint32_t target_addr ) { _bcla   ( BO_________not_cond , 4 * crfD + CR_SO , target_addr ); }

void blr      (                                                 ) { bclr   ( BO_________________ , 0                              ); }
void _btlr     ( uint3_t crfD ,              uint5_t BI                        ) { bclr   ( BO_____________cond , BI                             ); }
void _bflr     ( uint3_t crfD ,              uint5_t BI                        ) { bclr   ( BO_________not_cond , BI                             ); }
void _bdnzlr   (                uint5_t BO                                     ) { bclr   ( BO_not_ctr_________ , 0                              ); }
void _bdnztlr  ( uint3_t crfD ,              uint5_t BI                        ) { bclr   ( BO_not_ctr_____cond , BI                             ); }
void _bdnzflr  ( uint3_t crfD ,              uint5_t BI                        ) { bclr   ( BO_not_ctr_not_cond , BI                             ); }
void _bdzlr    (                uint5_t BO                                     ) { bclr   ( BO_____ctr_________ , 0                              ); }
void _bdztlr   ( uint3_t crfD ,              uint5_t BI                        ) { bclr   ( BO_____ctr_____cond , BI                             ); }
void _bdzflr   ( uint3_t crfD ,              uint5_t BI                        ) { bclr   ( BO_____ctr_not_cond , BI                             ); }
void _bltlr    ( uint3_t crfD                                                  ) { bclr   ( BO_____________cond , 4 * crfD + CR_LT               ); }
void _blelr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _beqlr    ( uint3_t crfD                                                  ) { bclr   ( BO_____________cond , 4 * crfD + CR_EQ               ); }
void _bgelr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bgtlr    ( uint3_t crfD                                                  ) { bclr   ( BO_____________cond , 4 * crfD + CR_GT               ); }
void _bnllr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bnelr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_EQ               ); }
void _bnglr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _bsolr    ( uint3_t crfD                                                  ) { bclr   ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnslr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_SO               ); }
void _bunlr    ( uint3_t crfD                                                  ) { bclr   ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnulr    ( uint3_t crfD                                                  ) { bclr   ( BO_________not_cond , 4 * crfD + CR_SO               ); }

void _bctr     ( uint3_t crfD                                                  ) { _bcctr  ( BO_________________ , 0                              ); }
void _btctr    ( uint3_t crfD ,              uint5_t BI                        ) { _bcctr  ( BO_____________cond , BI                             ); }
void _bfctr    ( uint3_t crfD ,              uint5_t BI                        ) { _bcctr  ( BO_________not_cond , BI                             ); }			        
void _bltctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_____________cond , 4 * crfD + CR_LT               ); }
void _blectr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _beqctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_____________cond , 4 * crfD + CR_EQ               ); }
void _bgectr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bgtctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_____________cond , 4 * crfD + CR_GT               ); }
void _bnlctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bnectr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_EQ               ); }
void _bngctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _bsoctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnsctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_SO               ); }
void _bunctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnuctr   ( uint3_t crfD                                                  ) { _bcctr  ( BO_________not_cond , 4 * crfD + CR_SO               ); }

void _blrl     ( uint3_t crfD                                                  ) { _bclrl  ( BO_________________ , 0                              ); }
void _btlrl    ( uint3_t crfD ,              uint5_t BI                        ) { _bclrl  ( BO_____________cond , BI                             ); }
void _bflrl    ( uint3_t crfD ,              uint5_t BI                        ) { _bclrl  ( BO_________not_cond , BI                             ); }
void _bdnzlrl  (                uint5_t BO                                     ) { _bclrl  ( BO_not_ctr_________ , 0                              ); }
void _bdnztlrl ( uint3_t crfD ,              uint5_t BI                        ) { _bclrl  ( BO_not_ctr_____cond , BI                             ); }
void _bdnzflrl ( uint3_t crfD ,              uint5_t BI                        ) { _bclrl  ( BO_not_ctr_not_cond , BI                             ); }
void _bdzlrl   (                uint5_t BO                                     ) { _bclrl  ( BO_____ctr_________ , 0                              ); }
void _bdztlrl  ( uint3_t crfD ,              uint5_t BI                        ) { _bclrl  ( BO_____ctr_____cond , BI                             ); }
void _bdzflrl  ( uint3_t crfD ,              uint5_t BI                        ) { _bclrl  ( BO_____ctr_not_cond , BI                             ); }
void _bltlrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_____________cond , 4 * crfD + CR_LT               ); }
void _blelrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _beqlrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_____________cond , 4 * crfD + CR_EQ               ); }
void _bgelrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bgtlrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_____________cond , 4 * crfD + CR_GT               ); }
void _bnllrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bnelrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_EQ               ); }
void _bnglrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _bsolrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnslrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_SO               ); }
void _bunlrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnulrl   ( uint3_t crfD                                                  ) { _bclrl  ( BO_________not_cond , 4 * crfD + CR_SO               ); }

void _bctrl    ( uint3_t crfD                                                  ) { _bcctrl ( BO_________________ , 0                              ); }
void _btctrl   ( uint3_t crfD ,              uint5_t BI                        ) { _bcctrl ( BO_____________cond , BI                             ); }
void _bfctrl   ( uint3_t crfD ,              uint5_t BI                        ) { _bcctrl ( BO_________not_cond , BI                             ); }	
void _bltctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_____________cond , 4 * crfD + CR_LT               ); }
void _blectrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _beqctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_____________cond , 4 * crfD + CR_EQ               ); }
void _bgectrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bgtctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_____________cond , 4 * crfD + CR_GT               ); }
void _bnlctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_LT               ); }
void _bnectrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_EQ               ); }
void _bngctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_GT               ); }
void _bsoctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnsctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_SO               ); }
void _bunctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_____________cond , 4 * crfD + CR_SO               ); }
void _bnuctrl  ( uint3_t crfD                                                  ) { _bcctrl ( BO_________not_cond , 4 * crfD + CR_SO               ); }

// Processor control instructions:

void _mfxer ( uint5_t rD               ) { GPRS[rD]  = getXER();          }
void _mfctr ( uint5_t rD               ) { GPRS[rD]  = getCTR();          }
void _mfcr  ( uint5_t rD               ) { GPRS[rD]  = (getCRn(0) &lt;&lt;  0);
                                           GPRS[rD] |= (getCRn(1) &lt;&lt;  4); 
                                           GPRS[rD] |= (getCRn(2) &lt;&lt;  8); 
                                           GPRS[rD] |= (getCRn(3) &lt;&lt; 12); 
                                           GPRS[rD] |= (getCRn(4) &lt;&lt; 16); 
                                           GPRS[rD] |= (getCRn(5) &lt;&lt; 20); 
                                           GPRS[rD] |= (getCRn(6) &lt;&lt; 24); 
                                           GPRS[rD] |= (getCRn(7) &lt;&lt; 28);     }
void _mfspr ( uint5_t rD , uint5_t spr ) { if (spr == 1) { _mfxer (rD); }
                                           if (spr == 9) { _mfctr (rD); } }

void _mtcrf ( uint8_t CRM , uint5_t rS ) { setCRn(0, (getBit(CRM, 7) ? getCRn(0) : getBits(rS, (7 * 4) + 3, (7 * 4) + 0)));
                                           setCRn(1, (getBit(CRM, 6) ? getCRn(1) : getBits(rS, (6 * 4) + 3, (6 * 4) + 0)));
                                           setCRn(2, (getBit(CRM, 5) ? getCRn(2) : getBits(rS, (5 * 4) + 3, (5 * 4) + 0)));
                                           setCRn(3, (getBit(CRM, 4) ? getCRn(3) : getBits(rS, (4 * 4) + 3, (4 * 4) + 0)));
                                           setCRn(4, (getBit(CRM, 3) ? getCRn(4) : getBits(rS, (3 * 4) + 3, (3 * 4) + 0)));
                                           setCRn(5, (getBit(CRM, 2) ? getCRn(5) : getBits(rS, (2 * 4) + 3, (2 * 4) + 0)));
                                           setCRn(6, (getBit(CRM, 1) ? getCRn(6) : getBits(rS, (1 * 4) + 3, (1 * 4) + 0)));
                                           setCRn(7, (getBit(CRM, 0) ? getCRn(7) : getBits(rS, (0 * 4) + 3, (0 * 4) + 0))); }
void _mtxer (               uint5_t rS ) { setXER(GPRS[rS]);              }
void _mtctr (               uint5_t rS ) { setCTR(GPRS[rS]);              }
void mtspr ( uint5_t spr , uint5_t rS ) { if (spr == 1) { _mtxer (rS); }
                                           if (spr == 9) { _mtctr (rS); } }

//////////////////////////////////////////
////////////////// Generated semantics: //
//////////////////////////////////////////

//void execute_3044() { _lis(r1,1); }
//void execute_3048() { _ori(r1,r1,49296); }
//void execute_304c() { bl(12384); }
//void execute_3050() { b(12368); }
//void execute_3060() { li(r8,29); }
//void execute_3064() { li(r10,0); }
//void execute_3068() { mtspr(9,r8); }
//void execute_306c() { li(r9,1); }
//void execute_3070() { b(12420); }
//void execute_3080() { mr(r9,r3); }
//void execute_3084() { add(r3,r9,r10); }
//void execute_3088() { mr(r10,r9); }
//void execute_308c() { bdnz(16,12412); }
//void execute_3090() { bclr(20,0); }
</declaration>
	<template>
		<name>incu</name>
		<location id="id0" x="306" y="-68">
		</location>
		<location id="id1" x="170" y="-136">
		</location>
		<init ref="id1"/>
		<transition>
			<source ref="id0"/>
			<target ref="id1"/>
			<label kind="synchronisation" x="204" y="-60">FetchResp?</label>
			<label kind="assignment" x="196" y="-43">ibuff_update(),
 pc_update()</label>
			<nail x="170" y="-68"/>
		</transition>
		<transition>
			<source ref="id1"/>
			<target ref="id0"/>
			<label kind="guard" x="204" y="-127">!ibuff_full()</label>
			<label kind="synchronisation" x="204" y="-110">FetchReq!</label>
			<nail x="306" y="-136"/>
		</transition>
	</template>
	<template>
		<name>icache</name>
		<declaration>clock clck;</declaration>
		<location id="id2" x="-748" y="85">
		</location>
		<location id="id3" x="-748" y="-85">
		</location>
		<location id="id4" x="-612" y="0">
			<urgent/>
		</location>
		<location id="id5" x="-884" y="0">
			<name x="-875" y="-25">FillBuffMiss</name>
		</location>
		<location id="id6" x="-1020" y="0">
		</location>
		<init ref="id6"/>
		<transition>
			<source ref="id4"/>
			<target ref="id2"/>
			<label kind="synchronisation" x="-714" y="93">FetchResp!</label>
			<nail x="-612" y="85"/>
		</transition>
		<transition>
			<source ref="id2"/>
			<target ref="id6"/>
			<label kind="synchronisation" x="-901" y="93">Tick?</label>
			<nail x="-1020" y="86"/>
		</transition>
		<transition>
			<source ref="id3"/>
			<target ref="id4"/>
			<label kind="synchronisation" x="-731" y="-77">BurstResp[0]?</label>
			<nail x="-612" y="-85"/>
		</transition>
		<transition>
			<source ref="id5"/>
			<target ref="id3"/>
			<label kind="guard" x="-867" y="-76">icache_miss()</label>
			<label kind="synchronisation" x="-850" y="-59">BurstReq!</label>
			<nail x="-884" y="-85"/>
		</transition>
		<transition>
			<source ref="id5"/>
			<target ref="id2"/>
			<label kind="guard" x="-858" y="8">fillbuff_hit() ||
 icache_hit()</label>
			<label kind="synchronisation" x="-858" y="42">FetchResp!</label>
			<nail x="-748" y="0"/>
		</transition>
		<transition>
			<source ref="id6"/>
			<target ref="id5"/>
			<label kind="synchronisation" x="-994" y="8">FetchReq?</label>
			<label kind="assignment" x="-994" y="25">icache_set()</label>
		</transition>
	</template>
	<template>
		<name x="5" y="5">pipeline</name>
		<declaration>clock clck;</declaration>
		<location id="id7" x="238" y="0">
			<label kind="invariant" x="246" y="-25">clck  &lt;= 1</label>
		</location>
		<init ref="id7"/>
		<transition>
			<source ref="id7"/>
			<target ref="id7"/>
			<label kind="guard" x="264" y="43">clck == 1</label>
			<label kind="synchronisation" x="281" y="59">Tick!</label>
			<label kind="assignment" x="238" y="76">pipeline_update(),
       clck  = 0</label>
			<nail x="365" y="0"/>
			<nail x="365" y="34"/>
			<nail x="238" y="34"/>
		</transition>
	</template>
	<template>
		<name>program</name>
		<declaration>const int Inst8  =  8;
const int Inst9  =  9;
const int Inst10 = 10;
const int Inst11 = 11;
const int Inst12 = 12;

const int BB9  =  9;
const int BB10 = 10;</declaration>
		<location id="id8" x="1190" y="-7140">
			<committed/>
		</location>
		<location id="id9" x="1326" y="-7140">
			<name x="1334" y="-7165">BB7_Inst8</name>
			<label kind="comments" x="1266" y="-7148">etc.</label>
		</location>
		<location id="id10" x="1598" y="-7267">
			<name x="1606" y="-7292">BB9_Inst12</name>
		</location>
		<location id="id11" x="1462" y="-7140">
			<name x="1470" y="-7165">BB10_Inst10</name>
		</location>
		<location id="id12" x="1598" y="-7140">
			<name x="1606" y="-7165">BB10_Inst11</name>
		</location>
		<location id="id13" x="1734" y="-7140">
			<name x="1742" y="-7165">BB10_Inst12</name>
		</location>
		<location id="id14" x="1870" y="-7140">
			<label kind="comments" x="1895" y="-7148">etc.</label>
		</location>
		<init ref="id8"/>
		<transition>
			<source ref="id8"/>
			<target ref="id9"/>
			<label kind="assignment" x="1207" y="-7097">SetPC(Inst8)</label>
		</transition>
		<transition>
			<source ref="id11"/>
			<target ref="id12"/>
			<label kind="guard" x="1487" y="-7131">InE(Inst10)</label>
			<label kind="synchronisation" x="1504" y="-7114">Tick?</label>
			<label kind="assignment" x="1479" y="-7097">add(r3,r9,r10)</label>
		</transition>
		<transition>
			<source ref="id12"/>
			<target ref="id13"/>
			<label kind="guard" x="1623" y="-7131">InE(Inst11)</label>
			<label kind="synchronisation" x="1640" y="-7114">Tick?</label>
			<label kind="assignment" x="1623" y="-7097">mr(r10,r9)</label>
		</transition>
		<transition>
			<source ref="id13"/>
			<target ref="id10"/>
			<label kind="guard" x="1632" y="-7259">InE(Inst12)
   &amp;&amp; nz()</label>
			<label kind="synchronisation" x="1649" y="-7225">Tick?</label>
			<label kind="assignment" x="1632" y="-7208">bdnz(BB9)</label>
			<nail x="1734" y="-7267"/>
		</transition>
		<transition>
			<source ref="id13"/>
			<target ref="id14"/>
			<label kind="guard" x="1759" y="-7131">InE(Inst12)
   &amp;&amp; !nz()</label>
			<label kind="synchronisation" x="1776" y="-7097">Tick?</label>
			<label kind="assignment" x="1759" y="-7080">bdnz(BB9)</label>
		</transition>
		<transition>
			<source ref="id10"/>
			<target ref="id11"/>
			<label kind="guard" x="1487" y="-7259">InE(Inst9)</label>
			<label kind="synchronisation" x="1495" y="-7242">Tick?</label>
			<label kind="assignment" x="1487" y="-7225">mr(r9,r3)</label>
			<nail x="1462" y="-7267"/>
		</transition>
		<transition>
			<source ref="id9"/>
			<target ref="id11"/>
			<label kind="guard" x="1360" y="-7131">InE(Inst8)</label>
			<label kind="synchronisation" x="1368" y="-7114">Tick?</label>
			<label kind="assignment" x="1360" y="-7097">b(BB10)</label>
		</transition>
	</template>
	<template>
		<name>Flash_Memory</name>
		<location id="id15" x="0" y="-102">
		</location>
		<location id="id16" x="-68" y="102">
		</location>
		<location id="id17" x="-34" y="0">
			<label kind="invariant" x="-280" y="-25">Flash_clock &lt;= FLASH_LATENCY</label>
		</location>
		<init ref="id16"/>
		<transition>
			<source ref="id15"/>
			<target ref="id17"/>
			<label kind="guard" x="42" y="-93">Flash.burst_index != Burst_MAX -1</label>
			<label kind="synchronisation" x="42" y="-76">BurstResp[Flash.burst_index]!</label>
			<label kind="assignment" x="42" y="-59">IMU_FillBuffer_Update(),
Flash.burst_index++,
Flash_clock = 0</label>
			<nail x="34" y="-102"/>
			<nail x="34" y="0"/>
		</transition>
		<transition>
			<source ref="id16"/>
			<target ref="id17"/>
			<label kind="guard" x="-246" y="8">!Flash_IsTerminated()</label>
			<label kind="synchronisation" x="-246" y="25">BurstReq?</label>
			<label kind="assignment" x="-246" y="42">IMU_FillBuffer_Set(),
Flash.burst_index = 0,
Flash_clock = 0</label>
			<nail x="-68" y="0"/>
		</transition>
		<transition>
			<source ref="id15"/>
			<target ref="id16"/>
			<label kind="guard" x="8" y="17">Flash.burst_index == Burst_MAX -1</label>
			<label kind="synchronisation" x="8" y="34">BurstResp[Flash.burst_index]!</label>
			<label kind="assignment" x="8" y="51">IMU_FillBuffer_Update(),
IMU_ICache_Update()</label>
			<nail x="0" y="102"/>
		</transition>
		<transition>
			<source ref="id17"/>
			<target ref="id15"/>
			<label kind="guard" x="-289" y="-85">Flash_clock == FLASH_LATENCY</label>
			<label kind="synchronisation" x="-289" y="-68">Tick?</label>
			<nail x="-34" y="-102"/>
		</transition>
	</template>
	<template>
		<name>Static_RAM</name>
		<location id="id18" x="170" y="204">
		</location>
		<location id="id19" x="204" y="102">
			<label kind="invariant" x="221" y="110">SRAM_clock &lt;= SRAM_LATENCY</label>
		</location>
		<init ref="id18"/>
		<transition>
			<source ref="id18"/>
			<target ref="id19"/>
			<label kind="guard" x="-34" y="110">!SRAM_IsTerminated() &amp;&amp;
SRAM_IsAccessed()</label>
			<label kind="synchronisation" x="-34" y="144">Tick?</label>
			<label kind="assignment" x="-34" y="161">SRAM_clock = 0,
SRAM.executing = true</label>
			<nail x="170" y="102"/>
		</transition>
		<transition>
			<source ref="id19"/>
			<target ref="id18"/>
			<label kind="guard" x="221" y="144">SRAM_clock == SRAM_LATENCY</label>
			<label kind="synchronisation" x="221" y="161">Tick?</label>
			<label kind="assignment" x="221" y="178">SRAM.executing = false</label>
			<nail x="204" y="204"/>
		</transition>
	</template>
	<system>system
    Flash_Memory
  , Static_RAM
  , incu
  , icache
  , pipeline
  , program
  ;
</system>
	<queries>
		<query>
			<formula>A&lt;&gt; sched.end
			</formula>
			<comment>...
			</comment>
		</query>
		<query>
			<formula>sup: _clock
			</formula>
			<comment>...
			</comment>
		</query>
	</queries>
</nta>
