{
  "Top": "kernel_gemm",
  "RtlTop": "kernel_gemm",
  "RtlPrefix": "",
  "RtlSubPrefix": "kernel_gemm_",
  "SourceLanguage": "c",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_chain",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcu200",
    "Package": "-fsgd2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "C": {
      "index": "0",
      "direction": "inout",
      "srcType": "merlin_uint_512*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_merlin_gmem_kernel_gemm_512_C",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "A": {
      "index": "1",
      "direction": "in",
      "srcType": "merlin_uint_128*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_merlin_gmem_kernel_gemm_128_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "B": {
      "index": "2",
      "direction": "in",
      "srcType": "merlin_uint_512*",
      "srcSize": "512",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_merlin_gmem_kernel_gemm_512_0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "B_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vitis",
    "ConfigTcl": [
      "config_interface -m_axi_latency=64",
      "config_interface -m_axi_alignment_byte_size=64",
      "config_interface -m_axi_max_widen_bitwidth=512",
      "config_interface -default_interface=kernel",
      "config_interface -m_axi_conservative_mode=1",
      "config_interface -m_axi_addr64=1",
      "config_interface -m_axi_auto_max_ports=0",
      "config_rtl -register_reset_num=3",
      "config_rtl -deadlock_detection=sim",
      "config_dataflow -strict_mode=warning",
      "config_export -format=xo",
      "config_export -ipname=kernel_gemm"
    ],
    "DirectiveTcl": ["set_directive_top kernel_gemm -name kernel_gemm"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "kernel_gemm"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "4",
    "Uncertainty": "1.08",
    "IsCombinational": "0",
    "II": "20059",
    "Latency": "20058"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 4.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "kernel_gemm",
    "Version": "1.0",
    "DisplayName": "Kernel_gemm",
    "Revision": "2113521424",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_kernel_gemm_1_0.zip"
  },
  "Files": {
    "CSource": ["\/home\/spouget\/iccad_24\/autodse_without_tree_reduction\/bert_100_768\/_done\/work_dir\/output\/fast\/0\/.merlin_prj\/run\/implement\/exec\/hls\/__merlinkernel_kernel_gemm.c"],
    "Vhdl": [
      "impl\/vhdl\/kernel_gemm_A_5_0_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_gemm_B_5_0_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_gemm_C_buf_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/kernel_gemm_control_s_axi.vhd",
      "impl\/vhdl\/kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1.vhd",
      "impl\/vhdl\/kernel_gemm_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/kernel_gemm_kernel_gemm_Pipeline_L2.vhd",
      "impl\/vhdl\/kernel_gemm_kernel_gemm_Pipeline_L3.vhd",
      "impl\/vhdl\/kernel_gemm_kernel_gemm_Pipeline_L21.vhd",
      "impl\/vhdl\/kernel_gemm_kernel_gemm_Pipeline_L22.vhd",
      "impl\/vhdl\/kernel_gemm_kernel_gemm_Pipeline_merlinL3_merlinL2.vhd",
      "impl\/vhdl\/kernel_gemm_merlin_gmem_kernel_gemm_128_0_m_axi.vhd",
      "impl\/vhdl\/kernel_gemm_merlin_gmem_kernel_gemm_512_0_m_axi.vhd",
      "impl\/vhdl\/kernel_gemm_merlin_gmem_kernel_gemm_512_C_m_axi.vhd",
      "impl\/vhdl\/kernel_gemm.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/kernel_gemm_A_5_0_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_gemm_B_5_0_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_gemm_C_buf_RAM_AUTO_1R1W.v",
      "impl\/verilog\/kernel_gemm_control_s_axi.v",
      "impl\/verilog\/kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1.v",
      "impl\/verilog\/kernel_gemm_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/kernel_gemm_kernel_gemm_Pipeline_L2.v",
      "impl\/verilog\/kernel_gemm_kernel_gemm_Pipeline_L3.v",
      "impl\/verilog\/kernel_gemm_kernel_gemm_Pipeline_L21.v",
      "impl\/verilog\/kernel_gemm_kernel_gemm_Pipeline_L22.v",
      "impl\/verilog\/kernel_gemm_kernel_gemm_Pipeline_merlinL3_merlinL2.v",
      "impl\/verilog\/kernel_gemm_merlin_gmem_kernel_gemm_128_0_m_axi.v",
      "impl\/verilog\/kernel_gemm_merlin_gmem_kernel_gemm_512_0_m_axi.v",
      "impl\/verilog\/kernel_gemm_merlin_gmem_kernel_gemm_512_C_m_axi.v",
      "impl\/verilog\/kernel_gemm.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/data\/kernel_gemm.mdd",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/data\/kernel_gemm.tcl",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/data\/kernel_gemm.yaml",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm.c",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm.h",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm_hw.h",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm_linux.c",
      "impl\/misc\/drivers\/kernel_gemm_v1_0\/src\/xkernel_gemm_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1_ip.tcl",
      "impl\/misc\/kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": "..\/kernel.xml",
    "Xo": "impl\/export.xo",
    "XoHlsDir": "impl\/misc\/hls_files",
    "ProtoInst": [".debug\/kernel_gemm.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 5 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_gemm_fadd_32ns_32ns_32_7_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name kernel_gemm_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_merlin_gmem_kernel_gemm_512_0",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "1",
              "name": "AP_CONTINUE",
              "access": "R",
              "description": "Control signal Register for 'ap_continue'."
            },
            {
              "offset": "5",
              "width": "2",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "C_1",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 31 to 0 of C"
            }]
        },
        {
          "offset": "0x14",
          "name": "C_2",
          "access": "W",
          "description": "Data signal of C",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C",
              "access": "W",
              "description": "Bit 63 to 32 of C"
            }]
        },
        {
          "offset": "0x1c",
          "name": "A_1",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 31 to 0 of A"
            }]
        },
        {
          "offset": "0x20",
          "name": "A_2",
          "access": "W",
          "description": "Data signal of A",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A",
              "access": "W",
              "description": "Bit 63 to 32 of A"
            }]
        },
        {
          "offset": "0x28",
          "name": "B_1",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 31 to 0 of B"
            }]
        },
        {
          "offset": "0x2c",
          "name": "B_2",
          "access": "W",
          "description": "Data signal of B",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "B",
              "access": "W",
              "description": "Bit 63 to 32 of B"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "C"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "A"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "B"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_merlin_gmem_kernel_gemm_512_C:m_axi_merlin_gmem_kernel_gemm_128_0:m_axi_merlin_gmem_kernel_gemm_512_0",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_merlin_gmem_kernel_gemm_512_C_",
      "paramPrefix": "C_M_AXI_MERLIN_GMEM_KERNEL_GEMM_512_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_BID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_BREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_C_BRESP",
        "m_axi_merlin_gmem_kernel_gemm_512_C_BUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_C_BVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RDATA",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RLAST",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RRESP",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_C_RVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WDATA",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WID",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WLAST",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "C"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "C"
        }
      ]
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_merlin_gmem_kernel_gemm_128_0_",
      "paramPrefix": "C_M_AXI_MERLIN_GMEM_KERNEL_GEMM_128_0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER",
        "m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER",
        "m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_BID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_BREADY",
        "m_axi_merlin_gmem_kernel_gemm_128_0_BRESP",
        "m_axi_merlin_gmem_kernel_gemm_128_0_BUSER",
        "m_axi_merlin_gmem_kernel_gemm_128_0_BVALID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RDATA",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RLAST",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RREADY",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RRESP",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RUSER",
        "m_axi_merlin_gmem_kernel_gemm_128_0_RVALID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WDATA",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WID",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WLAST",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WREADY",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WUSER",
        "m_axi_merlin_gmem_kernel_gemm_128_0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "A"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "512",
          "argName": "A"
        }
      ]
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "512",
      "addrWidth": "64",
      "portPrefix": "m_axi_merlin_gmem_kernel_gemm_512_0_",
      "paramPrefix": "C_M_AXI_MERLIN_GMEM_KERNEL_GEMM_512_0_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_BID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_BREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_0_BRESP",
        "m_axi_merlin_gmem_kernel_gemm_512_0_BUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_0_BVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RDATA",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RLAST",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RRESP",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_0_RVALID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WDATA",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WID",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WLAST",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WREADY",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WUSER",
        "m_axi_merlin_gmem_kernel_gemm_512_0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "64",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "512",
          "argName": "B"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "512",
          "final_bitwidth": "512",
          "argName": "B"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_128_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WDATA": {
      "dir": "out",
      "width": "512"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WSTRB": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RDATA": {
      "dir": "in",
      "width": "512"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_merlin_gmem_kernel_gemm_512_0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "kernel_gemm",
      "Instances": [
        {
          "ModuleName": "kernel_gemm_Pipeline_L2",
          "InstanceName": "grp_kernel_gemm_Pipeline_L2_fu_6991"
        },
        {
          "ModuleName": "kernel_gemm_Pipeline_L21",
          "InstanceName": "grp_kernel_gemm_Pipeline_L21_fu_7014"
        },
        {
          "ModuleName": "kernel_gemm_Pipeline_L22",
          "InstanceName": "grp_kernel_gemm_Pipeline_L22_fu_7121"
        },
        {
          "ModuleName": "kernel_gemm_Pipeline_merlinL3_merlinL2",
          "InstanceName": "grp_kernel_gemm_Pipeline_merlinL3_merlinL2_fu_8728"
        },
        {
          "ModuleName": "kernel_gemm_Pipeline_L3",
          "InstanceName": "grp_kernel_gemm_Pipeline_L3_fu_10448"
        }
      ]
    },
    "Info": {
      "kernel_gemm_Pipeline_L2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_gemm_Pipeline_L21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_gemm_Pipeline_L22": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_gemm_Pipeline_merlinL3_merlinL2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_gemm_Pipeline_L3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "kernel_gemm": {
        "FunctionProtocol": "ap_ctrl_chain",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "kernel_gemm_Pipeline_L2": {
        "Latency": {
          "LatencyBest": "4803",
          "LatencyAvg": "4803",
          "LatencyWorst": "4803",
          "PipelineII": "4803",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "L2",
            "TripCount": "4800",
            "Latency": "4801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "607",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "379",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_gemm_Pipeline_L21": {
        "Latency": {
          "LatencyBest": "2503",
          "LatencyAvg": "2503",
          "LatencyWorst": "2503",
          "PipelineII": "2503",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "L2",
            "TripCount": "2500",
            "Latency": "2501",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "996",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "367",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_gemm_Pipeline_L22": {
        "Latency": {
          "LatencyBest": "4803",
          "LatencyAvg": "4803",
          "LatencyWorst": "4803",
          "PipelineII": "4803",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "L2",
            "TripCount": "4800",
            "Latency": "4801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "672",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "448",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_gemm_Pipeline_merlinL3_merlinL2": {
        "Latency": {
          "LatencyBest": "10307",
          "LatencyAvg": "10307",
          "LatencyWorst": "10307",
          "PipelineII": "10307",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.494"
        },
        "Loops": [{
            "Name": "merlinL3_merlinL2",
            "TripCount": "9600",
            "Latency": "10305",
            "PipelineII": "1",
            "PipelineDepth": "707"
          }],
        "Area": {
          "DSP": "4000",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "58",
          "FF": "501097",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "21",
          "LUT": "272014",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "23",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_gemm_Pipeline_L3": {
        "Latency": {
          "LatencyBest": "4803",
          "LatencyAvg": "4803",
          "LatencyWorst": "4803",
          "PipelineII": "4803",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Loops": [{
            "Name": "L3",
            "TripCount": "4800",
            "Latency": "4801",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "659",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "486",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "kernel_gemm": {
        "Latency": {
          "LatencyBest": "20058",
          "LatencyAvg": "20058",
          "LatencyWorst": "20058",
          "PipelineII": "20059",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "4.00",
          "Uncertainty": "1.08",
          "Estimate": "2.920"
        },
        "Area": {
          "BRAM_18K": "346",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "8",
          "DSP": "4000",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "58",
          "FF": "569633",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "24",
          "LUT": "406544",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "34",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-04-19 16:04:37 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.2"
  }
}
