<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\74hc165.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\NearInfrared.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ad1278_fifo\ad1278_fifo.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ad9833.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ads1278_clk\ads1278_clk.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ads1278_driver_1.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ads1278_driver_2.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ads1278_driver_3.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ads1278_driver_4.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\fifo_recv\fifo_recv.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\fifo_send\fifo_send.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ft232hq_recv.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\ft232hq_send.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\hc595d_drive.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\hc595pw_drive.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\recv_cmd_para.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\recv_data_analys.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\send_data_analys.v<br>
D:\WTY\wtyang\NearInfrared\gaoyun\test\6.23(ADC1278&nbsp32x32)\src\trigger_out_module.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV55PG484C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-55</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Wed Jul  2 16:06:00 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>NearInfrared</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1637.820MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.75s, Elapsed time = 0h 0m 0.757s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 2s, Elapsed time = 0h 0m 2s, Peak memory usage = 1637.820MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.625s, Elapsed time = 0h 0m 0.662s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.203s, Elapsed time = 0h 0m 0.204s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.125s, Peak memory usage = 1637.820MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 4s, Elapsed time = 0h 0m 4s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.781s, Elapsed time = 0h 0m 0.787s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.695s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 1m 0.484s, Elapsed time = 0h 1m 5s, Peak memory usage = 1637.820MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 1637.820MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 2s, Peak memory usage = 1637.820MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 1m 14s, Elapsed time = 0h 1m 21s, Peak memory usage = 1637.820MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>156</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>156</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>39</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>109</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>8</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>14184</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>181</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>2134</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>3931</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>826</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>3230</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFP</td>
<td>20</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFPE</td>
<td>1093</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFC</td>
<td>183</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFCE</td>
<td>2586</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>23765</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>2776</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>10327</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>10662</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>1424</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>1424</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>16</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>16</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>34</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>34</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>2</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>27</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>27</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>4</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbsprPLL</td>
<td>4</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>25319(23799 LUT, 1424 ALU, 16 RAM16) / 54720</td>
<td>47%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>14184 / 42000</td>
<td>34%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 42000</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>14184 / 42000</td>
<td>34%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>27 / 140</td>
<td>20%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>ft232_clk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>ft232_clk_ibuf/I </td>
</tr>
<tr>
<td>3</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d_s/F </td>
</tr>
<tr>
<td>4</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d_s/F </td>
</tr>
<tr>
<td>5</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d_s/F </td>
</tr>
<tr>
<td>6</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d</td>
<td>Base</td>
<td>20.000</td>
<td>50.000</td>
<td>0.000</td>
<td>10.000</td>
<td> </td>
<td> </td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d_s/F </td>
</tr>
<tr>
<td>7</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>8</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>9</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>10</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333</td>
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>11</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>12</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>13</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>14</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333</td>
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>15</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>16</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>17</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>18</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333</td>
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUTD3 </td>
</tr>
<tr>
<td>19</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>20</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>40.000</td>
<td>25.000</td>
<td>0.000</td>
<td>20.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>21</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>80.000</td>
<td>12.500</td>
<td>0.000</td>
<td>40.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>22</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>120.000</td>
<td>8.333</td>
<td>0.000</td>
<td>60.000</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>sys_clk</td>
<td>50.000(MHz)</td>
<td>56.913(MHz)</td>
<td>18</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ft232_clk</td>
<td>50.000(MHz)</td>
<td>207.512(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>u_send_data_analys/ads1278_drive_u1/o_ads1278_sclk_1_d</td>
<td>50.000(MHz)</td>
<td>430.034(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>u_send_data_analys/ads1278_drive_u2/o_ads1278_sclk_2_d</td>
<td>50.000(MHz)</td>
<td>430.034(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>u_send_data_analys/ads1278_drive_u3/o_ads1278_sclk_3_d</td>
<td>50.000(MHz)</td>
<td>430.034(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>u_send_data_analys/ads1278_drive_u4/o_ads1278_sclk_4_d</td>
<td>50.000(MHz)</td>
<td>430.034(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>7</td>
<td>u_send_data_analys/ads1278_drive_u1/ads1278_clk_u0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>207.512(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>8</td>
<td>u_send_data_analys/ads1278_drive_u2/ads1278_clk_u1/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>207.512(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>9</td>
<td>u_send_data_analys/ads1278_drive_u3/ads1278_clk_u2/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>207.512(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
<tr>
<td>10</td>
<td>u_send_data_analys/ads1278_drive_u4/ads1278_clk_u3/rpll_inst/CLKOUT.default_gen_clk</td>
<td>25.000(MHz)</td>
<td>207.512(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[927]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2683_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>170</td>
<td>u_send_data_analys/n2683_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2682_s4/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4313</td>
<td>u_send_data_analys/n2682_s4/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/I2</td>
</tr>
<tr>
<td>3.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/O</td>
</tr>
<tr>
<td>4.628</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/I1</td>
</tr>
<tr>
<td>4.731</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/O</td>
</tr>
<tr>
<td>5.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/O</td>
</tr>
<tr>
<td>5.782</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/I1</td>
</tr>
<tr>
<td>5.885</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/O</td>
</tr>
<tr>
<td>6.359</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4548_s/I1</td>
</tr>
<tr>
<td>6.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_send_data_analys/n4548_s/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_send_data_analys/n4547_s/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_send_data_analys/n4547_s/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4546_s/CIN</td>
</tr>
<tr>
<td>6.999</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4546_s/COUT</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4545_s/CIN</td>
</tr>
<tr>
<td>7.035</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4545_s/COUT</td>
</tr>
<tr>
<td>7.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4544_s/CIN</td>
</tr>
<tr>
<td>7.070</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4544_s/COUT</td>
</tr>
<tr>
<td>7.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4543_s/CIN</td>
</tr>
<tr>
<td>7.105</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4543_s/COUT</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4542_s/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4542_s/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4541_s/CIN</td>
</tr>
<tr>
<td>7.175</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4541_s/COUT</td>
</tr>
<tr>
<td>7.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4540_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4540_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4539_s/CIN</td>
</tr>
<tr>
<td>7.246</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4539_s/COUT</td>
</tr>
<tr>
<td>7.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/CIN</td>
</tr>
<tr>
<td>7.716</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/SUM</td>
</tr>
<tr>
<td>8.190</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n121056_s30/I1</td>
</tr>
<tr>
<td>8.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n121056_s30/F</td>
</tr>
<tr>
<td>9.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/I2</td>
</tr>
<tr>
<td>9.672</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1760/I2</td>
</tr>
<tr>
<td>11.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_send_data_analys/high_temp_s1760/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/I1</td>
</tr>
<tr>
<td>12.619</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/F</td>
</tr>
<tr>
<td>13.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/I3</td>
</tr>
<tr>
<td>13.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/F</td>
</tr>
<tr>
<td>13.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1614/I1</td>
</tr>
<tr>
<td>14.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/low_temp_s1614/F</td>
</tr>
<tr>
<td>14.967</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/I0</td>
</tr>
<tr>
<td>15.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/F</td>
</tr>
<tr>
<td>15.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1568/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_send_data_analys/low_temp_s1568/F</td>
</tr>
<tr>
<td>16.987</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1422/I0</td>
</tr>
<tr>
<td>17.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>u_send_data_analys/low_temp_s1422/F</td>
</tr>
<tr>
<td>17.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[927]_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[927]_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[927]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.412, 47.969%; route: 8.892, 50.708%; tC2Q: 0.232, 1.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[926]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2683_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>170</td>
<td>u_send_data_analys/n2683_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2682_s4/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4313</td>
<td>u_send_data_analys/n2682_s4/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/I2</td>
</tr>
<tr>
<td>3.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/O</td>
</tr>
<tr>
<td>4.628</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/I1</td>
</tr>
<tr>
<td>4.731</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/O</td>
</tr>
<tr>
<td>5.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/O</td>
</tr>
<tr>
<td>5.782</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/I1</td>
</tr>
<tr>
<td>5.885</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/O</td>
</tr>
<tr>
<td>6.359</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4548_s/I1</td>
</tr>
<tr>
<td>6.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_send_data_analys/n4548_s/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_send_data_analys/n4547_s/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_send_data_analys/n4547_s/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4546_s/CIN</td>
</tr>
<tr>
<td>6.999</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4546_s/COUT</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4545_s/CIN</td>
</tr>
<tr>
<td>7.035</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4545_s/COUT</td>
</tr>
<tr>
<td>7.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4544_s/CIN</td>
</tr>
<tr>
<td>7.070</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4544_s/COUT</td>
</tr>
<tr>
<td>7.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4543_s/CIN</td>
</tr>
<tr>
<td>7.105</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4543_s/COUT</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4542_s/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4542_s/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4541_s/CIN</td>
</tr>
<tr>
<td>7.175</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4541_s/COUT</td>
</tr>
<tr>
<td>7.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4540_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4540_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4539_s/CIN</td>
</tr>
<tr>
<td>7.246</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4539_s/COUT</td>
</tr>
<tr>
<td>7.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/CIN</td>
</tr>
<tr>
<td>7.716</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/SUM</td>
</tr>
<tr>
<td>8.190</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n121056_s30/I1</td>
</tr>
<tr>
<td>8.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n121056_s30/F</td>
</tr>
<tr>
<td>9.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/I2</td>
</tr>
<tr>
<td>9.672</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1760/I2</td>
</tr>
<tr>
<td>11.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_send_data_analys/high_temp_s1760/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/I1</td>
</tr>
<tr>
<td>12.619</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/F</td>
</tr>
<tr>
<td>13.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/I3</td>
</tr>
<tr>
<td>13.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/F</td>
</tr>
<tr>
<td>13.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1614/I1</td>
</tr>
<tr>
<td>14.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/low_temp_s1614/F</td>
</tr>
<tr>
<td>14.967</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/I0</td>
</tr>
<tr>
<td>15.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/F</td>
</tr>
<tr>
<td>15.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1568/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_send_data_analys/low_temp_s1568/F</td>
</tr>
<tr>
<td>16.987</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1422/I0</td>
</tr>
<tr>
<td>17.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>u_send_data_analys/low_temp_s1422/F</td>
</tr>
<tr>
<td>17.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[926]_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[926]_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[926]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.412, 47.969%; route: 8.892, 50.708%; tC2Q: 0.232, 1.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[925]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2683_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>170</td>
<td>u_send_data_analys/n2683_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2682_s4/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4313</td>
<td>u_send_data_analys/n2682_s4/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/I2</td>
</tr>
<tr>
<td>3.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/O</td>
</tr>
<tr>
<td>4.628</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/I1</td>
</tr>
<tr>
<td>4.731</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/O</td>
</tr>
<tr>
<td>5.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/O</td>
</tr>
<tr>
<td>5.782</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/I1</td>
</tr>
<tr>
<td>5.885</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/O</td>
</tr>
<tr>
<td>6.359</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4548_s/I1</td>
</tr>
<tr>
<td>6.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_send_data_analys/n4548_s/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_send_data_analys/n4547_s/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_send_data_analys/n4547_s/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4546_s/CIN</td>
</tr>
<tr>
<td>6.999</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4546_s/COUT</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4545_s/CIN</td>
</tr>
<tr>
<td>7.035</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4545_s/COUT</td>
</tr>
<tr>
<td>7.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4544_s/CIN</td>
</tr>
<tr>
<td>7.070</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4544_s/COUT</td>
</tr>
<tr>
<td>7.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4543_s/CIN</td>
</tr>
<tr>
<td>7.105</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4543_s/COUT</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4542_s/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4542_s/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4541_s/CIN</td>
</tr>
<tr>
<td>7.175</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4541_s/COUT</td>
</tr>
<tr>
<td>7.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4540_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4540_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4539_s/CIN</td>
</tr>
<tr>
<td>7.246</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4539_s/COUT</td>
</tr>
<tr>
<td>7.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/CIN</td>
</tr>
<tr>
<td>7.716</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/SUM</td>
</tr>
<tr>
<td>8.190</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n121056_s30/I1</td>
</tr>
<tr>
<td>8.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n121056_s30/F</td>
</tr>
<tr>
<td>9.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/I2</td>
</tr>
<tr>
<td>9.672</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1760/I2</td>
</tr>
<tr>
<td>11.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_send_data_analys/high_temp_s1760/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/I1</td>
</tr>
<tr>
<td>12.619</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/F</td>
</tr>
<tr>
<td>13.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/I3</td>
</tr>
<tr>
<td>13.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/F</td>
</tr>
<tr>
<td>13.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1614/I1</td>
</tr>
<tr>
<td>14.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/low_temp_s1614/F</td>
</tr>
<tr>
<td>14.967</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/I0</td>
</tr>
<tr>
<td>15.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/F</td>
</tr>
<tr>
<td>15.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1568/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_send_data_analys/low_temp_s1568/F</td>
</tr>
<tr>
<td>16.987</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1422/I0</td>
</tr>
<tr>
<td>17.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>u_send_data_analys/low_temp_s1422/F</td>
</tr>
<tr>
<td>17.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[925]_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[925]_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[925]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.412, 47.969%; route: 8.892, 50.708%; tC2Q: 0.232, 1.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[924]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2683_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>170</td>
<td>u_send_data_analys/n2683_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2682_s4/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4313</td>
<td>u_send_data_analys/n2682_s4/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/I2</td>
</tr>
<tr>
<td>3.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/O</td>
</tr>
<tr>
<td>4.628</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/I1</td>
</tr>
<tr>
<td>4.731</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/O</td>
</tr>
<tr>
<td>5.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/O</td>
</tr>
<tr>
<td>5.782</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/I1</td>
</tr>
<tr>
<td>5.885</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/O</td>
</tr>
<tr>
<td>6.359</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4548_s/I1</td>
</tr>
<tr>
<td>6.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_send_data_analys/n4548_s/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_send_data_analys/n4547_s/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_send_data_analys/n4547_s/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4546_s/CIN</td>
</tr>
<tr>
<td>6.999</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4546_s/COUT</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4545_s/CIN</td>
</tr>
<tr>
<td>7.035</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4545_s/COUT</td>
</tr>
<tr>
<td>7.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4544_s/CIN</td>
</tr>
<tr>
<td>7.070</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4544_s/COUT</td>
</tr>
<tr>
<td>7.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4543_s/CIN</td>
</tr>
<tr>
<td>7.105</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4543_s/COUT</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4542_s/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4542_s/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4541_s/CIN</td>
</tr>
<tr>
<td>7.175</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4541_s/COUT</td>
</tr>
<tr>
<td>7.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4540_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4540_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4539_s/CIN</td>
</tr>
<tr>
<td>7.246</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4539_s/COUT</td>
</tr>
<tr>
<td>7.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/CIN</td>
</tr>
<tr>
<td>7.716</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/SUM</td>
</tr>
<tr>
<td>8.190</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n121056_s30/I1</td>
</tr>
<tr>
<td>8.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n121056_s30/F</td>
</tr>
<tr>
<td>9.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/I2</td>
</tr>
<tr>
<td>9.672</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1760/I2</td>
</tr>
<tr>
<td>11.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_send_data_analys/high_temp_s1760/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/I1</td>
</tr>
<tr>
<td>12.619</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/F</td>
</tr>
<tr>
<td>13.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/I3</td>
</tr>
<tr>
<td>13.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/F</td>
</tr>
<tr>
<td>13.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1614/I1</td>
</tr>
<tr>
<td>14.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/low_temp_s1614/F</td>
</tr>
<tr>
<td>14.967</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/I0</td>
</tr>
<tr>
<td>15.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/F</td>
</tr>
<tr>
<td>15.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1568/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_send_data_analys/low_temp_s1568/F</td>
</tr>
<tr>
<td>16.987</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1422/I0</td>
</tr>
<tr>
<td>17.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>u_send_data_analys/low_temp_s1422/F</td>
</tr>
<tr>
<td>17.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[924]_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[924]_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[924]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.412, 47.969%; route: 8.892, 50.708%; tC2Q: 0.232, 1.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.429</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>17.896</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>20.325</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[923]_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>sys_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>sys_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>0.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/CLK</td>
</tr>
<tr>
<td>0.592</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>1834</td>
<td>u_send_data_analys/laser_channel_cnt_0_s1/Q</td>
</tr>
<tr>
<td>1.066</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2683_s5/I1</td>
</tr>
<tr>
<td>1.621</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>170</td>
<td>u_send_data_analys/n2683_s5/F</td>
</tr>
<tr>
<td>2.095</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n2682_s4/I1</td>
</tr>
<tr>
<td>2.650</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4313</td>
<td>u_send_data_analys/n2682_s4/F</td>
</tr>
<tr>
<td>3.124</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/I2</td>
</tr>
<tr>
<td>3.577</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s22/F</td>
</tr>
<tr>
<td>4.051</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/I1</td>
</tr>
<tr>
<td>4.154</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s10/O</td>
</tr>
<tr>
<td>4.628</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/I1</td>
</tr>
<tr>
<td>4.731</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s4/O</td>
</tr>
<tr>
<td>5.205</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/I1</td>
</tr>
<tr>
<td>5.308</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s2/O</td>
</tr>
<tr>
<td>5.782</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/I1</td>
</tr>
<tr>
<td>5.885</td>
<td>0.103</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>u_send_data_analys/low_temp_RAMOUT_496_G[0]_s0/O</td>
</tr>
<tr>
<td>6.359</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4548_s/I1</td>
</tr>
<tr>
<td>6.929</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_send_data_analys/n4548_s/COUT</td>
</tr>
<tr>
<td>6.929</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>u_send_data_analys/n4547_s/CIN</td>
</tr>
<tr>
<td>6.964</td>
<td>0.035</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>u_send_data_analys/n4547_s/COUT</td>
</tr>
<tr>
<td>6.964</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4546_s/CIN</td>
</tr>
<tr>
<td>6.999</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4546_s/COUT</td>
</tr>
<tr>
<td>6.999</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4545_s/CIN</td>
</tr>
<tr>
<td>7.035</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4545_s/COUT</td>
</tr>
<tr>
<td>7.035</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4544_s/CIN</td>
</tr>
<tr>
<td>7.070</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4544_s/COUT</td>
</tr>
<tr>
<td>7.070</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4543_s/CIN</td>
</tr>
<tr>
<td>7.105</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4543_s/COUT</td>
</tr>
<tr>
<td>7.105</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4542_s/CIN</td>
</tr>
<tr>
<td>7.140</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4542_s/COUT</td>
</tr>
<tr>
<td>7.140</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4541_s/CIN</td>
</tr>
<tr>
<td>7.175</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4541_s/COUT</td>
</tr>
<tr>
<td>7.175</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4540_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4540_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4539_s/CIN</td>
</tr>
<tr>
<td>7.246</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n4539_s/COUT</td>
</tr>
<tr>
<td>7.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/CIN</td>
</tr>
<tr>
<td>7.716</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n4538_s/SUM</td>
</tr>
<tr>
<td>8.190</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/n121056_s30/I1</td>
</tr>
<tr>
<td>8.745</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/n121056_s30/F</td>
</tr>
<tr>
<td>9.219</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/I2</td>
</tr>
<tr>
<td>9.672</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1807/F</td>
</tr>
<tr>
<td>10.146</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/I0</td>
</tr>
<tr>
<td>10.663</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1791/F</td>
</tr>
<tr>
<td>11.137</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1760/I2</td>
</tr>
<tr>
<td>11.590</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>u_send_data_analys/high_temp_s1760/F</td>
</tr>
<tr>
<td>12.064</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/I1</td>
</tr>
<tr>
<td>12.619</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/high_temp_s1790/F</td>
</tr>
<tr>
<td>13.093</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/I3</td>
</tr>
<tr>
<td>13.464</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1658/F</td>
</tr>
<tr>
<td>13.938</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1614/I1</td>
</tr>
<tr>
<td>14.493</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_send_data_analys/low_temp_s1614/F</td>
</tr>
<tr>
<td>14.967</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/I0</td>
</tr>
<tr>
<td>15.484</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1582/F</td>
</tr>
<tr>
<td>15.958</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1568/I1</td>
</tr>
<tr>
<td>16.513</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>26</td>
<td>u_send_data_analys/low_temp_s1568/F</td>
</tr>
<tr>
<td>16.987</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_send_data_analys/low_temp_s1422/I0</td>
</tr>
<tr>
<td>17.536</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>16</td>
<td>u_send_data_analys/low_temp_s1422/F</td>
</tr>
<tr>
<td>17.896</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[923]_s0/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>sys_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>sys_clk_ibuf/I</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tINS</td>
<td>RR</td>
<td>13268</td>
<td>sys_clk_ibuf/O</td>
</tr>
<tr>
<td>20.360</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[923]_s0/CLK</td>
</tr>
<tr>
<td>20.325</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_send_data_analys/low_temp_low_temp_RAMREG_3_G[923]_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>18</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 8.412, 47.969%; route: 8.892, 50.708%; tC2Q: 0.232, 1.323%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
