TimeQuest Timing Analyzer report for top_ov7670
Wed Aug 21 21:23:14 2024
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_50mhz'
 13. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'PCLK_CAMERA'
 15. Slow 1200mV 85C Model Setup: 'VGA_Ctrl:u5|oVGA_HS'
 16. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 18. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 20. Slow 1200mV 85C Model Hold: 'VGA_Ctrl:u5|oVGA_HS'
 21. Slow 1200mV 85C Model Hold: 'clock_50mhz'
 22. Slow 1200mV 85C Model Hold: 'PCLK_CAMERA'
 23. Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Metastability Summary
 25. Slow 1200mV 0C Model Fmax Summary
 26. Slow 1200mV 0C Model Setup Summary
 27. Slow 1200mV 0C Model Hold Summary
 28. Slow 1200mV 0C Model Recovery Summary
 29. Slow 1200mV 0C Model Removal Summary
 30. Slow 1200mV 0C Model Minimum Pulse Width Summary
 31. Slow 1200mV 0C Model Setup: 'clock_50mhz'
 32. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 33. Slow 1200mV 0C Model Setup: 'PCLK_CAMERA'
 34. Slow 1200mV 0C Model Setup: 'VGA_Ctrl:u5|oVGA_HS'
 35. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 36. Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 37. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Hold: 'VGA_Ctrl:u5|oVGA_HS'
 39. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 40. Slow 1200mV 0C Model Hold: 'clock_50mhz'
 41. Slow 1200mV 0C Model Hold: 'PCLK_CAMERA'
 42. Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 43. Slow 1200mV 0C Model Metastability Summary
 44. Fast 1200mV 0C Model Setup Summary
 45. Fast 1200mV 0C Model Hold Summary
 46. Fast 1200mV 0C Model Recovery Summary
 47. Fast 1200mV 0C Model Removal Summary
 48. Fast 1200mV 0C Model Minimum Pulse Width Summary
 49. Fast 1200mV 0C Model Setup: 'clock_50mhz'
 50. Fast 1200mV 0C Model Setup: 'PCLK_CAMERA'
 51. Fast 1200mV 0C Model Setup: 'VGA_Ctrl:u5|oVGA_HS'
 52. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 53. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 54. Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 55. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'
 56. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'
 57. Fast 1200mV 0C Model Hold: 'VGA_Ctrl:u5|oVGA_HS'
 58. Fast 1200mV 0C Model Hold: 'clock_50mhz'
 59. Fast 1200mV 0C Model Hold: 'PCLK_CAMERA'
 60. Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Metastability Summary
 62. Multicorner Timing Analysis Summary
 63. Board Trace Model Assignments
 64. Input Transition Times
 65. Signal Integrity Metrics (Slow 1200mv 0c Model)
 66. Signal Integrity Metrics (Slow 1200mv 85c Model)
 67. Signal Integrity Metrics (Fast 1200mv 0c Model)
 68. Setup Transfers
 69. Hold Transfers
 70. Report TCCS
 71. Report RSKM
 72. Unconstrained Paths Summary
 73. Clock Status Summary
 74. Unconstrained Input Ports
 75. Unconstrained Output Ports
 76. Unconstrained Input Ports
 77. Unconstrained Output Ports
 78. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; top_ov7670                                          ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.18        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   8.6%      ;
;     Processor 3            ;   4.7%      ;
;     Processor 4            ;   4.6%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                   ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period    ; Frequency  ; Rise  ; Fall     ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master      ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------+----------------------------------------------------+
; clock_50mhz                                    ; Base      ; 20.000    ; 50.0 MHz   ; 0.000 ; 10.000   ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                  ; { clock_50mhz }                                    ;
; PCLK_CAMERA                                    ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                  ; { PCLK_CAMERA }                                    ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 5.000     ; 200.0 MHz  ; 0.000 ; 2.500    ; 50.00      ; 1         ; 4           ;       ;        ;           ;            ; false    ; clock_50mhz ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[0] } ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 41.666    ; 24.0 MHz   ; 0.000 ; 20.833   ; 50.00      ; 25        ; 12          ;       ;        ;           ;            ; false    ; clock_50mhz ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[1] } ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 40.000    ; 25.0 MHz   ; 0.000 ; 20.000   ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; clock_50mhz ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[2] } ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; 10000.000 ; 0.1 MHz    ; 0.000 ; 5000.000 ; 50.00      ; 500       ; 1           ;       ;        ;           ;            ; false    ; clock_50mhz ; u1|altpll_component|auto_generated|pll1|inclk[0] ; { u1|altpll_component|auto_generated|pll1|clk[3] } ;
; VGA_Ctrl:u5|oVGA_HS                            ; Base      ; 1.000     ; 1000.0 MHz ; 0.000 ; 0.500    ;            ;           ;             ;       ;        ;           ;            ;          ;             ;                                                  ; { VGA_Ctrl:u5|oVGA_HS }                            ;
+------------------------------------------------+-----------+-----------+------------+-------+----------+------------+-----------+-------------+-------+--------+-----------+------------+----------+-------------+--------------------------------------------------+----------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                            ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 168.24 MHz ; 168.24 MHz      ; clock_50mhz                                    ;                                                               ;
; 172.83 MHz ; 172.83 MHz      ; u1|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 219.39 MHz ; 219.39 MHz      ; u1|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 351.12 MHz ; 250.0 MHz       ; PCLK_CAMERA                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 361.14 MHz ; 361.14 MHz      ; VGA_Ctrl:u5|oVGA_HS                            ;                                                               ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                       ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; clock_50mhz                                    ; -8.080   ; -406.776      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -2.395   ; -904.130      ;
; PCLK_CAMERA                                    ; -1.848   ; -44.726       ;
; VGA_Ctrl:u5|oVGA_HS                            ; -1.769   ; -19.728       ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.170   ; -0.170        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 9994.214 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.213 ; -0.213        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.360  ; 0.000         ;
; VGA_Ctrl:u5|oVGA_HS                            ; 0.386  ; 0.000         ;
; clock_50mhz                                    ; 0.402  ; 0.000         ;
; PCLK_CAMERA                                    ; 0.445  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 3.013  ; 0.000         ;
+------------------------------------------------+--------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                         ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; PCLK_CAMERA                                    ; -3.000   ; -51.830       ;
; VGA_Ctrl:u5|oVGA_HS                            ; -1.285   ; -15.420       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.307    ; 0.000         ;
; clock_50mhz                                    ; 9.758    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 19.708   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 4999.709 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_50mhz'                                                                                      ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node          ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+
; -8.080 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 7.119      ;
; -8.075 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 7.114      ;
; -8.037 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 7.076      ;
; -8.025 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.877     ; 6.636      ;
; -8.019 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.877     ; 6.630      ;
; -7.989 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 7.037      ;
; -7.985 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 7.033      ;
; -7.980 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 7.028      ;
; -7.960 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.878     ; 6.570      ;
; -7.957 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.996      ;
; -7.942 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.990      ;
; -7.933 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.876     ; 6.545      ;
; -7.933 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.877     ; 6.544      ;
; -7.931 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.979      ;
; -7.927 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.966      ;
; -7.926 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.965      ;
; -7.923 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.962      ;
; -7.918 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.957      ;
; -7.880 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.919      ;
; -7.878 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.916      ;
; -7.873 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.911      ;
; -7.869 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.908      ;
; -7.862 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.900      ;
; -7.858 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.896      ;
; -7.853 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.891      ;
; -7.848 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.888      ;
; -7.845 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.885      ;
; -7.843 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.883      ;
; -7.840 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.880      ;
; -7.838 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.868     ; 6.458      ;
; -7.835 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.875      ;
; -7.835 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.873      ;
; -7.831 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.871      ;
; -7.826 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.866      ;
; -7.823 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.862      ;
; -7.815 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.853      ;
; -7.805 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.845      ;
; -7.804 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.842      ;
; -7.802 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.842      ;
; -7.790 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.838      ;
; -7.789 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.828      ;
; -7.788 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.828      ;
; -7.785 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.833      ;
; -7.777 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.817      ;
; -7.776 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.877     ; 6.387      ;
; -7.768 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.816      ;
; -7.766 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.878     ; 6.376      ;
; -7.755 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.793      ;
; -7.747 ; VGA_Ctrl:u5|V_Cont[3]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.795      ;
; -7.747 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.795      ;
; -7.733 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.876     ; 6.345      ;
; -7.731 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.878     ; 6.341      ;
; -7.725 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.765      ;
; -7.724 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.762      ;
; -7.722 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.762      ;
; -7.718 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.756      ;
; -7.714 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.752      ;
; -7.711 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.878     ; 6.321      ;
; -7.709 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.747      ;
; -7.707 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.878     ; 6.317      ;
; -7.705 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.744      ;
; -7.701 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.876     ; 6.313      ;
; -7.698 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.876     ; 6.310      ;
; -7.694 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.742      ;
; -7.694 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.733      ;
; -7.694 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.734      ;
; -7.691 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.731      ;
; -7.688 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.728      ;
; -7.688 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.727      ;
; -7.684 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.876     ; 6.296      ;
; -7.684 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.724      ;
; -7.679 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.719      ;
; -7.677 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.876     ; 6.289      ;
; -7.676 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.870     ; 6.294      ;
; -7.671 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.709      ;
; -7.667 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.715      ;
; -7.660 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.698      ;
; -7.650 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[11] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.689      ;
; -7.645 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[11] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.684      ;
; -7.643 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.868     ; 6.263      ;
; -7.641 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.681      ;
; -7.640 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.678      ;
; -7.636 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.684      ;
; -7.632 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.671      ;
; -7.630 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.670      ;
; -7.629 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.667      ;
; -7.628 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[10]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.676      ;
; -7.621 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.659      ;
; -7.614 ; VGA_Ctrl:u5|V_Cont[4]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.653      ;
; -7.613 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.653      ;
; -7.607 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[11] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.449     ; 6.646      ;
; -7.602 ; VGA_Ctrl:u5|V_Cont[3]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.642      ;
; -7.597 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.442     ; 6.643      ;
; -7.591 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.631      ;
; -7.588 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.628      ;
; -7.587 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.625      ;
; -7.570 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[10]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.440     ; 6.618      ;
; -7.567 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.450     ; 6.605      ;
; -7.567 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.878     ; 6.177      ;
; -7.557 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.448     ; 6.597      ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+--------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -2.395 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.468      ;
; -2.354 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a150~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.459      ;
; -2.347 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a144~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 4.461      ;
; -2.335 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.879     ; 4.444      ;
; -2.331 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.404      ;
; -2.306 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.916     ; 4.378      ;
; -2.306 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.916     ; 4.378      ;
; -2.304 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.910     ; 4.382      ;
; -2.296 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.902     ; 4.382      ;
; -2.296 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.902     ; 4.382      ;
; -2.295 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.896     ; 4.387      ;
; -2.289 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a142~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.922     ; 4.355      ;
; -2.278 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a142~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.922     ; 4.344      ;
; -2.276 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a139~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.355      ;
; -2.271 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.879     ; 4.380      ;
; -2.265 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a139~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.344      ;
; -2.264 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.365      ;
; -2.264 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.365      ;
; -2.264 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.343      ;
; -2.264 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.343      ;
; -2.263 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.881     ; 4.370      ;
; -2.262 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.903     ; 4.347      ;
; -2.249 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.904     ; 4.333      ;
; -2.249 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.904     ; 4.333      ;
; -2.248 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.343      ;
; -2.248 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.343      ;
; -2.247 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.898     ; 4.337      ;
; -2.246 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.347      ;
; -2.245 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.904     ; 4.329      ;
; -2.245 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.904     ; 4.329      ;
; -2.245 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.318      ;
; -2.245 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.318      ;
; -2.244 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.323      ;
; -2.243 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.898     ; 4.333      ;
; -2.226 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.902     ; 4.312      ;
; -2.226 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.902     ; 4.312      ;
; -2.225 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.896     ; 4.317      ;
; -2.222 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a159~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.916     ; 4.294      ;
; -2.220 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.325      ;
; -2.220 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.325      ;
; -2.220 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.916     ; 4.292      ;
; -2.220 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.916     ; 4.292      ;
; -2.219 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.330      ;
; -2.219 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.910     ; 4.297      ;
; -2.208 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.281      ;
; -2.204 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a150~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.309      ;
; -2.203 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.308      ;
; -2.203 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.308      ;
; -2.202 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.313      ;
; -2.200 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a155~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.882     ; 4.306      ;
; -2.200 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.899     ; 4.289      ;
; -2.200 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.899     ; 4.289      ;
; -2.199 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.924     ; 4.263      ;
; -2.199 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.294      ;
; -2.198 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 4.313      ;
; -2.198 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.873     ; 4.313      ;
; -2.197 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.892     ; 4.293      ;
; -2.197 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.867     ; 4.318      ;
; -2.197 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.892     ; 4.293      ;
; -2.196 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 4.298      ;
; -2.196 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.269      ;
; -2.196 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.269      ;
; -2.194 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.273      ;
; -2.193 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a145~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.889     ; 4.292      ;
; -2.192 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a144~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 4.306      ;
; -2.189 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 4.297      ;
; -2.189 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 4.297      ;
; -2.188 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 4.302      ;
; -2.187 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a149~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.886     ; 4.289      ;
; -2.186 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.297      ;
; -2.186 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.297      ;
; -2.184 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.871     ; 4.301      ;
; -2.184 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.923     ; 4.249      ;
; -2.184 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.923     ; 4.249      ;
; -2.183 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.917     ; 4.254      ;
; -2.180 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.275      ;
; -2.180 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.275      ;
; -2.180 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.259      ;
; -2.180 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.909     ; 4.259      ;
; -2.179 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 4.287      ;
; -2.179 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.880     ; 4.287      ;
; -2.179 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.903     ; 4.264      ;
; -2.179 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.284      ;
; -2.179 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.883     ; 4.284      ;
; -2.178 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.874     ; 4.292      ;
; -2.178 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.279      ;
; -2.177 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.288      ;
; -2.173 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a154~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.932     ; 4.229      ;
; -2.170 ; write_ram       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.915     ; 4.243      ;
; -2.169 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a156~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.884     ; 4.273      ;
; -2.168 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.263      ;
; -2.168 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.263      ;
; -2.167 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.268      ;
; -2.166 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.277      ;
; -2.166 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.877     ; 4.277      ;
; -2.166 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.261      ;
; -2.166 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.893     ; 4.261      ;
; -2.165 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.871     ; 4.282      ;
; -2.165 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.887     ; 4.266      ;
; -2.164 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.904     ; 4.248      ;
+--------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'PCLK_CAMERA'                                                                                                          ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.848 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.812      ;
; -1.769 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.733      ;
; -1.735 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.699      ;
; -1.725 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.689      ;
; -1.716 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.680      ;
; -1.697 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.661      ;
; -1.638 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.602      ;
; -1.637 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.601      ;
; -1.603 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.567      ;
; -1.603 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.567      ;
; -1.594 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.558      ;
; -1.593 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.557      ;
; -1.584 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.548      ;
; -1.574 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.538      ;
; -1.565 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.529      ;
; -1.510 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.474      ;
; -1.506 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.470      ;
; -1.505 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.469      ;
; -1.471 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.435      ;
; -1.471 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.435      ;
; -1.465 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.429      ;
; -1.462 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.426      ;
; -1.461 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.425      ;
; -1.459 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.423      ;
; -1.452 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.416      ;
; -1.443 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.407      ;
; -1.442 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.406      ;
; -1.433 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.397      ;
; -1.378 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.342      ;
; -1.376 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.340      ;
; -1.374 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.338      ;
; -1.373 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.337      ;
; -1.371 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.340      ;
; -1.365 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.334      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.357 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.273      ;
; -1.339 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.303      ;
; -1.339 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.303      ;
; -1.333 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.297      ;
; -1.332 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.296      ;
; -1.330 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.294      ;
; -1.329 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.293      ;
; -1.327 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.291      ;
; -1.325 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.294      ;
; -1.324 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.073     ; 2.269      ;
; -1.320 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.284      ;
; -1.311 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.275      ;
; -1.310 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.274      ;
; -1.308 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.272      ;
; -1.301 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.265      ;
; -1.301 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.270      ;
; -1.296 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.039     ; 2.275      ;
; -1.278 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.247      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.261 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.102     ; 2.177      ;
; -1.256 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_data[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.039     ; 2.235      ;
; -1.246 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.210      ;
; -1.244 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.208      ;
; -1.244 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.208      ;
; -1.242 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.206      ;
; -1.241 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.205      ;
; -1.239 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.208      ;
; -1.233 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.202      ;
; -1.207 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.171      ;
; -1.207 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.171      ;
; -1.201 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.165      ;
; -1.201 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.165      ;
; -1.200 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.164      ;
; -1.198 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.162      ;
; -1.197 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.161      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.197 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.105     ; 2.110      ;
; -1.195 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.159      ;
; -1.193 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.162      ;
; -1.193 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.049     ; 2.162      ;
; -1.181 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[8]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.152      ;
; -1.179 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.143      ;
; -1.178 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.142      ;
; -1.176 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.054     ; 2.140      ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'VGA_Ctrl:u5|oVGA_HS'                                                                                            ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.769 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.687      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.738 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.656      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.635 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.553      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.557 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 2.047      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.498 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.416      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.366      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.415 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.333      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.388 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.508     ; 1.878      ;
; -1.358 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.687      ;
; -1.358 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.687      ;
; -1.327 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.656      ;
; -1.327 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.656      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.302 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 2.220      ;
; -1.224 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.553      ;
; -1.224 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.553      ;
; -1.154 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.097     ; 2.055      ;
; -1.146 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.097     ; 2.047      ;
; -1.091 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.342      ; 2.431      ;
; -1.087 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.416      ;
; -1.087 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.416      ;
; -1.086 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.342      ; 2.426      ;
; -1.048 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.342      ; 2.388      ;
; -1.037 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.366      ;
; -1.037 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.331      ; 2.366      ;
; -1.011 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 1.929      ;
; -1.011 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 1.929      ;
; -1.011 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 1.929      ;
; -1.011 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.080     ; 1.929      ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                       ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.170 ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.116     ; 0.734      ;
; 0.336  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.116     ; 0.728      ;
; 35.442 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.474      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.580 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.336      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.671 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.245      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.700 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.216      ;
; 35.725 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.191      ;
; 35.881 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 4.035      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.088 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.828      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.137 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.779      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 36.426 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 3.490      ;
; 37.579 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.337      ;
; 37.598 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.318      ;
; 37.620 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.296      ;
; 37.686 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.230      ;
; 37.704 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.212      ;
; 37.749 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.167      ;
; 37.752 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.164      ;
; 37.754 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.162      ;
; 37.771 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.145      ;
; 37.836 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.080      ;
; 37.838 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.078      ;
; 37.847 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.069      ;
; 37.881 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.035      ;
; 37.881 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.035      ;
; 37.884 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.032      ;
; 37.886 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.030      ;
; 37.903 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.013      ;
; 37.905 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 2.011      ;
; 37.936 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.980      ;
; 37.949 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.967      ;
; 37.968 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.948      ;
; 37.970 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.946      ;
; 37.973 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.943      ;
; 38.008 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.908      ;
; 38.013 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.903      ;
; 38.013 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.903      ;
; 38.016 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.900      ;
; 38.018 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.898      ;
; 38.035 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.082     ; 1.881      ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                             ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9994.214 ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 5.425      ;
; 9994.854 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 5.062      ;
; 9994.870 ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 4.769      ;
; 9995.034 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 4.882      ;
; 9995.039 ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 4.600      ;
; 9995.134 ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 4.505      ;
; 9995.180 ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 4.459      ;
; 9995.200 ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 4.439      ;
; 9995.522 ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 4.117      ;
; 9995.660 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 4.256      ;
; 9995.816 ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.823      ;
; 9995.820 ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.819      ;
; 9995.840 ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.799      ;
; 9995.931 ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.708      ;
; 9996.085 ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.554      ;
; 9996.112 ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.527      ;
; 9996.118 ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.521      ;
; 9996.122 ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.517      ;
; 9996.445 ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.359     ; 3.194      ;
; 9996.529 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 3.387      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.603 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.519      ;
; 9996.619 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.081     ; 3.298      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.721 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.152     ; 3.049      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.852 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.270      ;
; 9996.965 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.951      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.200      ; 3.111      ;
; 9997.027 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.889      ;
; 9997.172 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.744      ;
; 9997.267 ; config_camera:u2|i2c:config_camera|END                                                                   ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.276      ; 3.047      ;
; 9997.276 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.640      ;
; 9997.276 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.640      ;
; 9997.276 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.640      ;
; 9997.276 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.640      ;
; 9997.276 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.640      ;
; 9997.276 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.640      ;
; 9997.292 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.624      ;
; 9997.292 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.624      ;
; 9997.292 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.624      ;
; 9997.292 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.624      ;
; 9997.292 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.082     ; 2.624      ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.213 ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.371      ; 0.676      ;
; 0.280  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.371      ; 0.669      ;
; 0.449  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.717      ;
; 0.625  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.893      ;
; 0.657  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.925      ;
; 0.657  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.925      ;
; 0.663  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.931      ;
; 0.665  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.933      ;
; 0.665  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.933      ;
; 0.665  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.933      ;
; 0.665  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.933      ;
; 0.668  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.936      ;
; 0.669  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.937      ;
; 0.683  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.951      ;
; 0.717  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.985      ;
; 0.974  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.242      ;
; 0.981  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.249      ;
; 0.982  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.250      ;
; 0.982  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.250      ;
; 0.982  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.250      ;
; 0.984  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.252      ;
; 0.989  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.257      ;
; 0.991  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.259      ;
; 0.992  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.260      ;
; 0.995  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.263      ;
; 0.996  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.264      ;
; 0.996  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.264      ;
; 0.997  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.265      ;
; 1.000  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.268      ;
; 1.001  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.269      ;
; 1.102  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.370      ;
; 1.103  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.371      ;
; 1.103  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.371      ;
; 1.103  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.371      ;
; 1.107  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.375      ;
; 1.108  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.376      ;
; 1.108  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.376      ;
; 1.108  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.376      ;
; 1.117  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.385      ;
; 1.118  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.386      ;
; 1.121  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.389      ;
; 1.122  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.390      ;
; 1.122  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.390      ;
; 1.123  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.391      ;
; 1.126  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.394      ;
; 1.127  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.395      ;
; 1.228  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.496      ;
; 1.229  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.497      ;
; 1.229  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.497      ;
; 1.233  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.501      ;
; 1.234  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.502      ;
; 1.234  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.502      ;
; 1.243  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.511      ;
; 1.244  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.512      ;
; 1.247  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.515      ;
; 1.248  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.516      ;
; 1.249  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.517      ;
; 1.252  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.520      ;
; 1.354  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.622      ;
; 1.355  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.623      ;
; 1.359  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.627      ;
; 1.360  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.628      ;
; 1.369  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.637      ;
; 1.370  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.638      ;
; 1.374  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.642      ;
; 1.375  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.643      ;
; 1.481  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.749      ;
; 1.486  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.754      ;
; 1.490  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.758      ;
; 1.495  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.763      ;
; 1.500  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.768      ;
; 1.540  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.808      ;
; 1.608  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.876      ;
; 1.731  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.999      ;
; 1.834  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.102      ;
; 1.876  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 2.144      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.085  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.353      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.261  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.529      ;
; 3.402  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.670      ;
; 3.402  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.670      ;
; 3.402  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.670      ;
; 3.402  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.670      ;
; 3.402  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 3.670      ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.360 ; config_camera:u2|index[6]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.018      ;
; 0.362 ; config_camera:u2|index[4]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.020      ;
; 0.375 ; config_camera:u2|index[0]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.033      ;
; 0.401 ; config_camera:u2|i2c:config_camera|SCLK          ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; config_camera:u2|i2c:config_camera|SDO           ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|i2c:config_camera|END                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; config_camera:u2|i_GO                            ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; config_camera:u2|stt.00011                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; config_camera:u2|stt.00110                       ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; config_camera:u2|index[0]                        ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.669      ;
; 0.437 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.704      ;
; 0.440 ; config_camera:u2|stt.00000                       ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.707      ;
; 0.441 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.00000                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.708      ;
; 0.613 ; config_camera:u2|stt.00010                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.880      ;
; 0.616 ; config_camera:u2|stt.00010                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.883      ;
; 0.617 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.885      ;
; 0.644 ; config_camera:u2|index[1]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.302      ;
; 0.647 ; config_camera:u2|stt.00000                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.914      ;
; 0.661 ; config_camera:u2|index[3]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; config_camera:u2|index[4]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.930      ;
; 0.664 ; config_camera:u2|index[6]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.931      ;
; 0.665 ; config_camera:u2|stt.00001                       ; config_camera:u2|stt.00010                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.932      ;
; 0.666 ; config_camera:u2|index[2]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.324      ;
; 0.666 ; config_camera:u2|index[2]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.933      ;
; 0.669 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.937      ;
; 0.669 ; config_camera:u2|index[5]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.936      ;
; 0.678 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.946      ;
; 0.684 ; config_camera:u2|index[0]                        ; config_camera:u2|index[1]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.951      ;
; 0.688 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.956      ;
; 0.689 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.957      ;
; 0.691 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 0.959      ;
; 0.696 ; config_camera:u2|stt.00011                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 0.963      ;
; 0.697 ; config_camera:u2|index[3]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.355      ;
; 0.805 ; config_camera:u2|index[5]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.436      ; 1.463      ;
; 0.812 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.078      ;
; 0.833 ; config_camera:u2|index[1]                        ; config_camera:u2|index[1]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.100      ;
; 0.845 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.113      ;
; 0.876 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|END                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.143      ;
; 0.885 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.079      ; 1.150      ;
; 0.892 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.159      ;
; 0.918 ; config_camera:u2|stt.00100                       ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.184      ;
; 0.919 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00000                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.185      ;
; 0.922 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00010                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.188      ;
; 0.948 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.080      ; 1.214      ;
; 0.961 ; config_camera:u2|stt.00100                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.230      ;
; 0.980 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.248      ;
; 0.981 ; config_camera:u2|index[4]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.248      ;
; 0.983 ; config_camera:u2|index[2]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.250      ;
; 0.988 ; config_camera:u2|index[3]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.255      ;
; 0.993 ; config_camera:u2|index[3]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.260      ;
; 0.996 ; config_camera:u2|index[5]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.263      ;
; 0.997 ; config_camera:u2|index[0]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.264      ;
; 0.998 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.266      ;
; 0.998 ; config_camera:u2|stt.00110                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.265      ;
; 1.002 ; config_camera:u2|index[0]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.269      ;
; 1.003 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.271      ;
; 1.004 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.272      ;
; 1.005 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.273      ;
; 1.007 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.275      ;
; 1.012 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.280      ;
; 1.031 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.298      ;
; 1.040 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.307      ;
; 1.101 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.369      ;
; 1.102 ; config_camera:u2|index[4]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.369      ;
; 1.104 ; config_camera:u2|index[2]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.371      ;
; 1.106 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.374      ;
; 1.109 ; config_camera:u2|index[2]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.376      ;
; 1.114 ; config_camera:u2|index[3]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.381      ;
; 1.123 ; config_camera:u2|index[0]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.390      ;
; 1.124 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.392      ;
; 1.126 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.394      ;
; 1.128 ; config_camera:u2|index[0]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.395      ;
; 1.129 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.397      ;
; 1.131 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.399      ;
; 1.143 ; config_camera:u2|index[1]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.410      ;
; 1.148 ; config_camera:u2|index[1]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.415      ;
; 1.200 ; config_camera:u2|stt.00100                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.467      ;
; 1.218 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.485      ;
; 1.227 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.495      ;
; 1.230 ; config_camera:u2|index[2]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.497      ;
; 1.232 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.500      ;
; 1.237 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.504      ;
; 1.243 ; config_camera:u2|stt.00101                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.510      ;
; 1.244 ; config_camera:u2|stt.00011                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.511      ;
; 1.247 ; config_camera:u2|stt.00010                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.514      ;
; 1.249 ; config_camera:u2|index[0]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.516      ;
; 1.258 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.525      ;
; 1.269 ; config_camera:u2|index[1]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.536      ;
; 1.273 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.540      ;
; 1.274 ; config_camera:u2|index[1]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.541      ;
; 1.282 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.550      ;
; 1.284 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.553      ;
; 1.284 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.553      ;
; 1.284 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.553      ;
; 1.284 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.553      ;
; 1.284 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.553      ;
; 1.284 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.083      ; 1.553      ;
; 1.286 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.081      ; 1.553      ;
; 1.305 ; config_camera:u2|index[6]                        ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.082      ; 1.573      ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'VGA_Ctrl:u5|oVGA_HS'                                                                                            ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.386 ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.097      ; 0.669      ;
; 0.456 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.097      ; 0.739      ;
; 0.565 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.259      ;
; 0.567 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.261      ;
; 0.663 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.929      ;
; 0.663 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 1.368      ;
; 0.664 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.930      ;
; 0.666 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.932      ;
; 0.673 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.097      ; 0.956      ;
; 0.675 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.369      ;
; 0.678 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.944      ;
; 0.686 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.952      ;
; 0.692 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.958      ;
; 0.692 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 0.958      ;
; 0.708 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.402      ;
; 0.715 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.409      ;
; 0.717 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.411      ;
; 0.820 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.514      ;
; 0.822 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.516      ;
; 0.823 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.517      ;
; 0.826 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.092      ;
; 0.841 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.107      ;
; 0.857 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.551      ;
; 0.932 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.626      ;
; 0.966 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.660      ;
; 0.974 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.668      ;
; 0.982 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.248      ;
; 0.990 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.256      ;
; 0.996 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.262      ;
; 0.998 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.264      ;
; 1.001 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.267      ;
; 1.004 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.270      ;
; 1.005 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.271      ;
; 1.010 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.276      ;
; 1.019 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.285      ;
; 1.024 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.290      ;
; 1.077 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.771      ;
; 1.080 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.774      ;
; 1.108 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.374      ;
; 1.114 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 1.808      ;
; 1.119 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.385      ;
; 1.122 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.388      ;
; 1.124 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.390      ;
; 1.125 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.391      ;
; 1.127 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.393      ;
; 1.130 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.396      ;
; 1.131 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.397      ;
; 1.150 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.416      ;
; 1.159 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.425      ;
; 1.161 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 1.866      ;
; 1.229 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.495      ;
; 1.234 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.500      ;
; 1.242 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.097      ; 1.525      ;
; 1.245 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.511      ;
; 1.253 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.519      ;
; 1.253 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 1.958      ;
; 1.256 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.522      ;
; 1.270 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.536      ;
; 1.271 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.537      ;
; 1.276 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.542      ;
; 1.286 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 1.991      ;
; 1.350 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 2.055      ;
; 1.355 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.621      ;
; 1.364 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 2.069      ;
; 1.374 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.640      ;
; 1.377 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.643      ;
; 1.379 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.645      ;
; 1.382 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.648      ;
; 1.386 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.097      ; 1.669      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.660      ;
; 1.397 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.663      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 2.106      ;
; 1.418 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.273      ;
; 1.460 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.108      ; 1.754      ;
; 1.467 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.108      ; 1.761      ;
; 1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.766      ;
; 1.503 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.769      ;
; 1.525 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 2.230      ;
; 1.539 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.394      ;
; 1.541 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 2.246      ;
; 1.542 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.808      ;
; 1.542 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.808      ;
; 1.542 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.808      ;
; 1.542 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.808      ;
; 1.542 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.808      ;
; 1.542 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.080      ; 1.808      ;
; 1.544 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.399      ;
; 1.551 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.519      ; 2.256      ;
; 1.576 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.508      ; 2.270      ;
; 1.665 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.520      ;
; 1.814 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.669      ;
; 1.814 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.669      ;
; 1.814 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.331     ; 1.669      ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_50mhz'                                                                                        ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.402 ; FMS.010                       ; FMS.010            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FMS.011                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; FMS.001                       ; FMS.001            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.669      ;
; 0.406 ; slectMemory[0]                ; slectMemory[0]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 0.674      ;
; 0.622 ; slectMemory[0]                ; led_g0~reg0        ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.082      ; 0.890      ;
; 0.712 ; FMS.100                       ; FMS.010            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.979      ;
; 0.715 ; FMS.100                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.982      ;
; 0.732 ; FMS.100                       ; FMS.001            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 0.999      ;
; 0.762 ; camera_read:u4|pixel_data[2]  ; writedata_sram[2]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.272      ;
; 0.811 ; camera_read:u4|pixel_data[2]  ; data_ram[2]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.321      ;
; 0.828 ; camera_read:u4|pixel_data[0]  ; data_ram[0]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 1.342      ;
; 0.833 ; camera_read:u4|pixel_data[0]  ; writedata_sram[0]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.343      ;
; 0.859 ; camera_read:u4|pixel_data[7]  ; data_ram[7]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.297      ; 1.372      ;
; 0.861 ; camera_read:u4|pixel_data[1]  ; data_ram[1]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 1.375      ;
; 0.878 ; camera_read:u4|pixel_data[3]  ; writedata_sram[3]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.388      ;
; 0.882 ; camera_read:u4|pixel_data[1]  ; writedata_sram[1]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.392      ;
; 0.887 ; camera_read:u4|wraddr[2]      ; address_ram[2]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.414      ;
; 0.894 ; camera_read:u4|pixel_data[6]  ; data_ram[6]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 1.408      ;
; 0.901 ; camera_read:u4|pixel_data[5]  ; data_ram[5]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.266      ; 1.383      ;
; 0.906 ; camera_read:u4|pixel_data[4]  ; writedata_sram[4]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.416      ;
; 0.910 ; camera_read:u4|pixel_data[10] ; writedata_sram[10] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.325      ;
; 0.914 ; camera_read:u4|pixel_data[13] ; writedata_sram[13] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.228      ; 1.358      ;
; 0.922 ; camera_read:u4|pixel_data[6]  ; writedata_sram[6]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.432      ;
; 0.926 ; camera_read:u4|pixel_data[3]  ; data_ram[3]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.436      ;
; 0.926 ; camera_read:u4|pixel_data[5]  ; writedata_sram[5]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.404      ;
; 0.943 ; camera_read:u4|pixel_data[9]  ; data_ram[9]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.362      ;
; 0.956 ; camera_read:u4|pixel_data[15] ; data_ram[15]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.375      ;
; 0.957 ; camera_read:u4|pixel_data[8]  ; writedata_sram[8]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.372      ;
; 0.957 ; camera_read:u4|pixel_data[12] ; data_ram[12]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.376      ;
; 0.958 ; camera_read:u4|pixel_data[9]  ; writedata_sram[9]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.373      ;
; 0.959 ; camera_read:u4|pixel_data[13] ; data_ram[13]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.232      ; 1.407      ;
; 0.960 ; camera_read:u4|pixel_data[11] ; writedata_sram[11] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.375      ;
; 0.965 ; camera_read:u4|pixel_data[14] ; data_ram[14]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.384      ;
; 0.970 ; camera_read:u4|wraddr[11]     ; address_sram[11]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 1.443      ;
; 0.980 ; camera_read:u4|pixel_data[14] ; writedata_sram[14] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.395      ;
; 0.982 ; camera_read:u4|pixel_data[15] ; writedata_sram[15] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.397      ;
; 0.997 ; camera_read:u4|pixel_data[8]  ; data_ram[8]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.416      ;
; 0.999 ; camera_read:u4|wraddr[8]      ; address_ram[8]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.526      ;
; 1.002 ; camera_read:u4|wraddr[3]      ; address_sram[3]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.301      ; 1.519      ;
; 1.007 ; camera_read:u4|pixel_data[11] ; data_ram[11]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.426      ;
; 1.011 ; camera_read:u4|pixel_data[10] ; data_ram[10]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.203      ; 1.430      ;
; 1.016 ; camera_read:u4|pixel_data[4]  ; data_ram[4]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 1.530      ;
; 1.022 ; camera_read:u4|pixel_data[12] ; writedata_sram[12] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.199      ; 1.437      ;
; 1.024 ; camera_read:u4|wraddr[17]     ; address_sram[17]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 1.497      ;
; 1.096 ; camera_read:u4|pixel_data[7]  ; writedata_sram[7]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.294      ; 1.606      ;
; 1.103 ; camera_read:u4|wraddr[1]      ; address_ram[1]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.630      ;
; 1.126 ; camera_read:u4|wraddr[5]      ; address_ram[5]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.653      ;
; 1.137 ; camera_read:u4|wraddr[7]      ; address_ram[7]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.664      ;
; 1.140 ; camera_read:u4|wraddr[4]      ; address_sram[4]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.301      ; 1.657      ;
; 1.153 ; camera_read:u4|wraddr[11]     ; address_ram[11]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.266      ; 1.635      ;
; 1.155 ; camera_read:u4|wraddr[5]      ; address_sram[5]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.309      ; 1.680      ;
; 1.163 ; camera_read:u4|frame_done     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.274      ; 1.653      ;
; 1.165 ; camera_read:u4|frame_done     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.274      ; 1.655      ;
; 1.166 ; camera_read:u4|frame_done     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.274      ; 1.656      ;
; 1.166 ; camera_read:u4|wraddr[10]     ; address_ram[10]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.266      ; 1.648      ;
; 1.166 ; camera_read:u4|wraddr[2]      ; address_sram[2]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.302      ; 1.684      ;
; 1.166 ; camera_read:u4|wraddr[10]     ; address_sram[10]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 1.639      ;
; 1.169 ; camera_read:u4|wraddr[6]      ; address_ram[6]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.696      ;
; 1.202 ; camera_read:u4|wraddr[14]     ; address_sram[14]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.256      ; 1.674      ;
; 1.212 ; camera_read:u4|wraddr[9]      ; address_ram[9]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.266      ; 1.694      ;
; 1.225 ; camera_read:u4|wraddr[9]      ; address_sram[9]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 1.698      ;
; 1.245 ; camera_read:u4|wraddr[8]      ; address_sram[8]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.772      ;
; 1.248 ; camera_read:u4|wraddr[16]     ; address_sram[16]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.256      ; 1.720      ;
; 1.263 ; camera_read:u4|wraddr[15]     ; address_sram[15]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.256      ; 1.735      ;
; 1.277 ; camera_read:u4|wraddr[3]      ; address_ram[3]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.311      ; 1.804      ;
; 1.340 ; camera_read:u4|wraddr[18]     ; address_sram[18]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 1.813      ;
; 1.352 ; camera_read:u4|wraddr[1]      ; address_sram[1]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.302      ; 1.870      ;
; 1.366 ; slectMemory[0]                ; address_sram[8]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.636      ;
; 1.381 ; camera_read:u4|wraddr[6]      ; address_sram[6]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.302      ; 1.899      ;
; 1.421 ; camera_read:u4|wraddr[17]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.246      ; 1.883      ;
; 1.464 ; camera_read:u4|wraddr[0]      ; address_sram[0]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.301      ; 1.981      ;
; 1.478 ; FMS.100                       ; FMS.100            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.745      ;
; 1.521 ; camera_read:u4|wraddr[18]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.246      ; 1.983      ;
; 1.527 ; camera_read:u4|wraddr[12]     ; address_sram[12]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 2.000      ;
; 1.529 ; camera_read:u4|wraddr[16]     ; address_ram[16]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.258      ; 2.003      ;
; 1.536 ; camera_read:u4|wraddr[15]     ; address_ram[15]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.258      ; 2.010      ;
; 1.544 ; camera_read:u4|wraddr[13]     ; address_sram[13]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.257      ; 2.017      ;
; 1.580 ; slectMemory[0]                ; address_ram[7]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.850      ;
; 1.582 ; slectMemory[0]                ; address_ram[1]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.852      ;
; 1.583 ; slectMemory[0]                ; address_ram[5]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.853      ;
; 1.583 ; slectMemory[0]                ; address_ram[2]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.853      ;
; 1.585 ; slectMemory[0]                ; address_ram[11]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.855      ;
; 1.585 ; slectMemory[0]                ; address_ram[9]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.855      ;
; 1.585 ; slectMemory[0]                ; address_ram[0]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.855      ;
; 1.586 ; slectMemory[0]                ; address_ram[10]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.856      ;
; 1.587 ; slectMemory[0]                ; address_ram[6]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.857      ;
; 1.622 ; slectMemory[0]                ; write_ram          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.099      ; 1.907      ;
; 1.625 ; camera_read:u4|wraddr[13]     ; address_ram[13]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.258      ; 2.099      ;
; 1.635 ; FMS.010                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.081      ; 1.902      ;
; 1.645 ; camera_read:u4|frame_done     ; FMS.100            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.274      ; 2.135      ;
; 1.659 ; camera_read:u4|wraddr[13]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.246      ; 2.121      ;
; 1.666 ; camera_read:u4|wraddr[7]      ; address_sram[7]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.302      ; 2.184      ;
; 1.686 ; camera_read:u4|wraddr[17]     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.246      ; 2.148      ;
; 1.689 ; camera_read:u4|wraddr[17]     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.246      ; 2.151      ;
; 1.699 ; slectMemory[0]                ; address_ram[4]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.969      ;
; 1.700 ; slectMemory[0]                ; address_ram[3]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.970      ;
; 1.703 ; camera_read:u4|wraddr[14]     ; address_ram[14]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.258      ; 2.177      ;
; 1.703 ; camera_read:u4|wraddr[16]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.246      ; 2.165      ;
; 1.704 ; slectMemory[0]                ; address_ram[12]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.974      ;
; 1.707 ; slectMemory[0]                ; address_ram[8]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.084      ; 1.977      ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'PCLK_CAMERA'                                                                                                      ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.445 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_half ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.674      ;
; 0.487 ; camera_read:u4|wraddr[18]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.716      ;
; 0.696 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.925      ;
; 0.696 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.925      ;
; 0.701 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.930      ;
; 0.701 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.930      ;
; 0.701 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.930      ;
; 0.701 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.930      ;
; 0.702 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.931      ;
; 0.702 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.931      ;
; 0.703 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.932      ;
; 0.705 ; camera_read:u4|wraddr[17]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.934      ;
; 0.706 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.935      ;
; 0.707 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.936      ;
; 0.730 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.959      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.776 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.011      ;
; 0.778 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_half ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.011      ;
; 0.906 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.135      ;
; 0.906 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.135      ;
; 0.925 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.257      ;
; 0.930 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.262      ;
; 1.007 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.242      ;
; 1.009 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.242      ;
; 1.012 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.247      ;
; 1.013 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.248      ;
; 1.014 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.247      ;
; 1.014 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.249      ;
; 1.015 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.248      ;
; 1.016 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.249      ;
; 1.016 ; camera_read:u4|wraddr[17]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.251      ;
; 1.024 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.257      ;
; 1.025 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.258      ;
; 1.028 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.263      ;
; 1.029 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.262      ;
; 1.029 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.262      ;
; 1.030 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.263      ;
; 1.030 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.263      ;
; 1.033 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.268      ;
; 1.034 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.267      ;
; 1.035 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.268      ;
; 1.036 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.368      ;
; 1.041 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.373      ;
; 1.051 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.383      ;
; 1.051 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.383      ;
; 1.056 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.388      ;
; 1.056 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.388      ;
; 1.123 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.352      ;
; 1.128 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.363      ;
; 1.130 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.363      ;
; 1.133 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.368      ;
; 1.133 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.368      ;
; 1.134 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.369      ;
; 1.135 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.368      ;
; 1.135 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.370      ;
; 1.136 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.369      ;
; 1.137 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.370      ;
; 1.138 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.373      ;
; 1.139 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.374      ;
; 1.140 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.375      ;
; 1.141 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.374      ;
; 1.142 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.375      ;
; 1.151 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.384      ;
; 1.155 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.388      ;
; 1.156 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.389      ;
; 1.156 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.389      ;
; 1.160 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.393      ;
; 1.161 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.047      ; 1.394      ;
; 1.162 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.494      ;
; 1.163 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.495      ;
; 1.167 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.499      ;
; 1.168 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.500      ;
; 1.177 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.509      ;
; 1.177 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.509      ;
; 1.178 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.510      ;
; 1.182 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.514      ;
; 1.182 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.514      ;
; 1.183 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.146      ; 1.515      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.209 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.092      ; 1.487      ;
; 1.227 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.462      ;
; 1.227 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.462      ;
; 1.232 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.049      ; 1.467      ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                  ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 3.013 ; writedata_sram[6]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[6]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.695      ;
; 3.014 ; writedata_sram[7]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[7]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.696      ;
; 3.014 ; writedata_sram[4]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[4]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.696      ;
; 3.034 ; address_sram[17]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[17]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.717      ;
; 3.034 ; address_sram[16]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[16]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.717      ;
; 3.034 ; address_sram[6]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[6]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.717      ;
; 3.035 ; address_sram[15]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[15]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.718      ;
; 3.035 ; address_sram[14]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[14]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.718      ;
; 3.035 ; address_sram[9]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[9]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.718      ;
; 3.035 ; address_sram[4]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[4]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.718      ;
; 3.035 ; address_sram[2]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[2]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.718      ;
; 3.035 ; address_sram[5]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[5]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.718      ;
; 3.036 ; address_sram[3]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[3]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.719      ;
; 3.037 ; address_sram[0]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[0]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.720      ;
; 3.148 ; data_ram[0]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.244     ; 1.226      ;
; 3.158 ; address_sram[7]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[7]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.841      ;
; 3.159 ; address_sram[11]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[11]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.842      ;
; 3.168 ; writedata_sram[9]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[9]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.850      ;
; 3.177 ; writedata_sram[0]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[0]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.860      ;
; 3.180 ; writedata_sram[5]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[5]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.863      ;
; 3.180 ; writedata_sram[3]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[3]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.863      ;
; 3.182 ; writedata_sram[1]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[1]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.865      ;
; 3.184 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.254      ;
; 3.191 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.252      ;
; 3.194 ; writedata_sram[8]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[8]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.876      ;
; 3.197 ; writedata_sram[15] ; sram:u3|sram_sram_0:sram_0|writedata_reg[15]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.879      ;
; 3.203 ; data_ram[12]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.247     ; 1.278      ;
; 3.206 ; address_sram[12]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[12]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.888      ;
; 3.206 ; writedata_sram[12] ; sram:u3|sram_sram_0:sram_0|writedata_reg[12]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.889      ;
; 3.206 ; writedata_sram[2]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[2]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.889      ;
; 3.218 ; address_sram[1]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[1]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.900      ;
; 3.219 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.289      ;
; 3.231 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.292      ;
; 3.238 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.245     ; 1.315      ;
; 3.240 ; address_ram[6]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.310      ;
; 3.241 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 1.300      ;
; 3.244 ; data_ram[3]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 1.311      ;
; 3.246 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.316      ;
; 3.247 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.317      ;
; 3.267 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.328      ;
; 3.285 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.355      ;
; 3.286 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.356      ;
; 3.289 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.350      ;
; 3.301 ; writedata_sram[11] ; sram:u3|sram_sram_0:sram_0|writedata_reg[11]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 0.984      ;
; 3.302 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.363      ;
; 3.310 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.371      ;
; 3.314 ; address_ram[15]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[2]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 0.996      ;
; 3.333 ; address_ram[3]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.403      ;
; 3.335 ; writedata_sram[14] ; sram:u3|sram_sram_0:sram_0|writedata_reg[14]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 1.018      ;
; 3.338 ; writedata_sram[10] ; sram:u3|sram_sram_0:sram_0|writedata_reg[10]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 1.021      ;
; 3.342 ; writedata_sram[13] ; sram:u3|sram_sram_0:sram_0|writedata_reg[13]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.603     ; 1.025      ;
; 3.343 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.413      ;
; 3.367 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.428      ;
; 3.376 ; address_sram[13]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[13]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 1.058      ;
; 3.376 ; address_ram[13]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[0]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 1.058      ;
; 3.380 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.450      ;
; 3.395 ; address_sram[18]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[18]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.604     ; 1.077      ;
; 3.478 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.546      ;
; 3.488 ; address_sram[8]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[8]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.613     ; 1.161      ;
; 3.494 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.251     ; 1.565      ;
; 3.499 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 1.562      ;
; 3.499 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.250     ; 1.571      ;
; 3.502 ; address_ram[5]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.251     ; 1.573      ;
; 3.509 ; data_ram[15]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.241     ; 1.590      ;
; 3.510 ; address_ram[3]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.250     ; 1.582      ;
; 3.513 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.248     ; 1.587      ;
; 3.518 ; data_ram[6]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a102~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.255     ; 1.585      ;
; 3.519 ; data_ram[7]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.242     ; 1.599      ;
; 3.520 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.251     ; 1.591      ;
; 3.522 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.251     ; 1.593      ;
; 3.523 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.250     ; 1.595      ;
; 3.525 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 1.588      ;
; 3.525 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 1.590      ;
; 3.528 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 1.584      ;
; 3.530 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a61~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 1.583      ;
; 3.533 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.601      ;
; 3.535 ; data_ram[5]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.243     ; 1.614      ;
; 3.535 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a58~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 1.597      ;
; 3.536 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.248     ; 1.610      ;
; 3.536 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.604      ;
; 3.539 ; data_ram[14]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a126~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.240     ; 1.621      ;
; 3.539 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a41~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 1.598      ;
; 3.541 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.250     ; 1.613      ;
; 3.541 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.248     ; 1.615      ;
; 3.541 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.248     ; 1.615      ;
; 3.542 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a40~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.260     ; 1.604      ;
; 3.542 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 1.605      ;
; 3.544 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 1.603      ;
; 3.544 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.251     ; 1.615      ;
; 3.547 ; data_ram[7]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.249     ; 1.620      ;
; 3.549 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.261     ; 1.610      ;
; 3.549 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.252     ; 1.619      ;
; 3.550 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 1.609      ;
; 3.554 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.257     ; 1.619      ;
; 3.556 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 1.619      ;
; 3.558 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a113~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.259     ; 1.621      ;
; 3.558 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.263     ; 1.617      ;
; 3.559 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.266     ; 1.615      ;
; 3.560 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.250     ; 1.632      ;
; 3.560 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.254     ; 1.628      ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 0.605 ns




+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                             ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note                                                          ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
; 182.92 MHz ; 182.92 MHz      ; clock_50mhz                                    ;                                                               ;
; 190.73 MHz ; 190.73 MHz      ; u1|altpll_component|auto_generated|pll1|clk[3] ;                                                               ;
; 240.79 MHz ; 240.79 MHz      ; u1|altpll_component|auto_generated|pll1|clk[2] ;                                                               ;
; 395.1 MHz  ; 250.0 MHz       ; PCLK_CAMERA                                    ; limit due to minimum period restriction (max I/O toggle rate) ;
; 395.73 MHz ; 395.73 MHz      ; VGA_Ctrl:u5|oVGA_HS                            ;                                                               ;
+------------+-----------------+------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                        ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; clock_50mhz                                    ; -7.238   ; -366.369      ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; -1.678   ; -560.439      ;
; PCLK_CAMERA                                    ; -1.531   ; -36.869       ;
; VGA_Ctrl:u5|oVGA_HS                            ; -1.527   ; -17.014       ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.012    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 9994.757 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.306 ; -0.306        ;
; VGA_Ctrl:u5|oVGA_HS                            ; 0.339  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.353  ; 0.000         ;
; clock_50mhz                                    ; 0.354  ; 0.000         ;
; PCLK_CAMERA                                    ; 0.398  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.636  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; PCLK_CAMERA                                    ; -3.000   ; -51.830       ;
; VGA_Ctrl:u5|oVGA_HS                            ; -1.285   ; -15.420       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.351    ; 0.000         ;
; clock_50mhz                                    ; 9.779    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 19.710   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 4999.710 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_50mhz'                                                                                       ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node          ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+
; -7.238 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.484      ;
; -7.234 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.480      ;
; -7.204 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.450      ;
; -7.160 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.619     ; 6.030      ;
; -7.140 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.395      ;
; -7.132 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.387      ;
; -7.129 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.619     ; 5.999      ;
; -7.128 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.383      ;
; -7.120 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.366      ;
; -7.098 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.353      ;
; -7.093 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.339      ;
; -7.090 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.345      ;
; -7.078 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.620     ; 5.947      ;
; -7.068 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.619     ; 5.938      ;
; -7.063 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.309      ;
; -7.060 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.305      ;
; -7.056 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.301      ;
; -7.054 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.616     ; 5.927      ;
; -7.047 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.293      ;
; -7.043 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.289      ;
; -7.041 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.290      ;
; -7.037 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.286      ;
; -7.026 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.271      ;
; -7.025 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.274      ;
; -7.021 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.270      ;
; -7.013 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.259      ;
; -7.013 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.259      ;
; -7.012 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.257      ;
; -7.007 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.253      ;
; -7.007 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.256      ;
; -6.996 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.241      ;
; -6.992 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.237      ;
; -6.991 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.240      ;
; -6.989 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.244      ;
; -6.988 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.237      ;
; -6.985 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.240      ;
; -6.981 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.227      ;
; -6.972 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.221      ;
; -6.968 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.217      ;
; -6.962 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.610     ; 5.841      ;
; -6.962 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.207      ;
; -6.962 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.207      ;
; -6.955 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.210      ;
; -6.942 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.187      ;
; -6.938 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.187      ;
; -6.938 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.187      ;
; -6.923 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.172      ;
; -6.915 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.160      ;
; -6.907 ; VGA_Ctrl:u5|V_Cont[3]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.162      ;
; -6.907 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.156      ;
; -6.903 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.158      ;
; -6.896 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.145      ;
; -6.890 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.620     ; 5.759      ;
; -6.886 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.620     ; 5.755      ;
; -6.884 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.129      ;
; -6.880 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.126      ;
; -6.880 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.129      ;
; -6.877 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.619     ; 5.747      ;
; -6.875 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.613     ; 5.751      ;
; -6.875 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.130      ;
; -6.873 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.118      ;
; -6.871 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.616     ; 5.744      ;
; -6.871 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.126      ;
; -6.869 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.114      ;
; -6.862 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.111      ;
; -6.860 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[11] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.106      ;
; -6.856 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[11] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.102      ;
; -6.855 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.616     ; 5.728      ;
; -6.851 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.616     ; 5.724      ;
; -6.851 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.620     ; 5.720      ;
; -6.851 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.100      ;
; -6.847 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.096      ;
; -6.844 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.099      ;
; -6.839 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.084      ;
; -6.838 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.084      ;
; -6.834 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.079      ;
; -6.831 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.237     ; 6.083      ;
; -6.829 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.074      ;
; -6.829 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.616     ; 5.702      ;
; -6.826 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.620     ; 5.695      ;
; -6.826 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.072      ;
; -6.826 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[11] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.072      ;
; -6.819 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.610     ; 5.698      ;
; -6.817 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.066      ;
; -6.812 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.061      ;
; -6.810 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.059      ;
; -6.803 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.048      ;
; -6.802 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[10]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.057      ;
; -6.802 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.616     ; 5.675      ;
; -6.799 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.237     ; 6.051      ;
; -6.794 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.043      ;
; -6.791 ; VGA_Ctrl:u5|V_Cont[4]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.037      ;
; -6.790 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.243     ; 6.036      ;
; -6.787 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.032      ;
; -6.784 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.033      ;
; -6.775 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.244     ; 6.020      ;
; -6.768 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.017      ;
; -6.763 ; VGA_Ctrl:u5|V_Cont[3]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.240     ; 6.012      ;
; -6.758 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.013      ;
; -6.752 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[10]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.234     ; 6.007      ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                ;
+--------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node       ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; -1.678 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.560     ; 4.098      ;
; -1.646 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a150~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.525     ; 4.101      ;
; -1.635 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a144~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.516     ; 4.099      ;
; -1.618 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 4.075      ;
; -1.606 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a142~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.564     ; 4.022      ;
; -1.591 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a142~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.564     ; 4.007      ;
; -1.589 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a139~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.550     ; 4.019      ;
; -1.574 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a139~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.550     ; 4.004      ;
; -1.565 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.544     ; 4.001      ;
; -1.565 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.539     ; 4.006      ;
; -1.565 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.544     ; 4.001      ;
; -1.564 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.558     ; 3.986      ;
; -1.564 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.553     ; 3.991      ;
; -1.564 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.558     ; 3.986      ;
; -1.553 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.560     ; 3.973      ;
; -1.537 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.531     ; 3.986      ;
; -1.537 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.991      ;
; -1.537 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.531     ; 3.986      ;
; -1.530 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a159~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.561     ; 3.949      ;
; -1.525 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.551     ; 3.954      ;
; -1.525 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.546     ; 3.959      ;
; -1.525 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.551     ; 3.954      ;
; -1.520 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.560     ; 3.940      ;
; -1.520 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.555     ; 3.945      ;
; -1.520 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.560     ; 3.940      ;
; -1.517 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.548     ; 3.949      ;
; -1.517 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.543     ; 3.954      ;
; -1.517 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.548     ; 3.949      ;
; -1.513 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.535     ; 3.958      ;
; -1.513 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.530     ; 3.963      ;
; -1.513 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.535     ; 3.958      ;
; -1.512 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.568     ; 3.924      ;
; -1.507 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.546     ; 3.941      ;
; -1.507 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.541     ; 3.946      ;
; -1.507 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.546     ; 3.941      ;
; -1.505 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a155~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.962      ;
; -1.502 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.544     ; 3.938      ;
; -1.502 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.539     ; 3.943      ;
; -1.502 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.544     ; 3.938      ;
; -1.501 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a145~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.532     ; 3.949      ;
; -1.501 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.558     ; 3.923      ;
; -1.501 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.553     ; 3.928      ;
; -1.501 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.558     ; 3.923      ;
; -1.497 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.951      ;
; -1.497 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.521     ; 3.956      ;
; -1.497 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.951      ;
; -1.494 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a149~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.529     ; 3.945      ;
; -1.493 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a150~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.525     ; 3.948      ;
; -1.492 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a154~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.577     ; 3.895      ;
; -1.492 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.949      ;
; -1.482 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.542     ; 3.920      ;
; -1.482 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.537     ; 3.925      ;
; -1.482 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.542     ; 3.920      ;
; -1.482 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a144~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.516     ; 3.946      ;
; -1.481 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.568     ; 3.893      ;
; -1.481 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.934      ;
; -1.481 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.563     ; 3.898      ;
; -1.481 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.568     ; 3.893      ;
; -1.481 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.522     ; 3.939      ;
; -1.481 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.527     ; 3.934      ;
; -1.480 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.536     ; 3.924      ;
; -1.480 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.531     ; 3.929      ;
; -1.480 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.536     ; 3.924      ;
; -1.478 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a156~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.526     ; 3.932      ;
; -1.474 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.514     ; 3.940      ;
; -1.474 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.509     ; 3.945      ;
; -1.474 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.514     ; 3.940      ;
; -1.472 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.929      ;
; -1.472 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.518     ; 3.934      ;
; -1.472 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.523     ; 3.929      ;
; -1.469 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.522     ; 3.927      ;
; -1.469 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.517     ; 3.932      ;
; -1.469 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.522     ; 3.927      ;
; -1.467 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a152~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.516     ; 3.931      ;
; -1.462 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.551     ; 3.891      ;
; -1.462 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.546     ; 3.896      ;
; -1.462 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.551     ; 3.891      ;
; -1.456 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.520     ; 3.916      ;
; -1.456 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.515     ; 3.921      ;
; -1.456 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.520     ; 3.916      ;
; -1.455 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.560     ; 3.875      ;
; -1.454 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.548     ; 3.886      ;
; -1.454 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.543     ; 3.891      ;
; -1.454 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.548     ; 3.886      ;
; -1.453 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a13~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.554     ; 3.879      ;
; -1.450 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.535     ; 3.895      ;
; -1.450 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.530     ; 3.900      ;
; -1.450 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.535     ; 3.895      ;
; -1.445 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a13~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.554     ; 3.871      ;
; -1.445 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a13~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.549     ; 3.876      ;
; -1.445 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a13~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.554     ; 3.871      ;
; -1.444 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.546     ; 3.878      ;
; -1.444 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.541     ; 3.883      ;
; -1.444 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.546     ; 3.878      ;
; -1.443 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.535     ; 3.888      ;
; -1.443 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.530     ; 3.893      ;
; -1.443 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.535     ; 3.888      ;
; -1.441 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a8~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.533     ; 3.888      ;
; -1.441 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a8~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.528     ; 3.893      ;
; -1.441 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a8~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -2.533     ; 3.888      ;
+--------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'PCLK_CAMERA'                                                                                                           ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -1.531 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.503      ;
; -1.462 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.434      ;
; -1.441 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.413      ;
; -1.423 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.395      ;
; -1.415 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.387      ;
; -1.386 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.358      ;
; -1.346 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.318      ;
; -1.346 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.318      ;
; -1.325 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.297      ;
; -1.325 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.297      ;
; -1.307 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.279      ;
; -1.307 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.279      ;
; -1.299 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.271      ;
; -1.278 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.250      ;
; -1.270 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.242      ;
; -1.236 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.208      ;
; -1.230 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.202      ;
; -1.230 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.202      ;
; -1.209 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.181      ;
; -1.209 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.181      ;
; -1.204 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.176      ;
; -1.191 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.163      ;
; -1.191 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.163      ;
; -1.189 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.161      ;
; -1.183 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.155      ;
; -1.162 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.134      ;
; -1.162 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.134      ;
; -1.161 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 2.137      ;
; -1.154 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.126      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.138 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.066      ;
; -1.132 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 2.108      ;
; -1.120 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.092      ;
; -1.116 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.088      ;
; -1.114 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.086      ;
; -1.114 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.086      ;
; -1.112 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.073     ; 2.058      ;
; -1.098 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_data[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.040     ; 2.077      ;
; -1.095 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.040     ; 2.074      ;
; -1.093 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.065      ;
; -1.093 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.065      ;
; -1.088 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.060      ;
; -1.087 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.059      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.083 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.091     ; 2.011      ;
; -1.075 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.047      ;
; -1.075 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.047      ;
; -1.073 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.045      ;
; -1.071 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 2.047      ;
; -1.067 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.039      ;
; -1.057 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 2.033      ;
; -1.050 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 2.026      ;
; -1.046 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.018      ;
; -1.046 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.018      ;
; -1.045 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 2.021      ;
; -1.044 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.016      ;
; -1.038 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 2.010      ;
; -1.016 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 1.992      ;
; -1.004 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.976      ;
; -1.000 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.972      ;
; -1.000 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.972      ;
; -0.998 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.970      ;
; -0.998 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.970      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.993 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.099     ; 1.913      ;
; -0.977 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.949      ;
; -0.977 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.949      ;
; -0.972 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.944      ;
; -0.971 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.943      ;
; -0.970 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.942      ;
; -0.959 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.931      ;
; -0.959 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.931      ;
; -0.957 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.047     ; 1.929      ;
; -0.955 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 1.931      ;
; -0.955 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 1.931      ;
; -0.945 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[8]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.041     ; 1.923      ;
; -0.942 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_data[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 1.918      ;
; -0.942 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_data[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 1.918      ;
; -0.942 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_data[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.043     ; 1.918      ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'VGA_Ctrl:u5|oVGA_HS'                                                                                             ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.527 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.454      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.500 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.427      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.414 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.341      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.325 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.876      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.287 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.214      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.243 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.170      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.198 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.125      ;
; -1.166 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.454      ;
; -1.166 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.454      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.161 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.448     ; 1.712      ;
; -1.139 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.427      ;
; -1.139 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.427      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.095 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 2.022      ;
; -1.053 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.341      ;
; -1.053 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.341      ;
; -0.964 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.087     ; 1.876      ;
; -0.964 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.087     ; 1.876      ;
; -0.939 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.298      ; 2.236      ;
; -0.935 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.298      ; 2.232      ;
; -0.926 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.214      ;
; -0.926 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.214      ;
; -0.905 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.298      ; 2.202      ;
; -0.882 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.170      ;
; -0.882 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.289      ; 2.170      ;
; -0.837 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 1.764      ;
; -0.837 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 1.764      ;
; -0.837 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 1.764      ;
; -0.837 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.072     ; 1.764      ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.012  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; 0.003      ; 0.653      ;
; 0.506  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; 0.003      ; 0.659      ;
; 35.847 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.079      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.908 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.018      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 35.988 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.938      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.027 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.899      ;
; 36.091 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.835      ;
; 36.230 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.696      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.402 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.524      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.448 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.478      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 36.687 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 3.239      ;
; 37.787 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.139      ;
; 37.853 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.073      ;
; 37.877 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 2.049      ;
; 37.927 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.999      ;
; 37.948 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.978      ;
; 37.980 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.946      ;
; 37.993 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.933      ;
; 37.994 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.932      ;
; 38.022 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.904      ;
; 38.064 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.862      ;
; 38.067 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.859      ;
; 38.073 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.853      ;
; 38.096 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.830      ;
; 38.097 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.829      ;
; 38.109 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.817      ;
; 38.110 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.816      ;
; 38.117 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.809      ;
; 38.138 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.788      ;
; 38.139 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.787      ;
; 38.169 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.757      ;
; 38.180 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.746      ;
; 38.183 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.743      ;
; 38.186 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.740      ;
; 38.208 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.718      ;
; 38.212 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.714      ;
; 38.213 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.713      ;
; 38.225 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.701      ;
; 38.226 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.700      ;
; 38.254 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 1.672      ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                              ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9994.757 ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 4.927      ;
; 9995.281 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.074     ; 4.644      ;
; 9995.325 ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 4.359      ;
; 9995.439 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.074     ; 4.486      ;
; 9995.474 ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 4.210      ;
; 9995.568 ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 4.116      ;
; 9995.604 ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 4.080      ;
; 9995.661 ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 4.023      ;
; 9995.949 ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.735      ;
; 9996.106 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.074     ; 3.819      ;
; 9996.183 ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.501      ;
; 9996.187 ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.497      ;
; 9996.189 ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.495      ;
; 9996.366 ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.318      ;
; 9996.426 ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.258      ;
; 9996.433 ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.251      ;
; 9996.433 ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.251      ;
; 9996.502 ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 3.182      ;
; 9996.732 ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.315     ; 2.952      ;
; 9996.859 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.074     ; 3.066      ;
; 9996.943 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.983      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9996.954 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 3.152      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.029 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.139     ; 2.763      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.181 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.925      ;
; 9997.245 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.681      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.175      ; 2.790      ;
; 9997.336 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.590      ;
; 9997.461 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.465      ;
; 9997.516 ; config_camera:u2|i2c:config_camera|END                                                                   ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.241      ; 2.755      ;
; 9997.520 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.406      ;
; 9997.520 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.406      ;
; 9997.520 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.406      ;
; 9997.520 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.406      ;
; 9997.520 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.406      ;
; 9997.520 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.406      ;
; 9997.532 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.394      ;
; 9997.532 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.394      ;
; 9997.532 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.394      ;
; 9997.532 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.394      ;
; 9997.532 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.073     ; 2.394      ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.306 ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.434      ; 0.612      ;
; 0.179  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.434      ; 0.597      ;
; 0.406  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.650      ;
; 0.578  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.822      ;
; 0.600  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.844      ;
; 0.602  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.846      ;
; 0.606  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.850      ;
; 0.607  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.851      ;
; 0.609  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.853      ;
; 0.609  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.853      ;
; 0.609  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.853      ;
; 0.611  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.855      ;
; 0.611  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.855      ;
; 0.626  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.870      ;
; 0.652  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.896      ;
; 0.888  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.132      ;
; 0.889  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.133      ;
; 0.893  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.137      ;
; 0.894  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.138      ;
; 0.895  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.139      ;
; 0.896  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.140      ;
; 0.896  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.140      ;
; 0.896  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.140      ;
; 0.899  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.899  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.899  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.143      ;
; 0.905  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.149      ;
; 0.906  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.150      ;
; 0.910  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.154      ;
; 0.910  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.154      ;
; 0.992  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.236      ;
; 0.995  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.239      ;
; 0.995  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.239      ;
; 0.995  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.239      ;
; 1.003  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.247      ;
; 1.004  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.248      ;
; 1.005  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.249      ;
; 1.006  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.250      ;
; 1.006  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.250      ;
; 1.006  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.250      ;
; 1.009  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.253      ;
; 1.009  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.253      ;
; 1.015  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.259      ;
; 1.016  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.260      ;
; 1.020  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.264      ;
; 1.020  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.264      ;
; 1.102  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.346      ;
; 1.105  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.349      ;
; 1.105  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.349      ;
; 1.113  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.357      ;
; 1.114  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.358      ;
; 1.115  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.359      ;
; 1.116  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.360      ;
; 1.116  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.360      ;
; 1.119  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.363      ;
; 1.125  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.369      ;
; 1.126  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.370      ;
; 1.130  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.374      ;
; 1.212  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.456      ;
; 1.215  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.459      ;
; 1.223  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.467      ;
; 1.224  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.468      ;
; 1.225  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.469      ;
; 1.226  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.470      ;
; 1.235  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.479      ;
; 1.236  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.480      ;
; 1.325  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.569      ;
; 1.335  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.579      ;
; 1.336  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.580      ;
; 1.346  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.590      ;
; 1.372  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.616      ;
; 1.386  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.630      ;
; 1.484  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.728      ;
; 1.593  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.837      ;
; 1.688  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.932      ;
; 1.690  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.934      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.805  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.049      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 2.961  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.205      ;
; 3.107  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.351      ;
; 3.107  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.351      ;
; 3.107  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.351      ;
; 3.107  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.351      ;
; 3.107  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 3.351      ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'VGA_Ctrl:u5|oVGA_HS'                                                                                             ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.339 ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.087      ; 0.597      ;
; 0.411 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.087      ; 0.669      ;
; 0.520 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.139      ;
; 0.529 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.148      ;
; 0.606 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.849      ;
; 0.606 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.849      ;
; 0.608 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.851      ;
; 0.614 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.087      ; 0.872      ;
; 0.615 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.234      ;
; 0.619 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.862      ;
; 0.626 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.869      ;
; 0.631 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.874      ;
; 0.632 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 0.875      ;
; 0.634 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 1.262      ;
; 0.652 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.271      ;
; 0.653 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.272      ;
; 0.676 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.295      ;
; 0.743 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.362      ;
; 0.745 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.364      ;
; 0.751 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.370      ;
; 0.765 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.008      ;
; 0.778 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.021      ;
; 0.798 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.417      ;
; 0.846 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.465      ;
; 0.884 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.503      ;
; 0.892 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.135      ;
; 0.894 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.137      ;
; 0.899 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.142      ;
; 0.907 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.150      ;
; 0.907 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.150      ;
; 0.910 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.153      ;
; 0.911 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.530      ;
; 0.912 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.155      ;
; 0.918 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.161      ;
; 0.919 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.162      ;
; 0.930 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.173      ;
; 0.974 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.593      ;
; 0.976 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.595      ;
; 1.002 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.245      ;
; 1.006 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.249      ;
; 1.009 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.252      ;
; 1.011 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.254      ;
; 1.017 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.260      ;
; 1.017 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.260      ;
; 1.020 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.263      ;
; 1.022 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.265      ;
; 1.036 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.655      ;
; 1.040 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.283      ;
; 1.064 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.307      ;
; 1.077 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 1.705      ;
; 1.101 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.344      ;
; 1.112 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.355      ;
; 1.116 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.359      ;
; 1.121 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.087      ; 1.379      ;
; 1.130 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.373      ;
; 1.132 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.375      ;
; 1.133 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 1.761      ;
; 1.134 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.377      ;
; 1.139 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.382      ;
; 1.150 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.393      ;
; 1.188 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 1.816      ;
; 1.211 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.454      ;
; 1.215 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 1.843      ;
; 1.229 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.472      ;
; 1.231 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.474      ;
; 1.240 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.483      ;
; 1.242 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.485      ;
; 1.249 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.492      ;
; 1.255 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 1.883      ;
; 1.274 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.087      ; 1.532      ;
; 1.277 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.159      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.287 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.530      ;
; 1.312 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 1.931      ;
; 1.329 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.096      ; 1.596      ;
; 1.335 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.096      ; 1.602      ;
; 1.339 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.582      ;
; 1.341 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.584      ;
; 1.376 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.258      ;
; 1.387 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.269      ;
; 1.394 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 2.022      ;
; 1.402 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 2.030      ;
; 1.408 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.457      ; 2.036      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.655      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.655      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.655      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.655      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.655      ;
; 1.412 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.072      ; 1.655      ;
; 1.448 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.448      ; 2.067      ;
; 1.486 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.368      ;
; 1.650 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.532      ;
; 1.650 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.532      ;
; 1.650 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.289     ; 1.532      ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.353 ; config_camera:u2|i2c:config_camera|SCLK          ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; config_camera:u2|i2c:config_camera|SDO           ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|i2c:config_camera|END                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; config_camera:u2|i_GO                            ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; config_camera:u2|stt.00011                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; config_camera:u2|stt.00110                       ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; config_camera:u2|index[0]                        ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.597      ;
; 0.367 ; config_camera:u2|index[6]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.957      ;
; 0.369 ; config_camera:u2|index[4]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.959      ;
; 0.373 ; config_camera:u2|index[0]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 0.963      ;
; 0.395 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.639      ;
; 0.406 ; config_camera:u2|stt.00000                       ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.650      ;
; 0.406 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.00000                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.650      ;
; 0.571 ; config_camera:u2|stt.00010                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.815      ;
; 0.573 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.817      ;
; 0.574 ; config_camera:u2|stt.00010                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.818      ;
; 0.592 ; config_camera:u2|stt.00000                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.836      ;
; 0.605 ; config_camera:u2|index[3]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; config_camera:u2|index[6]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.850      ;
; 0.607 ; config_camera:u2|index[4]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.850      ;
; 0.609 ; config_camera:u2|stt.00001                       ; config_camera:u2|stt.00010                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.853      ;
; 0.610 ; config_camera:u2|index[2]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.853      ;
; 0.611 ; config_camera:u2|index[5]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.854      ;
; 0.612 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.856      ;
; 0.618 ; config_camera:u2|index[1]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 1.208      ;
; 0.620 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.864      ;
; 0.626 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.870      ;
; 0.628 ; config_camera:u2|index[0]                        ; config_camera:u2|index[1]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.871      ;
; 0.630 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.874      ;
; 0.631 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.875      ;
; 0.636 ; config_camera:u2|index[2]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 1.226      ;
; 0.637 ; config_camera:u2|stt.00011                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 0.881      ;
; 0.665 ; config_camera:u2|index[3]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 1.255      ;
; 0.730 ; config_camera:u2|index[5]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.389      ; 1.320      ;
; 0.749 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 0.992      ;
; 0.770 ; config_camera:u2|index[1]                        ; config_camera:u2|index[1]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.013      ;
; 0.789 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.033      ;
; 0.813 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.071      ; 1.055      ;
; 0.815 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|END                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.058      ;
; 0.819 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.062      ;
; 0.849 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00000                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.092      ;
; 0.850 ; config_camera:u2|stt.00100                       ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.093      ;
; 0.851 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00010                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.094      ;
; 0.872 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.115      ;
; 0.875 ; config_camera:u2|stt.00100                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.119      ;
; 0.887 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.131      ;
; 0.893 ; config_camera:u2|index[4]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.136      ;
; 0.893 ; config_camera:u2|index[3]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.136      ;
; 0.894 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.138      ;
; 0.897 ; config_camera:u2|index[2]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.140      ;
; 0.899 ; config_camera:u2|index[5]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.142      ;
; 0.901 ; config_camera:u2|index[0]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.144      ;
; 0.901 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.145      ;
; 0.904 ; config_camera:u2|index[3]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.147      ;
; 0.909 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.153      ;
; 0.911 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.155      ;
; 0.912 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.156      ;
; 0.912 ; config_camera:u2|index[0]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.155      ;
; 0.915 ; config_camera:u2|stt.00110                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.159      ;
; 0.916 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.160      ;
; 0.920 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.164      ;
; 0.924 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.168      ;
; 0.933 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.177      ;
; 0.992 ; config_camera:u2|index[4]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.235      ;
; 0.993 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.237      ;
; 0.996 ; config_camera:u2|index[2]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.239      ;
; 1.003 ; config_camera:u2|index[3]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.246      ;
; 1.004 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.248      ;
; 1.007 ; config_camera:u2|index[2]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.250      ;
; 1.011 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.255      ;
; 1.011 ; config_camera:u2|index[0]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.254      ;
; 1.015 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.259      ;
; 1.022 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.266      ;
; 1.022 ; config_camera:u2|index[0]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.265      ;
; 1.026 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.270      ;
; 1.041 ; config_camera:u2|index[1]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.284      ;
; 1.055 ; config_camera:u2|index[1]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.298      ;
; 1.092 ; config_camera:u2|stt.00100                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.336      ;
; 1.103 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.347      ;
; 1.106 ; config_camera:u2|index[2]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.349      ;
; 1.109 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.353      ;
; 1.114 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.358      ;
; 1.121 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.364      ;
; 1.121 ; config_camera:u2|index[0]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.364      ;
; 1.139 ; config_camera:u2|stt.00010                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.383      ;
; 1.140 ; config_camera:u2|stt.00101                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.384      ;
; 1.145 ; config_camera:u2|stt.00011                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.389      ;
; 1.151 ; config_camera:u2|index[1]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.394      ;
; 1.156 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.399      ;
; 1.165 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.409      ;
; 1.165 ; config_camera:u2|index[1]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.408      ;
; 1.180 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.072      ; 1.423      ;
; 1.184 ; config_camera:u2|stt.00001                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.428      ;
; 1.187 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.073      ; 1.431      ;
; 1.190 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.436      ;
; 1.190 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.436      ;
; 1.190 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.436      ;
; 1.190 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.436      ;
; 1.190 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.436      ;
; 1.190 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.075      ; 1.436      ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_50mhz'                                                                                         ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.354 ; FMS.010                       ; FMS.010            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FMS.011                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; FMS.001                       ; FMS.001            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.597      ;
; 0.364 ; slectMemory[0]                ; slectMemory[0]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 0.608      ;
; 0.569 ; slectMemory[0]                ; led_g0~reg0        ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.073      ; 0.813      ;
; 0.643 ; FMS.100                       ; FMS.010            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.886      ;
; 0.646 ; FMS.100                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.889      ;
; 0.672 ; FMS.100                       ; FMS.001            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 0.915      ;
; 0.789 ; camera_read:u4|pixel_data[2]  ; writedata_sram[2]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.191      ; 1.181      ;
; 0.832 ; camera_read:u4|pixel_data[2]  ; data_ram[2]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.191      ; 1.224      ;
; 0.846 ; camera_read:u4|pixel_data[0]  ; data_ram[0]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.196      ; 1.243      ;
; 0.855 ; camera_read:u4|pixel_data[0]  ; writedata_sram[0]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.191      ; 1.247      ;
; 0.873 ; camera_read:u4|pixel_data[7]  ; data_ram[7]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.269      ;
; 0.874 ; camera_read:u4|pixel_data[1]  ; data_ram[1]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.196      ; 1.271      ;
; 0.888 ; camera_read:u4|pixel_data[6]  ; writedata_sram[6]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.192      ; 1.281      ;
; 0.893 ; camera_read:u4|pixel_data[1]  ; writedata_sram[1]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.191      ; 1.285      ;
; 0.894 ; camera_read:u4|pixel_data[3]  ; writedata_sram[3]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.191      ; 1.286      ;
; 0.903 ; camera_read:u4|pixel_data[6]  ; data_ram[6]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.196      ; 1.300      ;
; 0.905 ; camera_read:u4|wraddr[2]      ; address_ram[2]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.311      ;
; 0.906 ; camera_read:u4|pixel_data[4]  ; writedata_sram[4]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.192      ; 1.299      ;
; 0.913 ; camera_read:u4|pixel_data[5]  ; data_ram[5]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.170      ; 1.284      ;
; 0.920 ; camera_read:u4|pixel_data[3]  ; data_ram[3]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.191      ; 1.312      ;
; 0.921 ; camera_read:u4|pixel_data[5]  ; writedata_sram[5]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.165      ; 1.287      ;
; 0.923 ; camera_read:u4|pixel_data[15] ; data_ram[15]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.232      ;
; 0.926 ; camera_read:u4|pixel_data[10] ; writedata_sram[10] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.230      ;
; 0.926 ; camera_read:u4|pixel_data[13] ; writedata_sram[13] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.132      ; 1.259      ;
; 0.953 ; camera_read:u4|pixel_data[9]  ; data_ram[9]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.262      ;
; 0.960 ; camera_read:u4|pixel_data[11] ; writedata_sram[11] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.264      ;
; 0.963 ; camera_read:u4|pixel_data[14] ; data_ram[14]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.272      ;
; 0.964 ; camera_read:u4|pixel_data[9]  ; writedata_sram[9]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.268      ;
; 0.964 ; camera_read:u4|pixel_data[8]  ; writedata_sram[8]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.268      ;
; 0.967 ; camera_read:u4|pixel_data[13] ; data_ram[13]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.137      ; 1.305      ;
; 0.968 ; camera_read:u4|pixel_data[12] ; data_ram[12]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.277      ;
; 0.973 ; camera_read:u4|pixel_data[14] ; writedata_sram[14] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.277      ;
; 0.974 ; camera_read:u4|pixel_data[15] ; writedata_sram[15] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.278      ;
; 0.987 ; camera_read:u4|wraddr[11]     ; address_sram[11]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.339      ;
; 0.989 ; camera_read:u4|wraddr[8]      ; address_ram[8]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.395      ;
; 0.993 ; camera_read:u4|wraddr[3]      ; address_sram[3]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.389      ;
; 0.994 ; camera_read:u4|pixel_data[4]  ; data_ram[4]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.196      ; 1.391      ;
; 0.999 ; camera_read:u4|wraddr[17]     ; address_sram[17]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.351      ;
; 1.000 ; camera_read:u4|pixel_data[10] ; data_ram[10]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.309      ;
; 1.000 ; camera_read:u4|pixel_data[8]  ; data_ram[8]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.309      ;
; 1.002 ; camera_read:u4|pixel_data[11] ; data_ram[11]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.108      ; 1.311      ;
; 1.010 ; camera_read:u4|pixel_data[12] ; writedata_sram[12] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.103      ; 1.314      ;
; 1.073 ; camera_read:u4|pixel_data[7]  ; writedata_sram[7]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.192      ; 1.466      ;
; 1.102 ; camera_read:u4|wraddr[1]      ; address_ram[1]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.508      ;
; 1.115 ; camera_read:u4|frame_done     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.168      ; 1.484      ;
; 1.118 ; camera_read:u4|frame_done     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.168      ; 1.487      ;
; 1.118 ; camera_read:u4|frame_done     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.168      ; 1.487      ;
; 1.119 ; camera_read:u4|wraddr[5]      ; address_ram[5]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.525      ;
; 1.133 ; camera_read:u4|wraddr[7]      ; address_ram[7]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.539      ;
; 1.136 ; camera_read:u4|wraddr[4]      ; address_sram[4]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.532      ;
; 1.138 ; camera_read:u4|wraddr[6]      ; address_ram[6]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.544      ;
; 1.143 ; camera_read:u4|wraddr[5]      ; address_sram[5]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.202      ; 1.546      ;
; 1.148 ; camera_read:u4|wraddr[11]     ; address_ram[11]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.161      ; 1.510      ;
; 1.155 ; camera_read:u4|wraddr[2]      ; address_sram[2]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.551      ;
; 1.161 ; camera_read:u4|wraddr[10]     ; address_ram[10]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.161      ; 1.523      ;
; 1.161 ; camera_read:u4|wraddr[10]     ; address_sram[10]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.513      ;
; 1.199 ; camera_read:u4|wraddr[9]      ; address_ram[9]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.161      ; 1.561      ;
; 1.206 ; camera_read:u4|wraddr[14]     ; address_sram[14]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.558      ;
; 1.216 ; camera_read:u4|wraddr[9]      ; address_sram[9]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.568      ;
; 1.220 ; camera_read:u4|wraddr[3]      ; address_ram[3]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.626      ;
; 1.231 ; camera_read:u4|wraddr[8]      ; address_sram[8]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.205      ; 1.637      ;
; 1.237 ; camera_read:u4|wraddr[16]     ; address_sram[16]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.589      ;
; 1.244 ; camera_read:u4|wraddr[15]     ; address_sram[15]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.596      ;
; 1.264 ; slectMemory[0]                ; address_sram[8]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.510      ;
; 1.322 ; camera_read:u4|wraddr[18]     ; address_sram[18]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.151      ; 1.674      ;
; 1.327 ; FMS.100                       ; FMS.100            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.570      ;
; 1.340 ; camera_read:u4|wraddr[1]      ; address_sram[1]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.736      ;
; 1.345 ; camera_read:u4|wraddr[6]      ; address_sram[6]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.741      ;
; 1.404 ; camera_read:u4|wraddr[17]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.140      ; 1.745      ;
; 1.423 ; camera_read:u4|wraddr[0]      ; address_sram[0]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 1.819      ;
; 1.424 ; slectMemory[0]                ; address_ram[7]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.670      ;
; 1.425 ; slectMemory[0]                ; address_ram[2]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.671      ;
; 1.426 ; slectMemory[0]                ; address_ram[1]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.672      ;
; 1.427 ; slectMemory[0]                ; address_ram[5]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.673      ;
; 1.428 ; slectMemory[0]                ; address_ram[9]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.674      ;
; 1.429 ; slectMemory[0]                ; address_ram[11]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.675      ;
; 1.429 ; slectMemory[0]                ; address_ram[0]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.675      ;
; 1.430 ; slectMemory[0]                ; address_ram[10]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.676      ;
; 1.430 ; slectMemory[0]                ; address_ram[6]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.676      ;
; 1.465 ; camera_read:u4|wraddr[12]     ; address_sram[12]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.152      ; 1.818      ;
; 1.470 ; camera_read:u4|wraddr[16]     ; address_ram[16]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.155      ; 1.826      ;
; 1.472 ; slectMemory[0]                ; write_ram          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.089      ; 1.732      ;
; 1.482 ; camera_read:u4|wraddr[15]     ; address_ram[15]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.155      ; 1.838      ;
; 1.492 ; camera_read:u4|wraddr[13]     ; address_sram[13]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.152      ; 1.845      ;
; 1.498 ; camera_read:u4|wraddr[18]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.140      ; 1.839      ;
; 1.499 ; FMS.010                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.072      ; 1.742      ;
; 1.536 ; slectMemory[0]                ; address_ram[3]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.782      ;
; 1.539 ; slectMemory[0]                ; address_ram[4]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.785      ;
; 1.542 ; slectMemory[0]                ; address_ram[8]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.788      ;
; 1.544 ; slectMemory[0]                ; address_ram[12]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.075      ; 1.790      ;
; 1.556 ; camera_read:u4|wraddr[13]     ; address_ram[13]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.155      ; 1.912      ;
; 1.581 ; camera_read:u4|frame_done     ; FMS.100            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.168      ; 1.950      ;
; 1.594 ; camera_read:u4|wraddr[13]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.140      ; 1.935      ;
; 1.616 ; camera_read:u4|wraddr[14]     ; address_ram[14]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.155      ; 1.972      ;
; 1.625 ; camera_read:u4|wraddr[7]      ; address_sram[7]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.195      ; 2.021      ;
; 1.628 ; camera_read:u4|wraddr[17]     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.140      ; 1.969      ;
; 1.630 ; camera_read:u4|wraddr[16]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.140      ; 1.971      ;
; 1.631 ; camera_read:u4|wraddr[17]     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.140      ; 1.972      ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'PCLK_CAMERA'                                                                                                       ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.398 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_half ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.608      ;
; 0.440 ; camera_read:u4|wraddr[18]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.650      ;
; 0.636 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.846      ;
; 0.636 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.846      ;
; 0.638 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.848      ;
; 0.638 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.848      ;
; 0.640 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.850      ;
; 0.640 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.850      ;
; 0.640 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.850      ;
; 0.641 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.851      ;
; 0.641 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.851      ;
; 0.641 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.851      ;
; 0.642 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.852      ;
; 0.643 ; camera_read:u4|wraddr[17]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.853      ;
; 0.644 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.854      ;
; 0.645 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.855      ;
; 0.666 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 0.876      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.723 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.045      ; 0.939      ;
; 0.727 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_half ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 0.939      ;
; 0.828 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.136      ;
; 0.836 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 1.046      ;
; 0.837 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 1.047      ;
; 0.839 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.147      ;
; 0.919 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.133      ;
; 0.921 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.133      ;
; 0.923 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.137      ;
; 0.923 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.137      ;
; 0.924 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.136      ;
; 0.924 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.138      ;
; 0.925 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.137      ;
; 0.926 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.138      ;
; 0.926 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.138      ;
; 0.926 ; camera_read:u4|wraddr[17]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.140      ;
; 0.927 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.139      ;
; 0.928 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.236      ;
; 0.929 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.143      ;
; 0.930 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.142      ;
; 0.931 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.143      ;
; 0.935 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.147      ;
; 0.937 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.149      ;
; 0.938 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.246      ;
; 0.938 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.246      ;
; 0.939 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.247      ;
; 0.940 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.154      ;
; 0.941 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.153      ;
; 0.942 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.154      ;
; 0.949 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.257      ;
; 0.949 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.257      ;
; 1.018 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.232      ;
; 1.020 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.232      ;
; 1.022 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.236      ;
; 1.022 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.039      ; 1.232      ;
; 1.022 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.236      ;
; 1.023 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.237      ;
; 1.025 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.237      ;
; 1.026 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.238      ;
; 1.029 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.243      ;
; 1.031 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.243      ;
; 1.033 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.247      ;
; 1.033 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.247      ;
; 1.034 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.248      ;
; 1.036 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.248      ;
; 1.036 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.248      ;
; 1.037 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.249      ;
; 1.038 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.346      ;
; 1.039 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.347      ;
; 1.040 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.252      ;
; 1.041 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.253      ;
; 1.047 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.259      ;
; 1.048 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.356      ;
; 1.048 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.356      ;
; 1.049 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.357      ;
; 1.050 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.358      ;
; 1.050 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.358      ;
; 1.051 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.263      ;
; 1.052 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.264      ;
; 1.059 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.367      ;
; 1.059 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.367      ;
; 1.061 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.137      ; 1.369      ;
; 1.115 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.329      ;
; 1.118 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.332      ;
; 1.128 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.342      ;
; 1.130 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.041      ; 1.342      ;
; 1.131 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.345      ;
; 1.132 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.346      ;
; 1.132 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.346      ;
; 1.133 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 1.347      ;
; 1.133 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.087      ; 1.391      ;
; 1.133 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.087      ; 1.391      ;
; 1.133 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.087      ; 1.391      ;
; 1.133 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.087      ; 1.391      ;
; 1.133 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.087      ; 1.391      ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 2.636 ; writedata_sram[6]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[6]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.639      ;
; 2.636 ; writedata_sram[4]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[4]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.639      ;
; 2.637 ; writedata_sram[7]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[7]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.640      ;
; 2.656 ; address_sram[16]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[16]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.659      ;
; 2.656 ; address_sram[14]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[14]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.659      ;
; 2.656 ; address_sram[4]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[4]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.659      ;
; 2.656 ; address_sram[5]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[5]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.659      ;
; 2.657 ; address_sram[17]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[17]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.659      ;
; 2.657 ; address_sram[15]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[15]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.660      ;
; 2.657 ; address_sram[9]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[9]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.659      ;
; 2.657 ; address_sram[6]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[6]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.659      ;
; 2.657 ; address_sram[3]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[3]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.660      ;
; 2.657 ; address_sram[2]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[2]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.659      ;
; 2.658 ; address_sram[0]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[0]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.268     ; 0.661      ;
; 2.768 ; address_sram[7]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[7]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.770      ;
; 2.769 ; address_sram[11]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[11]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.771      ;
; 2.773 ; data_ram[0]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.947     ; 1.127      ;
; 2.779 ; writedata_sram[9]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[9]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.781      ;
; 2.789 ; writedata_sram[0]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[0]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.793      ;
; 2.791 ; writedata_sram[3]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[3]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.795      ;
; 2.792 ; writedata_sram[1]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[1]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.796      ;
; 2.793 ; writedata_sram[5]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[5]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.797      ;
; 2.801 ; writedata_sram[8]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[8]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.803      ;
; 2.804 ; writedata_sram[15] ; sram:u3|sram_sram_0:sram_0|writedata_reg[15]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.806      ;
; 2.809 ; address_sram[12]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[12]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.811      ;
; 2.812 ; writedata_sram[2]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[2]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.816      ;
; 2.813 ; writedata_sram[12] ; sram:u3|sram_sram_0:sram_0|writedata_reg[12]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.817      ;
; 2.820 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.166      ;
; 2.829 ; address_sram[1]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[1]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.831      ;
; 2.829 ; data_ram[12]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.952     ; 1.178      ;
; 2.834 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.171      ;
; 2.838 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.184      ;
; 2.843 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.949     ; 1.195      ;
; 2.863 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.209      ;
; 2.863 ; address_ram[6]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.209      ;
; 2.864 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.201      ;
; 2.876 ; data_ram[3]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.219      ;
; 2.877 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.223      ;
; 2.888 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.967     ; 1.222      ;
; 2.901 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.247      ;
; 2.909 ; writedata_sram[11] ; sram:u3|sram_sram_0:sram_0|writedata_reg[11]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.913      ;
; 2.912 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.249      ;
; 2.912 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.258      ;
; 2.920 ; address_ram[15]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[2]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.922      ;
; 2.923 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.260      ;
; 2.944 ; writedata_sram[14] ; sram:u3|sram_sram_0:sram_0|writedata_reg[14]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.948      ;
; 2.945 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.282      ;
; 2.946 ; writedata_sram[10] ; sram:u3|sram_sram_0:sram_0|writedata_reg[10]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.950      ;
; 2.948 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.285      ;
; 2.949 ; writedata_sram[13] ; sram:u3|sram_sram_0:sram_0|writedata_reg[13]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.267     ; 0.953      ;
; 2.956 ; address_ram[3]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.302      ;
; 2.966 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.312      ;
; 2.975 ; address_sram[13]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[13]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.977      ;
; 2.979 ; address_ram[13]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[0]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.981      ;
; 2.996 ; address_sram[18]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[18]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.269     ; 0.998      ;
; 2.996 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.342      ;
; 3.000 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.337      ;
; 3.055 ; address_sram[8]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[8]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -2.278     ; 1.048      ;
; 3.065 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.408      ;
; 3.084 ; address_ram[5]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.432      ;
; 3.085 ; data_ram[7]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 1.440      ;
; 3.085 ; data_ram[15]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.441      ;
; 3.086 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.434      ;
; 3.096 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.444      ;
; 3.097 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.445      ;
; 3.099 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.447      ;
; 3.103 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.962     ; 1.442      ;
; 3.103 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.951     ; 1.453      ;
; 3.105 ; data_ram[5]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.946     ; 1.460      ;
; 3.111 ; data_ram[7]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.459      ;
; 3.112 ; data_ram[6]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a102~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.455      ;
; 3.113 ; address_ram[3]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.952     ; 1.462      ;
; 3.116 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.951     ; 1.466      ;
; 3.119 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.969     ; 1.451      ;
; 3.121 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.469      ;
; 3.121 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.951     ; 1.471      ;
; 3.125 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.468      ;
; 3.129 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.952     ; 1.478      ;
; 3.130 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.960     ; 1.471      ;
; 3.132 ; data_ram[14]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a126~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.945     ; 1.488      ;
; 3.136 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.479      ;
; 3.137 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a41~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.961     ; 1.477      ;
; 3.137 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.962     ; 1.476      ;
; 3.137 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.485      ;
; 3.140 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.488      ;
; 3.141 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a58~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.478      ;
; 3.141 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a40~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.961     ; 1.481      ;
; 3.143 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.955     ; 1.489      ;
; 3.143 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.960     ; 1.484      ;
; 3.145 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a41~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.967     ; 1.479      ;
; 3.145 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.493      ;
; 3.145 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.951     ; 1.495      ;
; 3.146 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.489      ;
; 3.147 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.962     ; 1.486      ;
; 3.148 ; address_ram[6]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.958     ; 1.491      ;
; 3.149 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a61~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.972     ; 1.478      ;
; 3.153 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.967     ; 1.487      ;
; 3.155 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.964     ; 1.492      ;
; 3.158 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.960     ; 1.499      ;
; 3.163 ; address_ram[6]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.953     ; 1.511      ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 1.130 ns




+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                        ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; clock_50mhz                                    ; -3.793   ; -168.898      ;
; PCLK_CAMERA                                    ; -0.396   ; -3.453        ;
; VGA_Ctrl:u5|oVGA_HS                            ; -0.295   ; -2.815        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.081    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.949    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 9997.071 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.129 ; -0.129        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.150  ; 0.000         ;
; VGA_Ctrl:u5|oVGA_HS                            ; 0.169  ; 0.000         ;
; clock_50mhz                                    ; 0.181  ; 0.000         ;
; PCLK_CAMERA                                    ; 0.208  ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 1.572  ; 0.000         ;
+------------------------------------------------+--------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                          ;
+------------------------------------------------+----------+---------------+
; Clock                                          ; Slack    ; End Point TNS ;
+------------------------------------------------+----------+---------------+
; PCLK_CAMERA                                    ; -3.000   ; -48.641       ;
; VGA_Ctrl:u5|oVGA_HS                            ; -1.000   ; -12.000       ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; 2.251    ; 0.000         ;
; clock_50mhz                                    ; 9.438    ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; 19.780   ; 0.000         ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; 4999.755 ; 0.000         ;
+------------------------------------------------+----------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_50mhz'                                                                                       ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node          ; Launch Clock        ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+
; -3.793 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.198      ;
; -3.781 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.417      ;
; -3.780 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.416      ;
; -3.778 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.066     ; 3.189      ;
; -3.762 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.167      ;
; -3.759 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.395      ;
; -3.758 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.388      ;
; -3.757 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.387      ;
; -3.755 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.160      ;
; -3.747 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.383      ;
; -3.746 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.151      ;
; -3.741 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.150      ;
; -3.737 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.373      ;
; -3.736 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.366      ;
; -3.735 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.144      ;
; -3.722 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.352      ;
; -3.721 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.351      ;
; -3.720 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.350      ;
; -3.718 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.123      ;
; -3.712 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.342      ;
; -3.709 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.339      ;
; -3.708 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.338      ;
; -3.706 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.111      ;
; -3.699 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.329      ;
; -3.698 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.332      ;
; -3.697 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.331      ;
; -3.695 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.104      ;
; -3.694 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.330      ;
; -3.687 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.092      ;
; -3.687 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.317      ;
; -3.687 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.317      ;
; -3.677 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.307      ;
; -3.676 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.310      ;
; -3.676 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.310      ;
; -3.675 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.305      ;
; -3.670 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.079      ;
; -3.669 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.299      ;
; -3.665 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.295      ;
; -3.664 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.298      ;
; -3.656 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.286      ;
; -3.655 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.285      ;
; -3.654 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.288      ;
; -3.653 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.058      ;
; -3.649 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.283      ;
; -3.648 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.282      ;
; -3.646 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.055      ;
; -3.642 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.276      ;
; -3.641 ; VGA_Ctrl:u5|V_Cont[3]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.277      ;
; -3.639 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.273      ;
; -3.638 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.272      ;
; -3.637 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.273      ;
; -3.636 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.045      ;
; -3.634 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.264      ;
; -3.634 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.264      ;
; -3.631 ; VGA_Ctrl:u5|V_Cont[6]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.261      ;
; -3.630 ; VGA_Ctrl:u5|V_Cont[9]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.260      ;
; -3.629 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.259      ;
; -3.628 ; VGA_Ctrl:u5|V_Cont[10] ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.033      ;
; -3.627 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.261      ;
; -3.622 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.252      ;
; -3.619 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.253      ;
; -3.618 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.252      ;
; -3.617 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.251      ;
; -3.616 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.072     ; 3.021      ;
; -3.616 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.025      ;
; -3.614 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.244      ;
; -3.612 ; VGA_Ctrl:u5|V_Cont[6]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.248      ;
; -3.611 ; VGA_Ctrl:u5|V_Cont[2]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.245      ;
; -3.611 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.241      ;
; -3.611 ; VGA_Ctrl:u5|V_Cont[9]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.247      ;
; -3.609 ; VGA_Ctrl:u5|V_Cont[8]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.239      ;
; -3.609 ; VGA_Ctrl:u5|V_Cont[10] ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.066     ; 3.020      ;
; -3.608 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.242      ;
; -3.604 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.238      ;
; -3.604 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 3.013      ;
; -3.599 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[12] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.070     ; 3.006      ;
; -3.599 ; VGA_Ctrl:u5|V_Cont[5]  ; address_sram[13] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.070     ; 3.006      ;
; -3.597 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.231      ;
; -3.597 ; VGA_Ctrl:u5|V_Cont[1]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.227      ;
; -3.597 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[15] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.227      ;
; -3.594 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.224      ;
; -3.594 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.228      ;
; -3.590 ; VGA_Ctrl:u5|V_Cont[8]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.226      ;
; -3.587 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.221      ;
; -3.587 ; VGA_Ctrl:u5|V_Cont[0]  ; address_sram[14] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.217      ;
; -3.585 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.219      ;
; -3.582 ; VGA_Ctrl:u5|V_Cont[3]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.212      ;
; -3.580 ; VGA_Ctrl:u5|V_Cont[4]  ; address_ram[12]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.216      ;
; -3.580 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[15]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.214      ;
; -3.577 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[18] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.207      ;
; -3.577 ; VGA_Ctrl:u5|V_Cont[2]  ; address_sram[5]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.211      ;
; -3.576 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[10]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.212      ;
; -3.575 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[14]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.209      ;
; -3.571 ; VGA_Ctrl:u5|V_Cont[3]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.205      ;
; -3.566 ; VGA_Ctrl:u5|V_Cont[0]  ; address_ram[10]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.202      ;
; -3.565 ; VGA_Ctrl:u5|V_Cont[7]  ; address_sram[16] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.195      ;
; -3.564 ; VGA_Ctrl:u5|V_Cont[5]  ; address_ram[13]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -1.068     ; 2.973      ;
; -3.563 ; VGA_Ctrl:u5|V_Cont[1]  ; address_ram[11]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.841     ; 3.199      ;
; -3.555 ; VGA_Ctrl:u5|V_Cont[4]  ; address_sram[17] ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.847     ; 3.185      ;
; -3.554 ; VGA_Ctrl:u5|V_Cont[7]  ; address_ram[16]  ; VGA_Ctrl:u5|oVGA_HS ; clock_50mhz ; 0.500        ; -0.843     ; 3.188      ;
+--------+------------------------+------------------+---------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'PCLK_CAMERA'                                                                                                           ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+
; -0.396 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.379      ;
; -0.355 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.338      ;
; -0.333 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.316      ;
; -0.332 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.315      ;
; -0.328 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.311      ;
; -0.323 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.306      ;
; -0.287 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.270      ;
; -0.287 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.270      ;
; -0.269 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.252      ;
; -0.266 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.249      ;
; -0.265 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.248      ;
; -0.264 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.247      ;
; -0.260 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.243      ;
; -0.255 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.238      ;
; -0.255 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.238      ;
; -0.219 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.202      ;
; -0.219 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.202      ;
; -0.218 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.201      ;
; -0.202 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.185      ;
; -0.201 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.184      ;
; -0.198 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.181      ;
; -0.197 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.180      ;
; -0.197 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.180      ;
; -0.196 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.179      ;
; -0.192 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.175      ;
; -0.187 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.170      ;
; -0.187 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.170      ;
; -0.187 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.170      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.159 ; camera_read:u4|pixel_half            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.111      ;
; -0.152 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.134      ;
; -0.151 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.134      ;
; -0.151 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.134      ;
; -0.150 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.133      ;
; -0.150 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.133      ;
; -0.146 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.045     ; 1.108      ;
; -0.134 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.117      ;
; -0.133 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.116      ;
; -0.133 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.116      ;
; -0.131 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.113      ;
; -0.130 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.113      ;
; -0.130 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.112      ;
; -0.129 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.112      ;
; -0.129 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.112      ;
; -0.128 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.111      ;
; -0.124 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.107      ;
; -0.119 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.102      ;
; -0.119 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.102      ;
; -0.119 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.102      ;
; -0.118 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.101      ;
; -0.106 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_data[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.030     ; 1.083      ;
; -0.104 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.030     ; 1.081      ;
; -0.100 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.082      ;
; -0.084 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.066      ;
; -0.083 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.066      ;
; -0.083 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.066      ;
; -0.082 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.065      ;
; -0.082 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.065      ;
; -0.082 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.065      ;
; -0.078 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.060      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.069 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_data[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.053     ; 1.023      ;
; -0.067 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.049      ;
; -0.066 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.049      ;
; -0.065 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.048      ;
; -0.065 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.048      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[17]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[15]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.065 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.055     ; 1.017      ;
; -0.064 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[18]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.046      ;
; -0.063 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.045      ;
; -0.062 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[12]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.045      ;
; -0.062 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[16]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.025     ; 1.044      ;
; -0.061 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[10]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.044      ;
; -0.061 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[14]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.044      ;
; -0.060 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.043      ;
; -0.056 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[8]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.039      ;
; -0.051 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[9]      ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.034      ;
; -0.051 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[13]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.034      ;
; -0.051 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[11]     ; PCLK_CAMERA  ; PCLK_CAMERA ; 1.000        ; -0.024     ; 1.034      ;
+--------+--------------------------------------+-------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'VGA_Ctrl:u5|oVGA_HS'                                                                                             ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.295 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.238      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.276 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.219      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.218 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.936      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.217 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.160      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.167 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.110      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.156 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.099      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.149 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.269     ; 0.867      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.139 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.082      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.086 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 1.029      ;
; -0.080 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.238      ;
; -0.080 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.238      ;
; -0.061 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.219      ;
; -0.061 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.219      ;
; -0.058 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.054     ; 0.991      ;
; -0.003 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.054     ; 0.936      ;
; -0.002 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.160      ;
; -0.002 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.160      ;
; 0.017  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.049     ; 0.921      ;
; 0.017  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 0.926      ;
; 0.020  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.049     ; 0.918      ;
; 0.021  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 0.922      ;
; 0.021  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.176      ; 1.142      ;
; 0.026  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.176      ; 1.137      ;
; 0.039  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.176      ; 1.124      ;
; 0.048  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.110      ;
; 0.048  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; 0.171      ; 1.110      ;
; 0.059  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 0.884      ;
; 0.059  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 1.000        ; -0.044     ; 0.884      ;
+--------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                        ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.081  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.500        ; -0.111     ; 0.350      ;
; 0.599  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1.000        ; -0.111     ; 0.332      ;
; 37.639 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.306      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.693 ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.252      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.743 ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.202      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.746 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.199      ;
; 37.777 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.168      ;
; 37.892 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 2.053      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.957 ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.988      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 37.983 ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.962      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.090 ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.855      ;
; 38.812 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.133      ;
; 38.830 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.115      ;
; 38.841 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.104      ;
; 38.861 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.084      ;
; 38.878 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.067      ;
; 38.894 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.051      ;
; 38.898 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.047      ;
; 38.902 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.043      ;
; 38.910 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.035      ;
; 38.933 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 1.012      ;
; 38.946 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.999      ;
; 38.948 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.997      ;
; 38.962 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.983      ;
; 38.966 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.979      ;
; 38.966 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.979      ;
; 38.970 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.975      ;
; 38.978 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.967      ;
; 38.979 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.966      ;
; 38.983 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.962      ;
; 39.009 ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.936      ;
; 39.014 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.931      ;
; 39.014 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.931      ;
; 39.016 ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.929      ;
; 39.030 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.915      ;
; 39.034 ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.911      ;
; 39.034 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.911      ;
; 39.038 ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.907      ;
; 39.046 ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.899      ;
; 39.046 ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 40.000       ; -0.042     ; 0.899      ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                               ;
+-------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node       ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 0.949 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.344      ;
; 0.949 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.344      ;
; 1.003 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.326      ;
; 1.003 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.326      ;
; 1.009 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a153~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.284      ;
; 1.059 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.661     ; 2.239      ;
; 1.059 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.661     ; 2.239      ;
; 1.061 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.658     ; 2.240      ;
; 1.063 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a151~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.266      ;
; 1.069 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.644     ; 2.246      ;
; 1.069 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.644     ; 2.246      ;
; 1.071 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.641     ; 2.247      ;
; 1.078 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a150~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.627     ; 2.254      ;
; 1.078 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a150~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.627     ; 2.254      ;
; 1.080 ; write_ram       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.660     ; 2.219      ;
; 1.085 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.251      ;
; 1.085 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.251      ;
; 1.085 ; write_ram       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a71~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.616     ; 2.258      ;
; 1.087 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a60~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.620     ; 2.252      ;
; 1.088 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a144~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.621     ; 2.250      ;
; 1.088 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.654     ; 2.217      ;
; 1.088 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.654     ; 2.217      ;
; 1.088 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a144~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.621     ; 2.250      ;
; 1.090 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a159~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.664     ; 2.205      ;
; 1.090 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.651     ; 2.218      ;
; 1.090 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a159~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.664     ; 2.205      ;
; 1.093 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.200      ;
; 1.093 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.200      ;
; 1.094 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.661     ; 2.204      ;
; 1.094 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.661     ; 2.204      ;
; 1.095 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.663     ; 2.201      ;
; 1.096 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a14~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.658     ; 2.205      ;
; 1.097 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.671     ; 2.191      ;
; 1.097 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.671     ; 2.191      ;
; 1.098 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.650     ; 2.211      ;
; 1.098 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.650     ; 2.211      ;
; 1.098 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.636     ; 2.225      ;
; 1.098 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.636     ; 2.225      ;
; 1.100 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a4~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.647     ; 2.212      ;
; 1.100 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a95~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.633     ; 2.226      ;
; 1.103 ; write_ram       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.653     ; 2.203      ;
; 1.104 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.644     ; 2.211      ;
; 1.104 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.644     ; 2.211      ;
; 1.106 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.649     ; 2.204      ;
; 1.106 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.649     ; 2.204      ;
; 1.106 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a1~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.641     ; 2.212      ;
; 1.106 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.187      ;
; 1.106 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.666     ; 2.187      ;
; 1.108 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.638     ; 2.213      ;
; 1.108 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_address_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.638     ; 2.213      ;
; 1.108 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.646     ; 2.205      ;
; 1.108 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a74~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.663     ; 2.188      ;
; 1.110 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.214      ;
; 1.110 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.214      ;
; 1.110 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a5~porta_datain_reg0    ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.214      ;
; 1.110 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.214      ;
; 1.110 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.214      ;
; 1.112 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a154~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.678     ; 2.169      ;
; 1.112 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.632     ; 2.215      ;
; 1.112 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a154~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.678     ; 2.169      ;
; 1.112 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a148~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.632     ; 2.215      ;
; 1.113 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a142~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.662     ; 2.184      ;
; 1.114 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.673     ; 2.172      ;
; 1.114 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.673     ; 2.172      ;
; 1.115 ; write_ram       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a7~porta_we_reg         ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.648     ; 2.196      ;
; 1.116 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.213      ;
; 1.116 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.213      ;
; 1.116 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.670     ; 2.173      ;
; 1.116 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a142~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.662     ; 2.181      ;
; 1.118 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.627     ; 2.214      ;
; 1.121 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.671     ; 2.167      ;
; 1.121 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.671     ; 2.167      ;
; 1.123 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.668     ; 2.168      ;
; 1.123 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.654     ; 2.182      ;
; 1.123 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.654     ; 2.182      ;
; 1.123 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a157~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.668     ; 2.168      ;
; 1.124 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a139~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.649     ; 2.186      ;
; 1.125 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a15~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.651     ; 2.183      ;
; 1.127 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.673     ; 2.159      ;
; 1.127 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.673     ; 2.159      ;
; 1.127 ; address_ram[13] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a139~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.649     ; 2.183      ;
; 1.128 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.645     ; 2.186      ;
; 1.128 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.645     ; 2.186      ;
; 1.129 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.626     ; 2.204      ;
; 1.129 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.626     ; 2.204      ;
; 1.129 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.200      ;
; 1.129 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.630     ; 2.200      ;
; 1.129 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a70~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.670     ; 2.160      ;
; 1.130 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a155~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.206      ;
; 1.130 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.194      ;
; 1.130 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a78~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.642     ; 2.187      ;
; 1.130 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.635     ; 2.194      ;
; 1.130 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a155~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.206      ;
; 1.131 ; write_ram       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a66~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.620     ; 2.208      ;
; 1.131 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a68~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.623     ; 2.205      ;
; 1.131 ; address_ram[16] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a76~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.627     ; 2.201      ;
; 1.132 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a65~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.632     ; 2.195      ;
; 1.133 ; address_ram[14] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a145~porta_we_reg       ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.631     ; 2.195      ;
; 1.133 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_we_reg        ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.634     ; 2.192      ;
; 1.133 ; address_ram[15] ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a73~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5.000        ; -1.634     ; 2.192      ;
+-------+-----------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                                                                              ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack    ; From Node                                                                                                ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 9997.071 ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 2.735      ;
; 9997.425 ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 2.381      ;
; 9997.428 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 2.517      ;
; 9997.498 ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 2.308      ;
; 9997.519 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 2.426      ;
; 9997.557 ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 2.249      ;
; 9997.584 ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 2.222      ;
; 9997.625 ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 2.181      ;
; 9997.811 ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.995      ;
; 9997.883 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 2.062      ;
; 9997.891 ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.915      ;
; 9997.907 ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.899      ;
; 9997.909 ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.897      ;
; 9997.972 ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.834      ;
; 9998.046 ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.760      ;
; 9998.048 ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.758      ;
; 9998.051 ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.755      ;
; 9998.056 ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.750      ;
; 9998.200 ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.181     ; 1.606      ;
; 9998.287 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.658      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.305 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.749      ;
; 9998.363 ; config_camera:u2|i2c:config_camera|SDO                                                                   ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.582      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.421 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.633      ;
; 9998.484 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.461      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.099      ; 1.538      ;
; 9998.529 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.416      ;
; 9998.591 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.354      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[15]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[14]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[13]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[12]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[11]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[10]                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[9]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[8]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[7]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[6]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[5]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[4]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[3]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[2]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[1]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.640 ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; config_camera:u2|i2c:config_camera|SD[0]                                                                 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.083     ; 1.232      ;
; 9998.655 ; config_camera:u2|i2c:config_camera|END                                                                   ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.132      ; 1.486      ;
; 9998.678 ; config_camera:u2|i2c:config_camera|END                                                                   ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.267      ;
; 9998.697 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.248      ;
; 9998.697 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.248      ;
; 9998.697 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.248      ;
; 9998.697 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.248      ;
; 9998.697 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.248      ;
; 9998.697 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.248      ;
; 9998.701 ; config_camera:u2|stt.00010                                                                               ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; 0.132      ; 1.440      ;
; 9998.704 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.241      ;
; 9998.704 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.241      ;
; 9998.704 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 10000.000    ; -0.042     ; 1.241      ;
+----------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                         ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node              ; To Node                ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; -0.129 ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.147      ; 0.307      ;
; 0.208  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.334      ;
; 0.284  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.410      ;
; 0.300  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.426      ;
; 0.301  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.427      ;
; 0.304  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.304  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.431      ;
; 0.305  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.432      ;
; 0.306  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.432      ;
; 0.314  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.440      ;
; 0.331  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.457      ;
; 0.379  ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS    ; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; -0.500       ; 0.147      ; 0.315      ;
; 0.450  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.576      ;
; 0.453  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.580      ;
; 0.454  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.580      ;
; 0.458  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.584      ;
; 0.461  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.587      ;
; 0.462  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.588      ;
; 0.463  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.590      ;
; 0.464  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.591      ;
; 0.466  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.592      ;
; 0.467  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.593      ;
; 0.467  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.593      ;
; 0.516  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.642      ;
; 0.516  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.642      ;
; 0.517  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.643      ;
; 0.517  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.643      ;
; 0.519  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.645      ;
; 0.519  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.645      ;
; 0.520  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.646      ;
; 0.520  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.646      ;
; 0.528  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.654      ;
; 0.529  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.655      ;
; 0.530  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.656      ;
; 0.530  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.656      ;
; 0.531  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.657      ;
; 0.532  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.658      ;
; 0.533  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.659      ;
; 0.533  ; VGA_Ctrl:u5|H_Cont[6]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.659      ;
; 0.582  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.708      ;
; 0.582  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.708      ;
; 0.583  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.709      ;
; 0.585  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.711      ;
; 0.585  ; VGA_Ctrl:u5|H_Cont[5]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.711      ;
; 0.586  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.712      ;
; 0.594  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.720      ;
; 0.595  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.721      ;
; 0.596  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.722      ;
; 0.597  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.723      ;
; 0.598  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.724      ;
; 0.599  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.725      ;
; 0.648  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.774      ;
; 0.649  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.775      ;
; 0.651  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.777      ;
; 0.652  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.778      ;
; 0.660  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.786      ;
; 0.661  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.787      ;
; 0.663  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.789      ;
; 0.664  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.790      ;
; 0.690  ; VGA_Ctrl:u5|H_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.816      ;
; 0.715  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.841      ;
; 0.718  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.844      ;
; 0.727  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.853      ;
; 0.730  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|H_Cont[10] ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.856      ;
; 0.732  ; VGA_Ctrl:u5|H_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.858      ;
; 0.751  ; VGA_Ctrl:u5|H_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.877      ;
; 0.791  ; VGA_Ctrl:u5|H_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.917      ;
; 0.840  ; VGA_Ctrl:u5|H_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.966      ;
; 0.912  ; VGA_Ctrl:u5|H_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS    ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.038      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.479  ; VGA_Ctrl:u5|H_Cont[9]  ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.605      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[9]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[4]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[6]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[7]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.554  ; VGA_Ctrl:u5|H_Cont[10] ; VGA_Ctrl:u5|H_Cont[8]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.680      ;
; 1.601  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[5]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.727      ;
; 1.601  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[0]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.727      ;
; 1.601  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[1]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.727      ;
; 1.601  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[2]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.727      ;
; 1.601  ; VGA_Ctrl:u5|H_Cont[8]  ; VGA_Ctrl:u5|H_Cont[3]  ; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 1.727      ;
+--------+------------------------+------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[3]'                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                        ; To Node                                                                                                  ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.150 ; config_camera:u2|index[6]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.479      ;
; 0.152 ; config_camera:u2|index[4]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.481      ;
; 0.156 ; config_camera:u2|index[0]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.485      ;
; 0.181 ; config_camera:u2|i2c:config_camera|SCLK          ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; config_camera:u2|i2c:config_camera|SDO           ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|i2c:config_camera|END                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; config_camera:u2|i_GO                            ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; config_camera:u2|stt.00011                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; config_camera:u2|stt.00110                       ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; config_camera:u2|index[0]                        ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.307      ;
; 0.194 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.00000                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.320      ;
; 0.196 ; config_camera:u2|stt.00000                       ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.325      ;
; 0.267 ; config_camera:u2|stt.00010                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.393      ;
; 0.269 ; config_camera:u2|stt.00010                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.395      ;
; 0.274 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.400      ;
; 0.290 ; config_camera:u2|index[1]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.619      ;
; 0.295 ; config_camera:u2|stt.00000                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.421      ;
; 0.301 ; config_camera:u2|index[2]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.630      ;
; 0.302 ; config_camera:u2|index[3]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.428      ;
; 0.303 ; config_camera:u2|index[6]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.429      ;
; 0.304 ; config_camera:u2|index[4]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; config_camera:u2|index[2]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.431      ;
; 0.306 ; config_camera:u2|index[5]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.432      ;
; 0.308 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.434      ;
; 0.309 ; config_camera:u2|stt.00001                       ; config_camera:u2|stt.00010                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.435      ;
; 0.312 ; config_camera:u2|index[0]                        ; config_camera:u2|index[1]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.438      ;
; 0.313 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.439      ;
; 0.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.442      ;
; 0.316 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.442      ;
; 0.316 ; config_camera:u2|index[3]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.645      ;
; 0.320 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.446      ;
; 0.321 ; config_camera:u2|stt.00011                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.447      ;
; 0.343 ; config_camera:u2|index[5]                        ; config_camera:u2|altsyncram:message_rtl_0|altsyncram_si81:auto_generated|ram_block1a0~porta_address_reg0 ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.225      ; 0.672      ;
; 0.372 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.498      ;
; 0.372 ; config_camera:u2|index[1]                        ; config_camera:u2|index[1]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.498      ;
; 0.379 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.505      ;
; 0.393 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|END                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.519      ;
; 0.395 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.520      ;
; 0.398 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.524      ;
; 0.412 ; config_camera:u2|stt.00100                       ; config_camera:u2|index[0]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.041      ; 0.537      ;
; 0.421 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00000                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.547      ;
; 0.421 ; config_camera:u2|stt.00100                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.547      ;
; 0.422 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00010                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.548      ;
; 0.427 ; config_camera:u2|i2c:config_camera|SD_COUNTER[5] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.553      ;
; 0.433 ; config_camera:u2|i2c:config_camera|END           ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.559      ;
; 0.451 ; config_camera:u2|stt.00110                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.577      ;
; 0.453 ; config_camera:u2|index[4]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; config_camera:u2|index[2]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.580      ;
; 0.460 ; config_camera:u2|index[3]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.586      ;
; 0.463 ; config_camera:u2|stt.00101                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; config_camera:u2|index[3]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.590      ;
; 0.464 ; config_camera:u2|index[5]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.590      ;
; 0.465 ; config_camera:u2|index[0]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.591      ;
; 0.467 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.593      ;
; 0.468 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.594      ;
; 0.468 ; config_camera:u2|index[0]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.594      ;
; 0.470 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.596      ;
; 0.472 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.598      ;
; 0.475 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.601      ;
; 0.480 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00100                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.606      ;
; 0.516 ; config_camera:u2|index[4]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.642      ;
; 0.516 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.642      ;
; 0.517 ; config_camera:u2|index[2]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.643      ;
; 0.519 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.645      ;
; 0.520 ; config_camera:u2|index[2]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.646      ;
; 0.524 ; config_camera:u2|index[1]                        ; config_camera:u2|index[2]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.650      ;
; 0.526 ; config_camera:u2|index[3]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.652      ;
; 0.527 ; config_camera:u2|index[1]                        ; config_camera:u2|index[3]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.653      ;
; 0.531 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.657      ;
; 0.531 ; config_camera:u2|index[0]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.657      ;
; 0.533 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.659      ;
; 0.534 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.660      ;
; 0.534 ; config_camera:u2|index[0]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.660      ;
; 0.536 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.662      ;
; 0.547 ; config_camera:u2|stt.00010                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.673      ;
; 0.558 ; config_camera:u2|i2c:config_camera|SD_COUNTER[1] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.684      ;
; 0.560 ; config_camera:u2|stt.00100                       ; config_camera:u2|stt.11111                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.686      ;
; 0.565 ; config_camera:u2|stt.00101                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.691      ;
; 0.567 ; config_camera:u2|stt.00011                       ; config_camera:u2|i_GO                                                                                    ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.693      ;
; 0.569 ; config_camera:u2|i2c:config_camera|SD_COUNTER[3] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.695      ;
; 0.576 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[0]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[1]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[2]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.702      ;
; 0.576 ; config_camera:u2|i_GO                            ; config_camera:u2|i2c:config_camera|SD_COUNTER[3]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.702      ;
; 0.577 ; config_camera:u2|i2c:config_camera|SD_COUNTER[2] ; config_camera:u2|i2c:config_camera|SDO                                                                   ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.703      ;
; 0.582 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[4]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.708      ;
; 0.583 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00011                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.709      ;
; 0.583 ; config_camera:u2|index[2]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.709      ;
; 0.585 ; config_camera:u2|i2c:config_camera|SD_COUNTER[0] ; config_camera:u2|i2c:config_camera|SD_COUNTER[5]                                                         ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.711      ;
; 0.587 ; config_camera:u2|stt.11111                       ; config_camera:u2|stt.00001                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.713      ;
; 0.589 ; config_camera:u2|index[6]                        ; config_camera:u2|stt.00110                                                                               ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.043      ; 0.716      ;
; 0.590 ; config_camera:u2|index[1]                        ; config_camera:u2|index[4]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.716      ;
; 0.593 ; config_camera:u2|i2c:config_camera|SD_COUNTER[4] ; config_camera:u2|i2c:config_camera|SCLK                                                                  ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.719      ;
; 0.593 ; config_camera:u2|index[1]                        ; config_camera:u2|index[5]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.719      ;
; 0.597 ; config_camera:u2|index[0]                        ; config_camera:u2|index[6]                                                                                ; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000        ; 0.042      ; 0.723      ;
+-------+--------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'VGA_Ctrl:u5|oVGA_HS'                                                                                             ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node              ; To Node                ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.169 ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.054      ; 0.307      ;
; 0.203 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.054      ; 0.341      ;
; 0.236 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.589      ;
; 0.236 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.589      ;
; 0.270 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 0.628      ;
; 0.288 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.641      ;
; 0.294 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.647      ;
; 0.300 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.428      ;
; 0.301 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.429      ;
; 0.303 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.431      ;
; 0.305 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.054      ; 0.443      ;
; 0.308 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.436      ;
; 0.310 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.663      ;
; 0.314 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.442      ;
; 0.315 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.443      ;
; 0.315 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.668      ;
; 0.316 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.444      ;
; 0.365 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.718      ;
; 0.367 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.720      ;
; 0.369 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.722      ;
; 0.370 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.498      ;
; 0.371 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.724      ;
; 0.375 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.503      ;
; 0.399 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.752      ;
; 0.423 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.776      ;
; 0.450 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.578      ;
; 0.450 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.803      ;
; 0.458 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.586      ;
; 0.462 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.590      ;
; 0.463 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.591      ;
; 0.464 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.592      ;
; 0.465 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.593      ;
; 0.466 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.594      ;
; 0.469 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.597      ;
; 0.474 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.602      ;
; 0.477 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 0.835      ;
; 0.477 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.605      ;
; 0.479 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.832      ;
; 0.502 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.855      ;
; 0.504 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.857      ;
; 0.516 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.644      ;
; 0.524 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.652      ;
; 0.526 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.654      ;
; 0.527 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.655      ;
; 0.528 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.656      ;
; 0.529 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.657      ;
; 0.530 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.658      ;
; 0.531 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.659      ;
; 0.532 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.660      ;
; 0.543 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.671      ;
; 0.563 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 0.921      ;
; 0.579 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 0.937      ;
; 0.579 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.707      ;
; 0.582 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.710      ;
; 0.586 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.054      ; 0.724      ;
; 0.587 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.715      ;
; 0.588 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 0.946      ;
; 0.593 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.721      ;
; 0.595 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.723      ;
; 0.597 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.725      ;
; 0.606 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.734      ;
; 0.609 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.737      ;
; 0.611 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 0.964      ;
; 0.619 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.054      ; 0.757      ;
; 0.619 ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 0.977      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.624 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.752      ;
; 0.645 ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.773      ;
; 0.658 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.786      ;
; 0.660 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.788      ;
; 0.661 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.789      ;
; 0.663 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.791      ;
; 0.671 ; VGA_Ctrl:u5|V_Cont[10] ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.059      ; 0.814      ;
; 0.672 ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.800      ;
; 0.675 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.059      ; 0.818      ;
; 0.679 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.171     ; 0.592      ;
; 0.679 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.269      ; 1.032      ;
; 0.695 ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 1.053      ;
; 0.704 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.832      ;
; 0.704 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.832      ;
; 0.704 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.832      ;
; 0.704 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[3]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.832      ;
; 0.704 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[4]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.832      ;
; 0.704 ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.832      ;
; 0.717 ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 1.075      ;
; 0.718 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|oVGA_VS    ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.274      ; 1.076      ;
; 0.724 ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.852      ;
; 0.726 ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.854      ;
; 0.742 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[7]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.171     ; 0.655      ;
; 0.745 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[8]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.171     ; 0.658      ;
; 0.808 ; VGA_Ctrl:u5|V_Cont[5]  ; VGA_Ctrl:u5|V_Cont[9]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; -0.171     ; 0.721      ;
; 0.836 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[0]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.964      ;
; 0.836 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[1]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.964      ;
; 0.836 ; VGA_Ctrl:u5|V_Cont[6]  ; VGA_Ctrl:u5|V_Cont[2]  ; VGA_Ctrl:u5|oVGA_HS ; VGA_Ctrl:u5|oVGA_HS ; 0.000        ; 0.044      ; 0.964      ;
+-------+------------------------+------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_50mhz'                                                                                         ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                     ; To Node            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; FMS.010                       ; FMS.010            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FMS.011                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; FMS.001                       ; FMS.001            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; camera_read:u4|pixel_data[2]  ; writedata_sram[2]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.583      ;
; 0.188 ; slectMemory[0]                ; slectMemory[0]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.314      ;
; 0.196 ; camera_read:u4|pixel_data[2]  ; data_ram[2]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.598      ;
; 0.205 ; camera_read:u4|pixel_data[0]  ; writedata_sram[0]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.607      ;
; 0.207 ; camera_read:u4|pixel_data[0]  ; data_ram[0]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.292      ; 0.613      ;
; 0.218 ; camera_read:u4|pixel_data[3]  ; writedata_sram[3]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.620      ;
; 0.219 ; camera_read:u4|pixel_data[1]  ; data_ram[1]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.292      ; 0.625      ;
; 0.219 ; camera_read:u4|pixel_data[7]  ; data_ram[7]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.291      ; 0.624      ;
; 0.231 ; camera_read:u4|pixel_data[13] ; writedata_sram[13] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.265      ; 0.610      ;
; 0.233 ; camera_read:u4|pixel_data[1]  ; writedata_sram[1]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.635      ;
; 0.243 ; camera_read:u4|pixel_data[6]  ; writedata_sram[6]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.645      ;
; 0.246 ; camera_read:u4|pixel_data[6]  ; data_ram[6]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.292      ; 0.652      ;
; 0.247 ; camera_read:u4|pixel_data[5]  ; data_ram[5]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.284      ; 0.645      ;
; 0.248 ; camera_read:u4|pixel_data[4]  ; writedata_sram[4]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.650      ;
; 0.248 ; camera_read:u4|pixel_data[10] ; writedata_sram[10] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.605      ;
; 0.248 ; camera_read:u4|pixel_data[5]  ; writedata_sram[5]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.280      ; 0.642      ;
; 0.253 ; camera_read:u4|pixel_data[3]  ; data_ram[3]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.655      ;
; 0.253 ; camera_read:u4|pixel_data[13] ; data_ram[13]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.269      ; 0.636      ;
; 0.263 ; camera_read:u4|pixel_data[12] ; data_ram[12]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.624      ;
; 0.269 ; camera_read:u4|wraddr[2]      ; address_ram[2]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.687      ;
; 0.270 ; camera_read:u4|pixel_data[15] ; data_ram[15]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.631      ;
; 0.271 ; camera_read:u4|pixel_data[9]  ; writedata_sram[9]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.628      ;
; 0.273 ; camera_read:u4|pixel_data[9]  ; data_ram[9]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.634      ;
; 0.274 ; slectMemory[0]                ; led_g0~reg0        ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; camera_read:u4|pixel_data[8]  ; writedata_sram[8]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.632      ;
; 0.277 ; camera_read:u4|pixel_data[11] ; writedata_sram[11] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.634      ;
; 0.282 ; camera_read:u4|pixel_data[15] ; writedata_sram[15] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.639      ;
; 0.282 ; camera_read:u4|pixel_data[14] ; writedata_sram[14] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.639      ;
; 0.282 ; camera_read:u4|pixel_data[14] ; data_ram[14]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.643      ;
; 0.295 ; camera_read:u4|pixel_data[12] ; writedata_sram[12] ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.243      ; 0.652      ;
; 0.296 ; camera_read:u4|pixel_data[4]  ; data_ram[4]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.292      ; 0.702      ;
; 0.296 ; camera_read:u4|pixel_data[8]  ; data_ram[8]        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.657      ;
; 0.298 ; camera_read:u4|pixel_data[11] ; data_ram[11]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.659      ;
; 0.300 ; camera_read:u4|pixel_data[10] ; data_ram[10]       ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.247      ; 0.661      ;
; 0.302 ; camera_read:u4|wraddr[8]      ; address_ram[8]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.720      ;
; 0.302 ; camera_read:u4|wraddr[3]      ; address_sram[3]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 0.714      ;
; 0.307 ; camera_read:u4|wraddr[17]     ; address_sram[17]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.693      ;
; 0.311 ; camera_read:u4|wraddr[11]     ; address_sram[11]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.697      ;
; 0.322 ; camera_read:u4|pixel_data[7]  ; writedata_sram[7]  ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.288      ; 0.724      ;
; 0.329 ; FMS.100                       ; FMS.010            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.455      ;
; 0.332 ; FMS.100                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.458      ;
; 0.339 ; FMS.100                       ; FMS.001            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.465      ;
; 0.365 ; camera_read:u4|wraddr[1]      ; address_ram[1]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.783      ;
; 0.381 ; camera_read:u4|wraddr[6]      ; address_ram[6]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.799      ;
; 0.384 ; camera_read:u4|wraddr[5]      ; address_ram[5]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.802      ;
; 0.385 ; camera_read:u4|wraddr[7]      ; address_ram[7]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.803      ;
; 0.392 ; camera_read:u4|wraddr[5]      ; address_sram[5]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.302      ; 0.808      ;
; 0.397 ; camera_read:u4|wraddr[4]      ; address_sram[4]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 0.809      ;
; 0.398 ; camera_read:u4|frame_done     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.268      ; 0.780      ;
; 0.400 ; camera_read:u4|frame_done     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.268      ; 0.782      ;
; 0.400 ; camera_read:u4|wraddr[10]     ; address_ram[10]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.278      ; 0.792      ;
; 0.401 ; camera_read:u4|frame_done     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.268      ; 0.783      ;
; 0.402 ; camera_read:u4|wraddr[11]     ; address_ram[11]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.278      ; 0.794      ;
; 0.402 ; camera_read:u4|wraddr[2]      ; address_sram[2]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 0.814      ;
; 0.406 ; camera_read:u4|wraddr[14]     ; address_sram[14]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.792      ;
; 0.407 ; camera_read:u4|wraddr[10]     ; address_sram[10]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.793      ;
; 0.420 ; camera_read:u4|wraddr[8]      ; address_sram[8]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.838      ;
; 0.421 ; camera_read:u4|wraddr[9]      ; address_ram[9]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.278      ; 0.813      ;
; 0.427 ; camera_read:u4|wraddr[16]     ; address_sram[16]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.813      ;
; 0.430 ; camera_read:u4|wraddr[9]      ; address_sram[9]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.816      ;
; 0.436 ; camera_read:u4|wraddr[15]     ; address_sram[15]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.822      ;
; 0.439 ; camera_read:u4|wraddr[3]      ; address_ram[3]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 0.857      ;
; 0.472 ; camera_read:u4|wraddr[18]     ; address_sram[18]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.272      ; 0.858      ;
; 0.485 ; camera_read:u4|wraddr[6]      ; address_sram[6]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 0.897      ;
; 0.485 ; camera_read:u4|wraddr[17]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 0.861      ;
; 0.487 ; camera_read:u4|wraddr[1]      ; address_sram[1]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 0.899      ;
; 0.533 ; camera_read:u4|wraddr[18]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 0.909      ;
; 0.540 ; camera_read:u4|wraddr[0]      ; address_sram[0]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 0.952      ;
; 0.555 ; camera_read:u4|wraddr[12]     ; address_sram[12]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.274      ; 0.943      ;
; 0.568 ; camera_read:u4|wraddr[16]     ; address_ram[16]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.277      ; 0.959      ;
; 0.573 ; camera_read:u4|wraddr[15]     ; address_ram[15]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.277      ; 0.964      ;
; 0.580 ; camera_read:u4|wraddr[13]     ; address_sram[13]   ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.274      ; 0.968      ;
; 0.614 ; camera_read:u4|wraddr[13]     ; address_ram[13]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.277      ; 1.005      ;
; 0.618 ; slectMemory[0]                ; address_sram[8]    ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.745      ;
; 0.622 ; camera_read:u4|frame_done     ; FMS.100            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.268      ; 1.004      ;
; 0.631 ; camera_read:u4|wraddr[14]     ; address_ram[14]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.277      ; 1.022      ;
; 0.631 ; camera_read:u4|wraddr[13]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.007      ;
; 0.635 ; camera_read:u4|wraddr[17]     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.011      ;
; 0.636 ; camera_read:u4|wraddr[7]      ; address_sram[7]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.298      ; 1.048      ;
; 0.638 ; camera_read:u4|wraddr[17]     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.014      ;
; 0.646 ; camera_read:u4|wraddr[16]     ; FMS.011            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.022      ;
; 0.673 ; camera_read:u4|wraddr[12]     ; address_ram[12]    ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.278      ; 1.065      ;
; 0.683 ; camera_read:u4|wraddr[18]     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.059      ;
; 0.686 ; camera_read:u4|wraddr[18]     ; FMS.001            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.062      ;
; 0.709 ; FMS.100                       ; FMS.100            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.835      ;
; 0.713 ; camera_read:u4|wraddr[4]      ; address_ram[4]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.304      ; 1.131      ;
; 0.737 ; FMS.010                       ; FMS.011            ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.042      ; 0.863      ;
; 0.739 ; camera_read:u4|frame_done     ; slectMemory[0]     ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.283      ; 1.136      ;
; 0.739 ; camera_read:u4|frame_done     ; led_g0~reg0        ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.283      ; 1.136      ;
; 0.741 ; slectMemory[0]                ; write_ram          ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.056      ; 0.881      ;
; 0.744 ; camera_read:u4|wraddr[14]     ; FMS.010            ; PCLK_CAMERA  ; clock_50mhz ; 0.000        ; 0.262      ; 1.120      ;
; 0.746 ; slectMemory[0]                ; address_ram[2]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.873      ;
; 0.746 ; slectMemory[0]                ; address_ram[1]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.873      ;
; 0.747 ; slectMemory[0]                ; address_ram[7]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.874      ;
; 0.748 ; slectMemory[0]                ; address_ram[5]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.875      ;
; 0.751 ; slectMemory[0]                ; address_ram[6]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.878      ;
; 0.753 ; slectMemory[0]                ; address_ram[9]     ; clock_50mhz  ; clock_50mhz ; 0.000        ; 0.043      ; 0.880      ;
+-------+-------------------------------+--------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'PCLK_CAMERA'                                                                                                       ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                            ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.208 ; camera_read:u4|pixel_half            ; camera_read:u4|pixel_half ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.314      ;
; 0.223 ; camera_read:u4|wraddr[18]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.329      ;
; 0.320 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.426      ;
; 0.321 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.427      ;
; 0.322 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.428      ;
; 0.322 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.428      ;
; 0.323 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.429      ;
; 0.323 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.429      ;
; 0.324 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.430      ;
; 0.324 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.430      ;
; 0.325 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.431      ;
; 0.325 ; camera_read:u4|wraddr[17]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.431      ;
; 0.326 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.432      ;
; 0.336 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.442      ;
; 0.343 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|pixel_half ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.350 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[0]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.018      ; 0.452      ;
; 0.416 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.522      ;
; 0.417 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.523      ;
; 0.425 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.586      ;
; 0.428 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.589      ;
; 0.467 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.576      ;
; 0.467 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.575      ;
; 0.469 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.577      ;
; 0.469 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.578      ;
; 0.470 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.579      ;
; 0.470 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.579      ;
; 0.471 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.579      ;
; 0.471 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.579      ;
; 0.471 ; camera_read:u4|wraddr[17]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.580      ;
; 0.479 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.587      ;
; 0.479 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.640      ;
; 0.480 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.588      ;
; 0.481 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.590      ;
; 0.481 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.589      ;
; 0.481 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[1]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.589      ;
; 0.482 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.590      ;
; 0.482 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.643      ;
; 0.483 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.591      ;
; 0.484 ; camera_read:u4|wraddr[16]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.593      ;
; 0.484 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.592      ;
; 0.484 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[2]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.592      ;
; 0.491 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.652      ;
; 0.492 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.653      ;
; 0.494 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.655      ;
; 0.495 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.656      ;
; 0.501 ; camera_read:u4|wraddr[12]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.022      ; 0.607      ;
; 0.530 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.639      ;
; 0.530 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.638      ;
; 0.532 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.641      ;
; 0.533 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.642      ;
; 0.533 ; camera_read:u4|wraddr[13]            ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.642      ;
; 0.533 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.642      ;
; 0.533 ; camera_read:u4|wraddr[1]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.641      ;
; 0.534 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.642      ;
; 0.534 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.642      ;
; 0.535 ; camera_read:u4|wraddr[9]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.644      ;
; 0.536 ; camera_read:u4|wraddr[11]            ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.645      ;
; 0.536 ; camera_read:u4|wraddr[15]            ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.645      ;
; 0.537 ; camera_read:u4|wraddr[3]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.645      ;
; 0.537 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.645      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[17] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[18] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[16] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.539 ; camera_read:u4|FSM_state.ROW_CAPTURE ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.043      ; 0.666      ;
; 0.545 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.706      ;
; 0.546 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[7]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.654      ;
; 0.547 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.708      ;
; 0.547 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[5]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.655      ;
; 0.547 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[3]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.655      ;
; 0.548 ; camera_read:u4|wraddr[7]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.709      ;
; 0.549 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[8]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.657      ;
; 0.550 ; camera_read:u4|wraddr[5]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.711      ;
; 0.550 ; camera_read:u4|wraddr[2]             ; camera_read:u4|wraddr[6]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.658      ;
; 0.550 ; camera_read:u4|wraddr[0]             ; camera_read:u4|wraddr[4]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.024      ; 0.658      ;
; 0.557 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[13] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.718      ;
; 0.558 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.719      ;
; 0.559 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[9]  ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.720      ;
; 0.560 ; camera_read:u4|wraddr[8]             ; camera_read:u4|wraddr[14] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.721      ;
; 0.561 ; camera_read:u4|wraddr[6]             ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.722      ;
; 0.562 ; camera_read:u4|wraddr[4]             ; camera_read:u4|wraddr[10] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.077      ; 0.723      ;
; 0.571 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[11] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.680      ;
; 0.572 ; camera_read:u4|wraddr[14]            ; camera_read:u4|wraddr[15] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.681      ;
; 0.574 ; camera_read:u4|wraddr[10]            ; camera_read:u4|wraddr[12] ; PCLK_CAMERA  ; PCLK_CAMERA ; 0.000        ; 0.025      ; 0.683      ;
+-------+--------------------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'u1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                   ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node          ; To Node                                                                                                 ; Launch Clock ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+
; 1.572 ; writedata_sram[6]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[6]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.313      ;
; 1.573 ; writedata_sram[7]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[7]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.314      ;
; 1.573 ; writedata_sram[4]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[4]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.314      ;
; 1.584 ; address_sram[17]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[17]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.584 ; address_sram[15]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[15]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.584 ; address_sram[14]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[14]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.584 ; address_sram[9]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[9]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.584 ; address_sram[6]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[6]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.584 ; address_sram[2]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[2]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.584 ; address_sram[5]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[5]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.325      ;
; 1.585 ; address_sram[16]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[16]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.326      ;
; 1.585 ; address_sram[4]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[4]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.326      ;
; 1.585 ; address_sram[3]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[3]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.326      ;
; 1.587 ; address_sram[0]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[0]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.328      ;
; 1.620 ; data_ram[0]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.567      ;
; 1.637 ; writedata_sram[9]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[9]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 0.377      ;
; 1.642 ; writedata_sram[0]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[0]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.383      ;
; 1.643 ; writedata_sram[3]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[3]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.384      ;
; 1.643 ; writedata_sram[1]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[1]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.384      ;
; 1.644 ; address_sram[7]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[7]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.385      ;
; 1.644 ; writedata_sram[5]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[5]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.385      ;
; 1.645 ; address_sram[11]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[11]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.386      ;
; 1.647 ; writedata_sram[8]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[8]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 0.387      ;
; 1.649 ; writedata_sram[15] ; sram:u3|sram_sram_0:sram_0|writedata_reg[15]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.444     ; 0.389      ;
; 1.649 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.591      ;
; 1.650 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.586      ;
; 1.652 ; writedata_sram[12] ; sram:u3|sram_sram_0:sram_0|writedata_reg[12]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.393      ;
; 1.652 ; writedata_sram[2]  ; sram:u3|sram_sram_0:sram_0|writedata_reg[2]                                                             ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.393      ;
; 1.652 ; data_ram[12]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.594      ;
; 1.657 ; address_sram[12]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[12]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.398      ;
; 1.659 ; address_sram[1]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[1]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.400      ;
; 1.664 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.600      ;
; 1.665 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.607      ;
; 1.666 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.260     ; 0.610      ;
; 1.674 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.616      ;
; 1.675 ; address_ram[6]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.617      ;
; 1.679 ; data_ram[3]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.617      ;
; 1.684 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.626      ;
; 1.687 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.629      ;
; 1.691 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.270     ; 0.625      ;
; 1.700 ; writedata_sram[11] ; sram:u3|sram_sram_0:sram_0|writedata_reg[11]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.441      ;
; 1.705 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.641      ;
; 1.708 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.650      ;
; 1.711 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.647      ;
; 1.713 ; writedata_sram[14] ; sram:u3|sram_sram_0:sram_0|writedata_reg[14]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.454      ;
; 1.715 ; address_ram[15]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[2]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.456      ;
; 1.715 ; writedata_sram[10] ; sram:u3|sram_sram_0:sram_0|writedata_reg[10]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.456      ;
; 1.717 ; writedata_sram[13] ; sram:u3|sram_sram_0:sram_0|writedata_reg[13]                                                            ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.458      ;
; 1.721 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.657      ;
; 1.726 ; address_sram[13]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[13]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.467      ;
; 1.726 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.662      ;
; 1.729 ; address_ram[3]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.671      ;
; 1.733 ; address_sram[18]   ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[18]                                                                ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.474      ;
; 1.734 ; address_ram[13]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[0]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.475      ;
; 1.740 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.682      ;
; 1.748 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.690      ;
; 1.751 ; address_ram[8]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.687      ;
; 1.782 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a137~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.720      ;
; 1.787 ; data_ram[7]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 0.736      ;
; 1.788 ; address_sram[8]    ; sram:u3|sram_sram_0:sram_0|SRAM_ADDR[8]                                                                 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.449     ; 0.523      ;
; 1.789 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 0.734      ;
; 1.791 ; address_ram[5]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 0.736      ;
; 1.794 ; data_ram[15]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 0.743      ;
; 1.796 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 0.735      ;
; 1.798 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 0.743      ;
; 1.799 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 0.744      ;
; 1.800 ; data_ram[5]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 0.749      ;
; 1.803 ; data_ram[7]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.263     ; 0.744      ;
; 1.804 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 0.750      ;
; 1.804 ; address_ram[2]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.751      ;
; 1.805 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 0.745      ;
; 1.807 ; address_ram[0]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.754      ;
; 1.809 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a80~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.259     ; 0.754      ;
; 1.809 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 0.748      ;
; 1.810 ; data_ram[6]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a102~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 0.750      ;
; 1.811 ; address_ram[7]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a51~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.272     ; 0.743      ;
; 1.816 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a40~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 0.756      ;
; 1.816 ; address_ram[3]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.763      ;
; 1.817 ; data_ram[14]       ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a126~porta_datain_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.255     ; 0.766      ;
; 1.818 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.765      ;
; 1.819 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 0.759      ;
; 1.819 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a124~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 0.759      ;
; 1.820 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 0.759      ;
; 1.820 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.767      ;
; 1.821 ; address_ram[1]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 0.767      ;
; 1.821 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.759      ;
; 1.822 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 0.768      ;
; 1.823 ; data_ram[9]        ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a41~porta_datain_reg0   ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.271     ; 0.756      ;
; 1.823 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a119~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.266     ; 0.761      ;
; 1.824 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a55~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.258     ; 0.770      ;
; 1.825 ; address_ram[4]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a117~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.772      ;
; 1.826 ; address_ram[5]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a40~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.264     ; 0.766      ;
; 1.826 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a127~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.257     ; 0.773      ;
; 1.827 ; address_ram[11]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a57~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.262     ; 0.769      ;
; 1.828 ; address_ram[9]     ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.270     ; 0.762      ;
; 1.829 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a128~porta_address_reg0 ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.270     ; 0.763      ;
; 1.830 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a56~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.265     ; 0.769      ;
; 1.832 ; address_ram[10]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a58~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.268     ; 0.768      ;
; 1.834 ; address_ram[16]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|address_reg_a[3]                  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.443     ; 0.575      ;
; 1.835 ; address_ram[12]    ; RAM:u6|altsyncram:altsyncram_component|altsyncram_1bg1:auto_generated|ram_block1a61~porta_address_reg0  ; clock_50mhz  ; u1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; -1.274     ; 0.765      ;
+-------+--------------------+---------------------------------------------------------------------------------------------------------+--------------+------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 16
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 2.624 ns




+----------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                            ;
+-------------------------------------------------+----------+--------+----------+---------+---------------------+
; Clock                                           ; Setup    ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+----------+--------+----------+---------+---------------------+
; Worst-case Slack                                ; -8.080   ; -0.306 ; N/A      ; N/A     ; -3.000              ;
;  PCLK_CAMERA                                    ; -1.848   ; 0.208  ; N/A      ; N/A     ; -3.000              ;
;  VGA_Ctrl:u5|oVGA_HS                            ; -1.769   ; 0.169  ; N/A      ; N/A     ; -1.285              ;
;  clock_50mhz                                    ; -8.080   ; 0.181  ; N/A      ; N/A     ; 9.438               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -2.395   ; 1.572  ; N/A      ; N/A     ; 1.307               ;
;  u1|altpll_component|auto_generated|pll1|clk[2] ; -0.170   ; -0.306 ; N/A      ; N/A     ; 19.708              ;
;  u1|altpll_component|auto_generated|pll1|clk[3] ; 9994.214 ; 0.150  ; N/A      ; N/A     ; 4999.709            ;
; Design-wide TNS                                 ; -1375.53 ; -0.306 ; 0.0      ; 0.0     ; -67.25              ;
;  PCLK_CAMERA                                    ; -44.726  ; 0.000  ; N/A      ; N/A     ; -51.830             ;
;  VGA_Ctrl:u5|oVGA_HS                            ; -19.728  ; 0.000  ; N/A      ; N/A     ; -15.420             ;
;  clock_50mhz                                    ; -406.776 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[0] ; -904.130 ; 0.000  ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[2] ; -0.170   ; -0.306 ; N/A      ; N/A     ; 0.000               ;
;  u1|altpll_component|auto_generated|pll1|clk[3] ; 0.000    ; 0.000  ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+----------+--------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; pin_scl       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; XCLK_CAMERA   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_r[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_g[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[0]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[1]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[2]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[3]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[4]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[5]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[6]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_b[7]      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_vga_clock ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_sync      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_bank      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_hs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_vs        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[4]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[5]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[6]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[7]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[8]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[9]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[10]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[11]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[12]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[13]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[14]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[15]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[16]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[17]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_test[18]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led_g0        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; pin_sda       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; pin_sda                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[0]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[1]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[2]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[3]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[4]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[5]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[6]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[7]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[8]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[9]              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[10]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[11]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[12]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[13]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[14]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SRAM_DQ[15]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pin_reset               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_50mhz             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; bt_config               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; pin_start               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; PCLK_CAMERA             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; HREF_CAMERA             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[3]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; VSYNC_CAMERA            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[4]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[5]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[6]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[7]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[0]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[1]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; DATA_CAMERA[2]          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; XCLK_CAMERA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_vga_clock ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_sync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_bank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_test[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; led_test[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_test[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led_g0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; pin_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; XCLK_CAMERA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_vga_clock ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_sync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_bank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_test[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; led_test[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_test[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led_g0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; pin_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; pin_scl       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; SRAM_LB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_CE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; XCLK_CAMERA   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_r[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_g[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[0]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[1]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[2]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[3]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[4]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[5]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[6]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_b[7]      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_vga_clock ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_sync      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_bank      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_hs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_vs        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[4]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[5]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[6]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[7]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[8]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[9]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_test[10]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[11]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[12]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[13]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[14]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[15]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; led_test[16]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[17]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_test[18]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led_g0        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; pin_sda       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clock_50mhz                                    ; clock_50mhz                                    ; 378      ; 0        ; 0        ; 0        ;
; PCLK_CAMERA                                    ; clock_50mhz                                    ; 1557     ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; clock_50mhz                                    ; 2962     ; 0        ; 0        ; 0        ;
; VGA_Ctrl:u5|oVGA_HS                            ; clock_50mhz                                    ; 0        ; 19188    ; 0        ; 0        ;
; PCLK_CAMERA                                    ; PCLK_CAMERA                                    ; 282      ; 0        ; 0        ; 0        ;
; clock_50mhz                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5018     ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 143      ; 0        ; 0        ; 0        ;
; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 368      ; 0        ; 0        ; 0        ;
; VGA_Ctrl:u5|oVGA_HS                            ; VGA_Ctrl:u5|oVGA_HS                            ; 0        ; 0        ; 0        ; 199      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; clock_50mhz                                    ; clock_50mhz                                    ; 378      ; 0        ; 0        ; 0        ;
; PCLK_CAMERA                                    ; clock_50mhz                                    ; 1557     ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; clock_50mhz                                    ; 2962     ; 0        ; 0        ; 0        ;
; VGA_Ctrl:u5|oVGA_HS                            ; clock_50mhz                                    ; 0        ; 19188    ; 0        ; 0        ;
; PCLK_CAMERA                                    ; PCLK_CAMERA                                    ; 282      ; 0        ; 0        ; 0        ;
; clock_50mhz                                    ; u1|altpll_component|auto_generated|pll1|clk[0] ; 5018     ; 0        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; 143      ; 0        ; 0        ; 0        ;
; VGA_Ctrl:u5|oVGA_HS                            ; u1|altpll_component|auto_generated|pll1|clk[2] ; 1        ; 1        ; 0        ; 0        ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; 368      ; 0        ; 0        ; 0        ;
; VGA_Ctrl:u5|oVGA_HS                            ; VGA_Ctrl:u5|oVGA_HS                            ; 0        ; 0        ; 0        ; 199      ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 29    ; 29   ;
; Unconstrained Input Port Paths  ; 151   ; 151  ;
; Unconstrained Output Ports      ; 80    ; 80   ;
; Unconstrained Output Port Paths ; 375   ; 375  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; Target                                         ; Clock                                          ; Type      ; Status      ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+
; PCLK_CAMERA                                    ; PCLK_CAMERA                                    ; Base      ; Constrained ;
; VGA_Ctrl:u5|oVGA_HS                            ; VGA_Ctrl:u5|oVGA_HS                            ; Base      ; Constrained ;
; clock_50mhz                                    ; clock_50mhz                                    ; Base      ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[0] ; u1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[1] ; u1|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[2] ; u1|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
; u1|altpll_component|auto_generated|pll1|clk[3] ; u1|altpll_component|auto_generated|pll1|clk[3] ; Generated ; Constrained ;
+------------------------------------------------+------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; DATA_CAMERA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HREF_CAMERA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_CAMERA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bt_config      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_CAMERA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_g0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[16]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[17]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[18]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_bank      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_hs        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_vga_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_vs        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; DATA_CAMERA[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; DATA_CAMERA[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HREF_CAMERA    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VSYNC_CAMERA   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; bt_config      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_reset      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_start      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; SRAM_ADDR[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_ADDR[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_DQ[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_OE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SRAM_WE_N     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; XCLK_CAMERA   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_g0        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[4]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[5]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[6]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[7]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[8]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[9]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[10]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[11]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[12]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[13]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[14]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[15]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[16]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[17]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led_test[18]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_b[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_bank      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_g[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_hs        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[3]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[4]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[5]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[6]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_r[7]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_scl       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_sda       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_vga_clock ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pin_vs        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition
    Info: Processing started: Wed Aug 21 21:23:12 2024
Info: Command: quartus_sta top_ov7670 -c top_ov7670
Info: qsta_default_script.tcl version: #3
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top_ov7670.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clock_50mhz clock_50mhz
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 4 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[0]} {u1|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 12 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[1]} {u1|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[2]} {u1|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {u1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 500 -duty_cycle 50.00 -name {u1|altpll_component|auto_generated|pll1|clk[3]} {u1|altpll_component|auto_generated|pll1|clk[3]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name PCLK_CAMERA PCLK_CAMERA
    Info (332105): create_clock -period 1.000 -name VGA_Ctrl:u5|oVGA_HS VGA_Ctrl:u5|oVGA_HS
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -8.080
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.080            -406.776 clock_50mhz 
    Info (332119):    -2.395            -904.130 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.848             -44.726 PCLK_CAMERA 
    Info (332119):    -1.769             -19.728 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):    -0.170              -0.170 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  9994.214               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.213
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.213              -0.213 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.360               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.386               0.000 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     0.402               0.000 clock_50mhz 
    Info (332119):     0.445               0.000 PCLK_CAMERA 
    Info (332119):     3.013               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.830 PCLK_CAMERA 
    Info (332119):    -1.285             -15.420 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     1.307               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.758               0.000 clock_50mhz 
    Info (332119):    19.708               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  4999.709               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 0.605 ns
    Info (332114): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -7.238
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -7.238            -366.369 clock_50mhz 
    Info (332119):    -1.678            -560.439 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -1.531             -36.869 PCLK_CAMERA 
    Info (332119):    -1.527             -17.014 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     0.012               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  9994.757               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.306
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.306              -0.306 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.339               0.000 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     0.353               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.354               0.000 clock_50mhz 
    Info (332119):     0.398               0.000 PCLK_CAMERA 
    Info (332119):     2.636               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -51.830 PCLK_CAMERA 
    Info (332119):    -1.285             -15.420 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     1.351               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.779               0.000 clock_50mhz 
    Info (332119):    19.710               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  4999.710               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 1.130 ns
    Info (332114): 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -3.793
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.793            -168.898 clock_50mhz 
    Info (332119):    -0.396              -3.453 PCLK_CAMERA 
    Info (332119):    -0.295              -2.815 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     0.081               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.949               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):  9997.071               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
Info (332146): Worst-case hold slack is -0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.129              -0.129 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.150               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
    Info (332119):     0.169               0.000 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     0.181               0.000 clock_50mhz 
    Info (332119):     0.208               0.000 PCLK_CAMERA 
    Info (332119):     1.572               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -48.641 PCLK_CAMERA 
    Info (332119):    -1.000             -12.000 VGA_Ctrl:u5|oVGA_HS 
    Info (332119):     2.251               0.000 u1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.438               0.000 clock_50mhz 
    Info (332119):    19.780               0.000 u1|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):  4999.755               0.000 u1|altpll_component|auto_generated|pll1|clk[3] 
Info (332114): Report Metastability: Found 16 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 16
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 2.624 ns
    Info (332114): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 4852 megabytes
    Info: Processing ended: Wed Aug 21 21:23:14 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


