#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Oct 17 18:07:43 2024
# Process ID: 504736
# Current directory: /home/casager/repos/verilog-ethernet/example/Arty/fpga
# Command line: vivado
# Log file: /home/casager/repos/verilog-ethernet/example/Arty/fpga/vivado.log
# Journal file: /home/casager/repos/verilog-ethernet/example/Arty/fpga/vivado.jou
# Running On: falcon, OS: Linux, CPU Frequency: 3004.622 MHz, CPU Physical cores: 24, Host memory: 33318 MB
#-----------------------------------------------------------
start_gui
open_project /home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.xpr
open_hw_manager
update_compile_order -fileset sources_1
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
set_property PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga.ltx} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.runs/impl_1/fpga.ltx} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/home/casager/repos/verilog-ethernet/example/Arty/fpga/fpga/fpga.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
