// Seed: 838694100
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always $display;
  xor (id_4, id_5, id_1, id_2);
  module_0(
      id_5, id_5, id_5, id_5
  );
  assign id_3 = id_1[1];
  wire id_6;
endmodule
module module_2 (
    input  tri0  id_0,
    output uwire id_1,
    output wand  id_2
);
endmodule
module module_3 (
    output wand id_0,
    inout  tri1 id_1,
    input  tri1 id_2
    , id_4
);
  tri0 id_5;
  wire id_6;
  id_7(
      1 - 1, 1, 1, 1'd0, 1'b0, id_5
  ); module_2(
      id_4, id_1, id_0
  );
  tri0 id_8;
  assign id_0 = id_4;
  assign id_8 = 1;
  wire id_9;
  id_10(
      1, 1 - id_8, ""
  );
  assign id_0 = 1;
endmodule
