{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Sep 13 17:42:58 2020 " "Info: Processing started: Sun Sep 13 17:42:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off top -c top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|en_reg4 " "Warning: Node \"control_part:CTRL_PART\|en_reg4\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|sel " "Warning: Node \"control_part:CTRL_PART\|sel\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|en_compt " "Warning: Node \"control_part:CTRL_PART\|en_compt\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 38 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "control_part:CTRL_PART\|en_mem " "Warning: Node \"control_part:CTRL_PART\|en_mem\" is a latch" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 35 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[0\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[0\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[2\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[2\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[3\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[3\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[4\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[4\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[5\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[5\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[6\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[6\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[7\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[7\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[0\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[0\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[1\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[1\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[2\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[2\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[3\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[3\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[4\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[4\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[5\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[5\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[6\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[6\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[7\] " "Warning: Node \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output2\[7\]\" is a latch" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 45 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "demux_sel " "Info: Assuming node \"demux_sel\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 10 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "6 " "Warning: Found 6 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "control_part:CTRL_PART\|WideOr3~1 " "Info: Detected gated clock \"control_part:CTRL_PART\|WideOr3~1\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 90 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|WideOr3~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_part:CTRL_PART\|c_state.S4 " "Info: Detected ripple clock \"control_part:CTRL_PART\|c_state.S4\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|c_state.S4" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_part:CTRL_PART\|sel~0 " "Info: Detected gated clock \"control_part:CTRL_PART\|sel~0\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|sel~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_part:CTRL_PART\|c_state.S0 " "Info: Detected ripple clock \"control_part:CTRL_PART\|c_state.S0\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|c_state.S0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "control_part:CTRL_PART\|WideOr1~0 " "Info: Detected gated clock \"control_part:CTRL_PART\|WideOr1~0\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 90 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|WideOr1~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "control_part:CTRL_PART\|c_state.S1 " "Info: Detected ripple clock \"control_part:CTRL_PART\|c_state.S1\" as buffer" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } } { "d:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "control_part:CTRL_PART\|c_state.S1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register control_part:CTRL_PART\|en_reg4 register operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[2\] 97.24 MHz 10.284 ns Internal " "Info: Clock \"clk\" has Internal fmax of 97.24 MHz between source register \"control_part:CTRL_PART\|en_reg4\" and destination register \"operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[2\]\" (period= 10.284 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.331 ns + Longest register register " "Info: + Longest register to register delay is 2.331 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_part:CTRL_PART\|en_reg4 1 REG LCCOMB_X7_Y16_N22 22 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 22; REG Node = 'control_part:CTRL_PART\|en_reg4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.671 ns) + CELL(0.660 ns) 2.331 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[2\] 2 REG LCFF_X36_Y12_N13 8 " "Info: 2: + IC(1.671 ns) + CELL(0.660 ns) = 2.331 ns; Loc. = LCFF_X36_Y12_N13; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { control_part:CTRL_PART|en_reg4 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.660 ns ( 28.31 % ) " "Info: Total cell delay = 0.660 ns ( 28.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.671 ns ( 71.69 % ) " "Info: Total interconnect delay = 1.671 ns ( 71.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { control_part:CTRL_PART|en_reg4 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { control_part:CTRL_PART|en_reg4 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] {} } { 0.000ns 1.671ns } { 0.000ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.847 ns - Smallest " "Info: - Smallest clock skew is -2.847 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.799 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.537 ns) 2.799 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[2\] 3 REG LCFF_X36_Y12_N13 8 " "Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X36_Y12_N13; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[2\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 54.16 % ) " "Info: Total cell delay = 1.516 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 45.84 % ) " "Info: Total interconnect delay = 1.283 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.169ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 5.646 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 5.646 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.787 ns) 4.347 ns control_part:CTRL_PART\|c_state.S0 2 REG LCFF_X6_Y16_N23 4 " "Info: 2: + IC(2.581 ns) + CELL(0.787 ns) = 4.347 ns; Loc. = LCFF_X6_Y16_N23; Fanout = 4; REG Node = 'control_part:CTRL_PART\|c_state.S0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { clk control_part:CTRL_PART|c_state.S0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.333 ns) + CELL(0.393 ns) 5.073 ns control_part:CTRL_PART\|WideOr1~0 3 COMB LCCOMB_X6_Y16_N16 1 " "Info: 3: + IC(0.333 ns) + CELL(0.393 ns) = 5.073 ns; Loc. = LCCOMB_X6_Y16_N16; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|WideOr1~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.726 ns" { control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 90 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.150 ns) 5.646 ns control_part:CTRL_PART\|en_reg4 4 REG LCCOMB_X7_Y16_N22 22 " "Info: 4: + IC(0.423 ns) + CELL(0.150 ns) = 5.646 ns; Loc. = LCCOMB_X7_Y16_N22; Fanout = 22; REG Node = 'control_part:CTRL_PART\|en_reg4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.573 ns" { control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.309 ns ( 40.90 % ) " "Info: Total cell delay = 2.309 ns ( 40.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.337 ns ( 59.10 % ) " "Info: Total interconnect delay = 3.337 ns ( 59.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { clk control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S0 {} control_part:CTRL_PART|WideOr1~0 {} control_part:CTRL_PART|en_reg4 {} } { 0.000ns 0.000ns 2.581ns 0.333ns 0.423ns } { 0.000ns 0.979ns 0.787ns 0.393ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.169ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { clk control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S0 {} control_part:CTRL_PART|WideOr1~0 {} control_part:CTRL_PART|en_reg4 {} } { 0.000ns 0.000ns 2.581ns 0.333ns 0.423ns } { 0.000ns 0.979ns 0.787ns 0.393ns 0.150ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 33 -1 0 } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.331 ns" { control_part:CTRL_PART|en_reg4 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.331 ns" { control_part:CTRL_PART|en_reg4 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] {} } { 0.000ns 1.671ns } { 0.000ns 0.660ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[2] {} } { 0.000ns 0.000ns 0.114ns 1.169ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.646 ns" { clk control_part:CTRL_PART|c_state.S0 control_part:CTRL_PART|WideOr1~0 control_part:CTRL_PART|en_reg4 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.646 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S0 {} control_part:CTRL_PART|WideOr1~0 {} control_part:CTRL_PART|en_reg4 {} } { 0.000ns 0.000ns 2.581ns 0.333ns 0.423ns } { 0.000ns 0.979ns 0.787ns 0.393ns 0.150ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 4 " "Warning: Circuit may not operate. Detected 4 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "control_part:CTRL_PART\|c_state.S2 control_part:CTRL_PART\|sel clk 1.88 ns " "Info: Found hold time violation between source  pin or register \"control_part:CTRL_PART\|c_state.S2\" and destination pin or register \"control_part:CTRL_PART\|sel\" for clock \"clk\" (Hold time is 1.88 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.881 ns + Largest " "Info: + Largest clock skew is 2.881 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 5.696 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 5.696 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.787 ns) 4.347 ns control_part:CTRL_PART\|c_state.S4 2 REG LCFF_X6_Y16_N29 6 " "Info: 2: + IC(2.581 ns) + CELL(0.787 ns) = 4.347 ns; Loc. = LCFF_X6_Y16_N29; Fanout = 6; REG Node = 'control_part:CTRL_PART\|c_state.S4'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.368 ns" { clk control_part:CTRL_PART|c_state.S4 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.338 ns) + CELL(0.420 ns) 5.105 ns control_part:CTRL_PART\|sel~0 3 COMB LCCOMB_X6_Y16_N4 1 " "Info: 3: + IC(0.338 ns) + CELL(0.420 ns) = 5.105 ns; Loc. = LCCOMB_X6_Y16_N4; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|sel~0'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.758 ns" { control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.150 ns) 5.696 ns control_part:CTRL_PART\|sel 4 REG LCCOMB_X6_Y16_N12 4 " "Info: 4: + IC(0.441 ns) + CELL(0.150 ns) = 5.696 ns; Loc. = LCCOMB_X6_Y16_N12; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.591 ns" { control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.336 ns ( 41.01 % ) " "Info: Total cell delay = 2.336 ns ( 41.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.360 ns ( 58.99 % ) " "Info: Total interconnect delay = 3.360 ns ( 58.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { clk control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S4 {} control_part:CTRL_PART|sel~0 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.000ns 2.581ns 0.338ns 0.441ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.815 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.815 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.185 ns) + CELL(0.537 ns) 2.815 ns control_part:CTRL_PART\|c_state.S2 3 REG LCFF_X6_Y16_N3 2 " "Info: 3: + IC(1.185 ns) + CELL(0.537 ns) = 2.815 ns; Loc. = LCFF_X6_Y16_N3; Fanout = 2; REG Node = 'control_part:CTRL_PART\|c_state.S2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.722 ns" { clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 53.85 % ) " "Info: Total cell delay = 1.516 ns ( 53.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.299 ns ( 46.15 % ) " "Info: Total interconnect delay = 1.299 ns ( 46.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clk clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clk {} clk~combout {} clk~clkctrl {} control_part:CTRL_PART|c_state.S2 {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { clk control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S4 {} control_part:CTRL_PART|sel~0 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.000ns 2.581ns 0.338ns 0.441ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clk clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clk {} clk~combout {} clk~clkctrl {} control_part:CTRL_PART|c_state.S2 {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.751 ns - Shortest register register " "Info: - Shortest register to register delay is 0.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns control_part:CTRL_PART\|c_state.S2 1 REG LCFF_X6_Y16_N3 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y16_N3; Fanout = 2; REG Node = 'control_part:CTRL_PART\|c_state.S2'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.331 ns) + CELL(0.420 ns) 0.751 ns control_part:CTRL_PART\|sel 2 REG LCCOMB_X6_Y16_N12 4 " "Info: 2: + IC(0.331 ns) + CELL(0.420 ns) = 0.751 ns; Loc. = LCCOMB_X6_Y16_N12; Fanout = 4; REG Node = 'control_part:CTRL_PART\|sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { control_part:CTRL_PART|c_state.S2 control_part:CTRL_PART|sel } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.420 ns ( 55.93 % ) " "Info: Total cell delay = 0.420 ns ( 55.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.331 ns ( 44.07 % ) " "Info: Total interconnect delay = 0.331 ns ( 44.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { control_part:CTRL_PART|c_state.S2 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.751 ns" { control_part:CTRL_PART|c_state.S2 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.331ns } { 0.000ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 36 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.696 ns" { clk control_part:CTRL_PART|c_state.S4 control_part:CTRL_PART|sel~0 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.696 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S4 {} control_part:CTRL_PART|sel~0 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.000ns 2.581ns 0.338ns 0.441ns } { 0.000ns 0.979ns 0.787ns 0.420ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.815 ns" { clk clk~clkctrl control_part:CTRL_PART|c_state.S2 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.815 ns" { clk {} clk~combout {} clk~clkctrl {} control_part:CTRL_PART|c_state.S2 {} } { 0.000ns 0.000ns 0.114ns 1.185ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.751 ns" { control_part:CTRL_PART|c_state.S2 control_part:CTRL_PART|sel } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "0.751 ns" { control_part:CTRL_PART|c_state.S2 {} control_part:CTRL_PART|sel {} } { 0.000ns 0.331ns } { 0.000ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\] data\[4\] clk 7.101 ns register " "Info: tsu for register \"operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\]\" (data pin = \"data\[4\]\", clock pin = \"clk\") is 7.101 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.936 ns + Longest pin register " "Info: + Longest pin to register delay is 9.936 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns data\[4\] 1 PIN PIN_AC24 5 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_AC24; Fanout = 5; PIN Node = 'data\[4\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.685 ns) + CELL(0.438 ns) 7.945 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~7 2 COMB LCCOMB_X36_Y12_N20 1 " "Info: 2: + IC(6.685 ns) + CELL(0.438 ns) = 7.945 ns; Loc. = LCCOMB_X36_Y12_N20; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~7'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.123 ns" { data[4] operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.271 ns) 8.471 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~6 3 COMB LCCOMB_X36_Y12_N24 1 " "Info: 3: + IC(0.255 ns) + CELL(0.271 ns) = 8.471 ns; Loc. = LCCOMB_X36_Y12_N24; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.526 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.438 ns) 9.176 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~3 4 COMB LCCOMB_X36_Y12_N26 1 " "Info: 4: + IC(0.267 ns) + CELL(0.438 ns) = 9.176 ns; Loc. = LCCOMB_X36_Y12_N26; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6~3'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.416 ns) 9.852 ns operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6 5 COMB LCCOMB_X36_Y12_N0 1 " "Info: 5: + IC(0.260 ns) + CELL(0.416 ns) = 9.852 ns; Loc. = LCCOMB_X36_Y12_N0; Fanout = 1; COMB Node = 'operative_part:OP_PART\|codeur_bcd:Codeur\|WideOr6'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 } "NODE_NAME" } } { "../src/codeur_bcd.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/codeur_bcd.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 9.936 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\] 6 REG LCFF_X36_Y12_N1 8 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 9.936 ns; Loc. = LCFF_X36_Y12_N1; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.469 ns ( 24.85 % ) " "Info: Total cell delay = 2.469 ns ( 24.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.467 ns ( 75.15 % ) " "Info: Total interconnect delay = 7.467 ns ( 75.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { data[4] operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { data[4] {} data[4]~combout {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 6.685ns 0.255ns 0.267ns 0.260ns 0.000ns } { 0.000ns 0.822ns 0.438ns 0.271ns 0.438ns 0.416ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.799 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.799 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.093 ns clk~clkctrl 2 COMB CLKCTRL_G10 42 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.093 ns; Loc. = CLKCTRL_G10; Fanout = 42; COMB Node = 'clk~clkctrl'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clk clk~clkctrl } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.169 ns) + CELL(0.537 ns) 2.799 ns operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\] 3 REG LCFF_X36_Y12_N1 8 " "Info: 3: + IC(1.169 ns) + CELL(0.537 ns) = 2.799 ns; Loc. = LCFF_X36_Y12_N1; Fanout = 8; REG Node = 'operative_part:OP_PART\|reg_4bits:Registre4bit\|data_out\[0\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.706 ns" { clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "../src/reg_4bits.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/reg_4bits.vhd" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 54.16 % ) " "Info: Total cell delay = 1.516 ns ( 54.16 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.283 ns ( 45.84 % ) " "Info: Total interconnect delay = 1.283 ns ( 45.84 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.169ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.936 ns" { data[4] operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.936 ns" { data[4] {} data[4]~combout {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~7 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~6 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6~3 {} operative_part:OP_PART|codeur_bcd:Codeur|WideOr6 {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 6.685ns 0.255ns 0.267ns 0.260ns 0.000ns } { 0.000ns 0.822ns 0.438ns 0.271ns 0.438ns 0.416ns 0.084ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.799 ns" { clk clk~clkctrl operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.799 ns" { clk {} clk~combout {} clk~clkctrl {} operative_part:OP_PART|reg_4bits:Registre4bit|data_out[0] {} } { 0.000ns 0.000ns 0.114ns 1.169ns } { 0.000ns 0.979ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "demux_sel jour1\[1\] operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\] 11.201 ns register " "Info: tco from clock \"demux_sel\" to destination pin \"jour1\[1\]\" through register \"operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\]\" is 11.201 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "demux_sel source 2.180 ns + Longest register " "Info: + Longest clock path from clock \"demux_sel\" to source register is 2.180 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.822 ns) 0.822 ns demux_sel 1 CLK PIN_V10 16 " "Info: 1: + IC(0.000 ns) + CELL(0.822 ns) = 0.822 ns; Loc. = PIN_V10; Fanout = 16; CLK Node = 'demux_sel'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { demux_sel } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.208 ns) + CELL(0.150 ns) 2.180 ns operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\] 2 REG LCCOMB_X8_Y16_N26 1 " "Info: 2: + IC(1.208 ns) + CELL(0.150 ns) = 2.180 ns; Loc. = LCCOMB_X8_Y16_N26; Fanout = 1; REG Node = 'operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.358 ns" { demux_sel operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] } "NODE_NAME" } } { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.972 ns ( 44.59 % ) " "Info: Total cell delay = 0.972 ns ( 44.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 55.41 % ) " "Info: Total interconnect delay = 1.208 ns ( 55.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { demux_sel operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.180 ns" { demux_sel {} demux_sel~combout {} operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] {} } { 0.000ns 0.000ns 1.208ns } { 0.000ns 0.822ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.021 ns + Longest register pin " "Info: + Longest register to pin delay is 9.021 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\] 1 REG LCCOMB_X8_Y16_N26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X8_Y16_N26; Fanout = 1; REG Node = 'operative_part:OP_PART\|demux_2_1:Demuxtiplex\|output1\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] } "NODE_NAME" } } { "../src/demux_2_1.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/demux_2_1.vhd" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.389 ns) + CELL(2.632 ns) 9.021 ns jour1\[1\] 2 PIN PIN_AA27 0 " "Info: 2: + IC(6.389 ns) + CELL(2.632 ns) = 9.021 ns; Loc. = PIN_AA27; Fanout = 0; PIN Node = 'jour1\[1\]'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] jour1[1] } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.632 ns ( 29.18 % ) " "Info: Total cell delay = 2.632 ns ( 29.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.389 ns ( 70.82 % ) " "Info: Total interconnect delay = 6.389 ns ( 70.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] jour1[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] {} jour1[1] {} } { 0.000ns 6.389ns } { 0.000ns 2.632ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.180 ns" { demux_sel operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.180 ns" { demux_sel {} demux_sel~combout {} operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] {} } { 0.000ns 0.000ns 1.208ns } { 0.000ns 0.822ns 0.150ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.021 ns" { operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] jour1[1] } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.021 ns" { operative_part:OP_PART|demux_2_1:Demuxtiplex|output1[1] {} jour1[1] {} } { 0.000ns 6.389ns } { 0.000ns 2.632ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "control_part:CTRL_PART\|c_state.S1 timer clk -2.784 ns register " "Info: th for register \"control_part:CTRL_PART\|c_state.S1\" (data pin = \"timer\", clock pin = \"clk\") is -2.784 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 4.097 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 4.097 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.979 ns) 0.979 ns clk 1 CLK PIN_E16 4 " "Info: 1: + IC(0.000 ns) + CELL(0.979 ns) = 0.979 ns; Loc. = PIN_E16; Fanout = 4; CLK Node = 'clk'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.581 ns) + CELL(0.537 ns) 4.097 ns control_part:CTRL_PART\|c_state.S1 2 REG LCFF_X6_Y16_N19 5 " "Info: 2: + IC(2.581 ns) + CELL(0.537 ns) = 4.097 ns; Loc. = LCFF_X6_Y16_N19; Fanout = 5; REG Node = 'control_part:CTRL_PART\|c_state.S1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.118 ns" { clk control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.516 ns ( 37.00 % ) " "Info: Total cell delay = 1.516 ns ( 37.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.581 ns ( 63.00 % ) " "Info: Total interconnect delay = 2.581 ns ( 63.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { clk control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S1 {} } { 0.000ns 0.000ns 2.581ns } { 0.000ns 0.979ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.147 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.147 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.812 ns) 0.812 ns timer 1 PIN PIN_L8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.812 ns) = 0.812 ns; Loc. = PIN_L8; Fanout = 5; PIN Node = 'timer'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { timer } "NODE_NAME" } } { "../src/top.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/top.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.101 ns) + CELL(0.150 ns) 7.063 ns control_part:CTRL_PART\|c_state~20 2 COMB LCCOMB_X6_Y16_N18 1 " "Info: 2: + IC(6.101 ns) + CELL(0.150 ns) = 7.063 ns; Loc. = LCCOMB_X6_Y16_N18; Fanout = 1; COMB Node = 'control_part:CTRL_PART\|c_state~20'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "6.251 ns" { timer control_part:CTRL_PART|c_state~20 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 7.147 ns control_part:CTRL_PART\|c_state.S1 3 REG LCFF_X6_Y16_N19 5 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 7.147 ns; Loc. = LCFF_X6_Y16_N19; Fanout = 5; REG Node = 'control_part:CTRL_PART\|c_state.S1'" {  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { control_part:CTRL_PART|c_state~20 control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "../src/control_part.vhd" "" { Text "D:/DODO_MAMANE_ABARI/partie_CT/src/control_part.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.046 ns ( 14.64 % ) " "Info: Total cell delay = 1.046 ns ( 14.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.101 ns ( 85.36 % ) " "Info: Total interconnect delay = 6.101 ns ( 85.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { timer control_part:CTRL_PART|c_state~20 control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { timer {} timer~combout {} control_part:CTRL_PART|c_state~20 {} control_part:CTRL_PART|c_state.S1 {} } { 0.000ns 0.000ns 6.101ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.097 ns" { clk control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.097 ns" { clk {} clk~combout {} control_part:CTRL_PART|c_state.S1 {} } { 0.000ns 0.000ns 2.581ns } { 0.000ns 0.979ns 0.537ns } "" } } { "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.147 ns" { timer control_part:CTRL_PART|c_state~20 control_part:CTRL_PART|c_state.S1 } "NODE_NAME" } } { "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.147 ns" { timer {} timer~combout {} control_part:CTRL_PART|c_state~20 {} control_part:CTRL_PART|c_state.S1 {} } { 0.000ns 0.000ns 6.101ns 0.000ns } { 0.000ns 0.812ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 24 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Sep 13 17:42:58 2020 " "Info: Processing ended: Sun Sep 13 17:42:58 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
