
../repos/prog2/2.3.2:     file format elf32-littlearm


Disassembly of section .init:

00010978 <.init>:
   10978:	push	{r3, lr}
   1097c:	bl	10aac <_start@@Base+0x3c>
   10980:	pop	{r3, pc}

Disassembly of section .plt:

00010984 <calloc@plt-0x14>:
   10984:	push	{lr}		; (str lr, [sp, #-4]!)
   10988:	ldr	lr, [pc, #4]	; 10994 <calloc@plt-0x4>
   1098c:	add	lr, pc, lr
   10990:	ldr	pc, [lr, #8]!
   10994:	andeq	r1, r1, ip, ror #12

00010998 <calloc@plt>:
   10998:	add	ip, pc, #0, 12
   1099c:	add	ip, ip, #69632	; 0x11000
   109a0:	ldr	pc, [ip, #1644]!	; 0x66c

000109a4 <strcmp@plt>:
   109a4:	add	ip, pc, #0, 12
   109a8:	add	ip, ip, #69632	; 0x11000
   109ac:	ldr	pc, [ip, #1636]!	; 0x664

000109b0 <printf@plt>:
   109b0:	add	ip, pc, #0, 12
   109b4:	add	ip, ip, #69632	; 0x11000
   109b8:	ldr	pc, [ip, #1628]!	; 0x65c

000109bc <free@plt>:
   109bc:	add	ip, pc, #0, 12
   109c0:	add	ip, ip, #69632	; 0x11000
   109c4:	ldr	pc, [ip, #1620]!	; 0x654

000109c8 <fgets@plt>:
   109c8:	add	ip, pc, #0, 12
   109cc:	add	ip, ip, #69632	; 0x11000
   109d0:	ldr	pc, [ip, #1612]!	; 0x64c

000109d4 <time@plt>:
   109d4:	add	ip, pc, #0, 12
   109d8:	add	ip, ip, #69632	; 0x11000
   109dc:	ldr	pc, [ip, #1604]!	; 0x644

000109e0 <realloc@plt>:
   109e0:	add	ip, pc, #0, 12
   109e4:	add	ip, ip, #69632	; 0x11000
   109e8:	ldr	pc, [ip, #1596]!	; 0x63c

000109ec <strcat@plt>:
   109ec:	add	ip, pc, #0, 12
   109f0:	add	ip, ip, #69632	; 0x11000
   109f4:	ldr	pc, [ip, #1588]!	; 0x634

000109f8 <strcpy@plt>:
   109f8:	add	ip, pc, #0, 12
   109fc:	add	ip, ip, #69632	; 0x11000
   10a00:	ldr	pc, [ip, #1580]!	; 0x62c

00010a04 <puts@plt>:
   10a04:	add	ip, pc, #0, 12
   10a08:	add	ip, ip, #69632	; 0x11000
   10a0c:	ldr	pc, [ip, #1572]!	; 0x624

00010a10 <malloc@plt>:
   10a10:	add	ip, pc, #0, 12
   10a14:	add	ip, ip, #69632	; 0x11000
   10a18:	ldr	pc, [ip, #1564]!	; 0x61c

00010a1c <__libc_start_main@plt>:
   10a1c:	add	ip, pc, #0, 12
   10a20:	add	ip, ip, #69632	; 0x11000
   10a24:	ldr	pc, [ip, #1556]!	; 0x614

00010a28 <__gmon_start__@plt>:
   10a28:	add	ip, pc, #0, 12
   10a2c:	add	ip, ip, #69632	; 0x11000
   10a30:	ldr	pc, [ip, #1548]!	; 0x60c

00010a34 <strlen@plt>:
   10a34:	add	ip, pc, #0, 12
   10a38:	add	ip, ip, #69632	; 0x11000
   10a3c:	ldr	pc, [ip, #1540]!	; 0x604

00010a40 <srand@plt>:
   10a40:	add	ip, pc, #0, 12
   10a44:	add	ip, ip, #69632	; 0x11000
   10a48:	ldr	pc, [ip, #1532]!	; 0x5fc

00010a4c <rand@plt>:
   10a4c:	add	ip, pc, #0, 12
   10a50:	add	ip, ip, #69632	; 0x11000
   10a54:	ldr	pc, [ip, #1524]!	; 0x5f4

00010a58 <__isoc99_scanf@plt>:
   10a58:	add	ip, pc, #0, 12
   10a5c:	add	ip, ip, #69632	; 0x11000
   10a60:	ldr	pc, [ip, #1516]!	; 0x5ec

00010a64 <abort@plt>:
   10a64:	add	ip, pc, #0, 12
   10a68:	add	ip, ip, #69632	; 0x11000
   10a6c:	ldr	pc, [ip, #1508]!	; 0x5e4

Disassembly of section .text:

00010a70 <_start@@Base>:
   10a70:	mov	fp, #0
   10a74:	mov	lr, #0
   10a78:	pop	{r1}		; (ldr r1, [sp], #4)
   10a7c:	mov	r2, sp
   10a80:	push	{r2}		; (str r2, [sp, #-4]!)
   10a84:	push	{r0}		; (str r0, [sp, #-4]!)
   10a88:	ldr	ip, [pc, #16]	; 10aa0 <_start@@Base+0x30>
   10a8c:	push	{ip}		; (str ip, [sp, #-4]!)
   10a90:	ldr	r0, [pc, #12]	; 10aa4 <_start@@Base+0x34>
   10a94:	ldr	r3, [pc, #12]	; 10aa8 <_start@@Base+0x38>
   10a98:	bl	10a1c <__libc_start_main@plt>
   10a9c:	bl	10a64 <abort@plt>
   10aa0:	andeq	r1, r1, ip, ror r3
   10aa4:			; <UNDEFINED> instruction: 0x00010bb4
   10aa8:	andeq	r1, r1, ip, lsl r3
   10aac:	ldr	r3, [pc, #20]	; 10ac8 <_start@@Base+0x58>
   10ab0:	ldr	r2, [pc, #20]	; 10acc <_start@@Base+0x5c>
   10ab4:	add	r3, pc, r3
   10ab8:	ldr	r2, [r3, r2]
   10abc:	cmp	r2, #0
   10ac0:	bxeq	lr
   10ac4:	b	10a28 <__gmon_start__@plt>
   10ac8:	andeq	r1, r1, r4, asr #10
   10acc:	andeq	r0, r0, r4, asr r0
   10ad0:	ldr	r0, [pc, #24]	; 10af0 <_start@@Base+0x80>
   10ad4:	ldr	r3, [pc, #24]	; 10af4 <_start@@Base+0x84>
   10ad8:	cmp	r3, r0
   10adc:	bxeq	lr
   10ae0:	ldr	r3, [pc, #16]	; 10af8 <_start@@Base+0x88>
   10ae4:	cmp	r3, #0
   10ae8:	bxeq	lr
   10aec:	bx	r3
   10af0:	andeq	r2, r2, r0, rrx
   10af4:	andeq	r2, r2, r0, rrx
   10af8:	andeq	r0, r0, r0
   10afc:	ldr	r0, [pc, #36]	; 10b28 <_start@@Base+0xb8>
   10b00:	ldr	r1, [pc, #36]	; 10b2c <_start@@Base+0xbc>
   10b04:	sub	r1, r1, r0
   10b08:	asr	r1, r1, #2
   10b0c:	add	r1, r1, r1, lsr #31
   10b10:	asrs	r1, r1, #1
   10b14:	bxeq	lr
   10b18:	ldr	r3, [pc, #16]	; 10b30 <_start@@Base+0xc0>
   10b1c:	cmp	r3, #0
   10b20:	bxeq	lr
   10b24:	bx	r3
   10b28:	andeq	r2, r2, r0, rrx
   10b2c:	andeq	r2, r2, r0, rrx
   10b30:	andeq	r0, r0, r0
   10b34:	push	{r4, lr}
   10b38:	ldr	r4, [pc, #24]	; 10b58 <_start@@Base+0xe8>
   10b3c:	ldrb	r3, [r4]
   10b40:	cmp	r3, #0
   10b44:	popne	{r4, pc}
   10b48:	bl	10ad0 <_start@@Base+0x60>
   10b4c:	mov	r3, #1
   10b50:	strb	r3, [r4]
   10b54:	pop	{r4, pc}
   10b58:	andeq	r2, r2, r4, rrx
   10b5c:	b	10afc <_start@@Base+0x8c>

00010b60 <imprime@@Base>:
   10b60:	strd	r4, [sp, #-16]!
   10b64:	str	r6, [sp, #8]
   10b68:	str	lr, [sp, #12]
   10b6c:	mov	r6, r0
   10b70:	mov	r1, #0
   10b74:	movw	r5, #5004	; 0x138c
   10b78:	movt	r5, #1
   10b7c:	add	r4, r1, #1
   10b80:	mov	r0, r6
   10b84:	bl	10e58 <vetor_elemento@@Base>
   10b88:	mov	r2, r0
   10b8c:	mov	r1, r4
   10b90:	mov	r0, r5
   10b94:	bl	109b0 <printf@plt>
   10b98:	mov	r1, r4
   10b9c:	cmp	r4, #5
   10ba0:	bne	10b7c <imprime@@Base+0x1c>
   10ba4:	ldrd	r4, [sp]
   10ba8:	ldr	r6, [sp, #8]
   10bac:	add	sp, sp, #12
   10bb0:	pop	{pc}		; (ldr pc, [sp], #4)

00010bb4 <main@@Base>:
   10bb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   10bb8:	strd	r6, [sp, #8]
   10bbc:	str	r8, [sp, #16]
   10bc0:	str	lr, [sp, #20]
   10bc4:	sub	sp, sp, #104	; 0x68
   10bc8:	bl	10cec <vetor_novo@@Base>
   10bcc:	mov	r6, r0
   10bd0:	mov	r5, #0
   10bd4:	movw	r8, #5036	; 0x13ac
   10bd8:	movt	r8, #1
   10bdc:	movw	r7, #8288	; 0x2060
   10be0:	movt	r7, #2
   10be4:	add	r4, r5, #1
   10be8:	mov	r1, r4
   10bec:	mov	r0, r8
   10bf0:	bl	109b0 <printf@plt>
   10bf4:	ldr	r2, [r7]
   10bf8:	mov	r1, #100	; 0x64
   10bfc:	add	r0, sp, #4
   10c00:	bl	109c8 <fgets@plt>
   10c04:	add	r0, sp, #4
   10c08:	bl	10a34 <strlen@plt>
   10c0c:	add	r3, sp, #104	; 0x68
   10c10:	add	r0, r3, r0
   10c14:	mov	r3, #0
   10c18:	strb	r3, [r0, #-101]	; 0xffffff9b
   10c1c:	mov	r2, r5
   10c20:	add	r1, sp, #4
   10c24:	mov	r0, r6
   10c28:	bl	10e98 <vetor_insere@@Base>
   10c2c:	mov	r5, r4
   10c30:	cmp	r4, #5
   10c34:	bne	10be4 <main@@Base+0x30>
   10c38:	mov	r0, r6
   10c3c:	bl	10b60 <imprime@@Base>
   10c40:	movw	r0, #5056	; 0x13c0
   10c44:	movt	r0, #1
   10c48:	bl	109b0 <printf@plt>
   10c4c:	add	r1, sp, #4
   10c50:	movw	r0, #5088	; 0x13e0
   10c54:	movt	r0, #1
   10c58:	bl	10a58 <__isoc99_scanf@plt>
   10c5c:	add	r1, sp, #4
   10c60:	mov	r0, r6
   10c64:	bl	11060 <vetor_pesquisa@@Base>
   10c68:	mov	r1, r0
   10c6c:	mov	r0, r6
   10c70:	bl	10fb8 <vetor_remove@@Base>
   10c74:	cmp	r0, #0
   10c78:	beq	10cd0 <main@@Base+0x11c>
   10c7c:	movw	r0, #5092	; 0x13e4
   10c80:	movt	r0, #1
   10c84:	bl	10a04 <puts@plt>
   10c88:	mov	r0, r6
   10c8c:	bl	110e0 <vetor_ordena@@Base>
   10c90:	cmp	r0, #0
   10c94:	bne	10cdc <main@@Base+0x128>
   10c98:	movw	r0, #5152	; 0x1420
   10c9c:	movt	r0, #1
   10ca0:	bl	10a04 <puts@plt>
   10ca4:	mov	r0, r6
   10ca8:	bl	10b60 <imprime@@Base>
   10cac:	mov	r0, r6
   10cb0:	bl	10d20 <vetor_apaga@@Base>
   10cb4:	mov	r0, #0
   10cb8:	add	sp, sp, #104	; 0x68
   10cbc:	ldrd	r4, [sp]
   10cc0:	ldrd	r6, [sp, #8]
   10cc4:	ldr	r8, [sp, #16]
   10cc8:	add	sp, sp, #20
   10ccc:	pop	{pc}		; (ldr pc, [sp], #4)
   10cd0:	mov	r0, r6
   10cd4:	bl	10b60 <imprime@@Base>
   10cd8:	b	10c88 <main@@Base+0xd4>
   10cdc:	movw	r0, #5116	; 0x13fc
   10ce0:	movt	r0, #1
   10ce4:	bl	109b0 <printf@plt>
   10ce8:	b	10c98 <main@@Base+0xe4>

00010cec <vetor_novo@@Base>:
   10cec:	str	r4, [sp, #-8]!
   10cf0:	str	lr, [sp, #4]
   10cf4:	mov	r0, #12
   10cf8:	bl	10a10 <malloc@plt>
   10cfc:	cmp	r0, #0
   10d00:	beq	10d14 <vetor_novo@@Base+0x28>
   10d04:	mov	r3, #0
   10d08:	str	r3, [r0]
   10d0c:	str	r3, [r0, #4]
   10d10:	str	r3, [r0, #8]
   10d14:	ldr	r4, [sp]
   10d18:	add	sp, sp, #4
   10d1c:	pop	{pc}		; (ldr pc, [sp], #4)

00010d20 <vetor_apaga@@Base>:
   10d20:	strd	r4, [sp, #-16]!
   10d24:	str	r6, [sp, #8]
   10d28:	str	lr, [sp, #12]
   10d2c:	subs	r5, r0, #0
   10d30:	beq	10d70 <vetor_apaga@@Base+0x50>
   10d34:	ldr	r3, [r5]
   10d38:	cmp	r3, #0
   10d3c:	ble	10d60 <vetor_apaga@@Base+0x40>
   10d40:	mov	r4, #0
   10d44:	ldr	r3, [r5, #8]
   10d48:	ldr	r0, [r3, r4, lsl #2]
   10d4c:	bl	109bc <free@plt>
   10d50:	add	r4, r4, #1
   10d54:	ldr	r3, [r5]
   10d58:	cmp	r3, r4
   10d5c:	bgt	10d44 <vetor_apaga@@Base+0x24>
   10d60:	ldr	r0, [r5, #8]
   10d64:	bl	109bc <free@plt>
   10d68:	mov	r0, r5
   10d6c:	bl	109bc <free@plt>
   10d70:	ldrd	r4, [sp]
   10d74:	ldr	r6, [sp, #8]
   10d78:	add	sp, sp, #12
   10d7c:	pop	{pc}		; (ldr pc, [sp], #4)

00010d80 <vetor_atribui@@Base>:
   10d80:	strd	r4, [sp, #-32]!	; 0xffffffe0
   10d84:	strd	r6, [sp, #8]
   10d88:	strd	r8, [sp, #16]
   10d8c:	str	sl, [sp, #24]
   10d90:	str	lr, [sp, #28]
   10d94:	mov	r5, r0
   10d98:	cmp	r0, #0
   10d9c:	lsrne	r0, r1, #31
   10da0:	moveq	r0, #1
   10da4:	cmp	r0, #0
   10da8:	bne	10e30 <vetor_atribui@@Base+0xb0>
   10dac:	ldr	r3, [r5]
   10db0:	cmp	r3, r1
   10db4:	ble	10e38 <vetor_atribui@@Base+0xb8>
   10db8:	mov	r6, r2
   10dbc:	mov	r4, r1
   10dc0:	mov	r0, r2
   10dc4:	bl	10a34 <strlen@plt>
   10dc8:	mov	r9, r0
   10dcc:	ldr	r7, [r5, #8]
   10dd0:	ldr	r8, [r7, r4, lsl #2]
   10dd4:	mov	r0, r8
   10dd8:	bl	10a34 <strlen@plt>
   10ddc:	cmp	r0, r9
   10de0:	bcs	10e04 <vetor_atribui@@Base+0x84>
   10de4:	add	r1, r9, #1
   10de8:	mov	r0, r8
   10dec:	bl	109e0 <realloc@plt>
   10df0:	str	r0, [r7, r4, lsl #2]
   10df4:	ldr	r3, [r5, #8]
   10df8:	ldr	r3, [r3, r4, lsl #2]
   10dfc:	cmp	r3, #0
   10e00:	beq	10e40 <vetor_atribui@@Base+0xc0>
   10e04:	ldr	r3, [r5, #8]
   10e08:	mov	r1, r6
   10e0c:	ldr	r0, [r3, r4, lsl #2]
   10e10:	bl	109f8 <strcpy@plt>
   10e14:	mov	r0, r4
   10e18:	ldrd	r4, [sp]
   10e1c:	ldrd	r6, [sp, #8]
   10e20:	ldrd	r8, [sp, #16]
   10e24:	ldr	sl, [sp, #24]
   10e28:	add	sp, sp, #28
   10e2c:	pop	{pc}		; (ldr pc, [sp], #4)
   10e30:	mvn	r0, #0
   10e34:	b	10e18 <vetor_atribui@@Base+0x98>
   10e38:	mvn	r0, #0
   10e3c:	b	10e18 <vetor_atribui@@Base+0x98>
   10e40:	mvn	r0, #0
   10e44:	b	10e18 <vetor_atribui@@Base+0x98>

00010e48 <vetor_tamanho@@Base>:
   10e48:	cmp	r0, #0
   10e4c:	ldrne	r0, [r0]
   10e50:	mvneq	r0, #0
   10e54:	bx	lr

00010e58 <vetor_elemento@@Base>:
   10e58:	mov	r3, r0
   10e5c:	cmp	r0, #0
   10e60:	lsrne	r0, r1, #31
   10e64:	moveq	r0, #1
   10e68:	cmp	r0, #0
   10e6c:	bne	10e88 <vetor_elemento@@Base+0x30>
   10e70:	ldr	r2, [r3]
   10e74:	cmp	r2, r1
   10e78:	ble	10e90 <vetor_elemento@@Base+0x38>
   10e7c:	ldr	r3, [r3, #8]
   10e80:	ldr	r0, [r3, r1, lsl #2]
   10e84:	bx	lr
   10e88:	mov	r0, #0
   10e8c:	bx	lr
   10e90:	mov	r0, #0
   10e94:	bx	lr

00010e98 <vetor_insere@@Base>:
   10e98:	strd	r4, [sp, #-24]!	; 0xffffffe8
   10e9c:	strd	r6, [sp, #8]
   10ea0:	str	r8, [sp, #16]
   10ea4:	str	lr, [sp, #20]
   10ea8:	mov	r4, r0
   10eac:	cmp	r0, #0
   10eb0:	lsrne	r0, r2, #31
   10eb4:	moveq	r0, #1
   10eb8:	cmp	r0, #0
   10ebc:	bne	10fa0 <vetor_insere@@Base+0x108>
   10ec0:	ldr	r3, [r4]
   10ec4:	cmp	r3, r2
   10ec8:	blt	10fa8 <vetor_insere@@Base+0x110>
   10ecc:	mov	r6, r2
   10ed0:	mov	r7, r1
   10ed4:	ldr	r1, [r4, #4]
   10ed8:	cmp	r3, r1
   10edc:	beq	10f70 <vetor_insere@@Base+0xd8>
   10ee0:	ldr	ip, [r4]
   10ee4:	sub	ip, ip, #1
   10ee8:	cmp	r6, ip
   10eec:	bgt	10f18 <vetor_insere@@Base+0x80>
   10ef0:	lsl	r3, ip, #2
   10ef4:	sub	r1, r6, #1
   10ef8:	ldr	lr, [r4, #8]
   10efc:	add	r5, lr, r3
   10f00:	ldr	r2, [lr, r3]
   10f04:	str	r2, [r5, #4]
   10f08:	sub	ip, ip, #1
   10f0c:	sub	r3, r3, #4
   10f10:	cmp	ip, r1
   10f14:	bne	10ef8 <vetor_insere@@Base+0x60>
   10f18:	mov	r0, r7
   10f1c:	bl	10a34 <strlen@plt>
   10f20:	ldr	r5, [r4, #8]
   10f24:	mov	r1, #1
   10f28:	add	r0, r0, r1
   10f2c:	bl	10998 <calloc@plt>
   10f30:	str	r0, [r5, r6, lsl #2]
   10f34:	ldr	r3, [r4, #8]
   10f38:	ldr	r0, [r3, r6, lsl #2]
   10f3c:	cmp	r0, #0
   10f40:	beq	10fb0 <vetor_insere@@Base+0x118>
   10f44:	mov	r1, r7
   10f48:	bl	109f8 <strcpy@plt>
   10f4c:	ldr	r3, [r4]
   10f50:	add	r3, r3, #1
   10f54:	str	r3, [r4]
   10f58:	mov	r0, r6
   10f5c:	ldrd	r4, [sp]
   10f60:	ldrd	r6, [sp, #8]
   10f64:	ldr	r8, [sp, #16]
   10f68:	add	sp, sp, #20
   10f6c:	pop	{pc}		; (ldr pc, [sp], #4)
   10f70:	cmp	r1, #0
   10f74:	lslne	r1, r1, #1
   10f78:	moveq	r1, #1
   10f7c:	str	r1, [r4, #4]
   10f80:	lsl	r1, r1, #2
   10f84:	ldr	r0, [r4, #8]
   10f88:	bl	109e0 <realloc@plt>
   10f8c:	str	r0, [r4, #8]
   10f90:	cmp	r0, #0
   10f94:	bne	10ee0 <vetor_insere@@Base+0x48>
   10f98:	mvn	r0, #0
   10f9c:	b	10f5c <vetor_insere@@Base+0xc4>
   10fa0:	mvn	r0, #0
   10fa4:	b	10f5c <vetor_insere@@Base+0xc4>
   10fa8:	mvn	r0, #0
   10fac:	b	10f5c <vetor_insere@@Base+0xc4>
   10fb0:	mvn	r0, #0
   10fb4:	b	10f5c <vetor_insere@@Base+0xc4>

00010fb8 <vetor_remove@@Base>:
   10fb8:	strd	r4, [sp, #-16]!
   10fbc:	str	r6, [sp, #8]
   10fc0:	str	lr, [sp, #12]
   10fc4:	mov	r6, r0
   10fc8:	cmp	r0, #0
   10fcc:	lsrne	r0, r1, #31
   10fd0:	moveq	r0, #1
   10fd4:	cmp	r0, #0
   10fd8:	bne	11050 <vetor_remove@@Base+0x98>
   10fdc:	ldr	r3, [r6]
   10fe0:	cmp	r3, r1
   10fe4:	ble	11058 <vetor_remove@@Base+0xa0>
   10fe8:	mov	r5, r1
   10fec:	lsl	r4, r1, #2
   10ff0:	ldr	r3, [r6, #8]
   10ff4:	ldr	r0, [r3, r1, lsl #2]
   10ff8:	bl	109bc <free@plt>
   10ffc:	add	r1, r5, #1
   11000:	ldr	r2, [r6]
   11004:	cmp	r1, r2
   11008:	bge	11034 <vetor_remove@@Base+0x7c>
   1100c:	add	r3, r4, #4
   11010:	ldr	r2, [r6, #8]
   11014:	add	r0, r2, r3
   11018:	ldr	r2, [r2, r3]
   1101c:	str	r2, [r0, #-4]
   11020:	add	r1, r1, #1
   11024:	ldr	r2, [r6]
   11028:	add	r3, r3, #4
   1102c:	cmp	r2, r1
   11030:	bgt	11010 <vetor_remove@@Base+0x58>
   11034:	sub	r2, r2, #1
   11038:	str	r2, [r6]
   1103c:	mov	r0, #0
   11040:	ldrd	r4, [sp]
   11044:	ldr	r6, [sp, #8]
   11048:	add	sp, sp, #12
   1104c:	pop	{pc}		; (ldr pc, [sp], #4)
   11050:	mvn	r0, #0
   11054:	b	11040 <vetor_remove@@Base+0x88>
   11058:	mvn	r0, #0
   1105c:	b	11040 <vetor_remove@@Base+0x88>

00011060 <vetor_pesquisa@@Base>:
   11060:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11064:	strd	r6, [sp, #8]
   11068:	str	r8, [sp, #16]
   1106c:	str	lr, [sp, #20]
   11070:	cmp	r0, #0
   11074:	beq	110d0 <vetor_pesquisa@@Base+0x70>
   11078:	ldr	r7, [r0]
   1107c:	cmp	r7, #0
   11080:	ble	110d8 <vetor_pesquisa@@Base+0x78>
   11084:	mov	r6, r1
   11088:	ldr	r5, [r0, #8]
   1108c:	sub	r5, r5, #4
   11090:	mov	r4, #0
   11094:	mov	r1, r6
   11098:	ldr	r0, [r5, #4]!
   1109c:	bl	109a4 <strcmp@plt>
   110a0:	cmp	r0, #0
   110a4:	beq	110b8 <vetor_pesquisa@@Base+0x58>
   110a8:	add	r4, r4, #1
   110ac:	cmp	r4, r7
   110b0:	bne	11094 <vetor_pesquisa@@Base+0x34>
   110b4:	mvn	r4, #0
   110b8:	mov	r0, r4
   110bc:	ldrd	r4, [sp]
   110c0:	ldrd	r6, [sp, #8]
   110c4:	ldr	r8, [sp, #16]
   110c8:	add	sp, sp, #20
   110cc:	pop	{pc}		; (ldr pc, [sp], #4)
   110d0:	mvn	r4, #0
   110d4:	b	110b8 <vetor_pesquisa@@Base+0x58>
   110d8:	mvn	r4, #0
   110dc:	b	110b8 <vetor_pesquisa@@Base+0x58>

000110e0 <vetor_ordena@@Base>:
   110e0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   110e4:	strd	r6, [sp, #8]
   110e8:	strd	r8, [sp, #16]
   110ec:	str	sl, [sp, #24]
   110f0:	str	lr, [sp, #28]
   110f4:	subs	r7, r0, #0
   110f8:	beq	11198 <vetor_ordena@@Base+0xb8>
   110fc:	ldr	r3, [r7]
   11100:	cmp	r3, #1
   11104:	ble	111a0 <vetor_ordena@@Base+0xc0>
   11108:	mov	sl, #4
   1110c:	mov	r9, #1
   11110:	b	11134 <vetor_ordena@@Base+0x54>
   11114:	mov	r4, r9
   11118:	ldr	r3, [r7, #8]
   1111c:	str	r8, [r3, r4, lsl #2]
   11120:	add	r9, r9, #1
   11124:	add	sl, sl, #4
   11128:	ldr	r3, [r7]
   1112c:	cmp	r3, r9
   11130:	ble	1117c <vetor_ordena@@Base+0x9c>
   11134:	ldr	r3, [r7, #8]
   11138:	ldr	r8, [r3, sl]
   1113c:	cmp	r9, #0
   11140:	ble	11114 <vetor_ordena@@Base+0x34>
   11144:	sub	r5, sl, #4
   11148:	mov	r4, r9
   1114c:	ldr	r6, [r7, #8]
   11150:	ldr	r1, [r6, r5]
   11154:	mov	r0, r8
   11158:	bl	109a4 <strcmp@plt>
   1115c:	cmp	r0, #0
   11160:	bge	11118 <vetor_ordena@@Base+0x38>
   11164:	ldr	r3, [r6, r5]
   11168:	str	r3, [r6, r4, lsl #2]
   1116c:	sub	r5, r5, #4
   11170:	subs	r4, r4, #1
   11174:	bne	1114c <vetor_ordena@@Base+0x6c>
   11178:	b	11118 <vetor_ordena@@Base+0x38>
   1117c:	mov	r0, #0
   11180:	ldrd	r4, [sp]
   11184:	ldrd	r6, [sp, #8]
   11188:	ldrd	r8, [sp, #16]
   1118c:	ldr	sl, [sp, #24]
   11190:	add	sp, sp, #28
   11194:	pop	{pc}		; (ldr pc, [sp], #4)
   11198:	mvn	r0, #0
   1119c:	b	11180 <vetor_ordena@@Base+0xa0>
   111a0:	mov	r0, #0
   111a4:	b	11180 <vetor_ordena@@Base+0xa0>

000111a8 <vetor_concatena@@Base>:
   111a8:	strd	r4, [sp, #-16]!
   111ac:	str	r6, [sp, #8]
   111b0:	str	lr, [sp, #12]
   111b4:	cmp	r1, #0
   111b8:	cmpne	r0, #0
   111bc:	moveq	r6, #0
   111c0:	beq	11218 <vetor_concatena@@Base+0x70>
   111c4:	mov	r5, r0
   111c8:	mov	r4, r1
   111cc:	bl	10cec <vetor_novo@@Base>
   111d0:	mov	r6, r0
   111d4:	ldr	r0, [r4]
   111d8:	ldr	r2, [r5]
   111dc:	add	r3, r2, r0, lsl #2
   111e0:	str	r3, [r6, #8]
   111e4:	ldr	r3, [r5, #4]
   111e8:	ldr	r1, [r4, #4]
   111ec:	add	r3, r3, r1
   111f0:	str	r3, [r6, #4]
   111f4:	ldr	r3, [r5, #8]
   111f8:	ldr	r1, [r3]
   111fc:	ldr	r0, [r2, r0, lsl #2]
   11200:	bl	109f8 <strcpy@plt>
   11204:	ldr	r2, [r4, #8]
   11208:	ldr	r3, [r6, #8]
   1120c:	ldr	r1, [r2]
   11210:	ldr	r0, [r3]
   11214:	bl	109ec <strcat@plt>
   11218:	mov	r0, r6
   1121c:	ldrd	r4, [sp]
   11220:	ldr	r6, [sp, #8]
   11224:	add	sp, sp, #12
   11228:	pop	{pc}		; (ldr pc, [sp], #4)

0001122c <vetor_inverte@@Base>:
   1122c:	cmp	r0, #0
   11230:	beq	11294 <vetor_inverte@@Base+0x68>
   11234:	ldr	ip, [r0]
   11238:	cmp	ip, #0
   1123c:	ble	11294 <vetor_inverte@@Base+0x68>
   11240:	str	r4, [sp, #-8]!
   11244:	str	lr, [sp, #4]
   11248:	mov	r3, ip
   1124c:	mov	r2, #0
   11250:	ldr	r1, [r0, #8]
   11254:	ldr	lr, [r1, r2, lsl #2]
   11258:	ldr	r4, [r1, r3, lsl #2]
   1125c:	str	r4, [r1, r2, lsl #2]
   11260:	ldr	r1, [r0, #8]
   11264:	str	lr, [r1, r3, lsl #2]
   11268:	sub	r3, r3, #1
   1126c:	add	r2, r2, #1
   11270:	cmp	r3, ip
   11274:	movlt	r1, r3
   11278:	movge	r1, ip
   1127c:	cmp	r1, r2
   11280:	bgt	11250 <vetor_inverte@@Base+0x24>
   11284:	mov	r0, #0
   11288:	ldr	r4, [sp]
   1128c:	add	sp, sp, #4
   11290:	pop	{pc}		; (ldr pc, [sp], #4)
   11294:	mov	r0, #0
   11298:	bx	lr

0001129c <vetor_baralha@@Base>:
   1129c:	strd	r4, [sp, #-20]!	; 0xffffffec
   112a0:	strd	r6, [sp, #8]
   112a4:	str	lr, [sp, #16]
   112a8:	sub	sp, sp, #12
   112ac:	ldr	r7, [r0]
   112b0:	bl	10cec <vetor_novo@@Base>
   112b4:	mov	r5, r0
   112b8:	add	r0, sp, #4
   112bc:	bl	109d4 <time@plt>
   112c0:	bl	10a40 <srand@plt>
   112c4:	cmp	r7, #0
   112c8:	ble	11304 <vetor_baralha@@Base+0x68>
   112cc:	mov	r4, #0
   112d0:	add	r6, r7, #1
   112d4:	bl	10a4c <rand@plt>
   112d8:	ldr	r2, [r5, #8]
   112dc:	ldr	r1, [r2, r4, lsl #2]
   112e0:	sdiv	r3, r0, r6
   112e4:	mls	r0, r3, r6, r0
   112e8:	ldr	r3, [r2, r0, lsl #2]
   112ec:	str	r3, [r2, r4, lsl #2]
   112f0:	ldr	r3, [r5, #8]
   112f4:	str	r1, [r3, r0, lsl #2]
   112f8:	add	r4, r4, #1
   112fc:	cmp	r7, r4
   11300:	bne	112d4 <vetor_baralha@@Base+0x38>
   11304:	mov	r0, r5
   11308:	add	sp, sp, #12
   1130c:	ldrd	r4, [sp]
   11310:	ldrd	r6, [sp, #8]
   11314:	add	sp, sp, #16
   11318:	pop	{pc}		; (ldr pc, [sp], #4)

0001131c <__libc_csu_init@@Base>:
   1131c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   11320:	mov	r7, r0
   11324:	ldr	r6, [pc, #72]	; 11374 <__libc_csu_init@@Base+0x58>
   11328:	ldr	r5, [pc, #72]	; 11378 <__libc_csu_init@@Base+0x5c>
   1132c:	add	r6, pc, r6
   11330:	add	r5, pc, r5
   11334:	sub	r6, r6, r5
   11338:	mov	r8, r1
   1133c:	mov	r9, r2
   11340:	bl	10978 <calloc@plt-0x20>
   11344:	asrs	r6, r6, #2
   11348:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1134c:	mov	r4, #0
   11350:	add	r4, r4, #1
   11354:	ldr	r3, [r5], #4
   11358:	mov	r2, r9
   1135c:	mov	r1, r8
   11360:	mov	r0, r7
   11364:	blx	r3
   11368:	cmp	r6, r4
   1136c:	bne	11350 <__libc_csu_init@@Base+0x34>
   11370:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   11374:	andeq	r0, r1, r0, ror #23
   11378:	ldrdeq	r0, [r1], -r8

0001137c <__libc_csu_fini@@Base>:
   1137c:	bx	lr

Disassembly of section .fini:

00011380 <.fini>:
   11380:	push	{r3, lr}
   11384:	pop	{r3, pc}
