# Reading pref.tcl
# //  Questa Sim
# //  Version 2022.4 linux Oct 18 2022
# //
# //  Copyright 1991-2022 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# vsim apb_top -gui -do "run -all;exit" 
# Start time: 18:43:43 on Mar 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading sv_std.std
# Loading work.APB_INF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.compile_file_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_top(fast)
# Loading /arm/tools/mentor/questasim/2022.4/questasim/uvm-1.1d/linux/uvm_dpi.so
# run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO ../tb/apb_test.sv(9) @ 0: uvm_test_top [TST] CONSTRUCTOR
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# UVM_INFO ../tb/apb_test.sv(17) @ 0: uvm_test_top [TST] BUILD PHASE
# UVM_INFO ../tb/apb_env.sv(9) @ 0: uvm_test_top.env [ENV] CONSTRUCTOR
# UVM_INFO ../tb/apb_sequence.sv(11) @ 0: reporter@@apb_sequence [SEQ] CONSTRUCTOR
# UVM_INFO ../tb/apb_env.sv(17) @ 0: uvm_test_top.env [ENV] BUILD PHASE
# UVM_INFO ../tb/apb_agent.sv(11) @ 0: uvm_test_top.env.agt [AGT] CONSTRUCTOR
# UVM_INFO ../tb/apb_scoreboard.sv(15) @ 0: uvm_test_top.env.sco [SCO] CONSTRUCTOR
# UVM_INFO ../tb/apb_agent.sv(19) @ 0: uvm_test_top.env.agt [AGT] BUILD PHASE
# UVM_INFO ../tb/apb_monitor.sv(13) @ 0: uvm_test_top.env.agt.mon [MON] CONSTRUCTOR
# UVM_INFO ../tb/apb_driver.sv(12) @ 0: uvm_test_top.env.agt.drv [DRV] CONSTRUCTOR
# UVM_INFO ../tb/apb_driver.sv(17) @ 0: uvm_test_top.env.agt.drv [DRV] BUILD PHASE
# UVM_INFO ../tb/apb_seq_item.sv(32) @ 0: reporter@@apb_seq_item [SEQ_ITEM] CONSTRUCTOR
# UVM_INFO ../tb/apb_monitor.sv(18) @ 0: uvm_test_top.env.agt.mon [MON] BUILD PHASE
# UVM_INFO ../tb/apb_seq_item.sv(32) @ 0: reporter@@apb_seq_item [SEQ_ITEM] CONSTRUCTOR
# UVM_INFO ../tb/apb_scoreboard.sv(20) @ 0: uvm_test_top.env.sco [SCO] BUILD PHASE
# UVM_INFO ../tb/apb_agent.sv(32) @ 0: uvm_test_top.env.agt [AGT] CONNECT PHASE
# UVM_INFO ../tb/apb_env.sv(23) @ 0: uvm_test_top.env [ENV] CONNECT PHASE
# UVM_INFO ../tb/apb_test.sv(23) @ 0: uvm_test_top [TST] RUN PHASE
# UVM_INFO ../tb/apb_monitor.sv(26) @ 0: uvm_test_top.env.agt.mon [MON] RUN PHASE
# UVM_INFO ../tb/apb_driver.sv(76) @ 0: uvm_test_top.env.agt.drv [DRV] RUN PHASE
# UVM_INFO ../tb/apb_seq_item.sv(32) @ 0: reporter@@apb_seq_item [SEQ_ITEM] CONSTRUCTOR
# UVM_INFO ../tb/apb_sequence.sv(19) @ 0: reporter@@apb_sequence [SEQ] ISSUED WRITE @ 0 ns
# UVM_INFO ../tb/apb_driver.sv(43) @ 2: uvm_test_top.env.agt.drv [DRV] WRITE - SETUP STATE @ 2 ns
# UVM_INFO ../tb/apb_driver.sv(50) @ 4: uvm_test_top.env.agt.drv [DRV] INITIATED WRITE PACKET @ 4 ns :: mode:WRITE, addr:10, wdata:12, rdata:x, slverr:x
# UVM_INFO ../tb/apb_monitor.sv(44) @ 8: uvm_test_top.env.agt.mon [MON] WRITE PACKET CAPTURED @ 8 :: ADDR = 10 WRITE_DATA = 12 SLVERR = 0
# UVM_INFO ../tb/apb_scoreboard.sv(25) @ 8: uvm_test_top.env.sco [SCO] WRITE FUNC
# UVM_INFO ../tb/apb_scoreboard.sv(37) @ 8: uvm_test_top.env.sco [SCO] @[8] DATA WRITE OPERATION SUCCESSFUL :: addr:10, wdata:12 arr_wr:12
# ------------------------ TRANSACTION COMPLETED ----------------------------------------
# 
# UVM_INFO ../tb/apb_sequence.sv(26) @ 9: reporter@@apb_sequence [SEQ] ISSUED READ @ 9 ns
# UVM_INFO ../tb/apb_driver.sv(57) @ 9: uvm_test_top.env.agt.drv [DRV] READ SETUP STATE @ 9 ns
# UVM_INFO ../tb/apb_driver.sv(63) @ 10: uvm_test_top.env.agt.drv [DRV] INITIATED READ PACKET @ 10 ns :: mode:READ, addr:10, wdata:12, rdata:x, slverr:0
# UVM_INFO ../tb/apb_monitor.sv(54) @ 14: uvm_test_top.env.agt.mon [MON] READ PACKET CAPTURED @ 14 :: ADDR = 10 READ_DATA = 12 SLVERR = 0
# UVM_INFO ../tb/apb_scoreboard.sv(25) @ 14: uvm_test_top.env.sco [SCO] WRITE FUNC
# UVM_INFO ../tb/apb_scoreboard.sv(48) @ 14: uvm_test_top.env.sco [SCO] DATA MATCHED READ OPERATION SUCCESSFUL :: addr:10, rdata:12
# ------------------------ TRANSACTION COMPLETED ----------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 17: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   37
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGT]     3
# [DRV]     7
# [ENV]     3
# [MON]     5
# [Questa UVM]     2
# [RNTST]     1
# [SCO]     6
# [SEQ]     3
# [SEQ_ITEM]     3
# [TEST_DONE]     1
# [TST]     3
# ** Note: $finish    : /arm/tools/mentor/questasim/2022.4/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 17 ns  Iteration: 54  Instance: /apb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /arm/tools/mentor/questasim/2022.4/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
# exit
vsim -gui work.apb_top -voptargs=+acc
# End time: 18:44:41 on Mar 30,2025, Elapsed time: 0:00:58
# Errors: 0, Warnings: 0
# vsim -gui work.apb_top -voptargs="+acc" 
# Start time: 18:44:41 on Mar 30,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vopt-143) Recognized 1 FSM in module "APB_RAM(fast)".
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading sv_std.std
# Loading work.APB_INF(fast)
# Loading mtiUvm.uvm_pkg(fast)
# Loading work.compile_file_sv_unit(fast)
# Loading mtiUvm.questa_uvm_pkg(fast)
# Loading work.apb_top(fast)
# Loading work.APB_INF(fast__2)
# Loading work.APB_RAM(fast)
# Loading /arm/tools/mentor/questasim/2022.4/questasim/uvm-1.1d/linux/uvm_dpi.so
add wave -position insertpoint sim:/apb_top/dut/*
run -all
# ----------------------------------------------------------------
# UVM-1.1d
# (C) 2007-2013 Mentor Graphics Corporation
# (C) 2007-2013 Cadence Design Systems, Inc.
# (C) 2006-2013 Synopsys, Inc.
# (C) 2011-2013 Cypress Semiconductor Corp.
# ----------------------------------------------------------------
# 
#   ***********       IMPORTANT RELEASE NOTES         ************
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_NO_DEPRECATED undefined.
#   See http://www.eda.org/svdb/view.php?id=3313 for more details.
# 
#   You are using a version of the UVM library that has been compiled
#   with `UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
#   See http://www.eda.org/svdb/view.php?id=3770 for more details.
# 
#       (Specify +UVM_NO_RELNOTES to turn off this notice)
# 
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM]  questa_uvm::init(+struct)
# UVM_INFO ../tb/apb_test.sv(9) @ 0: uvm_test_top [TST] CONSTRUCTOR
# UVM_INFO @ 0: reporter [RNTST] Running test apb_test...
# UVM_INFO ../tb/apb_test.sv(17) @ 0: uvm_test_top [TST] BUILD PHASE
# UVM_INFO ../tb/apb_env.sv(9) @ 0: uvm_test_top.env [ENV] CONSTRUCTOR
# UVM_INFO ../tb/apb_sequence.sv(11) @ 0: reporter@@apb_sequence [SEQ] CONSTRUCTOR
# UVM_INFO ../tb/apb_env.sv(17) @ 0: uvm_test_top.env [ENV] BUILD PHASE
# UVM_INFO ../tb/apb_agent.sv(11) @ 0: uvm_test_top.env.agt [AGT] CONSTRUCTOR
# UVM_INFO ../tb/apb_scoreboard.sv(15) @ 0: uvm_test_top.env.sco [SCO] CONSTRUCTOR
# UVM_INFO ../tb/apb_agent.sv(19) @ 0: uvm_test_top.env.agt [AGT] BUILD PHASE
# UVM_INFO ../tb/apb_monitor.sv(13) @ 0: uvm_test_top.env.agt.mon [MON] CONSTRUCTOR
# UVM_INFO ../tb/apb_driver.sv(12) @ 0: uvm_test_top.env.agt.drv [DRV] CONSTRUCTOR
# UVM_INFO ../tb/apb_driver.sv(17) @ 0: uvm_test_top.env.agt.drv [DRV] BUILD PHASE
# UVM_INFO ../tb/apb_seq_item.sv(32) @ 0: reporter@@apb_seq_item [SEQ_ITEM] CONSTRUCTOR
# UVM_INFO ../tb/apb_monitor.sv(18) @ 0: uvm_test_top.env.agt.mon [MON] BUILD PHASE
# UVM_INFO ../tb/apb_seq_item.sv(32) @ 0: reporter@@apb_seq_item [SEQ_ITEM] CONSTRUCTOR
# UVM_INFO ../tb/apb_scoreboard.sv(20) @ 0: uvm_test_top.env.sco [SCO] BUILD PHASE
# UVM_INFO ../tb/apb_agent.sv(32) @ 0: uvm_test_top.env.agt [AGT] CONNECT PHASE
# UVM_INFO ../tb/apb_env.sv(23) @ 0: uvm_test_top.env [ENV] CONNECT PHASE
# UVM_INFO ../tb/apb_test.sv(23) @ 0: uvm_test_top [TST] RUN PHASE
# UVM_INFO ../tb/apb_monitor.sv(26) @ 0: uvm_test_top.env.agt.mon [MON] RUN PHASE
# UVM_INFO ../tb/apb_driver.sv(76) @ 0: uvm_test_top.env.agt.drv [DRV] RUN PHASE
# UVM_INFO ../tb/apb_seq_item.sv(32) @ 0: reporter@@apb_seq_item [SEQ_ITEM] CONSTRUCTOR
# UVM_INFO ../tb/apb_sequence.sv(19) @ 0: reporter@@apb_sequence [SEQ] ISSUED WRITE @ 0 ns
# UVM_INFO ../tb/apb_driver.sv(43) @ 2: uvm_test_top.env.agt.drv [DRV] WRITE - SETUP STATE @ 2 ns
# UVM_INFO ../tb/apb_driver.sv(50) @ 4: uvm_test_top.env.agt.drv [DRV] INITIATED WRITE PACKET @ 4 ns :: mode:WRITE, addr:10, wdata:12, rdata:x, slverr:x
# UVM_INFO ../tb/apb_monitor.sv(44) @ 8: uvm_test_top.env.agt.mon [MON] WRITE PACKET CAPTURED @ 8 :: ADDR = 10 WRITE_DATA = 12 SLVERR = 0
# UVM_INFO ../tb/apb_scoreboard.sv(25) @ 8: uvm_test_top.env.sco [SCO] WRITE FUNC
# UVM_INFO ../tb/apb_scoreboard.sv(37) @ 8: uvm_test_top.env.sco [SCO] @[8] DATA WRITE OPERATION SUCCESSFUL :: addr:10, wdata:12 arr_wr:12
# ------------------------ TRANSACTION COMPLETED ----------------------------------------
# 
# UVM_INFO ../tb/apb_sequence.sv(26) @ 9: reporter@@apb_sequence [SEQ] ISSUED READ @ 9 ns
# UVM_INFO ../tb/apb_driver.sv(57) @ 9: uvm_test_top.env.agt.drv [DRV] READ SETUP STATE @ 9 ns
# UVM_INFO ../tb/apb_driver.sv(63) @ 10: uvm_test_top.env.agt.drv [DRV] INITIATED READ PACKET @ 10 ns :: mode:READ, addr:10, wdata:12, rdata:x, slverr:0
# UVM_INFO ../tb/apb_monitor.sv(54) @ 14: uvm_test_top.env.agt.mon [MON] READ PACKET CAPTURED @ 14 :: ADDR = 10 READ_DATA = 12 SLVERR = 0
# UVM_INFO ../tb/apb_scoreboard.sv(25) @ 14: uvm_test_top.env.sco [SCO] WRITE FUNC
# UVM_INFO ../tb/apb_scoreboard.sv(48) @ 14: uvm_test_top.env.sco [SCO] DATA MATCHED READ OPERATION SUCCESSFUL :: addr:10, rdata:12
# ------------------------ TRANSACTION COMPLETED ----------------------------------------
# 
# UVM_INFO verilog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 17: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# 
# --- UVM Report Summary ---
# 
# ** Report counts by severity
# UVM_INFO :   37
# UVM_WARNING :    0
# UVM_ERROR :    0
# UVM_FATAL :    0
# ** Report counts by id
# [AGT]     3
# [DRV]     7
# [ENV]     3
# [MON]     5
# [Questa UVM]     2
# [RNTST]     1
# [SCO]     6
# [SEQ]     3
# [SEQ_ITEM]     3
# [TEST_DONE]     1
# [TST]     3
# ** Note: $finish    : /arm/tools/mentor/questasim/2022.4/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
#    Time: 17 ns  Iteration: 54  Instance: /apb_top
# 1
# Break in Task uvm_pkg/uvm_root::run_test at /arm/tools/mentor/questasim/2022.4/questasim/linux/../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
