# ğŸ”§ Digital Logic Design Laboratory â€“ University of Tehran

## ğŸ“˜ Overview

This repository contains a comprehensive collection of digital design experiments conducted as part of the **Digital Logic Design Laboratory** at the **University of Tehran**, under the supervision of **Prof. Zain Navabi**.  
Each module explores key digital design concepts using **Verilog**, **FSMs**, **Flip-Flops**, **Counters**, and **FPGA synthesis** via **Quartus II** and **ModelSim**.

---

## ğŸ—‚ Repository Structure

| Folder Name                                | Description                                                                 |
|--------------------------------------------|-----------------------------------------------------------------------------|
| âš™ï¸ Accelerator and Wrappers                | Design of an exponential accelerator and its integration via wrappers in a SoC |
| â±ï¸ Clock and Periodic Signal Generation    | Implementation of clock sources: LM555, Ring Oscillator, Counters, Flip-Flops |
| ğŸšï¸ Function Generator                      | FPGA-based waveform generator (sine, square, triangle, arbitrary) with PWM DAC |
| ğŸ” Sequential Synthesis and FPGA Programming | FSM-based multi-channel serial transmitter designed and tested on FPGA       |

---

## ğŸ¯ Learning Outcomes

- Design and simulate **FSMs**, **sequential logic**, and **modular digital systems**
- Apply **clock division**, **waveform generation**, and **real-time interfacing**
- Use **Verilog** to develop synthesizable hardware and validate via **ModelSim + Quartus**
- Program and test designs on **FPGA boards** using physical inputs/outputs

---

## ğŸ§ª Tools & Platforms

- **Intel Quartus II** (Synthesis & FPGA Programming)  
- **ModelSim** (Simulation & Debugging)  
- **Cyclone II FPGA Development Board**  
- **Oscilloscope** (For signal validation)

---

## ğŸ‘¨â€ğŸ« Academic Info

**Course**: Digital Logic Design Laboratory  
**University**: University of Tehran  
**Instructor**: Prof. Zain Navabi

---

> ğŸ“Œ This repository reflects a hands-on journey in mastering digital hardware design, system integration, and FPGA development.
