
MiniPatchLambda_Bootloader.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000250  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008f00  08000250  08000250  00001250  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08009150  08009150  0000a150  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08009220  08009220  0000a220  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .fini_array   00000004  08009224  08009224  0000a224  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .data         00000009  20000000  08009228  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000005e0  2000000c  08009231  0000b00c  2**2
                  ALLOC
  7 ._user_heap_stack 00000604  200005ec  08009231  0000b5ec  2**0
                  ALLOC
  8 .ARM.attributes 00000036  00000000  00000000  0000b009  2**0
                  CONTENTS, READONLY
  9 .debug_info   0001c7a5  00000000  00000000  0000b03f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 10 .debug_abbrev 000038fb  00000000  00000000  000277e4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_aranges 000018b0  00000000  00000000  0002b0e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_rnglists 0000130b  00000000  00000000  0002c990  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_macro  00037e8c  00000000  00000000  0002dc9b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line   0001ed70  00000000  00000000  00065b27  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_str    0015dfe0  00000000  00000000  00084897  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .comment      00000043  00000000  00000000  001e2877  2**0
                  CONTENTS, READONLY
 17 .debug_frame  00006964  00000000  00000000  001e28bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line_str 00000079  00000000  00000000  001e9220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000250 <__do_global_dtors_aux>:
 8000250:	b510      	push	{r4, lr}
 8000252:	4c05      	ldr	r4, [pc, #20]	@ (8000268 <__do_global_dtors_aux+0x18>)
 8000254:	7823      	ldrb	r3, [r4, #0]
 8000256:	b933      	cbnz	r3, 8000266 <__do_global_dtors_aux+0x16>
 8000258:	4b04      	ldr	r3, [pc, #16]	@ (800026c <__do_global_dtors_aux+0x1c>)
 800025a:	b113      	cbz	r3, 8000262 <__do_global_dtors_aux+0x12>
 800025c:	4804      	ldr	r0, [pc, #16]	@ (8000270 <__do_global_dtors_aux+0x20>)
 800025e:	f3af 8000 	nop.w
 8000262:	2301      	movs	r3, #1
 8000264:	7023      	strb	r3, [r4, #0]
 8000266:	bd10      	pop	{r4, pc}
 8000268:	2000000c 	.word	0x2000000c
 800026c:	00000000 	.word	0x00000000
 8000270:	08009138 	.word	0x08009138

08000274 <frame_dummy>:
 8000274:	b508      	push	{r3, lr}
 8000276:	4b03      	ldr	r3, [pc, #12]	@ (8000284 <frame_dummy+0x10>)
 8000278:	b11b      	cbz	r3, 8000282 <frame_dummy+0xe>
 800027a:	4903      	ldr	r1, [pc, #12]	@ (8000288 <frame_dummy+0x14>)
 800027c:	4803      	ldr	r0, [pc, #12]	@ (800028c <frame_dummy+0x18>)
 800027e:	f3af 8000 	nop.w
 8000282:	bd08      	pop	{r3, pc}
 8000284:	00000000 	.word	0x00000000
 8000288:	20000010 	.word	0x20000010
 800028c:	08009138 	.word	0x08009138

08000290 <AT24C32_Initialization>:
 */

#include "at24c32_driver.h"

HAL_StatusTypeDef AT24C32_Initialization(S_AT24C32_t *at24c32, I2C_HandleTypeDef *hi2c)
{
 8000290:	b580      	push	{r7, lr}
 8000292:	b082      	sub	sp, #8
 8000294:	af00      	add	r7, sp, #0
 8000296:	6078      	str	r0, [r7, #4]
 8000298:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(IMU_VCC_ENABLE_GPIO_Port, 		IMU_VCC_ENABLE_Pin, 		GPIO_PIN_SET);
 800029a:	2201      	movs	r2, #1
 800029c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80002a0:	480e      	ldr	r0, [pc, #56]	@ (80002dc <AT24C32_Initialization+0x4c>)
 80002a2:	f002 fee5 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(IMU_CS_GPIO_Port, 				IMU_CS_Pin, 				GPIO_PIN_SET);
 80002a6:	2201      	movs	r2, #1
 80002a8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80002ac:	480b      	ldr	r0, [pc, #44]	@ (80002dc <AT24C32_Initialization+0x4c>)
 80002ae:	f002 fedf 	bl	8003070 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, 	MCU_EEPROM_VCC_ENABLE_Pin, 	GPIO_PIN_SET);
 80002b2:	2201      	movs	r2, #1
 80002b4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80002b8:	4809      	ldr	r0, [pc, #36]	@ (80002e0 <AT24C32_Initialization+0x50>)
 80002ba:	f002 fed9 	bl	8003070 <HAL_GPIO_WritePin>

	at24c32->i2c_handle 	= hi2c;
 80002be:	687b      	ldr	r3, [r7, #4]
 80002c0:	683a      	ldr	r2, [r7, #0]
 80002c2:	601a      	str	r2, [r3, #0]
	at24c32->device_address	= AT24C32_I2C_ADDRESS_WRITE;
 80002c4:	687b      	ldr	r3, [r7, #4]
 80002c6:	22a8      	movs	r2, #168	@ 0xa8
 80002c8:	711a      	strb	r2, [r3, #4]

	return AT24C32_IsDeviceReady(at24c32);
 80002ca:	6878      	ldr	r0, [r7, #4]
 80002cc:	f000 f894 	bl	80003f8 <AT24C32_IsDeviceReady>
 80002d0:	4603      	mov	r3, r0
}
 80002d2:	4618      	mov	r0, r3
 80002d4:	3708      	adds	r7, #8
 80002d6:	46bd      	mov	sp, r7
 80002d8:	bd80      	pop	{r7, pc}
 80002da:	bf00      	nop
 80002dc:	42020400 	.word	0x42020400
 80002e0:	42020c00 	.word	0x42020c00

080002e4 <AT24C32_ReadData>:
 */
HAL_StatusTypeDef AT24C32_ReadData( S_AT24C32_t * at24c32,
                                    uint16_t address,
                                    uint8_t * data,
                                    uint16_t length )
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	b08a      	sub	sp, #40	@ 0x28
 80002e8:	af04      	add	r7, sp, #16
 80002ea:	60f8      	str	r0, [r7, #12]
 80002ec:	607a      	str	r2, [r7, #4]
 80002ee:	461a      	mov	r2, r3
 80002f0:	460b      	mov	r3, r1
 80002f2:	817b      	strh	r3, [r7, #10]
 80002f4:	4613      	mov	r3, r2
 80002f6:	813b      	strh	r3, [r7, #8]
    HAL_StatusTypeDef status = HAL_ERROR;
 80002f8:	2301      	movs	r3, #1
 80002fa:	75fb      	strb	r3, [r7, #23]
    uint32_t start = HAL_GetTick();
 80002fc:	f002 fb64 	bl	80029c8 <HAL_GetTick>
 8000300:	6138      	str	r0, [r7, #16]

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (data == NULL))
 8000302:	68fb      	ldr	r3, [r7, #12]
 8000304:	2b00      	cmp	r3, #0
 8000306:	d002      	beq.n	800030e <AT24C32_ReadData+0x2a>
 8000308:	687b      	ldr	r3, [r7, #4]
 800030a:	2b00      	cmp	r3, #0
 800030c:	d101      	bne.n	8000312 <AT24C32_ReadData+0x2e>
    {
        return HAL_ERROR;
 800030e:	2301      	movs	r3, #1
 8000310:	e032      	b.n	8000378 <AT24C32_ReadData+0x94>
    }

    /* 2) Önce varsa devam eden yazma döngüsünün tamamlanmasını bekle */
    do
    {
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 8000312:	68fb      	ldr	r3, [r7, #12]
 8000314:	6818      	ldr	r0, [r3, #0]
                                        (uint16_t)(at24c32->device_address),
 8000316:	68fb      	ldr	r3, [r7, #12]
 8000318:	791b      	ldrb	r3, [r3, #4]
        status = HAL_I2C_IsDeviceReady( at24c32->i2c_handle,
 800031a:	4619      	mov	r1, r3
 800031c:	230a      	movs	r3, #10
 800031e:	2205      	movs	r2, #5
 8000320:	f003 f874 	bl	800340c <HAL_I2C_IsDeviceReady>
 8000324:	4603      	mov	r3, r0
 8000326:	75fb      	strb	r3, [r7, #23]
                                        AT24C32_READY_TRIALS,
                                        AT24C32_READY_TIMEOUT_MS );
        if (status == HAL_OK)
 8000328:	7dfb      	ldrb	r3, [r7, #23]
 800032a:	2b00      	cmp	r3, #0
 800032c:	d007      	beq.n	800033e <AT24C32_ReadData+0x5a>
        {
            break;
        }
    }
    while ((HAL_GetTick() - start) < AT24C32_READY_OVERALL_TIMEOUT_MS);
 800032e:	f002 fb4b 	bl	80029c8 <HAL_GetTick>
 8000332:	4602      	mov	r2, r0
 8000334:	693b      	ldr	r3, [r7, #16]
 8000336:	1ad3      	subs	r3, r2, r3
 8000338:	2b63      	cmp	r3, #99	@ 0x63
 800033a:	d9ea      	bls.n	8000312 <AT24C32_ReadData+0x2e>
 800033c:	e000      	b.n	8000340 <AT24C32_ReadData+0x5c>
            break;
 800033e:	bf00      	nop

    if (status != HAL_OK)
 8000340:	7dfb      	ldrb	r3, [r7, #23]
 8000342:	2b00      	cmp	r3, #0
 8000344:	d001      	beq.n	800034a <AT24C32_ReadData+0x66>
    {
        return HAL_TIMEOUT;
 8000346:	2303      	movs	r3, #3
 8000348:	e016      	b.n	8000378 <AT24C32_ReadData+0x94>
    }

    /* 3) EEPROM’dan veri oku */
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 800034a:	68fb      	ldr	r3, [r7, #12]
 800034c:	6818      	ldr	r0, [r3, #0]
                               (uint16_t)(at24c32->device_address),
 800034e:	68fb      	ldr	r3, [r7, #12]
 8000350:	791b      	ldrb	r3, [r3, #4]
    status = HAL_I2C_Mem_Read( at24c32->i2c_handle,
 8000352:	4619      	mov	r1, r3
 8000354:	897a      	ldrh	r2, [r7, #10]
 8000356:	2364      	movs	r3, #100	@ 0x64
 8000358:	9302      	str	r3, [sp, #8]
 800035a:	893b      	ldrh	r3, [r7, #8]
 800035c:	9301      	str	r3, [sp, #4]
 800035e:	687b      	ldr	r3, [r7, #4]
 8000360:	9300      	str	r3, [sp, #0]
 8000362:	2302      	movs	r3, #2
 8000364:	f002 ff38 	bl	80031d8 <HAL_I2C_Mem_Read>
 8000368:	4603      	mov	r3, r0
 800036a:	75fb      	strb	r3, [r7, #23]
                               address,
                               I2C_MEMADD_SIZE_16BIT,
                               data,
                               length,
                               AT24C32_READ_TIMEOUT_MS );
    if (status != HAL_OK)
 800036c:	7dfb      	ldrb	r3, [r7, #23]
 800036e:	2b00      	cmp	r3, #0
 8000370:	d001      	beq.n	8000376 <AT24C32_ReadData+0x92>
    {
        return HAL_ERROR;
 8000372:	2301      	movs	r3, #1
 8000374:	e000      	b.n	8000378 <AT24C32_ReadData+0x94>
    }

    return HAL_OK;
 8000376:	2300      	movs	r3, #0
}
 8000378:	4618      	mov	r0, r3
 800037a:	3718      	adds	r7, #24
 800037c:	46bd      	mov	sp, r7
 800037e:	bd80      	pop	{r7, pc}

08000380 <AT24C32_ReadU32>:

HAL_StatusTypeDef AT24C32_ReadU32(S_AT24C32_t *at24c32,
                                  uint16_t address,
                                  uint32_t *value)
{
 8000380:	b580      	push	{r7, lr}
 8000382:	b086      	sub	sp, #24
 8000384:	af00      	add	r7, sp, #0
 8000386:	60f8      	str	r0, [r7, #12]
 8000388:	460b      	mov	r3, r1
 800038a:	607a      	str	r2, [r7, #4]
 800038c:	817b      	strh	r3, [r7, #10]
    HAL_StatusTypeDef status;
    uint8_t buf[4];

    /* 1) Parametre kontrolü */
    if ((at24c32 == NULL) || (value == NULL))
 800038e:	68fb      	ldr	r3, [r7, #12]
 8000390:	2b00      	cmp	r3, #0
 8000392:	d002      	beq.n	800039a <AT24C32_ReadU32+0x1a>
 8000394:	687b      	ldr	r3, [r7, #4]
 8000396:	2b00      	cmp	r3, #0
 8000398:	d101      	bne.n	800039e <AT24C32_ReadU32+0x1e>
    {
        return HAL_ERROR;
 800039a:	2301      	movs	r3, #1
 800039c:	e027      	b.n	80003ee <AT24C32_ReadU32+0x6e>
        return HAL_ERROR; /* sınır taşması */
    }
#endif

    /* 2) 4 byte oku */
    status = AT24C32_ReadData(at24c32, address, buf, 4u);
 800039e:	f107 0210 	add.w	r2, r7, #16
 80003a2:	8979      	ldrh	r1, [r7, #10]
 80003a4:	2304      	movs	r3, #4
 80003a6:	68f8      	ldr	r0, [r7, #12]
 80003a8:	f7ff ff9c 	bl	80002e4 <AT24C32_ReadData>
 80003ac:	4603      	mov	r3, r0
 80003ae:	75fb      	strb	r3, [r7, #23]
    if (status != HAL_OK)
 80003b0:	7dfb      	ldrb	r3, [r7, #23]
 80003b2:	2b00      	cmp	r3, #0
 80003b4:	d001      	beq.n	80003ba <AT24C32_ReadU32+0x3a>
    {
        return status;
 80003b6:	7dfb      	ldrb	r3, [r7, #23]
 80003b8:	e019      	b.n	80003ee <AT24C32_ReadU32+0x6e>
    }

    /* 3) Little-endian formatında birleştir */
    *value  = (uint32_t)buf[0];
 80003ba:	7c3b      	ldrb	r3, [r7, #16]
 80003bc:	461a      	mov	r2, r3
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[1] << 8);
 80003c2:	687b      	ldr	r3, [r7, #4]
 80003c4:	681a      	ldr	r2, [r3, #0]
 80003c6:	7c7b      	ldrb	r3, [r7, #17]
 80003c8:	021b      	lsls	r3, r3, #8
 80003ca:	431a      	orrs	r2, r3
 80003cc:	687b      	ldr	r3, [r7, #4]
 80003ce:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[2] << 16);
 80003d0:	687b      	ldr	r3, [r7, #4]
 80003d2:	681a      	ldr	r2, [r3, #0]
 80003d4:	7cbb      	ldrb	r3, [r7, #18]
 80003d6:	041b      	lsls	r3, r3, #16
 80003d8:	431a      	orrs	r2, r3
 80003da:	687b      	ldr	r3, [r7, #4]
 80003dc:	601a      	str	r2, [r3, #0]
    *value |= ((uint32_t)buf[3] << 24);
 80003de:	687b      	ldr	r3, [r7, #4]
 80003e0:	681a      	ldr	r2, [r3, #0]
 80003e2:	7cfb      	ldrb	r3, [r7, #19]
 80003e4:	061b      	lsls	r3, r3, #24
 80003e6:	431a      	orrs	r2, r3
 80003e8:	687b      	ldr	r3, [r7, #4]
 80003ea:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80003ec:	2300      	movs	r3, #0
}
 80003ee:	4618      	mov	r0, r3
 80003f0:	3718      	adds	r7, #24
 80003f2:	46bd      	mov	sp, r7
 80003f4:	bd80      	pop	{r7, pc}
	...

080003f8 <AT24C32_IsDeviceReady>:
 * @brief  Checks whether the EEPROM device is ready for communication.
 * @param  handle         Pointer to the AT24C32 EEPROM handle structure.
 * @retval HAL status code.
 */
HAL_StatusTypeDef AT24C32_IsDeviceReady(S_AT24C32_t *at24c32)
{
 80003f8:	b580      	push	{r7, lr}
 80003fa:	b084      	sub	sp, #16
 80003fc:	af00      	add	r7, sp, #0
 80003fe:	6078      	str	r0, [r7, #4]
	HAL_StatusTypeDef status;
	AT24C32_EEPROM_WP_ACTIVE;
 8000400:	2201      	movs	r2, #1
 8000402:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000406:	4809      	ldr	r0, [pc, #36]	@ (800042c <AT24C32_IsDeviceReady+0x34>)
 8000408:	f002 fe32 	bl	8003070 <HAL_GPIO_WritePin>

	status = HAL_I2C_IsDeviceReady(at24c32->i2c_handle, at24c32->device_address, 2, 100);
 800040c:	687b      	ldr	r3, [r7, #4]
 800040e:	6818      	ldr	r0, [r3, #0]
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	791b      	ldrb	r3, [r3, #4]
 8000414:	4619      	mov	r1, r3
 8000416:	2364      	movs	r3, #100	@ 0x64
 8000418:	2202      	movs	r2, #2
 800041a:	f002 fff7 	bl	800340c <HAL_I2C_IsDeviceReady>
 800041e:	4603      	mov	r3, r0
 8000420:	73fb      	strb	r3, [r7, #15]

    return status;
 8000422:	7bfb      	ldrb	r3, [r7, #15]
}
 8000424:	4618      	mov	r0, r3
 8000426:	3710      	adds	r7, #16
 8000428:	46bd      	mov	sp, r7
 800042a:	bd80      	pop	{r7, pc}
 800042c:	42021000 	.word	0x42021000

08000430 <Bootloader_Init>:
 * @brief Initialize bootloader context and internal state
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Init(BootloaderCtx_t *ctx)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b082      	sub	sp, #8
 8000434:	af00      	add	r7, sp, #0
 8000436:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000438:	687b      	ldr	r3, [r7, #4]
 800043a:	2b00      	cmp	r3, #0
 800043c:	d031      	beq.n	80004a2 <Bootloader_Init+0x72>
    {
        return;
    }

    ctx->state              = BL_STATE_INIT;
 800043e:	687b      	ldr	r3, [r7, #4]
 8000440:	2201      	movs	r2, #1
 8000442:	701a      	strb	r2, [r3, #0]
    ctx->error              = BL_ERR_NONE;
 8000444:	687b      	ldr	r3, [r7, #4]
 8000446:	2200      	movs	r2, #0
 8000448:	705a      	strb	r2, [r3, #1]

    ctx->tick_start         = HAL_GetTick();
 800044a:	f002 fabd 	bl	80029c8 <HAL_GetTick>
 800044e:	4602      	mov	r2, r0
 8000450:	687b      	ldr	r3, [r7, #4]
 8000452:	605a      	str	r2, [r3, #4]
    ctx->boot_elapsed_ms    = 0U;
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	2200      	movs	r2, #0
 8000458:	609a      	str	r2, [r3, #8]

    ctx->update_requested   = false;
 800045a:	687b      	ldr	r3, [r7, #4]
 800045c:	2200      	movs	r2, #0
 800045e:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress = false;
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	2200      	movs	r2, #0
 8000464:	735a      	strb	r2, [r3, #13]

    ctx->app_base           = BL_APP_BASE_ADDRESS;
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4a10      	ldr	r2, [pc, #64]	@ (80004ac <Bootloader_Init+0x7c>)
 800046a:	611a      	str	r2, [r3, #16]
    ctx->app_valid          = false;
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	2200      	movs	r2, #0
 8000470:	751a      	strb	r2, [r3, #20]

    ctx->fw_size            = 0U;
 8000472:	687b      	ldr	r3, [r7, #4]
 8000474:	2200      	movs	r2, #0
 8000476:	619a      	str	r2, [r3, #24]
    ctx->fw_received        = 0U;
 8000478:	687b      	ldr	r3, [r7, #4]
 800047a:	2200      	movs	r2, #0
 800047c:	61da      	str	r2, [r3, #28]
    ctx->fw_crc_expected    = 0U;
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	2200      	movs	r2, #0
 8000482:	621a      	str	r2, [r3, #32]
    ctx->fw_crc_calculated  = 0U;
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	2200      	movs	r2, #0
 8000488:	625a      	str	r2, [r3, #36]	@ 0x24

    ctx->last_event         = 0U;
 800048a:	687b      	ldr	r3, [r7, #4]
 800048c:	2200      	movs	r2, #0
 800048e:	629a      	str	r2, [r3, #40]	@ 0x28
    ctx->reset_reason       = RCC->CSR;
 8000490:	4b07      	ldr	r3, [pc, #28]	@ (80004b0 <Bootloader_Init+0x80>)
 8000492:	f8d3 20f4 	ldr.w	r2, [r3, #244]	@ 0xf4
 8000496:	687b      	ldr	r3, [r7, #4]
 8000498:	62da      	str	r2, [r3, #44]	@ 0x2c

    ctx->state              = BL_STATE_CHECK_UPDATE;
 800049a:	687b      	ldr	r3, [r7, #4]
 800049c:	2202      	movs	r2, #2
 800049e:	701a      	strb	r2, [r3, #0]
 80004a0:	e000      	b.n	80004a4 <Bootloader_Init+0x74>
        return;
 80004a2:	bf00      	nop
}
 80004a4:	3708      	adds	r7, #8
 80004a6:	46bd      	mov	sp, r7
 80004a8:	bd80      	pop	{r7, pc}
 80004aa:	bf00      	nop
 80004ac:	08040000 	.word	0x08040000
 80004b0:	46020c00 	.word	0x46020c00

080004b4 <Bootloader_Task>:
 * This function shall be called periodically from main loop.
 *
 * @param[in,out] ctx  Bootloader context structure
 */
void Bootloader_Task(BootloaderCtx_t *ctx)
{
 80004b4:	b580      	push	{r7, lr}
 80004b6:	b082      	sub	sp, #8
 80004b8:	af00      	add	r7, sp, #0
 80004ba:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 80004bc:	687b      	ldr	r3, [r7, #4]
 80004be:	2b00      	cmp	r3, #0
 80004c0:	d063      	beq.n	800058a <Bootloader_Task+0xd6>
    {
        return;
    }

    ctx->boot_elapsed_ms = HAL_GetTick() - ctx->tick_start;
 80004c2:	f002 fa81 	bl	80029c8 <HAL_GetTick>
 80004c6:	4602      	mov	r2, r0
 80004c8:	687b      	ldr	r3, [r7, #4]
 80004ca:	685b      	ldr	r3, [r3, #4]
 80004cc:	1ad2      	subs	r2, r2, r3
 80004ce:	687b      	ldr	r3, [r7, #4]
 80004d0:	609a      	str	r2, [r3, #8]

    switch (ctx->state)
 80004d2:	687b      	ldr	r3, [r7, #4]
 80004d4:	781b      	ldrb	r3, [r3, #0]
 80004d6:	3b02      	subs	r3, #2
 80004d8:	2b04      	cmp	r3, #4
 80004da:	d858      	bhi.n	800058e <Bootloader_Task+0xda>
 80004dc:	a201      	add	r2, pc, #4	@ (adr r2, 80004e4 <Bootloader_Task+0x30>)
 80004de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004e2:	bf00      	nop
 80004e4:	080004f9 	.word	0x080004f9
 80004e8:	0800051f 	.word	0x0800051f
 80004ec:	0800058f 	.word	0x0800058f
 80004f0:	0800055b 	.word	0x0800055b
 80004f4:	0800057d 	.word	0x0800057d
    {
        case BL_STATE_CHECK_UPDATE:
        {
            ctx->update_requested = BL_CheckUpdateRequest(ctx);
 80004f8:	6878      	ldr	r0, [r7, #4]
 80004fa:	f000 f8f5 	bl	80006e8 <BL_CheckUpdateRequest>
 80004fe:	4603      	mov	r3, r0
 8000500:	461a      	mov	r2, r3
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	731a      	strb	r2, [r3, #12]

            if (ctx->update_requested == true)
 8000506:	687b      	ldr	r3, [r7, #4]
 8000508:	7b1b      	ldrb	r3, [r3, #12]
 800050a:	2b00      	cmp	r3, #0
 800050c:	d003      	beq.n	8000516 <Bootloader_Task+0x62>
            {
                ctx->state = BL_STATE_UPDATE_MODE;
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	2204      	movs	r2, #4
 8000512:	701a      	strb	r2, [r3, #0]
            }
            else
            {
                ctx->state = BL_STATE_WAIT;
            }
            break;
 8000514:	e03e      	b.n	8000594 <Bootloader_Task+0xe0>
                ctx->state = BL_STATE_WAIT;
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2203      	movs	r2, #3
 800051a:	701a      	strb	r2, [r3, #0]
            break;
 800051c:	e03a      	b.n	8000594 <Bootloader_Task+0xe0>
        }

        case BL_STATE_WAIT:
        {
            if (ctx->boot_elapsed_ms >= BL_BOOT_WINDOW_MS)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	689b      	ldr	r3, [r3, #8]
 8000522:	f640 32b7 	movw	r2, #2999	@ 0xbb7
 8000526:	4293      	cmp	r3, r2
 8000528:	d933      	bls.n	8000592 <Bootloader_Task+0xde>
            {
                ctx->app_valid = BL_IsVectorTableSane(ctx->app_base);
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	691b      	ldr	r3, [r3, #16]
 800052e:	4618      	mov	r0, r3
 8000530:	f000 f858 	bl	80005e4 <BL_IsVectorTableSane>
 8000534:	4603      	mov	r3, r0
 8000536:	461a      	mov	r2, r3
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	751a      	strb	r2, [r3, #20]

                if (ctx->app_valid == true)
 800053c:	687b      	ldr	r3, [r7, #4]
 800053e:	7d1b      	ldrb	r3, [r3, #20]
 8000540:	2b00      	cmp	r3, #0
 8000542:	d003      	beq.n	800054c <Bootloader_Task+0x98>
                {
                    ctx->state = BL_STATE_JUMP;
 8000544:	687b      	ldr	r3, [r7, #4]
 8000546:	2206      	movs	r2, #6
 8000548:	701a      	strb	r2, [r3, #0]
                {
                    ctx->error = BL_ERR_INVALID_VECTOR;
                    ctx->state = BL_STATE_UPDATE_MODE;
                }
            }
            break;
 800054a:	e022      	b.n	8000592 <Bootloader_Task+0xde>
                    ctx->error = BL_ERR_INVALID_VECTOR;
 800054c:	687b      	ldr	r3, [r7, #4]
 800054e:	2201      	movs	r2, #1
 8000550:	705a      	strb	r2, [r3, #1]
                    ctx->state = BL_STATE_UPDATE_MODE;
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	2204      	movs	r2, #4
 8000556:	701a      	strb	r2, [r3, #0]
            break;
 8000558:	e01b      	b.n	8000592 <Bootloader_Task+0xde>
            break;
        }

        case BL_STATE_VERIFY:
        {
            if (ctx->fw_crc_calculated == ctx->fw_crc_expected)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800055e:	687b      	ldr	r3, [r7, #4]
 8000560:	6a1b      	ldr	r3, [r3, #32]
 8000562:	429a      	cmp	r2, r3
 8000564:	d103      	bne.n	800056e <Bootloader_Task+0xba>
            {
                ctx->state = BL_STATE_JUMP;
 8000566:	687b      	ldr	r3, [r7, #4]
 8000568:	2206      	movs	r2, #6
 800056a:	701a      	strb	r2, [r3, #0]
            else
            {
                ctx->error = BL_ERR_CRC_MISMATCH;
                ctx->state = BL_STATE_ERROR;
            }
            break;
 800056c:	e012      	b.n	8000594 <Bootloader_Task+0xe0>
                ctx->error = BL_ERR_CRC_MISMATCH;
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	2202      	movs	r2, #2
 8000572:	705a      	strb	r2, [r3, #1]
                ctx->state = BL_STATE_ERROR;
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	2207      	movs	r2, #7
 8000578:	701a      	strb	r2, [r3, #0]
            break;
 800057a:	e00b      	b.n	8000594 <Bootloader_Task+0xe0>
        }

        case BL_STATE_JUMP:
        {
            (void)Bootloader_JumpToApplication(ctx);
 800057c:	6878      	ldr	r0, [r7, #4]
 800057e:	f000 f80d 	bl	800059c <Bootloader_JumpToApplication>
            ctx->state = BL_STATE_ERROR;
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	2207      	movs	r2, #7
 8000586:	701a      	strb	r2, [r3, #0]
            break;
 8000588:	e004      	b.n	8000594 <Bootloader_Task+0xe0>
        return;
 800058a:	bf00      	nop
 800058c:	e002      	b.n	8000594 <Bootloader_Task+0xe0>

        case BL_STATE_ERROR:
        default:
        {
            /* Stay here on fatal error */
            break;
 800058e:	bf00      	nop
 8000590:	e000      	b.n	8000594 <Bootloader_Task+0xe0>
            break;
 8000592:	bf00      	nop
        }
    }
}
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop

0800059c <Bootloader_JumpToApplication>:
 * @param[in,out] ctx  Bootloader context structure
 * @return true  Jump executed
 * @return false Jump not possible
 */
bool Bootloader_JumpToApplication(BootloaderCtx_t *ctx)
{
 800059c:	b580      	push	{r7, lr}
 800059e:	b082      	sub	sp, #8
 80005a0:	af00      	add	r7, sp, #0
 80005a2:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 80005a4:	687b      	ldr	r3, [r7, #4]
 80005a6:	2b00      	cmp	r3, #0
 80005a8:	d101      	bne.n	80005ae <Bootloader_JumpToApplication+0x12>
    {
        return false;
 80005aa:	2300      	movs	r3, #0
 80005ac:	e015      	b.n	80005da <Bootloader_JumpToApplication+0x3e>
    }

    if (BL_IsVectorTableSane(ctx->app_base) == false)
 80005ae:	687b      	ldr	r3, [r7, #4]
 80005b0:	691b      	ldr	r3, [r3, #16]
 80005b2:	4618      	mov	r0, r3
 80005b4:	f000 f816 	bl	80005e4 <BL_IsVectorTableSane>
 80005b8:	4603      	mov	r3, r0
 80005ba:	f083 0301 	eor.w	r3, r3, #1
 80005be:	b2db      	uxtb	r3, r3
 80005c0:	2b00      	cmp	r3, #0
 80005c2:	d004      	beq.n	80005ce <Bootloader_JumpToApplication+0x32>
    {
        ctx->error = BL_ERR_INVALID_VECTOR;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2201      	movs	r2, #1
 80005c8:	705a      	strb	r2, [r3, #1]
        return false;
 80005ca:	2300      	movs	r3, #0
 80005cc:	e005      	b.n	80005da <Bootloader_JumpToApplication+0x3e>
    }

    BL_Jump(ctx->app_base);
 80005ce:	687b      	ldr	r3, [r7, #4]
 80005d0:	691b      	ldr	r3, [r3, #16]
 80005d2:	4618      	mov	r0, r3
 80005d4:	f000 f838 	bl	8000648 <BL_Jump>
    return true;
 80005d8:	2301      	movs	r3, #1
}
 80005da:	4618      	mov	r0, r3
 80005dc:	3708      	adds	r7, #8
 80005de:	46bd      	mov	sp, r7
 80005e0:	bd80      	pop	{r7, pc}
	...

080005e4 <BL_IsVectorTableSane>:
 * @param[in] appBase  Application flash base address
 * @return true  Vector table valid
 * @return false Vector table invalid
 */
static bool BL_IsVectorTableSane(uint32_t appBase)
{
 80005e4:	b480      	push	{r7}
 80005e6:	b085      	sub	sp, #20
 80005e8:	af00      	add	r7, sp, #0
 80005ea:	6078      	str	r0, [r7, #4]
    uint32_t msp;
    uint32_t rst;

    msp = *(volatile uint32_t *)(appBase);
 80005ec:	687b      	ldr	r3, [r7, #4]
 80005ee:	681b      	ldr	r3, [r3, #0]
 80005f0:	60fb      	str	r3, [r7, #12]
    rst = *(volatile uint32_t *)(appBase + 4U);
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	3304      	adds	r3, #4
 80005f6:	681b      	ldr	r3, [r3, #0]
 80005f8:	60bb      	str	r3, [r7, #8]

    if ((msp < BL_SRAM_BASE) || (msp > BL_SRAM_END))
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8000600:	d303      	bcc.n	800060a <BL_IsVectorTableSane+0x26>
 8000602:	68fb      	ldr	r3, [r7, #12]
 8000604:	4a0f      	ldr	r2, [pc, #60]	@ (8000644 <BL_IsVectorTableSane+0x60>)
 8000606:	4293      	cmp	r3, r2
 8000608:	d901      	bls.n	800060e <BL_IsVectorTableSane+0x2a>
    {
        return false;
 800060a:	2300      	movs	r3, #0
 800060c:	e013      	b.n	8000636 <BL_IsVectorTableSane+0x52>
    }

    if ((rst < appBase) || (rst > (appBase + 0x200000UL)))
 800060e:	68ba      	ldr	r2, [r7, #8]
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	429a      	cmp	r2, r3
 8000614:	d305      	bcc.n	8000622 <BL_IsVectorTableSane+0x3e>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800061c:	68ba      	ldr	r2, [r7, #8]
 800061e:	429a      	cmp	r2, r3
 8000620:	d901      	bls.n	8000626 <BL_IsVectorTableSane+0x42>
    {
        return false;
 8000622:	2300      	movs	r3, #0
 8000624:	e007      	b.n	8000636 <BL_IsVectorTableSane+0x52>
    }

    if ((rst & 0x1U) == 0U)
 8000626:	68bb      	ldr	r3, [r7, #8]
 8000628:	f003 0301 	and.w	r3, r3, #1
 800062c:	2b00      	cmp	r3, #0
 800062e:	d101      	bne.n	8000634 <BL_IsVectorTableSane+0x50>
    {
        return false;
 8000630:	2300      	movs	r3, #0
 8000632:	e000      	b.n	8000636 <BL_IsVectorTableSane+0x52>
    }

    return true;
 8000634:	2301      	movs	r3, #1
}
 8000636:	4618      	mov	r0, r3
 8000638:	3714      	adds	r7, #20
 800063a:	46bd      	mov	sp, r7
 800063c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000640:	4770      	bx	lr
 8000642:	bf00      	nop
 8000644:	20270000 	.word	0x20270000

08000648 <BL_Jump>:
 * Transfers execution from bootloader to application safely.
 *
 * @param[in] appBase  Application flash base address
 */
static void BL_Jump(uint32_t appBase)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b086      	sub	sp, #24
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
    uint32_t appStack;   /* Application'ın başlangıç Main Stack Pointer değeri */
    uint32_t appEntry;   /* Application'ın Reset_Handler (giriş noktası) adresi */

    appStack = *(volatile uint32_t *)(appBase);        /* Vector table [0]: initial MSP */
 8000650:	687b      	ldr	r3, [r7, #4]
 8000652:	681b      	ldr	r3, [r3, #0]
 8000654:	613b      	str	r3, [r7, #16]
    appEntry = *(volatile uint32_t *)(appBase + 4U);   /* Vector table [1]: reset handler */
 8000656:	687b      	ldr	r3, [r7, #4]
 8000658:	3304      	adds	r3, #4
 800065a:	681b      	ldr	r3, [r3, #0]
 800065c:	60fb      	str	r3, [r7, #12]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800065e:	b672      	cpsid	i
}
 8000660:	bf00      	nop

    __disable_irq();     /* Jump sırasında kesmelerin çalışmasını engelle */

    SysTick->CTRL = 0U;  /* SysTick timer'ını tamamen durdur */
 8000662:	4b1e      	ldr	r3, [pc, #120]	@ (80006dc <BL_Jump+0x94>)
 8000664:	2200      	movs	r2, #0
 8000666:	601a      	str	r2, [r3, #0]
    SysTick->LOAD = 0U;  /* SysTick reload değerini sıfırla */
 8000668:	4b1c      	ldr	r3, [pc, #112]	@ (80006dc <BL_Jump+0x94>)
 800066a:	2200      	movs	r2, #0
 800066c:	605a      	str	r2, [r3, #4]
    SysTick->VAL  = 0U;  /* SysTick sayaç değerini temizle */
 800066e:	4b1b      	ldr	r3, [pc, #108]	@ (80006dc <BL_Jump+0x94>)
 8000670:	2200      	movs	r2, #0
 8000672:	609a      	str	r2, [r3, #8]

    HAL_DeInit();        /* HAL tarafından açılmış tüm periferikleri kapat */
 8000674:	f002 f8d6 	bl	8002824 <HAL_DeInit>

    for (uint32_t i = 0U; i < 16U; i++)
 8000678:	2300      	movs	r3, #0
 800067a:	617b      	str	r3, [r7, #20]
 800067c:	e010      	b.n	80006a0 <BL_Jump+0x58>
    {
        NVIC->ICER[i] = 0xFFFFFFFFUL;  /* Enable edilmiş tüm interrupt'ları devre dışı bırak */
 800067e:	4a18      	ldr	r2, [pc, #96]	@ (80006e0 <BL_Jump+0x98>)
 8000680:	697b      	ldr	r3, [r7, #20]
 8000682:	3320      	adds	r3, #32
 8000684:	f04f 31ff 	mov.w	r1, #4294967295
 8000688:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
        NVIC->ICPR[i] = 0xFFFFFFFFUL;  /* Pending durumdaki interrupt'ları temizle */
 800068c:	4a14      	ldr	r2, [pc, #80]	@ (80006e0 <BL_Jump+0x98>)
 800068e:	697b      	ldr	r3, [r7, #20]
 8000690:	3360      	adds	r3, #96	@ 0x60
 8000692:	f04f 31ff 	mov.w	r1, #4294967295
 8000696:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (uint32_t i = 0U; i < 16U; i++)
 800069a:	697b      	ldr	r3, [r7, #20]
 800069c:	3301      	adds	r3, #1
 800069e:	617b      	str	r3, [r7, #20]
 80006a0:	697b      	ldr	r3, [r7, #20]
 80006a2:	2b0f      	cmp	r3, #15
 80006a4:	d9eb      	bls.n	800067e <BL_Jump+0x36>
    }

    SCB->VTOR = appBase; /* Vector Table Offset Register'ı application adresine taşı */
 80006a6:	4a0f      	ldr	r2, [pc, #60]	@ (80006e4 <BL_Jump+0x9c>)
 80006a8:	687b      	ldr	r3, [r7, #4]
 80006aa:	6093      	str	r3, [r2, #8]
  __ASM volatile ("dsb 0xF":::"memory");
 80006ac:	f3bf 8f4f 	dsb	sy
}
 80006b0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006b2:	f3bf 8f6f 	isb	sy
}
 80006b6:	bf00      	nop
 80006b8:	693b      	ldr	r3, [r7, #16]
 80006ba:	60bb      	str	r3, [r7, #8]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80006bc:	68bb      	ldr	r3, [r7, #8]
 80006be:	f383 8808 	msr	MSP, r3
}
 80006c2:	bf00      	nop
  __ASM volatile ("dsb 0xF":::"memory");
 80006c4:	f3bf 8f4f 	dsb	sy
}
 80006c8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80006ca:	f3bf 8f6f 	isb	sy
}
 80006ce:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80006d0:	b662      	cpsie	i
}
 80006d2:	bf00      	nop
    __DSB();             /* MSP güncellemesinin tamamlanmasını garanti et */
    __ISB();             /* Yeni stack ile instruction pipeline'ı senkronize et */

    __enable_irq();

    ((pFunction)appEntry)(); /* Application'ın Reset_Handler fonksiyonuna dallan */
 80006d4:	68fb      	ldr	r3, [r7, #12]
 80006d6:	4798      	blx	r3

    for (;;)
 80006d8:	bf00      	nop
 80006da:	e7fd      	b.n	80006d8 <BL_Jump+0x90>
 80006dc:	e000e010 	.word	0xe000e010
 80006e0:	e000e100 	.word	0xe000e100
 80006e4:	e000ed00 	.word	0xe000ed00

080006e8 <BL_CheckUpdateRequest>:
 *
 * @return true  Bootloader shall enter update mode
 * @return false Normal boot flow shall continue
 */
static bool BL_CheckUpdateRequest(BootloaderCtx_t *ctx)
{
 80006e8:	b580      	push	{r7, lr}
 80006ea:	b08a      	sub	sp, #40	@ 0x28
 80006ec:	af00      	add	r7, sp, #0
 80006ee:	6078      	str	r0, [r7, #4]
    bl_eeprom_meta_t ee_meta;
    bl_backup_ctx_t  bk_ctx;

    if (ctx == NULL)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	2b00      	cmp	r3, #0
 80006f4:	d101      	bne.n	80006fa <BL_CheckUpdateRequest+0x12>
    {
        return false;
 80006f6:	2300      	movs	r3, #0
 80006f8:	e048      	b.n	800078c <BL_CheckUpdateRequest+0xa4>
    }

    /* ---------------------------------------------------------
     * Step 1: Read persistent update request from EEPROM
     * --------------------------------------------------------- */
    if (BL_EEPROM_Read(&at24c32, &ee_meta) != true)
 80006fa:	f107 0318 	add.w	r3, r7, #24
 80006fe:	4619      	mov	r1, r3
 8000700:	4824      	ldr	r0, [pc, #144]	@ (8000794 <BL_CheckUpdateRequest+0xac>)
 8000702:	f000 f84d 	bl	80007a0 <BL_EEPROM_Read>
 8000706:	4603      	mov	r3, r0
 8000708:	f083 0301 	eor.w	r3, r3, #1
 800070c:	b2db      	uxtb	r3, r3
 800070e:	2b00      	cmp	r3, #0
 8000710:	d001      	beq.n	8000716 <BL_CheckUpdateRequest+0x2e>
    {
        /* EEPROM okunamıyorsa update isteği yok varsayılır */
        return false;
 8000712:	2300      	movs	r3, #0
 8000714:	e03a      	b.n	800078c <BL_CheckUpdateRequest+0xa4>
    }

    /* EEPROM içeriği geçerli mi? */
    if (ee_meta.magic != BL_EE_MAGIC)
 8000716:	69bb      	ldr	r3, [r7, #24]
 8000718:	4a1f      	ldr	r2, [pc, #124]	@ (8000798 <BL_CheckUpdateRequest+0xb0>)
 800071a:	4293      	cmp	r3, r2
 800071c:	d001      	beq.n	8000722 <BL_CheckUpdateRequest+0x3a>
    {
        return false;
 800071e:	2300      	movs	r3, #0
 8000720:	e034      	b.n	800078c <BL_CheckUpdateRequest+0xa4>
    }

    /* Application update istemiş mi? */
    if (ee_meta.update_flag != BL_EE_FLAG_UPDATE_REQUEST)
 8000722:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8000726:	2b01      	cmp	r3, #1
 8000728:	d001      	beq.n	800072e <BL_CheckUpdateRequest+0x46>
    {
        return false;
 800072a:	2300      	movs	r3, #0
 800072c:	e02e      	b.n	800078c <BL_CheckUpdateRequest+0xa4>
    /* ---------------------------------------------------------
     * Step 2: Confirm reset context using Backup SRAM
     * --------------------------------------------------------- */

    /* Backup SRAM'deki mevcut context'i oku (varsa) */
    if (BL_Backup_Read(&bk_ctx) != true)
 800072e:	f107 030c 	add.w	r3, r7, #12
 8000732:	4618      	mov	r0, r3
 8000734:	f000 f858 	bl	80007e8 <BL_Backup_Read>
 8000738:	4603      	mov	r3, r0
 800073a:	f083 0301 	eor.w	r3, r3, #1
 800073e:	b2db      	uxtb	r3, r3
 8000740:	2b00      	cmp	r3, #0
 8000742:	d006      	beq.n	8000752 <BL_CheckUpdateRequest+0x6a>
    {
        /* İlk kez giriliyor olabilir, yeni context oluştur */
        bk_ctx.magic      = BL_BK_MAGIC;
 8000744:	4b15      	ldr	r3, [pc, #84]	@ (800079c <BL_CheckUpdateRequest+0xb4>)
 8000746:	60fb      	str	r3, [r7, #12]
        bk_ctx.state      = BL_BK_STATE_AFTER_UPDATE_RESET;
 8000748:	2301      	movs	r3, #1
 800074a:	743b      	strb	r3, [r7, #16]
        bk_ctx.last_error = BL_ERR_NONE;
 800074c:	2300      	movs	r3, #0
 800074e:	617b      	str	r3, [r7, #20]
 8000750:	e007      	b.n	8000762 <BL_CheckUpdateRequest+0x7a>
    }
    else
    {
        /* Önceden update sürecindeysek tekrar girmeyelim */
        if (bk_ctx.state == BL_BK_STATE_UPDATE_IN_PROGRESS)
 8000752:	7c3b      	ldrb	r3, [r7, #16]
 8000754:	2b02      	cmp	r3, #2
 8000756:	d104      	bne.n	8000762 <BL_CheckUpdateRequest+0x7a>
        {
            ctx->update_in_progress = true;
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	2201      	movs	r2, #1
 800075c:	735a      	strb	r2, [r3, #13]
            return true;
 800075e:	2301      	movs	r3, #1
 8000760:	e014      	b.n	800078c <BL_CheckUpdateRequest+0xa4>

    /* ---------------------------------------------------------
     * Step 3: Mark reset as update-related in Backup SRAM
     * --------------------------------------------------------- */

    bk_ctx.magic      = BL_BK_MAGIC;
 8000762:	4b0e      	ldr	r3, [pc, #56]	@ (800079c <BL_CheckUpdateRequest+0xb4>)
 8000764:	60fb      	str	r3, [r7, #12]
    bk_ctx.state      = BL_BK_STATE_AFTER_UPDATE_RESET;
 8000766:	2301      	movs	r3, #1
 8000768:	743b      	strb	r3, [r7, #16]
    bk_ctx.last_error = BL_ERR_NONE;
 800076a:	2300      	movs	r3, #0
 800076c:	617b      	str	r3, [r7, #20]

    (void)BL_Backup_Write(&bk_ctx);
 800076e:	f107 030c 	add.w	r3, r7, #12
 8000772:	4618      	mov	r0, r3
 8000774:	f000 f85a 	bl	800082c <BL_Backup_Write>

    /* ---------------------------------------------------------
     * Step 4: Update bootloader context for debug/trace
     * --------------------------------------------------------- */

    ctx->update_requested   = true;
 8000778:	687b      	ldr	r3, [r7, #4]
 800077a:	2201      	movs	r2, #1
 800077c:	731a      	strb	r2, [r3, #12]
    ctx->update_in_progress = false;
 800077e:	687b      	ldr	r3, [r7, #4]
 8000780:	2200      	movs	r2, #0
 8000782:	735a      	strb	r2, [r3, #13]
    ctx->last_event         = BL_STATE_UPDATE_MODE;
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	2204      	movs	r2, #4
 8000788:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ---------------------------------------------------------
     * Step 5: Enter update mode
     * --------------------------------------------------------- */
    return true;
 800078a:	2301      	movs	r3, #1
}
 800078c:	4618      	mov	r0, r3
 800078e:	3728      	adds	r7, #40	@ 0x28
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}
 8000794:	200005b0 	.word	0x200005b0
 8000798:	aa55aa55 	.word	0xaa55aa55
 800079c:	55aa55aa 	.word	0x55aa55aa

080007a0 <BL_EEPROM_Read>:

/**
 * @brief EEPROM'dan boot metadata okur ve doğrular
 */
bool BL_EEPROM_Read(S_AT24C32_t *at24c32, bl_eeprom_meta_t *meta)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]
 80007a8:	6039      	str	r1, [r7, #0]
    if (meta == NULL)
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d101      	bne.n	80007b4 <BL_EEPROM_Read+0x14>
    {
        return false;
 80007b0:	2300      	movs	r3, #0
 80007b2:	e012      	b.n	80007da <BL_EEPROM_Read+0x3a>
    }

    /* EEPROM'dan ham veri oku */
    if(AT24C32_ReadU32(at24c32, (uint16_t)EEPROM_DEVICE_UPDATE_FLAG_ADDRESS, &meta->magic) != HAL_OK)
 80007b4:	683b      	ldr	r3, [r7, #0]
 80007b6:	461a      	mov	r2, r3
 80007b8:	2160      	movs	r1, #96	@ 0x60
 80007ba:	6878      	ldr	r0, [r7, #4]
 80007bc:	f7ff fde0 	bl	8000380 <AT24C32_ReadU32>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <BL_EEPROM_Read+0x2a>
    {
        return false;
 80007c6:	2300      	movs	r3, #0
 80007c8:	e007      	b.n	80007da <BL_EEPROM_Read+0x3a>
    }

    /* Magic number kontrolü */
    if (meta->magic != BL_EE_MAGIC)
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	681b      	ldr	r3, [r3, #0]
 80007ce:	4a05      	ldr	r2, [pc, #20]	@ (80007e4 <BL_EEPROM_Read+0x44>)
 80007d0:	4293      	cmp	r3, r2
 80007d2:	d001      	beq.n	80007d8 <BL_EEPROM_Read+0x38>
    {
        return false;
 80007d4:	2300      	movs	r3, #0
 80007d6:	e000      	b.n	80007da <BL_EEPROM_Read+0x3a>
    }

    return true;
 80007d8:	2301      	movs	r3, #1
}
 80007da:	4618      	mov	r0, r3
 80007dc:	3708      	adds	r7, #8
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	aa55aa55 	.word	0xaa55aa55

080007e8 <BL_Backup_Read>:

/**
 * @brief Backup SRAM'den context okur
 */
bool BL_Backup_Read(bl_backup_ctx_t *ctx)
{
 80007e8:	b480      	push	{r7}
 80007ea:	b085      	sub	sp, #20
 80007ec:	af00      	add	r7, sp, #0
 80007ee:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d101      	bne.n	80007fa <BL_Backup_Read+0x12>
    {
        return false;
 80007f6:	2300      	movs	r3, #0
 80007f8:	e00f      	b.n	800081a <BL_Backup_Read+0x32>
    }

    const bl_backup_ctx_t *bk =
 80007fa:	f04f 5362 	mov.w	r3, #947912704	@ 0x38800000
 80007fe:	60fb      	str	r3, [r7, #12]
        (const bl_backup_ctx_t *)BL_BK_BASE_ADDR;

    if (bk->magic != BL_BK_MAGIC)
 8000800:	68fb      	ldr	r3, [r7, #12]
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	4a08      	ldr	r2, [pc, #32]	@ (8000828 <BL_Backup_Read+0x40>)
 8000806:	4293      	cmp	r3, r2
 8000808:	d001      	beq.n	800080e <BL_Backup_Read+0x26>
    {
        return false;
 800080a:	2300      	movs	r3, #0
 800080c:	e005      	b.n	800081a <BL_Backup_Read+0x32>
    }

    *ctx = *bk;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	68fa      	ldr	r2, [r7, #12]
 8000812:	ca07      	ldmia	r2, {r0, r1, r2}
 8000814:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return true;
 8000818:	2301      	movs	r3, #1
}
 800081a:	4618      	mov	r0, r3
 800081c:	3714      	adds	r7, #20
 800081e:	46bd      	mov	sp, r7
 8000820:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000824:	4770      	bx	lr
 8000826:	bf00      	nop
 8000828:	55aa55aa 	.word	0x55aa55aa

0800082c <BL_Backup_Write>:

/**
 * @brief Backup SRAM'e context yazar
 */
bool BL_Backup_Write(const bl_backup_ctx_t *ctx)
{
 800082c:	b480      	push	{r7}
 800082e:	b085      	sub	sp, #20
 8000830:	af00      	add	r7, sp, #0
 8000832:	6078      	str	r0, [r7, #4]
    if (ctx == NULL)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	2b00      	cmp	r3, #0
 8000838:	d101      	bne.n	800083e <BL_Backup_Write+0x12>
    {
        return false;
 800083a:	2300      	movs	r3, #0
 800083c:	e008      	b.n	8000850 <BL_Backup_Write+0x24>
    }

    bl_backup_ctx_t *bk =
 800083e:	f04f 5362 	mov.w	r3, #947912704	@ 0x38800000
 8000842:	60fb      	str	r3, [r7, #12]
        (bl_backup_ctx_t *)BL_BK_BASE_ADDR;

    *bk = *ctx;
 8000844:	68fb      	ldr	r3, [r7, #12]
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	ca07      	ldmia	r2, {r0, r1, r2}
 800084a:	e883 0007 	stmia.w	r3, {r0, r1, r2}
    return true;
 800084e:	2301      	movs	r3, #1
}
 8000850:	4618      	mov	r0, r3
 8000852:	3714      	adds	r7, #20
 8000854:	46bd      	mov	sp, r7
 8000856:	f85d 7b04 	ldr.w	r7, [sp], #4
 800085a:	4770      	bx	lr

0800085c <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800085c:	b480      	push	{r7}
 800085e:	b083      	sub	sp, #12
 8000860:	af00      	add	r7, sp, #0
 8000862:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000864:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8000866:	4618      	mov	r0, r3
 8000868:	370c      	adds	r7, #12
 800086a:	46bd      	mov	sp, r7
 800086c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000870:	4770      	bx	lr

08000872 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8000872:	b580      	push	{r7, lr}
 8000874:	b084      	sub	sp, #16
 8000876:	af00      	add	r7, sp, #0
 8000878:	6078      	str	r0, [r7, #4]
 800087a:	460b      	mov	r3, r1
 800087c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800087e:	2300      	movs	r3, #0
 8000880:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000882:	687b      	ldr	r3, [r7, #4]
 8000884:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000888:	2b00      	cmp	r3, #0
 800088a:	d009      	beq.n	80008a0 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000892:	681b      	ldr	r3, [r3, #0]
 8000894:	78fa      	ldrb	r2, [r7, #3]
 8000896:	4611      	mov	r1, r2
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	4798      	blx	r3
 800089c:	4603      	mov	r3, r0
 800089e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80008a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80008a2:	4618      	mov	r0, r3
 80008a4:	3710      	adds	r7, #16
 80008a6:	46bd      	mov	sp, r7
 80008a8:	bd80      	pop	{r7, pc}

080008aa <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80008aa:	b580      	push	{r7, lr}
 80008ac:	b084      	sub	sp, #16
 80008ae:	af00      	add	r7, sp, #0
 80008b0:	6078      	str	r0, [r7, #4]
 80008b2:	460b      	mov	r3, r1
 80008b4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80008b6:	2300      	movs	r3, #0
 80008b8:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80008c0:	685b      	ldr	r3, [r3, #4]
 80008c2:	78fa      	ldrb	r2, [r7, #3]
 80008c4:	4611      	mov	r1, r2
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	4798      	blx	r3
 80008ca:	4603      	mov	r3, r0
 80008cc:	2b00      	cmp	r3, #0
 80008ce:	d001      	beq.n	80008d4 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80008d0:	2303      	movs	r3, #3
 80008d2:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80008d4:	7bfb      	ldrb	r3, [r7, #15]
}
 80008d6:	4618      	mov	r0, r3
 80008d8:	3710      	adds	r7, #16
 80008da:	46bd      	mov	sp, r7
 80008dc:	bd80      	pop	{r7, pc}

080008de <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80008de:	b580      	push	{r7, lr}
 80008e0:	b084      	sub	sp, #16
 80008e2:	af00      	add	r7, sp, #0
 80008e4:	6078      	str	r0, [r7, #4]
 80008e6:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80008e8:	687b      	ldr	r3, [r7, #4]
 80008ea:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80008ee:	6839      	ldr	r1, [r7, #0]
 80008f0:	4618      	mov	r0, r3
 80008f2:	f001 f8e2 	bl	8001aba <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	2201      	movs	r2, #1
 80008fa:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8000904:	461a      	mov	r2, r3
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800090c:	687b      	ldr	r3, [r7, #4]
 800090e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8000912:	f003 031f 	and.w	r3, r3, #31
 8000916:	2b02      	cmp	r3, #2
 8000918:	d01a      	beq.n	8000950 <USBD_LL_SetupStage+0x72>
 800091a:	2b02      	cmp	r3, #2
 800091c:	d822      	bhi.n	8000964 <USBD_LL_SetupStage+0x86>
 800091e:	2b00      	cmp	r3, #0
 8000920:	d002      	beq.n	8000928 <USBD_LL_SetupStage+0x4a>
 8000922:	2b01      	cmp	r3, #1
 8000924:	d00a      	beq.n	800093c <USBD_LL_SetupStage+0x5e>
 8000926:	e01d      	b.n	8000964 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8000928:	687b      	ldr	r3, [r7, #4]
 800092a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800092e:	4619      	mov	r1, r3
 8000930:	6878      	ldr	r0, [r7, #4]
 8000932:	f000 fb0f 	bl	8000f54 <USBD_StdDevReq>
 8000936:	4603      	mov	r3, r0
 8000938:	73fb      	strb	r3, [r7, #15]
      break;
 800093a:	e020      	b.n	800097e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800093c:	687b      	ldr	r3, [r7, #4]
 800093e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000942:	4619      	mov	r1, r3
 8000944:	6878      	ldr	r0, [r7, #4]
 8000946:	f000 fb77 	bl	8001038 <USBD_StdItfReq>
 800094a:	4603      	mov	r3, r0
 800094c:	73fb      	strb	r3, [r7, #15]
      break;
 800094e:	e016      	b.n	800097e <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8000956:	4619      	mov	r1, r3
 8000958:	6878      	ldr	r0, [r7, #4]
 800095a:	f000 fbd9 	bl	8001110 <USBD_StdEPReq>
 800095e:	4603      	mov	r3, r0
 8000960:	73fb      	strb	r3, [r7, #15]
      break;
 8000962:	e00c      	b.n	800097e <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800096a:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800096e:	b2db      	uxtb	r3, r3
 8000970:	4619      	mov	r1, r3
 8000972:	6878      	ldr	r0, [r7, #4]
 8000974:	f001 fa66 	bl	8001e44 <USBD_LL_StallEP>
 8000978:	4603      	mov	r3, r0
 800097a:	73fb      	strb	r3, [r7, #15]
      break;
 800097c:	bf00      	nop
  }

  return ret;
 800097e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000980:	4618      	mov	r0, r3
 8000982:	3710      	adds	r7, #16
 8000984:	46bd      	mov	sp, r7
 8000986:	bd80      	pop	{r7, pc}

08000988 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	60f8      	str	r0, [r7, #12]
 8000990:	460b      	mov	r3, r1
 8000992:	607a      	str	r2, [r7, #4]
 8000994:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8000996:	2300      	movs	r3, #0
 8000998:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800099a:	7afb      	ldrb	r3, [r7, #11]
 800099c:	2b00      	cmp	r3, #0
 800099e:	d16e      	bne.n	8000a7e <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 80009a6:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80009a8:	68fb      	ldr	r3, [r7, #12]
 80009aa:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80009ae:	2b03      	cmp	r3, #3
 80009b0:	f040 8098 	bne.w	8000ae4 <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 80009b4:	693b      	ldr	r3, [r7, #16]
 80009b6:	689a      	ldr	r2, [r3, #8]
 80009b8:	693b      	ldr	r3, [r7, #16]
 80009ba:	68db      	ldr	r3, [r3, #12]
 80009bc:	429a      	cmp	r2, r3
 80009be:	d913      	bls.n	80009e8 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 80009c0:	693b      	ldr	r3, [r7, #16]
 80009c2:	689a      	ldr	r2, [r3, #8]
 80009c4:	693b      	ldr	r3, [r7, #16]
 80009c6:	68db      	ldr	r3, [r3, #12]
 80009c8:	1ad2      	subs	r2, r2, r3
 80009ca:	693b      	ldr	r3, [r7, #16]
 80009cc:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 80009ce:	693b      	ldr	r3, [r7, #16]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	693b      	ldr	r3, [r7, #16]
 80009d4:	689b      	ldr	r3, [r3, #8]
 80009d6:	4293      	cmp	r3, r2
 80009d8:	bf28      	it	cs
 80009da:	4613      	movcs	r3, r2
 80009dc:	461a      	mov	r2, r3
 80009de:	6879      	ldr	r1, [r7, #4]
 80009e0:	68f8      	ldr	r0, [r7, #12]
 80009e2:	f001 f8e1 	bl	8001ba8 <USBD_CtlContinueRx>
 80009e6:	e07d      	b.n	8000ae4 <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80009e8:	68fb      	ldr	r3, [r7, #12]
 80009ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80009ee:	f003 031f 	and.w	r3, r3, #31
 80009f2:	2b02      	cmp	r3, #2
 80009f4:	d014      	beq.n	8000a20 <USBD_LL_DataOutStage+0x98>
 80009f6:	2b02      	cmp	r3, #2
 80009f8:	d81d      	bhi.n	8000a36 <USBD_LL_DataOutStage+0xae>
 80009fa:	2b00      	cmp	r3, #0
 80009fc:	d002      	beq.n	8000a04 <USBD_LL_DataOutStage+0x7c>
 80009fe:	2b01      	cmp	r3, #1
 8000a00:	d003      	beq.n	8000a0a <USBD_LL_DataOutStage+0x82>
 8000a02:	e018      	b.n	8000a36 <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8000a04:	2300      	movs	r3, #0
 8000a06:	75bb      	strb	r3, [r7, #22]
            break;
 8000a08:	e018      	b.n	8000a3c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8000a0a:	68fb      	ldr	r3, [r7, #12]
 8000a0c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000a10:	b2db      	uxtb	r3, r3
 8000a12:	4619      	mov	r1, r3
 8000a14:	68f8      	ldr	r0, [r7, #12]
 8000a16:	f000 fa64 	bl	8000ee2 <USBD_CoreFindIF>
 8000a1a:	4603      	mov	r3, r0
 8000a1c:	75bb      	strb	r3, [r7, #22]
            break;
 8000a1e:	e00d      	b.n	8000a3c <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8000a20:	68fb      	ldr	r3, [r7, #12]
 8000a22:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8000a26:	b2db      	uxtb	r3, r3
 8000a28:	4619      	mov	r1, r3
 8000a2a:	68f8      	ldr	r0, [r7, #12]
 8000a2c:	f000 fa66 	bl	8000efc <USBD_CoreFindEP>
 8000a30:	4603      	mov	r3, r0
 8000a32:	75bb      	strb	r3, [r7, #22]
            break;
 8000a34:	e002      	b.n	8000a3c <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8000a36:	2300      	movs	r3, #0
 8000a38:	75bb      	strb	r3, [r7, #22]
            break;
 8000a3a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8000a3c:	7dbb      	ldrb	r3, [r7, #22]
 8000a3e:	2b00      	cmp	r3, #0
 8000a40:	d119      	bne.n	8000a76 <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000a42:	68fb      	ldr	r3, [r7, #12]
 8000a44:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000a48:	b2db      	uxtb	r3, r3
 8000a4a:	2b03      	cmp	r3, #3
 8000a4c:	d113      	bne.n	8000a76 <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8000a4e:	7dba      	ldrb	r2, [r7, #22]
 8000a50:	68fb      	ldr	r3, [r7, #12]
 8000a52:	32ae      	adds	r2, #174	@ 0xae
 8000a54:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a58:	691b      	ldr	r3, [r3, #16]
 8000a5a:	2b00      	cmp	r3, #0
 8000a5c:	d00b      	beq.n	8000a76 <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 8000a5e:	7dba      	ldrb	r2, [r7, #22]
 8000a60:	68fb      	ldr	r3, [r7, #12]
 8000a62:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8000a66:	7dba      	ldrb	r2, [r7, #22]
 8000a68:	68fb      	ldr	r3, [r7, #12]
 8000a6a:	32ae      	adds	r2, #174	@ 0xae
 8000a6c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000a70:	691b      	ldr	r3, [r3, #16]
 8000a72:	68f8      	ldr	r0, [r7, #12]
 8000a74:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8000a76:	68f8      	ldr	r0, [r7, #12]
 8000a78:	f001 f8a7 	bl	8001bca <USBD_CtlSendStatus>
 8000a7c:	e032      	b.n	8000ae4 <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8000a7e:	7afb      	ldrb	r3, [r7, #11]
 8000a80:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000a84:	b2db      	uxtb	r3, r3
 8000a86:	4619      	mov	r1, r3
 8000a88:	68f8      	ldr	r0, [r7, #12]
 8000a8a:	f000 fa37 	bl	8000efc <USBD_CoreFindEP>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000a92:	7dbb      	ldrb	r3, [r7, #22]
 8000a94:	2bff      	cmp	r3, #255	@ 0xff
 8000a96:	d025      	beq.n	8000ae4 <USBD_LL_DataOutStage+0x15c>
 8000a98:	7dbb      	ldrb	r3, [r7, #22]
 8000a9a:	2b00      	cmp	r3, #0
 8000a9c:	d122      	bne.n	8000ae4 <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000a9e:	68fb      	ldr	r3, [r7, #12]
 8000aa0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000aa4:	b2db      	uxtb	r3, r3
 8000aa6:	2b03      	cmp	r3, #3
 8000aa8:	d117      	bne.n	8000ada <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8000aaa:	7dba      	ldrb	r2, [r7, #22]
 8000aac:	68fb      	ldr	r3, [r7, #12]
 8000aae:	32ae      	adds	r2, #174	@ 0xae
 8000ab0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000ab4:	699b      	ldr	r3, [r3, #24]
 8000ab6:	2b00      	cmp	r3, #0
 8000ab8:	d00f      	beq.n	8000ada <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 8000aba:	7dba      	ldrb	r2, [r7, #22]
 8000abc:	68fb      	ldr	r3, [r7, #12]
 8000abe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8000ac2:	7dba      	ldrb	r2, [r7, #22]
 8000ac4:	68fb      	ldr	r3, [r7, #12]
 8000ac6:	32ae      	adds	r2, #174	@ 0xae
 8000ac8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000acc:	699b      	ldr	r3, [r3, #24]
 8000ace:	7afa      	ldrb	r2, [r7, #11]
 8000ad0:	4611      	mov	r1, r2
 8000ad2:	68f8      	ldr	r0, [r7, #12]
 8000ad4:	4798      	blx	r3
 8000ad6:	4603      	mov	r3, r0
 8000ad8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8000ada:	7dfb      	ldrb	r3, [r7, #23]
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d001      	beq.n	8000ae4 <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 8000ae0:	7dfb      	ldrb	r3, [r7, #23]
 8000ae2:	e000      	b.n	8000ae6 <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 8000ae4:	2300      	movs	r3, #0
}
 8000ae6:	4618      	mov	r0, r3
 8000ae8:	3718      	adds	r7, #24
 8000aea:	46bd      	mov	sp, r7
 8000aec:	bd80      	pop	{r7, pc}

08000aee <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8000aee:	b580      	push	{r7, lr}
 8000af0:	b086      	sub	sp, #24
 8000af2:	af00      	add	r7, sp, #0
 8000af4:	60f8      	str	r0, [r7, #12]
 8000af6:	460b      	mov	r3, r1
 8000af8:	607a      	str	r2, [r7, #4]
 8000afa:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 8000afc:	7afb      	ldrb	r3, [r7, #11]
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d16f      	bne.n	8000be2 <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 8000b02:	68fb      	ldr	r3, [r7, #12]
 8000b04:	3314      	adds	r3, #20
 8000b06:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8000b08:	68fb      	ldr	r3, [r7, #12]
 8000b0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8000b0e:	2b02      	cmp	r3, #2
 8000b10:	d15a      	bne.n	8000bc8 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 8000b12:	693b      	ldr	r3, [r7, #16]
 8000b14:	689a      	ldr	r2, [r3, #8]
 8000b16:	693b      	ldr	r3, [r7, #16]
 8000b18:	68db      	ldr	r3, [r3, #12]
 8000b1a:	429a      	cmp	r2, r3
 8000b1c:	d914      	bls.n	8000b48 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8000b1e:	693b      	ldr	r3, [r7, #16]
 8000b20:	689a      	ldr	r2, [r3, #8]
 8000b22:	693b      	ldr	r3, [r7, #16]
 8000b24:	68db      	ldr	r3, [r3, #12]
 8000b26:	1ad2      	subs	r2, r2, r3
 8000b28:	693b      	ldr	r3, [r7, #16]
 8000b2a:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8000b2c:	693b      	ldr	r3, [r7, #16]
 8000b2e:	689b      	ldr	r3, [r3, #8]
 8000b30:	461a      	mov	r2, r3
 8000b32:	6879      	ldr	r1, [r7, #4]
 8000b34:	68f8      	ldr	r0, [r7, #12]
 8000b36:	f001 f826 	bl	8001b86 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	2200      	movs	r2, #0
 8000b3e:	2100      	movs	r1, #0
 8000b40:	68f8      	ldr	r0, [r7, #12]
 8000b42:	f001 fa29 	bl	8001f98 <USBD_LL_PrepareReceive>
 8000b46:	e03f      	b.n	8000bc8 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8000b48:	693b      	ldr	r3, [r7, #16]
 8000b4a:	68da      	ldr	r2, [r3, #12]
 8000b4c:	693b      	ldr	r3, [r7, #16]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	429a      	cmp	r2, r3
 8000b52:	d11c      	bne.n	8000b8e <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	685a      	ldr	r2, [r3, #4]
 8000b58:	693b      	ldr	r3, [r7, #16]
 8000b5a:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8000b5c:	429a      	cmp	r2, r3
 8000b5e:	d316      	bcc.n	8000b8e <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8000b60:	693b      	ldr	r3, [r7, #16]
 8000b62:	685a      	ldr	r2, [r3, #4]
 8000b64:	68fb      	ldr	r3, [r7, #12]
 8000b66:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8000b6a:	429a      	cmp	r2, r3
 8000b6c:	d20f      	bcs.n	8000b8e <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8000b6e:	2200      	movs	r2, #0
 8000b70:	2100      	movs	r1, #0
 8000b72:	68f8      	ldr	r0, [r7, #12]
 8000b74:	f001 f807 	bl	8001b86 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	2200      	movs	r2, #0
 8000b7c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8000b80:	2300      	movs	r3, #0
 8000b82:	2200      	movs	r2, #0
 8000b84:	2100      	movs	r1, #0
 8000b86:	68f8      	ldr	r0, [r7, #12]
 8000b88:	f001 fa06 	bl	8001f98 <USBD_LL_PrepareReceive>
 8000b8c:	e01c      	b.n	8000bc8 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000b8e:	68fb      	ldr	r3, [r7, #12]
 8000b90:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000b94:	b2db      	uxtb	r3, r3
 8000b96:	2b03      	cmp	r3, #3
 8000b98:	d10f      	bne.n	8000bba <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8000b9a:	68fb      	ldr	r3, [r7, #12]
 8000b9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d009      	beq.n	8000bba <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 8000ba6:	68fb      	ldr	r3, [r7, #12]
 8000ba8:	2200      	movs	r2, #0
 8000baa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8000bae:	68fb      	ldr	r3, [r7, #12]
 8000bb0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000bb4:	68db      	ldr	r3, [r3, #12]
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8000bba:	2180      	movs	r1, #128	@ 0x80
 8000bbc:	68f8      	ldr	r0, [r7, #12]
 8000bbe:	f001 f941 	bl	8001e44 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8000bc2:	68f8      	ldr	r0, [r7, #12]
 8000bc4:	f001 f814 	bl	8001bf0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8000bce:	2b00      	cmp	r3, #0
 8000bd0:	d03a      	beq.n	8000c48 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 8000bd2:	68f8      	ldr	r0, [r7, #12]
 8000bd4:	f7ff fe42 	bl	800085c <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	2200      	movs	r2, #0
 8000bdc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8000be0:	e032      	b.n	8000c48 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8000be2:	7afb      	ldrb	r3, [r7, #11]
 8000be4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8000be8:	b2db      	uxtb	r3, r3
 8000bea:	4619      	mov	r1, r3
 8000bec:	68f8      	ldr	r0, [r7, #12]
 8000bee:	f000 f985 	bl	8000efc <USBD_CoreFindEP>
 8000bf2:	4603      	mov	r3, r0
 8000bf4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8000bf6:	7dfb      	ldrb	r3, [r7, #23]
 8000bf8:	2bff      	cmp	r3, #255	@ 0xff
 8000bfa:	d025      	beq.n	8000c48 <USBD_LL_DataInStage+0x15a>
 8000bfc:	7dfb      	ldrb	r3, [r7, #23]
 8000bfe:	2b00      	cmp	r3, #0
 8000c00:	d122      	bne.n	8000c48 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000c02:	68fb      	ldr	r3, [r7, #12]
 8000c04:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000c08:	b2db      	uxtb	r3, r3
 8000c0a:	2b03      	cmp	r3, #3
 8000c0c:	d11c      	bne.n	8000c48 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8000c0e:	7dfa      	ldrb	r2, [r7, #23]
 8000c10:	68fb      	ldr	r3, [r7, #12]
 8000c12:	32ae      	adds	r2, #174	@ 0xae
 8000c14:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c18:	695b      	ldr	r3, [r3, #20]
 8000c1a:	2b00      	cmp	r3, #0
 8000c1c:	d014      	beq.n	8000c48 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 8000c1e:	7dfa      	ldrb	r2, [r7, #23]
 8000c20:	68fb      	ldr	r3, [r7, #12]
 8000c22:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8000c26:	7dfa      	ldrb	r2, [r7, #23]
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	32ae      	adds	r2, #174	@ 0xae
 8000c2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000c30:	695b      	ldr	r3, [r3, #20]
 8000c32:	7afa      	ldrb	r2, [r7, #11]
 8000c34:	4611      	mov	r1, r2
 8000c36:	68f8      	ldr	r0, [r7, #12]
 8000c38:	4798      	blx	r3
 8000c3a:	4603      	mov	r3, r0
 8000c3c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8000c3e:	7dbb      	ldrb	r3, [r7, #22]
 8000c40:	2b00      	cmp	r3, #0
 8000c42:	d001      	beq.n	8000c48 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 8000c44:	7dbb      	ldrb	r3, [r7, #22]
 8000c46:	e000      	b.n	8000c4a <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 8000c48:	2300      	movs	r3, #0
}
 8000c4a:	4618      	mov	r0, r3
 8000c4c:	3718      	adds	r7, #24
 8000c4e:	46bd      	mov	sp, r7
 8000c50:	bd80      	pop	{r7, pc}

08000c52 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8000c52:	b580      	push	{r7, lr}
 8000c54:	b084      	sub	sp, #16
 8000c56:	af00      	add	r7, sp, #0
 8000c58:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8000c5a:	2300      	movs	r3, #0
 8000c5c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	2201      	movs	r2, #1
 8000c62:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	2200      	movs	r2, #0
 8000c6a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8000c6e:	687b      	ldr	r3, [r7, #4]
 8000c70:	2200      	movs	r2, #0
 8000c72:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8000c74:	687b      	ldr	r3, [r7, #4]
 8000c76:	2200      	movs	r2, #0
 8000c78:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	2200      	movs	r2, #0
 8000c80:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000c8a:	2b00      	cmp	r3, #0
 8000c8c:	d014      	beq.n	8000cb8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8000c8e:	687b      	ldr	r3, [r7, #4]
 8000c90:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000c94:	685b      	ldr	r3, [r3, #4]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d00e      	beq.n	8000cb8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8000c9a:	687b      	ldr	r3, [r7, #4]
 8000c9c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	687a      	ldr	r2, [r7, #4]
 8000ca4:	6852      	ldr	r2, [r2, #4]
 8000ca6:	b2d2      	uxtb	r2, r2
 8000ca8:	4611      	mov	r1, r2
 8000caa:	6878      	ldr	r0, [r7, #4]
 8000cac:	4798      	blx	r3
 8000cae:	4603      	mov	r3, r0
 8000cb0:	2b00      	cmp	r3, #0
 8000cb2:	d001      	beq.n	8000cb8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8000cb4:	2303      	movs	r3, #3
 8000cb6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000cb8:	2340      	movs	r3, #64	@ 0x40
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2100      	movs	r1, #0
 8000cbe:	6878      	ldr	r0, [r7, #4]
 8000cc0:	f001 f89a 	bl	8001df8 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8000cc4:	687b      	ldr	r3, [r7, #4]
 8000cc6:	2201      	movs	r2, #1
 8000cc8:	f8a3 2164 	strh.w	r2, [r3, #356]	@ 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8000ccc:	687b      	ldr	r3, [r7, #4]
 8000cce:	2240      	movs	r2, #64	@ 0x40
 8000cd0:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8000cd4:	2340      	movs	r3, #64	@ 0x40
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	2180      	movs	r1, #128	@ 0x80
 8000cda:	6878      	ldr	r0, [r7, #4]
 8000cdc:	f001 f88c 	bl	8001df8 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8000ce0:	687b      	ldr	r3, [r7, #4]
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	849a      	strh	r2, [r3, #36]	@ 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	2240      	movs	r2, #64	@ 0x40
 8000cea:	621a      	str	r2, [r3, #32]

  return ret;
 8000cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3710      	adds	r7, #16
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8000cf6:	b480      	push	{r7}
 8000cf8:	b083      	sub	sp, #12
 8000cfa:	af00      	add	r7, sp, #0
 8000cfc:	6078      	str	r0, [r7, #4]
 8000cfe:	460b      	mov	r3, r1
 8000d00:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	78fa      	ldrb	r2, [r7, #3]
 8000d06:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	370c      	adds	r7, #12
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d14:	4770      	bx	lr

08000d16 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8000d16:	b480      	push	{r7}
 8000d18:	b083      	sub	sp, #12
 8000d1a:	af00      	add	r7, sp, #0
 8000d1c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d24:	b2db      	uxtb	r3, r3
 8000d26:	2b04      	cmp	r3, #4
 8000d28:	d006      	beq.n	8000d38 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d30:	b2da      	uxtb	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8000d38:	687b      	ldr	r3, [r7, #4]
 8000d3a:	2204      	movs	r2, #4
 8000d3c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8000d40:	2300      	movs	r3, #0
}
 8000d42:	4618      	mov	r0, r3
 8000d44:	370c      	adds	r7, #12
 8000d46:	46bd      	mov	sp, r7
 8000d48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4c:	4770      	bx	lr

08000d4e <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8000d4e:	b480      	push	{r7}
 8000d50:	b083      	sub	sp, #12
 8000d52:	af00      	add	r7, sp, #0
 8000d54:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d5c:	b2db      	uxtb	r3, r3
 8000d5e:	2b04      	cmp	r3, #4
 8000d60:	d106      	bne.n	8000d70 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8000d68:	b2da      	uxtb	r2, r3
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8000d70:	2300      	movs	r3, #0
}
 8000d72:	4618      	mov	r0, r3
 8000d74:	370c      	adds	r7, #12
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr

08000d7e <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8000d7e:	b580      	push	{r7, lr}
 8000d80:	b082      	sub	sp, #8
 8000d82:	af00      	add	r7, sp, #0
 8000d84:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000d86:	687b      	ldr	r3, [r7, #4]
 8000d88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000d8c:	b2db      	uxtb	r3, r3
 8000d8e:	2b03      	cmp	r3, #3
 8000d90:	d110      	bne.n	8000db4 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8000d92:	687b      	ldr	r3, [r7, #4]
 8000d94:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000d98:	2b00      	cmp	r3, #0
 8000d9a:	d00b      	beq.n	8000db4 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8000d9c:	687b      	ldr	r3, [r7, #4]
 8000d9e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000da2:	69db      	ldr	r3, [r3, #28]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	d005      	beq.n	8000db4 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000dae:	69db      	ldr	r3, [r3, #28]
 8000db0:	6878      	ldr	r0, [r7, #4]
 8000db2:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8000db4:	2300      	movs	r3, #0
}
 8000db6:	4618      	mov	r0, r3
 8000db8:	3708      	adds	r7, #8
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}

08000dbe <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8000dbe:	b580      	push	{r7, lr}
 8000dc0:	b082      	sub	sp, #8
 8000dc2:	af00      	add	r7, sp, #0
 8000dc4:	6078      	str	r0, [r7, #4]
 8000dc6:	460b      	mov	r3, r1
 8000dc8:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8000dca:	687b      	ldr	r3, [r7, #4]
 8000dcc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	32ae      	adds	r2, #174	@ 0xae
 8000dd4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dd8:	2b00      	cmp	r3, #0
 8000dda:	d101      	bne.n	8000de0 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 8000ddc:	2303      	movs	r3, #3
 8000dde:	e01c      	b.n	8000e1a <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	2b03      	cmp	r3, #3
 8000dea:	d115      	bne.n	8000e18 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	32ae      	adds	r2, #174	@ 0xae
 8000df6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000dfa:	6a1b      	ldr	r3, [r3, #32]
 8000dfc:	2b00      	cmp	r3, #0
 8000dfe:	d00b      	beq.n	8000e18 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e06:	687b      	ldr	r3, [r7, #4]
 8000e08:	32ae      	adds	r2, #174	@ 0xae
 8000e0a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e0e:	6a1b      	ldr	r3, [r3, #32]
 8000e10:	78fa      	ldrb	r2, [r7, #3]
 8000e12:	4611      	mov	r1, r2
 8000e14:	6878      	ldr	r0, [r7, #4]
 8000e16:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8000e18:	2300      	movs	r3, #0
}
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	3708      	adds	r7, #8
 8000e1e:	46bd      	mov	sp, r7
 8000e20:	bd80      	pop	{r7, pc}

08000e22 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8000e22:	b580      	push	{r7, lr}
 8000e24:	b082      	sub	sp, #8
 8000e26:	af00      	add	r7, sp, #0
 8000e28:	6078      	str	r0, [r7, #4]
 8000e2a:	460b      	mov	r3, r1
 8000e2c:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	32ae      	adds	r2, #174	@ 0xae
 8000e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e3c:	2b00      	cmp	r3, #0
 8000e3e:	d101      	bne.n	8000e44 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8000e40:	2303      	movs	r3, #3
 8000e42:	e01c      	b.n	8000e7e <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8000e4a:	b2db      	uxtb	r3, r3
 8000e4c:	2b03      	cmp	r3, #3
 8000e4e:	d115      	bne.n	8000e7c <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e56:	687b      	ldr	r3, [r7, #4]
 8000e58:	32ae      	adds	r2, #174	@ 0xae
 8000e5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d00b      	beq.n	8000e7c <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	32ae      	adds	r2, #174	@ 0xae
 8000e6e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000e74:	78fa      	ldrb	r2, [r7, #3]
 8000e76:	4611      	mov	r1, r2
 8000e78:	6878      	ldr	r0, [r7, #4]
 8000e7a:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8000e7c:	2300      	movs	r3, #0
}
 8000e7e:	4618      	mov	r0, r3
 8000e80:	3708      	adds	r7, #8
 8000e82:	46bd      	mov	sp, r7
 8000e84:	bd80      	pop	{r7, pc}

08000e86 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8000e86:	b480      	push	{r7}
 8000e88:	b083      	sub	sp, #12
 8000e8a:	af00      	add	r7, sp, #0
 8000e8c:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8000e8e:	2300      	movs	r3, #0
}
 8000e90:	4618      	mov	r0, r3
 8000e92:	370c      	adds	r7, #12
 8000e94:	46bd      	mov	sp, r7
 8000e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e9a:	4770      	bx	lr

08000e9c <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8000e9c:	b580      	push	{r7, lr}
 8000e9e:	b084      	sub	sp, #16
 8000ea0:	af00      	add	r7, sp, #0
 8000ea2:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8000ea8:	687b      	ldr	r3, [r7, #4]
 8000eaa:	2201      	movs	r2, #1
 8000eac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d00e      	beq.n	8000ed8 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8000ec0:	685b      	ldr	r3, [r3, #4]
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	6852      	ldr	r2, [r2, #4]
 8000ec6:	b2d2      	uxtb	r2, r2
 8000ec8:	4611      	mov	r1, r2
 8000eca:	6878      	ldr	r0, [r7, #4]
 8000ecc:	4798      	blx	r3
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 8000ed4:	2303      	movs	r3, #3
 8000ed6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8000ed8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000eda:	4618      	mov	r0, r3
 8000edc:	3710      	adds	r7, #16
 8000ede:	46bd      	mov	sp, r7
 8000ee0:	bd80      	pop	{r7, pc}

08000ee2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8000ee2:	b480      	push	{r7}
 8000ee4:	b083      	sub	sp, #12
 8000ee6:	af00      	add	r7, sp, #0
 8000ee8:	6078      	str	r0, [r7, #4]
 8000eea:	460b      	mov	r3, r1
 8000eec:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8000eee:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	370c      	adds	r7, #12
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr

08000efc <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8000efc:	b480      	push	{r7}
 8000efe:	b083      	sub	sp, #12
 8000f00:	af00      	add	r7, sp, #0
 8000f02:	6078      	str	r0, [r7, #4]
 8000f04:	460b      	mov	r3, r1
 8000f06:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8000f08:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	370c      	adds	r7, #12
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f14:	4770      	bx	lr

08000f16 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8000f16:	b480      	push	{r7}
 8000f18:	b087      	sub	sp, #28
 8000f1a:	af00      	add	r7, sp, #0
 8000f1c:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8000f22:	697b      	ldr	r3, [r7, #20]
 8000f24:	781b      	ldrb	r3, [r3, #0]
 8000f26:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8000f28:	697b      	ldr	r3, [r7, #20]
 8000f2a:	3301      	adds	r3, #1
 8000f2c:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8000f2e:	697b      	ldr	r3, [r7, #20]
 8000f30:	781b      	ldrb	r3, [r3, #0]
 8000f32:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8000f34:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8000f38:	021b      	lsls	r3, r3, #8
 8000f3a:	b21a      	sxth	r2, r3
 8000f3c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8000f40:	4313      	orrs	r3, r2
 8000f42:	b21b      	sxth	r3, r3
 8000f44:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8000f46:	89fb      	ldrh	r3, [r7, #14]
}
 8000f48:	4618      	mov	r0, r3
 8000f4a:	371c      	adds	r7, #28
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f52:	4770      	bx	lr

08000f54 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b084      	sub	sp, #16
 8000f58:	af00      	add	r7, sp, #0
 8000f5a:	6078      	str	r0, [r7, #4]
 8000f5c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8000f62:	683b      	ldr	r3, [r7, #0]
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8000f6a:	2b40      	cmp	r3, #64	@ 0x40
 8000f6c:	d005      	beq.n	8000f7a <USBD_StdDevReq+0x26>
 8000f6e:	2b40      	cmp	r3, #64	@ 0x40
 8000f70:	d857      	bhi.n	8001022 <USBD_StdDevReq+0xce>
 8000f72:	2b00      	cmp	r3, #0
 8000f74:	d00f      	beq.n	8000f96 <USBD_StdDevReq+0x42>
 8000f76:	2b20      	cmp	r3, #32
 8000f78:	d153      	bne.n	8001022 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	32ae      	adds	r2, #174	@ 0xae
 8000f84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000f88:	689b      	ldr	r3, [r3, #8]
 8000f8a:	6839      	ldr	r1, [r7, #0]
 8000f8c:	6878      	ldr	r0, [r7, #4]
 8000f8e:	4798      	blx	r3
 8000f90:	4603      	mov	r3, r0
 8000f92:	73fb      	strb	r3, [r7, #15]
      break;
 8000f94:	e04a      	b.n	800102c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8000f96:	683b      	ldr	r3, [r7, #0]
 8000f98:	785b      	ldrb	r3, [r3, #1]
 8000f9a:	2b09      	cmp	r3, #9
 8000f9c:	d83b      	bhi.n	8001016 <USBD_StdDevReq+0xc2>
 8000f9e:	a201      	add	r2, pc, #4	@ (adr r2, 8000fa4 <USBD_StdDevReq+0x50>)
 8000fa0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa4:	08000ff9 	.word	0x08000ff9
 8000fa8:	0800100d 	.word	0x0800100d
 8000fac:	08001017 	.word	0x08001017
 8000fb0:	08001003 	.word	0x08001003
 8000fb4:	08001017 	.word	0x08001017
 8000fb8:	08000fd7 	.word	0x08000fd7
 8000fbc:	08000fcd 	.word	0x08000fcd
 8000fc0:	08001017 	.word	0x08001017
 8000fc4:	08000fef 	.word	0x08000fef
 8000fc8:	08000fe1 	.word	0x08000fe1
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8000fcc:	6839      	ldr	r1, [r7, #0]
 8000fce:	6878      	ldr	r0, [r7, #4]
 8000fd0:	f000 fa3c 	bl	800144c <USBD_GetDescriptor>
          break;
 8000fd4:	e024      	b.n	8001020 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8000fd6:	6839      	ldr	r1, [r7, #0]
 8000fd8:	6878      	ldr	r0, [r7, #4]
 8000fda:	f000 fbcb 	bl	8001774 <USBD_SetAddress>
          break;
 8000fde:	e01f      	b.n	8001020 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8000fe0:	6839      	ldr	r1, [r7, #0]
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f000 fc0a 	bl	80017fc <USBD_SetConfig>
 8000fe8:	4603      	mov	r3, r0
 8000fea:	73fb      	strb	r3, [r7, #15]
          break;
 8000fec:	e018      	b.n	8001020 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8000fee:	6839      	ldr	r1, [r7, #0]
 8000ff0:	6878      	ldr	r0, [r7, #4]
 8000ff2:	f000 fcad 	bl	8001950 <USBD_GetConfig>
          break;
 8000ff6:	e013      	b.n	8001020 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8000ff8:	6839      	ldr	r1, [r7, #0]
 8000ffa:	6878      	ldr	r0, [r7, #4]
 8000ffc:	f000 fcde 	bl	80019bc <USBD_GetStatus>
          break;
 8001000:	e00e      	b.n	8001020 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8001002:	6839      	ldr	r1, [r7, #0]
 8001004:	6878      	ldr	r0, [r7, #4]
 8001006:	f000 fd0d 	bl	8001a24 <USBD_SetFeature>
          break;
 800100a:	e009      	b.n	8001020 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800100c:	6839      	ldr	r1, [r7, #0]
 800100e:	6878      	ldr	r0, [r7, #4]
 8001010:	f000 fd31 	bl	8001a76 <USBD_ClrFeature>
          break;
 8001014:	e004      	b.n	8001020 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8001016:	6839      	ldr	r1, [r7, #0]
 8001018:	6878      	ldr	r0, [r7, #4]
 800101a:	f000 fd88 	bl	8001b2e <USBD_CtlError>
          break;
 800101e:	bf00      	nop
      }
      break;
 8001020:	e004      	b.n	800102c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8001022:	6839      	ldr	r1, [r7, #0]
 8001024:	6878      	ldr	r0, [r7, #4]
 8001026:	f000 fd82 	bl	8001b2e <USBD_CtlError>
      break;
 800102a:	bf00      	nop
  }

  return ret;
 800102c:	7bfb      	ldrb	r3, [r7, #15]
}
 800102e:	4618      	mov	r0, r3
 8001030:	3710      	adds	r7, #16
 8001032:	46bd      	mov	sp, r7
 8001034:	bd80      	pop	{r7, pc}
 8001036:	bf00      	nop

08001038 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001038:	b580      	push	{r7, lr}
 800103a:	b084      	sub	sp, #16
 800103c:	af00      	add	r7, sp, #0
 800103e:	6078      	str	r0, [r7, #4]
 8001040:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001042:	2300      	movs	r3, #0
 8001044:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	781b      	ldrb	r3, [r3, #0]
 800104a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800104e:	2b40      	cmp	r3, #64	@ 0x40
 8001050:	d005      	beq.n	800105e <USBD_StdItfReq+0x26>
 8001052:	2b40      	cmp	r3, #64	@ 0x40
 8001054:	d852      	bhi.n	80010fc <USBD_StdItfReq+0xc4>
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <USBD_StdItfReq+0x26>
 800105a:	2b20      	cmp	r3, #32
 800105c:	d14e      	bne.n	80010fc <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001064:	b2db      	uxtb	r3, r3
 8001066:	3b01      	subs	r3, #1
 8001068:	2b02      	cmp	r3, #2
 800106a:	d840      	bhi.n	80010ee <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	889b      	ldrh	r3, [r3, #4]
 8001070:	b2db      	uxtb	r3, r3
 8001072:	2b01      	cmp	r3, #1
 8001074:	d836      	bhi.n	80010e4 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8001076:	683b      	ldr	r3, [r7, #0]
 8001078:	889b      	ldrh	r3, [r3, #4]
 800107a:	b2db      	uxtb	r3, r3
 800107c:	4619      	mov	r1, r3
 800107e:	6878      	ldr	r0, [r7, #4]
 8001080:	f7ff ff2f 	bl	8000ee2 <USBD_CoreFindIF>
 8001084:	4603      	mov	r3, r0
 8001086:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001088:	7bbb      	ldrb	r3, [r7, #14]
 800108a:	2bff      	cmp	r3, #255	@ 0xff
 800108c:	d01d      	beq.n	80010ca <USBD_StdItfReq+0x92>
 800108e:	7bbb      	ldrb	r3, [r7, #14]
 8001090:	2b00      	cmp	r3, #0
 8001092:	d11a      	bne.n	80010ca <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8001094:	7bba      	ldrb	r2, [r7, #14]
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	32ae      	adds	r2, #174	@ 0xae
 800109a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800109e:	689b      	ldr	r3, [r3, #8]
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00f      	beq.n	80010c4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 80010a4:	7bba      	ldrb	r2, [r7, #14]
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80010ac:	7bba      	ldrb	r2, [r7, #14]
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	32ae      	adds	r2, #174	@ 0xae
 80010b2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b6:	689b      	ldr	r3, [r3, #8]
 80010b8:	6839      	ldr	r1, [r7, #0]
 80010ba:	6878      	ldr	r0, [r7, #4]
 80010bc:	4798      	blx	r3
 80010be:	4603      	mov	r3, r0
 80010c0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80010c2:	e004      	b.n	80010ce <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 80010c4:	2303      	movs	r3, #3
 80010c6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 80010c8:	e001      	b.n	80010ce <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 80010ca:	2303      	movs	r3, #3
 80010cc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80010ce:	683b      	ldr	r3, [r7, #0]
 80010d0:	88db      	ldrh	r3, [r3, #6]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d110      	bne.n	80010f8 <USBD_StdItfReq+0xc0>
 80010d6:	7bfb      	ldrb	r3, [r7, #15]
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d10d      	bne.n	80010f8 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80010dc:	6878      	ldr	r0, [r7, #4]
 80010de:	f000 fd74 	bl	8001bca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80010e2:	e009      	b.n	80010f8 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80010e4:	6839      	ldr	r1, [r7, #0]
 80010e6:	6878      	ldr	r0, [r7, #4]
 80010e8:	f000 fd21 	bl	8001b2e <USBD_CtlError>
          break;
 80010ec:	e004      	b.n	80010f8 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80010ee:	6839      	ldr	r1, [r7, #0]
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f000 fd1c 	bl	8001b2e <USBD_CtlError>
          break;
 80010f6:	e000      	b.n	80010fa <USBD_StdItfReq+0xc2>
          break;
 80010f8:	bf00      	nop
      }
      break;
 80010fa:	e004      	b.n	8001106 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80010fc:	6839      	ldr	r1, [r7, #0]
 80010fe:	6878      	ldr	r0, [r7, #4]
 8001100:	f000 fd15 	bl	8001b2e <USBD_CtlError>
      break;
 8001104:	bf00      	nop
  }

  return ret;
 8001106:	7bfb      	ldrb	r3, [r7, #15]
}
 8001108:	4618      	mov	r0, r3
 800110a:	3710      	adds	r7, #16
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b084      	sub	sp, #16
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800111a:	2300      	movs	r3, #0
 800111c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	889b      	ldrh	r3, [r3, #4]
 8001122:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8001124:	683b      	ldr	r3, [r7, #0]
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800112c:	2b40      	cmp	r3, #64	@ 0x40
 800112e:	d007      	beq.n	8001140 <USBD_StdEPReq+0x30>
 8001130:	2b40      	cmp	r3, #64	@ 0x40
 8001132:	f200 817f 	bhi.w	8001434 <USBD_StdEPReq+0x324>
 8001136:	2b00      	cmp	r3, #0
 8001138:	d02a      	beq.n	8001190 <USBD_StdEPReq+0x80>
 800113a:	2b20      	cmp	r3, #32
 800113c:	f040 817a 	bne.w	8001434 <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8001140:	7bbb      	ldrb	r3, [r7, #14]
 8001142:	4619      	mov	r1, r3
 8001144:	6878      	ldr	r0, [r7, #4]
 8001146:	f7ff fed9 	bl	8000efc <USBD_CoreFindEP>
 800114a:	4603      	mov	r3, r0
 800114c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800114e:	7b7b      	ldrb	r3, [r7, #13]
 8001150:	2bff      	cmp	r3, #255	@ 0xff
 8001152:	f000 8174 	beq.w	800143e <USBD_StdEPReq+0x32e>
 8001156:	7b7b      	ldrb	r3, [r7, #13]
 8001158:	2b00      	cmp	r3, #0
 800115a:	f040 8170 	bne.w	800143e <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800115e:	7b7a      	ldrb	r2, [r7, #13]
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8001166:	7b7a      	ldrb	r2, [r7, #13]
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	32ae      	adds	r2, #174	@ 0xae
 800116c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001170:	689b      	ldr	r3, [r3, #8]
 8001172:	2b00      	cmp	r3, #0
 8001174:	f000 8163 	beq.w	800143e <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8001178:	7b7a      	ldrb	r2, [r7, #13]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	32ae      	adds	r2, #174	@ 0xae
 800117e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001182:	689b      	ldr	r3, [r3, #8]
 8001184:	6839      	ldr	r1, [r7, #0]
 8001186:	6878      	ldr	r0, [r7, #4]
 8001188:	4798      	blx	r3
 800118a:	4603      	mov	r3, r0
 800118c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800118e:	e156      	b.n	800143e <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8001190:	683b      	ldr	r3, [r7, #0]
 8001192:	785b      	ldrb	r3, [r3, #1]
 8001194:	2b03      	cmp	r3, #3
 8001196:	d008      	beq.n	80011aa <USBD_StdEPReq+0x9a>
 8001198:	2b03      	cmp	r3, #3
 800119a:	f300 8145 	bgt.w	8001428 <USBD_StdEPReq+0x318>
 800119e:	2b00      	cmp	r3, #0
 80011a0:	f000 809b 	beq.w	80012da <USBD_StdEPReq+0x1ca>
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d03c      	beq.n	8001222 <USBD_StdEPReq+0x112>
 80011a8:	e13e      	b.n	8001428 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80011b0:	b2db      	uxtb	r3, r3
 80011b2:	2b02      	cmp	r3, #2
 80011b4:	d002      	beq.n	80011bc <USBD_StdEPReq+0xac>
 80011b6:	2b03      	cmp	r3, #3
 80011b8:	d016      	beq.n	80011e8 <USBD_StdEPReq+0xd8>
 80011ba:	e02c      	b.n	8001216 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80011bc:	7bbb      	ldrb	r3, [r7, #14]
 80011be:	2b00      	cmp	r3, #0
 80011c0:	d00d      	beq.n	80011de <USBD_StdEPReq+0xce>
 80011c2:	7bbb      	ldrb	r3, [r7, #14]
 80011c4:	2b80      	cmp	r3, #128	@ 0x80
 80011c6:	d00a      	beq.n	80011de <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80011c8:	7bbb      	ldrb	r3, [r7, #14]
 80011ca:	4619      	mov	r1, r3
 80011cc:	6878      	ldr	r0, [r7, #4]
 80011ce:	f000 fe39 	bl	8001e44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	6878      	ldr	r0, [r7, #4]
 80011d6:	f000 fe35 	bl	8001e44 <USBD_LL_StallEP>
 80011da:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80011dc:	e020      	b.n	8001220 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 80011de:	6839      	ldr	r1, [r7, #0]
 80011e0:	6878      	ldr	r0, [r7, #4]
 80011e2:	f000 fca4 	bl	8001b2e <USBD_CtlError>
              break;
 80011e6:	e01b      	b.n	8001220 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80011e8:	683b      	ldr	r3, [r7, #0]
 80011ea:	885b      	ldrh	r3, [r3, #2]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d10e      	bne.n	800120e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80011f0:	7bbb      	ldrb	r3, [r7, #14]
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00b      	beq.n	800120e <USBD_StdEPReq+0xfe>
 80011f6:	7bbb      	ldrb	r3, [r7, #14]
 80011f8:	2b80      	cmp	r3, #128	@ 0x80
 80011fa:	d008      	beq.n	800120e <USBD_StdEPReq+0xfe>
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	88db      	ldrh	r3, [r3, #6]
 8001200:	2b00      	cmp	r3, #0
 8001202:	d104      	bne.n	800120e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8001204:	7bbb      	ldrb	r3, [r7, #14]
 8001206:	4619      	mov	r1, r3
 8001208:	6878      	ldr	r0, [r7, #4]
 800120a:	f000 fe1b 	bl	8001e44 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800120e:	6878      	ldr	r0, [r7, #4]
 8001210:	f000 fcdb 	bl	8001bca <USBD_CtlSendStatus>

              break;
 8001214:	e004      	b.n	8001220 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8001216:	6839      	ldr	r1, [r7, #0]
 8001218:	6878      	ldr	r0, [r7, #4]
 800121a:	f000 fc88 	bl	8001b2e <USBD_CtlError>
              break;
 800121e:	bf00      	nop
          }
          break;
 8001220:	e107      	b.n	8001432 <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8001222:	687b      	ldr	r3, [r7, #4]
 8001224:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001228:	b2db      	uxtb	r3, r3
 800122a:	2b02      	cmp	r3, #2
 800122c:	d002      	beq.n	8001234 <USBD_StdEPReq+0x124>
 800122e:	2b03      	cmp	r3, #3
 8001230:	d016      	beq.n	8001260 <USBD_StdEPReq+0x150>
 8001232:	e04b      	b.n	80012cc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8001234:	7bbb      	ldrb	r3, [r7, #14]
 8001236:	2b00      	cmp	r3, #0
 8001238:	d00d      	beq.n	8001256 <USBD_StdEPReq+0x146>
 800123a:	7bbb      	ldrb	r3, [r7, #14]
 800123c:	2b80      	cmp	r3, #128	@ 0x80
 800123e:	d00a      	beq.n	8001256 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8001240:	7bbb      	ldrb	r3, [r7, #14]
 8001242:	4619      	mov	r1, r3
 8001244:	6878      	ldr	r0, [r7, #4]
 8001246:	f000 fdfd 	bl	8001e44 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800124a:	2180      	movs	r1, #128	@ 0x80
 800124c:	6878      	ldr	r0, [r7, #4]
 800124e:	f000 fdf9 	bl	8001e44 <USBD_LL_StallEP>
 8001252:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8001254:	e040      	b.n	80012d8 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8001256:	6839      	ldr	r1, [r7, #0]
 8001258:	6878      	ldr	r0, [r7, #4]
 800125a:	f000 fc68 	bl	8001b2e <USBD_CtlError>
              break;
 800125e:	e03b      	b.n	80012d8 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	885b      	ldrh	r3, [r3, #2]
 8001264:	2b00      	cmp	r3, #0
 8001266:	d136      	bne.n	80012d6 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8001268:	7bbb      	ldrb	r3, [r7, #14]
 800126a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800126e:	2b00      	cmp	r3, #0
 8001270:	d004      	beq.n	800127c <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8001272:	7bbb      	ldrb	r3, [r7, #14]
 8001274:	4619      	mov	r1, r3
 8001276:	6878      	ldr	r0, [r7, #4]
 8001278:	f000 fe03 	bl	8001e82 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800127c:	6878      	ldr	r0, [r7, #4]
 800127e:	f000 fca4 	bl	8001bca <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8001282:	7bbb      	ldrb	r3, [r7, #14]
 8001284:	4619      	mov	r1, r3
 8001286:	6878      	ldr	r0, [r7, #4]
 8001288:	f7ff fe38 	bl	8000efc <USBD_CoreFindEP>
 800128c:	4603      	mov	r3, r0
 800128e:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8001290:	7b7b      	ldrb	r3, [r7, #13]
 8001292:	2bff      	cmp	r3, #255	@ 0xff
 8001294:	d01f      	beq.n	80012d6 <USBD_StdEPReq+0x1c6>
 8001296:	7b7b      	ldrb	r3, [r7, #13]
 8001298:	2b00      	cmp	r3, #0
 800129a:	d11c      	bne.n	80012d6 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800129c:	7b7a      	ldrb	r2, [r7, #13]
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 80012a4:	7b7a      	ldrb	r2, [r7, #13]
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	32ae      	adds	r2, #174	@ 0xae
 80012aa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d010      	beq.n	80012d6 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 80012b4:	7b7a      	ldrb	r2, [r7, #13]
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	32ae      	adds	r2, #174	@ 0xae
 80012ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012be:	689b      	ldr	r3, [r3, #8]
 80012c0:	6839      	ldr	r1, [r7, #0]
 80012c2:	6878      	ldr	r0, [r7, #4]
 80012c4:	4798      	blx	r3
 80012c6:	4603      	mov	r3, r0
 80012c8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 80012ca:	e004      	b.n	80012d6 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 80012cc:	6839      	ldr	r1, [r7, #0]
 80012ce:	6878      	ldr	r0, [r7, #4]
 80012d0:	f000 fc2d 	bl	8001b2e <USBD_CtlError>
              break;
 80012d4:	e000      	b.n	80012d8 <USBD_StdEPReq+0x1c8>
              break;
 80012d6:	bf00      	nop
          }
          break;
 80012d8:	e0ab      	b.n	8001432 <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 80012da:	687b      	ldr	r3, [r7, #4]
 80012dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80012e0:	b2db      	uxtb	r3, r3
 80012e2:	2b02      	cmp	r3, #2
 80012e4:	d002      	beq.n	80012ec <USBD_StdEPReq+0x1dc>
 80012e6:	2b03      	cmp	r3, #3
 80012e8:	d032      	beq.n	8001350 <USBD_StdEPReq+0x240>
 80012ea:	e097      	b.n	800141c <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80012ec:	7bbb      	ldrb	r3, [r7, #14]
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d007      	beq.n	8001302 <USBD_StdEPReq+0x1f2>
 80012f2:	7bbb      	ldrb	r3, [r7, #14]
 80012f4:	2b80      	cmp	r3, #128	@ 0x80
 80012f6:	d004      	beq.n	8001302 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 80012f8:	6839      	ldr	r1, [r7, #0]
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 fc17 	bl	8001b2e <USBD_CtlError>
                break;
 8001300:	e091      	b.n	8001426 <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001302:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001306:	2b00      	cmp	r3, #0
 8001308:	da0b      	bge.n	8001322 <USBD_StdEPReq+0x212>
 800130a:	7bbb      	ldrb	r3, [r7, #14]
 800130c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001310:	4613      	mov	r3, r2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	4413      	add	r3, r2
 8001316:	009b      	lsls	r3, r3, #2
 8001318:	3310      	adds	r3, #16
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	4413      	add	r3, r2
 800131e:	3304      	adds	r3, #4
 8001320:	e00b      	b.n	800133a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8001322:	7bbb      	ldrb	r3, [r7, #14]
 8001324:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8001328:	4613      	mov	r3, r2
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	4413      	add	r3, r2
 800132e:	009b      	lsls	r3, r3, #2
 8001330:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001334:	687a      	ldr	r2, [r7, #4]
 8001336:	4413      	add	r3, r2
 8001338:	3304      	adds	r3, #4
 800133a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800133c:	68bb      	ldr	r3, [r7, #8]
 800133e:	2200      	movs	r2, #0
 8001340:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8001342:	68bb      	ldr	r3, [r7, #8]
 8001344:	2202      	movs	r2, #2
 8001346:	4619      	mov	r1, r3
 8001348:	6878      	ldr	r0, [r7, #4]
 800134a:	f000 fc01 	bl	8001b50 <USBD_CtlSendData>
              break;
 800134e:	e06a      	b.n	8001426 <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8001350:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001354:	2b00      	cmp	r3, #0
 8001356:	da11      	bge.n	800137c <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8001358:	7bbb      	ldrb	r3, [r7, #14]
 800135a:	f003 020f 	and.w	r2, r3, #15
 800135e:	6879      	ldr	r1, [r7, #4]
 8001360:	4613      	mov	r3, r2
 8001362:	009b      	lsls	r3, r3, #2
 8001364:	4413      	add	r3, r2
 8001366:	009b      	lsls	r3, r3, #2
 8001368:	440b      	add	r3, r1
 800136a:	3324      	adds	r3, #36	@ 0x24
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d117      	bne.n	80013a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8001372:	6839      	ldr	r1, [r7, #0]
 8001374:	6878      	ldr	r0, [r7, #4]
 8001376:	f000 fbda 	bl	8001b2e <USBD_CtlError>
                  break;
 800137a:	e054      	b.n	8001426 <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800137c:	7bbb      	ldrb	r3, [r7, #14]
 800137e:	f003 020f 	and.w	r2, r3, #15
 8001382:	6879      	ldr	r1, [r7, #4]
 8001384:	4613      	mov	r3, r2
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	4413      	add	r3, r2
 800138a:	009b      	lsls	r3, r3, #2
 800138c:	440b      	add	r3, r1
 800138e:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	2b00      	cmp	r3, #0
 8001396:	d104      	bne.n	80013a2 <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 8001398:	6839      	ldr	r1, [r7, #0]
 800139a:	6878      	ldr	r0, [r7, #4]
 800139c:	f000 fbc7 	bl	8001b2e <USBD_CtlError>
                  break;
 80013a0:	e041      	b.n	8001426 <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80013a2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	da0b      	bge.n	80013c2 <USBD_StdEPReq+0x2b2>
 80013aa:	7bbb      	ldrb	r3, [r7, #14]
 80013ac:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80013b0:	4613      	mov	r3, r2
 80013b2:	009b      	lsls	r3, r3, #2
 80013b4:	4413      	add	r3, r2
 80013b6:	009b      	lsls	r3, r3, #2
 80013b8:	3310      	adds	r3, #16
 80013ba:	687a      	ldr	r2, [r7, #4]
 80013bc:	4413      	add	r3, r2
 80013be:	3304      	adds	r3, #4
 80013c0:	e00b      	b.n	80013da <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80013c2:	7bbb      	ldrb	r3, [r7, #14]
 80013c4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80013c8:	4613      	mov	r3, r2
 80013ca:	009b      	lsls	r3, r3, #2
 80013cc:	4413      	add	r3, r2
 80013ce:	009b      	lsls	r3, r3, #2
 80013d0:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80013d4:	687a      	ldr	r2, [r7, #4]
 80013d6:	4413      	add	r3, r2
 80013d8:	3304      	adds	r3, #4
 80013da:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 80013dc:	7bbb      	ldrb	r3, [r7, #14]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d002      	beq.n	80013e8 <USBD_StdEPReq+0x2d8>
 80013e2:	7bbb      	ldrb	r3, [r7, #14]
 80013e4:	2b80      	cmp	r3, #128	@ 0x80
 80013e6:	d103      	bne.n	80013f0 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 80013e8:	68bb      	ldr	r3, [r7, #8]
 80013ea:	2200      	movs	r2, #0
 80013ec:	601a      	str	r2, [r3, #0]
 80013ee:	e00e      	b.n	800140e <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 80013f0:	7bbb      	ldrb	r3, [r7, #14]
 80013f2:	4619      	mov	r1, r3
 80013f4:	6878      	ldr	r0, [r7, #4]
 80013f6:	f000 fd63 	bl	8001ec0 <USBD_LL_IsStallEP>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 8001400:	68bb      	ldr	r3, [r7, #8]
 8001402:	2201      	movs	r2, #1
 8001404:	601a      	str	r2, [r3, #0]
 8001406:	e002      	b.n	800140e <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 8001408:	68bb      	ldr	r3, [r7, #8]
 800140a:	2200      	movs	r2, #0
 800140c:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800140e:	68bb      	ldr	r3, [r7, #8]
 8001410:	2202      	movs	r2, #2
 8001412:	4619      	mov	r1, r3
 8001414:	6878      	ldr	r0, [r7, #4]
 8001416:	f000 fb9b 	bl	8001b50 <USBD_CtlSendData>
              break;
 800141a:	e004      	b.n	8001426 <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800141c:	6839      	ldr	r1, [r7, #0]
 800141e:	6878      	ldr	r0, [r7, #4]
 8001420:	f000 fb85 	bl	8001b2e <USBD_CtlError>
              break;
 8001424:	bf00      	nop
          }
          break;
 8001426:	e004      	b.n	8001432 <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 8001428:	6839      	ldr	r1, [r7, #0]
 800142a:	6878      	ldr	r0, [r7, #4]
 800142c:	f000 fb7f 	bl	8001b2e <USBD_CtlError>
          break;
 8001430:	bf00      	nop
      }
      break;
 8001432:	e005      	b.n	8001440 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 8001434:	6839      	ldr	r1, [r7, #0]
 8001436:	6878      	ldr	r0, [r7, #4]
 8001438:	f000 fb79 	bl	8001b2e <USBD_CtlError>
      break;
 800143c:	e000      	b.n	8001440 <USBD_StdEPReq+0x330>
      break;
 800143e:	bf00      	nop
  }

  return ret;
 8001440:	7bfb      	ldrb	r3, [r7, #15]
}
 8001442:	4618      	mov	r0, r3
 8001444:	3710      	adds	r7, #16
 8001446:	46bd      	mov	sp, r7
 8001448:	bd80      	pop	{r7, pc}
	...

0800144c <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b084      	sub	sp, #16
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
 8001454:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8001456:	2300      	movs	r3, #0
 8001458:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800145a:	2300      	movs	r3, #0
 800145c:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800145e:	2300      	movs	r3, #0
 8001460:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8001462:	683b      	ldr	r3, [r7, #0]
 8001464:	885b      	ldrh	r3, [r3, #2]
 8001466:	0a1b      	lsrs	r3, r3, #8
 8001468:	b29b      	uxth	r3, r3
 800146a:	3b01      	subs	r3, #1
 800146c:	2b0e      	cmp	r3, #14
 800146e:	f200 8152 	bhi.w	8001716 <USBD_GetDescriptor+0x2ca>
 8001472:	a201      	add	r2, pc, #4	@ (adr r2, 8001478 <USBD_GetDescriptor+0x2c>)
 8001474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001478:	080014e9 	.word	0x080014e9
 800147c:	08001501 	.word	0x08001501
 8001480:	08001541 	.word	0x08001541
 8001484:	08001717 	.word	0x08001717
 8001488:	08001717 	.word	0x08001717
 800148c:	080016b7 	.word	0x080016b7
 8001490:	080016e3 	.word	0x080016e3
 8001494:	08001717 	.word	0x08001717
 8001498:	08001717 	.word	0x08001717
 800149c:	08001717 	.word	0x08001717
 80014a0:	08001717 	.word	0x08001717
 80014a4:	08001717 	.word	0x08001717
 80014a8:	08001717 	.word	0x08001717
 80014ac:	08001717 	.word	0x08001717
 80014b0:	080014b5 	.word	0x080014b5
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 80014b4:	687b      	ldr	r3, [r7, #4]
 80014b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80014ba:	69db      	ldr	r3, [r3, #28]
 80014bc:	2b00      	cmp	r3, #0
 80014be:	d00b      	beq.n	80014d8 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80014c6:	69db      	ldr	r3, [r3, #28]
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	7c12      	ldrb	r2, [r2, #16]
 80014cc:	f107 0108 	add.w	r1, r7, #8
 80014d0:	4610      	mov	r0, r2
 80014d2:	4798      	blx	r3
 80014d4:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80014d6:	e126      	b.n	8001726 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80014d8:	6839      	ldr	r1, [r7, #0]
 80014da:	6878      	ldr	r0, [r7, #4]
 80014dc:	f000 fb27 	bl	8001b2e <USBD_CtlError>
        err++;
 80014e0:	7afb      	ldrb	r3, [r7, #11]
 80014e2:	3301      	adds	r3, #1
 80014e4:	72fb      	strb	r3, [r7, #11]
      break;
 80014e6:	e11e      	b.n	8001726 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	687a      	ldr	r2, [r7, #4]
 80014f2:	7c12      	ldrb	r2, [r2, #16]
 80014f4:	f107 0108 	add.w	r1, r7, #8
 80014f8:	4610      	mov	r0, r2
 80014fa:	4798      	blx	r3
 80014fc:	60f8      	str	r0, [r7, #12]
      break;
 80014fe:	e112      	b.n	8001726 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	7c1b      	ldrb	r3, [r3, #16]
 8001504:	2b00      	cmp	r3, #0
 8001506:	d10d      	bne.n	8001524 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800150e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001510:	f107 0208 	add.w	r2, r7, #8
 8001514:	4610      	mov	r0, r2
 8001516:	4798      	blx	r3
 8001518:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	3301      	adds	r3, #1
 800151e:	2202      	movs	r2, #2
 8001520:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8001522:	e100      	b.n	8001726 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800152a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800152c:	f107 0208 	add.w	r2, r7, #8
 8001530:	4610      	mov	r0, r2
 8001532:	4798      	blx	r3
 8001534:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8001536:	68fb      	ldr	r3, [r7, #12]
 8001538:	3301      	adds	r3, #1
 800153a:	2202      	movs	r2, #2
 800153c:	701a      	strb	r2, [r3, #0]
      break;
 800153e:	e0f2      	b.n	8001726 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8001540:	683b      	ldr	r3, [r7, #0]
 8001542:	885b      	ldrh	r3, [r3, #2]
 8001544:	b2db      	uxtb	r3, r3
 8001546:	2b05      	cmp	r3, #5
 8001548:	f200 80ac 	bhi.w	80016a4 <USBD_GetDescriptor+0x258>
 800154c:	a201      	add	r2, pc, #4	@ (adr r2, 8001554 <USBD_GetDescriptor+0x108>)
 800154e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001552:	bf00      	nop
 8001554:	0800156d 	.word	0x0800156d
 8001558:	080015a1 	.word	0x080015a1
 800155c:	080015d5 	.word	0x080015d5
 8001560:	08001609 	.word	0x08001609
 8001564:	0800163d 	.word	0x0800163d
 8001568:	08001671 	.word	0x08001671
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	2b00      	cmp	r3, #0
 8001576:	d00b      	beq.n	8001590 <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800157e:	685b      	ldr	r3, [r3, #4]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	7c12      	ldrb	r2, [r2, #16]
 8001584:	f107 0108 	add.w	r1, r7, #8
 8001588:	4610      	mov	r0, r2
 800158a:	4798      	blx	r3
 800158c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800158e:	e091      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001590:	6839      	ldr	r1, [r7, #0]
 8001592:	6878      	ldr	r0, [r7, #4]
 8001594:	f000 facb 	bl	8001b2e <USBD_CtlError>
            err++;
 8001598:	7afb      	ldrb	r3, [r7, #11]
 800159a:	3301      	adds	r3, #1
 800159c:	72fb      	strb	r3, [r7, #11]
          break;
 800159e:	e089      	b.n	80016b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d00b      	beq.n	80015c4 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015b2:	689b      	ldr	r3, [r3, #8]
 80015b4:	687a      	ldr	r2, [r7, #4]
 80015b6:	7c12      	ldrb	r2, [r2, #16]
 80015b8:	f107 0108 	add.w	r1, r7, #8
 80015bc:	4610      	mov	r0, r2
 80015be:	4798      	blx	r3
 80015c0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80015c2:	e077      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80015c4:	6839      	ldr	r1, [r7, #0]
 80015c6:	6878      	ldr	r0, [r7, #4]
 80015c8:	f000 fab1 	bl	8001b2e <USBD_CtlError>
            err++;
 80015cc:	7afb      	ldrb	r3, [r7, #11]
 80015ce:	3301      	adds	r3, #1
 80015d0:	72fb      	strb	r3, [r7, #11]
          break;
 80015d2:	e06f      	b.n	80016b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 80015d4:	687b      	ldr	r3, [r7, #4]
 80015d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015da:	68db      	ldr	r3, [r3, #12]
 80015dc:	2b00      	cmp	r3, #0
 80015de:	d00b      	beq.n	80015f8 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80015e6:	68db      	ldr	r3, [r3, #12]
 80015e8:	687a      	ldr	r2, [r7, #4]
 80015ea:	7c12      	ldrb	r2, [r2, #16]
 80015ec:	f107 0108 	add.w	r1, r7, #8
 80015f0:	4610      	mov	r0, r2
 80015f2:	4798      	blx	r3
 80015f4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80015f6:	e05d      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80015f8:	6839      	ldr	r1, [r7, #0]
 80015fa:	6878      	ldr	r0, [r7, #4]
 80015fc:	f000 fa97 	bl	8001b2e <USBD_CtlError>
            err++;
 8001600:	7afb      	ldrb	r3, [r7, #11]
 8001602:	3301      	adds	r3, #1
 8001604:	72fb      	strb	r3, [r7, #11]
          break;
 8001606:	e055      	b.n	80016b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800160e:	691b      	ldr	r3, [r3, #16]
 8001610:	2b00      	cmp	r3, #0
 8001612:	d00b      	beq.n	800162c <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800161a:	691b      	ldr	r3, [r3, #16]
 800161c:	687a      	ldr	r2, [r7, #4]
 800161e:	7c12      	ldrb	r2, [r2, #16]
 8001620:	f107 0108 	add.w	r1, r7, #8
 8001624:	4610      	mov	r0, r2
 8001626:	4798      	blx	r3
 8001628:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800162a:	e043      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 800162c:	6839      	ldr	r1, [r7, #0]
 800162e:	6878      	ldr	r0, [r7, #4]
 8001630:	f000 fa7d 	bl	8001b2e <USBD_CtlError>
            err++;
 8001634:	7afb      	ldrb	r3, [r7, #11]
 8001636:	3301      	adds	r3, #1
 8001638:	72fb      	strb	r3, [r7, #11]
          break;
 800163a:	e03b      	b.n	80016b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001642:	695b      	ldr	r3, [r3, #20]
 8001644:	2b00      	cmp	r3, #0
 8001646:	d00b      	beq.n	8001660 <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800164e:	695b      	ldr	r3, [r3, #20]
 8001650:	687a      	ldr	r2, [r7, #4]
 8001652:	7c12      	ldrb	r2, [r2, #16]
 8001654:	f107 0108 	add.w	r1, r7, #8
 8001658:	4610      	mov	r0, r2
 800165a:	4798      	blx	r3
 800165c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800165e:	e029      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001660:	6839      	ldr	r1, [r7, #0]
 8001662:	6878      	ldr	r0, [r7, #4]
 8001664:	f000 fa63 	bl	8001b2e <USBD_CtlError>
            err++;
 8001668:	7afb      	ldrb	r3, [r7, #11]
 800166a:	3301      	adds	r3, #1
 800166c:	72fb      	strb	r3, [r7, #11]
          break;
 800166e:	e021      	b.n	80016b4 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001676:	699b      	ldr	r3, [r3, #24]
 8001678:	2b00      	cmp	r3, #0
 800167a:	d00b      	beq.n	8001694 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8001682:	699b      	ldr	r3, [r3, #24]
 8001684:	687a      	ldr	r2, [r7, #4]
 8001686:	7c12      	ldrb	r2, [r2, #16]
 8001688:	f107 0108 	add.w	r1, r7, #8
 800168c:	4610      	mov	r0, r2
 800168e:	4798      	blx	r3
 8001690:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8001692:	e00f      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8001694:	6839      	ldr	r1, [r7, #0]
 8001696:	6878      	ldr	r0, [r7, #4]
 8001698:	f000 fa49 	bl	8001b2e <USBD_CtlError>
            err++;
 800169c:	7afb      	ldrb	r3, [r7, #11]
 800169e:	3301      	adds	r3, #1
 80016a0:	72fb      	strb	r3, [r7, #11]
          break;
 80016a2:	e007      	b.n	80016b4 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 80016a4:	6839      	ldr	r1, [r7, #0]
 80016a6:	6878      	ldr	r0, [r7, #4]
 80016a8:	f000 fa41 	bl	8001b2e <USBD_CtlError>
          err++;
 80016ac:	7afb      	ldrb	r3, [r7, #11]
 80016ae:	3301      	adds	r3, #1
 80016b0:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 80016b2:	bf00      	nop
      }
      break;
 80016b4:	e037      	b.n	8001726 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	7c1b      	ldrb	r3, [r3, #16]
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d109      	bne.n	80016d2 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80016c4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80016c6:	f107 0208 	add.w	r2, r7, #8
 80016ca:	4610      	mov	r0, r2
 80016cc:	4798      	blx	r3
 80016ce:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80016d0:	e029      	b.n	8001726 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80016d2:	6839      	ldr	r1, [r7, #0]
 80016d4:	6878      	ldr	r0, [r7, #4]
 80016d6:	f000 fa2a 	bl	8001b2e <USBD_CtlError>
        err++;
 80016da:	7afb      	ldrb	r3, [r7, #11]
 80016dc:	3301      	adds	r3, #1
 80016de:	72fb      	strb	r3, [r7, #11]
      break;
 80016e0:	e021      	b.n	8001726 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	7c1b      	ldrb	r3, [r3, #16]
 80016e6:	2b00      	cmp	r3, #0
 80016e8:	d10d      	bne.n	8001706 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80016f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016f2:	f107 0208 	add.w	r2, r7, #8
 80016f6:	4610      	mov	r0, r2
 80016f8:	4798      	blx	r3
 80016fa:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	3301      	adds	r3, #1
 8001700:	2207      	movs	r2, #7
 8001702:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8001704:	e00f      	b.n	8001726 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8001706:	6839      	ldr	r1, [r7, #0]
 8001708:	6878      	ldr	r0, [r7, #4]
 800170a:	f000 fa10 	bl	8001b2e <USBD_CtlError>
        err++;
 800170e:	7afb      	ldrb	r3, [r7, #11]
 8001710:	3301      	adds	r3, #1
 8001712:	72fb      	strb	r3, [r7, #11]
      break;
 8001714:	e007      	b.n	8001726 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8001716:	6839      	ldr	r1, [r7, #0]
 8001718:	6878      	ldr	r0, [r7, #4]
 800171a:	f000 fa08 	bl	8001b2e <USBD_CtlError>
      err++;
 800171e:	7afb      	ldrb	r3, [r7, #11]
 8001720:	3301      	adds	r3, #1
 8001722:	72fb      	strb	r3, [r7, #11]
      break;
 8001724:	bf00      	nop
  }

  if (err != 0U)
 8001726:	7afb      	ldrb	r3, [r7, #11]
 8001728:	2b00      	cmp	r3, #0
 800172a:	d11e      	bne.n	800176a <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 800172c:	683b      	ldr	r3, [r7, #0]
 800172e:	88db      	ldrh	r3, [r3, #6]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d016      	beq.n	8001762 <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8001734:	893b      	ldrh	r3, [r7, #8]
 8001736:	2b00      	cmp	r3, #0
 8001738:	d00e      	beq.n	8001758 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 800173a:	683b      	ldr	r3, [r7, #0]
 800173c:	88da      	ldrh	r2, [r3, #6]
 800173e:	893b      	ldrh	r3, [r7, #8]
 8001740:	4293      	cmp	r3, r2
 8001742:	bf28      	it	cs
 8001744:	4613      	movcs	r3, r2
 8001746:	b29b      	uxth	r3, r3
 8001748:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800174a:	893b      	ldrh	r3, [r7, #8]
 800174c:	461a      	mov	r2, r3
 800174e:	68f9      	ldr	r1, [r7, #12]
 8001750:	6878      	ldr	r0, [r7, #4]
 8001752:	f000 f9fd 	bl	8001b50 <USBD_CtlSendData>
 8001756:	e009      	b.n	800176c <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8001758:	6839      	ldr	r1, [r7, #0]
 800175a:	6878      	ldr	r0, [r7, #4]
 800175c:	f000 f9e7 	bl	8001b2e <USBD_CtlError>
 8001760:	e004      	b.n	800176c <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8001762:	6878      	ldr	r0, [r7, #4]
 8001764:	f000 fa31 	bl	8001bca <USBD_CtlSendStatus>
 8001768:	e000      	b.n	800176c <USBD_GetDescriptor+0x320>
    return;
 800176a:	bf00      	nop
  }
}
 800176c:	3710      	adds	r7, #16
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop

08001774 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001774:	b580      	push	{r7, lr}
 8001776:	b084      	sub	sp, #16
 8001778:	af00      	add	r7, sp, #0
 800177a:	6078      	str	r0, [r7, #4]
 800177c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800177e:	683b      	ldr	r3, [r7, #0]
 8001780:	889b      	ldrh	r3, [r3, #4]
 8001782:	2b00      	cmp	r3, #0
 8001784:	d131      	bne.n	80017ea <USBD_SetAddress+0x76>
 8001786:	683b      	ldr	r3, [r7, #0]
 8001788:	88db      	ldrh	r3, [r3, #6]
 800178a:	2b00      	cmp	r3, #0
 800178c:	d12d      	bne.n	80017ea <USBD_SetAddress+0x76>
 800178e:	683b      	ldr	r3, [r7, #0]
 8001790:	885b      	ldrh	r3, [r3, #2]
 8001792:	2b7f      	cmp	r3, #127	@ 0x7f
 8001794:	d829      	bhi.n	80017ea <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8001796:	683b      	ldr	r3, [r7, #0]
 8001798:	885b      	ldrh	r3, [r3, #2]
 800179a:	b2db      	uxtb	r3, r3
 800179c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80017a0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80017a8:	b2db      	uxtb	r3, r3
 80017aa:	2b03      	cmp	r3, #3
 80017ac:	d104      	bne.n	80017b8 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 80017ae:	6839      	ldr	r1, [r7, #0]
 80017b0:	6878      	ldr	r0, [r7, #4]
 80017b2:	f000 f9bc 	bl	8001b2e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80017b6:	e01d      	b.n	80017f4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	7bfa      	ldrb	r2, [r7, #15]
 80017bc:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 80017c0:	7bfb      	ldrb	r3, [r7, #15]
 80017c2:	4619      	mov	r1, r3
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f000 fba7 	bl	8001f18 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 80017ca:	6878      	ldr	r0, [r7, #4]
 80017cc:	f000 f9fd 	bl	8001bca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 80017d0:	7bfb      	ldrb	r3, [r7, #15]
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d004      	beq.n	80017e0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	2202      	movs	r2, #2
 80017da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80017de:	e009      	b.n	80017f4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	2201      	movs	r2, #1
 80017e4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80017e8:	e004      	b.n	80017f4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80017ea:	6839      	ldr	r1, [r7, #0]
 80017ec:	6878      	ldr	r0, [r7, #4]
 80017ee:	f000 f99e 	bl	8001b2e <USBD_CtlError>
  }
}
 80017f2:	bf00      	nop
 80017f4:	bf00      	nop
 80017f6:	3710      	adds	r7, #16
 80017f8:	46bd      	mov	sp, r7
 80017fa:	bd80      	pop	{r7, pc}

080017fc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
 8001804:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8001806:	2300      	movs	r3, #0
 8001808:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800180a:	683b      	ldr	r3, [r7, #0]
 800180c:	885b      	ldrh	r3, [r3, #2]
 800180e:	b2da      	uxtb	r2, r3
 8001810:	4b4e      	ldr	r3, [pc, #312]	@ (800194c <USBD_SetConfig+0x150>)
 8001812:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8001814:	4b4d      	ldr	r3, [pc, #308]	@ (800194c <USBD_SetConfig+0x150>)
 8001816:	781b      	ldrb	r3, [r3, #0]
 8001818:	2b01      	cmp	r3, #1
 800181a:	d905      	bls.n	8001828 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800181c:	6839      	ldr	r1, [r7, #0]
 800181e:	6878      	ldr	r0, [r7, #4]
 8001820:	f000 f985 	bl	8001b2e <USBD_CtlError>
    return USBD_FAIL;
 8001824:	2303      	movs	r3, #3
 8001826:	e08c      	b.n	8001942 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800182e:	b2db      	uxtb	r3, r3
 8001830:	2b02      	cmp	r3, #2
 8001832:	d002      	beq.n	800183a <USBD_SetConfig+0x3e>
 8001834:	2b03      	cmp	r3, #3
 8001836:	d029      	beq.n	800188c <USBD_SetConfig+0x90>
 8001838:	e075      	b.n	8001926 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800183a:	4b44      	ldr	r3, [pc, #272]	@ (800194c <USBD_SetConfig+0x150>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d020      	beq.n	8001884 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8001842:	4b42      	ldr	r3, [pc, #264]	@ (800194c <USBD_SetConfig+0x150>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	461a      	mov	r2, r3
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800184c:	4b3f      	ldr	r3, [pc, #252]	@ (800194c <USBD_SetConfig+0x150>)
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	4619      	mov	r1, r3
 8001852:	6878      	ldr	r0, [r7, #4]
 8001854:	f7ff f80d 	bl	8000872 <USBD_SetClassConfig>
 8001858:	4603      	mov	r3, r0
 800185a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800185c:	7bfb      	ldrb	r3, [r7, #15]
 800185e:	2b00      	cmp	r3, #0
 8001860:	d008      	beq.n	8001874 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8001862:	6839      	ldr	r1, [r7, #0]
 8001864:	6878      	ldr	r0, [r7, #4]
 8001866:	f000 f962 	bl	8001b2e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	2202      	movs	r2, #2
 800186e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8001872:	e065      	b.n	8001940 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001874:	6878      	ldr	r0, [r7, #4]
 8001876:	f000 f9a8 	bl	8001bca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	2203      	movs	r2, #3
 800187e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001882:	e05d      	b.n	8001940 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8001884:	6878      	ldr	r0, [r7, #4]
 8001886:	f000 f9a0 	bl	8001bca <USBD_CtlSendStatus>
      break;
 800188a:	e059      	b.n	8001940 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800188c:	4b2f      	ldr	r3, [pc, #188]	@ (800194c <USBD_SetConfig+0x150>)
 800188e:	781b      	ldrb	r3, [r3, #0]
 8001890:	2b00      	cmp	r3, #0
 8001892:	d112      	bne.n	80018ba <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	2202      	movs	r2, #2
 8001898:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800189c:	4b2b      	ldr	r3, [pc, #172]	@ (800194c <USBD_SetConfig+0x150>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	461a      	mov	r2, r3
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 80018a6:	4b29      	ldr	r3, [pc, #164]	@ (800194c <USBD_SetConfig+0x150>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4619      	mov	r1, r3
 80018ac:	6878      	ldr	r0, [r7, #4]
 80018ae:	f7fe fffc 	bl	80008aa <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 80018b2:	6878      	ldr	r0, [r7, #4]
 80018b4:	f000 f989 	bl	8001bca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 80018b8:	e042      	b.n	8001940 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 80018ba:	4b24      	ldr	r3, [pc, #144]	@ (800194c <USBD_SetConfig+0x150>)
 80018bc:	781b      	ldrb	r3, [r3, #0]
 80018be:	461a      	mov	r2, r3
 80018c0:	687b      	ldr	r3, [r7, #4]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	429a      	cmp	r2, r3
 80018c6:	d02a      	beq.n	800191e <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	685b      	ldr	r3, [r3, #4]
 80018cc:	b2db      	uxtb	r3, r3
 80018ce:	4619      	mov	r1, r3
 80018d0:	6878      	ldr	r0, [r7, #4]
 80018d2:	f7fe ffea 	bl	80008aa <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80018d6:	4b1d      	ldr	r3, [pc, #116]	@ (800194c <USBD_SetConfig+0x150>)
 80018d8:	781b      	ldrb	r3, [r3, #0]
 80018da:	461a      	mov	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80018e0:	4b1a      	ldr	r3, [pc, #104]	@ (800194c <USBD_SetConfig+0x150>)
 80018e2:	781b      	ldrb	r3, [r3, #0]
 80018e4:	4619      	mov	r1, r3
 80018e6:	6878      	ldr	r0, [r7, #4]
 80018e8:	f7fe ffc3 	bl	8000872 <USBD_SetClassConfig>
 80018ec:	4603      	mov	r3, r0
 80018ee:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80018f0:	7bfb      	ldrb	r3, [r7, #15]
 80018f2:	2b00      	cmp	r3, #0
 80018f4:	d00f      	beq.n	8001916 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80018f6:	6839      	ldr	r1, [r7, #0]
 80018f8:	6878      	ldr	r0, [r7, #4]
 80018fa:	f000 f918 	bl	8001b2e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	685b      	ldr	r3, [r3, #4]
 8001902:	b2db      	uxtb	r3, r3
 8001904:	4619      	mov	r1, r3
 8001906:	6878      	ldr	r0, [r7, #4]
 8001908:	f7fe ffcf 	bl	80008aa <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2202      	movs	r2, #2
 8001910:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8001914:	e014      	b.n	8001940 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8001916:	6878      	ldr	r0, [r7, #4]
 8001918:	f000 f957 	bl	8001bca <USBD_CtlSendStatus>
      break;
 800191c:	e010      	b.n	8001940 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800191e:	6878      	ldr	r0, [r7, #4]
 8001920:	f000 f953 	bl	8001bca <USBD_CtlSendStatus>
      break;
 8001924:	e00c      	b.n	8001940 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8001926:	6839      	ldr	r1, [r7, #0]
 8001928:	6878      	ldr	r0, [r7, #4]
 800192a:	f000 f900 	bl	8001b2e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800192e:	4b07      	ldr	r3, [pc, #28]	@ (800194c <USBD_SetConfig+0x150>)
 8001930:	781b      	ldrb	r3, [r3, #0]
 8001932:	4619      	mov	r1, r3
 8001934:	6878      	ldr	r0, [r7, #4]
 8001936:	f7fe ffb8 	bl	80008aa <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800193a:	2303      	movs	r3, #3
 800193c:	73fb      	strb	r3, [r7, #15]
      break;
 800193e:	bf00      	nop
  }

  return ret;
 8001940:	7bfb      	ldrb	r3, [r7, #15]
}
 8001942:	4618      	mov	r0, r3
 8001944:	3710      	adds	r7, #16
 8001946:	46bd      	mov	sp, r7
 8001948:	bd80      	pop	{r7, pc}
 800194a:	bf00      	nop
 800194c:	20000028 	.word	0x20000028

08001950 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001950:	b580      	push	{r7, lr}
 8001952:	b082      	sub	sp, #8
 8001954:	af00      	add	r7, sp, #0
 8001956:	6078      	str	r0, [r7, #4]
 8001958:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800195a:	683b      	ldr	r3, [r7, #0]
 800195c:	88db      	ldrh	r3, [r3, #6]
 800195e:	2b01      	cmp	r3, #1
 8001960:	d004      	beq.n	800196c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8001962:	6839      	ldr	r1, [r7, #0]
 8001964:	6878      	ldr	r0, [r7, #4]
 8001966:	f000 f8e2 	bl	8001b2e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800196a:	e023      	b.n	80019b4 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800196c:	687b      	ldr	r3, [r7, #4]
 800196e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001972:	b2db      	uxtb	r3, r3
 8001974:	2b02      	cmp	r3, #2
 8001976:	dc02      	bgt.n	800197e <USBD_GetConfig+0x2e>
 8001978:	2b00      	cmp	r3, #0
 800197a:	dc03      	bgt.n	8001984 <USBD_GetConfig+0x34>
 800197c:	e015      	b.n	80019aa <USBD_GetConfig+0x5a>
 800197e:	2b03      	cmp	r3, #3
 8001980:	d00b      	beq.n	800199a <USBD_GetConfig+0x4a>
 8001982:	e012      	b.n	80019aa <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	2200      	movs	r2, #0
 8001988:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	3308      	adds	r3, #8
 800198e:	2201      	movs	r2, #1
 8001990:	4619      	mov	r1, r3
 8001992:	6878      	ldr	r0, [r7, #4]
 8001994:	f000 f8dc 	bl	8001b50 <USBD_CtlSendData>
        break;
 8001998:	e00c      	b.n	80019b4 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	3304      	adds	r3, #4
 800199e:	2201      	movs	r2, #1
 80019a0:	4619      	mov	r1, r3
 80019a2:	6878      	ldr	r0, [r7, #4]
 80019a4:	f000 f8d4 	bl	8001b50 <USBD_CtlSendData>
        break;
 80019a8:	e004      	b.n	80019b4 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 80019aa:	6839      	ldr	r1, [r7, #0]
 80019ac:	6878      	ldr	r0, [r7, #4]
 80019ae:	f000 f8be 	bl	8001b2e <USBD_CtlError>
        break;
 80019b2:	bf00      	nop
}
 80019b4:	bf00      	nop
 80019b6:	3708      	adds	r7, #8
 80019b8:	46bd      	mov	sp, r7
 80019ba:	bd80      	pop	{r7, pc}

080019bc <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80019bc:	b580      	push	{r7, lr}
 80019be:	b082      	sub	sp, #8
 80019c0:	af00      	add	r7, sp, #0
 80019c2:	6078      	str	r0, [r7, #4]
 80019c4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80019cc:	b2db      	uxtb	r3, r3
 80019ce:	3b01      	subs	r3, #1
 80019d0:	2b02      	cmp	r3, #2
 80019d2:	d81e      	bhi.n	8001a12 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	88db      	ldrh	r3, [r3, #6]
 80019d8:	2b02      	cmp	r3, #2
 80019da:	d004      	beq.n	80019e6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80019dc:	6839      	ldr	r1, [r7, #0]
 80019de:	6878      	ldr	r0, [r7, #4]
 80019e0:	f000 f8a5 	bl	8001b2e <USBD_CtlError>
        break;
 80019e4:	e01a      	b.n	8001a1c <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	2201      	movs	r2, #1
 80019ea:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80019f2:	2b00      	cmp	r3, #0
 80019f4:	d005      	beq.n	8001a02 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80019f6:	687b      	ldr	r3, [r7, #4]
 80019f8:	68db      	ldr	r3, [r3, #12]
 80019fa:	f043 0202 	orr.w	r2, r3, #2
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	330c      	adds	r3, #12
 8001a06:	2202      	movs	r2, #2
 8001a08:	4619      	mov	r1, r3
 8001a0a:	6878      	ldr	r0, [r7, #4]
 8001a0c:	f000 f8a0 	bl	8001b50 <USBD_CtlSendData>
      break;
 8001a10:	e004      	b.n	8001a1c <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8001a12:	6839      	ldr	r1, [r7, #0]
 8001a14:	6878      	ldr	r0, [r7, #4]
 8001a16:	f000 f88a 	bl	8001b2e <USBD_CtlError>
      break;
 8001a1a:	bf00      	nop
  }
}
 8001a1c:	bf00      	nop
 8001a1e:	3708      	adds	r7, #8
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b082      	sub	sp, #8
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	6078      	str	r0, [r7, #4]
 8001a2c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	885b      	ldrh	r3, [r3, #2]
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d107      	bne.n	8001a46 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8001a36:	687b      	ldr	r3, [r7, #4]
 8001a38:	2201      	movs	r2, #1
 8001a3a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8001a3e:	6878      	ldr	r0, [r7, #4]
 8001a40:	f000 f8c3 	bl	8001bca <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8001a44:	e013      	b.n	8001a6e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8001a46:	683b      	ldr	r3, [r7, #0]
 8001a48:	885b      	ldrh	r3, [r3, #2]
 8001a4a:	2b02      	cmp	r3, #2
 8001a4c:	d10b      	bne.n	8001a66 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	889b      	ldrh	r3, [r3, #4]
 8001a52:	0a1b      	lsrs	r3, r3, #8
 8001a54:	b29b      	uxth	r3, r3
 8001a56:	b2da      	uxtb	r2, r3
 8001a58:	687b      	ldr	r3, [r7, #4]
 8001a5a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8001a5e:	6878      	ldr	r0, [r7, #4]
 8001a60:	f000 f8b3 	bl	8001bca <USBD_CtlSendStatus>
}
 8001a64:	e003      	b.n	8001a6e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8001a66:	6839      	ldr	r1, [r7, #0]
 8001a68:	6878      	ldr	r0, [r7, #4]
 8001a6a:	f000 f860 	bl	8001b2e <USBD_CtlError>
}
 8001a6e:	bf00      	nop
 8001a70:	3708      	adds	r7, #8
 8001a72:	46bd      	mov	sp, r7
 8001a74:	bd80      	pop	{r7, pc}

08001a76 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
 8001a7c:	6078      	str	r0, [r7, #4]
 8001a7e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8001a86:	b2db      	uxtb	r3, r3
 8001a88:	3b01      	subs	r3, #1
 8001a8a:	2b02      	cmp	r3, #2
 8001a8c:	d80b      	bhi.n	8001aa6 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	885b      	ldrh	r3, [r3, #2]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d10c      	bne.n	8001ab0 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	2200      	movs	r2, #0
 8001a9a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8001a9e:	6878      	ldr	r0, [r7, #4]
 8001aa0:	f000 f893 	bl	8001bca <USBD_CtlSendStatus>
      }
      break;
 8001aa4:	e004      	b.n	8001ab0 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8001aa6:	6839      	ldr	r1, [r7, #0]
 8001aa8:	6878      	ldr	r0, [r7, #4]
 8001aaa:	f000 f840 	bl	8001b2e <USBD_CtlError>
      break;
 8001aae:	e000      	b.n	8001ab2 <USBD_ClrFeature+0x3c>
      break;
 8001ab0:	bf00      	nop
  }
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}

08001aba <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8001aba:	b580      	push	{r7, lr}
 8001abc:	b084      	sub	sp, #16
 8001abe:	af00      	add	r7, sp, #0
 8001ac0:	6078      	str	r0, [r7, #4]
 8001ac2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8001ac4:	683b      	ldr	r3, [r7, #0]
 8001ac6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	781a      	ldrb	r2, [r3, #0]
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8001ad0:	68fb      	ldr	r3, [r7, #12]
 8001ad2:	3301      	adds	r3, #1
 8001ad4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8001ad6:	68fb      	ldr	r3, [r7, #12]
 8001ad8:	781a      	ldrb	r2, [r3, #0]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	3301      	adds	r3, #1
 8001ae2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8001ae4:	68f8      	ldr	r0, [r7, #12]
 8001ae6:	f7ff fa16 	bl	8000f16 <SWAPBYTE>
 8001aea:	4603      	mov	r3, r0
 8001aec:	461a      	mov	r2, r3
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	3301      	adds	r3, #1
 8001af6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	3301      	adds	r3, #1
 8001afc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8001afe:	68f8      	ldr	r0, [r7, #12]
 8001b00:	f7ff fa09 	bl	8000f16 <SWAPBYTE>
 8001b04:	4603      	mov	r3, r0
 8001b06:	461a      	mov	r2, r3
 8001b08:	687b      	ldr	r3, [r7, #4]
 8001b0a:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8001b0c:	68fb      	ldr	r3, [r7, #12]
 8001b0e:	3301      	adds	r3, #1
 8001b10:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	3301      	adds	r3, #1
 8001b16:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8001b18:	68f8      	ldr	r0, [r7, #12]
 8001b1a:	f7ff f9fc 	bl	8000f16 <SWAPBYTE>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	461a      	mov	r2, r3
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	80da      	strh	r2, [r3, #6]
}
 8001b26:	bf00      	nop
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}

08001b2e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8001b2e:	b580      	push	{r7, lr}
 8001b30:	b082      	sub	sp, #8
 8001b32:	af00      	add	r7, sp, #0
 8001b34:	6078      	str	r0, [r7, #4]
 8001b36:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8001b38:	2180      	movs	r1, #128	@ 0x80
 8001b3a:	6878      	ldr	r0, [r7, #4]
 8001b3c:	f000 f982 	bl	8001e44 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8001b40:	2100      	movs	r1, #0
 8001b42:	6878      	ldr	r0, [r7, #4]
 8001b44:	f000 f97e 	bl	8001e44 <USBD_LL_StallEP>
}
 8001b48:	bf00      	nop
 8001b4a:	3708      	adds	r7, #8
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd80      	pop	{r7, pc}

08001b50 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b084      	sub	sp, #16
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	60f8      	str	r0, [r7, #12]
 8001b58:	60b9      	str	r1, [r7, #8]
 8001b5a:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8001b5c:	68fb      	ldr	r3, [r7, #12]
 8001b5e:	2202      	movs	r2, #2
 8001b60:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8001b64:	68fb      	ldr	r3, [r7, #12]
 8001b66:	687a      	ldr	r2, [r7, #4]
 8001b68:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	687a      	ldr	r2, [r7, #4]
 8001b6e:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	68ba      	ldr	r2, [r7, #8]
 8001b74:	2100      	movs	r1, #0
 8001b76:	68f8      	ldr	r0, [r7, #12]
 8001b78:	f000 f9ed 	bl	8001f56 <USBD_LL_Transmit>

  return USBD_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}

08001b86 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8001b86:	b580      	push	{r7, lr}
 8001b88:	b084      	sub	sp, #16
 8001b8a:	af00      	add	r7, sp, #0
 8001b8c:	60f8      	str	r0, [r7, #12]
 8001b8e:	60b9      	str	r1, [r7, #8]
 8001b90:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	68ba      	ldr	r2, [r7, #8]
 8001b96:	2100      	movs	r1, #0
 8001b98:	68f8      	ldr	r0, [r7, #12]
 8001b9a:	f000 f9dc 	bl	8001f56 <USBD_LL_Transmit>

  return USBD_OK;
 8001b9e:	2300      	movs	r3, #0
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	3710      	adds	r7, #16
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	bd80      	pop	{r7, pc}

08001ba8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b084      	sub	sp, #16
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	60f8      	str	r0, [r7, #12]
 8001bb0:	60b9      	str	r1, [r7, #8]
 8001bb2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	68ba      	ldr	r2, [r7, #8]
 8001bb8:	2100      	movs	r1, #0
 8001bba:	68f8      	ldr	r0, [r7, #12]
 8001bbc:	f000 f9ec 	bl	8001f98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001bc0:	2300      	movs	r3, #0
}
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	3710      	adds	r7, #16
 8001bc6:	46bd      	mov	sp, r7
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	b082      	sub	sp, #8
 8001bce:	af00      	add	r7, sp, #0
 8001bd0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8001bd2:	687b      	ldr	r3, [r7, #4]
 8001bd4:	2204      	movs	r2, #4
 8001bd6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8001bda:	2300      	movs	r3, #0
 8001bdc:	2200      	movs	r2, #0
 8001bde:	2100      	movs	r1, #0
 8001be0:	6878      	ldr	r0, [r7, #4]
 8001be2:	f000 f9b8 	bl	8001f56 <USBD_LL_Transmit>

  return USBD_OK;
 8001be6:	2300      	movs	r3, #0
}
 8001be8:	4618      	mov	r0, r3
 8001bea:	3708      	adds	r7, #8
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	2205      	movs	r2, #5
 8001bfc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8001c00:	2300      	movs	r3, #0
 8001c02:	2200      	movs	r2, #0
 8001c04:	2100      	movs	r1, #0
 8001c06:	6878      	ldr	r0, [r7, #4]
 8001c08:	f000 f9c6 	bl	8001f98 <USBD_LL_PrepareReceive>

  return USBD_OK;
 8001c0c:	2300      	movs	r3, #0
}
 8001c0e:	4618      	mov	r0, r3
 8001c10:	3708      	adds	r7, #8
 8001c12:	46bd      	mov	sp, r7
 8001c14:	bd80      	pop	{r7, pc}

08001c16 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001c16:	b580      	push	{r7, lr}
 8001c18:	b082      	sub	sp, #8
 8001c1a:	af00      	add	r7, sp, #0
 8001c1c:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8001c1e:	687b      	ldr	r3, [r7, #4]
 8001c20:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001c2a:	4619      	mov	r1, r3
 8001c2c:	4610      	mov	r0, r2
 8001c2e:	f7fe fe56 	bl	80008de <USBD_LL_SetupStage>
}
 8001c32:	bf00      	nop
 8001c34:	3708      	adds	r7, #8
 8001c36:	46bd      	mov	sp, r7
 8001c38:	bd80      	pop	{r7, pc}

08001c3a <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001c3a:	b580      	push	{r7, lr}
 8001c3c:	b082      	sub	sp, #8
 8001c3e:	af00      	add	r7, sp, #0
 8001c40:	6078      	str	r0, [r7, #4]
 8001c42:	460b      	mov	r3, r1
 8001c44:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8001c4c:	78fa      	ldrb	r2, [r7, #3]
 8001c4e:	6879      	ldr	r1, [r7, #4]
 8001c50:	4613      	mov	r3, r2
 8001c52:	00db      	lsls	r3, r3, #3
 8001c54:	4413      	add	r3, r2
 8001c56:	009b      	lsls	r3, r3, #2
 8001c58:	440b      	add	r3, r1
 8001c5a:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001c5e:	681a      	ldr	r2, [r3, #0]
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	4619      	mov	r1, r3
 8001c64:	f7fe fe90 	bl	8000988 <USBD_LL_DataOutStage>
}
 8001c68:	bf00      	nop
 8001c6a:	3708      	adds	r7, #8
 8001c6c:	46bd      	mov	sp, r7
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]
 8001c78:	460b      	mov	r3, r1
 8001c7a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 8001c82:	78fa      	ldrb	r2, [r7, #3]
 8001c84:	6879      	ldr	r1, [r7, #4]
 8001c86:	4613      	mov	r3, r2
 8001c88:	00db      	lsls	r3, r3, #3
 8001c8a:	4413      	add	r3, r2
 8001c8c:	009b      	lsls	r3, r3, #2
 8001c8e:	440b      	add	r3, r1
 8001c90:	3320      	adds	r3, #32
 8001c92:	681a      	ldr	r2, [r3, #0]
 8001c94:	78fb      	ldrb	r3, [r7, #3]
 8001c96:	4619      	mov	r1, r3
 8001c98:	f7fe ff29 	bl	8000aee <USBD_LL_DataInStage>
}
 8001c9c:	bf00      	nop
 8001c9e:	3708      	adds	r7, #8
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
 8001caa:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001cb2:	4618      	mov	r0, r3
 8001cb4:	f7ff f863 	bl	8000d7e <USBD_LL_SOF>
}
 8001cb8:	bf00      	nop
 8001cba:	3708      	adds	r7, #8
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}

08001cc0 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001cc0:	b580      	push	{r7, lr}
 8001cc2:	b084      	sub	sp, #16
 8001cc4:	af00      	add	r7, sp, #0
 8001cc6:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8001ccc:	687b      	ldr	r3, [r7, #4]
 8001cce:	79db      	ldrb	r3, [r3, #7]
 8001cd0:	2b00      	cmp	r3, #0
 8001cd2:	d102      	bne.n	8001cda <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8001cd4:	2300      	movs	r3, #0
 8001cd6:	73fb      	strb	r3, [r7, #15]
 8001cd8:	e008      	b.n	8001cec <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	79db      	ldrb	r3, [r3, #7]
 8001cde:	2b02      	cmp	r3, #2
 8001ce0:	d102      	bne.n	8001ce8 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8001ce2:	2301      	movs	r3, #1
 8001ce4:	73fb      	strb	r3, [r7, #15]
 8001ce6:	e001      	b.n	8001cec <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8001ce8:	f000 fbe8 	bl	80024bc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001cf2:	7bfa      	ldrb	r2, [r7, #15]
 8001cf4:	4611      	mov	r1, r2
 8001cf6:	4618      	mov	r0, r3
 8001cf8:	f7fe fffd 	bl	8000cf6 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001d02:	4618      	mov	r0, r3
 8001d04:	f7fe ffa5 	bl	8000c52 <USBD_LL_Reset>
}
 8001d08:	bf00      	nop
 8001d0a:	3710      	adds	r7, #16
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}

08001d10 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b082      	sub	sp, #8
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001d1e:	4618      	mov	r0, r3
 8001d20:	f7fe fff9 	bl	8000d16 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	681b      	ldr	r3, [r3, #0]
 8001d28:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	687a      	ldr	r2, [r7, #4]
 8001d30:	6812      	ldr	r2, [r2, #0]
 8001d32:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8001d36:	f043 0301 	orr.w	r3, r3, #1
 8001d3a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8001d3c:	687b      	ldr	r3, [r7, #4]
 8001d3e:	7adb      	ldrb	r3, [r3, #11]
 8001d40:	2b00      	cmp	r3, #0
 8001d42:	d005      	beq.n	8001d50 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8001d44:	4b04      	ldr	r3, [pc, #16]	@ (8001d58 <HAL_PCD_SuspendCallback+0x48>)
 8001d46:	691b      	ldr	r3, [r3, #16]
 8001d48:	4a03      	ldr	r2, [pc, #12]	@ (8001d58 <HAL_PCD_SuspendCallback+0x48>)
 8001d4a:	f043 0306 	orr.w	r3, r3, #6
 8001d4e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8001d50:	bf00      	nop
 8001d52:	3708      	adds	r7, #8
 8001d54:	46bd      	mov	sp, r7
 8001d56:	bd80      	pop	{r7, pc}
 8001d58:	e000ed00 	.word	0xe000ed00

08001d5c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	b082      	sub	sp, #8
 8001d60:	af00      	add	r7, sp, #0
 8001d62:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001d6a:	4618      	mov	r0, r3
 8001d6c:	f7fe ffef 	bl	8000d4e <USBD_LL_Resume>
}
 8001d70:	bf00      	nop
 8001d72:	3708      	adds	r7, #8
 8001d74:	46bd      	mov	sp, r7
 8001d76:	bd80      	pop	{r7, pc}

08001d78 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001d78:	b580      	push	{r7, lr}
 8001d7a:	b082      	sub	sp, #8
 8001d7c:	af00      	add	r7, sp, #0
 8001d7e:	6078      	str	r0, [r7, #4]
 8001d80:	460b      	mov	r3, r1
 8001d82:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001d8a:	78fa      	ldrb	r2, [r7, #3]
 8001d8c:	4611      	mov	r1, r2
 8001d8e:	4618      	mov	r0, r3
 8001d90:	f7ff f847 	bl	8000e22 <USBD_LL_IsoOUTIncomplete>
}
 8001d94:	bf00      	nop
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}

08001d9c <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b082      	sub	sp, #8
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
 8001da4:	460b      	mov	r3, r1
 8001da6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001dae:	78fa      	ldrb	r2, [r7, #3]
 8001db0:	4611      	mov	r1, r2
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7ff f803 	bl	8000dbe <USBD_LL_IsoINIncomplete>
}
 8001db8:	bf00      	nop
 8001dba:	3708      	adds	r7, #8
 8001dbc:	46bd      	mov	sp, r7
 8001dbe:	bd80      	pop	{r7, pc}

08001dc0 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001dce:	4618      	mov	r0, r3
 8001dd0:	f7ff f859 	bl	8000e86 <USBD_LL_DevConnected>
}
 8001dd4:	bf00      	nop
 8001dd6:	3708      	adds	r7, #8
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bd80      	pop	{r7, pc}

08001ddc <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8001ddc:	b580      	push	{r7, lr}
 8001dde:	b082      	sub	sp, #8
 8001de0:	af00      	add	r7, sp, #0
 8001de2:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8001dea:	4618      	mov	r0, r3
 8001dec:	f7ff f856 	bl	8000e9c <USBD_LL_DevDisconnected>
}
 8001df0:	bf00      	nop
 8001df2:	3708      	adds	r7, #8
 8001df4:	46bd      	mov	sp, r7
 8001df6:	bd80      	pop	{r7, pc}

08001df8 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b084      	sub	sp, #16
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
 8001e00:	4608      	mov	r0, r1
 8001e02:	4611      	mov	r1, r2
 8001e04:	461a      	mov	r2, r3
 8001e06:	4603      	mov	r3, r0
 8001e08:	70fb      	strb	r3, [r7, #3]
 8001e0a:	460b      	mov	r3, r1
 8001e0c:	70bb      	strb	r3, [r7, #2]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001e12:	2300      	movs	r3, #0
 8001e14:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001e16:	2300      	movs	r3, #0
 8001e18:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8001e20:	78bb      	ldrb	r3, [r7, #2]
 8001e22:	883a      	ldrh	r2, [r7, #0]
 8001e24:	78f9      	ldrb	r1, [r7, #3]
 8001e26:	f002 fc08 	bl	800463a <HAL_PCD_EP_Open>
 8001e2a:	4603      	mov	r3, r0
 8001e2c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001e2e:	7bfb      	ldrb	r3, [r7, #15]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f000 f921 	bl	8002078 <USBD_Get_USB_Status>
 8001e36:	4603      	mov	r3, r0
 8001e38:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8001e3a:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3710      	adds	r7, #16
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bd80      	pop	{r7, pc}

08001e44 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8001e44:	b580      	push	{r7, lr}
 8001e46:	b084      	sub	sp, #16
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	6078      	str	r0, [r7, #4]
 8001e4c:	460b      	mov	r3, r1
 8001e4e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001e50:	2300      	movs	r3, #0
 8001e52:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001e54:	2300      	movs	r3, #0
 8001e56:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001e5e:	78fa      	ldrb	r2, [r7, #3]
 8001e60:	4611      	mov	r1, r2
 8001e62:	4618      	mov	r0, r3
 8001e64:	f002 fcc8 	bl	80047f8 <HAL_PCD_EP_SetStall>
 8001e68:	4603      	mov	r3, r0
 8001e6a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001e6c:	7bfb      	ldrb	r3, [r7, #15]
 8001e6e:	4618      	mov	r0, r3
 8001e70:	f000 f902 	bl	8002078 <USBD_Get_USB_Status>
 8001e74:	4603      	mov	r3, r0
 8001e76:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8001e78:	7bbb      	ldrb	r3, [r7, #14]
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3710      	adds	r7, #16
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bd80      	pop	{r7, pc}

08001e82 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8001e82:	b580      	push	{r7, lr}
 8001e84:	b084      	sub	sp, #16
 8001e86:	af00      	add	r7, sp, #0
 8001e88:	6078      	str	r0, [r7, #4]
 8001e8a:	460b      	mov	r3, r1
 8001e8c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001e8e:	2300      	movs	r3, #0
 8001e90:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001e92:	2300      	movs	r3, #0
 8001e94:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001e9c:	78fa      	ldrb	r2, [r7, #3]
 8001e9e:	4611      	mov	r1, r2
 8001ea0:	4618      	mov	r0, r3
 8001ea2:	f002 fd0c 	bl	80048be <HAL_PCD_EP_ClrStall>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001eaa:	7bfb      	ldrb	r3, [r7, #15]
 8001eac:	4618      	mov	r0, r3
 8001eae:	f000 f8e3 	bl	8002078 <USBD_Get_USB_Status>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8001eb6:	7bbb      	ldrb	r3, [r7, #14]
}
 8001eb8:	4618      	mov	r0, r3
 8001eba:	3710      	adds	r7, #16
 8001ebc:	46bd      	mov	sp, r7
 8001ebe:	bd80      	pop	{r7, pc}

08001ec0 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8001ec0:	b480      	push	{r7}
 8001ec2:	b085      	sub	sp, #20
 8001ec4:	af00      	add	r7, sp, #0
 8001ec6:	6078      	str	r0, [r7, #4]
 8001ec8:	460b      	mov	r3, r1
 8001eca:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001ed2:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8001ed4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001ed8:	2b00      	cmp	r3, #0
 8001eda:	da0b      	bge.n	8001ef4 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8001edc:	78fb      	ldrb	r3, [r7, #3]
 8001ede:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001ee2:	68f9      	ldr	r1, [r7, #12]
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	440b      	add	r3, r1
 8001eee:	3316      	adds	r3, #22
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	e00b      	b.n	8001f0c <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8001ef4:	78fb      	ldrb	r3, [r7, #3]
 8001ef6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8001efa:	68f9      	ldr	r1, [r7, #12]
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4413      	add	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	440b      	add	r3, r1
 8001f06:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8001f0a:	781b      	ldrb	r3, [r3, #0]
  }
}
 8001f0c:	4618      	mov	r0, r3
 8001f0e:	3714      	adds	r7, #20
 8001f10:	46bd      	mov	sp, r7
 8001f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f16:	4770      	bx	lr

08001f18 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b084      	sub	sp, #16
 8001f1c:	af00      	add	r7, sp, #0
 8001f1e:	6078      	str	r0, [r7, #4]
 8001f20:	460b      	mov	r3, r1
 8001f22:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001f24:	2300      	movs	r3, #0
 8001f26:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001f28:	2300      	movs	r3, #0
 8001f2a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8001f32:	78fa      	ldrb	r2, [r7, #3]
 8001f34:	4611      	mov	r1, r2
 8001f36:	4618      	mov	r0, r3
 8001f38:	f002 fb5b 	bl	80045f2 <HAL_PCD_SetAddress>
 8001f3c:	4603      	mov	r3, r0
 8001f3e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001f40:	7bfb      	ldrb	r3, [r7, #15]
 8001f42:	4618      	mov	r0, r3
 8001f44:	f000 f898 	bl	8002078 <USBD_Get_USB_Status>
 8001f48:	4603      	mov	r3, r0
 8001f4a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8001f4c:	7bbb      	ldrb	r3, [r7, #14]
}
 8001f4e:	4618      	mov	r0, r3
 8001f50:	3710      	adds	r7, #16
 8001f52:	46bd      	mov	sp, r7
 8001f54:	bd80      	pop	{r7, pc}

08001f56 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8001f56:	b580      	push	{r7, lr}
 8001f58:	b086      	sub	sp, #24
 8001f5a:	af00      	add	r7, sp, #0
 8001f5c:	60f8      	str	r0, [r7, #12]
 8001f5e:	607a      	str	r2, [r7, #4]
 8001f60:	603b      	str	r3, [r7, #0]
 8001f62:	460b      	mov	r3, r1
 8001f64:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001f66:	2300      	movs	r3, #0
 8001f68:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8001f6e:	68fb      	ldr	r3, [r7, #12]
 8001f70:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8001f74:	7af9      	ldrb	r1, [r7, #11]
 8001f76:	683b      	ldr	r3, [r7, #0]
 8001f78:	687a      	ldr	r2, [r7, #4]
 8001f7a:	f002 fc03 	bl	8004784 <HAL_PCD_EP_Transmit>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001f82:	7dfb      	ldrb	r3, [r7, #23]
 8001f84:	4618      	mov	r0, r3
 8001f86:	f000 f877 	bl	8002078 <USBD_Get_USB_Status>
 8001f8a:	4603      	mov	r3, r0
 8001f8c:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8001f8e:	7dbb      	ldrb	r3, [r7, #22]
}
 8001f90:	4618      	mov	r0, r3
 8001f92:	3718      	adds	r7, #24
 8001f94:	46bd      	mov	sp, r7
 8001f96:	bd80      	pop	{r7, pc}

08001f98 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b086      	sub	sp, #24
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	60f8      	str	r0, [r7, #12]
 8001fa0:	607a      	str	r2, [r7, #4]
 8001fa2:	603b      	str	r3, [r7, #0]
 8001fa4:	460b      	mov	r3, r1
 8001fa6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8001fac:	2300      	movs	r3, #0
 8001fae:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8001fb6:	7af9      	ldrb	r1, [r7, #11]
 8001fb8:	683b      	ldr	r3, [r7, #0]
 8001fba:	687a      	ldr	r2, [r7, #4]
 8001fbc:	f002 fba7 	bl	800470e <HAL_PCD_EP_Receive>
 8001fc0:	4603      	mov	r3, r0
 8001fc2:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8001fc4:	7dfb      	ldrb	r3, [r7, #23]
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	f000 f856 	bl	8002078 <USBD_Get_USB_Status>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8001fd0:	7dbb      	ldrb	r3, [r7, #22]
}
 8001fd2:	4618      	mov	r0, r3
 8001fd4:	3718      	adds	r7, #24
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	bd80      	pop	{r7, pc}
	...

08001fdc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b082      	sub	sp, #8
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	6078      	str	r0, [r7, #4]
 8001fe4:	460b      	mov	r3, r1
 8001fe6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8001fe8:	78fb      	ldrb	r3, [r7, #3]
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d002      	beq.n	8001ff4 <HAL_PCDEx_LPM_Callback+0x18>
 8001fee:	2b01      	cmp	r3, #1
 8001ff0:	d01f      	beq.n	8002032 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8001ff2:	e03b      	b.n	800206c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	7adb      	ldrb	r3, [r3, #11]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d007      	beq.n	800200c <HAL_PCDEx_LPM_Callback+0x30>
      SystemClock_Config();
 8001ffc:	f000 f886 	bl	800210c <SystemClock_Config>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8002000:	4b1c      	ldr	r3, [pc, #112]	@ (8002074 <HAL_PCDEx_LPM_Callback+0x98>)
 8002002:	691b      	ldr	r3, [r3, #16]
 8002004:	4a1b      	ldr	r2, [pc, #108]	@ (8002074 <HAL_PCDEx_LPM_Callback+0x98>)
 8002006:	f023 0306 	bic.w	r3, r3, #6
 800200a:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	687a      	ldr	r2, [r7, #4]
 8002018:	6812      	ldr	r2, [r2, #0]
 800201a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800201e:	f023 0301 	bic.w	r3, r3, #1
 8002022:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800202a:	4618      	mov	r0, r3
 800202c:	f7fe fe8f 	bl	8000d4e <USBD_LL_Resume>
    break;
 8002030:	e01c      	b.n	800206c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	687a      	ldr	r2, [r7, #4]
 800203e:	6812      	ldr	r2, [r2, #0]
 8002040:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8002044:	f043 0301 	orr.w	r3, r3, #1
 8002048:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fe60 	bl	8000d16 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	7adb      	ldrb	r3, [r3, #11]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d005      	beq.n	800206a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800205e:	4b05      	ldr	r3, [pc, #20]	@ (8002074 <HAL_PCDEx_LPM_Callback+0x98>)
 8002060:	691b      	ldr	r3, [r3, #16]
 8002062:	4a04      	ldr	r2, [pc, #16]	@ (8002074 <HAL_PCDEx_LPM_Callback+0x98>)
 8002064:	f043 0306 	orr.w	r3, r3, #6
 8002068:	6113      	str	r3, [r2, #16]
    break;
 800206a:	bf00      	nop
}
 800206c:	bf00      	nop
 800206e:	3708      	adds	r7, #8
 8002070:	46bd      	mov	sp, r7
 8002072:	bd80      	pop	{r7, pc}
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8002078:	b480      	push	{r7}
 800207a:	b085      	sub	sp, #20
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8002082:	2300      	movs	r3, #0
 8002084:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8002086:	79fb      	ldrb	r3, [r7, #7]
 8002088:	2b03      	cmp	r3, #3
 800208a:	d817      	bhi.n	80020bc <USBD_Get_USB_Status+0x44>
 800208c:	a201      	add	r2, pc, #4	@ (adr r2, 8002094 <USBD_Get_USB_Status+0x1c>)
 800208e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002092:	bf00      	nop
 8002094:	080020a5 	.word	0x080020a5
 8002098:	080020ab 	.word	0x080020ab
 800209c:	080020b1 	.word	0x080020b1
 80020a0:	080020b7 	.word	0x080020b7
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
    break;
 80020a8:	e00b      	b.n	80020c2 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80020aa:	2303      	movs	r3, #3
 80020ac:	73fb      	strb	r3, [r7, #15]
    break;
 80020ae:	e008      	b.n	80020c2 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80020b0:	2301      	movs	r3, #1
 80020b2:	73fb      	strb	r3, [r7, #15]
    break;
 80020b4:	e005      	b.n	80020c2 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80020b6:	2303      	movs	r3, #3
 80020b8:	73fb      	strb	r3, [r7, #15]
    break;
 80020ba:	e002      	b.n	80020c2 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80020bc:	2303      	movs	r3, #3
 80020be:	73fb      	strb	r3, [r7, #15]
    break;
 80020c0:	bf00      	nop
  }
  return usb_status;
 80020c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80020c4:	4618      	mov	r0, r3
 80020c6:	3714      	adds	r7, #20
 80020c8:	46bd      	mov	sp, r7
 80020ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ce:	4770      	bx	lr

080020d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80020d4:	f000 fb76 	bl	80027c4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80020d8:	f000 f818 	bl	800210c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80020dc:	f000 f926 	bl	800232c <MX_GPIO_Init>
  MX_I2C1_Init();
 80020e0:	f000 f874 	bl	80021cc <MX_I2C1_Init>
  MX_TIM3_Init();
 80020e4:	f000 f8b2 	bl	800224c <MX_TIM3_Init>
  //MX_USB_OTG_HS_PCD_Init();
  /* USER CODE BEGIN 2 */
  AT24C32_Initialization(&at24c32, &hi2c1);
 80020e8:	4905      	ldr	r1, [pc, #20]	@ (8002100 <main+0x30>)
 80020ea:	4806      	ldr	r0, [pc, #24]	@ (8002104 <main+0x34>)
 80020ec:	f7fe f8d0 	bl	8000290 <AT24C32_Initialization>

  Bootloader_Init(&bootloaderCTX);
 80020f0:	4805      	ldr	r0, [pc, #20]	@ (8002108 <main+0x38>)
 80020f2:	f7fe f99d 	bl	8000430 <Bootloader_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Bootloader_Task(&bootloaderCTX);
 80020f6:	4804      	ldr	r0, [pc, #16]	@ (8002108 <main+0x38>)
 80020f8:	f7fe f9dc 	bl	80004b4 <Bootloader_Task>
 80020fc:	e7fb      	b.n	80020f6 <main+0x26>
 80020fe:	bf00      	nop
 8002100:	2000002c 	.word	0x2000002c
 8002104:	200005b0 	.word	0x200005b0
 8002108:	200005b8 	.word	0x200005b8

0800210c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	b09e      	sub	sp, #120	@ 0x78
 8002110:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002112:	f107 0318 	add.w	r3, r7, #24
 8002116:	2260      	movs	r2, #96	@ 0x60
 8002118:	2100      	movs	r1, #0
 800211a:	4618      	mov	r0, r3
 800211c:	f006 ffe0 	bl	80090e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002120:	463b      	mov	r3, r7
 8002122:	2200      	movs	r2, #0
 8002124:	601a      	str	r2, [r3, #0]
 8002126:	605a      	str	r2, [r3, #4]
 8002128:	609a      	str	r2, [r3, #8]
 800212a:	60da      	str	r2, [r3, #12]
 800212c:	611a      	str	r2, [r3, #16]
 800212e:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8002130:	f44f 3040 	mov.w	r0, #196608	@ 0x30000
 8002134:	f002 fe04 	bl	8004d40 <HAL_PWREx_ControlVoltageScaling>
 8002138:	4603      	mov	r3, r0
 800213a:	2b00      	cmp	r3, #0
 800213c:	d001      	beq.n	8002142 <SystemClock_Config+0x36>
  {
    Error_Handler();
 800213e:	f000 f9bd 	bl	80024bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_MSI;
 8002142:	2311      	movs	r3, #17
 8002144:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002146:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800214a:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800214c:	2301      	movs	r3, #1
 800214e:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8002150:	2310      	movs	r3, #16
 8002152:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8002154:	2300      	movs	r3, #0
 8002156:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002158:	2302      	movs	r3, #2
 800215a:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800215c:	2301      	movs	r3, #1
 800215e:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8002160:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8002164:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8002166:	2303      	movs	r3, #3
 8002168:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 10;
 800216a:	230a      	movs	r3, #10
 800216c:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 800216e:	2302      	movs	r3, #2
 8002170:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8002172:	2302      	movs	r3, #2
 8002174:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 1;
 8002176:	2301      	movs	r3, #1
 8002178:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 800217a:	230c      	movs	r3, #12
 800217c:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 800217e:	2300      	movs	r3, #0
 8002180:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002182:	f107 0318 	add.w	r3, r7, #24
 8002186:	4618      	mov	r0, r3
 8002188:	f002 fe76 	bl	8004e78 <HAL_RCC_OscConfig>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8002192:	f000 f993 	bl	80024bc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002196:	231f      	movs	r3, #31
 8002198:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800219a:	2303      	movs	r3, #3
 800219c:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800219e:	2300      	movs	r3, #0
 80021a0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80021a2:	2300      	movs	r3, #0
 80021a4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80021a6:	2300      	movs	r3, #0
 80021a8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 80021aa:	2300      	movs	r3, #0
 80021ac:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80021ae:	463b      	mov	r3, r7
 80021b0:	2104      	movs	r1, #4
 80021b2:	4618      	mov	r0, r3
 80021b4:	f003 fd3c 	bl	8005c30 <HAL_RCC_ClockConfig>
 80021b8:	4603      	mov	r3, r0
 80021ba:	2b00      	cmp	r3, #0
 80021bc:	d001      	beq.n	80021c2 <SystemClock_Config+0xb6>
  {
    Error_Handler();
 80021be:	f000 f97d 	bl	80024bc <Error_Handler>
  }
}
 80021c2:	bf00      	nop
 80021c4:	3778      	adds	r7, #120	@ 0x78
 80021c6:	46bd      	mov	sp, r7
 80021c8:	bd80      	pop	{r7, pc}
	...

080021cc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80021cc:	b580      	push	{r7, lr}
 80021ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80021d0:	4b1b      	ldr	r3, [pc, #108]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021d2:	4a1c      	ldr	r2, [pc, #112]	@ (8002244 <MX_I2C1_Init+0x78>)
 80021d4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x30909DEC;
 80021d6:	4b1a      	ldr	r3, [pc, #104]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021d8:	4a1b      	ldr	r2, [pc, #108]	@ (8002248 <MX_I2C1_Init+0x7c>)
 80021da:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 80021dc:	4b18      	ldr	r3, [pc, #96]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021de:	2200      	movs	r2, #0
 80021e0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80021e2:	4b17      	ldr	r3, [pc, #92]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021e4:	2201      	movs	r2, #1
 80021e6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80021e8:	4b15      	ldr	r3, [pc, #84]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021ea:	2200      	movs	r2, #0
 80021ec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 80021ee:	4b14      	ldr	r3, [pc, #80]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80021f4:	4b12      	ldr	r3, [pc, #72]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80021fa:	4b11      	ldr	r3, [pc, #68]	@ (8002240 <MX_I2C1_Init+0x74>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002200:	4b0f      	ldr	r3, [pc, #60]	@ (8002240 <MX_I2C1_Init+0x74>)
 8002202:	2200      	movs	r2, #0
 8002204:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8002206:	480e      	ldr	r0, [pc, #56]	@ (8002240 <MX_I2C1_Init+0x74>)
 8002208:	f000 ff4a 	bl	80030a0 <HAL_I2C_Init>
 800220c:	4603      	mov	r3, r0
 800220e:	2b00      	cmp	r3, #0
 8002210:	d001      	beq.n	8002216 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8002212:	f000 f953 	bl	80024bc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002216:	2100      	movs	r1, #0
 8002218:	4809      	ldr	r0, [pc, #36]	@ (8002240 <MX_I2C1_Init+0x74>)
 800221a:	f001 fc6b 	bl	8003af4 <HAL_I2CEx_ConfigAnalogFilter>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d001      	beq.n	8002228 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8002224:	f000 f94a 	bl	80024bc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8002228:	2100      	movs	r1, #0
 800222a:	4805      	ldr	r0, [pc, #20]	@ (8002240 <MX_I2C1_Init+0x74>)
 800222c:	f001 fcad 	bl	8003b8a <HAL_I2CEx_ConfigDigitalFilter>
 8002230:	4603      	mov	r3, r0
 8002232:	2b00      	cmp	r3, #0
 8002234:	d001      	beq.n	800223a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8002236:	f000 f941 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800223a:	bf00      	nop
 800223c:	bd80      	pop	{r7, pc}
 800223e:	bf00      	nop
 8002240:	2000002c 	.word	0x2000002c
 8002244:	40005400 	.word	0x40005400
 8002248:	30909dec 	.word	0x30909dec

0800224c <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 800224c:	b580      	push	{r7, lr}
 800224e:	b08a      	sub	sp, #40	@ 0x28
 8002250:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002252:	f107 031c 	add.w	r3, r7, #28
 8002256:	2200      	movs	r2, #0
 8002258:	601a      	str	r2, [r3, #0]
 800225a:	605a      	str	r2, [r3, #4]
 800225c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800225e:	463b      	mov	r3, r7
 8002260:	2200      	movs	r2, #0
 8002262:	601a      	str	r2, [r3, #0]
 8002264:	605a      	str	r2, [r3, #4]
 8002266:	609a      	str	r2, [r3, #8]
 8002268:	60da      	str	r2, [r3, #12]
 800226a:	611a      	str	r2, [r3, #16]
 800226c:	615a      	str	r2, [r3, #20]
 800226e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002270:	4b2c      	ldr	r3, [pc, #176]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002272:	4a2d      	ldr	r2, [pc, #180]	@ (8002328 <MX_TIM3_Init+0xdc>)
 8002274:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8002276:	4b2b      	ldr	r3, [pc, #172]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002278:	2200      	movs	r2, #0
 800227a:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 800227c:	4b29      	ldr	r3, [pc, #164]	@ (8002324 <MX_TIM3_Init+0xd8>)
 800227e:	2200      	movs	r2, #0
 8002280:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 255;
 8002282:	4b28      	ldr	r3, [pc, #160]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002284:	22ff      	movs	r2, #255	@ 0xff
 8002286:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002288:	4b26      	ldr	r3, [pc, #152]	@ (8002324 <MX_TIM3_Init+0xd8>)
 800228a:	2200      	movs	r2, #0
 800228c:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800228e:	4b25      	ldr	r3, [pc, #148]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002290:	2200      	movs	r2, #0
 8002292:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002294:	4823      	ldr	r0, [pc, #140]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002296:	f005 f84b 	bl	8007330 <HAL_TIM_PWM_Init>
 800229a:	4603      	mov	r3, r0
 800229c:	2b00      	cmp	r3, #0
 800229e:	d001      	beq.n	80022a4 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80022a0:	f000 f90c 	bl	80024bc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80022a4:	2300      	movs	r3, #0
 80022a6:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80022a8:	2300      	movs	r3, #0
 80022aa:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80022ac:	f107 031c 	add.w	r3, r7, #28
 80022b0:	4619      	mov	r1, r3
 80022b2:	481c      	ldr	r0, [pc, #112]	@ (8002324 <MX_TIM3_Init+0xd8>)
 80022b4:	f005 fe86 	bl	8007fc4 <HAL_TIMEx_MasterConfigSynchronization>
 80022b8:	4603      	mov	r3, r0
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d001      	beq.n	80022c2 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 80022be:	f000 f8fd 	bl	80024bc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80022c2:	2360      	movs	r3, #96	@ 0x60
 80022c4:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80022c6:	2300      	movs	r3, #0
 80022c8:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80022ca:	2300      	movs	r3, #0
 80022cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80022ce:	2300      	movs	r3, #0
 80022d0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80022d2:	463b      	mov	r3, r7
 80022d4:	2200      	movs	r2, #0
 80022d6:	4619      	mov	r1, r3
 80022d8:	4812      	ldr	r0, [pc, #72]	@ (8002324 <MX_TIM3_Init+0xd8>)
 80022da:	f005 f881 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 80022de:	4603      	mov	r3, r0
 80022e0:	2b00      	cmp	r3, #0
 80022e2:	d001      	beq.n	80022e8 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 80022e4:	f000 f8ea 	bl	80024bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80022e8:	463b      	mov	r3, r7
 80022ea:	2204      	movs	r2, #4
 80022ec:	4619      	mov	r1, r3
 80022ee:	480d      	ldr	r0, [pc, #52]	@ (8002324 <MX_TIM3_Init+0xd8>)
 80022f0:	f005 f876 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 80022f4:	4603      	mov	r3, r0
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d001      	beq.n	80022fe <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80022fa:	f000 f8df 	bl	80024bc <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80022fe:	463b      	mov	r3, r7
 8002300:	2208      	movs	r2, #8
 8002302:	4619      	mov	r1, r3
 8002304:	4807      	ldr	r0, [pc, #28]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002306:	f005 f86b 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 800230a:	4603      	mov	r3, r0
 800230c:	2b00      	cmp	r3, #0
 800230e:	d001      	beq.n	8002314 <MX_TIM3_Init+0xc8>
  {
    Error_Handler();
 8002310:	f000 f8d4 	bl	80024bc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8002314:	4803      	ldr	r0, [pc, #12]	@ (8002324 <MX_TIM3_Init+0xd8>)
 8002316:	f000 f97d 	bl	8002614 <HAL_TIM_MspPostInit>

}
 800231a:	bf00      	nop
 800231c:	3728      	adds	r7, #40	@ 0x28
 800231e:	46bd      	mov	sp, r7
 8002320:	bd80      	pop	{r7, pc}
 8002322:	bf00      	nop
 8002324:	20000080 	.word	0x20000080
 8002328:	40000400 	.word	0x40000400

0800232c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b08c      	sub	sp, #48	@ 0x30
 8002330:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002332:	f107 031c 	add.w	r3, r7, #28
 8002336:	2200      	movs	r2, #0
 8002338:	601a      	str	r2, [r3, #0]
 800233a:	605a      	str	r2, [r3, #4]
 800233c:	609a      	str	r2, [r3, #8]
 800233e:	60da      	str	r2, [r3, #12]
 8002340:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002342:	4b5a      	ldr	r3, [pc, #360]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002344:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002348:	4a58      	ldr	r2, [pc, #352]	@ (80024ac <MX_GPIO_Init+0x180>)
 800234a:	f043 0310 	orr.w	r3, r3, #16
 800234e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002352:	4b56      	ldr	r3, [pc, #344]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002354:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002358:	f003 0310 	and.w	r3, r3, #16
 800235c:	61bb      	str	r3, [r7, #24]
 800235e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002360:	4b52      	ldr	r3, [pc, #328]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002362:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002366:	4a51      	ldr	r2, [pc, #324]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002368:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800236c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002370:	4b4e      	ldr	r3, [pc, #312]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002372:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002376:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800237e:	4b4b      	ldr	r3, [pc, #300]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002380:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002384:	4a49      	ldr	r2, [pc, #292]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002386:	f043 0302 	orr.w	r3, r3, #2
 800238a:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800238e:	4b47      	ldr	r3, [pc, #284]	@ (80024ac <MX_GPIO_Init+0x180>)
 8002390:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002394:	f003 0302 	and.w	r3, r3, #2
 8002398:	613b      	str	r3, [r7, #16]
 800239a:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800239c:	4b43      	ldr	r3, [pc, #268]	@ (80024ac <MX_GPIO_Init+0x180>)
 800239e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023a2:	4a42      	ldr	r2, [pc, #264]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023a4:	f043 0308 	orr.w	r3, r3, #8
 80023a8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023ac:	4b3f      	ldr	r3, [pc, #252]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023b2:	f003 0308 	and.w	r3, r3, #8
 80023b6:	60fb      	str	r3, [r7, #12]
 80023b8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ba:	4b3c      	ldr	r3, [pc, #240]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023bc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023c0:	4a3a      	ldr	r2, [pc, #232]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023c2:	f043 0304 	orr.w	r3, r3, #4
 80023c6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023ca:	4b38      	ldr	r3, [pc, #224]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023d0:	f003 0304 	and.w	r3, r3, #4
 80023d4:	60bb      	str	r3, [r7, #8]
 80023d6:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d8:	4b34      	ldr	r3, [pc, #208]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023da:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023de:	4a33      	ldr	r2, [pc, #204]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023e0:	f043 0301 	orr.w	r3, r3, #1
 80023e4:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80023e8:	4b30      	ldr	r3, [pc, #192]	@ (80024ac <MX_GPIO_Init+0x180>)
 80023ea:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80023ee:	f003 0301 	and.w	r3, r3, #1
 80023f2:	607b      	str	r3, [r7, #4]
 80023f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin, GPIO_PIN_RESET);
 80023f6:	2200      	movs	r2, #0
 80023f8:	f240 210a 	movw	r1, #522	@ 0x20a
 80023fc:	482c      	ldr	r0, [pc, #176]	@ (80024b0 <MX_GPIO_Init+0x184>)
 80023fe:	f000 fe37 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, IMU_CS_Pin|IMU_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 8002402:	2200      	movs	r2, #0
 8002404:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8002408:	482a      	ldr	r0, [pc, #168]	@ (80024b4 <MX_GPIO_Init+0x188>)
 800240a:	f000 fe31 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MCU_EEPROM_VCC_ENABLE_GPIO_Port, MCU_EEPROM_VCC_ENABLE_Pin, GPIO_PIN_RESET);
 800240e:	2200      	movs	r2, #0
 8002410:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002414:	4828      	ldr	r0, [pc, #160]	@ (80024b8 <MX_GPIO_Init+0x18c>)
 8002416:	f000 fe2b 	bl	8003070 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : EEPROM_A2_Pin MCU_EEPROM_WP_Pin SYSTEM_SHUTDOWN_Pin */
  GPIO_InitStruct.Pin = EEPROM_A2_Pin|MCU_EEPROM_WP_Pin|SYSTEM_SHUTDOWN_Pin;
 800241a:	f240 230a 	movw	r3, #522	@ 0x20a
 800241e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002420:	2301      	movs	r3, #1
 8002422:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002424:	2300      	movs	r3, #0
 8002426:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002428:	2300      	movs	r3, #0
 800242a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800242c:	f107 031c 	add.w	r3, r7, #28
 8002430:	4619      	mov	r1, r3
 8002432:	481f      	ldr	r0, [pc, #124]	@ (80024b0 <MX_GPIO_Init+0x184>)
 8002434:	f000 fc3c 	bl	8002cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_CABLE_Pin */
  GPIO_InitStruct.Pin = USB_CABLE_Pin;
 8002438:	2302      	movs	r3, #2
 800243a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800243c:	2300      	movs	r3, #0
 800243e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002440:	2300      	movs	r3, #0
 8002442:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_CABLE_GPIO_Port, &GPIO_InitStruct);
 8002444:	f107 031c 	add.w	r3, r7, #28
 8002448:	4619      	mov	r1, r3
 800244a:	481a      	ldr	r0, [pc, #104]	@ (80024b4 <MX_GPIO_Init+0x188>)
 800244c:	f000 fc30 	bl	8002cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_PUSH_BUTTON_Pin */
  GPIO_InitStruct.Pin = MCU_PUSH_BUTTON_Pin;
 8002450:	2380      	movs	r3, #128	@ 0x80
 8002452:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002454:	2300      	movs	r3, #0
 8002456:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002458:	2300      	movs	r3, #0
 800245a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(MCU_PUSH_BUTTON_GPIO_Port, &GPIO_InitStruct);
 800245c:	f107 031c 	add.w	r3, r7, #28
 8002460:	4619      	mov	r1, r3
 8002462:	4813      	ldr	r0, [pc, #76]	@ (80024b0 <MX_GPIO_Init+0x184>)
 8002464:	f000 fc24 	bl	8002cb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : IMU_CS_Pin IMU_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = IMU_CS_Pin|IMU_VCC_ENABLE_Pin;
 8002468:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 800246c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800246e:	2301      	movs	r3, #1
 8002470:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002472:	2300      	movs	r3, #0
 8002474:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002476:	2300      	movs	r3, #0
 8002478:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800247a:	f107 031c 	add.w	r3, r7, #28
 800247e:	4619      	mov	r1, r3
 8002480:	480c      	ldr	r0, [pc, #48]	@ (80024b4 <MX_GPIO_Init+0x188>)
 8002482:	f000 fc15 	bl	8002cb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : MCU_EEPROM_VCC_ENABLE_Pin */
  GPIO_InitStruct.Pin = MCU_EEPROM_VCC_ENABLE_Pin;
 8002486:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800248a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800248c:	2301      	movs	r3, #1
 800248e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002490:	2300      	movs	r3, #0
 8002492:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002494:	2300      	movs	r3, #0
 8002496:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(MCU_EEPROM_VCC_ENABLE_GPIO_Port, &GPIO_InitStruct);
 8002498:	f107 031c 	add.w	r3, r7, #28
 800249c:	4619      	mov	r1, r3
 800249e:	4806      	ldr	r0, [pc, #24]	@ (80024b8 <MX_GPIO_Init+0x18c>)
 80024a0:	f000 fc06 	bl	8002cb0 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80024a4:	bf00      	nop
 80024a6:	3730      	adds	r7, #48	@ 0x30
 80024a8:	46bd      	mov	sp, r7
 80024aa:	bd80      	pop	{r7, pc}
 80024ac:	46020c00 	.word	0x46020c00
 80024b0:	42021000 	.word	0x42021000
 80024b4:	42020400 	.word	0x42020400
 80024b8:	42020c00 	.word	0x42020c00

080024bc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024bc:	b480      	push	{r7}
 80024be:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 80024c0:	b672      	cpsid	i
}
 80024c2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80024c4:	bf00      	nop
 80024c6:	e7fd      	b.n	80024c4 <Error_Handler+0x8>

080024c8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	b082      	sub	sp, #8
 80024cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 80024ce:	4b0a      	ldr	r3, [pc, #40]	@ (80024f8 <HAL_MspInit+0x30>)
 80024d0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024d4:	4a08      	ldr	r2, [pc, #32]	@ (80024f8 <HAL_MspInit+0x30>)
 80024d6:	f043 0304 	orr.w	r3, r3, #4
 80024da:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80024de:	4b06      	ldr	r3, [pc, #24]	@ (80024f8 <HAL_MspInit+0x30>)
 80024e0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80024e4:	f003 0304 	and.w	r3, r3, #4
 80024e8:	607b      	str	r3, [r7, #4]
 80024ea:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddUSB();
 80024ec:	f002 fcb4 	bl	8004e58 <HAL_PWREx_EnableVddUSB>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80024f0:	bf00      	nop
 80024f2:	3708      	adds	r7, #8
 80024f4:	46bd      	mov	sp, r7
 80024f6:	bd80      	pop	{r7, pc}
 80024f8:	46020c00 	.word	0x46020c00

080024fc <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80024fc:	b580      	push	{r7, lr}
 80024fe:	b0c0      	sub	sp, #256	@ 0x100
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002504:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002508:	2200      	movs	r2, #0
 800250a:	601a      	str	r2, [r3, #0]
 800250c:	605a      	str	r2, [r3, #4]
 800250e:	609a      	str	r2, [r3, #8]
 8002510:	60da      	str	r2, [r3, #12]
 8002512:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002514:	f107 0310 	add.w	r3, r7, #16
 8002518:	22d8      	movs	r2, #216	@ 0xd8
 800251a:	2100      	movs	r1, #0
 800251c:	4618      	mov	r0, r3
 800251e:	f006 fddf 	bl	80090e0 <memset>
  if(hi2c->Instance==I2C1)
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	681b      	ldr	r3, [r3, #0]
 8002526:	4a27      	ldr	r2, [pc, #156]	@ (80025c4 <HAL_I2C_MspInit+0xc8>)
 8002528:	4293      	cmp	r3, r2
 800252a:	d145      	bne.n	80025b8 <HAL_I2C_MspInit+0xbc>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800252c:	f04f 0240 	mov.w	r2, #64	@ 0x40
 8002530:	f04f 0300 	mov.w	r3, #0
 8002534:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8002538:	2300      	movs	r3, #0
 800253a:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800253c:	f107 0310 	add.w	r3, r7, #16
 8002540:	4618      	mov	r0, r3
 8002542:	f003 ff09 	bl	8006358 <HAL_RCCEx_PeriphCLKConfig>
 8002546:	4603      	mov	r3, r0
 8002548:	2b00      	cmp	r3, #0
 800254a:	d001      	beq.n	8002550 <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 800254c:	f7ff ffb6 	bl	80024bc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002550:	4b1d      	ldr	r3, [pc, #116]	@ (80025c8 <HAL_I2C_MspInit+0xcc>)
 8002552:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002556:	4a1c      	ldr	r2, [pc, #112]	@ (80025c8 <HAL_I2C_MspInit+0xcc>)
 8002558:	f043 0302 	orr.w	r3, r3, #2
 800255c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002560:	4b19      	ldr	r3, [pc, #100]	@ (80025c8 <HAL_I2C_MspInit+0xcc>)
 8002562:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800256e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002572:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002576:	2312      	movs	r3, #18
 8002578:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800257c:	2300      	movs	r3, #0
 800257e:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002582:	2300      	movs	r3, #0
 8002584:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002588:	2304      	movs	r3, #4
 800258a:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800258e:	f107 03ec 	add.w	r3, r7, #236	@ 0xec
 8002592:	4619      	mov	r1, r3
 8002594:	480d      	ldr	r0, [pc, #52]	@ (80025cc <HAL_I2C_MspInit+0xd0>)
 8002596:	f000 fb8b 	bl	8002cb0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800259a:	4b0b      	ldr	r3, [pc, #44]	@ (80025c8 <HAL_I2C_MspInit+0xcc>)
 800259c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025a0:	4a09      	ldr	r2, [pc, #36]	@ (80025c8 <HAL_I2C_MspInit+0xcc>)
 80025a2:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80025a6:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80025aa:	4b07      	ldr	r3, [pc, #28]	@ (80025c8 <HAL_I2C_MspInit+0xcc>)
 80025ac:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025b0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80025b4:	60bb      	str	r3, [r7, #8]
 80025b6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80025b8:	bf00      	nop
 80025ba:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80025be:	46bd      	mov	sp, r7
 80025c0:	bd80      	pop	{r7, pc}
 80025c2:	bf00      	nop
 80025c4:	40005400 	.word	0x40005400
 80025c8:	46020c00 	.word	0x46020c00
 80025cc:	42020400 	.word	0x42020400

080025d0 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b085      	sub	sp, #20
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	681b      	ldr	r3, [r3, #0]
 80025dc:	4a0b      	ldr	r2, [pc, #44]	@ (800260c <HAL_TIM_PWM_MspInit+0x3c>)
 80025de:	4293      	cmp	r3, r2
 80025e0:	d10e      	bne.n	8002600 <HAL_TIM_PWM_MspInit+0x30>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80025e2:	4b0b      	ldr	r3, [pc, #44]	@ (8002610 <HAL_TIM_PWM_MspInit+0x40>)
 80025e4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025e8:	4a09      	ldr	r2, [pc, #36]	@ (8002610 <HAL_TIM_PWM_MspInit+0x40>)
 80025ea:	f043 0302 	orr.w	r3, r3, #2
 80025ee:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80025f2:	4b07      	ldr	r3, [pc, #28]	@ (8002610 <HAL_TIM_PWM_MspInit+0x40>)
 80025f4:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80025f8:	f003 0302 	and.w	r3, r3, #2
 80025fc:	60fb      	str	r3, [r7, #12]
 80025fe:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8002600:	bf00      	nop
 8002602:	3714      	adds	r7, #20
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr
 800260c:	40000400 	.word	0x40000400
 8002610:	46020c00 	.word	0x46020c00

08002614 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b088      	sub	sp, #32
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800261c:	f107 030c 	add.w	r3, r7, #12
 8002620:	2200      	movs	r2, #0
 8002622:	601a      	str	r2, [r3, #0]
 8002624:	605a      	str	r2, [r3, #4]
 8002626:	609a      	str	r2, [r3, #8]
 8002628:	60da      	str	r2, [r3, #12]
 800262a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	4a13      	ldr	r2, [pc, #76]	@ (8002680 <HAL_TIM_MspPostInit+0x6c>)
 8002632:	4293      	cmp	r3, r2
 8002634:	d11f      	bne.n	8002676 <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002636:	4b13      	ldr	r3, [pc, #76]	@ (8002684 <HAL_TIM_MspPostInit+0x70>)
 8002638:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800263c:	4a11      	ldr	r2, [pc, #68]	@ (8002684 <HAL_TIM_MspPostInit+0x70>)
 800263e:	f043 0304 	orr.w	r3, r3, #4
 8002642:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002646:	4b0f      	ldr	r3, [pc, #60]	@ (8002684 <HAL_TIM_MspPostInit+0x70>)
 8002648:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800264c:	f003 0304 	and.w	r3, r3, #4
 8002650:	60bb      	str	r3, [r7, #8]
 8002652:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PC6     ------> TIM3_CH1
    PC7     ------> TIM3_CH2
    PC8     ------> TIM3_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8;
 8002654:	f44f 73e0 	mov.w	r3, #448	@ 0x1c0
 8002658:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800265a:	2302      	movs	r3, #2
 800265c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800265e:	2300      	movs	r3, #0
 8002660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002662:	2300      	movs	r3, #0
 8002664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002666:	2302      	movs	r3, #2
 8002668:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800266a:	f107 030c 	add.w	r3, r7, #12
 800266e:	4619      	mov	r1, r3
 8002670:	4805      	ldr	r0, [pc, #20]	@ (8002688 <HAL_TIM_MspPostInit+0x74>)
 8002672:	f000 fb1d 	bl	8002cb0 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002676:	bf00      	nop
 8002678:	3720      	adds	r7, #32
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	40000400 	.word	0x40000400
 8002684:	46020c00 	.word	0x46020c00
 8002688:	42020800 	.word	0x42020800

0800268c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800268c:	b480      	push	{r7}
 800268e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002690:	bf00      	nop
 8002692:	e7fd      	b.n	8002690 <NMI_Handler+0x4>

08002694 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002698:	bf00      	nop
 800269a:	e7fd      	b.n	8002698 <HardFault_Handler+0x4>

0800269c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800269c:	b480      	push	{r7}
 800269e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80026a0:	bf00      	nop
 80026a2:	e7fd      	b.n	80026a0 <MemManage_Handler+0x4>

080026a4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80026a4:	b480      	push	{r7}
 80026a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80026a8:	bf00      	nop
 80026aa:	e7fd      	b.n	80026a8 <BusFault_Handler+0x4>

080026ac <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80026ac:	b480      	push	{r7}
 80026ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80026b0:	bf00      	nop
 80026b2:	e7fd      	b.n	80026b0 <UsageFault_Handler+0x4>

080026b4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80026b4:	b480      	push	{r7}
 80026b6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80026b8:	bf00      	nop
 80026ba:	46bd      	mov	sp, r7
 80026bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c0:	4770      	bx	lr

080026c2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80026c2:	b480      	push	{r7}
 80026c4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80026c6:	bf00      	nop
 80026c8:	46bd      	mov	sp, r7
 80026ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ce:	4770      	bx	lr

080026d0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80026d0:	b480      	push	{r7}
 80026d2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80026d4:	bf00      	nop
 80026d6:	46bd      	mov	sp, r7
 80026d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026dc:	4770      	bx	lr

080026de <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80026de:	b580      	push	{r7, lr}
 80026e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80026e2:	f000 f95d 	bl	80029a0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80026e6:	bf00      	nop
 80026e8:	bd80      	pop	{r7, pc}
	...

080026ec <OTG_HS_IRQHandler>:

/**
  * @brief This function handles USB OTG HS global interrupt.
  */
void OTG_HS_IRQHandler(void)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_HS_IRQn 0 */

  /* USER CODE END OTG_HS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_HS);
 80026f0:	4802      	ldr	r0, [pc, #8]	@ (80026fc <OTG_HS_IRQHandler+0x10>)
 80026f2:	f001 fa96 	bl	8003c22 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_HS_IRQn 1 */

  /* USER CODE END OTG_HS_IRQn 1 */
}
 80026f6:	bf00      	nop
 80026f8:	bd80      	pop	{r7, pc}
 80026fa:	bf00      	nop
 80026fc:	200000cc 	.word	0x200000cc

08002700 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002700:	b480      	push	{r7}
 8002702:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8002704:	4b18      	ldr	r3, [pc, #96]	@ (8002768 <SystemInit+0x68>)
 8002706:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800270a:	4a17      	ldr	r2, [pc, #92]	@ (8002768 <SystemInit+0x68>)
 800270c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002710:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 8002714:	4b15      	ldr	r3, [pc, #84]	@ (800276c <SystemInit+0x6c>)
 8002716:	2201      	movs	r2, #1
 8002718:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 800271a:	4b14      	ldr	r3, [pc, #80]	@ (800276c <SystemInit+0x6c>)
 800271c:	2200      	movs	r2, #0
 800271e:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 8002720:	4b12      	ldr	r3, [pc, #72]	@ (800276c <SystemInit+0x6c>)
 8002722:	2200      	movs	r2, #0
 8002724:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 8002726:	4b11      	ldr	r3, [pc, #68]	@ (800276c <SystemInit+0x6c>)
 8002728:	2200      	movs	r2, #0
 800272a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 800272c:	4b0f      	ldr	r3, [pc, #60]	@ (800276c <SystemInit+0x6c>)
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a0e      	ldr	r2, [pc, #56]	@ (800276c <SystemInit+0x6c>)
 8002732:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 8002736:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 800273a:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 800273c:	4b0b      	ldr	r3, [pc, #44]	@ (800276c <SystemInit+0x6c>)
 800273e:	2200      	movs	r2, #0
 8002740:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 8002742:	4b0a      	ldr	r3, [pc, #40]	@ (800276c <SystemInit+0x6c>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a09      	ldr	r2, [pc, #36]	@ (800276c <SystemInit+0x6c>)
 8002748:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800274c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 800274e:	4b07      	ldr	r3, [pc, #28]	@ (800276c <SystemInit+0x6c>)
 8002750:	2200      	movs	r2, #0
 8002752:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002754:	4b04      	ldr	r3, [pc, #16]	@ (8002768 <SystemInit+0x68>)
 8002756:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800275a:	609a      	str	r2, [r3, #8]
  #endif
}
 800275c:	bf00      	nop
 800275e:	46bd      	mov	sp, r7
 8002760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002764:	4770      	bx	lr
 8002766:	bf00      	nop
 8002768:	e000ed00 	.word	0xe000ed00
 800276c:	46020c00 	.word	0x46020c00

08002770 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 8002770:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027a8 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002774:	f7ff ffc4 	bl	8002700 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002778:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800277a:	e003      	b.n	8002784 <LoopCopyDataInit>

0800277c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800277c:	4b0b      	ldr	r3, [pc, #44]	@ (80027ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800277e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002780:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002782:	3104      	adds	r1, #4

08002784 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002784:	480a      	ldr	r0, [pc, #40]	@ (80027b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002786:	4b0b      	ldr	r3, [pc, #44]	@ (80027b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002788:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800278a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800278c:	d3f6      	bcc.n	800277c <CopyDataInit>
	ldr	r2, =_sbss
 800278e:	4a0a      	ldr	r2, [pc, #40]	@ (80027b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002790:	e002      	b.n	8002798 <LoopFillZerobss>

08002792 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002792:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002794:	f842 3b04 	str.w	r3, [r2], #4

08002798 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002798:	4b08      	ldr	r3, [pc, #32]	@ (80027bc <LoopForever+0x16>)
	cmp	r2, r3
 800279a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800279c:	d3f9      	bcc.n	8002792 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800279e:	f006 fca7 	bl	80090f0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80027a2:	f7ff fc95 	bl	80020d0 <main>

080027a6 <LoopForever>:

LoopForever:
    b LoopForever
 80027a6:	e7fe      	b.n	80027a6 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 80027a8:	20270000 	.word	0x20270000
	ldr	r3, =_sidata
 80027ac:	08009228 	.word	0x08009228
	ldr	r0, =_sdata
 80027b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80027b4:	20000009 	.word	0x20000009
	ldr	r2, =_sbss
 80027b8:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 80027bc:	200005ec 	.word	0x200005ec

080027c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80027c0:	e7fe      	b.n	80027c0 <ADC1_2_IRQHandler>
	...

080027c4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027c4:	b580      	push	{r7, lr}
 80027c6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027c8:	4b12      	ldr	r3, [pc, #72]	@ (8002814 <HAL_Init+0x50>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4a11      	ldr	r2, [pc, #68]	@ (8002814 <HAL_Init+0x50>)
 80027ce:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80027d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027d4:	2003      	movs	r0, #3
 80027d6:	f000 f992 	bl	8002afe <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80027da:	f003 fc1b 	bl	8006014 <HAL_RCC_GetSysClockFreq>
 80027de:	4602      	mov	r2, r0
 80027e0:	4b0d      	ldr	r3, [pc, #52]	@ (8002818 <HAL_Init+0x54>)
 80027e2:	6a1b      	ldr	r3, [r3, #32]
 80027e4:	f003 030f 	and.w	r3, r3, #15
 80027e8:	490c      	ldr	r1, [pc, #48]	@ (800281c <HAL_Init+0x58>)
 80027ea:	5ccb      	ldrb	r3, [r1, r3]
 80027ec:	fa22 f303 	lsr.w	r3, r2, r3
 80027f0:	4a0b      	ldr	r2, [pc, #44]	@ (8002820 <HAL_Init+0x5c>)
 80027f2:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 80027f4:	2004      	movs	r0, #4
 80027f6:	f000 f9c9 	bl	8002b8c <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80027fa:	200f      	movs	r0, #15
 80027fc:	f000 f85a 	bl	80028b4 <HAL_InitTick>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e002      	b.n	8002810 <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 800280a:	f7ff fe5d 	bl	80024c8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800280e:	2300      	movs	r3, #0
}
 8002810:	4618      	mov	r0, r3
 8002812:	bd80      	pop	{r7, pc}
 8002814:	40022000 	.word	0x40022000
 8002818:	46020c00 	.word	0x46020c00
 800281c:	08009150 	.word	0x08009150
 8002820:	20000000 	.word	0x20000000

08002824 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the systick.
  *         This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 8002824:	b580      	push	{r7, lr}
 8002826:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 8002828:	4b18      	ldr	r3, [pc, #96]	@ (800288c <HAL_DeInit+0x68>)
 800282a:	4a19      	ldr	r2, [pc, #100]	@ (8002890 <HAL_DeInit+0x6c>)
 800282c:	675a      	str	r2, [r3, #116]	@ 0x74
 800282e:	4b17      	ldr	r3, [pc, #92]	@ (800288c <HAL_DeInit+0x68>)
 8002830:	4a18      	ldr	r2, [pc, #96]	@ (8002894 <HAL_DeInit+0x70>)
 8002832:	679a      	str	r2, [r3, #120]	@ 0x78
  __HAL_RCC_APB1_RELEASE_RESET();
 8002834:	4b15      	ldr	r3, [pc, #84]	@ (800288c <HAL_DeInit+0x68>)
 8002836:	2200      	movs	r2, #0
 8002838:	675a      	str	r2, [r3, #116]	@ 0x74
 800283a:	4b14      	ldr	r3, [pc, #80]	@ (800288c <HAL_DeInit+0x68>)
 800283c:	2200      	movs	r2, #0
 800283e:	679a      	str	r2, [r3, #120]	@ 0x78

  __HAL_RCC_APB2_FORCE_RESET();
 8002840:	4b12      	ldr	r3, [pc, #72]	@ (800288c <HAL_DeInit+0x68>)
 8002842:	4a15      	ldr	r2, [pc, #84]	@ (8002898 <HAL_DeInit+0x74>)
 8002844:	67da      	str	r2, [r3, #124]	@ 0x7c
  __HAL_RCC_APB2_RELEASE_RESET();
 8002846:	4b11      	ldr	r3, [pc, #68]	@ (800288c <HAL_DeInit+0x68>)
 8002848:	2200      	movs	r2, #0
 800284a:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_RCC_AHB1_FORCE_RESET();
 800284c:	4b0f      	ldr	r3, [pc, #60]	@ (800288c <HAL_DeInit+0x68>)
 800284e:	4a13      	ldr	r2, [pc, #76]	@ (800289c <HAL_DeInit+0x78>)
 8002850:	661a      	str	r2, [r3, #96]	@ 0x60
  __HAL_RCC_AHB1_RELEASE_RESET();
 8002852:	4b0e      	ldr	r3, [pc, #56]	@ (800288c <HAL_DeInit+0x68>)
 8002854:	2200      	movs	r2, #0
 8002856:	661a      	str	r2, [r3, #96]	@ 0x60

  __HAL_RCC_AHB2_FORCE_RESET();
 8002858:	4b0c      	ldr	r3, [pc, #48]	@ (800288c <HAL_DeInit+0x68>)
 800285a:	4a11      	ldr	r2, [pc, #68]	@ (80028a0 <HAL_DeInit+0x7c>)
 800285c:	665a      	str	r2, [r3, #100]	@ 0x64
 800285e:	4b0b      	ldr	r3, [pc, #44]	@ (800288c <HAL_DeInit+0x68>)
 8002860:	f240 1211 	movw	r2, #273	@ 0x111
 8002864:	669a      	str	r2, [r3, #104]	@ 0x68
  __HAL_RCC_AHB2_RELEASE_RESET();
 8002866:	4b09      	ldr	r3, [pc, #36]	@ (800288c <HAL_DeInit+0x68>)
 8002868:	2200      	movs	r2, #0
 800286a:	665a      	str	r2, [r3, #100]	@ 0x64
 800286c:	4b07      	ldr	r3, [pc, #28]	@ (800288c <HAL_DeInit+0x68>)
 800286e:	2200      	movs	r2, #0
 8002870:	669a      	str	r2, [r3, #104]	@ 0x68

  __HAL_RCC_AHB3_FORCE_RESET();
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_DeInit+0x68>)
 8002874:	f240 6261 	movw	r2, #1633	@ 0x661
 8002878:	66da      	str	r2, [r3, #108]	@ 0x6c
  __HAL_RCC_AHB3_RELEASE_RESET();
 800287a:	4b04      	ldr	r3, [pc, #16]	@ (800288c <HAL_DeInit+0x68>)
 800287c:	2200      	movs	r2, #0
 800287e:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 8002880:	f000 f810 	bl	80028a4 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8002884:	2300      	movs	r3, #0
}
 8002886:	4618      	mov	r0, r3
 8002888:	bd80      	pop	{r7, pc}
 800288a:	bf00      	nop
 800288c:	46020c00 	.word	0x46020c00
 8002890:	027e403f 	.word	0x027e403f
 8002894:	00800222 	.word	0x00800222
 8002898:	00677800 	.word	0x00677800
 800289c:	0007100f 	.word	0x0007100f
 80028a0:	19bf55ff 	.word	0x19bf55ff

080028a4 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 80028a8:	bf00      	nop
 80028aa:	46bd      	mov	sp, r7
 80028ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b0:	4770      	bx	lr
	...

080028b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80028b4:	b580      	push	{r7, lr}
 80028b6:	b084      	sub	sp, #16
 80028b8:	af00      	add	r7, sp, #0
 80028ba:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80028bc:	2300      	movs	r3, #0
 80028be:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80028c0:	4b33      	ldr	r3, [pc, #204]	@ (8002990 <HAL_InitTick+0xdc>)
 80028c2:	781b      	ldrb	r3, [r3, #0]
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d101      	bne.n	80028cc <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e05c      	b.n	8002986 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80028cc:	4b31      	ldr	r3, [pc, #196]	@ (8002994 <HAL_InitTick+0xe0>)
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0304 	and.w	r3, r3, #4
 80028d4:	2b04      	cmp	r3, #4
 80028d6:	d10c      	bne.n	80028f2 <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80028d8:	4b2f      	ldr	r3, [pc, #188]	@ (8002998 <HAL_InitTick+0xe4>)
 80028da:	681a      	ldr	r2, [r3, #0]
 80028dc:	4b2c      	ldr	r3, [pc, #176]	@ (8002990 <HAL_InitTick+0xdc>)
 80028de:	781b      	ldrb	r3, [r3, #0]
 80028e0:	4619      	mov	r1, r3
 80028e2:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80028e6:	fbb3 f3f1 	udiv	r3, r3, r1
 80028ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80028ee:	60fb      	str	r3, [r7, #12]
 80028f0:	e037      	b.n	8002962 <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80028f2:	f000 f9a3 	bl	8002c3c <HAL_SYSTICK_GetCLKSourceConfig>
 80028f6:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	2b02      	cmp	r3, #2
 80028fc:	d023      	beq.n	8002946 <HAL_InitTick+0x92>
 80028fe:	68bb      	ldr	r3, [r7, #8]
 8002900:	2b02      	cmp	r3, #2
 8002902:	d82d      	bhi.n	8002960 <HAL_InitTick+0xac>
 8002904:	68bb      	ldr	r3, [r7, #8]
 8002906:	2b00      	cmp	r3, #0
 8002908:	d003      	beq.n	8002912 <HAL_InitTick+0x5e>
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	2b01      	cmp	r3, #1
 800290e:	d00d      	beq.n	800292c <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 8002910:	e026      	b.n	8002960 <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 8002912:	4b21      	ldr	r3, [pc, #132]	@ (8002998 <HAL_InitTick+0xe4>)
 8002914:	681a      	ldr	r2, [r3, #0]
 8002916:	4b1e      	ldr	r3, [pc, #120]	@ (8002990 <HAL_InitTick+0xdc>)
 8002918:	781b      	ldrb	r3, [r3, #0]
 800291a:	4619      	mov	r1, r3
 800291c:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 8002920:	fbb3 f3f1 	udiv	r3, r3, r1
 8002924:	fbb2 f3f3 	udiv	r3, r2, r3
 8002928:	60fb      	str	r3, [r7, #12]
        break;
 800292a:	e01a      	b.n	8002962 <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 800292c:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <HAL_InitTick+0xdc>)
 800292e:	781b      	ldrb	r3, [r3, #0]
 8002930:	461a      	mov	r2, r3
 8002932:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002936:	fbb3 f3f2 	udiv	r3, r3, r2
 800293a:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800293e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002942:	60fb      	str	r3, [r7, #12]
        break;
 8002944:	e00d      	b.n	8002962 <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8002946:	4b12      	ldr	r3, [pc, #72]	@ (8002990 <HAL_InitTick+0xdc>)
 8002948:	781b      	ldrb	r3, [r3, #0]
 800294a:	461a      	mov	r2, r3
 800294c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002950:	fbb3 f3f2 	udiv	r3, r3, r2
 8002954:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8002958:	fbb2 f3f3 	udiv	r3, r2, r3
 800295c:	60fb      	str	r3, [r7, #12]
        break;
 800295e:	e000      	b.n	8002962 <HAL_InitTick+0xae>
        break;
 8002960:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 8002962:	68f8      	ldr	r0, [r7, #12]
 8002964:	f000 f8f0 	bl	8002b48 <HAL_SYSTICK_Config>
 8002968:	4603      	mov	r3, r0
 800296a:	2b00      	cmp	r3, #0
 800296c:	d001      	beq.n	8002972 <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e009      	b.n	8002986 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002972:	2200      	movs	r2, #0
 8002974:	6879      	ldr	r1, [r7, #4]
 8002976:	f04f 30ff 	mov.w	r0, #4294967295
 800297a:	f000 f8cb 	bl	8002b14 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800297e:	4a07      	ldr	r2, [pc, #28]	@ (800299c <HAL_InitTick+0xe8>)
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	3710      	adds	r7, #16
 800298a:	46bd      	mov	sp, r7
 800298c:	bd80      	pop	{r7, pc}
 800298e:	bf00      	nop
 8002990:	20000008 	.word	0x20000008
 8002994:	e000e010 	.word	0xe000e010
 8002998:	20000000 	.word	0x20000000
 800299c:	20000004 	.word	0x20000004

080029a0 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80029a4:	4b06      	ldr	r3, [pc, #24]	@ (80029c0 <HAL_IncTick+0x20>)
 80029a6:	781b      	ldrb	r3, [r3, #0]
 80029a8:	461a      	mov	r2, r3
 80029aa:	4b06      	ldr	r3, [pc, #24]	@ (80029c4 <HAL_IncTick+0x24>)
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	4413      	add	r3, r2
 80029b0:	4a04      	ldr	r2, [pc, #16]	@ (80029c4 <HAL_IncTick+0x24>)
 80029b2:	6013      	str	r3, [r2, #0]
}
 80029b4:	bf00      	nop
 80029b6:	46bd      	mov	sp, r7
 80029b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029bc:	4770      	bx	lr
 80029be:	bf00      	nop
 80029c0:	20000008 	.word	0x20000008
 80029c4:	200005e8 	.word	0x200005e8

080029c8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80029c8:	b480      	push	{r7}
 80029ca:	af00      	add	r7, sp, #0
  return uwTick;
 80029cc:	4b03      	ldr	r3, [pc, #12]	@ (80029dc <HAL_GetTick+0x14>)
 80029ce:	681b      	ldr	r3, [r3, #0]
}
 80029d0:	4618      	mov	r0, r3
 80029d2:	46bd      	mov	sp, r7
 80029d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029d8:	4770      	bx	lr
 80029da:	bf00      	nop
 80029dc:	200005e8 	.word	0x200005e8

080029e0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b085      	sub	sp, #20
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	f003 0307 	and.w	r3, r3, #7
 80029ee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80029f0:	4b0c      	ldr	r3, [pc, #48]	@ (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 80029f2:	68db      	ldr	r3, [r3, #12]
 80029f4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80029f6:	68ba      	ldr	r2, [r7, #8]
 80029f8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80029fc:	4013      	ands	r3, r2
 80029fe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a04:	68bb      	ldr	r3, [r7, #8]
 8002a06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002a0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a12:	4a04      	ldr	r2, [pc, #16]	@ (8002a24 <__NVIC_SetPriorityGrouping+0x44>)
 8002a14:	68bb      	ldr	r3, [r7, #8]
 8002a16:	60d3      	str	r3, [r2, #12]
}
 8002a18:	bf00      	nop
 8002a1a:	3714      	adds	r7, #20
 8002a1c:	46bd      	mov	sp, r7
 8002a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a22:	4770      	bx	lr
 8002a24:	e000ed00 	.word	0xe000ed00

08002a28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002a28:	b480      	push	{r7}
 8002a2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002a2c:	4b04      	ldr	r3, [pc, #16]	@ (8002a40 <__NVIC_GetPriorityGrouping+0x18>)
 8002a2e:	68db      	ldr	r3, [r3, #12]
 8002a30:	0a1b      	lsrs	r3, r3, #8
 8002a32:	f003 0307 	and.w	r3, r3, #7
}
 8002a36:	4618      	mov	r0, r3
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	e000ed00 	.word	0xe000ed00

08002a44 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002a44:	b480      	push	{r7}
 8002a46:	b083      	sub	sp, #12
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	6039      	str	r1, [r7, #0]
 8002a4e:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8002a50:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a54:	2b00      	cmp	r3, #0
 8002a56:	db0a      	blt.n	8002a6e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a58:	683b      	ldr	r3, [r7, #0]
 8002a5a:	b2da      	uxtb	r2, r3
 8002a5c:	490c      	ldr	r1, [pc, #48]	@ (8002a90 <__NVIC_SetPriority+0x4c>)
 8002a5e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8002a62:	0112      	lsls	r2, r2, #4
 8002a64:	b2d2      	uxtb	r2, r2
 8002a66:	440b      	add	r3, r1
 8002a68:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002a6c:	e00a      	b.n	8002a84 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	4908      	ldr	r1, [pc, #32]	@ (8002a94 <__NVIC_SetPriority+0x50>)
 8002a74:	88fb      	ldrh	r3, [r7, #6]
 8002a76:	f003 030f 	and.w	r3, r3, #15
 8002a7a:	3b04      	subs	r3, #4
 8002a7c:	0112      	lsls	r2, r2, #4
 8002a7e:	b2d2      	uxtb	r2, r2
 8002a80:	440b      	add	r3, r1
 8002a82:	761a      	strb	r2, [r3, #24]
}
 8002a84:	bf00      	nop
 8002a86:	370c      	adds	r7, #12
 8002a88:	46bd      	mov	sp, r7
 8002a8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a8e:	4770      	bx	lr
 8002a90:	e000e100 	.word	0xe000e100
 8002a94:	e000ed00 	.word	0xe000ed00

08002a98 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b089      	sub	sp, #36	@ 0x24
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	60f8      	str	r0, [r7, #12]
 8002aa0:	60b9      	str	r1, [r7, #8]
 8002aa2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	f003 0307 	and.w	r3, r3, #7
 8002aaa:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002aac:	69fb      	ldr	r3, [r7, #28]
 8002aae:	f1c3 0307 	rsb	r3, r3, #7
 8002ab2:	2b04      	cmp	r3, #4
 8002ab4:	bf28      	it	cs
 8002ab6:	2304      	movcs	r3, #4
 8002ab8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002aba:	69fb      	ldr	r3, [r7, #28]
 8002abc:	3304      	adds	r3, #4
 8002abe:	2b06      	cmp	r3, #6
 8002ac0:	d902      	bls.n	8002ac8 <NVIC_EncodePriority+0x30>
 8002ac2:	69fb      	ldr	r3, [r7, #28]
 8002ac4:	3b03      	subs	r3, #3
 8002ac6:	e000      	b.n	8002aca <NVIC_EncodePriority+0x32>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002acc:	f04f 32ff 	mov.w	r2, #4294967295
 8002ad0:	69bb      	ldr	r3, [r7, #24]
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	68bb      	ldr	r3, [r7, #8]
 8002ada:	401a      	ands	r2, r3
 8002adc:	697b      	ldr	r3, [r7, #20]
 8002ade:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ae0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ae4:	697b      	ldr	r3, [r7, #20]
 8002ae6:	fa01 f303 	lsl.w	r3, r1, r3
 8002aea:	43d9      	mvns	r1, r3
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002af0:	4313      	orrs	r3, r2
         );
}
 8002af2:	4618      	mov	r0, r3
 8002af4:	3724      	adds	r7, #36	@ 0x24
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr

08002afe <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002afe:	b580      	push	{r7, lr}
 8002b00:	b082      	sub	sp, #8
 8002b02:	af00      	add	r7, sp, #0
 8002b04:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002b06:	6878      	ldr	r0, [r7, #4]
 8002b08:	f7ff ff6a 	bl	80029e0 <__NVIC_SetPriorityGrouping>
}
 8002b0c:	bf00      	nop
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	4603      	mov	r3, r0
 8002b1c:	60b9      	str	r1, [r7, #8]
 8002b1e:	607a      	str	r2, [r7, #4]
 8002b20:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8002b22:	f7ff ff81 	bl	8002a28 <__NVIC_GetPriorityGrouping>
 8002b26:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002b28:	687a      	ldr	r2, [r7, #4]
 8002b2a:	68b9      	ldr	r1, [r7, #8]
 8002b2c:	6978      	ldr	r0, [r7, #20]
 8002b2e:	f7ff ffb3 	bl	8002a98 <NVIC_EncodePriority>
 8002b32:	4602      	mov	r2, r0
 8002b34:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8002b38:	4611      	mov	r1, r2
 8002b3a:	4618      	mov	r0, r3
 8002b3c:	f7ff ff82 	bl	8002a44 <__NVIC_SetPriority>
}
 8002b40:	bf00      	nop
 8002b42:	3718      	adds	r7, #24
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}

08002b48 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002b48:	b480      	push	{r7}
 8002b4a:	b083      	sub	sp, #12
 8002b4c:	af00      	add	r7, sp, #0
 8002b4e:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	3b01      	subs	r3, #1
 8002b54:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002b58:	d301      	bcc.n	8002b5e <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	e00d      	b.n	8002b7a <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8002b5e:	4a0a      	ldr	r2, [pc, #40]	@ (8002b88 <HAL_SYSTICK_Config+0x40>)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	3b01      	subs	r3, #1
 8002b64:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8002b66:	4b08      	ldr	r3, [pc, #32]	@ (8002b88 <HAL_SYSTICK_Config+0x40>)
 8002b68:	2200      	movs	r2, #0
 8002b6a:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8002b6c:	4b06      	ldr	r3, [pc, #24]	@ (8002b88 <HAL_SYSTICK_Config+0x40>)
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	4a05      	ldr	r2, [pc, #20]	@ (8002b88 <HAL_SYSTICK_Config+0x40>)
 8002b72:	f043 0303 	orr.w	r3, r3, #3
 8002b76:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8002b78:	2300      	movs	r3, #0
}
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	370c      	adds	r7, #12
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b84:	4770      	bx	lr
 8002b86:	bf00      	nop
 8002b88:	e000e010 	.word	0xe000e010

08002b8c <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8002b8c:	b480      	push	{r7}
 8002b8e:	b083      	sub	sp, #12
 8002b90:	af00      	add	r7, sp, #0
 8002b92:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2b04      	cmp	r3, #4
 8002b98:	d844      	bhi.n	8002c24 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8002b9a:	a201      	add	r2, pc, #4	@ (adr r2, 8002ba0 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8002b9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002ba0:	08002bc3 	.word	0x08002bc3
 8002ba4:	08002be1 	.word	0x08002be1
 8002ba8:	08002c03 	.word	0x08002c03
 8002bac:	08002c25 	.word	0x08002c25
 8002bb0:	08002bb5 	.word	0x08002bb5
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002bb4:	4b1f      	ldr	r3, [pc, #124]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a1e      	ldr	r2, [pc, #120]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bba:	f043 0304 	orr.w	r3, r3, #4
 8002bbe:	6013      	str	r3, [r2, #0]
      break;
 8002bc0:	e031      	b.n	8002c26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002bc2:	4b1c      	ldr	r3, [pc, #112]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bc4:	681b      	ldr	r3, [r3, #0]
 8002bc6:	4a1b      	ldr	r2, [pc, #108]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002bc8:	f023 0304 	bic.w	r3, r3, #4
 8002bcc:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8002bce:	4b1a      	ldr	r3, [pc, #104]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bd0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bd4:	4a18      	ldr	r2, [pc, #96]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bd6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002bda:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002bde:	e022      	b.n	8002c26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002be0:	4b14      	ldr	r3, [pc, #80]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002be2:	681b      	ldr	r3, [r3, #0]
 8002be4:	4a13      	ldr	r2, [pc, #76]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002be6:	f023 0304 	bic.w	r3, r3, #4
 8002bea:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8002bec:	4b12      	ldr	r3, [pc, #72]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bee:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002bf2:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002bf6:	4a10      	ldr	r2, [pc, #64]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002bf8:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002bfc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c00:	e011      	b.n	8002c26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8002c02:	4b0c      	ldr	r3, [pc, #48]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c04:	681b      	ldr	r3, [r3, #0]
 8002c06:	4a0b      	ldr	r2, [pc, #44]	@ (8002c34 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8002c08:	f023 0304 	bic.w	r3, r3, #4
 8002c0c:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8002c0e:	4b0a      	ldr	r3, [pc, #40]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c10:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c14:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8002c18:	4a07      	ldr	r2, [pc, #28]	@ (8002c38 <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8002c1a:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002c1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8002c22:	e000      	b.n	8002c26 <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8002c24:	bf00      	nop
  }
}
 8002c26:	bf00      	nop
 8002c28:	370c      	adds	r7, #12
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
 8002c32:	bf00      	nop
 8002c34:	e000e010 	.word	0xe000e010
 8002c38:	46020c00 	.word	0x46020c00

08002c3c <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b083      	sub	sp, #12
 8002c40:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8002c42:	4b19      	ldr	r3, [pc, #100]	@ (8002ca8 <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	f003 0304 	and.w	r3, r3, #4
 8002c4a:	2b00      	cmp	r3, #0
 8002c4c:	d002      	beq.n	8002c54 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8002c4e:	2304      	movs	r3, #4
 8002c50:	607b      	str	r3, [r7, #4]
 8002c52:	e021      	b.n	8002c98 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8002c54:	4b15      	ldr	r3, [pc, #84]	@ (8002cac <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8002c56:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8002c5a:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8002c5e:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8002c60:	683b      	ldr	r3, [r7, #0]
 8002c62:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c66:	d011      	beq.n	8002c8c <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8002c68:	683b      	ldr	r3, [r7, #0]
 8002c6a:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8002c6e:	d810      	bhi.n	8002c92 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8002c70:	683b      	ldr	r3, [r7, #0]
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d004      	beq.n	8002c80 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8002c76:	683b      	ldr	r3, [r7, #0]
 8002c78:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002c7c:	d003      	beq.n	8002c86 <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8002c7e:	e008      	b.n	8002c92 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002c80:	2300      	movs	r3, #0
 8002c82:	607b      	str	r3, [r7, #4]
        break;
 8002c84:	e008      	b.n	8002c98 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8002c86:	2301      	movs	r3, #1
 8002c88:	607b      	str	r3, [r7, #4]
        break;
 8002c8a:	e005      	b.n	8002c98 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8002c8c:	2302      	movs	r3, #2
 8002c8e:	607b      	str	r3, [r7, #4]
        break;
 8002c90:	e002      	b.n	8002c98 <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8002c92:	2300      	movs	r3, #0
 8002c94:	607b      	str	r3, [r7, #4]
        break;
 8002c96:	bf00      	nop
    }
  }
  return systick_source;
 8002c98:	687b      	ldr	r3, [r7, #4]
}
 8002c9a:	4618      	mov	r0, r3
 8002c9c:	370c      	adds	r7, #12
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca4:	4770      	bx	lr
 8002ca6:	bf00      	nop
 8002ca8:	e000e010 	.word	0xe000e010
 8002cac:	46020c00 	.word	0x46020c00

08002cb0 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002cb0:	b480      	push	{r7}
 8002cb2:	b089      	sub	sp, #36	@ 0x24
 8002cb4:	af00      	add	r7, sp, #0
 8002cb6:	6078      	str	r0, [r7, #4]
 8002cb8:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8002cc2:	e1c2      	b.n	800304a <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8002cc4:	683b      	ldr	r3, [r7, #0]
 8002cc6:	681a      	ldr	r2, [r3, #0]
 8002cc8:	2101      	movs	r1, #1
 8002cca:	697b      	ldr	r3, [r7, #20]
 8002ccc:	fa01 f303 	lsl.w	r3, r1, r3
 8002cd0:	4013      	ands	r3, r2
 8002cd2:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8002cd4:	697b      	ldr	r3, [r7, #20]
 8002cd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	f000 81b2 	beq.w	8003044 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	4a55      	ldr	r2, [pc, #340]	@ (8002e38 <HAL_GPIO_Init+0x188>)
 8002ce4:	4293      	cmp	r3, r2
 8002ce6:	d15d      	bne.n	8002da4 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002cee:	2201      	movs	r2, #1
 8002cf0:	697b      	ldr	r3, [r7, #20]
 8002cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	69fa      	ldr	r2, [r7, #28]
 8002cfa:	4013      	ands	r3, r2
 8002cfc:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002cfe:	683b      	ldr	r3, [r7, #0]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	f003 0201 	and.w	r2, r3, #1
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	fa02 f303 	lsl.w	r3, r2, r3
 8002d0c:	69fa      	ldr	r2, [r7, #28]
 8002d0e:	4313      	orrs	r3, r2
 8002d10:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	69fa      	ldr	r2, [r7, #28]
 8002d16:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 8002d18:	4a48      	ldr	r2, [pc, #288]	@ (8002e3c <HAL_GPIO_Init+0x18c>)
 8002d1a:	697b      	ldr	r3, [r7, #20]
 8002d1c:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002d20:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002d22:	4a46      	ldr	r2, [pc, #280]	@ (8002e3c <HAL_GPIO_Init+0x18c>)
 8002d24:	697b      	ldr	r3, [r7, #20]
 8002d26:	00db      	lsls	r3, r3, #3
 8002d28:	4413      	add	r3, r2
 8002d2a:	685b      	ldr	r3, [r3, #4]
 8002d2c:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	08da      	lsrs	r2, r3, #3
 8002d32:	693b      	ldr	r3, [r7, #16]
 8002d34:	3208      	adds	r2, #8
 8002d36:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d3a:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002d3c:	69bb      	ldr	r3, [r7, #24]
 8002d3e:	f003 0307 	and.w	r3, r3, #7
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	220f      	movs	r2, #15
 8002d46:	fa02 f303 	lsl.w	r3, r2, r3
 8002d4a:	43db      	mvns	r3, r3
 8002d4c:	69fa      	ldr	r2, [r7, #28]
 8002d4e:	4013      	ands	r3, r2
 8002d50:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002d52:	69bb      	ldr	r3, [r7, #24]
 8002d54:	f003 0307 	and.w	r3, r3, #7
 8002d58:	009b      	lsls	r3, r3, #2
 8002d5a:	220b      	movs	r2, #11
 8002d5c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d60:	69fa      	ldr	r2, [r7, #28]
 8002d62:	4313      	orrs	r3, r2
 8002d64:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 8002d66:	69bb      	ldr	r3, [r7, #24]
 8002d68:	08da      	lsrs	r2, r3, #3
 8002d6a:	693b      	ldr	r3, [r7, #16]
 8002d6c:	3208      	adds	r2, #8
 8002d6e:	69f9      	ldr	r1, [r7, #28]
 8002d70:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002d74:	693b      	ldr	r3, [r7, #16]
 8002d76:	681b      	ldr	r3, [r3, #0]
 8002d78:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d7a:	69bb      	ldr	r3, [r7, #24]
 8002d7c:	005b      	lsls	r3, r3, #1
 8002d7e:	2203      	movs	r2, #3
 8002d80:	fa02 f303 	lsl.w	r3, r2, r3
 8002d84:	43db      	mvns	r3, r3
 8002d86:	69fa      	ldr	r2, [r7, #28]
 8002d88:	4013      	ands	r3, r2
 8002d8a:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002d8c:	69bb      	ldr	r3, [r7, #24]
 8002d8e:	005b      	lsls	r3, r3, #1
 8002d90:	2202      	movs	r2, #2
 8002d92:	fa02 f303 	lsl.w	r3, r2, r3
 8002d96:	69fa      	ldr	r2, [r7, #28]
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002d9c:	693b      	ldr	r3, [r7, #16]
 8002d9e:	69fa      	ldr	r2, [r7, #28]
 8002da0:	601a      	str	r2, [r3, #0]
 8002da2:	e067      	b.n	8002e74 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002da4:	683b      	ldr	r3, [r7, #0]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	2b02      	cmp	r3, #2
 8002daa:	d003      	beq.n	8002db4 <HAL_GPIO_Init+0x104>
 8002dac:	683b      	ldr	r3, [r7, #0]
 8002dae:	685b      	ldr	r3, [r3, #4]
 8002db0:	2b12      	cmp	r3, #18
 8002db2:	d145      	bne.n	8002e40 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 8002db4:	697b      	ldr	r3, [r7, #20]
 8002db6:	08da      	lsrs	r2, r3, #3
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	3208      	adds	r2, #8
 8002dbc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002dc0:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002dc2:	697b      	ldr	r3, [r7, #20]
 8002dc4:	f003 0307 	and.w	r3, r3, #7
 8002dc8:	009b      	lsls	r3, r3, #2
 8002dca:	220f      	movs	r2, #15
 8002dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8002dd0:	43db      	mvns	r3, r3
 8002dd2:	69fa      	ldr	r2, [r7, #28]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 8002dd8:	683b      	ldr	r3, [r7, #0]
 8002dda:	691b      	ldr	r3, [r3, #16]
 8002ddc:	f003 020f 	and.w	r2, r3, #15
 8002de0:	697b      	ldr	r3, [r7, #20]
 8002de2:	f003 0307 	and.w	r3, r3, #7
 8002de6:	009b      	lsls	r3, r3, #2
 8002de8:	fa02 f303 	lsl.w	r3, r2, r3
 8002dec:	69fa      	ldr	r2, [r7, #28]
 8002dee:	4313      	orrs	r3, r2
 8002df0:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002df2:	697b      	ldr	r3, [r7, #20]
 8002df4:	08da      	lsrs	r2, r3, #3
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	3208      	adds	r2, #8
 8002dfa:	69f9      	ldr	r1, [r7, #28]
 8002dfc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002e06:	69bb      	ldr	r3, [r7, #24]
 8002e08:	005b      	lsls	r3, r3, #1
 8002e0a:	2203      	movs	r2, #3
 8002e0c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e10:	43db      	mvns	r3, r3
 8002e12:	69fa      	ldr	r2, [r7, #28]
 8002e14:	4013      	ands	r3, r2
 8002e16:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002e18:	683b      	ldr	r3, [r7, #0]
 8002e1a:	685b      	ldr	r3, [r3, #4]
 8002e1c:	f003 0203 	and.w	r2, r3, #3
 8002e20:	69bb      	ldr	r3, [r7, #24]
 8002e22:	005b      	lsls	r3, r3, #1
 8002e24:	fa02 f303 	lsl.w	r3, r2, r3
 8002e28:	69fa      	ldr	r2, [r7, #28]
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002e2e:	693b      	ldr	r3, [r7, #16]
 8002e30:	69fa      	ldr	r2, [r7, #28]
 8002e32:	601a      	str	r2, [r3, #0]
 8002e34:	e01e      	b.n	8002e74 <HAL_GPIO_Init+0x1c4>
 8002e36:	bf00      	nop
 8002e38:	46020000 	.word	0x46020000
 8002e3c:	080091a0 	.word	0x080091a0
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002e40:	693b      	ldr	r3, [r7, #16]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	005b      	lsls	r3, r3, #1
 8002e4a:	2203      	movs	r2, #3
 8002e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002e50:	43db      	mvns	r3, r3
 8002e52:	69fa      	ldr	r2, [r7, #28]
 8002e54:	4013      	ands	r3, r2
 8002e56:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	685b      	ldr	r3, [r3, #4]
 8002e5c:	f003 0203 	and.w	r2, r3, #3
 8002e60:	69bb      	ldr	r3, [r7, #24]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	69fa      	ldr	r2, [r7, #28]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002e6e:	693b      	ldr	r3, [r7, #16]
 8002e70:	69fa      	ldr	r2, [r7, #28]
 8002e72:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	2b01      	cmp	r3, #1
 8002e7a:	d00b      	beq.n	8002e94 <HAL_GPIO_Init+0x1e4>
 8002e7c:	683b      	ldr	r3, [r7, #0]
 8002e7e:	685b      	ldr	r3, [r3, #4]
 8002e80:	2b02      	cmp	r3, #2
 8002e82:	d007      	beq.n	8002e94 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e84:	683b      	ldr	r3, [r7, #0]
 8002e86:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002e88:	2b11      	cmp	r3, #17
 8002e8a:	d003      	beq.n	8002e94 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002e8c:	683b      	ldr	r3, [r7, #0]
 8002e8e:	685b      	ldr	r3, [r3, #4]
 8002e90:	2b12      	cmp	r3, #18
 8002e92:	d130      	bne.n	8002ef6 <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 8002e94:	693b      	ldr	r3, [r7, #16]
 8002e96:	689b      	ldr	r3, [r3, #8]
 8002e98:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002e9a:	69bb      	ldr	r3, [r7, #24]
 8002e9c:	005b      	lsls	r3, r3, #1
 8002e9e:	2203      	movs	r2, #3
 8002ea0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea4:	43db      	mvns	r3, r3
 8002ea6:	69fa      	ldr	r2, [r7, #28]
 8002ea8:	4013      	ands	r3, r2
 8002eaa:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002eac:	683b      	ldr	r3, [r7, #0]
 8002eae:	68da      	ldr	r2, [r3, #12]
 8002eb0:	69bb      	ldr	r3, [r7, #24]
 8002eb2:	005b      	lsls	r3, r3, #1
 8002eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb8:	69fa      	ldr	r2, [r7, #28]
 8002eba:	4313      	orrs	r3, r2
 8002ebc:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 8002ebe:	693b      	ldr	r3, [r7, #16]
 8002ec0:	69fa      	ldr	r2, [r7, #28]
 8002ec2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 8002ec4:	693b      	ldr	r3, [r7, #16]
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 8002eca:	2201      	movs	r2, #1
 8002ecc:	69bb      	ldr	r3, [r7, #24]
 8002ece:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed2:	43db      	mvns	r3, r3
 8002ed4:	69fa      	ldr	r2, [r7, #28]
 8002ed6:	4013      	ands	r3, r2
 8002ed8:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 8002eda:	683b      	ldr	r3, [r7, #0]
 8002edc:	685b      	ldr	r3, [r3, #4]
 8002ede:	091b      	lsrs	r3, r3, #4
 8002ee0:	f003 0201 	and.w	r2, r3, #1
 8002ee4:	69bb      	ldr	r3, [r7, #24]
 8002ee6:	fa02 f303 	lsl.w	r3, r2, r3
 8002eea:	69fa      	ldr	r2, [r7, #28]
 8002eec:	4313      	orrs	r3, r2
 8002eee:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002ef0:	693b      	ldr	r3, [r7, #16]
 8002ef2:	69fa      	ldr	r2, [r7, #28]
 8002ef4:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002ef6:	683b      	ldr	r3, [r7, #0]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	2b03      	cmp	r3, #3
 8002efc:	d107      	bne.n	8002f0e <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002efe:	683b      	ldr	r3, [r7, #0]
 8002f00:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002f02:	2b03      	cmp	r3, #3
 8002f04:	d11b      	bne.n	8002f3e <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	689b      	ldr	r3, [r3, #8]
 8002f0a:	2b01      	cmp	r3, #1
 8002f0c:	d017      	beq.n	8002f3e <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002f0e:	693b      	ldr	r3, [r7, #16]
 8002f10:	68db      	ldr	r3, [r3, #12]
 8002f12:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002f14:	69bb      	ldr	r3, [r7, #24]
 8002f16:	005b      	lsls	r3, r3, #1
 8002f18:	2203      	movs	r2, #3
 8002f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f1e:	43db      	mvns	r3, r3
 8002f20:	69fa      	ldr	r2, [r7, #28]
 8002f22:	4013      	ands	r3, r2
 8002f24:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002f26:	683b      	ldr	r3, [r7, #0]
 8002f28:	689a      	ldr	r2, [r3, #8]
 8002f2a:	69bb      	ldr	r3, [r7, #24]
 8002f2c:	005b      	lsls	r3, r3, #1
 8002f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f32:	69fa      	ldr	r2, [r7, #28]
 8002f34:	4313      	orrs	r3, r2
 8002f36:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 8002f38:	693b      	ldr	r3, [r7, #16]
 8002f3a:	69fa      	ldr	r2, [r7, #28]
 8002f3c:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d07c      	beq.n	8003044 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 8002f4a:	4a47      	ldr	r2, [pc, #284]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002f4c:	697b      	ldr	r3, [r7, #20]
 8002f4e:	089b      	lsrs	r3, r3, #2
 8002f50:	3318      	adds	r3, #24
 8002f52:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f56:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002f58:	697b      	ldr	r3, [r7, #20]
 8002f5a:	f003 0303 	and.w	r3, r3, #3
 8002f5e:	00db      	lsls	r3, r3, #3
 8002f60:	220f      	movs	r2, #15
 8002f62:	fa02 f303 	lsl.w	r3, r2, r3
 8002f66:	43db      	mvns	r3, r3
 8002f68:	69fa      	ldr	r2, [r7, #28]
 8002f6a:	4013      	ands	r3, r2
 8002f6c:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	0a9a      	lsrs	r2, r3, #10
 8002f72:	4b3e      	ldr	r3, [pc, #248]	@ (800306c <HAL_GPIO_Init+0x3bc>)
 8002f74:	4013      	ands	r3, r2
 8002f76:	697a      	ldr	r2, [r7, #20]
 8002f78:	f002 0203 	and.w	r2, r2, #3
 8002f7c:	00d2      	lsls	r2, r2, #3
 8002f7e:	4093      	lsls	r3, r2
 8002f80:	69fa      	ldr	r2, [r7, #28]
 8002f82:	4313      	orrs	r3, r2
 8002f84:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 8002f86:	4938      	ldr	r1, [pc, #224]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002f88:	697b      	ldr	r3, [r7, #20]
 8002f8a:	089b      	lsrs	r3, r3, #2
 8002f8c:	3318      	adds	r3, #24
 8002f8e:	69fa      	ldr	r2, [r7, #28]
 8002f90:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 8002f94:	4b34      	ldr	r3, [pc, #208]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002f9a:	68fb      	ldr	r3, [r7, #12]
 8002f9c:	43db      	mvns	r3, r3
 8002f9e:	69fa      	ldr	r2, [r7, #28]
 8002fa0:	4013      	ands	r3, r2
 8002fa2:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	685b      	ldr	r3, [r3, #4]
 8002fa8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d003      	beq.n	8002fb8 <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 8002fb0:	69fa      	ldr	r2, [r7, #28]
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	4313      	orrs	r3, r2
 8002fb6:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 8002fb8:	4a2b      	ldr	r2, [pc, #172]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002fba:	69fb      	ldr	r3, [r7, #28]
 8002fbc:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 8002fbe:	4b2a      	ldr	r3, [pc, #168]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002fc4:	68fb      	ldr	r3, [r7, #12]
 8002fc6:	43db      	mvns	r3, r3
 8002fc8:	69fa      	ldr	r2, [r7, #28]
 8002fca:	4013      	ands	r3, r2
 8002fcc:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	685b      	ldr	r3, [r3, #4]
 8002fd2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002fd6:	2b00      	cmp	r3, #0
 8002fd8:	d003      	beq.n	8002fe2 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 8002fda:	69fa      	ldr	r2, [r7, #28]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4313      	orrs	r3, r2
 8002fe0:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002fe2:	4a21      	ldr	r2, [pc, #132]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002fe4:	69fb      	ldr	r3, [r7, #28]
 8002fe6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 8002fe8:	4b1f      	ldr	r3, [pc, #124]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8002fea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fee:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	43db      	mvns	r3, r3
 8002ff4:	69fa      	ldr	r2, [r7, #28]
 8002ff6:	4013      	ands	r3, r2
 8002ff8:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002ffa:	683b      	ldr	r3, [r7, #0]
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003002:	2b00      	cmp	r3, #0
 8003004:	d003      	beq.n	800300e <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 8003006:	69fa      	ldr	r2, [r7, #28]
 8003008:	68fb      	ldr	r3, [r7, #12]
 800300a:	4313      	orrs	r3, r2
 800300c:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 800300e:	4a16      	ldr	r2, [pc, #88]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8003010:	69fb      	ldr	r3, [r7, #28]
 8003012:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 8003016:	4b14      	ldr	r3, [pc, #80]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 8003018:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800301c:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 800301e:	68fb      	ldr	r3, [r7, #12]
 8003020:	43db      	mvns	r3, r3
 8003022:	69fa      	ldr	r2, [r7, #28]
 8003024:	4013      	ands	r3, r2
 8003026:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685b      	ldr	r3, [r3, #4]
 800302c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003030:	2b00      	cmp	r3, #0
 8003032:	d003      	beq.n	800303c <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8003034:	69fa      	ldr	r2, [r7, #28]
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	4313      	orrs	r3, r2
 800303a:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 800303c:	4a0a      	ldr	r2, [pc, #40]	@ (8003068 <HAL_GPIO_Init+0x3b8>)
 800303e:	69fb      	ldr	r3, [r7, #28]
 8003040:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8003044:	697b      	ldr	r3, [r7, #20]
 8003046:	3301      	adds	r3, #1
 8003048:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	697b      	ldr	r3, [r7, #20]
 8003050:	fa22 f303 	lsr.w	r3, r2, r3
 8003054:	2b00      	cmp	r3, #0
 8003056:	f47f ae35 	bne.w	8002cc4 <HAL_GPIO_Init+0x14>
  }
}
 800305a:	bf00      	nop
 800305c:	bf00      	nop
 800305e:	3724      	adds	r7, #36	@ 0x24
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr
 8003068:	46022000 	.word	0x46022000
 800306c:	002f7f7f 	.word	0x002f7f7f

08003070 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003070:	b480      	push	{r7}
 8003072:	b083      	sub	sp, #12
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
 8003078:	460b      	mov	r3, r1
 800307a:	807b      	strh	r3, [r7, #2]
 800307c:	4613      	mov	r3, r2
 800307e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003080:	787b      	ldrb	r3, [r7, #1]
 8003082:	2b00      	cmp	r3, #0
 8003084:	d003      	beq.n	800308e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003086:	887a      	ldrh	r2, [r7, #2]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 800308c:	e002      	b.n	8003094 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 800308e:	887a      	ldrh	r2, [r7, #2]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003094:	bf00      	nop
 8003096:	370c      	adds	r7, #12
 8003098:	46bd      	mov	sp, r7
 800309a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309e:	4770      	bx	lr

080030a0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030a0:	b580      	push	{r7, lr}
 80030a2:	b082      	sub	sp, #8
 80030a4:	af00      	add	r7, sp, #0
 80030a6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d101      	bne.n	80030b2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e08d      	b.n	80031ce <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80030b8:	b2db      	uxtb	r3, r3
 80030ba:	2b00      	cmp	r3, #0
 80030bc:	d106      	bne.n	80030cc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	2200      	movs	r2, #0
 80030c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80030c6:	6878      	ldr	r0, [r7, #4]
 80030c8:	f7ff fa18 	bl	80024fc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2224      	movs	r2, #36	@ 0x24
 80030d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	681a      	ldr	r2, [r3, #0]
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	f022 0201 	bic.w	r2, r2, #1
 80030e2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685a      	ldr	r2, [r3, #4]
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030f0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80030f2:	687b      	ldr	r3, [r7, #4]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	689a      	ldr	r2, [r3, #8]
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003100:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	68db      	ldr	r3, [r3, #12]
 8003106:	2b01      	cmp	r3, #1
 8003108:	d107      	bne.n	800311a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	689a      	ldr	r2, [r3, #8]
 800310e:	687b      	ldr	r3, [r7, #4]
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003116:	609a      	str	r2, [r3, #8]
 8003118:	e006      	b.n	8003128 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	689a      	ldr	r2, [r3, #8]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8003126:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	68db      	ldr	r3, [r3, #12]
 800312c:	2b02      	cmp	r3, #2
 800312e:	d108      	bne.n	8003142 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	685a      	ldr	r2, [r3, #4]
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800313e:	605a      	str	r2, [r3, #4]
 8003140:	e007      	b.n	8003152 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	685a      	ldr	r2, [r3, #4]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003150:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	685b      	ldr	r3, [r3, #4]
 8003158:	687a      	ldr	r2, [r7, #4]
 800315a:	6812      	ldr	r2, [r2, #0]
 800315c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003160:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003164:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	68da      	ldr	r2, [r3, #12]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003174:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	691a      	ldr	r2, [r3, #16]
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	699b      	ldr	r3, [r3, #24]
 8003186:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	430a      	orrs	r2, r1
 800318e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	69d9      	ldr	r1, [r3, #28]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	6a1a      	ldr	r2, [r3, #32]
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	430a      	orrs	r2, r1
 800319e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	681a      	ldr	r2, [r3, #0]
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f042 0201 	orr.w	r2, r2, #1
 80031ae:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	2200      	movs	r2, #0
 80031b4:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	2220      	movs	r2, #32
 80031ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80031cc:	2300      	movs	r3, #0
}
 80031ce:	4618      	mov	r0, r3
 80031d0:	3708      	adds	r7, #8
 80031d2:	46bd      	mov	sp, r7
 80031d4:	bd80      	pop	{r7, pc}
	...

080031d8 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80031d8:	b580      	push	{r7, lr}
 80031da:	b088      	sub	sp, #32
 80031dc:	af02      	add	r7, sp, #8
 80031de:	60f8      	str	r0, [r7, #12]
 80031e0:	4608      	mov	r0, r1
 80031e2:	4611      	mov	r1, r2
 80031e4:	461a      	mov	r2, r3
 80031e6:	4603      	mov	r3, r0
 80031e8:	817b      	strh	r3, [r7, #10]
 80031ea:	460b      	mov	r3, r1
 80031ec:	813b      	strh	r3, [r7, #8]
 80031ee:	4613      	mov	r3, r2
 80031f0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80031f2:	68fb      	ldr	r3, [r7, #12]
 80031f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	2b20      	cmp	r3, #32
 80031fc:	f040 80fd 	bne.w	80033fa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8003200:	6a3b      	ldr	r3, [r7, #32]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d002      	beq.n	800320c <HAL_I2C_Mem_Read+0x34>
 8003206:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003208:	2b00      	cmp	r3, #0
 800320a:	d105      	bne.n	8003218 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003212:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8003214:	2301      	movs	r3, #1
 8003216:	e0f1      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800321e:	2b01      	cmp	r3, #1
 8003220:	d101      	bne.n	8003226 <HAL_I2C_Mem_Read+0x4e>
 8003222:	2302      	movs	r3, #2
 8003224:	e0ea      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	2201      	movs	r2, #1
 800322a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800322e:	f7ff fbcb 	bl	80029c8 <HAL_GetTick>
 8003232:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8003234:	697b      	ldr	r3, [r7, #20]
 8003236:	9300      	str	r3, [sp, #0]
 8003238:	2319      	movs	r3, #25
 800323a:	2201      	movs	r2, #1
 800323c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003240:	68f8      	ldr	r0, [r7, #12]
 8003242:	f000 fa61 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 8003246:	4603      	mov	r3, r0
 8003248:	2b00      	cmp	r3, #0
 800324a:	d001      	beq.n	8003250 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 800324c:	2301      	movs	r3, #1
 800324e:	e0d5      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003250:	68fb      	ldr	r3, [r7, #12]
 8003252:	2222      	movs	r2, #34	@ 0x22
 8003254:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	2240      	movs	r2, #64	@ 0x40
 800325c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	2200      	movs	r2, #0
 8003264:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6a3a      	ldr	r2, [r7, #32]
 800326a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800326c:	68fb      	ldr	r3, [r7, #12]
 800326e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8003270:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8003272:	68fb      	ldr	r3, [r7, #12]
 8003274:	2200      	movs	r2, #0
 8003276:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003278:	88f8      	ldrh	r0, [r7, #6]
 800327a:	893a      	ldrh	r2, [r7, #8]
 800327c:	8979      	ldrh	r1, [r7, #10]
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	9301      	str	r3, [sp, #4]
 8003282:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003284:	9300      	str	r3, [sp, #0]
 8003286:	4603      	mov	r3, r0
 8003288:	68f8      	ldr	r0, [r7, #12]
 800328a:	f000 f9c5 	bl	8003618 <I2C_RequestMemoryRead>
 800328e:	4603      	mov	r3, r0
 8003290:	2b00      	cmp	r3, #0
 8003292:	d005      	beq.n	80032a0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	2200      	movs	r2, #0
 8003298:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800329c:	2301      	movs	r3, #1
 800329e:	e0ad      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80032a0:	68fb      	ldr	r3, [r7, #12]
 80032a2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032a4:	b29b      	uxth	r3, r3
 80032a6:	2bff      	cmp	r3, #255	@ 0xff
 80032a8:	d90e      	bls.n	80032c8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80032aa:	68fb      	ldr	r3, [r7, #12]
 80032ac:	22ff      	movs	r2, #255	@ 0xff
 80032ae:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80032b0:	68fb      	ldr	r3, [r7, #12]
 80032b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	8979      	ldrh	r1, [r7, #10]
 80032b8:	4b52      	ldr	r3, [pc, #328]	@ (8003404 <HAL_I2C_Mem_Read+0x22c>)
 80032ba:	9300      	str	r3, [sp, #0]
 80032bc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80032c0:	68f8      	ldr	r0, [r7, #12]
 80032c2:	f000 fbe5 	bl	8003a90 <I2C_TransferConfig>
 80032c6:	e00f      	b.n	80032e8 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80032c8:	68fb      	ldr	r3, [r7, #12]
 80032ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032cc:	b29a      	uxth	r2, r3
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80032d2:	68fb      	ldr	r3, [r7, #12]
 80032d4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d6:	b2da      	uxtb	r2, r3
 80032d8:	8979      	ldrh	r1, [r7, #10]
 80032da:	4b4a      	ldr	r3, [pc, #296]	@ (8003404 <HAL_I2C_Mem_Read+0x22c>)
 80032dc:	9300      	str	r3, [sp, #0]
 80032de:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80032e2:	68f8      	ldr	r0, [r7, #12]
 80032e4:	f000 fbd4 	bl	8003a90 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 80032e8:	697b      	ldr	r3, [r7, #20]
 80032ea:	9300      	str	r3, [sp, #0]
 80032ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032ee:	2200      	movs	r2, #0
 80032f0:	2104      	movs	r1, #4
 80032f2:	68f8      	ldr	r0, [r7, #12]
 80032f4:	f000 fa08 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80032f8:	4603      	mov	r3, r0
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d001      	beq.n	8003302 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80032fe:	2301      	movs	r3, #1
 8003300:	e07c      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800330c:	b2d2      	uxtb	r2, r2
 800330e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003310:	68fb      	ldr	r3, [r7, #12]
 8003312:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003314:	1c5a      	adds	r2, r3, #1
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331e:	3b01      	subs	r3, #1
 8003320:	b29a      	uxth	r2, r3
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800332a:	b29b      	uxth	r3, r3
 800332c:	3b01      	subs	r3, #1
 800332e:	b29a      	uxth	r2, r3
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003338:	b29b      	uxth	r3, r3
 800333a:	2b00      	cmp	r3, #0
 800333c:	d034      	beq.n	80033a8 <HAL_I2C_Mem_Read+0x1d0>
 800333e:	68fb      	ldr	r3, [r7, #12]
 8003340:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003342:	2b00      	cmp	r3, #0
 8003344:	d130      	bne.n	80033a8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8003346:	697b      	ldr	r3, [r7, #20]
 8003348:	9300      	str	r3, [sp, #0]
 800334a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800334c:	2200      	movs	r2, #0
 800334e:	2180      	movs	r1, #128	@ 0x80
 8003350:	68f8      	ldr	r0, [r7, #12]
 8003352:	f000 f9d9 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 8003356:	4603      	mov	r3, r0
 8003358:	2b00      	cmp	r3, #0
 800335a:	d001      	beq.n	8003360 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e04d      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003360:	68fb      	ldr	r3, [r7, #12]
 8003362:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003364:	b29b      	uxth	r3, r3
 8003366:	2bff      	cmp	r3, #255	@ 0xff
 8003368:	d90e      	bls.n	8003388 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	22ff      	movs	r2, #255	@ 0xff
 800336e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003374:	b2da      	uxtb	r2, r3
 8003376:	8979      	ldrh	r1, [r7, #10]
 8003378:	2300      	movs	r3, #0
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 fb85 	bl	8003a90 <I2C_TransferConfig>
 8003386:	e00f      	b.n	80033a8 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800338c:	b29a      	uxth	r2, r3
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003396:	b2da      	uxtb	r2, r3
 8003398:	8979      	ldrh	r1, [r7, #10]
 800339a:	2300      	movs	r3, #0
 800339c:	9300      	str	r3, [sp, #0]
 800339e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80033a2:	68f8      	ldr	r0, [r7, #12]
 80033a4:	f000 fb74 	bl	8003a90 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033ac:	b29b      	uxth	r3, r3
 80033ae:	2b00      	cmp	r3, #0
 80033b0:	d19a      	bne.n	80032e8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80033b2:	697a      	ldr	r2, [r7, #20]
 80033b4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80033b6:	68f8      	ldr	r0, [r7, #12]
 80033b8:	f000 fa46 	bl	8003848 <I2C_WaitOnSTOPFlagUntilTimeout>
 80033bc:	4603      	mov	r3, r0
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d001      	beq.n	80033c6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 80033c2:	2301      	movs	r3, #1
 80033c4:	e01a      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	2220      	movs	r2, #32
 80033cc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	681b      	ldr	r3, [r3, #0]
 80033d2:	6859      	ldr	r1, [r3, #4]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003408 <HAL_I2C_Mem_Read+0x230>)
 80033da:	400b      	ands	r3, r1
 80033dc:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2220      	movs	r2, #32
 80033e2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	2200      	movs	r2, #0
 80033f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80033f6:	2300      	movs	r3, #0
 80033f8:	e000      	b.n	80033fc <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80033fa:	2302      	movs	r3, #2
  }
}
 80033fc:	4618      	mov	r0, r3
 80033fe:	3718      	adds	r7, #24
 8003400:	46bd      	mov	sp, r7
 8003402:	bd80      	pop	{r7, pc}
 8003404:	80002400 	.word	0x80002400
 8003408:	fe00e800 	.word	0xfe00e800

0800340c <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 800340c:	b580      	push	{r7, lr}
 800340e:	b08a      	sub	sp, #40	@ 0x28
 8003410:	af02      	add	r7, sp, #8
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	607a      	str	r2, [r7, #4]
 8003416:	603b      	str	r3, [r7, #0]
 8003418:	460b      	mov	r3, r1
 800341a:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 800341c:	2300      	movs	r3, #0
 800341e:	617b      	str	r3, [r7, #20]

  HAL_StatusTypeDef status = HAL_OK;
 8003420:	2300      	movs	r3, #0
 8003422:	77fb      	strb	r3, [r7, #31]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800342a:	b2db      	uxtb	r3, r3
 800342c:	2b20      	cmp	r3, #32
 800342e:	f040 80ed 	bne.w	800360c <HAL_I2C_IsDeviceReady+0x200>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003432:	68fb      	ldr	r3, [r7, #12]
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	699b      	ldr	r3, [r3, #24]
 8003438:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800343c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003440:	d101      	bne.n	8003446 <HAL_I2C_IsDeviceReady+0x3a>
    {
      return HAL_BUSY;
 8003442:	2302      	movs	r3, #2
 8003444:	e0e3      	b.n	800360e <HAL_I2C_IsDeviceReady+0x202>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800344c:	2b01      	cmp	r3, #1
 800344e:	d101      	bne.n	8003454 <HAL_I2C_IsDeviceReady+0x48>
 8003450:	2302      	movs	r3, #2
 8003452:	e0dc      	b.n	800360e <HAL_I2C_IsDeviceReady+0x202>
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	2201      	movs	r2, #1
 8003458:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	2224      	movs	r2, #36	@ 0x24
 8003460:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	2200      	movs	r2, #0
 8003468:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	2b01      	cmp	r3, #1
 8003470:	d107      	bne.n	8003482 <HAL_I2C_IsDeviceReady+0x76>
 8003472:	897b      	ldrh	r3, [r7, #10]
 8003474:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003478:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800347c:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8003480:	e006      	b.n	8003490 <HAL_I2C_IsDeviceReady+0x84>
 8003482:	897b      	ldrh	r3, [r7, #10]
 8003484:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003488:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800348c:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 8003490:	68fa      	ldr	r2, [r7, #12]
 8003492:	6812      	ldr	r2, [r2, #0]
 8003494:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8003496:	f7ff fa97 	bl	80029c8 <HAL_GetTick>
 800349a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	699b      	ldr	r3, [r3, #24]
 80034a2:	f003 0320 	and.w	r3, r3, #32
 80034a6:	2b20      	cmp	r3, #32
 80034a8:	bf0c      	ite	eq
 80034aa:	2301      	moveq	r3, #1
 80034ac:	2300      	movne	r3, #0
 80034ae:	b2db      	uxtb	r3, r3
 80034b0:	77bb      	strb	r3, [r7, #30]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	699b      	ldr	r3, [r3, #24]
 80034b8:	f003 0310 	and.w	r3, r3, #16
 80034bc:	2b10      	cmp	r3, #16
 80034be:	bf0c      	ite	eq
 80034c0:	2301      	moveq	r3, #1
 80034c2:	2300      	movne	r3, #0
 80034c4:	b2db      	uxtb	r3, r3
 80034c6:	777b      	strb	r3, [r7, #29]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 80034c8:	e034      	b.n	8003534 <HAL_I2C_IsDeviceReady+0x128>
      {
        if (Timeout != HAL_MAX_DELAY)
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80034d0:	d01a      	beq.n	8003508 <HAL_I2C_IsDeviceReady+0xfc>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80034d2:	f7ff fa79 	bl	80029c8 <HAL_GetTick>
 80034d6:	4602      	mov	r2, r0
 80034d8:	69bb      	ldr	r3, [r7, #24]
 80034da:	1ad3      	subs	r3, r2, r3
 80034dc:	683a      	ldr	r2, [r7, #0]
 80034de:	429a      	cmp	r2, r3
 80034e0:	d302      	bcc.n	80034e8 <HAL_I2C_IsDeviceReady+0xdc>
 80034e2:	683b      	ldr	r3, [r7, #0]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d10f      	bne.n	8003508 <HAL_I2C_IsDeviceReady+0xfc>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	2220      	movs	r2, #32
 80034ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80034f4:	f043 0220 	orr.w	r2, r3, #32
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	2200      	movs	r2, #0
 8003500:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 8003504:	2301      	movs	r3, #1
 8003506:	e082      	b.n	800360e <HAL_I2C_IsDeviceReady+0x202>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	f003 0320 	and.w	r3, r3, #32
 8003512:	2b20      	cmp	r3, #32
 8003514:	bf0c      	ite	eq
 8003516:	2301      	moveq	r3, #1
 8003518:	2300      	movne	r3, #0
 800351a:	b2db      	uxtb	r3, r3
 800351c:	77bb      	strb	r3, [r7, #30]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800351e:	68fb      	ldr	r3, [r7, #12]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	699b      	ldr	r3, [r3, #24]
 8003524:	f003 0310 	and.w	r3, r3, #16
 8003528:	2b10      	cmp	r3, #16
 800352a:	bf0c      	ite	eq
 800352c:	2301      	moveq	r3, #1
 800352e:	2300      	movne	r3, #0
 8003530:	b2db      	uxtb	r3, r3
 8003532:	777b      	strb	r3, [r7, #29]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 8003534:	7fbb      	ldrb	r3, [r7, #30]
 8003536:	2b00      	cmp	r3, #0
 8003538:	d102      	bne.n	8003540 <HAL_I2C_IsDeviceReady+0x134>
 800353a:	7f7b      	ldrb	r3, [r7, #29]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d0c4      	beq.n	80034ca <HAL_I2C_IsDeviceReady+0xbe>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	699b      	ldr	r3, [r3, #24]
 8003546:	f003 0310 	and.w	r3, r3, #16
 800354a:	2b10      	cmp	r3, #16
 800354c:	d027      	beq.n	800359e <HAL_I2C_IsDeviceReady+0x192>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800354e:	69bb      	ldr	r3, [r7, #24]
 8003550:	9300      	str	r3, [sp, #0]
 8003552:	683b      	ldr	r3, [r7, #0]
 8003554:	2200      	movs	r2, #0
 8003556:	2120      	movs	r1, #32
 8003558:	68f8      	ldr	r0, [r7, #12]
 800355a:	f000 f8d5 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 800355e:	4603      	mov	r3, r0
 8003560:	2b00      	cmp	r3, #0
 8003562:	d00e      	beq.n	8003582 <HAL_I2C_IsDeviceReady+0x176>
        {
          /* A non acknowledge appear during STOP Flag waiting process, a new trial must be performed */
          if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003564:	68fb      	ldr	r3, [r7, #12]
 8003566:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003568:	2b04      	cmp	r3, #4
 800356a:	d107      	bne.n	800357c <HAL_I2C_IsDeviceReady+0x170>
          {
            /* Clear STOP Flag */
            __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	2220      	movs	r2, #32
 8003572:	61da      	str	r2, [r3, #28]

            /* Reset the error code for next trial */
            hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	2200      	movs	r2, #0
 8003578:	645a      	str	r2, [r3, #68]	@ 0x44
 800357a:	e026      	b.n	80035ca <HAL_I2C_IsDeviceReady+0x1be>
          }
          else
          {
            status = HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	77fb      	strb	r3, [r7, #31]
 8003580:	e023      	b.n	80035ca <HAL_I2C_IsDeviceReady+0x1be>
        else
        {
          /* A acknowledge appear during STOP Flag waiting process, this mean that device respond to its address */

          /* Clear STOP Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	2220      	movs	r2, #32
 8003588:	61da      	str	r2, [r3, #28]

          /* Device is ready */
          hi2c->State = HAL_I2C_STATE_READY;
 800358a:	68fb      	ldr	r3, [r7, #12]
 800358c:	2220      	movs	r2, #32
 800358e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	2200      	movs	r2, #0
 8003596:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_OK;
 800359a:	2300      	movs	r3, #0
 800359c:	e037      	b.n	800360e <HAL_I2C_IsDeviceReady+0x202>
      {
        /* A non acknowledge is detected, this mean that device not respond to its address,
           a new trial must be performed */

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	2210      	movs	r2, #16
 80035a4:	61da      	str	r2, [r3, #28]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80035a6:	69bb      	ldr	r3, [r7, #24]
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	683b      	ldr	r3, [r7, #0]
 80035ac:	2200      	movs	r2, #0
 80035ae:	2120      	movs	r1, #32
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f8a9 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d002      	beq.n	80035c2 <HAL_I2C_IsDeviceReady+0x1b6>
        {
          status = HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	77fb      	strb	r3, [r7, #31]
 80035c0:	e003      	b.n	80035ca <HAL_I2C_IsDeviceReady+0x1be>
        }
        else
        {
          /* Clear STOP Flag, auto generated with autoend*/
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	2220      	movs	r2, #32
 80035c8:	61da      	str	r2, [r3, #28]
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80035ca:	697b      	ldr	r3, [r7, #20]
 80035cc:	3301      	adds	r3, #1
 80035ce:	617b      	str	r3, [r7, #20]

      if ((I2C_Trials < Trials) && (status == HAL_ERROR))
 80035d0:	697b      	ldr	r3, [r7, #20]
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d904      	bls.n	80035e2 <HAL_I2C_IsDeviceReady+0x1d6>
 80035d8:	7ffb      	ldrb	r3, [r7, #31]
 80035da:	2b01      	cmp	r3, #1
 80035dc:	d101      	bne.n	80035e2 <HAL_I2C_IsDeviceReady+0x1d6>
      {
        status = HAL_OK;
 80035de:	2300      	movs	r3, #0
 80035e0:	77fb      	strb	r3, [r7, #31]
      }

    } while (I2C_Trials < Trials);
 80035e2:	697b      	ldr	r3, [r7, #20]
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	429a      	cmp	r2, r3
 80035e8:	f63f af3f 	bhi.w	800346a <HAL_I2C_IsDeviceReady+0x5e>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	2220      	movs	r2, #32
 80035f0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80035f8:	f043 0220 	orr.w	r2, r3, #32
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	2200      	movs	r2, #0
 8003604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8003608:	2301      	movs	r3, #1
 800360a:	e000      	b.n	800360e <HAL_I2C_IsDeviceReady+0x202>
  }
  else
  {
    return HAL_BUSY;
 800360c:	2302      	movs	r3, #2
  }
}
 800360e:	4618      	mov	r0, r3
 8003610:	3720      	adds	r7, #32
 8003612:	46bd      	mov	sp, r7
 8003614:	bd80      	pop	{r7, pc}
	...

08003618 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af02      	add	r7, sp, #8
 800361e:	60f8      	str	r0, [r7, #12]
 8003620:	4608      	mov	r0, r1
 8003622:	4611      	mov	r1, r2
 8003624:	461a      	mov	r2, r3
 8003626:	4603      	mov	r3, r0
 8003628:	817b      	strh	r3, [r7, #10]
 800362a:	460b      	mov	r3, r1
 800362c:	813b      	strh	r3, [r7, #8]
 800362e:	4613      	mov	r3, r2
 8003630:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8003632:	88fb      	ldrh	r3, [r7, #6]
 8003634:	b2da      	uxtb	r2, r3
 8003636:	8979      	ldrh	r1, [r7, #10]
 8003638:	4b20      	ldr	r3, [pc, #128]	@ (80036bc <I2C_RequestMemoryRead+0xa4>)
 800363a:	9300      	str	r3, [sp, #0]
 800363c:	2300      	movs	r3, #0
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f000 fa26 	bl	8003a90 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003644:	69fa      	ldr	r2, [r7, #28]
 8003646:	69b9      	ldr	r1, [r7, #24]
 8003648:	68f8      	ldr	r0, [r7, #12]
 800364a:	f000 f8b6 	bl	80037ba <I2C_WaitOnTXISFlagUntilTimeout>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d001      	beq.n	8003658 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8003654:	2301      	movs	r3, #1
 8003656:	e02c      	b.n	80036b2 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003658:	88fb      	ldrh	r3, [r7, #6]
 800365a:	2b01      	cmp	r3, #1
 800365c:	d105      	bne.n	800366a <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800365e:	893b      	ldrh	r3, [r7, #8]
 8003660:	b2da      	uxtb	r2, r3
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	629a      	str	r2, [r3, #40]	@ 0x28
 8003668:	e015      	b.n	8003696 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800366a:	893b      	ldrh	r3, [r7, #8]
 800366c:	0a1b      	lsrs	r3, r3, #8
 800366e:	b29b      	uxth	r3, r3
 8003670:	b2da      	uxtb	r2, r3
 8003672:	68fb      	ldr	r3, [r7, #12]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003678:	69fa      	ldr	r2, [r7, #28]
 800367a:	69b9      	ldr	r1, [r7, #24]
 800367c:	68f8      	ldr	r0, [r7, #12]
 800367e:	f000 f89c 	bl	80037ba <I2C_WaitOnTXISFlagUntilTimeout>
 8003682:	4603      	mov	r3, r0
 8003684:	2b00      	cmp	r3, #0
 8003686:	d001      	beq.n	800368c <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8003688:	2301      	movs	r3, #1
 800368a:	e012      	b.n	80036b2 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800368c:	893b      	ldrh	r3, [r7, #8]
 800368e:	b2da      	uxtb	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8003696:	69fb      	ldr	r3, [r7, #28]
 8003698:	9300      	str	r3, [sp, #0]
 800369a:	69bb      	ldr	r3, [r7, #24]
 800369c:	2200      	movs	r2, #0
 800369e:	2140      	movs	r1, #64	@ 0x40
 80036a0:	68f8      	ldr	r0, [r7, #12]
 80036a2:	f000 f831 	bl	8003708 <I2C_WaitOnFlagUntilTimeout>
 80036a6:	4603      	mov	r3, r0
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d001      	beq.n	80036b0 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80036ac:	2301      	movs	r3, #1
 80036ae:	e000      	b.n	80036b2 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80036b0:	2300      	movs	r3, #0
}
 80036b2:	4618      	mov	r0, r3
 80036b4:	3710      	adds	r7, #16
 80036b6:	46bd      	mov	sp, r7
 80036b8:	bd80      	pop	{r7, pc}
 80036ba:	bf00      	nop
 80036bc:	80002000 	.word	0x80002000

080036c0 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80036c0:	b480      	push	{r7}
 80036c2:	b083      	sub	sp, #12
 80036c4:	af00      	add	r7, sp, #0
 80036c6:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	699b      	ldr	r3, [r3, #24]
 80036ce:	f003 0302 	and.w	r3, r3, #2
 80036d2:	2b02      	cmp	r3, #2
 80036d4:	d103      	bne.n	80036de <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	2200      	movs	r2, #0
 80036dc:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	699b      	ldr	r3, [r3, #24]
 80036e4:	f003 0301 	and.w	r3, r3, #1
 80036e8:	2b01      	cmp	r3, #1
 80036ea:	d007      	beq.n	80036fc <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699a      	ldr	r2, [r3, #24]
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f042 0201 	orr.w	r2, r2, #1
 80036fa:	619a      	str	r2, [r3, #24]
  }
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8003708:	b580      	push	{r7, lr}
 800370a:	b084      	sub	sp, #16
 800370c:	af00      	add	r7, sp, #0
 800370e:	60f8      	str	r0, [r7, #12]
 8003710:	60b9      	str	r1, [r7, #8]
 8003712:	603b      	str	r3, [r7, #0]
 8003714:	4613      	mov	r3, r2
 8003716:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003718:	e03b      	b.n	8003792 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800371a:	69ba      	ldr	r2, [r7, #24]
 800371c:	6839      	ldr	r1, [r7, #0]
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 f8d6 	bl	80038d0 <I2C_IsErrorOccurred>
 8003724:	4603      	mov	r3, r0
 8003726:	2b00      	cmp	r3, #0
 8003728:	d001      	beq.n	800372e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800372a:	2301      	movs	r3, #1
 800372c:	e041      	b.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003734:	d02d      	beq.n	8003792 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003736:	f7ff f947 	bl	80029c8 <HAL_GetTick>
 800373a:	4602      	mov	r2, r0
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	1ad3      	subs	r3, r2, r3
 8003740:	683a      	ldr	r2, [r7, #0]
 8003742:	429a      	cmp	r2, r3
 8003744:	d302      	bcc.n	800374c <I2C_WaitOnFlagUntilTimeout+0x44>
 8003746:	683b      	ldr	r3, [r7, #0]
 8003748:	2b00      	cmp	r3, #0
 800374a:	d122      	bne.n	8003792 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	699a      	ldr	r2, [r3, #24]
 8003752:	68bb      	ldr	r3, [r7, #8]
 8003754:	4013      	ands	r3, r2
 8003756:	68ba      	ldr	r2, [r7, #8]
 8003758:	429a      	cmp	r2, r3
 800375a:	bf0c      	ite	eq
 800375c:	2301      	moveq	r3, #1
 800375e:	2300      	movne	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	461a      	mov	r2, r3
 8003764:	79fb      	ldrb	r3, [r7, #7]
 8003766:	429a      	cmp	r2, r3
 8003768:	d113      	bne.n	8003792 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800376e:	f043 0220 	orr.w	r2, r3, #32
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2220      	movs	r2, #32
 800377a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	2200      	movs	r2, #0
 800378a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 800378e:	2301      	movs	r3, #1
 8003790:	e00f      	b.n	80037b2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	681b      	ldr	r3, [r3, #0]
 8003796:	699a      	ldr	r2, [r3, #24]
 8003798:	68bb      	ldr	r3, [r7, #8]
 800379a:	4013      	ands	r3, r2
 800379c:	68ba      	ldr	r2, [r7, #8]
 800379e:	429a      	cmp	r2, r3
 80037a0:	bf0c      	ite	eq
 80037a2:	2301      	moveq	r3, #1
 80037a4:	2300      	movne	r3, #0
 80037a6:	b2db      	uxtb	r3, r3
 80037a8:	461a      	mov	r2, r3
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	429a      	cmp	r2, r3
 80037ae:	d0b4      	beq.n	800371a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80037b0:	2300      	movs	r3, #0
}
 80037b2:	4618      	mov	r0, r3
 80037b4:	3710      	adds	r7, #16
 80037b6:	46bd      	mov	sp, r7
 80037b8:	bd80      	pop	{r7, pc}

080037ba <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80037ba:	b580      	push	{r7, lr}
 80037bc:	b084      	sub	sp, #16
 80037be:	af00      	add	r7, sp, #0
 80037c0:	60f8      	str	r0, [r7, #12]
 80037c2:	60b9      	str	r1, [r7, #8]
 80037c4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037c6:	e033      	b.n	8003830 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80037c8:	687a      	ldr	r2, [r7, #4]
 80037ca:	68b9      	ldr	r1, [r7, #8]
 80037cc:	68f8      	ldr	r0, [r7, #12]
 80037ce:	f000 f87f 	bl	80038d0 <I2C_IsErrorOccurred>
 80037d2:	4603      	mov	r3, r0
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d001      	beq.n	80037dc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	e031      	b.n	8003840 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037e2:	d025      	beq.n	8003830 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037e4:	f7ff f8f0 	bl	80029c8 <HAL_GetTick>
 80037e8:	4602      	mov	r2, r0
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	1ad3      	subs	r3, r2, r3
 80037ee:	68ba      	ldr	r2, [r7, #8]
 80037f0:	429a      	cmp	r2, r3
 80037f2:	d302      	bcc.n	80037fa <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80037f4:	68bb      	ldr	r3, [r7, #8]
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d11a      	bne.n	8003830 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80037fa:	68fb      	ldr	r3, [r7, #12]
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	699b      	ldr	r3, [r3, #24]
 8003800:	f003 0302 	and.w	r3, r3, #2
 8003804:	2b02      	cmp	r3, #2
 8003806:	d013      	beq.n	8003830 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800380c:	f043 0220 	orr.w	r2, r3, #32
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	2220      	movs	r2, #32
 8003818:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	2200      	movs	r2, #0
 8003820:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e007      	b.n	8003840 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8003830:	68fb      	ldr	r3, [r7, #12]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	699b      	ldr	r3, [r3, #24]
 8003836:	f003 0302 	and.w	r3, r3, #2
 800383a:	2b02      	cmp	r3, #2
 800383c:	d1c4      	bne.n	80037c8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800383e:	2300      	movs	r3, #0
}
 8003840:	4618      	mov	r0, r3
 8003842:	3710      	adds	r7, #16
 8003844:	46bd      	mov	sp, r7
 8003846:	bd80      	pop	{r7, pc}

08003848 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8003848:	b580      	push	{r7, lr}
 800384a:	b084      	sub	sp, #16
 800384c:	af00      	add	r7, sp, #0
 800384e:	60f8      	str	r0, [r7, #12]
 8003850:	60b9      	str	r1, [r7, #8]
 8003852:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003854:	e02f      	b.n	80038b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8003856:	687a      	ldr	r2, [r7, #4]
 8003858:	68b9      	ldr	r1, [r7, #8]
 800385a:	68f8      	ldr	r0, [r7, #12]
 800385c:	f000 f838 	bl	80038d0 <I2C_IsErrorOccurred>
 8003860:	4603      	mov	r3, r0
 8003862:	2b00      	cmp	r3, #0
 8003864:	d001      	beq.n	800386a <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8003866:	2301      	movs	r3, #1
 8003868:	e02d      	b.n	80038c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800386a:	f7ff f8ad 	bl	80029c8 <HAL_GetTick>
 800386e:	4602      	mov	r2, r0
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	1ad3      	subs	r3, r2, r3
 8003874:	68ba      	ldr	r2, [r7, #8]
 8003876:	429a      	cmp	r2, r3
 8003878:	d302      	bcc.n	8003880 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 800387a:	68bb      	ldr	r3, [r7, #8]
 800387c:	2b00      	cmp	r3, #0
 800387e:	d11a      	bne.n	80038b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	681b      	ldr	r3, [r3, #0]
 8003884:	699b      	ldr	r3, [r3, #24]
 8003886:	f003 0320 	and.w	r3, r3, #32
 800388a:	2b20      	cmp	r3, #32
 800388c:	d013      	beq.n	80038b6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800388e:	68fb      	ldr	r3, [r7, #12]
 8003890:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003892:	f043 0220 	orr.w	r2, r3, #32
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2220      	movs	r2, #32
 800389e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80038a2:	68fb      	ldr	r3, [r7, #12]
 80038a4:	2200      	movs	r2, #0
 80038a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80038b2:	2301      	movs	r3, #1
 80038b4:	e007      	b.n	80038c6 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80038b6:	68fb      	ldr	r3, [r7, #12]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	699b      	ldr	r3, [r3, #24]
 80038bc:	f003 0320 	and.w	r3, r3, #32
 80038c0:	2b20      	cmp	r3, #32
 80038c2:	d1c8      	bne.n	8003856 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3710      	adds	r7, #16
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
	...

080038d0 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b08a      	sub	sp, #40	@ 0x28
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	60f8      	str	r0, [r7, #12]
 80038d8:	60b9      	str	r1, [r7, #8]
 80038da:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038dc:	2300      	movs	r3, #0
 80038de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	681b      	ldr	r3, [r3, #0]
 80038e6:	699b      	ldr	r3, [r3, #24]
 80038e8:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 80038ea:	2300      	movs	r3, #0
 80038ec:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 80038f2:	69bb      	ldr	r3, [r7, #24]
 80038f4:	f003 0310 	and.w	r3, r3, #16
 80038f8:	2b00      	cmp	r3, #0
 80038fa:	d068      	beq.n	80039ce <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	2210      	movs	r2, #16
 8003902:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8003904:	e049      	b.n	800399a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8003906:	68bb      	ldr	r3, [r7, #8]
 8003908:	f1b3 3fff 	cmp.w	r3, #4294967295
 800390c:	d045      	beq.n	800399a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800390e:	f7ff f85b 	bl	80029c8 <HAL_GetTick>
 8003912:	4602      	mov	r2, r0
 8003914:	69fb      	ldr	r3, [r7, #28]
 8003916:	1ad3      	subs	r3, r2, r3
 8003918:	68ba      	ldr	r2, [r7, #8]
 800391a:	429a      	cmp	r2, r3
 800391c:	d302      	bcc.n	8003924 <I2C_IsErrorOccurred+0x54>
 800391e:	68bb      	ldr	r3, [r7, #8]
 8003920:	2b00      	cmp	r3, #0
 8003922:	d13a      	bne.n	800399a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8003924:	68fb      	ldr	r3, [r7, #12]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	685b      	ldr	r3, [r3, #4]
 800392a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800392e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003936:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	699b      	ldr	r3, [r3, #24]
 800393e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003942:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003946:	d121      	bne.n	800398c <I2C_IsErrorOccurred+0xbc>
 8003948:	697b      	ldr	r3, [r7, #20]
 800394a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800394e:	d01d      	beq.n	800398c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8003950:	7cfb      	ldrb	r3, [r7, #19]
 8003952:	2b20      	cmp	r3, #32
 8003954:	d01a      	beq.n	800398c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685a      	ldr	r2, [r3, #4]
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003964:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8003966:	f7ff f82f 	bl	80029c8 <HAL_GetTick>
 800396a:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800396c:	e00e      	b.n	800398c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800396e:	f7ff f82b 	bl	80029c8 <HAL_GetTick>
 8003972:	4602      	mov	r2, r0
 8003974:	69fb      	ldr	r3, [r7, #28]
 8003976:	1ad3      	subs	r3, r2, r3
 8003978:	2b19      	cmp	r3, #25
 800397a:	d907      	bls.n	800398c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 800397c:	6a3b      	ldr	r3, [r7, #32]
 800397e:	f043 0320 	orr.w	r3, r3, #32
 8003982:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003984:	2301      	movs	r3, #1
 8003986:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 800398a:	e006      	b.n	800399a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	699b      	ldr	r3, [r3, #24]
 8003992:	f003 0320 	and.w	r3, r3, #32
 8003996:	2b20      	cmp	r3, #32
 8003998:	d1e9      	bne.n	800396e <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	699b      	ldr	r3, [r3, #24]
 80039a0:	f003 0320 	and.w	r3, r3, #32
 80039a4:	2b20      	cmp	r3, #32
 80039a6:	d003      	beq.n	80039b0 <I2C_IsErrorOccurred+0xe0>
 80039a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039ac:	2b00      	cmp	r3, #0
 80039ae:	d0aa      	beq.n	8003906 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80039b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d103      	bne.n	80039c0 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	2220      	movs	r2, #32
 80039be:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80039c0:	6a3b      	ldr	r3, [r7, #32]
 80039c2:	f043 0304 	orr.w	r3, r3, #4
 80039c6:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80039c8:	2301      	movs	r3, #1
 80039ca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	681b      	ldr	r3, [r3, #0]
 80039d2:	699b      	ldr	r3, [r3, #24]
 80039d4:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80039d6:	69bb      	ldr	r3, [r7, #24]
 80039d8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d00b      	beq.n	80039f8 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80039e0:	6a3b      	ldr	r3, [r7, #32]
 80039e2:	f043 0301 	orr.w	r3, r3, #1
 80039e6:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80039f0:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80039f8:	69bb      	ldr	r3, [r7, #24]
 80039fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d00b      	beq.n	8003a1a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003a02:	6a3b      	ldr	r3, [r7, #32]
 8003a04:	f043 0308 	orr.w	r3, r3, #8
 8003a08:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003a12:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a14:	2301      	movs	r3, #1
 8003a16:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8003a1a:	69bb      	ldr	r3, [r7, #24]
 8003a1c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d00b      	beq.n	8003a3c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8003a24:	6a3b      	ldr	r3, [r7, #32]
 8003a26:	f043 0302 	orr.w	r3, r3, #2
 8003a2a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003a34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003a36:	2301      	movs	r3, #1
 8003a38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8003a3c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d01c      	beq.n	8003a7e <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003a44:	68f8      	ldr	r0, [r7, #12]
 8003a46:	f7ff fe3b 	bl	80036c0 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6859      	ldr	r1, [r3, #4]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	681a      	ldr	r2, [r3, #0]
 8003a54:	4b0d      	ldr	r3, [pc, #52]	@ (8003a8c <I2C_IsErrorOccurred+0x1bc>)
 8003a56:	400b      	ands	r3, r1
 8003a58:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003a5e:	6a3b      	ldr	r3, [r7, #32]
 8003a60:	431a      	orrs	r2, r3
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8003a66:	68fb      	ldr	r3, [r7, #12]
 8003a68:	2220      	movs	r2, #32
 8003a6a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	2200      	movs	r2, #0
 8003a72:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	2200      	movs	r2, #0
 8003a7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8003a7e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8003a82:	4618      	mov	r0, r3
 8003a84:	3728      	adds	r7, #40	@ 0x28
 8003a86:	46bd      	mov	sp, r7
 8003a88:	bd80      	pop	{r7, pc}
 8003a8a:	bf00      	nop
 8003a8c:	fe00e800 	.word	0xfe00e800

08003a90 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003a90:	b480      	push	{r7}
 8003a92:	b087      	sub	sp, #28
 8003a94:	af00      	add	r7, sp, #0
 8003a96:	60f8      	str	r0, [r7, #12]
 8003a98:	607b      	str	r3, [r7, #4]
 8003a9a:	460b      	mov	r3, r1
 8003a9c:	817b      	strh	r3, [r7, #10]
 8003a9e:	4613      	mov	r3, r2
 8003aa0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003aa2:	897b      	ldrh	r3, [r7, #10]
 8003aa4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003aa8:	7a7b      	ldrb	r3, [r7, #9]
 8003aaa:	041b      	lsls	r3, r3, #16
 8003aac:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ab0:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003ab6:	6a3b      	ldr	r3, [r7, #32]
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8003abe:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	6a3b      	ldr	r3, [r7, #32]
 8003ac8:	0d5b      	lsrs	r3, r3, #21
 8003aca:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8003ace:	4b08      	ldr	r3, [pc, #32]	@ (8003af0 <I2C_TransferConfig+0x60>)
 8003ad0:	430b      	orrs	r3, r1
 8003ad2:	43db      	mvns	r3, r3
 8003ad4:	ea02 0103 	and.w	r1, r2, r3
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	430a      	orrs	r2, r1
 8003ae0:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003ae2:	bf00      	nop
 8003ae4:	371c      	adds	r7, #28
 8003ae6:	46bd      	mov	sp, r7
 8003ae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003aec:	4770      	bx	lr
 8003aee:	bf00      	nop
 8003af0:	03ff63ff 	.word	0x03ff63ff

08003af4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003af4:	b480      	push	{r7}
 8003af6:	b083      	sub	sp, #12
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b04:	b2db      	uxtb	r3, r3
 8003b06:	2b20      	cmp	r3, #32
 8003b08:	d138      	bne.n	8003b7c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003b10:	2b01      	cmp	r3, #1
 8003b12:	d101      	bne.n	8003b18 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003b14:	2302      	movs	r3, #2
 8003b16:	e032      	b.n	8003b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	2201      	movs	r2, #1
 8003b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2224      	movs	r2, #36	@ 0x24
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	681a      	ldr	r2, [r3, #0]
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f022 0201 	bic.w	r2, r2, #1
 8003b36:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	681b      	ldr	r3, [r3, #0]
 8003b3c:	681a      	ldr	r2, [r3, #0]
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8003b46:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	6819      	ldr	r1, [r3, #0]
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	683a      	ldr	r2, [r7, #0]
 8003b54:	430a      	orrs	r2, r1
 8003b56:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	681a      	ldr	r2, [r3, #0]
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f042 0201 	orr.w	r2, r2, #1
 8003b66:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2220      	movs	r2, #32
 8003b6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2200      	movs	r2, #0
 8003b74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	e000      	b.n	8003b7e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8003b7c:	2302      	movs	r3, #2
  }
}
 8003b7e:	4618      	mov	r0, r3
 8003b80:	370c      	adds	r7, #12
 8003b82:	46bd      	mov	sp, r7
 8003b84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b88:	4770      	bx	lr

08003b8a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8003b8a:	b480      	push	{r7}
 8003b8c:	b085      	sub	sp, #20
 8003b8e:	af00      	add	r7, sp, #0
 8003b90:	6078      	str	r0, [r7, #4]
 8003b92:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b9a:	b2db      	uxtb	r3, r3
 8003b9c:	2b20      	cmp	r3, #32
 8003b9e:	d139      	bne.n	8003c14 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003ba6:	2b01      	cmp	r3, #1
 8003ba8:	d101      	bne.n	8003bae <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8003baa:	2302      	movs	r3, #2
 8003bac:	e033      	b.n	8003c16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	2201      	movs	r2, #1
 8003bb2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	2224      	movs	r2, #36	@ 0x24
 8003bba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	681a      	ldr	r2, [r3, #0]
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f022 0201 	bic.w	r2, r2, #1
 8003bcc:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003bd6:	68fb      	ldr	r3, [r7, #12]
 8003bd8:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8003bdc:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	021b      	lsls	r3, r3, #8
 8003be2:	68fa      	ldr	r2, [r7, #12]
 8003be4:	4313      	orrs	r3, r2
 8003be6:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	68fa      	ldr	r2, [r7, #12]
 8003bee:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	681b      	ldr	r3, [r3, #0]
 8003bf4:	681a      	ldr	r2, [r3, #0]
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f042 0201 	orr.w	r2, r2, #1
 8003bfe:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	2220      	movs	r2, #32
 8003c04:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8003c10:	2300      	movs	r3, #0
 8003c12:	e000      	b.n	8003c16 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003c14:	2302      	movs	r3, #2
  }
}
 8003c16:	4618      	mov	r0, r3
 8003c18:	3714      	adds	r7, #20
 8003c1a:	46bd      	mov	sp, r7
 8003c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c20:	4770      	bx	lr

08003c22 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003c22:	b590      	push	{r4, r7, lr}
 8003c24:	b08d      	sub	sp, #52	@ 0x34
 8003c26:	af00      	add	r7, sp, #0
 8003c28:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003c30:	6a3b      	ldr	r3, [r7, #32]
 8003c32:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	681b      	ldr	r3, [r3, #0]
 8003c38:	4618      	mov	r0, r3
 8003c3a:	f005 f9c2 	bl	8008fc2 <USB_GetMode>
 8003c3e:	4603      	mov	r3, r0
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	f040 84d3 	bne.w	80045ec <HAL_PCD_IRQHandler+0x9ca>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	4618      	mov	r0, r3
 8003c4c:	f005 f926 	bl	8008e9c <USB_ReadInterrupts>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 84c9 	beq.w	80045ea <HAL_PCD_IRQHandler+0x9c8>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003c58:	69fb      	ldr	r3, [r7, #28]
 8003c5a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003c5e:	689b      	ldr	r3, [r3, #8]
 8003c60:	0a1b      	lsrs	r3, r3, #8
 8003c62:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003c66:	687b      	ldr	r3, [r7, #4]
 8003c68:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	4618      	mov	r0, r3
 8003c72:	f005 f913 	bl	8008e9c <USB_ReadInterrupts>
 8003c76:	4603      	mov	r3, r0
 8003c78:	f003 0302 	and.w	r3, r3, #2
 8003c7c:	2b02      	cmp	r3, #2
 8003c7e:	d107      	bne.n	8003c90 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	695a      	ldr	r2, [r3, #20]
 8003c86:	687b      	ldr	r3, [r7, #4]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	f002 0202 	and.w	r2, r2, #2
 8003c8e:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	4618      	mov	r0, r3
 8003c96:	f005 f901 	bl	8008e9c <USB_ReadInterrupts>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	f003 0310 	and.w	r3, r3, #16
 8003ca0:	2b10      	cmp	r3, #16
 8003ca2:	d161      	bne.n	8003d68 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	681b      	ldr	r3, [r3, #0]
 8003ca8:	699a      	ldr	r2, [r3, #24]
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f022 0210 	bic.w	r2, r2, #16
 8003cb2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003cb4:	6a3b      	ldr	r3, [r7, #32]
 8003cb6:	6a1b      	ldr	r3, [r3, #32]
 8003cb8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003cba:	69bb      	ldr	r3, [r7, #24]
 8003cbc:	f003 020f 	and.w	r2, r3, #15
 8003cc0:	4613      	mov	r3, r2
 8003cc2:	00db      	lsls	r3, r3, #3
 8003cc4:	4413      	add	r3, r2
 8003cc6:	009b      	lsls	r3, r3, #2
 8003cc8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003ccc:	687a      	ldr	r2, [r7, #4]
 8003cce:	4413      	add	r3, r2
 8003cd0:	3304      	adds	r3, #4
 8003cd2:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003cd4:	69bb      	ldr	r3, [r7, #24]
 8003cd6:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003cda:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003cde:	d124      	bne.n	8003d2a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003ce0:	69ba      	ldr	r2, [r7, #24]
 8003ce2:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003ce6:	4013      	ands	r3, r2
 8003ce8:	2b00      	cmp	r3, #0
 8003cea:	d035      	beq.n	8003d58 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cec:	697b      	ldr	r3, [r7, #20]
 8003cee:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003cf0:	69bb      	ldr	r3, [r7, #24]
 8003cf2:	091b      	lsrs	r3, r3, #4
 8003cf4:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003cf6:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003cfa:	b29b      	uxth	r3, r3
 8003cfc:	461a      	mov	r2, r3
 8003cfe:	6a38      	ldr	r0, [r7, #32]
 8003d00:	f005 f84e 	bl	8008da0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d04:	697b      	ldr	r3, [r7, #20]
 8003d06:	68da      	ldr	r2, [r3, #12]
 8003d08:	69bb      	ldr	r3, [r7, #24]
 8003d0a:	091b      	lsrs	r3, r3, #4
 8003d0c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d10:	441a      	add	r2, r3
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	695a      	ldr	r2, [r3, #20]
 8003d1a:	69bb      	ldr	r3, [r7, #24]
 8003d1c:	091b      	lsrs	r3, r3, #4
 8003d1e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d22:	441a      	add	r2, r3
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	615a      	str	r2, [r3, #20]
 8003d28:	e016      	b.n	8003d58 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003d2a:	69bb      	ldr	r3, [r7, #24]
 8003d2c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003d30:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003d34:	d110      	bne.n	8003d58 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003d3c:	2208      	movs	r2, #8
 8003d3e:	4619      	mov	r1, r3
 8003d40:	6a38      	ldr	r0, [r7, #32]
 8003d42:	f005 f82d 	bl	8008da0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003d46:	697b      	ldr	r3, [r7, #20]
 8003d48:	695a      	ldr	r2, [r3, #20]
 8003d4a:	69bb      	ldr	r3, [r7, #24]
 8003d4c:	091b      	lsrs	r3, r3, #4
 8003d4e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003d52:	441a      	add	r2, r3
 8003d54:	697b      	ldr	r3, [r7, #20]
 8003d56:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003d58:	687b      	ldr	r3, [r7, #4]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	699a      	ldr	r2, [r3, #24]
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	f042 0210 	orr.w	r2, r2, #16
 8003d66:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4618      	mov	r0, r3
 8003d6e:	f005 f895 	bl	8008e9c <USB_ReadInterrupts>
 8003d72:	4603      	mov	r3, r0
 8003d74:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d78:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003d7c:	f040 80a7 	bne.w	8003ece <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003d80:	2300      	movs	r3, #0
 8003d82:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	4618      	mov	r0, r3
 8003d8a:	f005 f89a 	bl	8008ec2 <USB_ReadDevAllOutEpInterrupt>
 8003d8e:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003d90:	e099      	b.n	8003ec6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003d94:	f003 0301 	and.w	r3, r3, #1
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	f000 808e 	beq.w	8003eba <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003d9e:	687b      	ldr	r3, [r7, #4]
 8003da0:	681b      	ldr	r3, [r3, #0]
 8003da2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003da4:	b2d2      	uxtb	r2, r2
 8003da6:	4611      	mov	r1, r2
 8003da8:	4618      	mov	r0, r3
 8003daa:	f005 f8be 	bl	8008f2a <USB_ReadDevOutEPInterrupt>
 8003dae:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	f003 0301 	and.w	r3, r3, #1
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d00c      	beq.n	8003dd4 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003dba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003dbc:	015a      	lsls	r2, r3, #5
 8003dbe:	69fb      	ldr	r3, [r7, #28]
 8003dc0:	4413      	add	r3, r2
 8003dc2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dc6:	461a      	mov	r2, r3
 8003dc8:	2301      	movs	r3, #1
 8003dca:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003dcc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003dce:	6878      	ldr	r0, [r7, #4]
 8003dd0:	f000 fe88 	bl	8004ae4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003dd4:	693b      	ldr	r3, [r7, #16]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d00c      	beq.n	8003df8 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	015a      	lsls	r2, r3, #5
 8003de2:	69fb      	ldr	r3, [r7, #28]
 8003de4:	4413      	add	r3, r2
 8003de6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003dea:	461a      	mov	r2, r3
 8003dec:	2308      	movs	r3, #8
 8003dee:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003df0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003df2:	6878      	ldr	r0, [r7, #4]
 8003df4:	f000 ff5e 	bl	8004cb4 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003df8:	693b      	ldr	r3, [r7, #16]
 8003dfa:	f003 0310 	and.w	r3, r3, #16
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d008      	beq.n	8003e14 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e04:	015a      	lsls	r2, r3, #5
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	4413      	add	r3, r2
 8003e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e0e:	461a      	mov	r2, r3
 8003e10:	2310      	movs	r3, #16
 8003e12:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003e14:	693b      	ldr	r3, [r7, #16]
 8003e16:	f003 0302 	and.w	r3, r3, #2
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d030      	beq.n	8003e80 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003e1e:	6a3b      	ldr	r3, [r7, #32]
 8003e20:	695b      	ldr	r3, [r3, #20]
 8003e22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e26:	2b80      	cmp	r3, #128	@ 0x80
 8003e28:	d109      	bne.n	8003e3e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003e2a:	69fb      	ldr	r3, [r7, #28]
 8003e2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003e30:	685b      	ldr	r3, [r3, #4]
 8003e32:	69fa      	ldr	r2, [r7, #28]
 8003e34:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003e38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003e3c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003e3e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e40:	4613      	mov	r3, r2
 8003e42:	00db      	lsls	r3, r3, #3
 8003e44:	4413      	add	r3, r2
 8003e46:	009b      	lsls	r3, r3, #2
 8003e48:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003e4c:	687a      	ldr	r2, [r7, #4]
 8003e4e:	4413      	add	r3, r2
 8003e50:	3304      	adds	r3, #4
 8003e52:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003e54:	697b      	ldr	r3, [r7, #20]
 8003e56:	78db      	ldrb	r3, [r3, #3]
 8003e58:	2b01      	cmp	r3, #1
 8003e5a:	d108      	bne.n	8003e6e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003e5c:	697b      	ldr	r3, [r7, #20]
 8003e5e:	2200      	movs	r2, #0
 8003e60:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003e62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e64:	b2db      	uxtb	r3, r3
 8003e66:	4619      	mov	r1, r3
 8003e68:	6878      	ldr	r0, [r7, #4]
 8003e6a:	f7fd ff85 	bl	8001d78 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e70:	015a      	lsls	r2, r3, #5
 8003e72:	69fb      	ldr	r3, [r7, #28]
 8003e74:	4413      	add	r3, r2
 8003e76:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e7a:	461a      	mov	r2, r3
 8003e7c:	2302      	movs	r3, #2
 8003e7e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003e80:	693b      	ldr	r3, [r7, #16]
 8003e82:	f003 0320 	and.w	r3, r3, #32
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d008      	beq.n	8003e9c <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	015a      	lsls	r2, r3, #5
 8003e8e:	69fb      	ldr	r3, [r7, #28]
 8003e90:	4413      	add	r3, r2
 8003e92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003e96:	461a      	mov	r2, r3
 8003e98:	2320      	movs	r3, #32
 8003e9a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003e9c:	693b      	ldr	r3, [r7, #16]
 8003e9e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d009      	beq.n	8003eba <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003ea6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ea8:	015a      	lsls	r2, r3, #5
 8003eaa:	69fb      	ldr	r3, [r7, #28]
 8003eac:	4413      	add	r3, r2
 8003eae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003eb8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003eba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ebc:	3301      	adds	r3, #1
 8003ebe:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003ec0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec2:	085b      	lsrs	r3, r3, #1
 8003ec4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003ec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	f47f af62 	bne.w	8003d92 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	4618      	mov	r0, r3
 8003ed4:	f004 ffe2 	bl	8008e9c <USB_ReadInterrupts>
 8003ed8:	4603      	mov	r3, r0
 8003eda:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ede:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ee2:	f040 80db 	bne.w	800409c <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	681b      	ldr	r3, [r3, #0]
 8003eea:	4618      	mov	r0, r3
 8003eec:	f005 f803 	bl	8008ef6 <USB_ReadDevAllInEpInterrupt>
 8003ef0:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8003ef2:	2300      	movs	r3, #0
 8003ef4:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8003ef6:	e0cd      	b.n	8004094 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8003ef8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003efa:	f003 0301 	and.w	r3, r3, #1
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 80c2 	beq.w	8004088 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f0a:	b2d2      	uxtb	r2, r2
 8003f0c:	4611      	mov	r1, r2
 8003f0e:	4618      	mov	r0, r3
 8003f10:	f005 f829 	bl	8008f66 <USB_ReadDevInEPInterrupt>
 8003f14:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8003f16:	693b      	ldr	r3, [r7, #16]
 8003f18:	f003 0301 	and.w	r3, r3, #1
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d057      	beq.n	8003fd0 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8003f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f22:	f003 030f 	and.w	r3, r3, #15
 8003f26:	2201      	movs	r2, #1
 8003f28:	fa02 f303 	lsl.w	r3, r2, r3
 8003f2c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8003f2e:	69fb      	ldr	r3, [r7, #28]
 8003f30:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f34:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	43db      	mvns	r3, r3
 8003f3a:	69f9      	ldr	r1, [r7, #28]
 8003f3c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8003f40:	4013      	ands	r3, r2
 8003f42:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8003f44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f46:	015a      	lsls	r2, r3, #5
 8003f48:	69fb      	ldr	r3, [r7, #28]
 8003f4a:	4413      	add	r3, r2
 8003f4c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003f50:	461a      	mov	r2, r3
 8003f52:	2301      	movs	r3, #1
 8003f54:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	799b      	ldrb	r3, [r3, #6]
 8003f5a:	2b01      	cmp	r3, #1
 8003f5c:	d132      	bne.n	8003fc4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8003f5e:	6879      	ldr	r1, [r7, #4]
 8003f60:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f62:	4613      	mov	r3, r2
 8003f64:	00db      	lsls	r3, r3, #3
 8003f66:	4413      	add	r3, r2
 8003f68:	009b      	lsls	r3, r3, #2
 8003f6a:	440b      	add	r3, r1
 8003f6c:	3320      	adds	r3, #32
 8003f6e:	6819      	ldr	r1, [r3, #0]
 8003f70:	6878      	ldr	r0, [r7, #4]
 8003f72:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f74:	4613      	mov	r3, r2
 8003f76:	00db      	lsls	r3, r3, #3
 8003f78:	4413      	add	r3, r2
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	4403      	add	r3, r0
 8003f7e:	331c      	adds	r3, #28
 8003f80:	681b      	ldr	r3, [r3, #0]
 8003f82:	4419      	add	r1, r3
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f88:	4613      	mov	r3, r2
 8003f8a:	00db      	lsls	r3, r3, #3
 8003f8c:	4413      	add	r3, r2
 8003f8e:	009b      	lsls	r3, r3, #2
 8003f90:	4403      	add	r3, r0
 8003f92:	3320      	adds	r3, #32
 8003f94:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8003f96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	d113      	bne.n	8003fc4 <HAL_PCD_IRQHandler+0x3a2>
 8003f9c:	6879      	ldr	r1, [r7, #4]
 8003f9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003fa0:	4613      	mov	r3, r2
 8003fa2:	00db      	lsls	r3, r3, #3
 8003fa4:	4413      	add	r3, r2
 8003fa6:	009b      	lsls	r3, r3, #2
 8003fa8:	440b      	add	r3, r1
 8003faa:	3324      	adds	r3, #36	@ 0x24
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d108      	bne.n	8003fc4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	6818      	ldr	r0, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003fbc:	461a      	mov	r2, r3
 8003fbe:	2101      	movs	r1, #1
 8003fc0:	f005 f830 	bl	8009024 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8003fc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc6:	b2db      	uxtb	r3, r3
 8003fc8:	4619      	mov	r1, r3
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f7fd fe50 	bl	8001c70 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8003fd0:	693b      	ldr	r3, [r7, #16]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d008      	beq.n	8003fec <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8003fda:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fdc:	015a      	lsls	r2, r3, #5
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	4413      	add	r3, r2
 8003fe2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8003fe6:	461a      	mov	r2, r3
 8003fe8:	2308      	movs	r3, #8
 8003fea:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8003fec:	693b      	ldr	r3, [r7, #16]
 8003fee:	f003 0310 	and.w	r3, r3, #16
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d008      	beq.n	8004008 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8003ff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ff8:	015a      	lsls	r2, r3, #5
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	4413      	add	r3, r2
 8003ffe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004002:	461a      	mov	r2, r3
 8004004:	2310      	movs	r3, #16
 8004006:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004008:	693b      	ldr	r3, [r7, #16]
 800400a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800400e:	2b00      	cmp	r3, #0
 8004010:	d008      	beq.n	8004024 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004014:	015a      	lsls	r2, r3, #5
 8004016:	69fb      	ldr	r3, [r7, #28]
 8004018:	4413      	add	r3, r2
 800401a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800401e:	461a      	mov	r2, r3
 8004020:	2340      	movs	r3, #64	@ 0x40
 8004022:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004024:	693b      	ldr	r3, [r7, #16]
 8004026:	f003 0302 	and.w	r3, r3, #2
 800402a:	2b00      	cmp	r3, #0
 800402c:	d023      	beq.n	8004076 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800402e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004030:	6a38      	ldr	r0, [r7, #32]
 8004032:	f004 f92b 	bl	800828c <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004036:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004038:	4613      	mov	r3, r2
 800403a:	00db      	lsls	r3, r3, #3
 800403c:	4413      	add	r3, r2
 800403e:	009b      	lsls	r3, r3, #2
 8004040:	3310      	adds	r3, #16
 8004042:	687a      	ldr	r2, [r7, #4]
 8004044:	4413      	add	r3, r2
 8004046:	3304      	adds	r3, #4
 8004048:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800404a:	697b      	ldr	r3, [r7, #20]
 800404c:	78db      	ldrb	r3, [r3, #3]
 800404e:	2b01      	cmp	r3, #1
 8004050:	d108      	bne.n	8004064 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8004052:	697b      	ldr	r3, [r7, #20]
 8004054:	2200      	movs	r2, #0
 8004056:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004058:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800405a:	b2db      	uxtb	r3, r3
 800405c:	4619      	mov	r1, r3
 800405e:	6878      	ldr	r0, [r7, #4]
 8004060:	f7fd fe9c 	bl	8001d9c <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004064:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004066:	015a      	lsls	r2, r3, #5
 8004068:	69fb      	ldr	r3, [r7, #28]
 800406a:	4413      	add	r3, r2
 800406c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004070:	461a      	mov	r2, r3
 8004072:	2302      	movs	r3, #2
 8004074:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004076:	693b      	ldr	r3, [r7, #16]
 8004078:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800407c:	2b00      	cmp	r3, #0
 800407e:	d003      	beq.n	8004088 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004080:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8004082:	6878      	ldr	r0, [r7, #4]
 8004084:	f000 fca2 	bl	80049cc <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004088:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408a:	3301      	adds	r3, #1
 800408c:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 800408e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004090:	085b      	lsrs	r3, r3, #1
 8004092:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8004094:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004096:	2b00      	cmp	r3, #0
 8004098:	f47f af2e 	bne.w	8003ef8 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	4618      	mov	r0, r3
 80040a2:	f004 fefb 	bl	8008e9c <USB_ReadInterrupts>
 80040a6:	4603      	mov	r3, r0
 80040a8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80040ac:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80040b0:	d122      	bne.n	80040f8 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80040b2:	69fb      	ldr	r3, [r7, #28]
 80040b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80040b8:	685b      	ldr	r3, [r3, #4]
 80040ba:	69fa      	ldr	r2, [r7, #28]
 80040bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80040c0:	f023 0301 	bic.w	r3, r3, #1
 80040c4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80040cc:	2b01      	cmp	r3, #1
 80040ce:	d108      	bne.n	80040e2 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2200      	movs	r2, #0
 80040d4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80040d8:	2100      	movs	r1, #0
 80040da:	6878      	ldr	r0, [r7, #4]
 80040dc:	f7fd ff7e 	bl	8001fdc <HAL_PCDEx_LPM_Callback>
 80040e0:	e002      	b.n	80040e8 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80040e2:	6878      	ldr	r0, [r7, #4]
 80040e4:	f7fd fe3a 	bl	8001d5c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	695a      	ldr	r2, [r3, #20]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 80040f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	4618      	mov	r0, r3
 80040fe:	f004 fecd 	bl	8008e9c <USB_ReadInterrupts>
 8004102:	4603      	mov	r3, r0
 8004104:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004108:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800410c:	d112      	bne.n	8004134 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800410e:	69fb      	ldr	r3, [r7, #28]
 8004110:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004114:	689b      	ldr	r3, [r3, #8]
 8004116:	f003 0301 	and.w	r3, r3, #1
 800411a:	2b01      	cmp	r3, #1
 800411c:	d102      	bne.n	8004124 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800411e:	6878      	ldr	r0, [r7, #4]
 8004120:	f7fd fdf6 	bl	8001d10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	695a      	ldr	r2, [r3, #20]
 800412a:	687b      	ldr	r3, [r7, #4]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8004132:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4618      	mov	r0, r3
 800413a:	f004 feaf 	bl	8008e9c <USB_ReadInterrupts>
 800413e:	4603      	mov	r3, r0
 8004140:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004144:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004148:	d121      	bne.n	800418e <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	695a      	ldr	r2, [r3, #20]
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 8004158:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8004160:	2b00      	cmp	r3, #0
 8004162:	d111      	bne.n	8004188 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	681b      	ldr	r3, [r3, #0]
 8004170:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004172:	089b      	lsrs	r3, r3, #2
 8004174:	f003 020f 	and.w	r2, r3, #15
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800417e:	2101      	movs	r1, #1
 8004180:	6878      	ldr	r0, [r7, #4]
 8004182:	f7fd ff2b 	bl	8001fdc <HAL_PCDEx_LPM_Callback>
 8004186:	e002      	b.n	800418e <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004188:	6878      	ldr	r0, [r7, #4]
 800418a:	f7fd fdc1 	bl	8001d10 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	681b      	ldr	r3, [r3, #0]
 8004192:	4618      	mov	r0, r3
 8004194:	f004 fe82 	bl	8008e9c <USB_ReadInterrupts>
 8004198:	4603      	mov	r3, r0
 800419a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800419e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80041a2:	f040 80b7 	bne.w	8004314 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80041a6:	69fb      	ldr	r3, [r7, #28]
 80041a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041ac:	685b      	ldr	r3, [r3, #4]
 80041ae:	69fa      	ldr	r2, [r7, #28]
 80041b0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041b4:	f023 0301 	bic.w	r3, r3, #1
 80041b8:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	681b      	ldr	r3, [r3, #0]
 80041be:	2110      	movs	r1, #16
 80041c0:	4618      	mov	r0, r3
 80041c2:	f004 f863 	bl	800828c <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80041c6:	2300      	movs	r3, #0
 80041c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80041ca:	e046      	b.n	800425a <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80041cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041ce:	015a      	lsls	r2, r3, #5
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	4413      	add	r3, r2
 80041d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041d8:	461a      	mov	r2, r3
 80041da:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80041de:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80041e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041e2:	015a      	lsls	r2, r3, #5
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	4413      	add	r3, r2
 80041e8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80041ec:	681b      	ldr	r3, [r3, #0]
 80041ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041f0:	0151      	lsls	r1, r2, #5
 80041f2:	69fa      	ldr	r2, [r7, #28]
 80041f4:	440a      	add	r2, r1
 80041f6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80041fa:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80041fe:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004200:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004202:	015a      	lsls	r2, r3, #5
 8004204:	69fb      	ldr	r3, [r7, #28]
 8004206:	4413      	add	r3, r2
 8004208:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800420c:	461a      	mov	r2, r3
 800420e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8004212:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004214:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004216:	015a      	lsls	r2, r3, #5
 8004218:	69fb      	ldr	r3, [r7, #28]
 800421a:	4413      	add	r3, r2
 800421c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004220:	681b      	ldr	r3, [r3, #0]
 8004222:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004224:	0151      	lsls	r1, r2, #5
 8004226:	69fa      	ldr	r2, [r7, #28]
 8004228:	440a      	add	r2, r1
 800422a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800422e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8004232:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004234:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004236:	015a      	lsls	r2, r3, #5
 8004238:	69fb      	ldr	r3, [r7, #28]
 800423a:	4413      	add	r3, r2
 800423c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004244:	0151      	lsls	r1, r2, #5
 8004246:	69fa      	ldr	r2, [r7, #28]
 8004248:	440a      	add	r2, r1
 800424a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800424e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004252:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004254:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004256:	3301      	adds	r3, #1
 8004258:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	791b      	ldrb	r3, [r3, #4]
 800425e:	461a      	mov	r2, r3
 8004260:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004262:	4293      	cmp	r3, r2
 8004264:	d3b2      	bcc.n	80041cc <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426c:	69db      	ldr	r3, [r3, #28]
 800426e:	69fa      	ldr	r2, [r7, #28]
 8004270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004274:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004278:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	7bdb      	ldrb	r3, [r3, #15]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d016      	beq.n	80042b0 <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004288:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800428c:	69fa      	ldr	r2, [r7, #28]
 800428e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004292:	f043 030b 	orr.w	r3, r3, #11
 8004296:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80042a2:	69fa      	ldr	r2, [r7, #28]
 80042a4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042a8:	f043 030b 	orr.w	r3, r3, #11
 80042ac:	6453      	str	r3, [r2, #68]	@ 0x44
 80042ae:	e015      	b.n	80042dc <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80042b0:	69fb      	ldr	r3, [r7, #28]
 80042b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042b6:	695b      	ldr	r3, [r3, #20]
 80042b8:	69fa      	ldr	r2, [r7, #28]
 80042ba:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042be:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80042c2:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 80042c6:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 80042c8:	69fb      	ldr	r3, [r7, #28]
 80042ca:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042ce:	691b      	ldr	r3, [r3, #16]
 80042d0:	69fa      	ldr	r2, [r7, #28]
 80042d2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042d6:	f043 030b 	orr.w	r3, r3, #11
 80042da:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80042dc:	69fb      	ldr	r3, [r7, #28]
 80042de:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80042e2:	681b      	ldr	r3, [r3, #0]
 80042e4:	69fa      	ldr	r2, [r7, #28]
 80042e6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80042ea:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80042ee:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	6818      	ldr	r0, [r3, #0]
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80042fe:	461a      	mov	r2, r3
 8004300:	f004 fe90 	bl	8009024 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	695a      	ldr	r2, [r3, #20]
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 8004312:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4618      	mov	r0, r3
 800431a:	f004 fdbf 	bl	8008e9c <USB_ReadInterrupts>
 800431e:	4603      	mov	r3, r0
 8004320:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8004324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004328:	d123      	bne.n	8004372 <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	4618      	mov	r0, r3
 8004330:	f004 fe55 	bl	8008fde <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	4618      	mov	r0, r3
 800433a:	f003 ffd9 	bl	80082f0 <USB_GetDevSpeed>
 800433e:	4603      	mov	r3, r0
 8004340:	461a      	mov	r2, r3
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681c      	ldr	r4, [r3, #0]
 800434a:	f001 ff65 	bl	8006218 <HAL_RCC_GetHCLKFreq>
 800434e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004354:	461a      	mov	r2, r3
 8004356:	4620      	mov	r0, r4
 8004358:	f003 fef6 	bl	8008148 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800435c:	6878      	ldr	r0, [r7, #4]
 800435e:	f7fd fcaf 	bl	8001cc0 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	695a      	ldr	r2, [r3, #20]
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004370:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	4618      	mov	r0, r3
 8004378:	f004 fd90 	bl	8008e9c <USB_ReadInterrupts>
 800437c:	4603      	mov	r3, r0
 800437e:	f003 0308 	and.w	r3, r3, #8
 8004382:	2b08      	cmp	r3, #8
 8004384:	d10a      	bne.n	800439c <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f7fd fc8c 	bl	8001ca4 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f002 0208 	and.w	r2, r2, #8
 800439a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f004 fd7b 	bl	8008e9c <USB_ReadInterrupts>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80043ac:	2b80      	cmp	r3, #128	@ 0x80
 80043ae:	d13d      	bne.n	800442c <HAL_PCD_IRQHandler+0x80a>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80043b0:	6a3b      	ldr	r3, [r7, #32]
 80043b2:	699b      	ldr	r3, [r3, #24]
 80043b4:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80043b8:	6a3b      	ldr	r3, [r7, #32]
 80043ba:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80043bc:	2301      	movs	r3, #1
 80043be:	627b      	str	r3, [r7, #36]	@ 0x24
 80043c0:	e02e      	b.n	8004420 <HAL_PCD_IRQHandler+0x7fe>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 80043c2:	6879      	ldr	r1, [r7, #4]
 80043c4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043c6:	4613      	mov	r3, r2
 80043c8:	00db      	lsls	r3, r3, #3
 80043ca:	4413      	add	r3, r2
 80043cc:	009b      	lsls	r3, r3, #2
 80043ce:	440b      	add	r3, r1
 80043d0:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80043d4:	781b      	ldrb	r3, [r3, #0]
 80043d6:	2b01      	cmp	r3, #1
 80043d8:	d11f      	bne.n	800441a <HAL_PCD_IRQHandler+0x7f8>
        {
          /* disable the EP */
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80043da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043dc:	015a      	lsls	r2, r3, #5
 80043de:	69fb      	ldr	r3, [r7, #28]
 80043e0:	4413      	add	r3, r2
 80043e2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80043ea:	0151      	lsls	r1, r2, #5
 80043ec:	69fa      	ldr	r2, [r7, #28]
 80043ee:	440a      	add	r2, r1
 80043f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80043f4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80043f8:	6013      	str	r3, [r2, #0]
          USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80043fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043fc:	015a      	lsls	r2, r3, #5
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	4413      	add	r3, r2
 8004402:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800440a:	0151      	lsls	r1, r2, #5
 800440c:	69fa      	ldr	r2, [r7, #28]
 800440e:	440a      	add	r2, r1
 8004410:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8004414:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8004418:	6013      	str	r3, [r2, #0]
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800441a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800441c:	3301      	adds	r3, #1
 800441e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	791b      	ldrb	r3, [r3, #4]
 8004424:	461a      	mov	r2, r3
 8004426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004428:	4293      	cmp	r3, r2
 800442a:	d3ca      	bcc.n	80043c2 <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4618      	mov	r0, r3
 8004432:	f004 fd33 	bl	8008e9c <USB_ReadInterrupts>
 8004436:	4603      	mov	r3, r0
 8004438:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800443c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004440:	d13c      	bne.n	80044bc <HAL_PCD_IRQHandler+0x89a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004442:	2301      	movs	r3, #1
 8004444:	627b      	str	r3, [r7, #36]	@ 0x24
 8004446:	e02b      	b.n	80044a0 <HAL_PCD_IRQHandler+0x87e>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8004448:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800444a:	015a      	lsls	r2, r3, #5
 800444c:	69fb      	ldr	r3, [r7, #28]
 800444e:	4413      	add	r3, r2
 8004450:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004458:	6879      	ldr	r1, [r7, #4]
 800445a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800445c:	4613      	mov	r3, r2
 800445e:	00db      	lsls	r3, r3, #3
 8004460:	4413      	add	r3, r2
 8004462:	009b      	lsls	r3, r3, #2
 8004464:	440b      	add	r3, r1
 8004466:	3318      	adds	r3, #24
 8004468:	781b      	ldrb	r3, [r3, #0]
 800446a:	2b01      	cmp	r3, #1
 800446c:	d115      	bne.n	800449a <HAL_PCD_IRQHandler+0x878>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 800446e:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004470:	2b00      	cmp	r3, #0
 8004472:	da12      	bge.n	800449a <HAL_PCD_IRQHandler+0x878>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004474:	6879      	ldr	r1, [r7, #4]
 8004476:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004478:	4613      	mov	r3, r2
 800447a:	00db      	lsls	r3, r3, #3
 800447c:	4413      	add	r3, r2
 800447e:	009b      	lsls	r3, r3, #2
 8004480:	440b      	add	r3, r1
 8004482:	3317      	adds	r3, #23
 8004484:	2201      	movs	r2, #1
 8004486:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800448a:	b2db      	uxtb	r3, r3
 800448c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8004490:	b2db      	uxtb	r3, r3
 8004492:	4619      	mov	r1, r3
 8004494:	6878      	ldr	r0, [r7, #4]
 8004496:	f000 fa68 	bl	800496a <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	3301      	adds	r3, #1
 800449e:	627b      	str	r3, [r7, #36]	@ 0x24
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	791b      	ldrb	r3, [r3, #4]
 80044a4:	461a      	mov	r2, r3
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	4293      	cmp	r3, r2
 80044aa:	d3cd      	bcc.n	8004448 <HAL_PCD_IRQHandler+0x826>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	695a      	ldr	r2, [r3, #20]
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80044ba:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	4618      	mov	r0, r3
 80044c2:	f004 fceb 	bl	8008e9c <USB_ReadInterrupts>
 80044c6:	4603      	mov	r3, r0
 80044c8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80044cc:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80044d0:	d156      	bne.n	8004580 <HAL_PCD_IRQHandler+0x95e>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044d2:	2301      	movs	r3, #1
 80044d4:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d6:	e045      	b.n	8004564 <HAL_PCD_IRQHandler+0x942>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80044d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044da:	015a      	lsls	r2, r3, #5
 80044dc:	69fb      	ldr	r3, [r7, #28]
 80044de:	4413      	add	r3, r2
 80044e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80044e4:	681b      	ldr	r3, [r3, #0]
 80044e6:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044ec:	4613      	mov	r3, r2
 80044ee:	00db      	lsls	r3, r3, #3
 80044f0:	4413      	add	r3, r2
 80044f2:	009b      	lsls	r3, r3, #2
 80044f4:	440b      	add	r3, r1
 80044f6:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 80044fa:	781b      	ldrb	r3, [r3, #0]
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d12e      	bne.n	800455e <HAL_PCD_IRQHandler+0x93c>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004500:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004502:	2b00      	cmp	r3, #0
 8004504:	da2b      	bge.n	800455e <HAL_PCD_IRQHandler+0x93c>
            (((RegVal & (0x1UL << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004506:	69bb      	ldr	r3, [r7, #24]
 8004508:	0c1a      	lsrs	r2, r3, #16
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8004510:	4053      	eors	r3, r2
 8004512:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004516:	2b00      	cmp	r3, #0
 8004518:	d121      	bne.n	800455e <HAL_PCD_IRQHandler+0x93c>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800451a:	6879      	ldr	r1, [r7, #4]
 800451c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800451e:	4613      	mov	r3, r2
 8004520:	00db      	lsls	r3, r3, #3
 8004522:	4413      	add	r3, r2
 8004524:	009b      	lsls	r3, r3, #2
 8004526:	440b      	add	r3, r1
 8004528:	f203 2357 	addw	r3, r3, #599	@ 0x257
 800452c:	2201      	movs	r2, #1
 800452e:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004530:	6a3b      	ldr	r3, [r7, #32]
 8004532:	699b      	ldr	r3, [r3, #24]
 8004534:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004538:	6a3b      	ldr	r3, [r7, #32]
 800453a:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 800453c:	6a3b      	ldr	r3, [r7, #32]
 800453e:	695b      	ldr	r3, [r3, #20]
 8004540:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004544:	2b00      	cmp	r3, #0
 8004546:	d10a      	bne.n	800455e <HAL_PCD_IRQHandler+0x93c>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8004548:	69fb      	ldr	r3, [r7, #28]
 800454a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800454e:	685b      	ldr	r3, [r3, #4]
 8004550:	69fa      	ldr	r2, [r7, #28]
 8004552:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004556:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800455a:	6053      	str	r3, [r2, #4]
            break;
 800455c:	e008      	b.n	8004570 <HAL_PCD_IRQHandler+0x94e>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800455e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004560:	3301      	adds	r3, #1
 8004562:	627b      	str	r3, [r7, #36]	@ 0x24
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	791b      	ldrb	r3, [r3, #4]
 8004568:	461a      	mov	r2, r3
 800456a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800456c:	4293      	cmp	r3, r2
 800456e:	d3b3      	bcc.n	80044d8 <HAL_PCD_IRQHandler+0x8b6>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	681b      	ldr	r3, [r3, #0]
 8004574:	695a      	ldr	r2, [r3, #20]
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800457e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4618      	mov	r0, r3
 8004586:	f004 fc89 	bl	8008e9c <USB_ReadInterrupts>
 800458a:	4603      	mov	r3, r0
 800458c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8004590:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004594:	d10a      	bne.n	80045ac <HAL_PCD_IRQHandler+0x98a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f7fd fc12 	bl	8001dc0 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	695a      	ldr	r2, [r3, #20]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80045aa:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4618      	mov	r0, r3
 80045b2:	f004 fc73 	bl	8008e9c <USB_ReadInterrupts>
 80045b6:	4603      	mov	r3, r0
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b04      	cmp	r3, #4
 80045be:	d115      	bne.n	80045ec <HAL_PCD_IRQHandler+0x9ca>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	685b      	ldr	r3, [r3, #4]
 80045c6:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80045c8:	69bb      	ldr	r3, [r7, #24]
 80045ca:	f003 0304 	and.w	r3, r3, #4
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d002      	beq.n	80045d8 <HAL_PCD_IRQHandler+0x9b6>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f7fd fc02 	bl	8001ddc <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	6859      	ldr	r1, [r3, #4]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	69ba      	ldr	r2, [r7, #24]
 80045e4:	430a      	orrs	r2, r1
 80045e6:	605a      	str	r2, [r3, #4]
 80045e8:	e000      	b.n	80045ec <HAL_PCD_IRQHandler+0x9ca>
      return;
 80045ea:	bf00      	nop
    }
  }
}
 80045ec:	3734      	adds	r7, #52	@ 0x34
 80045ee:	46bd      	mov	sp, r7
 80045f0:	bd90      	pop	{r4, r7, pc}

080045f2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80045f2:	b580      	push	{r7, lr}
 80045f4:	b082      	sub	sp, #8
 80045f6:	af00      	add	r7, sp, #0
 80045f8:	6078      	str	r0, [r7, #4]
 80045fa:	460b      	mov	r3, r1
 80045fc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004604:	2b01      	cmp	r3, #1
 8004606:	d101      	bne.n	800460c <HAL_PCD_SetAddress+0x1a>
 8004608:	2302      	movs	r3, #2
 800460a:	e012      	b.n	8004632 <HAL_PCD_SetAddress+0x40>
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	2201      	movs	r2, #1
 8004610:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	78fa      	ldrb	r2, [r7, #3]
 8004618:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	78fa      	ldrb	r2, [r7, #3]
 8004620:	4611      	mov	r1, r2
 8004622:	4618      	mov	r0, r3
 8004624:	f004 fc14 	bl	8008e50 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2200      	movs	r2, #0
 800462c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004630:	2300      	movs	r3, #0
}
 8004632:	4618      	mov	r0, r3
 8004634:	3708      	adds	r7, #8
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}

0800463a <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800463a:	b580      	push	{r7, lr}
 800463c:	b084      	sub	sp, #16
 800463e:	af00      	add	r7, sp, #0
 8004640:	6078      	str	r0, [r7, #4]
 8004642:	4608      	mov	r0, r1
 8004644:	4611      	mov	r1, r2
 8004646:	461a      	mov	r2, r3
 8004648:	4603      	mov	r3, r0
 800464a:	70fb      	strb	r3, [r7, #3]
 800464c:	460b      	mov	r3, r1
 800464e:	803b      	strh	r3, [r7, #0]
 8004650:	4613      	mov	r3, r2
 8004652:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8004654:	2300      	movs	r3, #0
 8004656:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8004658:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800465c:	2b00      	cmp	r3, #0
 800465e:	da0f      	bge.n	8004680 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004660:	78fb      	ldrb	r3, [r7, #3]
 8004662:	f003 020f 	and.w	r2, r3, #15
 8004666:	4613      	mov	r3, r2
 8004668:	00db      	lsls	r3, r3, #3
 800466a:	4413      	add	r3, r2
 800466c:	009b      	lsls	r3, r3, #2
 800466e:	3310      	adds	r3, #16
 8004670:	687a      	ldr	r2, [r7, #4]
 8004672:	4413      	add	r3, r2
 8004674:	3304      	adds	r3, #4
 8004676:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	2201      	movs	r2, #1
 800467c:	705a      	strb	r2, [r3, #1]
 800467e:	e00f      	b.n	80046a0 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004680:	78fb      	ldrb	r3, [r7, #3]
 8004682:	f003 020f 	and.w	r2, r3, #15
 8004686:	4613      	mov	r3, r2
 8004688:	00db      	lsls	r3, r3, #3
 800468a:	4413      	add	r3, r2
 800468c:	009b      	lsls	r3, r3, #2
 800468e:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004692:	687a      	ldr	r2, [r7, #4]
 8004694:	4413      	add	r3, r2
 8004696:	3304      	adds	r3, #4
 8004698:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800469a:	68fb      	ldr	r3, [r7, #12]
 800469c:	2200      	movs	r2, #0
 800469e:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80046a0:	78fb      	ldrb	r3, [r7, #3]
 80046a2:	f003 030f 	and.w	r3, r3, #15
 80046a6:	b2da      	uxtb	r2, r3
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80046ac:	883b      	ldrh	r3, [r7, #0]
 80046ae:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	78ba      	ldrb	r2, [r7, #2]
 80046ba:	711a      	strb	r2, [r3, #4]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (ep->is_in != 0U)
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	785b      	ldrb	r3, [r3, #1]
 80046c0:	2b00      	cmp	r3, #0
 80046c2:	d004      	beq.n	80046ce <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80046c4:	68fb      	ldr	r3, [r7, #12]
 80046c6:	781b      	ldrb	r3, [r3, #0]
 80046c8:	461a      	mov	r2, r3
 80046ca:	68fb      	ldr	r3, [r7, #12]
 80046cc:	835a      	strh	r2, [r3, #26]
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80046ce:	78bb      	ldrb	r3, [r7, #2]
 80046d0:	2b02      	cmp	r3, #2
 80046d2:	d102      	bne.n	80046da <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80046d4:	68fb      	ldr	r3, [r7, #12]
 80046d6:	2200      	movs	r2, #0
 80046d8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d101      	bne.n	80046e8 <HAL_PCD_EP_Open+0xae>
 80046e4:	2302      	movs	r3, #2
 80046e6:	e00e      	b.n	8004706 <HAL_PCD_EP_Open+0xcc>
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68f9      	ldr	r1, [r7, #12]
 80046f6:	4618      	mov	r0, r3
 80046f8:	f003 fe1f 	bl	800833a <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004704:	7afb      	ldrb	r3, [r7, #11]
}
 8004706:	4618      	mov	r0, r3
 8004708:	3710      	adds	r7, #16
 800470a:	46bd      	mov	sp, r7
 800470c:	bd80      	pop	{r7, pc}

0800470e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800470e:	b580      	push	{r7, lr}
 8004710:	b086      	sub	sp, #24
 8004712:	af00      	add	r7, sp, #0
 8004714:	60f8      	str	r0, [r7, #12]
 8004716:	607a      	str	r2, [r7, #4]
 8004718:	603b      	str	r3, [r7, #0]
 800471a:	460b      	mov	r3, r1
 800471c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800471e:	7afb      	ldrb	r3, [r7, #11]
 8004720:	f003 020f 	and.w	r2, r3, #15
 8004724:	4613      	mov	r3, r2
 8004726:	00db      	lsls	r3, r3, #3
 8004728:	4413      	add	r3, r2
 800472a:	009b      	lsls	r3, r3, #2
 800472c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004730:	68fa      	ldr	r2, [r7, #12]
 8004732:	4413      	add	r3, r2
 8004734:	3304      	adds	r3, #4
 8004736:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004738:	697b      	ldr	r3, [r7, #20]
 800473a:	687a      	ldr	r2, [r7, #4]
 800473c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	683a      	ldr	r2, [r7, #0]
 8004742:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004744:	697b      	ldr	r3, [r7, #20]
 8004746:	2200      	movs	r2, #0
 8004748:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800474a:	697b      	ldr	r3, [r7, #20]
 800474c:	2200      	movs	r2, #0
 800474e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004750:	7afb      	ldrb	r3, [r7, #11]
 8004752:	f003 030f 	and.w	r3, r3, #15
 8004756:	b2da      	uxtb	r2, r3
 8004758:	697b      	ldr	r3, [r7, #20]
 800475a:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	799b      	ldrb	r3, [r3, #6]
 8004760:	2b01      	cmp	r3, #1
 8004762:	d102      	bne.n	800476a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004764:	687a      	ldr	r2, [r7, #4]
 8004766:	697b      	ldr	r3, [r7, #20]
 8004768:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	6818      	ldr	r0, [r3, #0]
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	799b      	ldrb	r3, [r3, #6]
 8004772:	461a      	mov	r2, r3
 8004774:	6979      	ldr	r1, [r7, #20]
 8004776:	f003 fe67 	bl	8008448 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 800477a:	2300      	movs	r3, #0
}
 800477c:	4618      	mov	r0, r3
 800477e:	3718      	adds	r7, #24
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}

08004784 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004784:	b580      	push	{r7, lr}
 8004786:	b086      	sub	sp, #24
 8004788:	af00      	add	r7, sp, #0
 800478a:	60f8      	str	r0, [r7, #12]
 800478c:	607a      	str	r2, [r7, #4]
 800478e:	603b      	str	r3, [r7, #0]
 8004790:	460b      	mov	r3, r1
 8004792:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004794:	7afb      	ldrb	r3, [r7, #11]
 8004796:	f003 020f 	and.w	r2, r3, #15
 800479a:	4613      	mov	r3, r2
 800479c:	00db      	lsls	r3, r3, #3
 800479e:	4413      	add	r3, r2
 80047a0:	009b      	lsls	r3, r3, #2
 80047a2:	3310      	adds	r3, #16
 80047a4:	68fa      	ldr	r2, [r7, #12]
 80047a6:	4413      	add	r3, r2
 80047a8:	3304      	adds	r3, #4
 80047aa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80047ac:	697b      	ldr	r3, [r7, #20]
 80047ae:	687a      	ldr	r2, [r7, #4]
 80047b0:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	683a      	ldr	r2, [r7, #0]
 80047b6:	611a      	str	r2, [r3, #16]
#if defined (USB_DRD_FS)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB_DRD_FS) */
  ep->xfer_count = 0U;
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	2200      	movs	r2, #0
 80047bc:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80047be:	697b      	ldr	r3, [r7, #20]
 80047c0:	2201      	movs	r2, #1
 80047c2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80047c4:	7afb      	ldrb	r3, [r7, #11]
 80047c6:	f003 030f 	and.w	r3, r3, #15
 80047ca:	b2da      	uxtb	r2, r3
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	701a      	strb	r2, [r3, #0]

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if (hpcd->Init.dma_enable == 1U)
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	799b      	ldrb	r3, [r3, #6]
 80047d4:	2b01      	cmp	r3, #1
 80047d6:	d102      	bne.n	80047de <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80047d8:	687a      	ldr	r2, [r7, #4]
 80047da:	697b      	ldr	r3, [r7, #20]
 80047dc:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6818      	ldr	r0, [r3, #0]
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	799b      	ldrb	r3, [r3, #6]
 80047e6:	461a      	mov	r2, r3
 80047e8:	6979      	ldr	r1, [r7, #20]
 80047ea:	f003 fe2d 	bl	8008448 <USB_EPStartXfer>
#else
  (void)USB_EPStartXfer(hpcd->Instance, ep);
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3718      	adds	r7, #24
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bd80      	pop	{r7, pc}

080047f8 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
 8004800:	460b      	mov	r3, r1
 8004802:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004804:	78fb      	ldrb	r3, [r7, #3]
 8004806:	f003 030f 	and.w	r3, r3, #15
 800480a:	687a      	ldr	r2, [r7, #4]
 800480c:	7912      	ldrb	r2, [r2, #4]
 800480e:	4293      	cmp	r3, r2
 8004810:	d901      	bls.n	8004816 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	e04f      	b.n	80048b6 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004816:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800481a:	2b00      	cmp	r3, #0
 800481c:	da0f      	bge.n	800483e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800481e:	78fb      	ldrb	r3, [r7, #3]
 8004820:	f003 020f 	and.w	r2, r3, #15
 8004824:	4613      	mov	r3, r2
 8004826:	00db      	lsls	r3, r3, #3
 8004828:	4413      	add	r3, r2
 800482a:	009b      	lsls	r3, r3, #2
 800482c:	3310      	adds	r3, #16
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	4413      	add	r3, r2
 8004832:	3304      	adds	r3, #4
 8004834:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	2201      	movs	r2, #1
 800483a:	705a      	strb	r2, [r3, #1]
 800483c:	e00d      	b.n	800485a <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800483e:	78fa      	ldrb	r2, [r7, #3]
 8004840:	4613      	mov	r3, r2
 8004842:	00db      	lsls	r3, r3, #3
 8004844:	4413      	add	r3, r2
 8004846:	009b      	lsls	r3, r3, #2
 8004848:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800484c:	687a      	ldr	r2, [r7, #4]
 800484e:	4413      	add	r3, r2
 8004850:	3304      	adds	r3, #4
 8004852:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	2201      	movs	r2, #1
 800485e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004860:	78fb      	ldrb	r3, [r7, #3]
 8004862:	f003 030f 	and.w	r3, r3, #15
 8004866:	b2da      	uxtb	r2, r3
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004872:	2b01      	cmp	r3, #1
 8004874:	d101      	bne.n	800487a <HAL_PCD_EP_SetStall+0x82>
 8004876:	2302      	movs	r3, #2
 8004878:	e01d      	b.n	80048b6 <HAL_PCD_EP_SetStall+0xbe>
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	2201      	movs	r2, #1
 800487e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	68f9      	ldr	r1, [r7, #12]
 8004888:	4618      	mov	r0, r3
 800488a:	f004 f977 	bl	8008b7c <USB_EPSetStall>

#if defined (USB_OTG_FS) || defined (USB_OTG_HS)
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800488e:	78fb      	ldrb	r3, [r7, #3]
 8004890:	f003 030f 	and.w	r3, r3, #15
 8004894:	2b00      	cmp	r3, #0
 8004896:	d109      	bne.n	80048ac <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	6818      	ldr	r0, [r3, #0]
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	7999      	ldrb	r1, [r3, #6]
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80048a6:	461a      	mov	r2, r3
 80048a8:	f004 fbbc 	bl	8009024 <USB_EP0_OutStart>
  }
#endif /* defined (USB_OTG_FS) || defined (USB_OTG_HS) */

  __HAL_UNLOCK(hpcd);
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	2200      	movs	r2, #0
 80048b0:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80048b4:	2300      	movs	r3, #0
}
 80048b6:	4618      	mov	r0, r3
 80048b8:	3710      	adds	r7, #16
 80048ba:	46bd      	mov	sp, r7
 80048bc:	bd80      	pop	{r7, pc}

080048be <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80048be:	b580      	push	{r7, lr}
 80048c0:	b084      	sub	sp, #16
 80048c2:	af00      	add	r7, sp, #0
 80048c4:	6078      	str	r0, [r7, #4]
 80048c6:	460b      	mov	r3, r1
 80048c8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80048ca:	78fb      	ldrb	r3, [r7, #3]
 80048cc:	f003 030f 	and.w	r3, r3, #15
 80048d0:	687a      	ldr	r2, [r7, #4]
 80048d2:	7912      	ldrb	r2, [r2, #4]
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d901      	bls.n	80048dc <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80048d8:	2301      	movs	r3, #1
 80048da:	e042      	b.n	8004962 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80048dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	da0f      	bge.n	8004904 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e4:	78fb      	ldrb	r3, [r7, #3]
 80048e6:	f003 020f 	and.w	r2, r3, #15
 80048ea:	4613      	mov	r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	3310      	adds	r3, #16
 80048f4:	687a      	ldr	r2, [r7, #4]
 80048f6:	4413      	add	r3, r2
 80048f8:	3304      	adds	r3, #4
 80048fa:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80048fc:	68fb      	ldr	r3, [r7, #12]
 80048fe:	2201      	movs	r2, #1
 8004900:	705a      	strb	r2, [r3, #1]
 8004902:	e00f      	b.n	8004924 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004904:	78fb      	ldrb	r3, [r7, #3]
 8004906:	f003 020f 	and.w	r2, r3, #15
 800490a:	4613      	mov	r3, r2
 800490c:	00db      	lsls	r3, r3, #3
 800490e:	4413      	add	r3, r2
 8004910:	009b      	lsls	r3, r3, #2
 8004912:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004916:	687a      	ldr	r2, [r7, #4]
 8004918:	4413      	add	r3, r2
 800491a:	3304      	adds	r3, #4
 800491c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	2200      	movs	r2, #0
 8004922:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2200      	movs	r2, #0
 8004928:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800492a:	78fb      	ldrb	r3, [r7, #3]
 800492c:	f003 030f 	and.w	r3, r3, #15
 8004930:	b2da      	uxtb	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800493c:	2b01      	cmp	r3, #1
 800493e:	d101      	bne.n	8004944 <HAL_PCD_EP_ClrStall+0x86>
 8004940:	2302      	movs	r3, #2
 8004942:	e00e      	b.n	8004962 <HAL_PCD_EP_ClrStall+0xa4>
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	2201      	movs	r2, #1
 8004948:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	68f9      	ldr	r1, [r7, #12]
 8004952:	4618      	mov	r0, r3
 8004954:	f004 f980 	bl	8008c58 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2200      	movs	r2, #0
 800495c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3710      	adds	r7, #16
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}

0800496a <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800496a:	b580      	push	{r7, lr}
 800496c:	b084      	sub	sp, #16
 800496e:	af00      	add	r7, sp, #0
 8004970:	6078      	str	r0, [r7, #4]
 8004972:	460b      	mov	r3, r1
 8004974:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004976:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800497a:	2b00      	cmp	r3, #0
 800497c:	da0c      	bge.n	8004998 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800497e:	78fb      	ldrb	r3, [r7, #3]
 8004980:	f003 020f 	and.w	r2, r3, #15
 8004984:	4613      	mov	r3, r2
 8004986:	00db      	lsls	r3, r3, #3
 8004988:	4413      	add	r3, r2
 800498a:	009b      	lsls	r3, r3, #2
 800498c:	3310      	adds	r3, #16
 800498e:	687a      	ldr	r2, [r7, #4]
 8004990:	4413      	add	r3, r2
 8004992:	3304      	adds	r3, #4
 8004994:	60fb      	str	r3, [r7, #12]
 8004996:	e00c      	b.n	80049b2 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004998:	78fb      	ldrb	r3, [r7, #3]
 800499a:	f003 020f 	and.w	r2, r3, #15
 800499e:	4613      	mov	r3, r2
 80049a0:	00db      	lsls	r3, r3, #3
 80049a2:	4413      	add	r3, r2
 80049a4:	009b      	lsls	r3, r3, #2
 80049a6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80049aa:	687a      	ldr	r2, [r7, #4]
 80049ac:	4413      	add	r3, r2
 80049ae:	3304      	adds	r3, #4
 80049b0:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	68f9      	ldr	r1, [r7, #12]
 80049b8:	4618      	mov	r0, r3
 80049ba:	f003 ffe3 	bl	8008984 <USB_EPStopXfer>
 80049be:	4603      	mov	r3, r0
 80049c0:	72fb      	strb	r3, [r7, #11]

  return ret;
 80049c2:	7afb      	ldrb	r3, [r7, #11]
}
 80049c4:	4618      	mov	r0, r3
 80049c6:	3710      	adds	r7, #16
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bd80      	pop	{r7, pc}

080049cc <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b08a      	sub	sp, #40	@ 0x28
 80049d0:	af02      	add	r7, sp, #8
 80049d2:	6078      	str	r0, [r7, #4]
 80049d4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80049e0:	683a      	ldr	r2, [r7, #0]
 80049e2:	4613      	mov	r3, r2
 80049e4:	00db      	lsls	r3, r3, #3
 80049e6:	4413      	add	r3, r2
 80049e8:	009b      	lsls	r3, r3, #2
 80049ea:	3310      	adds	r3, #16
 80049ec:	687a      	ldr	r2, [r7, #4]
 80049ee:	4413      	add	r3, r2
 80049f0:	3304      	adds	r3, #4
 80049f2:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	695a      	ldr	r2, [r3, #20]
 80049f8:	68fb      	ldr	r3, [r7, #12]
 80049fa:	691b      	ldr	r3, [r3, #16]
 80049fc:	429a      	cmp	r2, r3
 80049fe:	d901      	bls.n	8004a04 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004a00:	2301      	movs	r3, #1
 8004a02:	e06b      	b.n	8004adc <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	691a      	ldr	r2, [r3, #16]
 8004a08:	68fb      	ldr	r3, [r7, #12]
 8004a0a:	695b      	ldr	r3, [r3, #20]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004a10:	68fb      	ldr	r3, [r7, #12]
 8004a12:	689b      	ldr	r3, [r3, #8]
 8004a14:	69fa      	ldr	r2, [r7, #28]
 8004a16:	429a      	cmp	r2, r3
 8004a18:	d902      	bls.n	8004a20 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004a1a:	68fb      	ldr	r3, [r7, #12]
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004a20:	69fb      	ldr	r3, [r7, #28]
 8004a22:	3303      	adds	r3, #3
 8004a24:	089b      	lsrs	r3, r3, #2
 8004a26:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a28:	e02a      	b.n	8004a80 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	691a      	ldr	r2, [r3, #16]
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	695b      	ldr	r3, [r3, #20]
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	689b      	ldr	r3, [r3, #8]
 8004a3a:	69fa      	ldr	r2, [r7, #28]
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d902      	bls.n	8004a46 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004a40:	68fb      	ldr	r3, [r7, #12]
 8004a42:	689b      	ldr	r3, [r3, #8]
 8004a44:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004a46:	69fb      	ldr	r3, [r7, #28]
 8004a48:	3303      	adds	r3, #3
 8004a4a:	089b      	lsrs	r3, r3, #2
 8004a4c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a4e:	68fb      	ldr	r3, [r7, #12]
 8004a50:	68d9      	ldr	r1, [r3, #12]
 8004a52:	683b      	ldr	r3, [r7, #0]
 8004a54:	b2da      	uxtb	r2, r3
 8004a56:	69fb      	ldr	r3, [r7, #28]
 8004a58:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004a5e:	9300      	str	r3, [sp, #0]
 8004a60:	4603      	mov	r3, r0
 8004a62:	6978      	ldr	r0, [r7, #20]
 8004a64:	f004 f95e 	bl	8008d24 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	68da      	ldr	r2, [r3, #12]
 8004a6c:	69fb      	ldr	r3, [r7, #28]
 8004a6e:	441a      	add	r2, r3
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	695a      	ldr	r2, [r3, #20]
 8004a78:	69fb      	ldr	r3, [r7, #28]
 8004a7a:	441a      	add	r2, r3
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a80:	683b      	ldr	r3, [r7, #0]
 8004a82:	015a      	lsls	r2, r3, #5
 8004a84:	693b      	ldr	r3, [r7, #16]
 8004a86:	4413      	add	r3, r2
 8004a88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004a8c:	699b      	ldr	r3, [r3, #24]
 8004a8e:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004a90:	69ba      	ldr	r2, [r7, #24]
 8004a92:	429a      	cmp	r2, r3
 8004a94:	d809      	bhi.n	8004aaa <PCD_WriteEmptyTxFifo+0xde>
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	695a      	ldr	r2, [r3, #20]
 8004a9a:	68fb      	ldr	r3, [r7, #12]
 8004a9c:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004a9e:	429a      	cmp	r2, r3
 8004aa0:	d203      	bcs.n	8004aaa <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d1bf      	bne.n	8004a2a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	691a      	ldr	r2, [r3, #16]
 8004aae:	68fb      	ldr	r3, [r7, #12]
 8004ab0:	695b      	ldr	r3, [r3, #20]
 8004ab2:	429a      	cmp	r2, r3
 8004ab4:	d811      	bhi.n	8004ada <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004ab6:	683b      	ldr	r3, [r7, #0]
 8004ab8:	f003 030f 	and.w	r3, r3, #15
 8004abc:	2201      	movs	r2, #1
 8004abe:	fa02 f303 	lsl.w	r3, r2, r3
 8004ac2:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ac4:	693b      	ldr	r3, [r7, #16]
 8004ac6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004aca:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	43db      	mvns	r3, r3
 8004ad0:	6939      	ldr	r1, [r7, #16]
 8004ad2:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004ad6:	4013      	ands	r3, r2
 8004ad8:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004ada:	2300      	movs	r3, #0
}
 8004adc:	4618      	mov	r0, r3
 8004ade:	3720      	adds	r7, #32
 8004ae0:	46bd      	mov	sp, r7
 8004ae2:	bd80      	pop	{r7, pc}

08004ae4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ae4:	b580      	push	{r7, lr}
 8004ae6:	b088      	sub	sp, #32
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	333c      	adds	r3, #60	@ 0x3c
 8004afc:	3304      	adds	r3, #4
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004b02:	683b      	ldr	r3, [r7, #0]
 8004b04:	015a      	lsls	r2, r3, #5
 8004b06:	69bb      	ldr	r3, [r7, #24]
 8004b08:	4413      	add	r3, r2
 8004b0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b0e:	689b      	ldr	r3, [r3, #8]
 8004b10:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	799b      	ldrb	r3, [r3, #6]
 8004b16:	2b01      	cmp	r3, #1
 8004b18:	d17b      	bne.n	8004c12 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004b1a:	693b      	ldr	r3, [r7, #16]
 8004b1c:	f003 0308 	and.w	r3, r3, #8
 8004b20:	2b00      	cmp	r3, #0
 8004b22:	d015      	beq.n	8004b50 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	4a61      	ldr	r2, [pc, #388]	@ (8004cac <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b28:	4293      	cmp	r3, r2
 8004b2a:	f240 80b9 	bls.w	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b2e:	693b      	ldr	r3, [r7, #16]
 8004b30:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	f000 80b3 	beq.w	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b3a:	683b      	ldr	r3, [r7, #0]
 8004b3c:	015a      	lsls	r2, r3, #5
 8004b3e:	69bb      	ldr	r3, [r7, #24]
 8004b40:	4413      	add	r3, r2
 8004b42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b46:	461a      	mov	r2, r3
 8004b48:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b4c:	6093      	str	r3, [r2, #8]
 8004b4e:	e0a7      	b.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f003 0320 	and.w	r3, r3, #32
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d009      	beq.n	8004b6e <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004b5a:	683b      	ldr	r3, [r7, #0]
 8004b5c:	015a      	lsls	r2, r3, #5
 8004b5e:	69bb      	ldr	r3, [r7, #24]
 8004b60:	4413      	add	r3, r2
 8004b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b66:	461a      	mov	r2, r3
 8004b68:	2320      	movs	r3, #32
 8004b6a:	6093      	str	r3, [r2, #8]
 8004b6c:	e098      	b.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004b6e:	693b      	ldr	r3, [r7, #16]
 8004b70:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b74:	2b00      	cmp	r3, #0
 8004b76:	f040 8093 	bne.w	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	4a4b      	ldr	r2, [pc, #300]	@ (8004cac <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004b7e:	4293      	cmp	r3, r2
 8004b80:	d90f      	bls.n	8004ba2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004b82:	693b      	ldr	r3, [r7, #16]
 8004b84:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d00a      	beq.n	8004ba2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004b8c:	683b      	ldr	r3, [r7, #0]
 8004b8e:	015a      	lsls	r2, r3, #5
 8004b90:	69bb      	ldr	r3, [r7, #24]
 8004b92:	4413      	add	r3, r2
 8004b94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004b98:	461a      	mov	r2, r3
 8004b9a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b9e:	6093      	str	r3, [r2, #8]
 8004ba0:	e07e      	b.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	4613      	mov	r3, r2
 8004ba6:	00db      	lsls	r3, r3, #3
 8004ba8:	4413      	add	r3, r2
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004bb0:	687a      	ldr	r2, [r7, #4]
 8004bb2:	4413      	add	r3, r2
 8004bb4:	3304      	adds	r3, #4
 8004bb6:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	6a1a      	ldr	r2, [r3, #32]
 8004bbc:	683b      	ldr	r3, [r7, #0]
 8004bbe:	0159      	lsls	r1, r3, #5
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	440b      	add	r3, r1
 8004bc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004bc8:	691b      	ldr	r3, [r3, #16]
 8004bca:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004bce:	1ad2      	subs	r2, r2, r3
 8004bd0:	68fb      	ldr	r3, [r7, #12]
 8004bd2:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004bd4:	683b      	ldr	r3, [r7, #0]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d114      	bne.n	8004c04 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004bda:	68fb      	ldr	r3, [r7, #12]
 8004bdc:	691b      	ldr	r3, [r3, #16]
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d109      	bne.n	8004bf6 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	6818      	ldr	r0, [r3, #0]
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004bec:	461a      	mov	r2, r3
 8004bee:	2101      	movs	r1, #1
 8004bf0:	f004 fa18 	bl	8009024 <USB_EP0_OutStart>
 8004bf4:	e006      	b.n	8004c04 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	68da      	ldr	r2, [r3, #12]
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	695b      	ldr	r3, [r3, #20]
 8004bfe:	441a      	add	r2, r3
 8004c00:	68fb      	ldr	r3, [r7, #12]
 8004c02:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c04:	683b      	ldr	r3, [r7, #0]
 8004c06:	b2db      	uxtb	r3, r3
 8004c08:	4619      	mov	r1, r3
 8004c0a:	6878      	ldr	r0, [r7, #4]
 8004c0c:	f7fd f815 	bl	8001c3a <HAL_PCD_DataOutStageCallback>
 8004c10:	e046      	b.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004c12:	697b      	ldr	r3, [r7, #20]
 8004c14:	4a26      	ldr	r2, [pc, #152]	@ (8004cb0 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d124      	bne.n	8004c64 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004c1a:	693b      	ldr	r3, [r7, #16]
 8004c1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004c20:	2b00      	cmp	r3, #0
 8004c22:	d00a      	beq.n	8004c3a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c24:	683b      	ldr	r3, [r7, #0]
 8004c26:	015a      	lsls	r2, r3, #5
 8004c28:	69bb      	ldr	r3, [r7, #24]
 8004c2a:	4413      	add	r3, r2
 8004c2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c30:	461a      	mov	r2, r3
 8004c32:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c36:	6093      	str	r3, [r2, #8]
 8004c38:	e032      	b.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	f003 0320 	and.w	r3, r3, #32
 8004c40:	2b00      	cmp	r3, #0
 8004c42:	d008      	beq.n	8004c56 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004c44:	683b      	ldr	r3, [r7, #0]
 8004c46:	015a      	lsls	r2, r3, #5
 8004c48:	69bb      	ldr	r3, [r7, #24]
 8004c4a:	4413      	add	r3, r2
 8004c4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c50:	461a      	mov	r2, r3
 8004c52:	2320      	movs	r3, #32
 8004c54:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	b2db      	uxtb	r3, r3
 8004c5a:	4619      	mov	r1, r3
 8004c5c:	6878      	ldr	r0, [r7, #4]
 8004c5e:	f7fc ffec 	bl	8001c3a <HAL_PCD_DataOutStageCallback>
 8004c62:	e01d      	b.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004c64:	683b      	ldr	r3, [r7, #0]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d114      	bne.n	8004c94 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004c6a:	6879      	ldr	r1, [r7, #4]
 8004c6c:	683a      	ldr	r2, [r7, #0]
 8004c6e:	4613      	mov	r3, r2
 8004c70:	00db      	lsls	r3, r3, #3
 8004c72:	4413      	add	r3, r2
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	440b      	add	r3, r1
 8004c78:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	2b00      	cmp	r3, #0
 8004c80:	d108      	bne.n	8004c94 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	6818      	ldr	r0, [r3, #0]
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004c8c:	461a      	mov	r2, r3
 8004c8e:	2100      	movs	r1, #0
 8004c90:	f004 f9c8 	bl	8009024 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004c94:	683b      	ldr	r3, [r7, #0]
 8004c96:	b2db      	uxtb	r3, r3
 8004c98:	4619      	mov	r1, r3
 8004c9a:	6878      	ldr	r0, [r7, #4]
 8004c9c:	f7fc ffcd 	bl	8001c3a <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3720      	adds	r7, #32
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	4f54300a 	.word	0x4f54300a
 8004cb0:	4f54310a 	.word	0x4f54310a

08004cb4 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	b086      	sub	sp, #24
 8004cb8:	af00      	add	r7, sp, #0
 8004cba:	6078      	str	r0, [r7, #4]
 8004cbc:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cc4:	697b      	ldr	r3, [r7, #20]
 8004cc6:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004cc8:	697b      	ldr	r3, [r7, #20]
 8004cca:	333c      	adds	r3, #60	@ 0x3c
 8004ccc:	3304      	adds	r3, #4
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	015a      	lsls	r2, r3, #5
 8004cd6:	693b      	ldr	r3, [r7, #16]
 8004cd8:	4413      	add	r3, r2
 8004cda:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cde:	689b      	ldr	r3, [r3, #8]
 8004ce0:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	4a15      	ldr	r2, [pc, #84]	@ (8004d3c <PCD_EP_OutSetupPacket_int+0x88>)
 8004ce6:	4293      	cmp	r3, r2
 8004ce8:	d90e      	bls.n	8004d08 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d009      	beq.n	8004d08 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cf4:	683b      	ldr	r3, [r7, #0]
 8004cf6:	015a      	lsls	r2, r3, #5
 8004cf8:	693b      	ldr	r3, [r7, #16]
 8004cfa:	4413      	add	r3, r2
 8004cfc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d00:	461a      	mov	r2, r3
 8004d02:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d06:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004d08:	6878      	ldr	r0, [r7, #4]
 8004d0a:	f7fc ff84 	bl	8001c16 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	4a0a      	ldr	r2, [pc, #40]	@ (8004d3c <PCD_EP_OutSetupPacket_int+0x88>)
 8004d12:	4293      	cmp	r3, r2
 8004d14:	d90c      	bls.n	8004d30 <PCD_EP_OutSetupPacket_int+0x7c>
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	799b      	ldrb	r3, [r3, #6]
 8004d1a:	2b01      	cmp	r3, #1
 8004d1c:	d108      	bne.n	8004d30 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	6818      	ldr	r0, [r3, #0]
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d28:	461a      	mov	r2, r3
 8004d2a:	2101      	movs	r1, #1
 8004d2c:	f004 f97a 	bl	8009024 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004d30:	2300      	movs	r3, #0
}
 8004d32:	4618      	mov	r0, r3
 8004d34:	3718      	adds	r7, #24
 8004d36:	46bd      	mov	sp, r7
 8004d38:	bd80      	pop	{r7, pc}
 8004d3a:	bf00      	nop
 8004d3c:	4f54300a 	.word	0x4f54300a

08004d40 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d40:	b480      	push	{r7}
 8004d42:	b085      	sub	sp, #20
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8004d48:	4b39      	ldr	r3, [pc, #228]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d4a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d4c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d50:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d10b      	bne.n	8004d72 <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d60:	d905      	bls.n	8004d6e <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8004d62:	4b33      	ldr	r3, [pc, #204]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d64:	68db      	ldr	r3, [r3, #12]
 8004d66:	4a32      	ldr	r2, [pc, #200]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d68:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d6c:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 8004d6e:	2300      	movs	r3, #0
 8004d70:	e057      	b.n	8004e22 <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d78:	d90a      	bls.n	8004d90 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 8004d7a:	4b2d      	ldr	r3, [pc, #180]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d7c:	68db      	ldr	r3, [r3, #12]
 8004d7e:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4313      	orrs	r3, r2
 8004d86:	4a2a      	ldr	r2, [pc, #168]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d88:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004d8c:	60d3      	str	r3, [r2, #12]
 8004d8e:	e007      	b.n	8004da0 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 8004d90:	4b27      	ldr	r3, [pc, #156]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d92:	68db      	ldr	r3, [r3, #12]
 8004d94:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 8004d98:	4925      	ldr	r1, [pc, #148]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4313      	orrs	r3, r2
 8004d9e:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004da0:	4b24      	ldr	r3, [pc, #144]	@ (8004e34 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	4a24      	ldr	r2, [pc, #144]	@ (8004e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004da6:	fba2 2303 	umull	r2, r3, r2, r3
 8004daa:	099b      	lsrs	r3, r3, #6
 8004dac:	2232      	movs	r2, #50	@ 0x32
 8004dae:	fb02 f303 	mul.w	r3, r2, r3
 8004db2:	4a21      	ldr	r2, [pc, #132]	@ (8004e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004db4:	fba2 2303 	umull	r2, r3, r2, r3
 8004db8:	099b      	lsrs	r3, r3, #6
 8004dba:	3301      	adds	r3, #1
 8004dbc:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004dbe:	e002      	b.n	8004dc6 <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	3b01      	subs	r3, #1
 8004dc4:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8004dc6:	4b1a      	ldr	r3, [pc, #104]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004dc8:	68db      	ldr	r3, [r3, #12]
 8004dca:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d102      	bne.n	8004dd8 <HAL_PWREx_ControlVoltageScaling+0x98>
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d1f3      	bne.n	8004dc0 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8004dd8:	68fb      	ldr	r3, [r7, #12]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d01b      	beq.n	8004e16 <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8004dde:	4b15      	ldr	r3, [pc, #84]	@ (8004e34 <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	4a15      	ldr	r2, [pc, #84]	@ (8004e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004de4:	fba2 2303 	umull	r2, r3, r2, r3
 8004de8:	099b      	lsrs	r3, r3, #6
 8004dea:	2232      	movs	r2, #50	@ 0x32
 8004dec:	fb02 f303 	mul.w	r3, r2, r3
 8004df0:	4a11      	ldr	r2, [pc, #68]	@ (8004e38 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 8004df2:	fba2 2303 	umull	r2, r3, r2, r3
 8004df6:	099b      	lsrs	r3, r3, #6
 8004df8:	3301      	adds	r3, #1
 8004dfa:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004dfc:	e002      	b.n	8004e04 <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	3b01      	subs	r3, #1
 8004e02:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8004e04:	4b0a      	ldr	r3, [pc, #40]	@ (8004e30 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8004e06:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e0c:	2b00      	cmp	r3, #0
 8004e0e:	d102      	bne.n	8004e16 <HAL_PWREx_ControlVoltageScaling+0xd6>
 8004e10:	68fb      	ldr	r3, [r7, #12]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d1f3      	bne.n	8004dfe <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 8004e16:	68fb      	ldr	r3, [r7, #12]
 8004e18:	2b00      	cmp	r3, #0
 8004e1a:	d101      	bne.n	8004e20 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8004e1c:	2303      	movs	r3, #3
 8004e1e:	e000      	b.n	8004e22 <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8004e20:	2300      	movs	r3, #0
}
 8004e22:	4618      	mov	r0, r3
 8004e24:	3714      	adds	r7, #20
 8004e26:	46bd      	mov	sp, r7
 8004e28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e2c:	4770      	bx	lr
 8004e2e:	bf00      	nop
 8004e30:	46020800 	.word	0x46020800
 8004e34:	20000000 	.word	0x20000000
 8004e38:	10624dd3 	.word	0x10624dd3

08004e3c <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004e3c:	b480      	push	{r7}
 8004e3e:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8004e40:	4b04      	ldr	r3, [pc, #16]	@ (8004e54 <HAL_PWREx_GetVoltageRange+0x18>)
 8004e42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e44:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8004e48:	4618      	mov	r0, r3
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr
 8004e52:	bf00      	nop
 8004e54:	46020800 	.word	0x46020800

08004e58 <HAL_PWREx_EnableVddUSB>:
  * @note   Remove VDDUSB electrical and logical isolation, once VDDUSB supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_USV);
 8004e5c:	4b05      	ldr	r3, [pc, #20]	@ (8004e74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004e5e:	691b      	ldr	r3, [r3, #16]
 8004e60:	4a04      	ldr	r2, [pc, #16]	@ (8004e74 <HAL_PWREx_EnableVddUSB+0x1c>)
 8004e62:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004e66:	6113      	str	r3, [r2, #16]
}
 8004e68:	bf00      	nop
 8004e6a:	46bd      	mov	sp, r7
 8004e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e70:	4770      	bx	lr
 8004e72:	bf00      	nop
 8004e74:	46020800 	.word	0x46020800

08004e78 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b08e      	sub	sp, #56	@ 0x38
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8004e80:	2300      	movs	r3, #0
 8004e82:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d102      	bne.n	8004e92 <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8004e8c:	2301      	movs	r3, #1
 8004e8e:	f000 bec8 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e92:	4b99      	ldr	r3, [pc, #612]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004e94:	69db      	ldr	r3, [r3, #28]
 8004e96:	f003 030c 	and.w	r3, r3, #12
 8004e9a:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e9c:	4b96      	ldr	r3, [pc, #600]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004e9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ea0:	f003 0303 	and.w	r3, r3, #3
 8004ea4:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f003 0310 	and.w	r3, r3, #16
 8004eae:	2b00      	cmp	r3, #0
 8004eb0:	f000 816c 	beq.w	800518c <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8004eb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	d007      	beq.n	8004eca <HAL_RCC_OscConfig+0x52>
 8004eba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ebc:	2b0c      	cmp	r3, #12
 8004ebe:	f040 80de 	bne.w	800507e <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004ec2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004ec4:	2b01      	cmp	r3, #1
 8004ec6:	f040 80da 	bne.w	800507e <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	69db      	ldr	r3, [r3, #28]
 8004ece:	2b00      	cmp	r3, #0
 8004ed0:	d102      	bne.n	8004ed8 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 8004ed2:	2301      	movs	r3, #1
 8004ed4:	f000 bea5 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004edc:	4b86      	ldr	r3, [pc, #536]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004ede:	689b      	ldr	r3, [r3, #8]
 8004ee0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d004      	beq.n	8004ef2 <HAL_RCC_OscConfig+0x7a>
 8004ee8:	4b83      	ldr	r3, [pc, #524]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004eea:	689b      	ldr	r3, [r3, #8]
 8004eec:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004ef0:	e005      	b.n	8004efe <HAL_RCC_OscConfig+0x86>
 8004ef2:	4b81      	ldr	r3, [pc, #516]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004ef4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ef8:	041b      	lsls	r3, r3, #16
 8004efa:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d255      	bcs.n	8004fae <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8004f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f04:	2b00      	cmp	r3, #0
 8004f06:	d10a      	bne.n	8004f1e <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f001 f99d 	bl	800624c <RCC_SetFlashLatencyFromMSIRange>
 8004f12:	4603      	mov	r3, r0
 8004f14:	2b00      	cmp	r3, #0
 8004f16:	d002      	beq.n	8004f1e <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	f000 be82 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004f1e:	4b76      	ldr	r3, [pc, #472]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f20:	689b      	ldr	r3, [r3, #8]
 8004f22:	4a75      	ldr	r2, [pc, #468]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f24:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004f28:	6093      	str	r3, [r2, #8]
 8004f2a:	4b73      	ldr	r3, [pc, #460]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f2c:	689b      	ldr	r3, [r3, #8]
 8004f2e:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f36:	4970      	ldr	r1, [pc, #448]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f38:	4313      	orrs	r3, r2
 8004f3a:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f40:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004f44:	d309      	bcc.n	8004f5a <HAL_RCC_OscConfig+0xe2>
 8004f46:	4b6c      	ldr	r3, [pc, #432]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f48:	68db      	ldr	r3, [r3, #12]
 8004f4a:	f023 021f 	bic.w	r2, r3, #31
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	6a1b      	ldr	r3, [r3, #32]
 8004f52:	4969      	ldr	r1, [pc, #420]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f54:	4313      	orrs	r3, r2
 8004f56:	60cb      	str	r3, [r1, #12]
 8004f58:	e07e      	b.n	8005058 <HAL_RCC_OscConfig+0x1e0>
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5e:	2b00      	cmp	r3, #0
 8004f60:	da0a      	bge.n	8004f78 <HAL_RCC_OscConfig+0x100>
 8004f62:	4b65      	ldr	r3, [pc, #404]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f64:	68db      	ldr	r3, [r3, #12]
 8004f66:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6a1b      	ldr	r3, [r3, #32]
 8004f6e:	015b      	lsls	r3, r3, #5
 8004f70:	4961      	ldr	r1, [pc, #388]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f72:	4313      	orrs	r3, r2
 8004f74:	60cb      	str	r3, [r1, #12]
 8004f76:	e06f      	b.n	8005058 <HAL_RCC_OscConfig+0x1e0>
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f80:	d30a      	bcc.n	8004f98 <HAL_RCC_OscConfig+0x120>
 8004f82:	4b5d      	ldr	r3, [pc, #372]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f84:	68db      	ldr	r3, [r3, #12]
 8004f86:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	6a1b      	ldr	r3, [r3, #32]
 8004f8e:	029b      	lsls	r3, r3, #10
 8004f90:	4959      	ldr	r1, [pc, #356]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f92:	4313      	orrs	r3, r2
 8004f94:	60cb      	str	r3, [r1, #12]
 8004f96:	e05f      	b.n	8005058 <HAL_RCC_OscConfig+0x1e0>
 8004f98:	4b57      	ldr	r3, [pc, #348]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004f9a:	68db      	ldr	r3, [r3, #12]
 8004f9c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	03db      	lsls	r3, r3, #15
 8004fa6:	4954      	ldr	r1, [pc, #336]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fa8:	4313      	orrs	r3, r2
 8004faa:	60cb      	str	r3, [r1, #12]
 8004fac:	e054      	b.n	8005058 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8004fae:	4b52      	ldr	r3, [pc, #328]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fb0:	689b      	ldr	r3, [r3, #8]
 8004fb2:	4a51      	ldr	r2, [pc, #324]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fb4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8004fb8:	6093      	str	r3, [r2, #8]
 8004fba:	4b4f      	ldr	r3, [pc, #316]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fbc:	689b      	ldr	r3, [r3, #8]
 8004fbe:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8004fc2:	687b      	ldr	r3, [r7, #4]
 8004fc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fc6:	494c      	ldr	r1, [pc, #304]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fc8:	4313      	orrs	r3, r2
 8004fca:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fd0:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8004fd4:	d309      	bcc.n	8004fea <HAL_RCC_OscConfig+0x172>
 8004fd6:	4b48      	ldr	r3, [pc, #288]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fd8:	68db      	ldr	r3, [r3, #12]
 8004fda:	f023 021f 	bic.w	r2, r3, #31
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	6a1b      	ldr	r3, [r3, #32]
 8004fe2:	4945      	ldr	r1, [pc, #276]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004fe4:	4313      	orrs	r3, r2
 8004fe6:	60cb      	str	r3, [r1, #12]
 8004fe8:	e028      	b.n	800503c <HAL_RCC_OscConfig+0x1c4>
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	da0a      	bge.n	8005008 <HAL_RCC_OscConfig+0x190>
 8004ff2:	4b41      	ldr	r3, [pc, #260]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8004ff4:	68db      	ldr	r3, [r3, #12]
 8004ff6:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8004ffa:	687b      	ldr	r3, [r7, #4]
 8004ffc:	6a1b      	ldr	r3, [r3, #32]
 8004ffe:	015b      	lsls	r3, r3, #5
 8005000:	493d      	ldr	r1, [pc, #244]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8005002:	4313      	orrs	r3, r2
 8005004:	60cb      	str	r3, [r1, #12]
 8005006:	e019      	b.n	800503c <HAL_RCC_OscConfig+0x1c4>
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800500c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005010:	d30a      	bcc.n	8005028 <HAL_RCC_OscConfig+0x1b0>
 8005012:	4b39      	ldr	r3, [pc, #228]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8005014:	68db      	ldr	r3, [r3, #12]
 8005016:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	6a1b      	ldr	r3, [r3, #32]
 800501e:	029b      	lsls	r3, r3, #10
 8005020:	4935      	ldr	r1, [pc, #212]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8005022:	4313      	orrs	r3, r2
 8005024:	60cb      	str	r3, [r1, #12]
 8005026:	e009      	b.n	800503c <HAL_RCC_OscConfig+0x1c4>
 8005028:	4b33      	ldr	r3, [pc, #204]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 800502a:	68db      	ldr	r3, [r3, #12]
 800502c:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	6a1b      	ldr	r3, [r3, #32]
 8005034:	03db      	lsls	r3, r3, #15
 8005036:	4930      	ldr	r1, [pc, #192]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8005038:	4313      	orrs	r3, r2
 800503a:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800503c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800503e:	2b00      	cmp	r3, #0
 8005040:	d10a      	bne.n	8005058 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005042:	687b      	ldr	r3, [r7, #4]
 8005044:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005046:	4618      	mov	r0, r3
 8005048:	f001 f900 	bl	800624c <RCC_SetFlashLatencyFromMSIRange>
 800504c:	4603      	mov	r3, r0
 800504e:	2b00      	cmp	r3, #0
 8005050:	d002      	beq.n	8005058 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8005052:	2301      	movs	r3, #1
 8005054:	f000 bde5 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8005058:	f001 f8de 	bl	8006218 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800505c:	4b27      	ldr	r3, [pc, #156]	@ (80050fc <HAL_RCC_OscConfig+0x284>)
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	4618      	mov	r0, r3
 8005062:	f7fd fc27 	bl	80028b4 <HAL_InitTick>
 8005066:	4603      	mov	r3, r0
 8005068:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 800506c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005070:	2b00      	cmp	r3, #0
 8005072:	f000 808a 	beq.w	800518a <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8005076:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800507a:	f000 bdd2 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	2b00      	cmp	r3, #0
 8005084:	d066      	beq.n	8005154 <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8005086:	4b1c      	ldr	r3, [pc, #112]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	4a1b      	ldr	r2, [pc, #108]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 800508c:	f043 0301 	orr.w	r3, r3, #1
 8005090:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005092:	f7fd fc99 	bl	80029c8 <HAL_GetTick>
 8005096:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005098:	e009      	b.n	80050ae <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800509a:	f7fd fc95 	bl	80029c8 <HAL_GetTick>
 800509e:	4602      	mov	r2, r0
 80050a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050a2:	1ad3      	subs	r3, r2, r3
 80050a4:	2b02      	cmp	r3, #2
 80050a6:	d902      	bls.n	80050ae <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 80050a8:	2303      	movs	r3, #3
 80050aa:	f000 bdba 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80050ae:	4b12      	ldr	r3, [pc, #72]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	f003 0304 	and.w	r3, r3, #4
 80050b6:	2b00      	cmp	r3, #0
 80050b8:	d0ef      	beq.n	800509a <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 80050ba:	4b0f      	ldr	r3, [pc, #60]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050bc:	689b      	ldr	r3, [r3, #8]
 80050be:	4a0e      	ldr	r2, [pc, #56]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050c0:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80050c4:	6093      	str	r3, [r2, #8]
 80050c6:	4b0c      	ldr	r3, [pc, #48]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050c8:	689b      	ldr	r3, [r3, #8]
 80050ca:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050d2:	4909      	ldr	r1, [pc, #36]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050d4:	4313      	orrs	r3, r2
 80050d6:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050dc:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80050e0:	d30e      	bcc.n	8005100 <HAL_RCC_OscConfig+0x288>
 80050e2:	4b05      	ldr	r3, [pc, #20]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050e4:	68db      	ldr	r3, [r3, #12]
 80050e6:	f023 021f 	bic.w	r2, r3, #31
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6a1b      	ldr	r3, [r3, #32]
 80050ee:	4902      	ldr	r1, [pc, #8]	@ (80050f8 <HAL_RCC_OscConfig+0x280>)
 80050f0:	4313      	orrs	r3, r2
 80050f2:	60cb      	str	r3, [r1, #12]
 80050f4:	e04a      	b.n	800518c <HAL_RCC_OscConfig+0x314>
 80050f6:	bf00      	nop
 80050f8:	46020c00 	.word	0x46020c00
 80050fc:	20000004 	.word	0x20000004
 8005100:	687b      	ldr	r3, [r7, #4]
 8005102:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005104:	2b00      	cmp	r3, #0
 8005106:	da0a      	bge.n	800511e <HAL_RCC_OscConfig+0x2a6>
 8005108:	4b98      	ldr	r3, [pc, #608]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800510a:	68db      	ldr	r3, [r3, #12]
 800510c:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	6a1b      	ldr	r3, [r3, #32]
 8005114:	015b      	lsls	r3, r3, #5
 8005116:	4995      	ldr	r1, [pc, #596]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005118:	4313      	orrs	r3, r2
 800511a:	60cb      	str	r3, [r1, #12]
 800511c:	e036      	b.n	800518c <HAL_RCC_OscConfig+0x314>
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005126:	d30a      	bcc.n	800513e <HAL_RCC_OscConfig+0x2c6>
 8005128:	4b90      	ldr	r3, [pc, #576]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800512a:	68db      	ldr	r3, [r3, #12]
 800512c:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	6a1b      	ldr	r3, [r3, #32]
 8005134:	029b      	lsls	r3, r3, #10
 8005136:	498d      	ldr	r1, [pc, #564]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005138:	4313      	orrs	r3, r2
 800513a:	60cb      	str	r3, [r1, #12]
 800513c:	e026      	b.n	800518c <HAL_RCC_OscConfig+0x314>
 800513e:	4b8b      	ldr	r3, [pc, #556]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005140:	68db      	ldr	r3, [r3, #12]
 8005142:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	03db      	lsls	r3, r3, #15
 800514c:	4987      	ldr	r1, [pc, #540]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800514e:	4313      	orrs	r3, r2
 8005150:	60cb      	str	r3, [r1, #12]
 8005152:	e01b      	b.n	800518c <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8005154:	4b85      	ldr	r3, [pc, #532]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a84      	ldr	r2, [pc, #528]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800515a:	f023 0301 	bic.w	r3, r3, #1
 800515e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005160:	f7fd fc32 	bl	80029c8 <HAL_GetTick>
 8005164:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8005166:	e009      	b.n	800517c <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005168:	f7fd fc2e 	bl	80029c8 <HAL_GetTick>
 800516c:	4602      	mov	r2, r0
 800516e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005170:	1ad3      	subs	r3, r2, r3
 8005172:	2b02      	cmp	r3, #2
 8005174:	d902      	bls.n	800517c <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8005176:	2303      	movs	r3, #3
 8005178:	f000 bd53 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 800517c:	4b7b      	ldr	r3, [pc, #492]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	f003 0304 	and.w	r3, r3, #4
 8005184:	2b00      	cmp	r3, #0
 8005186:	d1ef      	bne.n	8005168 <HAL_RCC_OscConfig+0x2f0>
 8005188:	e000      	b.n	800518c <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800518a:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800518c:	687b      	ldr	r3, [r7, #4]
 800518e:	681b      	ldr	r3, [r3, #0]
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	2b00      	cmp	r3, #0
 8005196:	f000 808b 	beq.w	80052b0 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800519a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800519c:	2b08      	cmp	r3, #8
 800519e:	d005      	beq.n	80051ac <HAL_RCC_OscConfig+0x334>
 80051a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a2:	2b0c      	cmp	r3, #12
 80051a4:	d109      	bne.n	80051ba <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80051a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80051a8:	2b03      	cmp	r3, #3
 80051aa:	d106      	bne.n	80051ba <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	685b      	ldr	r3, [r3, #4]
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d17d      	bne.n	80052b0 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 80051b4:	2301      	movs	r3, #1
 80051b6:	f000 bd34 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	685b      	ldr	r3, [r3, #4]
 80051be:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80051c2:	d106      	bne.n	80051d2 <HAL_RCC_OscConfig+0x35a>
 80051c4:	4b69      	ldr	r3, [pc, #420]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a68      	ldr	r2, [pc, #416]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051ca:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051ce:	6013      	str	r3, [r2, #0]
 80051d0:	e041      	b.n	8005256 <HAL_RCC_OscConfig+0x3de>
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	685b      	ldr	r3, [r3, #4]
 80051d6:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80051da:	d112      	bne.n	8005202 <HAL_RCC_OscConfig+0x38a>
 80051dc:	4b63      	ldr	r3, [pc, #396]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	4a62      	ldr	r2, [pc, #392]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80051e6:	6013      	str	r3, [r2, #0]
 80051e8:	4b60      	ldr	r3, [pc, #384]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	4a5f      	ldr	r2, [pc, #380]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051ee:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80051f2:	6013      	str	r3, [r2, #0]
 80051f4:	4b5d      	ldr	r3, [pc, #372]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051f6:	681b      	ldr	r3, [r3, #0]
 80051f8:	4a5c      	ldr	r2, [pc, #368]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80051fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80051fe:	6013      	str	r3, [r2, #0]
 8005200:	e029      	b.n	8005256 <HAL_RCC_OscConfig+0x3de>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	685b      	ldr	r3, [r3, #4]
 8005206:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 800520a:	d112      	bne.n	8005232 <HAL_RCC_OscConfig+0x3ba>
 800520c:	4b57      	ldr	r3, [pc, #348]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	4a56      	ldr	r2, [pc, #344]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005212:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005216:	6013      	str	r3, [r2, #0]
 8005218:	4b54      	ldr	r3, [pc, #336]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	4a53      	ldr	r2, [pc, #332]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800521e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8005222:	6013      	str	r3, [r2, #0]
 8005224:	4b51      	ldr	r3, [pc, #324]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005226:	681b      	ldr	r3, [r3, #0]
 8005228:	4a50      	ldr	r2, [pc, #320]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800522a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800522e:	6013      	str	r3, [r2, #0]
 8005230:	e011      	b.n	8005256 <HAL_RCC_OscConfig+0x3de>
 8005232:	4b4e      	ldr	r3, [pc, #312]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	4a4d      	ldr	r2, [pc, #308]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005238:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800523c:	6013      	str	r3, [r2, #0]
 800523e:	4b4b      	ldr	r3, [pc, #300]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	4a4a      	ldr	r2, [pc, #296]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005244:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	4b48      	ldr	r3, [pc, #288]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	4a47      	ldr	r2, [pc, #284]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005250:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8005254:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	685b      	ldr	r3, [r3, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d014      	beq.n	8005288 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 800525e:	f7fd fbb3 	bl	80029c8 <HAL_GetTick>
 8005262:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005264:	e009      	b.n	800527a <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005266:	f7fd fbaf 	bl	80029c8 <HAL_GetTick>
 800526a:	4602      	mov	r2, r0
 800526c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800526e:	1ad3      	subs	r3, r2, r3
 8005270:	2b64      	cmp	r3, #100	@ 0x64
 8005272:	d902      	bls.n	800527a <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8005274:	2303      	movs	r3, #3
 8005276:	f000 bcd4 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800527a:	4b3c      	ldr	r3, [pc, #240]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005282:	2b00      	cmp	r3, #0
 8005284:	d0ef      	beq.n	8005266 <HAL_RCC_OscConfig+0x3ee>
 8005286:	e013      	b.n	80052b0 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8005288:	f7fd fb9e 	bl	80029c8 <HAL_GetTick>
 800528c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800528e:	e009      	b.n	80052a4 <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005290:	f7fd fb9a 	bl	80029c8 <HAL_GetTick>
 8005294:	4602      	mov	r2, r0
 8005296:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005298:	1ad3      	subs	r3, r2, r3
 800529a:	2b64      	cmp	r3, #100	@ 0x64
 800529c:	d902      	bls.n	80052a4 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	f000 bcbf 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80052a4:	4b31      	ldr	r3, [pc, #196]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80052a6:	681b      	ldr	r3, [r3, #0]
 80052a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80052ac:	2b00      	cmp	r3, #0
 80052ae:	d1ef      	bne.n	8005290 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d05f      	beq.n	800537c <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80052bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052be:	2b04      	cmp	r3, #4
 80052c0:	d005      	beq.n	80052ce <HAL_RCC_OscConfig+0x456>
 80052c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c4:	2b0c      	cmp	r3, #12
 80052c6:	d114      	bne.n	80052f2 <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80052c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80052ca:	2b02      	cmp	r3, #2
 80052cc:	d111      	bne.n	80052f2 <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	68db      	ldr	r3, [r3, #12]
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d102      	bne.n	80052dc <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 80052d6:	2301      	movs	r3, #1
 80052d8:	f000 bca3 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 80052dc:	4b23      	ldr	r3, [pc, #140]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80052de:	691b      	ldr	r3, [r3, #16]
 80052e0:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	691b      	ldr	r3, [r3, #16]
 80052e8:	041b      	lsls	r3, r3, #16
 80052ea:	4920      	ldr	r1, [pc, #128]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 80052f0:	e044      	b.n	800537c <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	68db      	ldr	r3, [r3, #12]
 80052f6:	2b00      	cmp	r3, #0
 80052f8:	d024      	beq.n	8005344 <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 80052fa:	4b1c      	ldr	r3, [pc, #112]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	4a1b      	ldr	r2, [pc, #108]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005300:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005304:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005306:	f7fd fb5f 	bl	80029c8 <HAL_GetTick>
 800530a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800530c:	e009      	b.n	8005322 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800530e:	f7fd fb5b 	bl	80029c8 <HAL_GetTick>
 8005312:	4602      	mov	r2, r0
 8005314:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005316:	1ad3      	subs	r3, r2, r3
 8005318:	2b02      	cmp	r3, #2
 800531a:	d902      	bls.n	8005322 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800531c:	2303      	movs	r3, #3
 800531e:	f000 bc80 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005322:	4b12      	ldr	r3, [pc, #72]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800532a:	2b00      	cmp	r3, #0
 800532c:	d0ef      	beq.n	800530e <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 800532e:	4b0f      	ldr	r3, [pc, #60]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005330:	691b      	ldr	r3, [r3, #16]
 8005332:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	691b      	ldr	r3, [r3, #16]
 800533a:	041b      	lsls	r3, r3, #16
 800533c:	490b      	ldr	r1, [pc, #44]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800533e:	4313      	orrs	r3, r2
 8005340:	610b      	str	r3, [r1, #16]
 8005342:	e01b      	b.n	800537c <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8005344:	4b09      	ldr	r3, [pc, #36]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 8005346:	681b      	ldr	r3, [r3, #0]
 8005348:	4a08      	ldr	r2, [pc, #32]	@ (800536c <HAL_RCC_OscConfig+0x4f4>)
 800534a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800534e:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005350:	f7fd fb3a 	bl	80029c8 <HAL_GetTick>
 8005354:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005356:	e00b      	b.n	8005370 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005358:	f7fd fb36 	bl	80029c8 <HAL_GetTick>
 800535c:	4602      	mov	r2, r0
 800535e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	2b02      	cmp	r3, #2
 8005364:	d904      	bls.n	8005370 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8005366:	2303      	movs	r3, #3
 8005368:	f000 bc5b 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
 800536c:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005370:	4baf      	ldr	r3, [pc, #700]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005378:	2b00      	cmp	r3, #0
 800537a:	d1ed      	bne.n	8005358 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f003 0308 	and.w	r3, r3, #8
 8005384:	2b00      	cmp	r3, #0
 8005386:	f000 80c8 	beq.w	800551a <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 800538a:	2300      	movs	r3, #0
 800538c:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005390:	4ba7      	ldr	r3, [pc, #668]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005392:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005396:	f003 0304 	and.w	r3, r3, #4
 800539a:	2b00      	cmp	r3, #0
 800539c:	d111      	bne.n	80053c2 <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800539e:	4ba4      	ldr	r3, [pc, #656]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80053a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053a4:	4aa2      	ldr	r2, [pc, #648]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80053a6:	f043 0304 	orr.w	r3, r3, #4
 80053aa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80053ae:	4ba0      	ldr	r3, [pc, #640]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80053b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80053b4:	f003 0304 	and.w	r3, r3, #4
 80053b8:	617b      	str	r3, [r7, #20]
 80053ba:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 80053bc:	2301      	movs	r3, #1
 80053be:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80053c2:	4b9c      	ldr	r3, [pc, #624]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 80053c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053c6:	f003 0301 	and.w	r3, r3, #1
 80053ca:	2b00      	cmp	r3, #0
 80053cc:	d119      	bne.n	8005402 <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 80053ce:	4b99      	ldr	r3, [pc, #612]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 80053d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053d2:	4a98      	ldr	r2, [pc, #608]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 80053d4:	f043 0301 	orr.w	r3, r3, #1
 80053d8:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053da:	f7fd faf5 	bl	80029c8 <HAL_GetTick>
 80053de:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80053e0:	e009      	b.n	80053f6 <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053e2:	f7fd faf1 	bl	80029c8 <HAL_GetTick>
 80053e6:	4602      	mov	r2, r0
 80053e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80053ea:	1ad3      	subs	r3, r2, r3
 80053ec:	2b02      	cmp	r3, #2
 80053ee:	d902      	bls.n	80053f6 <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 80053f0:	2303      	movs	r3, #3
 80053f2:	f000 bc16 	b.w	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 80053f6:	4b8f      	ldr	r3, [pc, #572]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 80053f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80053fa:	f003 0301 	and.w	r3, r3, #1
 80053fe:	2b00      	cmp	r3, #0
 8005400:	d0ef      	beq.n	80053e2 <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	695b      	ldr	r3, [r3, #20]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d05f      	beq.n	80054ca <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 800540a:	4b89      	ldr	r3, [pc, #548]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800540c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005410:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	699a      	ldr	r2, [r3, #24]
 8005416:	6a3b      	ldr	r3, [r7, #32]
 8005418:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800541c:	429a      	cmp	r2, r3
 800541e:	d037      	beq.n	8005490 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005420:	6a3b      	ldr	r3, [r7, #32]
 8005422:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005426:	2b00      	cmp	r3, #0
 8005428:	d006      	beq.n	8005438 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 800542a:	6a3b      	ldr	r3, [r7, #32]
 800542c:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8005430:	2b00      	cmp	r3, #0
 8005432:	d101      	bne.n	8005438 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e3f4      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8005438:	6a3b      	ldr	r3, [r7, #32]
 800543a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800543e:	2b00      	cmp	r3, #0
 8005440:	d01b      	beq.n	800547a <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8005442:	4b7b      	ldr	r3, [pc, #492]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005444:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005448:	4a79      	ldr	r2, [pc, #484]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800544a:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 800544e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8005452:	f7fd fab9 	bl	80029c8 <HAL_GetTick>
 8005456:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8005458:	e008      	b.n	800546c <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800545a:	f7fd fab5 	bl	80029c8 <HAL_GetTick>
 800545e:	4602      	mov	r2, r0
 8005460:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b05      	cmp	r3, #5
 8005466:	d901      	bls.n	800546c <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8005468:	2303      	movs	r3, #3
 800546a:	e3da      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 800546c:	4b70      	ldr	r3, [pc, #448]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800546e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005472:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005476:	2b00      	cmp	r3, #0
 8005478:	d1ef      	bne.n	800545a <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 800547a:	4b6d      	ldr	r3, [pc, #436]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800547c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005480:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	699b      	ldr	r3, [r3, #24]
 8005488:	4969      	ldr	r1, [pc, #420]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800548a:	4313      	orrs	r3, r2
 800548c:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8005490:	4b67      	ldr	r3, [pc, #412]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005492:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005496:	4a66      	ldr	r2, [pc, #408]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005498:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800549c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80054a0:	f7fd fa92 	bl	80029c8 <HAL_GetTick>
 80054a4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80054a6:	e008      	b.n	80054ba <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054a8:	f7fd fa8e 	bl	80029c8 <HAL_GetTick>
 80054ac:	4602      	mov	r2, r0
 80054ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054b0:	1ad3      	subs	r3, r2, r3
 80054b2:	2b05      	cmp	r3, #5
 80054b4:	d901      	bls.n	80054ba <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 80054b6:	2303      	movs	r3, #3
 80054b8:	e3b3      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 80054ba:	4b5d      	ldr	r3, [pc, #372]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80054bc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054c0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0ef      	beq.n	80054a8 <HAL_RCC_OscConfig+0x630>
 80054c8:	e01b      	b.n	8005502 <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 80054ca:	4b59      	ldr	r3, [pc, #356]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80054cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054d0:	4a57      	ldr	r2, [pc, #348]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80054d2:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 80054d6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 80054da:	f7fd fa75 	bl	80029c8 <HAL_GetTick>
 80054de:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80054e0:	e008      	b.n	80054f4 <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e2:	f7fd fa71 	bl	80029c8 <HAL_GetTick>
 80054e6:	4602      	mov	r2, r0
 80054e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054ea:	1ad3      	subs	r3, r2, r3
 80054ec:	2b05      	cmp	r3, #5
 80054ee:	d901      	bls.n	80054f4 <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 80054f0:	2303      	movs	r3, #3
 80054f2:	e396      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 80054f4:	4b4e      	ldr	r3, [pc, #312]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80054f6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80054fa:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d1ef      	bne.n	80054e2 <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005502:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8005506:	2b01      	cmp	r3, #1
 8005508:	d107      	bne.n	800551a <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800550a:	4b49      	ldr	r3, [pc, #292]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800550c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005510:	4a47      	ldr	r2, [pc, #284]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005512:	f023 0304 	bic.w	r3, r3, #4
 8005516:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	f003 0304 	and.w	r3, r3, #4
 8005522:	2b00      	cmp	r3, #0
 8005524:	f000 8111 	beq.w	800574a <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8005528:	2300      	movs	r3, #0
 800552a:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800552e:	4b40      	ldr	r3, [pc, #256]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005530:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005534:	f003 0304 	and.w	r3, r3, #4
 8005538:	2b00      	cmp	r3, #0
 800553a:	d111      	bne.n	8005560 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800553c:	4b3c      	ldr	r3, [pc, #240]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800553e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005542:	4a3b      	ldr	r2, [pc, #236]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005544:	f043 0304 	orr.w	r3, r3, #4
 8005548:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800554c:	4b38      	ldr	r3, [pc, #224]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 800554e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005552:	f003 0304 	and.w	r3, r3, #4
 8005556:	613b      	str	r3, [r7, #16]
 8005558:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 800555a:	2301      	movs	r3, #1
 800555c:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005560:	4b34      	ldr	r3, [pc, #208]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 8005562:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005564:	f003 0301 	and.w	r3, r3, #1
 8005568:	2b00      	cmp	r3, #0
 800556a:	d118      	bne.n	800559e <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 800556c:	4b31      	ldr	r3, [pc, #196]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 800556e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005570:	4a30      	ldr	r2, [pc, #192]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 8005572:	f043 0301 	orr.w	r3, r3, #1
 8005576:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005578:	f7fd fa26 	bl	80029c8 <HAL_GetTick>
 800557c:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 800557e:	e008      	b.n	8005592 <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005580:	f7fd fa22 	bl	80029c8 <HAL_GetTick>
 8005584:	4602      	mov	r2, r0
 8005586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005588:	1ad3      	subs	r3, r2, r3
 800558a:	2b02      	cmp	r3, #2
 800558c:	d901      	bls.n	8005592 <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 800558e:	2303      	movs	r3, #3
 8005590:	e347      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8005592:	4b28      	ldr	r3, [pc, #160]	@ (8005634 <HAL_RCC_OscConfig+0x7bc>)
 8005594:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005596:	f003 0301 	and.w	r3, r3, #1
 800559a:	2b00      	cmp	r3, #0
 800559c:	d0f0      	beq.n	8005580 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	689b      	ldr	r3, [r3, #8]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d01f      	beq.n	80055ea <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	689b      	ldr	r3, [r3, #8]
 80055ae:	f003 0304 	and.w	r3, r3, #4
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d010      	beq.n	80055d8 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80055b6:	4b1e      	ldr	r3, [pc, #120]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055b8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055bc:	4a1c      	ldr	r2, [pc, #112]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055be:	f043 0304 	orr.w	r3, r3, #4
 80055c2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80055c6:	4b1a      	ldr	r3, [pc, #104]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055c8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055cc:	4a18      	ldr	r2, [pc, #96]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055ce:	f043 0301 	orr.w	r3, r3, #1
 80055d2:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80055d6:	e018      	b.n	800560a <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80055d8:	4b15      	ldr	r3, [pc, #84]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055de:	4a14      	ldr	r2, [pc, #80]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055e0:	f043 0301 	orr.w	r3, r3, #1
 80055e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 80055e8:	e00f      	b.n	800560a <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80055ea:	4b11      	ldr	r3, [pc, #68]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055ec:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80055f0:	4a0f      	ldr	r2, [pc, #60]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055f2:	f023 0301 	bic.w	r3, r3, #1
 80055f6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 80055fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 80055fc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005600:	4a0b      	ldr	r2, [pc, #44]	@ (8005630 <HAL_RCC_OscConfig+0x7b8>)
 8005602:	f023 0304 	bic.w	r3, r3, #4
 8005606:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	689b      	ldr	r3, [r3, #8]
 800560e:	2b00      	cmp	r3, #0
 8005610:	d057      	beq.n	80056c2 <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8005612:	f7fd f9d9 	bl	80029c8 <HAL_GetTick>
 8005616:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005618:	e00e      	b.n	8005638 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800561a:	f7fd f9d5 	bl	80029c8 <HAL_GetTick>
 800561e:	4602      	mov	r2, r0
 8005620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005622:	1ad3      	subs	r3, r2, r3
 8005624:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005628:	4293      	cmp	r3, r2
 800562a:	d905      	bls.n	8005638 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 800562c:	2303      	movs	r3, #3
 800562e:	e2f8      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
 8005630:	46020c00 	.word	0x46020c00
 8005634:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005638:	4b9c      	ldr	r3, [pc, #624]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800563a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800563e:	f003 0302 	and.w	r3, r3, #2
 8005642:	2b00      	cmp	r3, #0
 8005644:	d0e9      	beq.n	800561a <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	689b      	ldr	r3, [r3, #8]
 800564a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800564e:	2b00      	cmp	r3, #0
 8005650:	d01b      	beq.n	800568a <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8005652:	4b96      	ldr	r3, [pc, #600]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005654:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005658:	4a94      	ldr	r2, [pc, #592]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800565a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800565e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8005662:	e00a      	b.n	800567a <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005664:	f7fd f9b0 	bl	80029c8 <HAL_GetTick>
 8005668:	4602      	mov	r2, r0
 800566a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800566c:	1ad3      	subs	r3, r2, r3
 800566e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005672:	4293      	cmp	r3, r2
 8005674:	d901      	bls.n	800567a <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 8005676:	2303      	movs	r3, #3
 8005678:	e2d3      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800567a:	4b8c      	ldr	r3, [pc, #560]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800567c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005680:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005684:	2b00      	cmp	r3, #0
 8005686:	d0ed      	beq.n	8005664 <HAL_RCC_OscConfig+0x7ec>
 8005688:	e053      	b.n	8005732 <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800568a:	4b88      	ldr	r3, [pc, #544]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800568c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005690:	4a86      	ldr	r2, [pc, #536]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005692:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005696:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800569a:	e00a      	b.n	80056b2 <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800569c:	f7fd f994 	bl	80029c8 <HAL_GetTick>
 80056a0:	4602      	mov	r2, r0
 80056a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a4:	1ad3      	subs	r3, r2, r3
 80056a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056aa:	4293      	cmp	r3, r2
 80056ac:	d901      	bls.n	80056b2 <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 80056ae:	2303      	movs	r3, #3
 80056b0:	e2b7      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80056b2:	4b7e      	ldr	r3, [pc, #504]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80056b4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056b8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d1ed      	bne.n	800569c <HAL_RCC_OscConfig+0x824>
 80056c0:	e037      	b.n	8005732 <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80056c2:	f7fd f981 	bl	80029c8 <HAL_GetTick>
 80056c6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056c8:	e00a      	b.n	80056e0 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056ca:	f7fd f97d 	bl	80029c8 <HAL_GetTick>
 80056ce:	4602      	mov	r2, r0
 80056d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056d2:	1ad3      	subs	r3, r2, r3
 80056d4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056d8:	4293      	cmp	r3, r2
 80056da:	d901      	bls.n	80056e0 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80056dc:	2303      	movs	r3, #3
 80056de:	e2a0      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80056e0:	4b72      	ldr	r3, [pc, #456]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80056e2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056e6:	f003 0302 	and.w	r3, r3, #2
 80056ea:	2b00      	cmp	r3, #0
 80056ec:	d1ed      	bne.n	80056ca <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80056ee:	4b6f      	ldr	r3, [pc, #444]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80056f0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80056f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80056f8:	2b00      	cmp	r3, #0
 80056fa:	d01a      	beq.n	8005732 <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80056fc:	4b6b      	ldr	r3, [pc, #428]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80056fe:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005702:	4a6a      	ldr	r2, [pc, #424]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005704:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005708:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800570c:	e00a      	b.n	8005724 <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800570e:	f7fd f95b 	bl	80029c8 <HAL_GetTick>
 8005712:	4602      	mov	r2, r0
 8005714:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005716:	1ad3      	subs	r3, r2, r3
 8005718:	f241 3288 	movw	r2, #5000	@ 0x1388
 800571c:	4293      	cmp	r3, r2
 800571e:	d901      	bls.n	8005724 <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8005720:	2303      	movs	r3, #3
 8005722:	e27e      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8005724:	4b61      	ldr	r3, [pc, #388]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005726:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800572a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800572e:	2b00      	cmp	r3, #0
 8005730:	d1ed      	bne.n	800570e <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005732:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8005736:	2b01      	cmp	r3, #1
 8005738:	d107      	bne.n	800574a <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800573a:	4b5c      	ldr	r3, [pc, #368]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800573c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005740:	4a5a      	ldr	r2, [pc, #360]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005742:	f023 0304 	bic.w	r3, r3, #4
 8005746:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	681b      	ldr	r3, [r3, #0]
 800574e:	f003 0320 	and.w	r3, r3, #32
 8005752:	2b00      	cmp	r3, #0
 8005754:	d036      	beq.n	80057c4 <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800575a:	2b00      	cmp	r3, #0
 800575c:	d019      	beq.n	8005792 <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 800575e:	4b53      	ldr	r3, [pc, #332]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	4a52      	ldr	r2, [pc, #328]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005764:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005768:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800576a:	f7fd f92d 	bl	80029c8 <HAL_GetTick>
 800576e:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005770:	e008      	b.n	8005784 <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005772:	f7fd f929 	bl	80029c8 <HAL_GetTick>
 8005776:	4602      	mov	r2, r0
 8005778:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800577a:	1ad3      	subs	r3, r2, r3
 800577c:	2b02      	cmp	r3, #2
 800577e:	d901      	bls.n	8005784 <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e24e      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8005784:	4b49      	ldr	r3, [pc, #292]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800578c:	2b00      	cmp	r3, #0
 800578e:	d0f0      	beq.n	8005772 <HAL_RCC_OscConfig+0x8fa>
 8005790:	e018      	b.n	80057c4 <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 8005792:	4b46      	ldr	r3, [pc, #280]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	4a45      	ldr	r2, [pc, #276]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005798:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800579c:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800579e:	f7fd f913 	bl	80029c8 <HAL_GetTick>
 80057a2:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80057a4:	e008      	b.n	80057b8 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80057a6:	f7fd f90f 	bl	80029c8 <HAL_GetTick>
 80057aa:	4602      	mov	r2, r0
 80057ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057ae:	1ad3      	subs	r3, r2, r3
 80057b0:	2b02      	cmp	r3, #2
 80057b2:	d901      	bls.n	80057b8 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 80057b4:	2303      	movs	r3, #3
 80057b6:	e234      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80057b8:	4b3c      	ldr	r3, [pc, #240]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80057c0:	2b00      	cmp	r3, #0
 80057c2:	d1f0      	bne.n	80057a6 <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	681b      	ldr	r3, [r3, #0]
 80057c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80057cc:	2b00      	cmp	r3, #0
 80057ce:	d036      	beq.n	800583e <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d019      	beq.n	800580c <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80057d8:	4b34      	ldr	r3, [pc, #208]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	4a33      	ldr	r2, [pc, #204]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80057de:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80057e2:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80057e4:	f7fd f8f0 	bl	80029c8 <HAL_GetTick>
 80057e8:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80057ea:	e008      	b.n	80057fe <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80057ec:	f7fd f8ec 	bl	80029c8 <HAL_GetTick>
 80057f0:	4602      	mov	r2, r0
 80057f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80057f4:	1ad3      	subs	r3, r2, r3
 80057f6:	2b02      	cmp	r3, #2
 80057f8:	d901      	bls.n	80057fe <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80057fa:	2303      	movs	r3, #3
 80057fc:	e211      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80057fe:	4b2b      	ldr	r3, [pc, #172]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005800:	681b      	ldr	r3, [r3, #0]
 8005802:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005806:	2b00      	cmp	r3, #0
 8005808:	d0f0      	beq.n	80057ec <HAL_RCC_OscConfig+0x974>
 800580a:	e018      	b.n	800583e <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 800580c:	4b27      	ldr	r3, [pc, #156]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	4a26      	ldr	r2, [pc, #152]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005812:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005816:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005818:	f7fd f8d6 	bl	80029c8 <HAL_GetTick>
 800581c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800581e:	e008      	b.n	8005832 <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8005820:	f7fd f8d2 	bl	80029c8 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b02      	cmp	r3, #2
 800582c:	d901      	bls.n	8005832 <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e1f7      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8005832:	4b1e      	ldr	r3, [pc, #120]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d1f0      	bne.n	8005820 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 800583e:	687b      	ldr	r3, [r7, #4]
 8005840:	681b      	ldr	r3, [r3, #0]
 8005842:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005846:	2b00      	cmp	r3, #0
 8005848:	d07f      	beq.n	800594a <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800584e:	2b00      	cmp	r3, #0
 8005850:	d062      	beq.n	8005918 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 8005852:	4b16      	ldr	r3, [pc, #88]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005854:	689b      	ldr	r3, [r3, #8]
 8005856:	4a15      	ldr	r2, [pc, #84]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005858:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800585c:	6093      	str	r3, [r2, #8]
 800585e:	4b13      	ldr	r3, [pc, #76]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005860:	689b      	ldr	r3, [r3, #8]
 8005862:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800586a:	4910      	ldr	r1, [pc, #64]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800586c:	4313      	orrs	r3, r2
 800586e:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8005870:	687b      	ldr	r3, [r7, #4]
 8005872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005874:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8005878:	d309      	bcc.n	800588e <HAL_RCC_OscConfig+0xa16>
 800587a:	4b0c      	ldr	r3, [pc, #48]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 800587c:	68db      	ldr	r3, [r3, #12]
 800587e:	f023 021f 	bic.w	r2, r3, #31
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6a1b      	ldr	r3, [r3, #32]
 8005886:	4909      	ldr	r1, [pc, #36]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005888:	4313      	orrs	r3, r2
 800588a:	60cb      	str	r3, [r1, #12]
 800588c:	e02a      	b.n	80058e4 <HAL_RCC_OscConfig+0xa6c>
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005892:	2b00      	cmp	r3, #0
 8005894:	da0c      	bge.n	80058b0 <HAL_RCC_OscConfig+0xa38>
 8005896:	4b05      	ldr	r3, [pc, #20]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 8005898:	68db      	ldr	r3, [r3, #12]
 800589a:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 800589e:	687b      	ldr	r3, [r7, #4]
 80058a0:	6a1b      	ldr	r3, [r3, #32]
 80058a2:	015b      	lsls	r3, r3, #5
 80058a4:	4901      	ldr	r1, [pc, #4]	@ (80058ac <HAL_RCC_OscConfig+0xa34>)
 80058a6:	4313      	orrs	r3, r2
 80058a8:	60cb      	str	r3, [r1, #12]
 80058aa:	e01b      	b.n	80058e4 <HAL_RCC_OscConfig+0xa6c>
 80058ac:	46020c00 	.word	0x46020c00
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80058b4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80058b8:	d30a      	bcc.n	80058d0 <HAL_RCC_OscConfig+0xa58>
 80058ba:	4ba1      	ldr	r3, [pc, #644]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80058bc:	68db      	ldr	r3, [r3, #12]
 80058be:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	6a1b      	ldr	r3, [r3, #32]
 80058c6:	029b      	lsls	r3, r3, #10
 80058c8:	499d      	ldr	r1, [pc, #628]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80058ca:	4313      	orrs	r3, r2
 80058cc:	60cb      	str	r3, [r1, #12]
 80058ce:	e009      	b.n	80058e4 <HAL_RCC_OscConfig+0xa6c>
 80058d0:	4b9b      	ldr	r3, [pc, #620]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80058d2:	68db      	ldr	r3, [r3, #12]
 80058d4:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	6a1b      	ldr	r3, [r3, #32]
 80058dc:	03db      	lsls	r3, r3, #15
 80058de:	4998      	ldr	r1, [pc, #608]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80058e0:	4313      	orrs	r3, r2
 80058e2:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80058e4:	4b96      	ldr	r3, [pc, #600]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a95      	ldr	r2, [pc, #596]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80058ea:	f043 0310 	orr.w	r3, r3, #16
 80058ee:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80058f0:	f7fd f86a 	bl	80029c8 <HAL_GetTick>
 80058f4:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80058f6:	e008      	b.n	800590a <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80058f8:	f7fd f866 	bl	80029c8 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e18b      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 800590a:	4b8d      	ldr	r3, [pc, #564]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f003 0320 	and.w	r3, r3, #32
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0f0      	beq.n	80058f8 <HAL_RCC_OscConfig+0xa80>
 8005916:	e018      	b.n	800594a <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8005918:	4b89      	ldr	r3, [pc, #548]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	4a88      	ldr	r2, [pc, #544]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 800591e:	f023 0310 	bic.w	r3, r3, #16
 8005922:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8005924:	f7fd f850 	bl	80029c8 <HAL_GetTick>
 8005928:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800592a:	e008      	b.n	800593e <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 800592c:	f7fd f84c 	bl	80029c8 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b02      	cmp	r3, #2
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e171      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 800593e:	4b80      	ldr	r3, [pc, #512]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f003 0320 	and.w	r3, r3, #32
 8005946:	2b00      	cmp	r3, #0
 8005948:	d1f0      	bne.n	800592c <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800594e:	2b00      	cmp	r3, #0
 8005950:	f000 8166 	beq.w	8005c20 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 8005954:	2300      	movs	r3, #0
 8005956:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800595a:	4b79      	ldr	r3, [pc, #484]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 800595c:	69db      	ldr	r3, [r3, #28]
 800595e:	f003 030c 	and.w	r3, r3, #12
 8005962:	2b0c      	cmp	r3, #12
 8005964:	f000 80f2 	beq.w	8005b4c <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800596c:	2b02      	cmp	r3, #2
 800596e:	f040 80c5 	bne.w	8005afc <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005972:	4b73      	ldr	r3, [pc, #460]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	4a72      	ldr	r2, [pc, #456]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005978:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800597c:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 800597e:	f7fd f823 	bl	80029c8 <HAL_GetTick>
 8005982:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005984:	e008      	b.n	8005998 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005986:	f7fd f81f 	bl	80029c8 <HAL_GetTick>
 800598a:	4602      	mov	r2, r0
 800598c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800598e:	1ad3      	subs	r3, r2, r3
 8005990:	2b02      	cmp	r3, #2
 8005992:	d901      	bls.n	8005998 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 8005994:	2303      	movs	r3, #3
 8005996:	e144      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005998:	4b69      	ldr	r3, [pc, #420]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80059a0:	2b00      	cmp	r3, #0
 80059a2:	d1f0      	bne.n	8005986 <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80059a4:	4b66      	ldr	r3, [pc, #408]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80059a6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059aa:	f003 0304 	and.w	r3, r3, #4
 80059ae:	2b00      	cmp	r3, #0
 80059b0:	d111      	bne.n	80059d6 <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 80059b2:	4b63      	ldr	r3, [pc, #396]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80059b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b8:	4a61      	ldr	r2, [pc, #388]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80059ba:	f043 0304 	orr.w	r3, r3, #4
 80059be:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80059c2:	4b5f      	ldr	r3, [pc, #380]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80059c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059c8:	f003 0304 	and.w	r3, r3, #4
 80059cc:	60fb      	str	r3, [r7, #12]
 80059ce:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80059d0:	2301      	movs	r3, #1
 80059d2:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80059d6:	4b5b      	ldr	r3, [pc, #364]	@ (8005b44 <HAL_RCC_OscConfig+0xccc>)
 80059d8:	68db      	ldr	r3, [r3, #12]
 80059da:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80059de:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80059e2:	d102      	bne.n	80059ea <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80059e4:	2301      	movs	r3, #1
 80059e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80059ea:	4b56      	ldr	r3, [pc, #344]	@ (8005b44 <HAL_RCC_OscConfig+0xccc>)
 80059ec:	68db      	ldr	r3, [r3, #12]
 80059ee:	4a55      	ldr	r2, [pc, #340]	@ (8005b44 <HAL_RCC_OscConfig+0xccc>)
 80059f0:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80059f4:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80059f6:	4b52      	ldr	r3, [pc, #328]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 80059f8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80059fa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80059fe:	f023 0303 	bic.w	r3, r3, #3
 8005a02:	687a      	ldr	r2, [r7, #4]
 8005a04:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005a06:	687a      	ldr	r2, [r7, #4]
 8005a08:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005a0a:	3a01      	subs	r2, #1
 8005a0c:	0212      	lsls	r2, r2, #8
 8005a0e:	4311      	orrs	r1, r2
 8005a10:	687a      	ldr	r2, [r7, #4]
 8005a12:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005a14:	430a      	orrs	r2, r1
 8005a16:	494a      	ldr	r1, [pc, #296]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a18:	4313      	orrs	r3, r2
 8005a1a:	628b      	str	r3, [r1, #40]	@ 0x28
 8005a1c:	4b48      	ldr	r3, [pc, #288]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a20:	4b49      	ldr	r3, [pc, #292]	@ (8005b48 <HAL_RCC_OscConfig+0xcd0>)
 8005a22:	4013      	ands	r3, r2
 8005a24:	687a      	ldr	r2, [r7, #4]
 8005a26:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005a28:	3a01      	subs	r2, #1
 8005a2a:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 8005a32:	3a01      	subs	r2, #1
 8005a34:	0252      	lsls	r2, r2, #9
 8005a36:	b292      	uxth	r2, r2
 8005a38:	4311      	orrs	r1, r2
 8005a3a:	687a      	ldr	r2, [r7, #4]
 8005a3c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8005a3e:	3a01      	subs	r2, #1
 8005a40:	0412      	lsls	r2, r2, #16
 8005a42:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8005a46:	4311      	orrs	r1, r2
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8005a4c:	3a01      	subs	r2, #1
 8005a4e:	0612      	lsls	r2, r2, #24
 8005a50:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8005a54:	430a      	orrs	r2, r1
 8005a56:	493a      	ldr	r1, [pc, #232]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a58:	4313      	orrs	r3, r2
 8005a5a:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005a5c:	4b38      	ldr	r3, [pc, #224]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a60:	4a37      	ldr	r2, [pc, #220]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a62:	f023 0310 	bic.w	r3, r3, #16
 8005a66:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a6c:	4a34      	ldr	r2, [pc, #208]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a6e:	00db      	lsls	r3, r3, #3
 8005a70:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005a72:	4b33      	ldr	r3, [pc, #204]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a76:	4a32      	ldr	r2, [pc, #200]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a78:	f043 0310 	orr.w	r3, r3, #16
 8005a7c:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8005a7e:	4b30      	ldr	r3, [pc, #192]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a80:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005a82:	f023 020c 	bic.w	r2, r3, #12
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a8a:	492d      	ldr	r1, [pc, #180]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005a8c:	4313      	orrs	r3, r2
 8005a8e:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8005a90:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8005a94:	2b01      	cmp	r3, #1
 8005a96:	d105      	bne.n	8005aa4 <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8005a98:	4b2a      	ldr	r3, [pc, #168]	@ (8005b44 <HAL_RCC_OscConfig+0xccc>)
 8005a9a:	68db      	ldr	r3, [r3, #12]
 8005a9c:	4a29      	ldr	r2, [pc, #164]	@ (8005b44 <HAL_RCC_OscConfig+0xccc>)
 8005a9e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005aa2:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 8005aa4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8005aa8:	2b01      	cmp	r3, #1
 8005aaa:	d107      	bne.n	8005abc <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8005aac:	4b24      	ldr	r3, [pc, #144]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ab2:	4a23      	ldr	r2, [pc, #140]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005ab4:	f023 0304 	bic.w	r3, r3, #4
 8005ab8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 8005abc:	4b20      	ldr	r3, [pc, #128]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	4a1f      	ldr	r2, [pc, #124]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005ac2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ac6:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005ac8:	f7fc ff7e 	bl	80029c8 <HAL_GetTick>
 8005acc:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005ace:	e008      	b.n	8005ae2 <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ad0:	f7fc ff7a 	bl	80029c8 <HAL_GetTick>
 8005ad4:	4602      	mov	r2, r0
 8005ad6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ad8:	1ad3      	subs	r3, r2, r3
 8005ada:	2b02      	cmp	r3, #2
 8005adc:	d901      	bls.n	8005ae2 <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 8005ade:	2303      	movs	r3, #3
 8005ae0:	e09f      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005ae2:	4b17      	ldr	r3, [pc, #92]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005ae4:	681b      	ldr	r3, [r3, #0]
 8005ae6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d0f0      	beq.n	8005ad0 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 8005aee:	4b14      	ldr	r3, [pc, #80]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005af0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005af2:	4a13      	ldr	r2, [pc, #76]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005af4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005af8:	6293      	str	r3, [r2, #40]	@ 0x28
 8005afa:	e091      	b.n	8005c20 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 8005afc:	4b10      	ldr	r3, [pc, #64]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	4a0f      	ldr	r2, [pc, #60]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005b02:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005b06:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8005b08:	f7fc ff5e 	bl	80029c8 <HAL_GetTick>
 8005b0c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005b0e:	e008      	b.n	8005b22 <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005b10:	f7fc ff5a 	bl	80029c8 <HAL_GetTick>
 8005b14:	4602      	mov	r2, r0
 8005b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005b18:	1ad3      	subs	r3, r2, r3
 8005b1a:	2b02      	cmp	r3, #2
 8005b1c:	d901      	bls.n	8005b22 <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8005b1e:	2303      	movs	r3, #3
 8005b20:	e07f      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8005b22:	4b07      	ldr	r3, [pc, #28]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d1f0      	bne.n	8005b10 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8005b2e:	4b04      	ldr	r3, [pc, #16]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005b30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b32:	4a03      	ldr	r2, [pc, #12]	@ (8005b40 <HAL_RCC_OscConfig+0xcc8>)
 8005b34:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8005b38:	f023 0303 	bic.w	r3, r3, #3
 8005b3c:	6293      	str	r3, [r2, #40]	@ 0x28
 8005b3e:	e06f      	b.n	8005c20 <HAL_RCC_OscConfig+0xda8>
 8005b40:	46020c00 	.word	0x46020c00
 8005b44:	46020800 	.word	0x46020800
 8005b48:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8005b4c:	4b37      	ldr	r3, [pc, #220]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005b4e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b50:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 8005b52:	4b36      	ldr	r3, [pc, #216]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005b54:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005b56:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005b5c:	2b01      	cmp	r3, #1
 8005b5e:	d039      	beq.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005b60:	69fb      	ldr	r3, [r7, #28]
 8005b62:	f003 0203 	and.w	r2, r3, #3
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005b6a:	429a      	cmp	r2, r3
 8005b6c:	d132      	bne.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8005b6e:	69fb      	ldr	r3, [r7, #28]
 8005b70:	0a1b      	lsrs	r3, r3, #8
 8005b72:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005b7a:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8005b7c:	429a      	cmp	r2, r3
 8005b7e:	d129      	bne.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005b80:	69fb      	ldr	r3, [r7, #28]
 8005b82:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d122      	bne.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005b8e:	69bb      	ldr	r3, [r7, #24]
 8005b90:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b98:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8005b9a:	429a      	cmp	r2, r3
 8005b9c:	d11a      	bne.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8005b9e:	69bb      	ldr	r3, [r7, #24]
 8005ba0:	0a5b      	lsrs	r3, r3, #9
 8005ba2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005baa:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8005bac:	429a      	cmp	r2, r3
 8005bae:	d111      	bne.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8005bb0:	69bb      	ldr	r3, [r7, #24]
 8005bb2:	0c1b      	lsrs	r3, r3, #16
 8005bb4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bbc:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 8005bbe:	429a      	cmp	r2, r3
 8005bc0:	d108      	bne.n	8005bd4 <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 8005bc2:	69bb      	ldr	r3, [r7, #24]
 8005bc4:	0e1b      	lsrs	r3, r3, #24
 8005bc6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005bce:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 8005bd0:	429a      	cmp	r2, r3
 8005bd2:	d001      	beq.n	8005bd8 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e024      	b.n	8005c22 <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005bd8:	4b14      	ldr	r3, [pc, #80]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005bda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005bdc:	08db      	lsrs	r3, r3, #3
 8005bde:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 8005be6:	429a      	cmp	r2, r3
 8005be8:	d01a      	beq.n	8005c20 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8005bea:	4b10      	ldr	r3, [pc, #64]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005bec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005bee:	4a0f      	ldr	r2, [pc, #60]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005bf0:	f023 0310 	bic.w	r3, r3, #16
 8005bf4:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bf6:	f7fc fee7 	bl	80029c8 <HAL_GetTick>
 8005bfa:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 8005bfc:	bf00      	nop
 8005bfe:	f7fc fee3 	bl	80029c8 <HAL_GetTick>
 8005c02:	4602      	mov	r2, r0
 8005c04:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c06:	4293      	cmp	r3, r2
 8005c08:	d0f9      	beq.n	8005bfe <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005c0e:	4a07      	ldr	r2, [pc, #28]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005c10:	00db      	lsls	r3, r3, #3
 8005c12:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 8005c14:	4b05      	ldr	r3, [pc, #20]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005c16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005c18:	4a04      	ldr	r2, [pc, #16]	@ (8005c2c <HAL_RCC_OscConfig+0xdb4>)
 8005c1a:	f043 0310 	orr.w	r3, r3, #16
 8005c1e:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8005c20:	2300      	movs	r3, #0
}
 8005c22:	4618      	mov	r0, r3
 8005c24:	3738      	adds	r7, #56	@ 0x38
 8005c26:	46bd      	mov	sp, r7
 8005c28:	bd80      	pop	{r7, pc}
 8005c2a:	bf00      	nop
 8005c2c:	46020c00 	.word	0x46020c00

08005c30 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8005c30:	b580      	push	{r7, lr}
 8005c32:	b086      	sub	sp, #24
 8005c34:	af00      	add	r7, sp, #0
 8005c36:	6078      	str	r0, [r7, #4]
 8005c38:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	2b00      	cmp	r3, #0
 8005c3e:	d101      	bne.n	8005c44 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005c40:	2301      	movs	r3, #1
 8005c42:	e1d9      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005c44:	4b9b      	ldr	r3, [pc, #620]	@ (8005eb4 <HAL_RCC_ClockConfig+0x284>)
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	f003 030f 	and.w	r3, r3, #15
 8005c4c:	683a      	ldr	r2, [r7, #0]
 8005c4e:	429a      	cmp	r2, r3
 8005c50:	d910      	bls.n	8005c74 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005c52:	4b98      	ldr	r3, [pc, #608]	@ (8005eb4 <HAL_RCC_ClockConfig+0x284>)
 8005c54:	681b      	ldr	r3, [r3, #0]
 8005c56:	f023 020f 	bic.w	r2, r3, #15
 8005c5a:	4996      	ldr	r1, [pc, #600]	@ (8005eb4 <HAL_RCC_ClockConfig+0x284>)
 8005c5c:	683b      	ldr	r3, [r7, #0]
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005c62:	4b94      	ldr	r3, [pc, #592]	@ (8005eb4 <HAL_RCC_ClockConfig+0x284>)
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	f003 030f 	and.w	r3, r3, #15
 8005c6a:	683a      	ldr	r2, [r7, #0]
 8005c6c:	429a      	cmp	r2, r3
 8005c6e:	d001      	beq.n	8005c74 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005c70:	2301      	movs	r3, #1
 8005c72:	e1c1      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005c74:	687b      	ldr	r3, [r7, #4]
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	f003 0310 	and.w	r3, r3, #16
 8005c7c:	2b00      	cmp	r3, #0
 8005c7e:	d010      	beq.n	8005ca2 <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	695a      	ldr	r2, [r3, #20]
 8005c84:	4b8c      	ldr	r3, [pc, #560]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c88:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c8c:	429a      	cmp	r2, r3
 8005c8e:	d908      	bls.n	8005ca2 <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8005c90:	4b89      	ldr	r3, [pc, #548]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005c92:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c94:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c98:	687b      	ldr	r3, [r7, #4]
 8005c9a:	695b      	ldr	r3, [r3, #20]
 8005c9c:	4986      	ldr	r1, [pc, #536]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005c9e:	4313      	orrs	r3, r2
 8005ca0:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ca2:	687b      	ldr	r3, [r7, #4]
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 0308 	and.w	r3, r3, #8
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d012      	beq.n	8005cd4 <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	691a      	ldr	r2, [r3, #16]
 8005cb2:	4b81      	ldr	r3, [pc, #516]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005cb4:	6a1b      	ldr	r3, [r3, #32]
 8005cb6:	091b      	lsrs	r3, r3, #4
 8005cb8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005cbc:	429a      	cmp	r2, r3
 8005cbe:	d909      	bls.n	8005cd4 <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005cc0:	4b7d      	ldr	r3, [pc, #500]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005cc2:	6a1b      	ldr	r3, [r3, #32]
 8005cc4:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005cc8:	687b      	ldr	r3, [r7, #4]
 8005cca:	691b      	ldr	r3, [r3, #16]
 8005ccc:	011b      	lsls	r3, r3, #4
 8005cce:	497a      	ldr	r1, [pc, #488]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	f003 0304 	and.w	r3, r3, #4
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d010      	beq.n	8005d02 <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	68da      	ldr	r2, [r3, #12]
 8005ce4:	4b74      	ldr	r3, [pc, #464]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005ce6:	6a1b      	ldr	r3, [r3, #32]
 8005ce8:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005cec:	429a      	cmp	r2, r3
 8005cee:	d908      	bls.n	8005d02 <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005cf0:	4b71      	ldr	r3, [pc, #452]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005cf2:	6a1b      	ldr	r3, [r3, #32]
 8005cf4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	68db      	ldr	r3, [r3, #12]
 8005cfc:	496e      	ldr	r1, [pc, #440]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	f003 0302 	and.w	r3, r3, #2
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d010      	beq.n	8005d30 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	689a      	ldr	r2, [r3, #8]
 8005d12:	4b69      	ldr	r3, [pc, #420]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d14:	6a1b      	ldr	r3, [r3, #32]
 8005d16:	f003 030f 	and.w	r3, r3, #15
 8005d1a:	429a      	cmp	r2, r3
 8005d1c:	d908      	bls.n	8005d30 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005d1e:	4b66      	ldr	r3, [pc, #408]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d20:	6a1b      	ldr	r3, [r3, #32]
 8005d22:	f023 020f 	bic.w	r2, r3, #15
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	689b      	ldr	r3, [r3, #8]
 8005d2a:	4963      	ldr	r1, [pc, #396]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d2c:	4313      	orrs	r3, r2
 8005d2e:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0301 	and.w	r3, r3, #1
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	f000 80d2 	beq.w	8005ee2 <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8005d3e:	2300      	movs	r3, #0
 8005d40:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	685b      	ldr	r3, [r3, #4]
 8005d46:	2b03      	cmp	r3, #3
 8005d48:	d143      	bne.n	8005dd2 <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8005d4a:	4b5b      	ldr	r3, [pc, #364]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d4c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d50:	f003 0304 	and.w	r3, r3, #4
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d110      	bne.n	8005d7a <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8005d58:	4b57      	ldr	r3, [pc, #348]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d5a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d5e:	4a56      	ldr	r2, [pc, #344]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d60:	f043 0304 	orr.w	r3, r3, #4
 8005d64:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8005d68:	4b53      	ldr	r3, [pc, #332]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005d6a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005d6e:	f003 0304 	and.w	r3, r3, #4
 8005d72:	60bb      	str	r3, [r7, #8]
 8005d74:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 8005d76:	2301      	movs	r3, #1
 8005d78:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8005d7a:	f7fc fe25 	bl	80029c8 <HAL_GetTick>
 8005d7e:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8005d80:	4b4e      	ldr	r3, [pc, #312]	@ (8005ebc <HAL_RCC_ClockConfig+0x28c>)
 8005d82:	68db      	ldr	r3, [r3, #12]
 8005d84:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d00f      	beq.n	8005dac <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005d8c:	e008      	b.n	8005da0 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8005d8e:	f7fc fe1b 	bl	80029c8 <HAL_GetTick>
 8005d92:	4602      	mov	r2, r0
 8005d94:	693b      	ldr	r3, [r7, #16]
 8005d96:	1ad3      	subs	r3, r2, r3
 8005d98:	2b02      	cmp	r3, #2
 8005d9a:	d901      	bls.n	8005da0 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8005d9c:	2303      	movs	r3, #3
 8005d9e:	e12b      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8005da0:	4b46      	ldr	r3, [pc, #280]	@ (8005ebc <HAL_RCC_ClockConfig+0x28c>)
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	d0f0      	beq.n	8005d8e <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8005dac:	7dfb      	ldrb	r3, [r7, #23]
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d107      	bne.n	8005dc2 <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8005db2:	4b41      	ldr	r3, [pc, #260]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005db4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005db8:	4a3f      	ldr	r2, [pc, #252]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005dba:	f023 0304 	bic.w	r3, r3, #4
 8005dbe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 8005dc2:	4b3d      	ldr	r3, [pc, #244]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005dc4:	681b      	ldr	r3, [r3, #0]
 8005dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d121      	bne.n	8005e12 <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 8005dce:	2301      	movs	r3, #1
 8005dd0:	e112      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	685b      	ldr	r3, [r3, #4]
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d107      	bne.n	8005dea <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005dda:	4b37      	ldr	r3, [pc, #220]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d115      	bne.n	8005e12 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005de6:	2301      	movs	r3, #1
 8005de8:	e106      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	685b      	ldr	r3, [r3, #4]
 8005dee:	2b00      	cmp	r3, #0
 8005df0:	d107      	bne.n	8005e02 <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8005df2:	4b31      	ldr	r3, [pc, #196]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	f003 0304 	and.w	r3, r3, #4
 8005dfa:	2b00      	cmp	r3, #0
 8005dfc:	d109      	bne.n	8005e12 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005dfe:	2301      	movs	r3, #1
 8005e00:	e0fa      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e02:	4b2d      	ldr	r3, [pc, #180]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005e04:	681b      	ldr	r3, [r3, #0]
 8005e06:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d101      	bne.n	8005e12 <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 8005e0e:	2301      	movs	r3, #1
 8005e10:	e0f2      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 8005e12:	4b29      	ldr	r3, [pc, #164]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005e14:	69db      	ldr	r3, [r3, #28]
 8005e16:	f023 0203 	bic.w	r2, r3, #3
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	685b      	ldr	r3, [r3, #4]
 8005e1e:	4926      	ldr	r1, [pc, #152]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005e20:	4313      	orrs	r3, r2
 8005e22:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 8005e24:	f7fc fdd0 	bl	80029c8 <HAL_GetTick>
 8005e28:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	685b      	ldr	r3, [r3, #4]
 8005e2e:	2b03      	cmp	r3, #3
 8005e30:	d112      	bne.n	8005e58 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e32:	e00a      	b.n	8005e4a <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e34:	f7fc fdc8 	bl	80029c8 <HAL_GetTick>
 8005e38:	4602      	mov	r2, r0
 8005e3a:	693b      	ldr	r3, [r7, #16]
 8005e3c:	1ad3      	subs	r3, r2, r3
 8005e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e42:	4293      	cmp	r3, r2
 8005e44:	d901      	bls.n	8005e4a <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 8005e46:	2303      	movs	r3, #3
 8005e48:	e0d6      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8005e4a:	4b1b      	ldr	r3, [pc, #108]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005e4c:	69db      	ldr	r3, [r3, #28]
 8005e4e:	f003 030c 	and.w	r3, r3, #12
 8005e52:	2b0c      	cmp	r3, #12
 8005e54:	d1ee      	bne.n	8005e34 <HAL_RCC_ClockConfig+0x204>
 8005e56:	e044      	b.n	8005ee2 <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	685b      	ldr	r3, [r3, #4]
 8005e5c:	2b02      	cmp	r3, #2
 8005e5e:	d112      	bne.n	8005e86 <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e60:	e00a      	b.n	8005e78 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e62:	f7fc fdb1 	bl	80029c8 <HAL_GetTick>
 8005e66:	4602      	mov	r2, r0
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	1ad3      	subs	r3, r2, r3
 8005e6c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e70:	4293      	cmp	r3, r2
 8005e72:	d901      	bls.n	8005e78 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 8005e74:	2303      	movs	r3, #3
 8005e76:	e0bf      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8005e78:	4b0f      	ldr	r3, [pc, #60]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005e7a:	69db      	ldr	r3, [r3, #28]
 8005e7c:	f003 030c 	and.w	r3, r3, #12
 8005e80:	2b08      	cmp	r3, #8
 8005e82:	d1ee      	bne.n	8005e62 <HAL_RCC_ClockConfig+0x232>
 8005e84:	e02d      	b.n	8005ee2 <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d123      	bne.n	8005ed6 <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005e8e:	e00a      	b.n	8005ea6 <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e90:	f7fc fd9a 	bl	80029c8 <HAL_GetTick>
 8005e94:	4602      	mov	r2, r0
 8005e96:	693b      	ldr	r3, [r7, #16]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e9e:	4293      	cmp	r3, r2
 8005ea0:	d901      	bls.n	8005ea6 <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 8005ea2:	2303      	movs	r3, #3
 8005ea4:	e0a8      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8005ea6:	4b04      	ldr	r3, [pc, #16]	@ (8005eb8 <HAL_RCC_ClockConfig+0x288>)
 8005ea8:	69db      	ldr	r3, [r3, #28]
 8005eaa:	f003 030c 	and.w	r3, r3, #12
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d1ee      	bne.n	8005e90 <HAL_RCC_ClockConfig+0x260>
 8005eb2:	e016      	b.n	8005ee2 <HAL_RCC_ClockConfig+0x2b2>
 8005eb4:	40022000 	.word	0x40022000
 8005eb8:	46020c00 	.word	0x46020c00
 8005ebc:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005ec0:	f7fc fd82 	bl	80029c8 <HAL_GetTick>
 8005ec4:	4602      	mov	r2, r0
 8005ec6:	693b      	ldr	r3, [r7, #16]
 8005ec8:	1ad3      	subs	r3, r2, r3
 8005eca:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ece:	4293      	cmp	r3, r2
 8005ed0:	d901      	bls.n	8005ed6 <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 8005ed2:	2303      	movs	r3, #3
 8005ed4:	e090      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8005ed6:	4b4a      	ldr	r3, [pc, #296]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005ed8:	69db      	ldr	r3, [r3, #28]
 8005eda:	f003 030c 	and.w	r3, r3, #12
 8005ede:	2b04      	cmp	r3, #4
 8005ee0:	d1ee      	bne.n	8005ec0 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ee2:	687b      	ldr	r3, [r7, #4]
 8005ee4:	681b      	ldr	r3, [r3, #0]
 8005ee6:	f003 0302 	and.w	r3, r3, #2
 8005eea:	2b00      	cmp	r3, #0
 8005eec:	d010      	beq.n	8005f10 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 8005eee:	687b      	ldr	r3, [r7, #4]
 8005ef0:	689a      	ldr	r2, [r3, #8]
 8005ef2:	4b43      	ldr	r3, [pc, #268]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005ef4:	6a1b      	ldr	r3, [r3, #32]
 8005ef6:	f003 030f 	and.w	r3, r3, #15
 8005efa:	429a      	cmp	r2, r3
 8005efc:	d208      	bcs.n	8005f10 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8005efe:	4b40      	ldr	r3, [pc, #256]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f00:	6a1b      	ldr	r3, [r3, #32]
 8005f02:	f023 020f 	bic.w	r2, r3, #15
 8005f06:	687b      	ldr	r3, [r7, #4]
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	493d      	ldr	r1, [pc, #244]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f0c:	4313      	orrs	r3, r2
 8005f0e:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f10:	4b3c      	ldr	r3, [pc, #240]	@ (8006004 <HAL_RCC_ClockConfig+0x3d4>)
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f003 030f 	and.w	r3, r3, #15
 8005f18:	683a      	ldr	r2, [r7, #0]
 8005f1a:	429a      	cmp	r2, r3
 8005f1c:	d210      	bcs.n	8005f40 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f1e:	4b39      	ldr	r3, [pc, #228]	@ (8006004 <HAL_RCC_ClockConfig+0x3d4>)
 8005f20:	681b      	ldr	r3, [r3, #0]
 8005f22:	f023 020f 	bic.w	r2, r3, #15
 8005f26:	4937      	ldr	r1, [pc, #220]	@ (8006004 <HAL_RCC_ClockConfig+0x3d4>)
 8005f28:	683b      	ldr	r3, [r7, #0]
 8005f2a:	4313      	orrs	r3, r2
 8005f2c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f2e:	4b35      	ldr	r3, [pc, #212]	@ (8006004 <HAL_RCC_ClockConfig+0x3d4>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f003 030f 	and.w	r3, r3, #15
 8005f36:	683a      	ldr	r2, [r7, #0]
 8005f38:	429a      	cmp	r2, r3
 8005f3a:	d001      	beq.n	8005f40 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	e05b      	b.n	8005ff8 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	681b      	ldr	r3, [r3, #0]
 8005f44:	f003 0304 	and.w	r3, r3, #4
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d010      	beq.n	8005f6e <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	68da      	ldr	r2, [r3, #12]
 8005f50:	4b2b      	ldr	r3, [pc, #172]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f52:	6a1b      	ldr	r3, [r3, #32]
 8005f54:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f58:	429a      	cmp	r2, r3
 8005f5a:	d208      	bcs.n	8005f6e <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8005f5c:	4b28      	ldr	r3, [pc, #160]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f5e:	6a1b      	ldr	r3, [r3, #32]
 8005f60:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	68db      	ldr	r3, [r3, #12]
 8005f68:	4925      	ldr	r1, [pc, #148]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f6a:	4313      	orrs	r3, r2
 8005f6c:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	f003 0308 	and.w	r3, r3, #8
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d012      	beq.n	8005fa0 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	691a      	ldr	r2, [r3, #16]
 8005f7e:	4b20      	ldr	r3, [pc, #128]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f80:	6a1b      	ldr	r3, [r3, #32]
 8005f82:	091b      	lsrs	r3, r3, #4
 8005f84:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005f88:	429a      	cmp	r2, r3
 8005f8a:	d209      	bcs.n	8005fa0 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8005f8c:	4b1c      	ldr	r3, [pc, #112]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f8e:	6a1b      	ldr	r3, [r3, #32]
 8005f90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	011b      	lsls	r3, r3, #4
 8005f9a:	4919      	ldr	r1, [pc, #100]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005f9c:	4313      	orrs	r3, r2
 8005f9e:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f003 0310 	and.w	r3, r3, #16
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d010      	beq.n	8005fce <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	695a      	ldr	r2, [r3, #20]
 8005fb0:	4b13      	ldr	r3, [pc, #76]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005fb2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb4:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005fb8:	429a      	cmp	r2, r3
 8005fba:	d208      	bcs.n	8005fce <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 8005fbc:	4b10      	ldr	r3, [pc, #64]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005fbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fc0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	695b      	ldr	r3, [r3, #20]
 8005fc8:	490d      	ldr	r1, [pc, #52]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005fca:	4313      	orrs	r3, r2
 8005fcc:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8005fce:	f000 f821 	bl	8006014 <HAL_RCC_GetSysClockFreq>
 8005fd2:	4602      	mov	r2, r0
 8005fd4:	4b0a      	ldr	r3, [pc, #40]	@ (8006000 <HAL_RCC_ClockConfig+0x3d0>)
 8005fd6:	6a1b      	ldr	r3, [r3, #32]
 8005fd8:	f003 030f 	and.w	r3, r3, #15
 8005fdc:	490a      	ldr	r1, [pc, #40]	@ (8006008 <HAL_RCC_ClockConfig+0x3d8>)
 8005fde:	5ccb      	ldrb	r3, [r1, r3]
 8005fe0:	fa22 f303 	lsr.w	r3, r2, r3
 8005fe4:	4a09      	ldr	r2, [pc, #36]	@ (800600c <HAL_RCC_ClockConfig+0x3dc>)
 8005fe6:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8005fe8:	4b09      	ldr	r3, [pc, #36]	@ (8006010 <HAL_RCC_ClockConfig+0x3e0>)
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7fc fc61 	bl	80028b4 <HAL_InitTick>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	73fb      	strb	r3, [r7, #15]

  return status;
 8005ff6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005ff8:	4618      	mov	r0, r3
 8005ffa:	3718      	adds	r7, #24
 8005ffc:	46bd      	mov	sp, r7
 8005ffe:	bd80      	pop	{r7, pc}
 8006000:	46020c00 	.word	0x46020c00
 8006004:	40022000 	.word	0x40022000
 8006008:	08009150 	.word	0x08009150
 800600c:	20000000 	.word	0x20000000
 8006010:	20000004 	.word	0x20000004

08006014 <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006014:	b480      	push	{r7}
 8006016:	b08b      	sub	sp, #44	@ 0x2c
 8006018:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 800601a:	2300      	movs	r3, #0
 800601c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 800601e:	2300      	movs	r3, #0
 8006020:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006022:	4b78      	ldr	r3, [pc, #480]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006024:	69db      	ldr	r3, [r3, #28]
 8006026:	f003 030c 	and.w	r3, r3, #12
 800602a:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800602c:	4b75      	ldr	r3, [pc, #468]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800602e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006030:	f003 0303 	and.w	r3, r3, #3
 8006034:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006036:	69bb      	ldr	r3, [r7, #24]
 8006038:	2b00      	cmp	r3, #0
 800603a:	d005      	beq.n	8006048 <HAL_RCC_GetSysClockFreq+0x34>
 800603c:	69bb      	ldr	r3, [r7, #24]
 800603e:	2b0c      	cmp	r3, #12
 8006040:	d121      	bne.n	8006086 <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006042:	697b      	ldr	r3, [r7, #20]
 8006044:	2b01      	cmp	r3, #1
 8006046:	d11e      	bne.n	8006086 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8006048:	4b6e      	ldr	r3, [pc, #440]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800604a:	689b      	ldr	r3, [r3, #8]
 800604c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006050:	2b00      	cmp	r3, #0
 8006052:	d107      	bne.n	8006064 <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8006054:	4b6b      	ldr	r3, [pc, #428]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006056:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800605a:	0b1b      	lsrs	r3, r3, #12
 800605c:	f003 030f 	and.w	r3, r3, #15
 8006060:	627b      	str	r3, [r7, #36]	@ 0x24
 8006062:	e005      	b.n	8006070 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8006064:	4b67      	ldr	r3, [pc, #412]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006066:	689b      	ldr	r3, [r3, #8]
 8006068:	0f1b      	lsrs	r3, r3, #28
 800606a:	f003 030f 	and.w	r3, r3, #15
 800606e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006070:	4a65      	ldr	r2, [pc, #404]	@ (8006208 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8006072:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006074:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006078:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800607a:	69bb      	ldr	r3, [r7, #24]
 800607c:	2b00      	cmp	r3, #0
 800607e:	d110      	bne.n	80060a2 <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006080:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006082:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006084:	e00d      	b.n	80060a2 <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006086:	4b5f      	ldr	r3, [pc, #380]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006088:	69db      	ldr	r3, [r3, #28]
 800608a:	f003 030c 	and.w	r3, r3, #12
 800608e:	2b04      	cmp	r3, #4
 8006090:	d102      	bne.n	8006098 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006092:	4b5e      	ldr	r3, [pc, #376]	@ (800620c <HAL_RCC_GetSysClockFreq+0x1f8>)
 8006094:	623b      	str	r3, [r7, #32]
 8006096:	e004      	b.n	80060a2 <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006098:	69bb      	ldr	r3, [r7, #24]
 800609a:	2b08      	cmp	r3, #8
 800609c:	d101      	bne.n	80060a2 <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800609e:	4b5b      	ldr	r3, [pc, #364]	@ (800620c <HAL_RCC_GetSysClockFreq+0x1f8>)
 80060a0:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80060a2:	69bb      	ldr	r3, [r7, #24]
 80060a4:	2b0c      	cmp	r3, #12
 80060a6:	f040 80a5 	bne.w	80061f4 <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 80060aa:	4b56      	ldr	r3, [pc, #344]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80060ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060ae:	f003 0303 	and.w	r3, r3, #3
 80060b2:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 80060b4:	4b53      	ldr	r3, [pc, #332]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80060b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060b8:	0a1b      	lsrs	r3, r3, #8
 80060ba:	f003 030f 	and.w	r3, r3, #15
 80060be:	3301      	adds	r3, #1
 80060c0:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 80060c2:	4b50      	ldr	r3, [pc, #320]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80060c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80060c6:	091b      	lsrs	r3, r3, #4
 80060c8:	f003 0301 	and.w	r3, r3, #1
 80060cc:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 80060ce:	4b4d      	ldr	r3, [pc, #308]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80060d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80060d2:	08db      	lsrs	r3, r3, #3
 80060d4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80060d8:	68ba      	ldr	r2, [r7, #8]
 80060da:	fb02 f303 	mul.w	r3, r2, r3
 80060de:	ee07 3a90 	vmov	s15, r3
 80060e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80060e6:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 80060ea:	693b      	ldr	r3, [r7, #16]
 80060ec:	2b02      	cmp	r3, #2
 80060ee:	d003      	beq.n	80060f8 <HAL_RCC_GetSysClockFreq+0xe4>
 80060f0:	693b      	ldr	r3, [r7, #16]
 80060f2:	2b03      	cmp	r3, #3
 80060f4:	d022      	beq.n	800613c <HAL_RCC_GetSysClockFreq+0x128>
 80060f6:	e043      	b.n	8006180 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	ee07 3a90 	vmov	s15, r3
 80060fe:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006102:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x1fc>
 8006106:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800610a:	4b3e      	ldr	r3, [pc, #248]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800610c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006112:	ee07 3a90 	vmov	s15, r3
 8006116:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800611a:	ed97 6a01 	vldr	s12, [r7, #4]
 800611e:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8006214 <HAL_RCC_GetSysClockFreq+0x200>
 8006122:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006126:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800612a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800612e:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006132:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006136:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800613a:	e046      	b.n	80061ca <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800613c:	68fb      	ldr	r3, [r7, #12]
 800613e:	ee07 3a90 	vmov	s15, r3
 8006142:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006146:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8006210 <HAL_RCC_GetSysClockFreq+0x1fc>
 800614a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800614e:	4b2d      	ldr	r3, [pc, #180]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 8006150:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006152:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006156:	ee07 3a90 	vmov	s15, r3
 800615a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800615e:	ed97 6a01 	vldr	s12, [r7, #4]
 8006162:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8006214 <HAL_RCC_GetSysClockFreq+0x200>
 8006166:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 800616a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 800616e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8006172:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006176:	ee67 7a27 	vmul.f32	s15, s14, s15
 800617a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800617e:	e024      	b.n	80061ca <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8006180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006182:	ee07 3a90 	vmov	s15, r3
 8006186:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	ee07 3a90 	vmov	s15, r3
 8006190:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8006194:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8006198:	4b1a      	ldr	r3, [pc, #104]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 800619a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800619c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80061a0:	ee07 3a90 	vmov	s15, r3
 80061a4:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80061a8:	ed97 6a01 	vldr	s12, [r7, #4]
 80061ac:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8006214 <HAL_RCC_GetSysClockFreq+0x200>
 80061b0:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80061b4:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 80061b8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80061bc:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80061c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80061c4:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80061c8:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 80061ca:	4b0e      	ldr	r3, [pc, #56]	@ (8006204 <HAL_RCC_GetSysClockFreq+0x1f0>)
 80061cc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ce:	0e1b      	lsrs	r3, r3, #24
 80061d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80061d4:	3301      	adds	r3, #1
 80061d6:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	ee07 3a90 	vmov	s15, r3
 80061de:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80061e2:	edd7 6a07 	vldr	s13, [r7, #28]
 80061e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80061ea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80061ee:	ee17 3a90 	vmov	r3, s15
 80061f2:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 80061f4:	6a3b      	ldr	r3, [r7, #32]
}
 80061f6:	4618      	mov	r0, r3
 80061f8:	372c      	adds	r7, #44	@ 0x2c
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	46020c00 	.word	0x46020c00
 8006208:	08009160 	.word	0x08009160
 800620c:	00f42400 	.word	0x00f42400
 8006210:	4b742400 	.word	0x4b742400
 8006214:	46000000 	.word	0x46000000

08006218 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 800621c:	f7ff fefa 	bl	8006014 <HAL_RCC_GetSysClockFreq>
 8006220:	4602      	mov	r2, r0
 8006222:	4b07      	ldr	r3, [pc, #28]	@ (8006240 <HAL_RCC_GetHCLKFreq+0x28>)
 8006224:	6a1b      	ldr	r3, [r3, #32]
 8006226:	f003 030f 	and.w	r3, r3, #15
 800622a:	4906      	ldr	r1, [pc, #24]	@ (8006244 <HAL_RCC_GetHCLKFreq+0x2c>)
 800622c:	5ccb      	ldrb	r3, [r1, r3]
 800622e:	fa22 f303 	lsr.w	r3, r2, r3
 8006232:	4a05      	ldr	r2, [pc, #20]	@ (8006248 <HAL_RCC_GetHCLKFreq+0x30>)
 8006234:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8006236:	4b04      	ldr	r3, [pc, #16]	@ (8006248 <HAL_RCC_GetHCLKFreq+0x30>)
 8006238:	681b      	ldr	r3, [r3, #0]
}
 800623a:	4618      	mov	r0, r3
 800623c:	bd80      	pop	{r7, pc}
 800623e:	bf00      	nop
 8006240:	46020c00 	.word	0x46020c00
 8006244:	08009150 	.word	0x08009150
 8006248:	20000000 	.word	0x20000000

0800624c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800624c:	b580      	push	{r7, lr}
 800624e:	b086      	sub	sp, #24
 8006250:	af00      	add	r7, sp, #0
 8006252:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006254:	4b3e      	ldr	r3, [pc, #248]	@ (8006350 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006256:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800625a:	f003 0304 	and.w	r3, r3, #4
 800625e:	2b00      	cmp	r3, #0
 8006260:	d003      	beq.n	800626a <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006262:	f7fe fdeb 	bl	8004e3c <HAL_PWREx_GetVoltageRange>
 8006266:	6178      	str	r0, [r7, #20]
 8006268:	e019      	b.n	800629e <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 800626a:	4b39      	ldr	r3, [pc, #228]	@ (8006350 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800626c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006270:	4a37      	ldr	r2, [pc, #220]	@ (8006350 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006272:	f043 0304 	orr.w	r3, r3, #4
 8006276:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800627a:	4b35      	ldr	r3, [pc, #212]	@ (8006350 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 800627c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006280:	f003 0304 	and.w	r3, r3, #4
 8006284:	60fb      	str	r3, [r7, #12]
 8006286:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006288:	f7fe fdd8 	bl	8004e3c <HAL_PWREx_GetVoltageRange>
 800628c:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800628e:	4b30      	ldr	r3, [pc, #192]	@ (8006350 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006290:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006294:	4a2e      	ldr	r2, [pc, #184]	@ (8006350 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8006296:	f023 0304 	bic.w	r3, r3, #4
 800629a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 800629e:	697b      	ldr	r3, [r7, #20]
 80062a0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80062a4:	d003      	beq.n	80062ae <RCC_SetFlashLatencyFromMSIRange+0x62>
 80062a6:	697b      	ldr	r3, [r7, #20]
 80062a8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80062ac:	d109      	bne.n	80062c2 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062b4:	d202      	bcs.n	80062bc <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 80062b6:	2301      	movs	r3, #1
 80062b8:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80062ba:	e033      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 80062bc:	2300      	movs	r3, #0
 80062be:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 80062c0:	e030      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80062c8:	d208      	bcs.n	80062dc <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 80062ca:	697b      	ldr	r3, [r7, #20]
 80062cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d0:	d102      	bne.n	80062d8 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 80062d2:	2303      	movs	r3, #3
 80062d4:	613b      	str	r3, [r7, #16]
 80062d6:	e025      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 80062d8:	2301      	movs	r3, #1
 80062da:	e035      	b.n	8006348 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 80062dc:	687b      	ldr	r3, [r7, #4]
 80062de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80062e2:	d90f      	bls.n	8006304 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 80062e4:	697b      	ldr	r3, [r7, #20]
 80062e6:	2b00      	cmp	r3, #0
 80062e8:	d109      	bne.n	80062fe <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 80062f0:	d902      	bls.n	80062f8 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 80062f2:	2300      	movs	r3, #0
 80062f4:	613b      	str	r3, [r7, #16]
 80062f6:	e015      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 80062f8:	2301      	movs	r3, #1
 80062fa:	613b      	str	r3, [r7, #16]
 80062fc:	e012      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 80062fe:	2300      	movs	r3, #0
 8006300:	613b      	str	r3, [r7, #16]
 8006302:	e00f      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800630a:	d109      	bne.n	8006320 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 800630c:	697b      	ldr	r3, [r7, #20]
 800630e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006312:	d102      	bne.n	800631a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8006314:	2301      	movs	r3, #1
 8006316:	613b      	str	r3, [r7, #16]
 8006318:	e004      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 800631a:	2302      	movs	r3, #2
 800631c:	613b      	str	r3, [r7, #16]
 800631e:	e001      	b.n	8006324 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8006320:	2301      	movs	r3, #1
 8006322:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006324:	4b0b      	ldr	r3, [pc, #44]	@ (8006354 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f023 020f 	bic.w	r2, r3, #15
 800632c:	4909      	ldr	r1, [pc, #36]	@ (8006354 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 800632e:	693b      	ldr	r3, [r7, #16]
 8006330:	4313      	orrs	r3, r2
 8006332:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8006334:	4b07      	ldr	r3, [pc, #28]	@ (8006354 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	693a      	ldr	r2, [r7, #16]
 800633e:	429a      	cmp	r2, r3
 8006340:	d001      	beq.n	8006346 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8006342:	2301      	movs	r3, #1
 8006344:	e000      	b.n	8006348 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8006346:	2300      	movs	r3, #0
}
 8006348:	4618      	mov	r0, r3
 800634a:	3718      	adds	r7, #24
 800634c:	46bd      	mov	sp, r7
 800634e:	bd80      	pop	{r7, pc}
 8006350:	46020c00 	.word	0x46020c00
 8006354:	40022000 	.word	0x40022000

08006358 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8006358:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800635c:	b0c4      	sub	sp, #272	@ 0x110
 800635e:	af00      	add	r7, sp, #0
 8006360:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006364:	2300      	movs	r3, #0
 8006366:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800636a:	2300      	movs	r3, #0
 800636c:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006370:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006374:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006378:	f002 0401 	and.w	r4, r2, #1
 800637c:	2500      	movs	r5, #0
 800637e:	ea54 0305 	orrs.w	r3, r4, r5
 8006382:	d00b      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8006384:	4bd5      	ldr	r3, [pc, #852]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006386:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800638a:	f023 0103 	bic.w	r1, r3, #3
 800638e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006392:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006394:	4ad1      	ldr	r2, [pc, #836]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006396:	430b      	orrs	r3, r1
 8006398:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800639c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063a4:	f002 0802 	and.w	r8, r2, #2
 80063a8:	f04f 0900 	mov.w	r9, #0
 80063ac:	ea58 0309 	orrs.w	r3, r8, r9
 80063b0:	d00b      	beq.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 80063b2:	4bca      	ldr	r3, [pc, #808]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80063b4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80063b8:	f023 010c 	bic.w	r1, r3, #12
 80063bc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80063c2:	4ac6      	ldr	r2, [pc, #792]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80063c4:	430b      	orrs	r3, r1
 80063c6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80063d2:	f002 0a04 	and.w	sl, r2, #4
 80063d6:	f04f 0b00 	mov.w	fp, #0
 80063da:	ea5a 030b 	orrs.w	r3, sl, fp
 80063de:	d00b      	beq.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 80063e0:	4bbe      	ldr	r3, [pc, #760]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80063e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80063e6:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 80063ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063f0:	4aba      	ldr	r2, [pc, #744]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80063f2:	430b      	orrs	r3, r1
 80063f4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80063f8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006400:	f002 0308 	and.w	r3, r2, #8
 8006404:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8006408:	2300      	movs	r3, #0
 800640a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800640e:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 8006412:	460b      	mov	r3, r1
 8006414:	4313      	orrs	r3, r2
 8006416:	d00b      	beq.n	8006430 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8006418:	4bb0      	ldr	r3, [pc, #704]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800641a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800641e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006422:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006426:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006428:	4aac      	ldr	r2, [pc, #688]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800642a:	430b      	orrs	r3, r1
 800642c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8006430:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006438:	f002 0310 	and.w	r3, r2, #16
 800643c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8006440:	2300      	movs	r3, #0
 8006442:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006446:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 800644a:	460b      	mov	r3, r1
 800644c:	4313      	orrs	r3, r2
 800644e:	d00b      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8006450:	4ba2      	ldr	r3, [pc, #648]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006452:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006456:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800645a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800645e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006460:	4a9e      	ldr	r2, [pc, #632]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006462:	430b      	orrs	r3, r1
 8006464:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#if defined(USART6)
  /*-------------------------- USART6 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8006468:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800646c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006470:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 8006474:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006478:	2300      	movs	r3, #0
 800647a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800647e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006482:	460b      	mov	r3, r1
 8006484:	4313      	orrs	r3, r2
 8006486:	d00b      	beq.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(pPeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
 8006488:	4b94      	ldr	r3, [pc, #592]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800648a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800648e:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006492:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006496:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006498:	4a90      	ldr	r2, [pc, #576]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800649a:	430b      	orrs	r3, r1
 800649c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80064a0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064a8:	f002 0320 	and.w	r3, r2, #32
 80064ac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80064b0:	2300      	movs	r3, #0
 80064b2:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80064b6:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80064ba:	460b      	mov	r3, r1
 80064bc:	4313      	orrs	r3, r2
 80064be:	d00b      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 80064c0:	4b86      	ldr	r3, [pc, #536]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80064c2:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80064c6:	f023 0107 	bic.w	r1, r3, #7
 80064ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064d0:	4a82      	ldr	r2, [pc, #520]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80064d2:	430b      	orrs	r3, r1
 80064d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80064e0:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 80064e4:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80064e8:	2300      	movs	r3, #0
 80064ea:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 80064ee:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 80064f2:	460b      	mov	r3, r1
 80064f4:	4313      	orrs	r3, r2
 80064f6:	d00b      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 80064f8:	4b78      	ldr	r3, [pc, #480]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80064fa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80064fe:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006502:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006506:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006508:	4a74      	ldr	r2, [pc, #464]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800650a:	430b      	orrs	r3, r1
 800650c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006510:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006514:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006518:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 800651c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006520:	2300      	movs	r3, #0
 8006522:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006526:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 800652a:	460b      	mov	r3, r1
 800652c:	4313      	orrs	r3, r2
 800652e:	d00b      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8006530:	4b6a      	ldr	r3, [pc, #424]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006532:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006536:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800653a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800653e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006540:	4a66      	ldr	r2, [pc, #408]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006542:	430b      	orrs	r3, r1
 8006544:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006548:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800654c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006550:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8006554:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006558:	2300      	movs	r3, #0
 800655a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800655e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006562:	460b      	mov	r3, r1
 8006564:	4313      	orrs	r3, r2
 8006566:	d00b      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8006568:	4b5c      	ldr	r3, [pc, #368]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800656a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800656e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8006572:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006576:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006578:	4a58      	ldr	r2, [pc, #352]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800657a:	430b      	orrs	r3, r1
 800657c:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006580:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006584:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006588:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 800658c:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006590:	2300      	movs	r3, #0
 8006592:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006596:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 800659a:	460b      	mov	r3, r1
 800659c:	4313      	orrs	r3, r2
 800659e:	d00b      	beq.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 80065a0:	4b4e      	ldr	r3, [pc, #312]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065a2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80065a6:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 80065aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065ae:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80065b0:	4a4a      	ldr	r2, [pc, #296]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065b2:	430b      	orrs	r3, r1
 80065b4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(I2C5)
  /*-------------------------- I2C5 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C5) == RCC_PERIPHCLK_I2C5)
 80065b8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065c0:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 80065c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80065c8:	2300      	movs	r3, #0
 80065ca:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80065ce:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 80065d2:	460b      	mov	r3, r1
 80065d4:	4313      	orrs	r3, r2
 80065d6:	d00b      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C5CLKSOURCE(pPeriphClkInit->I2c5ClockSelection));

    /* Configure the I2C5 clock source */
    __HAL_RCC_I2C5_CONFIG(pPeriphClkInit->I2c5ClockSelection);
 80065d8:	4b40      	ldr	r3, [pc, #256]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065da:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80065de:	f023 7140 	bic.w	r1, r3, #50331648	@ 0x3000000
 80065e2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065e6:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80065e8:	4a3c      	ldr	r2, [pc, #240]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80065ea:	430b      	orrs	r3, r1
 80065ec:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C5 */

#if defined(I2C6)
  /*-------------------------- I2C6 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C6) == RCC_PERIPHCLK_I2C6)
 80065f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80065f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80065f8:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 80065fc:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006600:	2300      	movs	r3, #0
 8006602:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006606:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800660a:	460b      	mov	r3, r1
 800660c:	4313      	orrs	r3, r2
 800660e:	d00c      	beq.n	800662a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C6CLKSOURCE(pPeriphClkInit->I2c6ClockSelection));

    /* Configure the I2C6 clock source */
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
 8006610:	4b32      	ldr	r3, [pc, #200]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006612:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006616:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800661a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800661e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006622:	4a2e      	ldr	r2, [pc, #184]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006624:	430b      	orrs	r3, r1
 8006626:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800662a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800662e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006632:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8006636:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800663a:	2300      	movs	r3, #0
 800663c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006640:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006644:	460b      	mov	r3, r1
 8006646:	4313      	orrs	r3, r2
 8006648:	d00c      	beq.n	8006664 <HAL_RCCEx_PeriphCLKConfig+0x30c>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 800664a:	4b24      	ldr	r3, [pc, #144]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800664c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006650:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8006654:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006658:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800665c:	4a1f      	ldr	r2, [pc, #124]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 800665e:	430b      	orrs	r3, r1
 8006660:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006664:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006668:	e9d3 2300 	ldrd	r2, r3, [r3]
 800666c:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006670:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006674:	2300      	movs	r3, #0
 8006676:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800667a:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 800667e:	460b      	mov	r3, r1
 8006680:	4313      	orrs	r3, r2
 8006682:	d00c      	beq.n	800669e <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8006684:	4b15      	ldr	r3, [pc, #84]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006686:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800668a:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 800668e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006692:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006696:	4a11      	ldr	r2, [pc, #68]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 8006698:	430b      	orrs	r3, r1
 800669a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 800669e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066a6:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 80066aa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80066ae:	2300      	movs	r3, #0
 80066b0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80066b4:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 80066b8:	460b      	mov	r3, r1
 80066ba:	4313      	orrs	r3, r2
 80066bc:	d010      	beq.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x388>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 80066be:	4b07      	ldr	r3, [pc, #28]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80066c0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80066c4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 80066c8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066cc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80066d0:	4a02      	ldr	r2, [pc, #8]	@ (80066dc <HAL_RCCEx_PeriphCLKConfig+0x384>)
 80066d2:	430b      	orrs	r3, r1
 80066d4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80066d8:	e002      	b.n	80066e0 <HAL_RCCEx_PeriphCLKConfig+0x388>
 80066da:	bf00      	nop
 80066dc:	46020c00 	.word	0x46020c00
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80066e0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80066e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e8:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 80066ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80066f0:	2300      	movs	r3, #0
 80066f2:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80066f6:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 80066fa:	460b      	mov	r3, r1
 80066fc:	4313      	orrs	r3, r2
 80066fe:	d04c      	beq.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 8006700:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006704:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006708:	2b80      	cmp	r3, #128	@ 0x80
 800670a:	d02d      	beq.n	8006768 <HAL_RCCEx_PeriphCLKConfig+0x410>
 800670c:	2b80      	cmp	r3, #128	@ 0x80
 800670e:	d827      	bhi.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006710:	2b60      	cmp	r3, #96	@ 0x60
 8006712:	d02b      	beq.n	800676c <HAL_RCCEx_PeriphCLKConfig+0x414>
 8006714:	2b60      	cmp	r3, #96	@ 0x60
 8006716:	d823      	bhi.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006718:	2b40      	cmp	r3, #64	@ 0x40
 800671a:	d006      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
 800671c:	2b40      	cmp	r3, #64	@ 0x40
 800671e:	d81f      	bhi.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x408>
 8006720:	2b00      	cmp	r3, #0
 8006722:	d009      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0x3e0>
 8006724:	2b20      	cmp	r3, #32
 8006726:	d011      	beq.n	800674c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
 8006728:	e01a      	b.n	8006760 <HAL_RCCEx_PeriphCLKConfig+0x408>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800672a:	4bbe      	ldr	r3, [pc, #760]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800672c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800672e:	4abd      	ldr	r2, [pc, #756]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006730:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006734:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 8006736:	e01a      	b.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006738:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800673c:	3308      	adds	r3, #8
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fcc6 	bl	80070d0 <RCCEx_PLL2_Config>
 8006744:	4603      	mov	r3, r0
 8006746:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800674a:	e010      	b.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x416>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800674c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006750:	332c      	adds	r3, #44	@ 0x2c
 8006752:	4618      	mov	r0, r3
 8006754:	f000 fd54 	bl	8007200 <RCCEx_PLL3_Config>
 8006758:	4603      	mov	r3, r0
 800675a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI1 clock source config set later after clock selection check */
        break;
 800675e:	e006      	b.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x416>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006760:	2301      	movs	r3, #1
 8006762:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006766:	e002      	b.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 8006768:	bf00      	nop
 800676a:	e000      	b.n	800676e <HAL_RCCEx_PeriphCLKConfig+0x416>
        break;
 800676c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800676e:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006772:	2b00      	cmp	r3, #0
 8006774:	d10d      	bne.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8006776:	4bab      	ldr	r3, [pc, #684]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006778:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800677c:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 8006780:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006784:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006788:	4aa6      	ldr	r2, [pc, #664]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800678a:	430b      	orrs	r3, r1
 800678c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006790:	e003      	b.n	800679a <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006792:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006796:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 800679a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800679e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80067a2:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 80067a6:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80067aa:	2300      	movs	r3, #0
 80067ac:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80067b0:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 80067b4:	460b      	mov	r3, r1
 80067b6:	4313      	orrs	r3, r2
 80067b8:	d053      	beq.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x50a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 80067ba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80067be:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80067c2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067c6:	d033      	beq.n	8006830 <HAL_RCCEx_PeriphCLKConfig+0x4d8>
 80067c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80067cc:	d82c      	bhi.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80067ce:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067d2:	d02f      	beq.n	8006834 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
 80067d4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80067d8:	d826      	bhi.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80067da:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067de:	d008      	beq.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x49a>
 80067e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80067e4:	d820      	bhi.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d00a      	beq.n	8006800 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 80067ea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80067ee:	d011      	beq.n	8006814 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80067f0:	e01a      	b.n	8006828 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80067f2:	4b8c      	ldr	r3, [pc, #560]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067f6:	4a8b      	ldr	r2, [pc, #556]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80067f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80067fc:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80067fe:	e01a      	b.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006800:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006804:	3308      	adds	r3, #8
 8006806:	4618      	mov	r0, r3
 8006808:	f000 fc62 	bl	80070d0 <RCCEx_PLL2_Config>
 800680c:	4603      	mov	r3, r0
 800680e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006812:	e010      	b.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x4de>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006814:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006818:	332c      	adds	r3, #44	@ 0x2c
 800681a:	4618      	mov	r0, r3
 800681c:	f000 fcf0 	bl	8007200 <RCCEx_PLL3_Config>
 8006820:	4603      	mov	r3, r0
 8006822:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* SAI2 clock source config set later after clock selection check */
        break;
 8006826:	e006      	b.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x4de>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006828:	2301      	movs	r3, #1
 800682a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800682e:	e002      	b.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8006830:	bf00      	nop
 8006832:	e000      	b.n	8006836 <HAL_RCCEx_PeriphCLKConfig+0x4de>
        break;
 8006834:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006836:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800683a:	2b00      	cmp	r3, #0
 800683c:	d10d      	bne.n	800685a <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 800683e:	4b79      	ldr	r3, [pc, #484]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006840:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006844:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 8006848:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800684c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006850:	4a74      	ldr	r2, [pc, #464]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006852:	430b      	orrs	r3, r1
 8006854:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006858:	e003      	b.n	8006862 <HAL_RCCEx_PeriphCLKConfig+0x50a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800685a:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 800685e:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 8006862:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006866:	e9d3 2300 	ldrd	r2, r3, [r3]
 800686a:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 800686e:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006870:	2300      	movs	r3, #0
 8006872:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006874:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006878:	460b      	mov	r3, r1
 800687a:	4313      	orrs	r3, r2
 800687c:	d046      	beq.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 800687e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006882:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006886:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 800688a:	d028      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x586>
 800688c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8006890:	d821      	bhi.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 8006892:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006896:	d022      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x586>
 8006898:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800689c:	d81b      	bhi.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 800689e:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068a2:	d01c      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x586>
 80068a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80068a8:	d815      	bhi.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80068aa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068ae:	d008      	beq.n	80068c2 <HAL_RCCEx_PeriphCLKConfig+0x56a>
 80068b0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80068b4:	d80f      	bhi.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
 80068b6:	2b00      	cmp	r3, #0
 80068b8:	d011      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x586>
 80068ba:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80068be:	d00e      	beq.n	80068de <HAL_RCCEx_PeriphCLKConfig+0x586>
 80068c0:	e009      	b.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x57e>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80068c2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068c6:	3308      	adds	r3, #8
 80068c8:	4618      	mov	r0, r3
 80068ca:	f000 fc01 	bl	80070d0 <RCCEx_PLL2_Config>
 80068ce:	4603      	mov	r3, r0
 80068d0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80068d4:	e004      	b.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80068d6:	2301      	movs	r3, #1
 80068d8:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 80068dc:	e000      	b.n	80068e0 <HAL_RCCEx_PeriphCLKConfig+0x588>
        break;
 80068de:	bf00      	nop
    }

    if (ret == HAL_OK)
 80068e0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d10d      	bne.n	8006904 <HAL_RCCEx_PeriphCLKConfig+0x5ac>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 80068e8:	4b4e      	ldr	r3, [pc, #312]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068ea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80068ee:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 80068f2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068f6:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80068fa:	4a4a      	ldr	r2, [pc, #296]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80068fc:	430b      	orrs	r3, r1
 80068fe:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006902:	e003      	b.n	800690c <HAL_RCCEx_PeriphCLKConfig+0x5b4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006904:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006908:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 800690c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006914:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 8006918:	673b      	str	r3, [r7, #112]	@ 0x70
 800691a:	2300      	movs	r3, #0
 800691c:	677b      	str	r3, [r7, #116]	@ 0x74
 800691e:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8006922:	460b      	mov	r3, r1
 8006924:	4313      	orrs	r3, r2
 8006926:	d03f      	beq.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 8006928:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800692c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006930:	2b04      	cmp	r3, #4
 8006932:	d81e      	bhi.n	8006972 <HAL_RCCEx_PeriphCLKConfig+0x61a>
 8006934:	a201      	add	r2, pc, #4	@ (adr r2, 800693c <HAL_RCCEx_PeriphCLKConfig+0x5e4>)
 8006936:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800693a:	bf00      	nop
 800693c:	0800697b 	.word	0x0800697b
 8006940:	08006951 	.word	0x08006951
 8006944:	0800695f 	.word	0x0800695f
 8006948:	0800697b 	.word	0x0800697b
 800694c:	0800697b 	.word	0x0800697b
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006950:	4b34      	ldr	r3, [pc, #208]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006952:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006954:	4a33      	ldr	r2, [pc, #204]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006956:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800695a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 800695c:	e00e      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 800695e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006962:	332c      	adds	r3, #44	@ 0x2c
 8006964:	4618      	mov	r0, r3
 8006966:	f000 fc4b 	bl	8007200 <RCCEx_PLL3_Config>
 800696a:	4603      	mov	r3, r0
 800696c:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006970:	e004      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x624>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006972:	2301      	movs	r3, #1
 8006974:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006978:	e000      	b.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x624>
        break;
 800697a:	bf00      	nop
    }
    if (ret == HAL_OK)
 800697c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006980:	2b00      	cmp	r3, #0
 8006982:	d10d      	bne.n	80069a0 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 8006984:	4b27      	ldr	r3, [pc, #156]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006986:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800698a:	f023 0107 	bic.w	r1, r3, #7
 800698e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006992:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006996:	4a23      	ldr	r2, [pc, #140]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006998:	430b      	orrs	r3, r1
 800699a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800699e:	e003      	b.n	80069a8 <HAL_RCCEx_PeriphCLKConfig+0x650>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80069a0:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80069a4:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 80069a8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069b0:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 80069b4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80069b6:	2300      	movs	r3, #0
 80069b8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80069ba:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80069be:	460b      	mov	r3, r1
 80069c0:	4313      	orrs	r3, r2
 80069c2:	d04c      	beq.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x706>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 80069c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80069c8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80069cc:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069d0:	d02a      	beq.n	8006a28 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
 80069d2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80069d6:	d821      	bhi.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80069d8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069dc:	d026      	beq.n	8006a2c <HAL_RCCEx_PeriphCLKConfig+0x6d4>
 80069de:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80069e2:	d81b      	bhi.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80069e4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069e8:	d00e      	beq.n	8006a08 <HAL_RCCEx_PeriphCLKConfig+0x6b0>
 80069ea:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80069ee:	d815      	bhi.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
 80069f0:	2b00      	cmp	r3, #0
 80069f2:	d01d      	beq.n	8006a30 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
 80069f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80069f8:	d110      	bne.n	8006a1c <HAL_RCCEx_PeriphCLKConfig+0x6c4>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80069fa:	4b0a      	ldr	r3, [pc, #40]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80069fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80069fe:	4a09      	ldr	r2, [pc, #36]	@ (8006a24 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8006a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006a04:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006a06:	e014      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006a08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a0c:	332c      	adds	r3, #44	@ 0x2c
 8006a0e:	4618      	mov	r0, r3
 8006a10:	f000 fbf6 	bl	8007200 <RCCEx_PLL3_Config>
 8006a14:	4603      	mov	r3, r0
 8006a16:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006a1a:	e00a      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x6da>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006a1c:	2301      	movs	r3, #1
 8006a1e:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006a22:	e006      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x6da>
 8006a24:	46020c00 	.word	0x46020c00
        break;
 8006a28:	bf00      	nop
 8006a2a:	e002      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8006a2c:	bf00      	nop
 8006a2e:	e000      	b.n	8006a32 <HAL_RCCEx_PeriphCLKConfig+0x6da>
        break;
 8006a30:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006a32:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d10d      	bne.n	8006a56 <HAL_RCCEx_PeriphCLKConfig+0x6fe>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 8006a3a:	4baf      	ldr	r3, [pc, #700]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006a3c:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006a40:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 8006a44:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a48:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006a4c:	4aaa      	ldr	r2, [pc, #680]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006a4e:	430b      	orrs	r3, r1
 8006a50:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8006a54:	e003      	b.n	8006a5e <HAL_RCCEx_PeriphCLKConfig+0x706>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006a56:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006a5a:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006a5e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a66:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006a6a:	663b      	str	r3, [r7, #96]	@ 0x60
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	667b      	str	r3, [r7, #100]	@ 0x64
 8006a70:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8006a74:	460b      	mov	r3, r1
 8006a76:	4313      	orrs	r3, r2
 8006a78:	f000 80b5 	beq.w	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x88e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006a7c:	2300      	movs	r3, #0
 8006a7e:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006a82:	4b9d      	ldr	r3, [pc, #628]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a88:	f003 0304 	and.w	r3, r3, #4
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d113      	bne.n	8006ab8 <HAL_RCCEx_PeriphCLKConfig+0x760>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006a90:	4b99      	ldr	r3, [pc, #612]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006a92:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006a96:	4a98      	ldr	r2, [pc, #608]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006a98:	f043 0304 	orr.w	r3, r3, #4
 8006a9c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8006aa0:	4b95      	ldr	r3, [pc, #596]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006aa2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006aa6:	f003 0304 	and.w	r3, r3, #4
 8006aaa:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006aae:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
      pwrclkchanged = SET;
 8006ab2:	2301      	movs	r3, #1
 8006ab4:	f887 3109 	strb.w	r3, [r7, #265]	@ 0x109
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8006ab8:	4b90      	ldr	r3, [pc, #576]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006abc:	4a8f      	ldr	r2, [pc, #572]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006abe:	f043 0301 	orr.w	r3, r3, #1
 8006ac2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ac4:	f7fb ff80 	bl	80029c8 <HAL_GetTick>
 8006ac8:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006acc:	e00b      	b.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x78e>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ace:	f7fb ff7b 	bl	80029c8 <HAL_GetTick>
 8006ad2:	4602      	mov	r2, r0
 8006ad4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006ad8:	1ad3      	subs	r3, r2, r3
 8006ada:	2b02      	cmp	r3, #2
 8006adc:	d903      	bls.n	8006ae6 <HAL_RCCEx_PeriphCLKConfig+0x78e>
      {
        ret = HAL_TIMEOUT;
 8006ade:	2303      	movs	r3, #3
 8006ae0:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006ae4:	e005      	b.n	8006af2 <HAL_RCCEx_PeriphCLKConfig+0x79a>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8006ae6:	4b85      	ldr	r3, [pc, #532]	@ (8006cfc <HAL_RCCEx_PeriphCLKConfig+0x9a4>)
 8006ae8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006aea:	f003 0301 	and.w	r3, r3, #1
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d0ed      	beq.n	8006ace <HAL_RCCEx_PeriphCLKConfig+0x776>
      }
    }

    if (ret == HAL_OK)
 8006af2:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006af6:	2b00      	cmp	r3, #0
 8006af8:	d165      	bne.n	8006bc6 <HAL_RCCEx_PeriphCLKConfig+0x86e>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006afa:	4b7f      	ldr	r3, [pc, #508]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006afc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006b04:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 8006b08:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d023      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x800>
 8006b10:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b14:	f8d3 20d0 	ldr.w	r2, [r3, #208]	@ 0xd0
 8006b18:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b1c:	4293      	cmp	r3, r2
 8006b1e:	d01b      	beq.n	8006b58 <HAL_RCCEx_PeriphCLKConfig+0x800>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006b20:	4b75      	ldr	r3, [pc, #468]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b22:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b26:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b2a:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006b2e:	4b72      	ldr	r3, [pc, #456]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b30:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b34:	4a70      	ldr	r2, [pc, #448]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b36:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006b3a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006b3e:	4b6e      	ldr	r3, [pc, #440]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b40:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b44:	4a6c      	ldr	r2, [pc, #432]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b46:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006b4a:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006b4e:	4a6a      	ldr	r2, [pc, #424]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b50:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b54:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006b58:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8006b5c:	f003 0301 	and.w	r3, r3, #1
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d019      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x840>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006b64:	f7fb ff30 	bl	80029c8 <HAL_GetTick>
 8006b68:	f8c7 0104 	str.w	r0, [r7, #260]	@ 0x104

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b6c:	e00d      	b.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x832>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006b6e:	f7fb ff2b 	bl	80029c8 <HAL_GetTick>
 8006b72:	4602      	mov	r2, r0
 8006b74:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8006b78:	1ad2      	subs	r2, r2, r3
 8006b7a:	f241 3388 	movw	r3, #5000	@ 0x1388
 8006b7e:	429a      	cmp	r2, r3
 8006b80:	d903      	bls.n	8006b8a <HAL_RCCEx_PeriphCLKConfig+0x832>
          {
            ret = HAL_TIMEOUT;
 8006b82:	2303      	movs	r3, #3
 8006b84:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
            break;
 8006b88:	e006      	b.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0x840>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006b8a:	4b5b      	ldr	r3, [pc, #364]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006b8c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006b90:	f003 0302 	and.w	r3, r3, #2
 8006b94:	2b00      	cmp	r3, #0
 8006b96:	d0ea      	beq.n	8006b6e <HAL_RCCEx_PeriphCLKConfig+0x816>
          }
        }
      }

      if (ret == HAL_OK)
 8006b98:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006b9c:	2b00      	cmp	r3, #0
 8006b9e:	d10d      	bne.n	8006bbc <HAL_RCCEx_PeriphCLKConfig+0x864>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 8006ba0:	4b55      	ldr	r3, [pc, #340]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006ba2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006ba6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006baa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bae:	f8d3 30d0 	ldr.w	r3, [r3, #208]	@ 0xd0
 8006bb2:	4a51      	ldr	r2, [pc, #324]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006bb4:	430b      	orrs	r3, r1
 8006bb6:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8006bba:	e008      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006bbc:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006bc0:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
 8006bc4:	e003      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x876>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bc6:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006bca:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8006bce:	f897 3109 	ldrb.w	r3, [r7, #265]	@ 0x109
 8006bd2:	2b01      	cmp	r3, #1
 8006bd4:	d107      	bne.n	8006be6 <HAL_RCCEx_PeriphCLKConfig+0x88e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006bd6:	4b48      	ldr	r3, [pc, #288]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006bd8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bdc:	4a46      	ldr	r2, [pc, #280]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006bde:	f023 0304 	bic.w	r3, r3, #4
 8006be2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8006be6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bee:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 8006bf2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006bf4:	2300      	movs	r3, #0
 8006bf6:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006bf8:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8006bfc:	460b      	mov	r3, r1
 8006bfe:	4313      	orrs	r3, r2
 8006c00:	d042      	beq.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x930>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 8006c02:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c06:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c0a:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006c0e:	d022      	beq.n	8006c56 <HAL_RCCEx_PeriphCLKConfig+0x8fe>
 8006c10:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 8006c14:	d81b      	bhi.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8006c16:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c1a:	d011      	beq.n	8006c40 <HAL_RCCEx_PeriphCLKConfig+0x8e8>
 8006c1c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006c20:	d815      	bhi.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d019      	beq.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x902>
 8006c26:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006c2a:	d110      	bne.n	8006c4e <HAL_RCCEx_PeriphCLKConfig+0x8f6>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006c2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c30:	3308      	adds	r3, #8
 8006c32:	4618      	mov	r0, r3
 8006c34:	f000 fa4c 	bl	80070d0 <RCCEx_PLL2_Config>
 8006c38:	4603      	mov	r3, r0
 8006c3a:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006c3e:	e00d      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006c40:	4b2d      	ldr	r3, [pc, #180]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c44:	4a2c      	ldr	r2, [pc, #176]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c46:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006c4a:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8006c4c:	e006      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x904>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 8006c4e:	2301      	movs	r3, #1
 8006c50:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006c54:	e002      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8006c56:	bf00      	nop
 8006c58:	e000      	b.n	8006c5c <HAL_RCCEx_PeriphCLKConfig+0x904>
        break;
 8006c5a:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006c5c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d10d      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x928>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 8006c64:	4b24      	ldr	r3, [pc, #144]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c66:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006c6a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8006c6e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006c76:	4a20      	ldr	r2, [pc, #128]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006c78:	430b      	orrs	r3, r1
 8006c7a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8006c7e:	e003      	b.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x930>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c80:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006c84:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8006c88:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006c8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c90:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006c94:	653b      	str	r3, [r7, #80]	@ 0x50
 8006c96:	2300      	movs	r3, #0
 8006c98:	657b      	str	r3, [r7, #84]	@ 0x54
 8006c9a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 8006c9e:	460b      	mov	r3, r1
 8006ca0:	4313      	orrs	r3, r2
 8006ca2:	d031      	beq.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 8006ca4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ca8:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006cac:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cb0:	d00b      	beq.n	8006cca <HAL_RCCEx_PeriphCLKConfig+0x972>
 8006cb2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006cb6:	d804      	bhi.n	8006cc2 <HAL_RCCEx_PeriphCLKConfig+0x96a>
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d008      	beq.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x976>
 8006cbc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cc0:	d007      	beq.n	8006cd2 <HAL_RCCEx_PeriphCLKConfig+0x97a>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 8006cc2:	2301      	movs	r3, #1
 8006cc4:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006cc8:	e004      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006cca:	bf00      	nop
 8006ccc:	e002      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006cce:	bf00      	nop
 8006cd0:	e000      	b.n	8006cd4 <HAL_RCCEx_PeriphCLKConfig+0x97c>
        break;
 8006cd2:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006cd4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d111      	bne.n	8006d00 <HAL_RCCEx_PeriphCLKConfig+0x9a8>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8006cdc:	4b06      	ldr	r3, [pc, #24]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006cde:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006ce2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006ce6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006cea:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006cee:	4a02      	ldr	r2, [pc, #8]	@ (8006cf8 <HAL_RCCEx_PeriphCLKConfig+0x9a0>)
 8006cf0:	430b      	orrs	r3, r1
 8006cf2:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8006cf6:	e007      	b.n	8006d08 <HAL_RCCEx_PeriphCLKConfig+0x9b0>
 8006cf8:	46020c00 	.word	0x46020c00
 8006cfc:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d00:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006d04:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 8006d08:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d10:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 8006d14:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006d16:	2300      	movs	r3, #0
 8006d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006d1a:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8006d1e:	460b      	mov	r3, r1
 8006d20:	4313      	orrs	r3, r2
 8006d22:	d00c      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0x9e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 8006d24:	4bb2      	ldr	r3, [pc, #712]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006d26:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d2a:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 8006d2e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d32:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006d36:	4aae      	ldr	r2, [pc, #696]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006d38:	430b      	orrs	r3, r1
 8006d3a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 8006d3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d42:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d46:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 8006d4a:	643b      	str	r3, [r7, #64]	@ 0x40
 8006d4c:	2300      	movs	r3, #0
 8006d4e:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d50:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8006d54:	460b      	mov	r3, r1
 8006d56:	4313      	orrs	r3, r2
 8006d58:	d019      	beq.n	8006d8e <HAL_RCCEx_PeriphCLKConfig+0xa36>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8006d5a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d5e:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d62:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006d66:	d105      	bne.n	8006d74 <HAL_RCCEx_PeriphCLKConfig+0xa1c>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8006d68:	4ba1      	ldr	r3, [pc, #644]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006d6a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d6c:	4aa0      	ldr	r2, [pc, #640]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006d6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006d72:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8006d74:	4b9e      	ldr	r3, [pc, #632]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006d76:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006d7a:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 8006d7e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d82:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006d86:	4a9a      	ldr	r2, [pc, #616]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006d88:	430b      	orrs	r3, r1
 8006d8a:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 8006d8e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006d92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d96:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8006d9a:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006da0:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 8006da4:	460b      	mov	r3, r1
 8006da6:	4313      	orrs	r3, r2
 8006da8:	d00c      	beq.n	8006dc4 <HAL_RCCEx_PeriphCLKConfig+0xa6c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8006daa:	4b91      	ldr	r3, [pc, #580]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006dac:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006db0:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 8006db4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006db8:	f8d3 30c4 	ldr.w	r3, [r3, #196]	@ 0xc4
 8006dbc:	4a8c      	ldr	r2, [pc, #560]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006dbe:	430b      	orrs	r3, r1
 8006dc0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8006dc4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dcc:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006dd0:	633b      	str	r3, [r7, #48]	@ 0x30
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	637b      	str	r3, [r7, #52]	@ 0x34
 8006dd6:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8006dda:	460b      	mov	r3, r1
 8006ddc:	4313      	orrs	r3, r2
 8006dde:	d00c      	beq.n	8006dfa <HAL_RCCEx_PeriphCLKConfig+0xaa2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 8006de0:	4b83      	ldr	r3, [pc, #524]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006de2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006de6:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006dea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dee:	f8d3 30c8 	ldr.w	r3, [r3, #200]	@ 0xc8
 8006df2:	4a7f      	ldr	r2, [pc, #508]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006df4:	430b      	orrs	r3, r1
 8006df6:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 8006dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006dfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e02:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 8006e06:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e08:	2300      	movs	r3, #0
 8006e0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e0c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8006e10:	460b      	mov	r3, r1
 8006e12:	4313      	orrs	r3, r2
 8006e14:	d00c      	beq.n	8006e30 <HAL_RCCEx_PeriphCLKConfig+0xad8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 8006e16:	4b76      	ldr	r3, [pc, #472]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e18:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006e1c:	f023 0218 	bic.w	r2, r3, #24
 8006e20:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e24:	f8d3 30cc 	ldr.w	r3, [r3, #204]	@ 0xcc
 8006e28:	4971      	ldr	r1, [pc, #452]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e2a:	4313      	orrs	r3, r2
 8006e2c:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006e30:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e38:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 8006e3c:	623b      	str	r3, [r7, #32]
 8006e3e:	2300      	movs	r3, #0
 8006e40:	627b      	str	r3, [r7, #36]	@ 0x24
 8006e42:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8006e46:	460b      	mov	r3, r1
 8006e48:	4313      	orrs	r3, r2
 8006e4a:	d032      	beq.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 8006e4c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e50:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006e54:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006e58:	d105      	bne.n	8006e66 <HAL_RCCEx_PeriphCLKConfig+0xb0e>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006e5a:	4b65      	ldr	r3, [pc, #404]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e5e:	4a64      	ldr	r2, [pc, #400]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006e64:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8006e66:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e6a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006e6e:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006e72:	d108      	bne.n	8006e86 <HAL_RCCEx_PeriphCLKConfig+0xb2e>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006e74:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e78:	3308      	adds	r3, #8
 8006e7a:	4618      	mov	r0, r3
 8006e7c:	f000 f928 	bl	80070d0 <RCCEx_PLL2_Config>
 8006e80:	4603      	mov	r3, r0
 8006e82:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
    }
    if (ret == HAL_OK)
 8006e86:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d10d      	bne.n	8006eaa <HAL_RCCEx_PeriphCLKConfig+0xb52>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 8006e8e:	4b58      	ldr	r3, [pc, #352]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006e90:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006e94:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006e98:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006e9c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8006ea0:	4953      	ldr	r1, [pc, #332]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006ea2:	4313      	orrs	r3, r2
 8006ea4:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006ea8:	e003      	b.n	8006eb2 <HAL_RCCEx_PeriphCLKConfig+0xb5a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006eaa:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006eae:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#if defined(HSPI1)
  /*-------------------------- HSPIx kernel clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSPI) == RCC_PERIPHCLK_HSPI)
 8006eb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006eb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eba:	2100      	movs	r1, #0
 8006ebc:	61b9      	str	r1, [r7, #24]
 8006ebe:	f003 0301 	and.w	r3, r3, #1
 8006ec2:	61fb      	str	r3, [r7, #28]
 8006ec4:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8006ec8:	460b      	mov	r3, r1
 8006eca:	4313      	orrs	r3, r2
 8006ecc:	d04a      	beq.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
  {

    /* Check the parameters */
    assert_param(IS_RCC_HSPICLKSOURCE(pPeriphClkInit->HspiClockSelection));

    switch (pPeriphClkInit->HspiClockSelection)
 8006ece:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ed2:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006ed6:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006eda:	d01e      	beq.n	8006f1a <HAL_RCCEx_PeriphCLKConfig+0xbc2>
 8006edc:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006ee0:	d825      	bhi.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8006ee2:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006ee6:	d00e      	beq.n	8006f06 <HAL_RCCEx_PeriphCLKConfig+0xbae>
 8006ee8:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006eec:	d81f      	bhi.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d021      	beq.n	8006f36 <HAL_RCCEx_PeriphCLKConfig+0xbde>
 8006ef2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006ef6:	d11a      	bne.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0xbd6>
        /* HSPI kernel clock source config set later after clock selection check */
        break;

      case RCC_HSPICLKSOURCE_PLL1:  /* PLL1 is used as clock source for HSPI kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ef8:	4b3d      	ldr	r3, [pc, #244]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006efc:	4a3c      	ldr	r2, [pc, #240]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006efe:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006f02:	6293      	str	r3, [r2, #40]	@ 0x28
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8006f04:	e018      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL2:  /* PLL2 is used as clock source for HSPI kernel clock*/
        /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006f06:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f0a:	3308      	adds	r3, #8
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	f000 f8df 	bl	80070d0 <RCCEx_PLL2_Config>
 8006f12:	4603      	mov	r3, r0
 8006f14:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8006f18:	e00e      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      case RCC_HSPICLKSOURCE_PLL3:  /* PLL3 is used as clock source for HSPI kernel clock*/
        /* PLL3 input clock, parameters M, N & R configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8006f1a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f1e:	332c      	adds	r3, #44	@ 0x2c
 8006f20:	4618      	mov	r0, r3
 8006f22:	f000 f96d 	bl	8007200 <RCCEx_PLL3_Config>
 8006f26:	4603      	mov	r3, r0
 8006f28:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* HSPI kernel clock source config set later after clock selection check */
        break;
 8006f2c:	e004      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>

      default:
        ret = HAL_ERROR;
 8006f2e:	2301      	movs	r3, #1
 8006f30:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006f34:	e000      	b.n	8006f38 <HAL_RCCEx_PeriphCLKConfig+0xbe0>
        break;
 8006f36:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f38:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	d10d      	bne.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xc04>
    {
      /* Set the source of HSPI kernel clock*/
      __HAL_RCC_HSPI_CONFIG(pPeriphClkInit->HspiClockSelection);
 8006f40:	4b2b      	ldr	r3, [pc, #172]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f42:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006f46:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006f4a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f4e:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8006f52:	4927      	ldr	r1, [pc, #156]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006f54:	4313      	orrs	r3, r2
 8006f56:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8006f5a:	e003      	b.n	8006f64 <HAL_RCCEx_PeriphCLKConfig+0xc0c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f5c:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006f60:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 8006f64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f6c:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 8006f70:	613b      	str	r3, [r7, #16]
 8006f72:	2300      	movs	r3, #0
 8006f74:	617b      	str	r3, [r7, #20]
 8006f76:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 8006f7a:	460b      	mov	r3, r1
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	d03d      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0xca4>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 8006f80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006f88:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f8c:	d00e      	beq.n	8006fac <HAL_RCCEx_PeriphCLKConfig+0xc54>
 8006f8e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006f92:	d815      	bhi.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
 8006f94:	2b00      	cmp	r3, #0
 8006f96:	d017      	beq.n	8006fc8 <HAL_RCCEx_PeriphCLKConfig+0xc70>
 8006f98:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f9c:	d110      	bne.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0xc68>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006f9e:	4b14      	ldr	r3, [pc, #80]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006fa2:	4a13      	ldr	r2, [pc, #76]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fa4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006fa8:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006faa:	e00e      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0xc72>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8006fac:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fb0:	3308      	adds	r3, #8
 8006fb2:	4618      	mov	r0, r3
 8006fb4:	f000 f88c 	bl	80070d0 <RCCEx_PLL2_Config>
 8006fb8:	4603      	mov	r3, r0
 8006fba:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 8006fbe:	e004      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0xc72>
      default:
        ret = HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 8006fc6:	e000      	b.n	8006fca <HAL_RCCEx_PeriphCLKConfig+0xc72>
        break;
 8006fc8:	bf00      	nop
    }
    if (ret == HAL_OK)
 8006fca:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006fce:	2b00      	cmp	r3, #0
 8006fd0:	d110      	bne.n	8006ff4 <HAL_RCCEx_PeriphCLKConfig+0xc9c>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 8006fd2:	4b07      	ldr	r3, [pc, #28]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fd4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8006fd8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006fdc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006fe0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006fe4:	4902      	ldr	r1, [pc, #8]	@ (8006ff0 <HAL_RCCEx_PeriphCLKConfig+0xc98>)
 8006fe6:	4313      	orrs	r3, r2
 8006fe8:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 8006fec:	e006      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0xca4>
 8006fee:	bf00      	nop
 8006ff0:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ff4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8006ff8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 8006ffc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007004:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 8007008:	60bb      	str	r3, [r7, #8]
 800700a:	2300      	movs	r3, #0
 800700c:	60fb      	str	r3, [r7, #12]
 800700e:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8007012:	460b      	mov	r3, r1
 8007014:	4313      	orrs	r3, r2
 8007016:	d00c      	beq.n	8007032 <HAL_RCCEx_PeriphCLKConfig+0xcda>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 8007018:	4b2c      	ldr	r3, [pc, #176]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800701a:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800701e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8007022:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007026:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800702a:	4928      	ldr	r1, [pc, #160]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800702c:	4313      	orrs	r3, r2
 800702e:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
#endif /* defined(DSI) */

#if defined(USB_OTG_HS)

  /*-------------------------- USB PHY clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USBPHY) == RCC_PERIPHCLK_USBPHY)
 8007032:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007036:	e9d3 2300 	ldrd	r2, r3, [r3]
 800703a:	2100      	movs	r1, #0
 800703c:	6039      	str	r1, [r7, #0]
 800703e:	f003 0308 	and.w	r3, r3, #8
 8007042:	607b      	str	r3, [r7, #4]
 8007044:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007048:	460b      	mov	r3, r1
 800704a:	4313      	orrs	r3, r2
 800704c:	d036      	beq.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0xd64>
  {

    /* Check the parameters */
    assert_param(IS_RCC_USBPHYCLKSOURCE(pPeriphClkInit->UsbPhyClockSelection));

    switch (pPeriphClkInit->UsbPhyClockSelection)
 800704e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8007052:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8007056:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800705a:	d00d      	beq.n	8007078 <HAL_RCCEx_PeriphCLKConfig+0xd20>
 800705c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8007060:	d811      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 8007062:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007066:	d012      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007068:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800706c:	d80b      	bhi.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
 800706e:	2b00      	cmp	r3, #0
 8007070:	d00d      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0xd36>
 8007072:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007076:	d106      	bne.n	8007086 <HAL_RCCEx_PeriphCLKConfig+0xd2e>
        break;

      case RCC_USBPHYCLKSOURCE_PLL1:      /* PLL1 P divider clock selected as USB PHY clock */
      case RCC_USBPHYCLKSOURCE_PLL1_DIV2: /* PLL1 P divider clock div 2 selected as USB PHY clock */
        /* Enable P Clock output generated from System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8007078:	4b14      	ldr	r3, [pc, #80]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800707a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800707c:	4a13      	ldr	r2, [pc, #76]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800707e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8007082:	6293      	str	r3, [r2, #40]	@ 0x28
        /* USB-PHY clock source config set later after clock selection check */
        break;
 8007084:	e004      	b.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xd38>

      default:
        ret = HAL_ERROR;
 8007086:	2301      	movs	r3, #1
 8007088:	f887 310b 	strb.w	r3, [r7, #267]	@ 0x10b
        break;
 800708c:	e000      	b.n	8007090 <HAL_RCCEx_PeriphCLKConfig+0xd38>
        break;
 800708e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007090:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 8007094:	2b00      	cmp	r3, #0
 8007096:	d10d      	bne.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0xd5c>
    {
      /* Set the source of USBPHY clock*/
      __HAL_RCC_USBPHY_CONFIG(pPeriphClkInit->UsbPhyClockSelection);
 8007098:	4b0c      	ldr	r3, [pc, #48]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 800709a:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800709e:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80070a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80070a6:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80070aa:	4908      	ldr	r1, [pc, #32]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0xd74>)
 80070ac:	4313      	orrs	r3, r2
 80070ae:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 80070b2:	e003      	b.n	80070bc <HAL_RCCEx_PeriphCLKConfig+0xd64>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070b4:	f897 310b 	ldrb.w	r3, [r7, #267]	@ 0x10b
 80070b8:	f887 310a 	strb.w	r3, [r7, #266]	@ 0x10a
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 80070bc:	f897 310a 	ldrb.w	r3, [r7, #266]	@ 0x10a
}
 80070c0:	4618      	mov	r0, r3
 80070c2:	f507 7788 	add.w	r7, r7, #272	@ 0x110
 80070c6:	46bd      	mov	sp, r7
 80070c8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80070cc:	46020c00 	.word	0x46020c00

080070d0 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 80070d0:	b580      	push	{r7, lr}
 80070d2:	b084      	sub	sp, #16
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 80070d8:	4b47      	ldr	r3, [pc, #284]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	4a46      	ldr	r2, [pc, #280]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80070de:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80070e2:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80070e4:	f7fb fc70 	bl	80029c8 <HAL_GetTick>
 80070e8:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80070ea:	e008      	b.n	80070fe <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80070ec:	f7fb fc6c 	bl	80029c8 <HAL_GetTick>
 80070f0:	4602      	mov	r2, r0
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	2b02      	cmp	r3, #2
 80070f8:	d901      	bls.n	80070fe <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 80070fa:	2303      	movs	r3, #3
 80070fc:	e077      	b.n	80071ee <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 80070fe:	4b3e      	ldr	r3, [pc, #248]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d1f0      	bne.n	80070ec <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 800710a:	4b3b      	ldr	r3, [pc, #236]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 800710c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800710e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007112:	f023 0303 	bic.w	r3, r3, #3
 8007116:	687a      	ldr	r2, [r7, #4]
 8007118:	6811      	ldr	r1, [r2, #0]
 800711a:	687a      	ldr	r2, [r7, #4]
 800711c:	6852      	ldr	r2, [r2, #4]
 800711e:	3a01      	subs	r2, #1
 8007120:	0212      	lsls	r2, r2, #8
 8007122:	430a      	orrs	r2, r1
 8007124:	4934      	ldr	r1, [pc, #208]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007126:	4313      	orrs	r3, r2
 8007128:	62cb      	str	r3, [r1, #44]	@ 0x2c
 800712a:	4b33      	ldr	r3, [pc, #204]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 800712c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800712e:	4b33      	ldr	r3, [pc, #204]	@ (80071fc <RCCEx_PLL2_Config+0x12c>)
 8007130:	4013      	ands	r3, r2
 8007132:	687a      	ldr	r2, [r7, #4]
 8007134:	6892      	ldr	r2, [r2, #8]
 8007136:	3a01      	subs	r2, #1
 8007138:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800713c:	687a      	ldr	r2, [r7, #4]
 800713e:	68d2      	ldr	r2, [r2, #12]
 8007140:	3a01      	subs	r2, #1
 8007142:	0252      	lsls	r2, r2, #9
 8007144:	b292      	uxth	r2, r2
 8007146:	4311      	orrs	r1, r2
 8007148:	687a      	ldr	r2, [r7, #4]
 800714a:	6912      	ldr	r2, [r2, #16]
 800714c:	3a01      	subs	r2, #1
 800714e:	0412      	lsls	r2, r2, #16
 8007150:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007154:	4311      	orrs	r1, r2
 8007156:	687a      	ldr	r2, [r7, #4]
 8007158:	6952      	ldr	r2, [r2, #20]
 800715a:	3a01      	subs	r2, #1
 800715c:	0612      	lsls	r2, r2, #24
 800715e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007162:	430a      	orrs	r2, r1
 8007164:	4924      	ldr	r1, [pc, #144]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007166:	4313      	orrs	r3, r2
 8007168:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 800716a:	4b23      	ldr	r3, [pc, #140]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 800716c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800716e:	f023 020c 	bic.w	r2, r3, #12
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	699b      	ldr	r3, [r3, #24]
 8007176:	4920      	ldr	r1, [pc, #128]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007178:	4313      	orrs	r3, r2
 800717a:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 800717c:	4b1e      	ldr	r3, [pc, #120]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 800717e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	6a1b      	ldr	r3, [r3, #32]
 8007184:	491c      	ldr	r1, [pc, #112]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007186:	4313      	orrs	r3, r2
 8007188:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 800718a:	4b1b      	ldr	r3, [pc, #108]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 800718c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800718e:	4a1a      	ldr	r2, [pc, #104]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007190:	f023 0310 	bic.w	r3, r3, #16
 8007194:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007196:	4b18      	ldr	r3, [pc, #96]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 8007198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800719a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800719e:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80071a2:	687a      	ldr	r2, [r7, #4]
 80071a4:	69d2      	ldr	r2, [r2, #28]
 80071a6:	00d2      	lsls	r2, r2, #3
 80071a8:	4913      	ldr	r1, [pc, #76]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80071aa:	4313      	orrs	r3, r2
 80071ac:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80071ae:	4b12      	ldr	r3, [pc, #72]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80071b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80071b2:	4a11      	ldr	r2, [pc, #68]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80071b4:	f043 0310 	orr.w	r3, r3, #16
 80071b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 80071ba:	4b0f      	ldr	r3, [pc, #60]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	4a0e      	ldr	r2, [pc, #56]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80071c0:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80071c4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80071c6:	f7fb fbff 	bl	80029c8 <HAL_GetTick>
 80071ca:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80071cc:	e008      	b.n	80071e0 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 80071ce:	f7fb fbfb 	bl	80029c8 <HAL_GetTick>
 80071d2:	4602      	mov	r2, r0
 80071d4:	68fb      	ldr	r3, [r7, #12]
 80071d6:	1ad3      	subs	r3, r2, r3
 80071d8:	2b02      	cmp	r3, #2
 80071da:	d901      	bls.n	80071e0 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 80071dc:	2303      	movs	r3, #3
 80071de:	e006      	b.n	80071ee <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 80071e0:	4b05      	ldr	r3, [pc, #20]	@ (80071f8 <RCCEx_PLL2_Config+0x128>)
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80071e8:	2b00      	cmp	r3, #0
 80071ea:	d0f0      	beq.n	80071ce <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 80071ec:	2300      	movs	r3, #0

}
 80071ee:	4618      	mov	r0, r3
 80071f0:	3710      	adds	r7, #16
 80071f2:	46bd      	mov	sp, r7
 80071f4:	bd80      	pop	{r7, pc}
 80071f6:	bf00      	nop
 80071f8:	46020c00 	.word	0x46020c00
 80071fc:	80800000 	.word	0x80800000

08007200 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8007208:	4b47      	ldr	r3, [pc, #284]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 800720a:	681b      	ldr	r3, [r3, #0]
 800720c:	4a46      	ldr	r2, [pc, #280]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 800720e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007212:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8007214:	f7fb fbd8 	bl	80029c8 <HAL_GetTick>
 8007218:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800721a:	e008      	b.n	800722e <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 800721c:	f7fb fbd4 	bl	80029c8 <HAL_GetTick>
 8007220:	4602      	mov	r2, r0
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	2b02      	cmp	r3, #2
 8007228:	d901      	bls.n	800722e <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 800722a:	2303      	movs	r3, #3
 800722c:	e077      	b.n	800731e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 800722e:	4b3e      	ldr	r3, [pc, #248]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 8007230:	681b      	ldr	r3, [r3, #0]
 8007232:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007236:	2b00      	cmp	r3, #0
 8007238:	d1f0      	bne.n	800721c <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 800723a:	4b3b      	ldr	r3, [pc, #236]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 800723c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800723e:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007242:	f023 0303 	bic.w	r3, r3, #3
 8007246:	687a      	ldr	r2, [r7, #4]
 8007248:	6811      	ldr	r1, [r2, #0]
 800724a:	687a      	ldr	r2, [r7, #4]
 800724c:	6852      	ldr	r2, [r2, #4]
 800724e:	3a01      	subs	r2, #1
 8007250:	0212      	lsls	r2, r2, #8
 8007252:	430a      	orrs	r2, r1
 8007254:	4934      	ldr	r1, [pc, #208]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 8007256:	4313      	orrs	r3, r2
 8007258:	630b      	str	r3, [r1, #48]	@ 0x30
 800725a:	4b33      	ldr	r3, [pc, #204]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 800725c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800725e:	4b33      	ldr	r3, [pc, #204]	@ (800732c <RCCEx_PLL3_Config+0x12c>)
 8007260:	4013      	ands	r3, r2
 8007262:	687a      	ldr	r2, [r7, #4]
 8007264:	6892      	ldr	r2, [r2, #8]
 8007266:	3a01      	subs	r2, #1
 8007268:	f3c2 0108 	ubfx	r1, r2, #0, #9
 800726c:	687a      	ldr	r2, [r7, #4]
 800726e:	68d2      	ldr	r2, [r2, #12]
 8007270:	3a01      	subs	r2, #1
 8007272:	0252      	lsls	r2, r2, #9
 8007274:	b292      	uxth	r2, r2
 8007276:	4311      	orrs	r1, r2
 8007278:	687a      	ldr	r2, [r7, #4]
 800727a:	6912      	ldr	r2, [r2, #16]
 800727c:	3a01      	subs	r2, #1
 800727e:	0412      	lsls	r2, r2, #16
 8007280:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 8007284:	4311      	orrs	r1, r2
 8007286:	687a      	ldr	r2, [r7, #4]
 8007288:	6952      	ldr	r2, [r2, #20]
 800728a:	3a01      	subs	r2, #1
 800728c:	0612      	lsls	r2, r2, #24
 800728e:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 8007292:	430a      	orrs	r2, r1
 8007294:	4924      	ldr	r1, [pc, #144]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 8007296:	4313      	orrs	r3, r2
 8007298:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 800729a:	4b23      	ldr	r3, [pc, #140]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 800729c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800729e:	f023 020c 	bic.w	r2, r3, #12
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	699b      	ldr	r3, [r3, #24]
 80072a6:	4920      	ldr	r1, [pc, #128]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072a8:	4313      	orrs	r3, r2
 80072aa:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80072ac:	4b1e      	ldr	r3, [pc, #120]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072ae:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6a1b      	ldr	r3, [r3, #32]
 80072b4:	491c      	ldr	r1, [pc, #112]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072b6:	4313      	orrs	r3, r2
 80072b8:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 80072ba:	4b1b      	ldr	r3, [pc, #108]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072be:	4a1a      	ldr	r2, [pc, #104]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072c0:	f023 0310 	bic.w	r3, r3, #16
 80072c4:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 80072c6:	4b18      	ldr	r3, [pc, #96]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072c8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80072ca:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80072ce:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80072d2:	687a      	ldr	r2, [r7, #4]
 80072d4:	69d2      	ldr	r2, [r2, #28]
 80072d6:	00d2      	lsls	r2, r2, #3
 80072d8:	4913      	ldr	r1, [pc, #76]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072da:	4313      	orrs	r3, r2
 80072dc:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 80072de:	4b12      	ldr	r3, [pc, #72]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80072e2:	4a11      	ldr	r2, [pc, #68]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072e4:	f043 0310 	orr.w	r3, r3, #16
 80072e8:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 80072ea:	4b0f      	ldr	r3, [pc, #60]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	4a0e      	ldr	r2, [pc, #56]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 80072f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072f4:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 80072f6:	f7fb fb67 	bl	80029c8 <HAL_GetTick>
 80072fa:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 80072fc:	e008      	b.n	8007310 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 80072fe:	f7fb fb63 	bl	80029c8 <HAL_GetTick>
 8007302:	4602      	mov	r2, r0
 8007304:	68fb      	ldr	r3, [r7, #12]
 8007306:	1ad3      	subs	r3, r2, r3
 8007308:	2b02      	cmp	r3, #2
 800730a:	d901      	bls.n	8007310 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 800730c:	2303      	movs	r3, #3
 800730e:	e006      	b.n	800731e <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007310:	4b05      	ldr	r3, [pc, #20]	@ (8007328 <RCCEx_PLL3_Config+0x128>)
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007318:	2b00      	cmp	r3, #0
 800731a:	d0f0      	beq.n	80072fe <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 800731c:	2300      	movs	r3, #0
}
 800731e:	4618      	mov	r0, r3
 8007320:	3710      	adds	r7, #16
 8007322:	46bd      	mov	sp, r7
 8007324:	bd80      	pop	{r7, pc}
 8007326:	bf00      	nop
 8007328:	46020c00 	.word	0x46020c00
 800732c:	80800000 	.word	0x80800000

08007330 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007330:	b580      	push	{r7, lr}
 8007332:	b082      	sub	sp, #8
 8007334:	af00      	add	r7, sp, #0
 8007336:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	2b00      	cmp	r3, #0
 800733c:	d101      	bne.n	8007342 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800733e:	2301      	movs	r3, #1
 8007340:	e049      	b.n	80073d6 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007348:	b2db      	uxtb	r3, r3
 800734a:	2b00      	cmp	r3, #0
 800734c:	d106      	bne.n	800735c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	2200      	movs	r2, #0
 8007352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007356:	6878      	ldr	r0, [r7, #4]
 8007358:	f7fb f93a 	bl	80025d0 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	2202      	movs	r2, #2
 8007360:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	3304      	adds	r3, #4
 800736c:	4619      	mov	r1, r3
 800736e:	4610      	mov	r0, r2
 8007370:	f000 f94a 	bl	8007608 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2201      	movs	r2, #1
 8007378:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	2201      	movs	r2, #1
 8007380:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007384:	687b      	ldr	r3, [r7, #4]
 8007386:	2201      	movs	r2, #1
 8007388:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	2201      	movs	r2, #1
 8007390:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	2201      	movs	r2, #1
 8007398:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	2201      	movs	r2, #1
 80073a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	2201      	movs	r2, #1
 80073a8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80073ac:	687b      	ldr	r3, [r7, #4]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80073b4:	687b      	ldr	r3, [r7, #4]
 80073b6:	2201      	movs	r2, #1
 80073b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80073bc:	687b      	ldr	r3, [r7, #4]
 80073be:	2201      	movs	r2, #1
 80073c0:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	2201      	movs	r2, #1
 80073c8:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	2201      	movs	r2, #1
 80073d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80073d4:	2300      	movs	r3, #0
}
 80073d6:	4618      	mov	r0, r3
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
	...

080073e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b086      	sub	sp, #24
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80073ec:	2300      	movs	r3, #0
 80073ee:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80073f6:	2b01      	cmp	r3, #1
 80073f8:	d101      	bne.n	80073fe <HAL_TIM_PWM_ConfigChannel+0x1e>
 80073fa:	2302      	movs	r3, #2
 80073fc:	e0ff      	b.n	80075fe <HAL_TIM_PWM_ConfigChannel+0x21e>
 80073fe:	68fb      	ldr	r3, [r7, #12]
 8007400:	2201      	movs	r2, #1
 8007402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	2b14      	cmp	r3, #20
 800740a:	f200 80f0 	bhi.w	80075ee <HAL_TIM_PWM_ConfigChannel+0x20e>
 800740e:	a201      	add	r2, pc, #4	@ (adr r2, 8007414 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8007410:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007414:	08007469 	.word	0x08007469
 8007418:	080075ef 	.word	0x080075ef
 800741c:	080075ef 	.word	0x080075ef
 8007420:	080075ef 	.word	0x080075ef
 8007424:	080074a9 	.word	0x080074a9
 8007428:	080075ef 	.word	0x080075ef
 800742c:	080075ef 	.word	0x080075ef
 8007430:	080075ef 	.word	0x080075ef
 8007434:	080074eb 	.word	0x080074eb
 8007438:	080075ef 	.word	0x080075ef
 800743c:	080075ef 	.word	0x080075ef
 8007440:	080075ef 	.word	0x080075ef
 8007444:	0800752b 	.word	0x0800752b
 8007448:	080075ef 	.word	0x080075ef
 800744c:	080075ef 	.word	0x080075ef
 8007450:	080075ef 	.word	0x080075ef
 8007454:	0800756d 	.word	0x0800756d
 8007458:	080075ef 	.word	0x080075ef
 800745c:	080075ef 	.word	0x080075ef
 8007460:	080075ef 	.word	0x080075ef
 8007464:	080075ad 	.word	0x080075ad
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	68b9      	ldr	r1, [r7, #8]
 800746e:	4618      	mov	r0, r3
 8007470:	f000 f9ca 	bl	8007808 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681b      	ldr	r3, [r3, #0]
 8007478:	699a      	ldr	r2, [r3, #24]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	f042 0208 	orr.w	r2, r2, #8
 8007482:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	699a      	ldr	r2, [r3, #24]
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	681b      	ldr	r3, [r3, #0]
 800748e:	f022 0204 	bic.w	r2, r2, #4
 8007492:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	6999      	ldr	r1, [r3, #24]
 800749a:	68bb      	ldr	r3, [r7, #8]
 800749c:	691a      	ldr	r2, [r3, #16]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	430a      	orrs	r2, r1
 80074a4:	619a      	str	r2, [r3, #24]
      break;
 80074a6:	e0a5      	b.n	80075f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	68b9      	ldr	r1, [r7, #8]
 80074ae:	4618      	mov	r0, r3
 80074b0:	f000 fa6e 	bl	8007990 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	699a      	ldr	r2, [r3, #24]
 80074ba:	68fb      	ldr	r3, [r7, #12]
 80074bc:	681b      	ldr	r3, [r3, #0]
 80074be:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80074c2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	699a      	ldr	r2, [r3, #24]
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80074d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	681b      	ldr	r3, [r3, #0]
 80074d8:	6999      	ldr	r1, [r3, #24]
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	021a      	lsls	r2, r3, #8
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	430a      	orrs	r2, r1
 80074e6:	619a      	str	r2, [r3, #24]
      break;
 80074e8:	e084      	b.n	80075f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	68b9      	ldr	r1, [r7, #8]
 80074f0:	4618      	mov	r0, r3
 80074f2:	f000 faff 	bl	8007af4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	69da      	ldr	r2, [r3, #28]
 80074fc:	68fb      	ldr	r3, [r7, #12]
 80074fe:	681b      	ldr	r3, [r3, #0]
 8007500:	f042 0208 	orr.w	r2, r2, #8
 8007504:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8007506:	68fb      	ldr	r3, [r7, #12]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	69da      	ldr	r2, [r3, #28]
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	f022 0204 	bic.w	r2, r2, #4
 8007514:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	69d9      	ldr	r1, [r3, #28]
 800751c:	68bb      	ldr	r3, [r7, #8]
 800751e:	691a      	ldr	r2, [r3, #16]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	430a      	orrs	r2, r1
 8007526:	61da      	str	r2, [r3, #28]
      break;
 8007528:	e064      	b.n	80075f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	68b9      	ldr	r1, [r7, #8]
 8007530:	4618      	mov	r0, r3
 8007532:	f000 fb8f 	bl	8007c54 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	69da      	ldr	r2, [r3, #28]
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007544:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	69da      	ldr	r2, [r3, #28]
 800754c:	68fb      	ldr	r3, [r7, #12]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007554:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	69d9      	ldr	r1, [r3, #28]
 800755c:	68bb      	ldr	r3, [r7, #8]
 800755e:	691b      	ldr	r3, [r3, #16]
 8007560:	021a      	lsls	r2, r3, #8
 8007562:	68fb      	ldr	r3, [r7, #12]
 8007564:	681b      	ldr	r3, [r3, #0]
 8007566:	430a      	orrs	r2, r1
 8007568:	61da      	str	r2, [r3, #28]
      break;
 800756a:	e043      	b.n	80075f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	68b9      	ldr	r1, [r7, #8]
 8007572:	4618      	mov	r0, r3
 8007574:	f000 fc20 	bl	8007db8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007578:	68fb      	ldr	r3, [r7, #12]
 800757a:	681b      	ldr	r3, [r3, #0]
 800757c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800757e:	68fb      	ldr	r3, [r7, #12]
 8007580:	681b      	ldr	r3, [r3, #0]
 8007582:	f042 0208 	orr.w	r2, r2, #8
 8007586:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007588:	68fb      	ldr	r3, [r7, #12]
 800758a:	681b      	ldr	r3, [r3, #0]
 800758c:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800758e:	68fb      	ldr	r3, [r7, #12]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f022 0204 	bic.w	r2, r2, #4
 8007596:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	691a      	ldr	r2, [r3, #16]
 80075a2:	68fb      	ldr	r3, [r7, #12]
 80075a4:	681b      	ldr	r3, [r3, #0]
 80075a6:	430a      	orrs	r2, r1
 80075a8:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80075aa:	e023      	b.n	80075f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68b9      	ldr	r1, [r7, #8]
 80075b2:	4618      	mov	r0, r3
 80075b4:	f000 fc82 	bl	8007ebc <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80075c6:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80075ce:	68fb      	ldr	r3, [r7, #12]
 80075d0:	681b      	ldr	r3, [r3, #0]
 80075d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075d6:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 80075de:	68bb      	ldr	r3, [r7, #8]
 80075e0:	691b      	ldr	r3, [r3, #16]
 80075e2:	021a      	lsls	r2, r3, #8
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	430a      	orrs	r2, r1
 80075ea:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 80075ec:	e002      	b.n	80075f4 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 80075ee:	2301      	movs	r3, #1
 80075f0:	75fb      	strb	r3, [r7, #23]
      break;
 80075f2:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	2200      	movs	r2, #0
 80075f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80075fc:	7dfb      	ldrb	r3, [r7, #23]
}
 80075fe:	4618      	mov	r0, r3
 8007600:	3718      	adds	r7, #24
 8007602:	46bd      	mov	sp, r7
 8007604:	bd80      	pop	{r7, pc}
 8007606:	bf00      	nop

08007608 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007608:	b480      	push	{r7}
 800760a:	b085      	sub	sp, #20
 800760c:	af00      	add	r7, sp, #0
 800760e:	6078      	str	r0, [r7, #4]
 8007610:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	681b      	ldr	r3, [r3, #0]
 8007616:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a6b      	ldr	r2, [pc, #428]	@ (80077c8 <TIM_Base_SetConfig+0x1c0>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d02b      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007620:	687b      	ldr	r3, [r7, #4]
 8007622:	4a6a      	ldr	r2, [pc, #424]	@ (80077cc <TIM_Base_SetConfig+0x1c4>)
 8007624:	4293      	cmp	r3, r2
 8007626:	d027      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007628:	687b      	ldr	r3, [r7, #4]
 800762a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800762e:	d023      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8007636:	d01f      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	4a65      	ldr	r2, [pc, #404]	@ (80077d0 <TIM_Base_SetConfig+0x1c8>)
 800763c:	4293      	cmp	r3, r2
 800763e:	d01b      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	4a64      	ldr	r2, [pc, #400]	@ (80077d4 <TIM_Base_SetConfig+0x1cc>)
 8007644:	4293      	cmp	r3, r2
 8007646:	d017      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	4a63      	ldr	r2, [pc, #396]	@ (80077d8 <TIM_Base_SetConfig+0x1d0>)
 800764c:	4293      	cmp	r3, r2
 800764e:	d013      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007650:	687b      	ldr	r3, [r7, #4]
 8007652:	4a62      	ldr	r2, [pc, #392]	@ (80077dc <TIM_Base_SetConfig+0x1d4>)
 8007654:	4293      	cmp	r3, r2
 8007656:	d00f      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	4a61      	ldr	r2, [pc, #388]	@ (80077e0 <TIM_Base_SetConfig+0x1d8>)
 800765c:	4293      	cmp	r3, r2
 800765e:	d00b      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007660:	687b      	ldr	r3, [r7, #4]
 8007662:	4a60      	ldr	r2, [pc, #384]	@ (80077e4 <TIM_Base_SetConfig+0x1dc>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d007      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	4a5f      	ldr	r2, [pc, #380]	@ (80077e8 <TIM_Base_SetConfig+0x1e0>)
 800766c:	4293      	cmp	r3, r2
 800766e:	d003      	beq.n	8007678 <TIM_Base_SetConfig+0x70>
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	4a5e      	ldr	r2, [pc, #376]	@ (80077ec <TIM_Base_SetConfig+0x1e4>)
 8007674:	4293      	cmp	r3, r2
 8007676:	d108      	bne.n	800768a <TIM_Base_SetConfig+0x82>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007678:	68fb      	ldr	r3, [r7, #12]
 800767a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800767e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007680:	683b      	ldr	r3, [r7, #0]
 8007682:	685b      	ldr	r3, [r3, #4]
 8007684:	68fa      	ldr	r2, [r7, #12]
 8007686:	4313      	orrs	r3, r2
 8007688:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	4a4e      	ldr	r2, [pc, #312]	@ (80077c8 <TIM_Base_SetConfig+0x1c0>)
 800768e:	4293      	cmp	r3, r2
 8007690:	d043      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	4a4d      	ldr	r2, [pc, #308]	@ (80077cc <TIM_Base_SetConfig+0x1c4>)
 8007696:	4293      	cmp	r3, r2
 8007698:	d03f      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80076a0:	d03b      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80076a8:	d037      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	4a48      	ldr	r2, [pc, #288]	@ (80077d0 <TIM_Base_SetConfig+0x1c8>)
 80076ae:	4293      	cmp	r3, r2
 80076b0:	d033      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076b2:	687b      	ldr	r3, [r7, #4]
 80076b4:	4a47      	ldr	r2, [pc, #284]	@ (80077d4 <TIM_Base_SetConfig+0x1cc>)
 80076b6:	4293      	cmp	r3, r2
 80076b8:	d02f      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	4a46      	ldr	r2, [pc, #280]	@ (80077d8 <TIM_Base_SetConfig+0x1d0>)
 80076be:	4293      	cmp	r3, r2
 80076c0:	d02b      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	4a45      	ldr	r2, [pc, #276]	@ (80077dc <TIM_Base_SetConfig+0x1d4>)
 80076c6:	4293      	cmp	r3, r2
 80076c8:	d027      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	4a44      	ldr	r2, [pc, #272]	@ (80077e0 <TIM_Base_SetConfig+0x1d8>)
 80076ce:	4293      	cmp	r3, r2
 80076d0:	d023      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	4a43      	ldr	r2, [pc, #268]	@ (80077e4 <TIM_Base_SetConfig+0x1dc>)
 80076d6:	4293      	cmp	r3, r2
 80076d8:	d01f      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	4a42      	ldr	r2, [pc, #264]	@ (80077e8 <TIM_Base_SetConfig+0x1e0>)
 80076de:	4293      	cmp	r3, r2
 80076e0:	d01b      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	4a41      	ldr	r2, [pc, #260]	@ (80077ec <TIM_Base_SetConfig+0x1e4>)
 80076e6:	4293      	cmp	r3, r2
 80076e8:	d017      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	4a40      	ldr	r2, [pc, #256]	@ (80077f0 <TIM_Base_SetConfig+0x1e8>)
 80076ee:	4293      	cmp	r3, r2
 80076f0:	d013      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	4a3f      	ldr	r2, [pc, #252]	@ (80077f4 <TIM_Base_SetConfig+0x1ec>)
 80076f6:	4293      	cmp	r3, r2
 80076f8:	d00f      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a3e      	ldr	r2, [pc, #248]	@ (80077f8 <TIM_Base_SetConfig+0x1f0>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d00b      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a3d      	ldr	r2, [pc, #244]	@ (80077fc <TIM_Base_SetConfig+0x1f4>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d007      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a3c      	ldr	r2, [pc, #240]	@ (8007800 <TIM_Base_SetConfig+0x1f8>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d003      	beq.n	800771a <TIM_Base_SetConfig+0x112>
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	4a3b      	ldr	r2, [pc, #236]	@ (8007804 <TIM_Base_SetConfig+0x1fc>)
 8007716:	4293      	cmp	r3, r2
 8007718:	d108      	bne.n	800772c <TIM_Base_SetConfig+0x124>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007720:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	68db      	ldr	r3, [r3, #12]
 8007726:	68fa      	ldr	r2, [r7, #12]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	695b      	ldr	r3, [r3, #20]
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800773a:	683b      	ldr	r3, [r7, #0]
 800773c:	689a      	ldr	r2, [r3, #8]
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007742:	683b      	ldr	r3, [r7, #0]
 8007744:	681a      	ldr	r2, [r3, #0]
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	4a1e      	ldr	r2, [pc, #120]	@ (80077c8 <TIM_Base_SetConfig+0x1c0>)
 800774e:	4293      	cmp	r3, r2
 8007750:	d023      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	4a1d      	ldr	r2, [pc, #116]	@ (80077cc <TIM_Base_SetConfig+0x1c4>)
 8007756:	4293      	cmp	r3, r2
 8007758:	d01f      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	4a22      	ldr	r2, [pc, #136]	@ (80077e8 <TIM_Base_SetConfig+0x1e0>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d01b      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	4a21      	ldr	r2, [pc, #132]	@ (80077ec <TIM_Base_SetConfig+0x1e4>)
 8007766:	4293      	cmp	r3, r2
 8007768:	d017      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	4a20      	ldr	r2, [pc, #128]	@ (80077f0 <TIM_Base_SetConfig+0x1e8>)
 800776e:	4293      	cmp	r3, r2
 8007770:	d013      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	4a1f      	ldr	r2, [pc, #124]	@ (80077f4 <TIM_Base_SetConfig+0x1ec>)
 8007776:	4293      	cmp	r3, r2
 8007778:	d00f      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	4a1e      	ldr	r2, [pc, #120]	@ (80077f8 <TIM_Base_SetConfig+0x1f0>)
 800777e:	4293      	cmp	r3, r2
 8007780:	d00b      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	4a1d      	ldr	r2, [pc, #116]	@ (80077fc <TIM_Base_SetConfig+0x1f4>)
 8007786:	4293      	cmp	r3, r2
 8007788:	d007      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	4a1c      	ldr	r2, [pc, #112]	@ (8007800 <TIM_Base_SetConfig+0x1f8>)
 800778e:	4293      	cmp	r3, r2
 8007790:	d003      	beq.n	800779a <TIM_Base_SetConfig+0x192>
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	4a1b      	ldr	r2, [pc, #108]	@ (8007804 <TIM_Base_SetConfig+0x1fc>)
 8007796:	4293      	cmp	r3, r2
 8007798:	d103      	bne.n	80077a2 <TIM_Base_SetConfig+0x19a>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800779a:	683b      	ldr	r3, [r7, #0]
 800779c:	691a      	ldr	r2, [r3, #16]
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80077a2:	687b      	ldr	r3, [r7, #4]
 80077a4:	681b      	ldr	r3, [r3, #0]
 80077a6:	f043 0204 	orr.w	r2, r3, #4
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2201      	movs	r2, #1
 80077b2:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	601a      	str	r2, [r3, #0]
}
 80077ba:	bf00      	nop
 80077bc:	3714      	adds	r7, #20
 80077be:	46bd      	mov	sp, r7
 80077c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c4:	4770      	bx	lr
 80077c6:	bf00      	nop
 80077c8:	40012c00 	.word	0x40012c00
 80077cc:	50012c00 	.word	0x50012c00
 80077d0:	40000400 	.word	0x40000400
 80077d4:	50000400 	.word	0x50000400
 80077d8:	40000800 	.word	0x40000800
 80077dc:	50000800 	.word	0x50000800
 80077e0:	40000c00 	.word	0x40000c00
 80077e4:	50000c00 	.word	0x50000c00
 80077e8:	40013400 	.word	0x40013400
 80077ec:	50013400 	.word	0x50013400
 80077f0:	40014000 	.word	0x40014000
 80077f4:	50014000 	.word	0x50014000
 80077f8:	40014400 	.word	0x40014400
 80077fc:	50014400 	.word	0x50014400
 8007800:	40014800 	.word	0x40014800
 8007804:	50014800 	.word	0x50014800

08007808 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007808:	b480      	push	{r7}
 800780a:	b087      	sub	sp, #28
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
 8007810:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6a1b      	ldr	r3, [r3, #32]
 8007816:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007818:	687b      	ldr	r3, [r7, #4]
 800781a:	6a1b      	ldr	r3, [r3, #32]
 800781c:	f023 0201 	bic.w	r2, r3, #1
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007824:	687b      	ldr	r3, [r7, #4]
 8007826:	685b      	ldr	r3, [r3, #4]
 8007828:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	699b      	ldr	r3, [r3, #24]
 800782e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007836:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800783a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800783c:	68fb      	ldr	r3, [r7, #12]
 800783e:	f023 0303 	bic.w	r3, r3, #3
 8007842:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007844:	683b      	ldr	r3, [r7, #0]
 8007846:	681b      	ldr	r3, [r3, #0]
 8007848:	68fa      	ldr	r2, [r7, #12]
 800784a:	4313      	orrs	r3, r2
 800784c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800784e:	697b      	ldr	r3, [r7, #20]
 8007850:	f023 0302 	bic.w	r3, r3, #2
 8007854:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007856:	683b      	ldr	r3, [r7, #0]
 8007858:	689b      	ldr	r3, [r3, #8]
 800785a:	697a      	ldr	r2, [r7, #20]
 800785c:	4313      	orrs	r3, r2
 800785e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	4a41      	ldr	r2, [pc, #260]	@ (8007968 <TIM_OC1_SetConfig+0x160>)
 8007864:	4293      	cmp	r3, r2
 8007866:	d023      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	4a40      	ldr	r2, [pc, #256]	@ (800796c <TIM_OC1_SetConfig+0x164>)
 800786c:	4293      	cmp	r3, r2
 800786e:	d01f      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	4a3f      	ldr	r2, [pc, #252]	@ (8007970 <TIM_OC1_SetConfig+0x168>)
 8007874:	4293      	cmp	r3, r2
 8007876:	d01b      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	4a3e      	ldr	r2, [pc, #248]	@ (8007974 <TIM_OC1_SetConfig+0x16c>)
 800787c:	4293      	cmp	r3, r2
 800787e:	d017      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a3d      	ldr	r2, [pc, #244]	@ (8007978 <TIM_OC1_SetConfig+0x170>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d013      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	4a3c      	ldr	r2, [pc, #240]	@ (800797c <TIM_OC1_SetConfig+0x174>)
 800788c:	4293      	cmp	r3, r2
 800788e:	d00f      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	4a3b      	ldr	r2, [pc, #236]	@ (8007980 <TIM_OC1_SetConfig+0x178>)
 8007894:	4293      	cmp	r3, r2
 8007896:	d00b      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	4a3a      	ldr	r2, [pc, #232]	@ (8007984 <TIM_OC1_SetConfig+0x17c>)
 800789c:	4293      	cmp	r3, r2
 800789e:	d007      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	4a39      	ldr	r2, [pc, #228]	@ (8007988 <TIM_OC1_SetConfig+0x180>)
 80078a4:	4293      	cmp	r3, r2
 80078a6:	d003      	beq.n	80078b0 <TIM_OC1_SetConfig+0xa8>
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	4a38      	ldr	r2, [pc, #224]	@ (800798c <TIM_OC1_SetConfig+0x184>)
 80078ac:	4293      	cmp	r3, r2
 80078ae:	d10e      	bne.n	80078ce <TIM_OC1_SetConfig+0xc6>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 1N: Reset the CC1NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC1NE;
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	6a1b      	ldr	r3, [r3, #32]
 80078b4:	f023 0204 	bic.w	r2, r3, #4
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80078bc:	697b      	ldr	r3, [r7, #20]
 80078be:	f023 0308 	bic.w	r3, r3, #8
 80078c2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	68db      	ldr	r3, [r3, #12]
 80078c8:	697a      	ldr	r2, [r7, #20]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	4a25      	ldr	r2, [pc, #148]	@ (8007968 <TIM_OC1_SetConfig+0x160>)
 80078d2:	4293      	cmp	r3, r2
 80078d4:	d023      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	4a24      	ldr	r2, [pc, #144]	@ (800796c <TIM_OC1_SetConfig+0x164>)
 80078da:	4293      	cmp	r3, r2
 80078dc:	d01f      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	4a23      	ldr	r2, [pc, #140]	@ (8007970 <TIM_OC1_SetConfig+0x168>)
 80078e2:	4293      	cmp	r3, r2
 80078e4:	d01b      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 80078e6:	687b      	ldr	r3, [r7, #4]
 80078e8:	4a22      	ldr	r2, [pc, #136]	@ (8007974 <TIM_OC1_SetConfig+0x16c>)
 80078ea:	4293      	cmp	r3, r2
 80078ec:	d017      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	4a21      	ldr	r2, [pc, #132]	@ (8007978 <TIM_OC1_SetConfig+0x170>)
 80078f2:	4293      	cmp	r3, r2
 80078f4:	d013      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 80078f6:	687b      	ldr	r3, [r7, #4]
 80078f8:	4a20      	ldr	r2, [pc, #128]	@ (800797c <TIM_OC1_SetConfig+0x174>)
 80078fa:	4293      	cmp	r3, r2
 80078fc:	d00f      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	4a1f      	ldr	r2, [pc, #124]	@ (8007980 <TIM_OC1_SetConfig+0x178>)
 8007902:	4293      	cmp	r3, r2
 8007904:	d00b      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	4a1e      	ldr	r2, [pc, #120]	@ (8007984 <TIM_OC1_SetConfig+0x17c>)
 800790a:	4293      	cmp	r3, r2
 800790c:	d007      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	4a1d      	ldr	r2, [pc, #116]	@ (8007988 <TIM_OC1_SetConfig+0x180>)
 8007912:	4293      	cmp	r3, r2
 8007914:	d003      	beq.n	800791e <TIM_OC1_SetConfig+0x116>
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	4a1c      	ldr	r2, [pc, #112]	@ (800798c <TIM_OC1_SetConfig+0x184>)
 800791a:	4293      	cmp	r3, r2
 800791c:	d111      	bne.n	8007942 <TIM_OC1_SetConfig+0x13a>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800791e:	693b      	ldr	r3, [r7, #16]
 8007920:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007924:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007926:	693b      	ldr	r3, [r7, #16]
 8007928:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800792c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800792e:	683b      	ldr	r3, [r7, #0]
 8007930:	695b      	ldr	r3, [r3, #20]
 8007932:	693a      	ldr	r2, [r7, #16]
 8007934:	4313      	orrs	r3, r2
 8007936:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007938:	683b      	ldr	r3, [r7, #0]
 800793a:	699b      	ldr	r3, [r3, #24]
 800793c:	693a      	ldr	r2, [r7, #16]
 800793e:	4313      	orrs	r3, r2
 8007940:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	693a      	ldr	r2, [r7, #16]
 8007946:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007948:	687b      	ldr	r3, [r7, #4]
 800794a:	68fa      	ldr	r2, [r7, #12]
 800794c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800794e:	683b      	ldr	r3, [r7, #0]
 8007950:	685a      	ldr	r2, [r3, #4]
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	697a      	ldr	r2, [r7, #20]
 800795a:	621a      	str	r2, [r3, #32]
}
 800795c:	bf00      	nop
 800795e:	371c      	adds	r7, #28
 8007960:	46bd      	mov	sp, r7
 8007962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007966:	4770      	bx	lr
 8007968:	40012c00 	.word	0x40012c00
 800796c:	50012c00 	.word	0x50012c00
 8007970:	40013400 	.word	0x40013400
 8007974:	50013400 	.word	0x50013400
 8007978:	40014000 	.word	0x40014000
 800797c:	50014000 	.word	0x50014000
 8007980:	40014400 	.word	0x40014400
 8007984:	50014400 	.word	0x50014400
 8007988:	40014800 	.word	0x40014800
 800798c:	50014800 	.word	0x50014800

08007990 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007990:	b480      	push	{r7}
 8007992:	b087      	sub	sp, #28
 8007994:	af00      	add	r7, sp, #0
 8007996:	6078      	str	r0, [r7, #4]
 8007998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6a1b      	ldr	r3, [r3, #32]
 800799e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	6a1b      	ldr	r3, [r3, #32]
 80079a4:	f023 0210 	bic.w	r2, r3, #16
 80079a8:	687b      	ldr	r3, [r7, #4]
 80079aa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	685b      	ldr	r3, [r3, #4]
 80079b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	699b      	ldr	r3, [r3, #24]
 80079b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80079b8:	68fb      	ldr	r3, [r7, #12]
 80079ba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80079be:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80079c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80079ca:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80079cc:	683b      	ldr	r3, [r7, #0]
 80079ce:	681b      	ldr	r3, [r3, #0]
 80079d0:	021b      	lsls	r3, r3, #8
 80079d2:	68fa      	ldr	r2, [r7, #12]
 80079d4:	4313      	orrs	r3, r2
 80079d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80079d8:	697b      	ldr	r3, [r7, #20]
 80079da:	f023 0320 	bic.w	r3, r3, #32
 80079de:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80079e0:	683b      	ldr	r3, [r7, #0]
 80079e2:	689b      	ldr	r3, [r3, #8]
 80079e4:	011b      	lsls	r3, r3, #4
 80079e6:	697a      	ldr	r2, [r7, #20]
 80079e8:	4313      	orrs	r3, r2
 80079ea:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	4a37      	ldr	r2, [pc, #220]	@ (8007acc <TIM_OC2_SetConfig+0x13c>)
 80079f0:	4293      	cmp	r3, r2
 80079f2:	d00b      	beq.n	8007a0c <TIM_OC2_SetConfig+0x7c>
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	4a36      	ldr	r2, [pc, #216]	@ (8007ad0 <TIM_OC2_SetConfig+0x140>)
 80079f8:	4293      	cmp	r3, r2
 80079fa:	d007      	beq.n	8007a0c <TIM_OC2_SetConfig+0x7c>
 80079fc:	687b      	ldr	r3, [r7, #4]
 80079fe:	4a35      	ldr	r2, [pc, #212]	@ (8007ad4 <TIM_OC2_SetConfig+0x144>)
 8007a00:	4293      	cmp	r3, r2
 8007a02:	d003      	beq.n	8007a0c <TIM_OC2_SetConfig+0x7c>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	4a34      	ldr	r2, [pc, #208]	@ (8007ad8 <TIM_OC2_SetConfig+0x148>)
 8007a08:	4293      	cmp	r3, r2
 8007a0a:	d10f      	bne.n	8007a2c <TIM_OC2_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 2N: Reset the CC2NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC2NE;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a1b      	ldr	r3, [r3, #32]
 8007a10:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007a18:	697b      	ldr	r3, [r7, #20]
 8007a1a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007a1e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	68db      	ldr	r3, [r3, #12]
 8007a24:	011b      	lsls	r3, r3, #4
 8007a26:	697a      	ldr	r2, [r7, #20]
 8007a28:	4313      	orrs	r3, r2
 8007a2a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a2c:	687b      	ldr	r3, [r7, #4]
 8007a2e:	4a27      	ldr	r2, [pc, #156]	@ (8007acc <TIM_OC2_SetConfig+0x13c>)
 8007a30:	4293      	cmp	r3, r2
 8007a32:	d023      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4a26      	ldr	r2, [pc, #152]	@ (8007ad0 <TIM_OC2_SetConfig+0x140>)
 8007a38:	4293      	cmp	r3, r2
 8007a3a:	d01f      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a25      	ldr	r2, [pc, #148]	@ (8007ad4 <TIM_OC2_SetConfig+0x144>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d01b      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a24      	ldr	r2, [pc, #144]	@ (8007ad8 <TIM_OC2_SetConfig+0x148>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d017      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a23      	ldr	r2, [pc, #140]	@ (8007adc <TIM_OC2_SetConfig+0x14c>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d013      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	4a22      	ldr	r2, [pc, #136]	@ (8007ae0 <TIM_OC2_SetConfig+0x150>)
 8007a58:	4293      	cmp	r3, r2
 8007a5a:	d00f      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	4a21      	ldr	r2, [pc, #132]	@ (8007ae4 <TIM_OC2_SetConfig+0x154>)
 8007a60:	4293      	cmp	r3, r2
 8007a62:	d00b      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	4a20      	ldr	r2, [pc, #128]	@ (8007ae8 <TIM_OC2_SetConfig+0x158>)
 8007a68:	4293      	cmp	r3, r2
 8007a6a:	d007      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4a1f      	ldr	r2, [pc, #124]	@ (8007aec <TIM_OC2_SetConfig+0x15c>)
 8007a70:	4293      	cmp	r3, r2
 8007a72:	d003      	beq.n	8007a7c <TIM_OC2_SetConfig+0xec>
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	4a1e      	ldr	r2, [pc, #120]	@ (8007af0 <TIM_OC2_SetConfig+0x160>)
 8007a78:	4293      	cmp	r3, r2
 8007a7a:	d113      	bne.n	8007aa4 <TIM_OC2_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007a7c:	693b      	ldr	r3, [r7, #16]
 8007a7e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8007a82:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007a84:	693b      	ldr	r3, [r7, #16]
 8007a86:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007a8a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007a8c:	683b      	ldr	r3, [r7, #0]
 8007a8e:	695b      	ldr	r3, [r3, #20]
 8007a90:	009b      	lsls	r3, r3, #2
 8007a92:	693a      	ldr	r2, [r7, #16]
 8007a94:	4313      	orrs	r3, r2
 8007a96:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007a98:	683b      	ldr	r3, [r7, #0]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	009b      	lsls	r3, r3, #2
 8007a9e:	693a      	ldr	r2, [r7, #16]
 8007aa0:	4313      	orrs	r3, r2
 8007aa2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	693a      	ldr	r2, [r7, #16]
 8007aa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	68fa      	ldr	r2, [r7, #12]
 8007aae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	685a      	ldr	r2, [r3, #4]
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	697a      	ldr	r2, [r7, #20]
 8007abc:	621a      	str	r2, [r3, #32]
}
 8007abe:	bf00      	nop
 8007ac0:	371c      	adds	r7, #28
 8007ac2:	46bd      	mov	sp, r7
 8007ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac8:	4770      	bx	lr
 8007aca:	bf00      	nop
 8007acc:	40012c00 	.word	0x40012c00
 8007ad0:	50012c00 	.word	0x50012c00
 8007ad4:	40013400 	.word	0x40013400
 8007ad8:	50013400 	.word	0x50013400
 8007adc:	40014000 	.word	0x40014000
 8007ae0:	50014000 	.word	0x50014000
 8007ae4:	40014400 	.word	0x40014400
 8007ae8:	50014400 	.word	0x50014400
 8007aec:	40014800 	.word	0x40014800
 8007af0:	50014800 	.word	0x50014800

08007af4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007af4:	b480      	push	{r7}
 8007af6:	b087      	sub	sp, #28
 8007af8:	af00      	add	r7, sp, #0
 8007afa:	6078      	str	r0, [r7, #4]
 8007afc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	6a1b      	ldr	r3, [r3, #32]
 8007b02:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	6a1b      	ldr	r3, [r3, #32]
 8007b08:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	685b      	ldr	r3, [r3, #4]
 8007b14:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	69db      	ldr	r3, [r3, #28]
 8007b1a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007b22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007b26:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	f023 0303 	bic.w	r3, r3, #3
 8007b2e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007b30:	683b      	ldr	r3, [r7, #0]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	4313      	orrs	r3, r2
 8007b38:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007b3a:	697b      	ldr	r3, [r7, #20]
 8007b3c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007b40:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007b42:	683b      	ldr	r3, [r7, #0]
 8007b44:	689b      	ldr	r3, [r3, #8]
 8007b46:	021b      	lsls	r3, r3, #8
 8007b48:	697a      	ldr	r2, [r7, #20]
 8007b4a:	4313      	orrs	r3, r2
 8007b4c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007b4e:	687b      	ldr	r3, [r7, #4]
 8007b50:	4a36      	ldr	r2, [pc, #216]	@ (8007c2c <TIM_OC3_SetConfig+0x138>)
 8007b52:	4293      	cmp	r3, r2
 8007b54:	d00b      	beq.n	8007b6e <TIM_OC3_SetConfig+0x7a>
 8007b56:	687b      	ldr	r3, [r7, #4]
 8007b58:	4a35      	ldr	r2, [pc, #212]	@ (8007c30 <TIM_OC3_SetConfig+0x13c>)
 8007b5a:	4293      	cmp	r3, r2
 8007b5c:	d007      	beq.n	8007b6e <TIM_OC3_SetConfig+0x7a>
 8007b5e:	687b      	ldr	r3, [r7, #4]
 8007b60:	4a34      	ldr	r2, [pc, #208]	@ (8007c34 <TIM_OC3_SetConfig+0x140>)
 8007b62:	4293      	cmp	r3, r2
 8007b64:	d003      	beq.n	8007b6e <TIM_OC3_SetConfig+0x7a>
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	4a33      	ldr	r2, [pc, #204]	@ (8007c38 <TIM_OC3_SetConfig+0x144>)
 8007b6a:	4293      	cmp	r3, r2
 8007b6c:	d10f      	bne.n	8007b8e <TIM_OC3_SetConfig+0x9a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 3N: Reset the CC3NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC3NE;
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	6a1b      	ldr	r3, [r3, #32]
 8007b72:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8007b76:	687b      	ldr	r3, [r7, #4]
 8007b78:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007b80:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007b82:	683b      	ldr	r3, [r7, #0]
 8007b84:	68db      	ldr	r3, [r3, #12]
 8007b86:	021b      	lsls	r3, r3, #8
 8007b88:	697a      	ldr	r2, [r7, #20]
 8007b8a:	4313      	orrs	r3, r2
 8007b8c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	4a26      	ldr	r2, [pc, #152]	@ (8007c2c <TIM_OC3_SetConfig+0x138>)
 8007b92:	4293      	cmp	r3, r2
 8007b94:	d023      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	4a25      	ldr	r2, [pc, #148]	@ (8007c30 <TIM_OC3_SetConfig+0x13c>)
 8007b9a:	4293      	cmp	r3, r2
 8007b9c:	d01f      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	4a24      	ldr	r2, [pc, #144]	@ (8007c34 <TIM_OC3_SetConfig+0x140>)
 8007ba2:	4293      	cmp	r3, r2
 8007ba4:	d01b      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	4a23      	ldr	r2, [pc, #140]	@ (8007c38 <TIM_OC3_SetConfig+0x144>)
 8007baa:	4293      	cmp	r3, r2
 8007bac:	d017      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	4a22      	ldr	r2, [pc, #136]	@ (8007c3c <TIM_OC3_SetConfig+0x148>)
 8007bb2:	4293      	cmp	r3, r2
 8007bb4:	d013      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	4a21      	ldr	r2, [pc, #132]	@ (8007c40 <TIM_OC3_SetConfig+0x14c>)
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d00f      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	4a20      	ldr	r2, [pc, #128]	@ (8007c44 <TIM_OC3_SetConfig+0x150>)
 8007bc2:	4293      	cmp	r3, r2
 8007bc4:	d00b      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	4a1f      	ldr	r2, [pc, #124]	@ (8007c48 <TIM_OC3_SetConfig+0x154>)
 8007bca:	4293      	cmp	r3, r2
 8007bcc:	d007      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	4a1e      	ldr	r2, [pc, #120]	@ (8007c4c <TIM_OC3_SetConfig+0x158>)
 8007bd2:	4293      	cmp	r3, r2
 8007bd4:	d003      	beq.n	8007bde <TIM_OC3_SetConfig+0xea>
 8007bd6:	687b      	ldr	r3, [r7, #4]
 8007bd8:	4a1d      	ldr	r2, [pc, #116]	@ (8007c50 <TIM_OC3_SetConfig+0x15c>)
 8007bda:	4293      	cmp	r3, r2
 8007bdc:	d113      	bne.n	8007c06 <TIM_OC3_SetConfig+0x112>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007bde:	693b      	ldr	r3, [r7, #16]
 8007be0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007be4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007bec:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007bee:	683b      	ldr	r3, [r7, #0]
 8007bf0:	695b      	ldr	r3, [r3, #20]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	699b      	ldr	r3, [r3, #24]
 8007bfe:	011b      	lsls	r3, r3, #4
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	4313      	orrs	r3, r2
 8007c04:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	693a      	ldr	r2, [r7, #16]
 8007c0a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	68fa      	ldr	r2, [r7, #12]
 8007c10:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c12:	683b      	ldr	r3, [r7, #0]
 8007c14:	685a      	ldr	r2, [r3, #4]
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007c1a:	687b      	ldr	r3, [r7, #4]
 8007c1c:	697a      	ldr	r2, [r7, #20]
 8007c1e:	621a      	str	r2, [r3, #32]
}
 8007c20:	bf00      	nop
 8007c22:	371c      	adds	r7, #28
 8007c24:	46bd      	mov	sp, r7
 8007c26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c2a:	4770      	bx	lr
 8007c2c:	40012c00 	.word	0x40012c00
 8007c30:	50012c00 	.word	0x50012c00
 8007c34:	40013400 	.word	0x40013400
 8007c38:	50013400 	.word	0x50013400
 8007c3c:	40014000 	.word	0x40014000
 8007c40:	50014000 	.word	0x50014000
 8007c44:	40014400 	.word	0x40014400
 8007c48:	50014400 	.word	0x50014400
 8007c4c:	40014800 	.word	0x40014800
 8007c50:	50014800 	.word	0x50014800

08007c54 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007c54:	b480      	push	{r7}
 8007c56:	b087      	sub	sp, #28
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	6a1b      	ldr	r3, [r3, #32]
 8007c62:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007c64:	687b      	ldr	r3, [r7, #4]
 8007c66:	6a1b      	ldr	r3, [r3, #32]
 8007c68:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	685b      	ldr	r3, [r3, #4]
 8007c74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007c76:	687b      	ldr	r3, [r7, #4]
 8007c78:	69db      	ldr	r3, [r3, #28]
 8007c7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007c82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007c86:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007c8e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007c90:	683b      	ldr	r3, [r7, #0]
 8007c92:	681b      	ldr	r3, [r3, #0]
 8007c94:	021b      	lsls	r3, r3, #8
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	4313      	orrs	r3, r2
 8007c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007c9c:	697b      	ldr	r3, [r7, #20]
 8007c9e:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007ca2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ca4:	683b      	ldr	r3, [r7, #0]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	031b      	lsls	r3, r3, #12
 8007caa:	697a      	ldr	r2, [r7, #20]
 8007cac:	4313      	orrs	r3, r2
 8007cae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	4a37      	ldr	r2, [pc, #220]	@ (8007d90 <TIM_OC4_SetConfig+0x13c>)
 8007cb4:	4293      	cmp	r3, r2
 8007cb6:	d00b      	beq.n	8007cd0 <TIM_OC4_SetConfig+0x7c>
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	4a36      	ldr	r2, [pc, #216]	@ (8007d94 <TIM_OC4_SetConfig+0x140>)
 8007cbc:	4293      	cmp	r3, r2
 8007cbe:	d007      	beq.n	8007cd0 <TIM_OC4_SetConfig+0x7c>
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	4a35      	ldr	r2, [pc, #212]	@ (8007d98 <TIM_OC4_SetConfig+0x144>)
 8007cc4:	4293      	cmp	r3, r2
 8007cc6:	d003      	beq.n	8007cd0 <TIM_OC4_SetConfig+0x7c>
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	4a34      	ldr	r2, [pc, #208]	@ (8007d9c <TIM_OC4_SetConfig+0x148>)
 8007ccc:	4293      	cmp	r3, r2
 8007cce:	d10f      	bne.n	8007cf0 <TIM_OC4_SetConfig+0x9c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Disable the Channel 4N: Reset the CC4NE Bit */
    TIMx->CCER &= ~TIM_CCER_CC4NE;
 8007cd0:	687b      	ldr	r3, [r7, #4]
 8007cd2:	6a1b      	ldr	r3, [r3, #32]
 8007cd4:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	621a      	str	r2, [r3, #32]

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007ce2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	68db      	ldr	r3, [r3, #12]
 8007ce8:	031b      	lsls	r3, r3, #12
 8007cea:	697a      	ldr	r2, [r7, #20]
 8007cec:	4313      	orrs	r3, r2
 8007cee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007cf0:	687b      	ldr	r3, [r7, #4]
 8007cf2:	4a27      	ldr	r2, [pc, #156]	@ (8007d90 <TIM_OC4_SetConfig+0x13c>)
 8007cf4:	4293      	cmp	r3, r2
 8007cf6:	d023      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007cf8:	687b      	ldr	r3, [r7, #4]
 8007cfa:	4a26      	ldr	r2, [pc, #152]	@ (8007d94 <TIM_OC4_SetConfig+0x140>)
 8007cfc:	4293      	cmp	r3, r2
 8007cfe:	d01f      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d00:	687b      	ldr	r3, [r7, #4]
 8007d02:	4a25      	ldr	r2, [pc, #148]	@ (8007d98 <TIM_OC4_SetConfig+0x144>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d01b      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	4a24      	ldr	r2, [pc, #144]	@ (8007d9c <TIM_OC4_SetConfig+0x148>)
 8007d0c:	4293      	cmp	r3, r2
 8007d0e:	d017      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	4a23      	ldr	r2, [pc, #140]	@ (8007da0 <TIM_OC4_SetConfig+0x14c>)
 8007d14:	4293      	cmp	r3, r2
 8007d16:	d013      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	4a22      	ldr	r2, [pc, #136]	@ (8007da4 <TIM_OC4_SetConfig+0x150>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d00f      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	4a21      	ldr	r2, [pc, #132]	@ (8007da8 <TIM_OC4_SetConfig+0x154>)
 8007d24:	4293      	cmp	r3, r2
 8007d26:	d00b      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	4a20      	ldr	r2, [pc, #128]	@ (8007dac <TIM_OC4_SetConfig+0x158>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d007      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	4a1f      	ldr	r2, [pc, #124]	@ (8007db0 <TIM_OC4_SetConfig+0x15c>)
 8007d34:	4293      	cmp	r3, r2
 8007d36:	d003      	beq.n	8007d40 <TIM_OC4_SetConfig+0xec>
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	4a1e      	ldr	r2, [pc, #120]	@ (8007db4 <TIM_OC4_SetConfig+0x160>)
 8007d3c:	4293      	cmp	r3, r2
 8007d3e:	d113      	bne.n	8007d68 <TIM_OC4_SetConfig+0x114>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8007d46:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007d48:	693b      	ldr	r3, [r7, #16]
 8007d4a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007d4e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	695b      	ldr	r3, [r3, #20]
 8007d54:	019b      	lsls	r3, r3, #6
 8007d56:	693a      	ldr	r2, [r7, #16]
 8007d58:	4313      	orrs	r3, r2
 8007d5a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	699b      	ldr	r3, [r3, #24]
 8007d60:	019b      	lsls	r3, r3, #6
 8007d62:	693a      	ldr	r2, [r7, #16]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	693a      	ldr	r2, [r7, #16]
 8007d6c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	68fa      	ldr	r2, [r7, #12]
 8007d72:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d74:	683b      	ldr	r3, [r7, #0]
 8007d76:	685a      	ldr	r2, [r3, #4]
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	697a      	ldr	r2, [r7, #20]
 8007d80:	621a      	str	r2, [r3, #32]
}
 8007d82:	bf00      	nop
 8007d84:	371c      	adds	r7, #28
 8007d86:	46bd      	mov	sp, r7
 8007d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d8c:	4770      	bx	lr
 8007d8e:	bf00      	nop
 8007d90:	40012c00 	.word	0x40012c00
 8007d94:	50012c00 	.word	0x50012c00
 8007d98:	40013400 	.word	0x40013400
 8007d9c:	50013400 	.word	0x50013400
 8007da0:	40014000 	.word	0x40014000
 8007da4:	50014000 	.word	0x50014000
 8007da8:	40014400 	.word	0x40014400
 8007dac:	50014400 	.word	0x50014400
 8007db0:	40014800 	.word	0x40014800
 8007db4:	50014800 	.word	0x50014800

08007db8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007db8:	b480      	push	{r7}
 8007dba:	b087      	sub	sp, #28
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
 8007dc0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	6a1b      	ldr	r3, [r3, #32]
 8007dc6:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6a1b      	ldr	r3, [r3, #32]
 8007dcc:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	685b      	ldr	r3, [r3, #4]
 8007dd8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007dde:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007de6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007dea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007dec:	683b      	ldr	r3, [r7, #0]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68fa      	ldr	r2, [r7, #12]
 8007df2:	4313      	orrs	r3, r2
 8007df4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007dfc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007dfe:	683b      	ldr	r3, [r7, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	041b      	lsls	r3, r3, #16
 8007e04:	693a      	ldr	r2, [r7, #16]
 8007e06:	4313      	orrs	r3, r2
 8007e08:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	4a21      	ldr	r2, [pc, #132]	@ (8007e94 <TIM_OC5_SetConfig+0xdc>)
 8007e0e:	4293      	cmp	r3, r2
 8007e10:	d023      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	4a20      	ldr	r2, [pc, #128]	@ (8007e98 <TIM_OC5_SetConfig+0xe0>)
 8007e16:	4293      	cmp	r3, r2
 8007e18:	d01f      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	4a1f      	ldr	r2, [pc, #124]	@ (8007e9c <TIM_OC5_SetConfig+0xe4>)
 8007e1e:	4293      	cmp	r3, r2
 8007e20:	d01b      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	4a1e      	ldr	r2, [pc, #120]	@ (8007ea0 <TIM_OC5_SetConfig+0xe8>)
 8007e26:	4293      	cmp	r3, r2
 8007e28:	d017      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	4a1d      	ldr	r2, [pc, #116]	@ (8007ea4 <TIM_OC5_SetConfig+0xec>)
 8007e2e:	4293      	cmp	r3, r2
 8007e30:	d013      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	4a1c      	ldr	r2, [pc, #112]	@ (8007ea8 <TIM_OC5_SetConfig+0xf0>)
 8007e36:	4293      	cmp	r3, r2
 8007e38:	d00f      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	4a1b      	ldr	r2, [pc, #108]	@ (8007eac <TIM_OC5_SetConfig+0xf4>)
 8007e3e:	4293      	cmp	r3, r2
 8007e40:	d00b      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	4a1a      	ldr	r2, [pc, #104]	@ (8007eb0 <TIM_OC5_SetConfig+0xf8>)
 8007e46:	4293      	cmp	r3, r2
 8007e48:	d007      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	4a19      	ldr	r2, [pc, #100]	@ (8007eb4 <TIM_OC5_SetConfig+0xfc>)
 8007e4e:	4293      	cmp	r3, r2
 8007e50:	d003      	beq.n	8007e5a <TIM_OC5_SetConfig+0xa2>
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	4a18      	ldr	r2, [pc, #96]	@ (8007eb8 <TIM_OC5_SetConfig+0x100>)
 8007e56:	4293      	cmp	r3, r2
 8007e58:	d109      	bne.n	8007e6e <TIM_OC5_SetConfig+0xb6>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007e5a:	697b      	ldr	r3, [r7, #20]
 8007e5c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007e60:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007e62:	683b      	ldr	r3, [r7, #0]
 8007e64:	695b      	ldr	r3, [r3, #20]
 8007e66:	021b      	lsls	r3, r3, #8
 8007e68:	697a      	ldr	r2, [r7, #20]
 8007e6a:	4313      	orrs	r3, r2
 8007e6c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	697a      	ldr	r2, [r7, #20]
 8007e72:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	68fa      	ldr	r2, [r7, #12]
 8007e78:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e7a:	683b      	ldr	r3, [r7, #0]
 8007e7c:	685a      	ldr	r2, [r3, #4]
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	693a      	ldr	r2, [r7, #16]
 8007e86:	621a      	str	r2, [r3, #32]
}
 8007e88:	bf00      	nop
 8007e8a:	371c      	adds	r7, #28
 8007e8c:	46bd      	mov	sp, r7
 8007e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e92:	4770      	bx	lr
 8007e94:	40012c00 	.word	0x40012c00
 8007e98:	50012c00 	.word	0x50012c00
 8007e9c:	40013400 	.word	0x40013400
 8007ea0:	50013400 	.word	0x50013400
 8007ea4:	40014000 	.word	0x40014000
 8007ea8:	50014000 	.word	0x50014000
 8007eac:	40014400 	.word	0x40014400
 8007eb0:	50014400 	.word	0x50014400
 8007eb4:	40014800 	.word	0x40014800
 8007eb8:	50014800 	.word	0x50014800

08007ebc <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8007ebc:	b480      	push	{r7}
 8007ebe:	b087      	sub	sp, #28
 8007ec0:	af00      	add	r7, sp, #0
 8007ec2:	6078      	str	r0, [r7, #4]
 8007ec4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	6a1b      	ldr	r3, [r3, #32]
 8007eca:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	6a1b      	ldr	r3, [r3, #32]
 8007ed0:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	685b      	ldr	r3, [r3, #4]
 8007edc:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007ee2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007eea:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007eee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ef0:	683b      	ldr	r3, [r7, #0]
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	021b      	lsls	r3, r3, #8
 8007ef6:	68fa      	ldr	r2, [r7, #12]
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007efc:	693b      	ldr	r3, [r7, #16]
 8007efe:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007f02:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007f04:	683b      	ldr	r3, [r7, #0]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	051b      	lsls	r3, r3, #20
 8007f0a:	693a      	ldr	r2, [r7, #16]
 8007f0c:	4313      	orrs	r3, r2
 8007f0e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	4a22      	ldr	r2, [pc, #136]	@ (8007f9c <TIM_OC6_SetConfig+0xe0>)
 8007f14:	4293      	cmp	r3, r2
 8007f16:	d023      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	4a21      	ldr	r2, [pc, #132]	@ (8007fa0 <TIM_OC6_SetConfig+0xe4>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d01f      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f20:	687b      	ldr	r3, [r7, #4]
 8007f22:	4a20      	ldr	r2, [pc, #128]	@ (8007fa4 <TIM_OC6_SetConfig+0xe8>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d01b      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	4a1f      	ldr	r2, [pc, #124]	@ (8007fa8 <TIM_OC6_SetConfig+0xec>)
 8007f2c:	4293      	cmp	r3, r2
 8007f2e:	d017      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f30:	687b      	ldr	r3, [r7, #4]
 8007f32:	4a1e      	ldr	r2, [pc, #120]	@ (8007fac <TIM_OC6_SetConfig+0xf0>)
 8007f34:	4293      	cmp	r3, r2
 8007f36:	d013      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	4a1d      	ldr	r2, [pc, #116]	@ (8007fb0 <TIM_OC6_SetConfig+0xf4>)
 8007f3c:	4293      	cmp	r3, r2
 8007f3e:	d00f      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	4a1c      	ldr	r2, [pc, #112]	@ (8007fb4 <TIM_OC6_SetConfig+0xf8>)
 8007f44:	4293      	cmp	r3, r2
 8007f46:	d00b      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	4a1b      	ldr	r2, [pc, #108]	@ (8007fb8 <TIM_OC6_SetConfig+0xfc>)
 8007f4c:	4293      	cmp	r3, r2
 8007f4e:	d007      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f50:	687b      	ldr	r3, [r7, #4]
 8007f52:	4a1a      	ldr	r2, [pc, #104]	@ (8007fbc <TIM_OC6_SetConfig+0x100>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d003      	beq.n	8007f60 <TIM_OC6_SetConfig+0xa4>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	4a19      	ldr	r2, [pc, #100]	@ (8007fc0 <TIM_OC6_SetConfig+0x104>)
 8007f5c:	4293      	cmp	r3, r2
 8007f5e:	d109      	bne.n	8007f74 <TIM_OC6_SetConfig+0xb8>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007f60:	697b      	ldr	r3, [r7, #20]
 8007f62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007f66:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007f68:	683b      	ldr	r3, [r7, #0]
 8007f6a:	695b      	ldr	r3, [r3, #20]
 8007f6c:	029b      	lsls	r3, r3, #10
 8007f6e:	697a      	ldr	r2, [r7, #20]
 8007f70:	4313      	orrs	r3, r2
 8007f72:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	697a      	ldr	r2, [r7, #20]
 8007f78:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	68fa      	ldr	r2, [r7, #12]
 8007f7e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685a      	ldr	r2, [r3, #4]
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f88:	687b      	ldr	r3, [r7, #4]
 8007f8a:	693a      	ldr	r2, [r7, #16]
 8007f8c:	621a      	str	r2, [r3, #32]
}
 8007f8e:	bf00      	nop
 8007f90:	371c      	adds	r7, #28
 8007f92:	46bd      	mov	sp, r7
 8007f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f98:	4770      	bx	lr
 8007f9a:	bf00      	nop
 8007f9c:	40012c00 	.word	0x40012c00
 8007fa0:	50012c00 	.word	0x50012c00
 8007fa4:	40013400 	.word	0x40013400
 8007fa8:	50013400 	.word	0x50013400
 8007fac:	40014000 	.word	0x40014000
 8007fb0:	50014000 	.word	0x50014000
 8007fb4:	40014400 	.word	0x40014400
 8007fb8:	50014400 	.word	0x50014400
 8007fbc:	40014800 	.word	0x40014800
 8007fc0:	50014800 	.word	0x50014800

08007fc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007fc4:	b480      	push	{r7}
 8007fc6:	b085      	sub	sp, #20
 8007fc8:	af00      	add	r7, sp, #0
 8007fca:	6078      	str	r0, [r7, #4]
 8007fcc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007fd4:	2b01      	cmp	r3, #1
 8007fd6:	d101      	bne.n	8007fdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007fd8:	2302      	movs	r3, #2
 8007fda:	e097      	b.n	800810c <HAL_TIMEx_MasterConfigSynchronization+0x148>
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	2201      	movs	r2, #1
 8007fe0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2202      	movs	r2, #2
 8007fe8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	685b      	ldr	r3, [r3, #4]
 8007ff2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007ff4:	687b      	ldr	r3, [r7, #4]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	689b      	ldr	r3, [r3, #8]
 8007ffa:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	4a45      	ldr	r2, [pc, #276]	@ (8008118 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 8008002:	4293      	cmp	r3, r2
 8008004:	d00e      	beq.n	8008024 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008006:	687b      	ldr	r3, [r7, #4]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	4a44      	ldr	r2, [pc, #272]	@ (800811c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 800800c:	4293      	cmp	r3, r2
 800800e:	d009      	beq.n	8008024 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	4a42      	ldr	r2, [pc, #264]	@ (8008120 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d004      	beq.n	8008024 <HAL_TIMEx_MasterConfigSynchronization+0x60>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	681b      	ldr	r3, [r3, #0]
 800801e:	4a41      	ldr	r2, [pc, #260]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 8008020:	4293      	cmp	r3, r2
 8008022:	d108      	bne.n	8008036 <HAL_TIMEx_MasterConfigSynchronization+0x72>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800802a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800802c:	683b      	ldr	r3, [r7, #0]
 800802e:	685b      	ldr	r3, [r3, #4]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	4313      	orrs	r3, r2
 8008034:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800803c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008040:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8008042:	683b      	ldr	r3, [r7, #0]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	4313      	orrs	r3, r2
 800804a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68fa      	ldr	r2, [r7, #12]
 8008052:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	4a2f      	ldr	r2, [pc, #188]	@ (8008118 <HAL_TIMEx_MasterConfigSynchronization+0x154>)
 800805a:	4293      	cmp	r3, r2
 800805c:	d040      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800805e:	687b      	ldr	r3, [r7, #4]
 8008060:	681b      	ldr	r3, [r3, #0]
 8008062:	4a2e      	ldr	r2, [pc, #184]	@ (800811c <HAL_TIMEx_MasterConfigSynchronization+0x158>)
 8008064:	4293      	cmp	r3, r2
 8008066:	d03b      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008068:	687b      	ldr	r3, [r7, #4]
 800806a:	681b      	ldr	r3, [r3, #0]
 800806c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8008070:	d036      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008072:	687b      	ldr	r3, [r7, #4]
 8008074:	681b      	ldr	r3, [r3, #0]
 8008076:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800807a:	d031      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800807c:	687b      	ldr	r3, [r7, #4]
 800807e:	681b      	ldr	r3, [r3, #0]
 8008080:	4a29      	ldr	r2, [pc, #164]	@ (8008128 <HAL_TIMEx_MasterConfigSynchronization+0x164>)
 8008082:	4293      	cmp	r3, r2
 8008084:	d02c      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	681b      	ldr	r3, [r3, #0]
 800808a:	4a28      	ldr	r2, [pc, #160]	@ (800812c <HAL_TIMEx_MasterConfigSynchronization+0x168>)
 800808c:	4293      	cmp	r3, r2
 800808e:	d027      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	4a26      	ldr	r2, [pc, #152]	@ (8008130 <HAL_TIMEx_MasterConfigSynchronization+0x16c>)
 8008096:	4293      	cmp	r3, r2
 8008098:	d022      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	4a25      	ldr	r2, [pc, #148]	@ (8008134 <HAL_TIMEx_MasterConfigSynchronization+0x170>)
 80080a0:	4293      	cmp	r3, r2
 80080a2:	d01d      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a23      	ldr	r2, [pc, #140]	@ (8008138 <HAL_TIMEx_MasterConfigSynchronization+0x174>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d018      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	4a22      	ldr	r2, [pc, #136]	@ (800813c <HAL_TIMEx_MasterConfigSynchronization+0x178>)
 80080b4:	4293      	cmp	r3, r2
 80080b6:	d013      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80080b8:	687b      	ldr	r3, [r7, #4]
 80080ba:	681b      	ldr	r3, [r3, #0]
 80080bc:	4a18      	ldr	r2, [pc, #96]	@ (8008120 <HAL_TIMEx_MasterConfigSynchronization+0x15c>)
 80080be:	4293      	cmp	r3, r2
 80080c0:	d00e      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	4a17      	ldr	r2, [pc, #92]	@ (8008124 <HAL_TIMEx_MasterConfigSynchronization+0x160>)
 80080c8:	4293      	cmp	r3, r2
 80080ca:	d009      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	4a1b      	ldr	r2, [pc, #108]	@ (8008140 <HAL_TIMEx_MasterConfigSynchronization+0x17c>)
 80080d2:	4293      	cmp	r3, r2
 80080d4:	d004      	beq.n	80080e0 <HAL_TIMEx_MasterConfigSynchronization+0x11c>
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	681b      	ldr	r3, [r3, #0]
 80080da:	4a1a      	ldr	r2, [pc, #104]	@ (8008144 <HAL_TIMEx_MasterConfigSynchronization+0x180>)
 80080dc:	4293      	cmp	r3, r2
 80080de:	d10c      	bne.n	80080fa <HAL_TIMEx_MasterConfigSynchronization+0x136>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80080e0:	68bb      	ldr	r3, [r7, #8]
 80080e2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80080e6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80080e8:	683b      	ldr	r3, [r7, #0]
 80080ea:	689b      	ldr	r3, [r3, #8]
 80080ec:	68ba      	ldr	r2, [r7, #8]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	68ba      	ldr	r2, [r7, #8]
 80080f8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80080fa:	687b      	ldr	r3, [r7, #4]
 80080fc:	2201      	movs	r2, #1
 80080fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8008102:	687b      	ldr	r3, [r7, #4]
 8008104:	2200      	movs	r2, #0
 8008106:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800810a:	2300      	movs	r3, #0
}
 800810c:	4618      	mov	r0, r3
 800810e:	3714      	adds	r7, #20
 8008110:	46bd      	mov	sp, r7
 8008112:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008116:	4770      	bx	lr
 8008118:	40012c00 	.word	0x40012c00
 800811c:	50012c00 	.word	0x50012c00
 8008120:	40013400 	.word	0x40013400
 8008124:	50013400 	.word	0x50013400
 8008128:	40000400 	.word	0x40000400
 800812c:	50000400 	.word	0x50000400
 8008130:	40000800 	.word	0x40000800
 8008134:	50000800 	.word	0x50000800
 8008138:	40000c00 	.word	0x40000c00
 800813c:	50000c00 	.word	0x50000c00
 8008140:	40014000 	.word	0x40014000
 8008144:	50014000 	.word	0x50014000

08008148 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8008148:	b480      	push	{r7}
 800814a:	b087      	sub	sp, #28
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	4613      	mov	r3, r2
 8008154:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8008156:	79fb      	ldrb	r3, [r7, #7]
 8008158:	2b02      	cmp	r3, #2
 800815a:	d165      	bne.n	8008228 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800815c:	68bb      	ldr	r3, [r7, #8]
 800815e:	4a41      	ldr	r2, [pc, #260]	@ (8008264 <USB_SetTurnaroundTime+0x11c>)
 8008160:	4293      	cmp	r3, r2
 8008162:	d906      	bls.n	8008172 <USB_SetTurnaroundTime+0x2a>
 8008164:	68bb      	ldr	r3, [r7, #8]
 8008166:	4a40      	ldr	r2, [pc, #256]	@ (8008268 <USB_SetTurnaroundTime+0x120>)
 8008168:	4293      	cmp	r3, r2
 800816a:	d202      	bcs.n	8008172 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800816c:	230f      	movs	r3, #15
 800816e:	617b      	str	r3, [r7, #20]
 8008170:	e062      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008172:	68bb      	ldr	r3, [r7, #8]
 8008174:	4a3c      	ldr	r2, [pc, #240]	@ (8008268 <USB_SetTurnaroundTime+0x120>)
 8008176:	4293      	cmp	r3, r2
 8008178:	d306      	bcc.n	8008188 <USB_SetTurnaroundTime+0x40>
 800817a:	68bb      	ldr	r3, [r7, #8]
 800817c:	4a3b      	ldr	r2, [pc, #236]	@ (800826c <USB_SetTurnaroundTime+0x124>)
 800817e:	4293      	cmp	r3, r2
 8008180:	d202      	bcs.n	8008188 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008182:	230e      	movs	r3, #14
 8008184:	617b      	str	r3, [r7, #20]
 8008186:	e057      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008188:	68bb      	ldr	r3, [r7, #8]
 800818a:	4a38      	ldr	r2, [pc, #224]	@ (800826c <USB_SetTurnaroundTime+0x124>)
 800818c:	4293      	cmp	r3, r2
 800818e:	d306      	bcc.n	800819e <USB_SetTurnaroundTime+0x56>
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	4a37      	ldr	r2, [pc, #220]	@ (8008270 <USB_SetTurnaroundTime+0x128>)
 8008194:	4293      	cmp	r3, r2
 8008196:	d202      	bcs.n	800819e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008198:	230d      	movs	r3, #13
 800819a:	617b      	str	r3, [r7, #20]
 800819c:	e04c      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800819e:	68bb      	ldr	r3, [r7, #8]
 80081a0:	4a33      	ldr	r2, [pc, #204]	@ (8008270 <USB_SetTurnaroundTime+0x128>)
 80081a2:	4293      	cmp	r3, r2
 80081a4:	d306      	bcc.n	80081b4 <USB_SetTurnaroundTime+0x6c>
 80081a6:	68bb      	ldr	r3, [r7, #8]
 80081a8:	4a32      	ldr	r2, [pc, #200]	@ (8008274 <USB_SetTurnaroundTime+0x12c>)
 80081aa:	4293      	cmp	r3, r2
 80081ac:	d802      	bhi.n	80081b4 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 80081ae:	230c      	movs	r3, #12
 80081b0:	617b      	str	r3, [r7, #20]
 80081b2:	e041      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 80081b4:	68bb      	ldr	r3, [r7, #8]
 80081b6:	4a2f      	ldr	r2, [pc, #188]	@ (8008274 <USB_SetTurnaroundTime+0x12c>)
 80081b8:	4293      	cmp	r3, r2
 80081ba:	d906      	bls.n	80081ca <USB_SetTurnaroundTime+0x82>
 80081bc:	68bb      	ldr	r3, [r7, #8]
 80081be:	4a2e      	ldr	r2, [pc, #184]	@ (8008278 <USB_SetTurnaroundTime+0x130>)
 80081c0:	4293      	cmp	r3, r2
 80081c2:	d802      	bhi.n	80081ca <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 80081c4:	230b      	movs	r3, #11
 80081c6:	617b      	str	r3, [r7, #20]
 80081c8:	e036      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 80081ca:	68bb      	ldr	r3, [r7, #8]
 80081cc:	4a2a      	ldr	r2, [pc, #168]	@ (8008278 <USB_SetTurnaroundTime+0x130>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d906      	bls.n	80081e0 <USB_SetTurnaroundTime+0x98>
 80081d2:	68bb      	ldr	r3, [r7, #8]
 80081d4:	4a29      	ldr	r2, [pc, #164]	@ (800827c <USB_SetTurnaroundTime+0x134>)
 80081d6:	4293      	cmp	r3, r2
 80081d8:	d802      	bhi.n	80081e0 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 80081da:	230a      	movs	r3, #10
 80081dc:	617b      	str	r3, [r7, #20]
 80081de:	e02b      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 80081e0:	68bb      	ldr	r3, [r7, #8]
 80081e2:	4a26      	ldr	r2, [pc, #152]	@ (800827c <USB_SetTurnaroundTime+0x134>)
 80081e4:	4293      	cmp	r3, r2
 80081e6:	d906      	bls.n	80081f6 <USB_SetTurnaroundTime+0xae>
 80081e8:	68bb      	ldr	r3, [r7, #8]
 80081ea:	4a25      	ldr	r2, [pc, #148]	@ (8008280 <USB_SetTurnaroundTime+0x138>)
 80081ec:	4293      	cmp	r3, r2
 80081ee:	d202      	bcs.n	80081f6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80081f0:	2309      	movs	r3, #9
 80081f2:	617b      	str	r3, [r7, #20]
 80081f4:	e020      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80081f6:	68bb      	ldr	r3, [r7, #8]
 80081f8:	4a21      	ldr	r2, [pc, #132]	@ (8008280 <USB_SetTurnaroundTime+0x138>)
 80081fa:	4293      	cmp	r3, r2
 80081fc:	d306      	bcc.n	800820c <USB_SetTurnaroundTime+0xc4>
 80081fe:	68bb      	ldr	r3, [r7, #8]
 8008200:	4a20      	ldr	r2, [pc, #128]	@ (8008284 <USB_SetTurnaroundTime+0x13c>)
 8008202:	4293      	cmp	r3, r2
 8008204:	d802      	bhi.n	800820c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008206:	2308      	movs	r3, #8
 8008208:	617b      	str	r3, [r7, #20]
 800820a:	e015      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800820c:	68bb      	ldr	r3, [r7, #8]
 800820e:	4a1d      	ldr	r2, [pc, #116]	@ (8008284 <USB_SetTurnaroundTime+0x13c>)
 8008210:	4293      	cmp	r3, r2
 8008212:	d906      	bls.n	8008222 <USB_SetTurnaroundTime+0xda>
 8008214:	68bb      	ldr	r3, [r7, #8]
 8008216:	4a1c      	ldr	r2, [pc, #112]	@ (8008288 <USB_SetTurnaroundTime+0x140>)
 8008218:	4293      	cmp	r3, r2
 800821a:	d202      	bcs.n	8008222 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 800821c:	2307      	movs	r3, #7
 800821e:	617b      	str	r3, [r7, #20]
 8008220:	e00a      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8008222:	2306      	movs	r3, #6
 8008224:	617b      	str	r3, [r7, #20]
 8008226:	e007      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8008228:	79fb      	ldrb	r3, [r7, #7]
 800822a:	2b00      	cmp	r3, #0
 800822c:	d102      	bne.n	8008234 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 800822e:	2309      	movs	r3, #9
 8008230:	617b      	str	r3, [r7, #20]
 8008232:	e001      	b.n	8008238 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8008234:	2309      	movs	r3, #9
 8008236:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8008238:	68fb      	ldr	r3, [r7, #12]
 800823a:	68db      	ldr	r3, [r3, #12]
 800823c:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	68da      	ldr	r2, [r3, #12]
 8008248:	697b      	ldr	r3, [r7, #20]
 800824a:	029b      	lsls	r3, r3, #10
 800824c:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8008250:	431a      	orrs	r2, r3
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008256:	2300      	movs	r3, #0
}
 8008258:	4618      	mov	r0, r3
 800825a:	371c      	adds	r7, #28
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr
 8008264:	00d8acbf 	.word	0x00d8acbf
 8008268:	00e4e1c0 	.word	0x00e4e1c0
 800826c:	00f42400 	.word	0x00f42400
 8008270:	01067380 	.word	0x01067380
 8008274:	011a499f 	.word	0x011a499f
 8008278:	01312cff 	.word	0x01312cff
 800827c:	014ca43f 	.word	0x014ca43f
 8008280:	016e3600 	.word	0x016e3600
 8008284:	01a6ab1f 	.word	0x01a6ab1f
 8008288:	01e84800 	.word	0x01e84800

0800828c <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 800828c:	b480      	push	{r7}
 800828e:	b085      	sub	sp, #20
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
 8008294:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8008296:	2300      	movs	r3, #0
 8008298:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800829a:	68fb      	ldr	r3, [r7, #12]
 800829c:	3301      	adds	r3, #1
 800829e:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082a6:	d901      	bls.n	80082ac <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80082a8:	2303      	movs	r3, #3
 80082aa:	e01b      	b.n	80082e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	2b00      	cmp	r3, #0
 80082b2:	daf2      	bge.n	800829a <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80082b4:	2300      	movs	r3, #0
 80082b6:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082b8:	683b      	ldr	r3, [r7, #0]
 80082ba:	019b      	lsls	r3, r3, #6
 80082bc:	f043 0220 	orr.w	r2, r3, #32
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	3301      	adds	r3, #1
 80082c8:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80082ca:	68fb      	ldr	r3, [r7, #12]
 80082cc:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80082d0:	d901      	bls.n	80082d6 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80082d2:	2303      	movs	r3, #3
 80082d4:	e006      	b.n	80082e4 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	691b      	ldr	r3, [r3, #16]
 80082da:	f003 0320 	and.w	r3, r3, #32
 80082de:	2b20      	cmp	r3, #32
 80082e0:	d0f0      	beq.n	80082c4 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	3714      	adds	r7, #20
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b087      	sub	sp, #28
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80082fc:	693b      	ldr	r3, [r7, #16]
 80082fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008302:	689b      	ldr	r3, [r3, #8]
 8008304:	f003 0306 	and.w	r3, r3, #6
 8008308:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2b00      	cmp	r3, #0
 800830e:	d102      	bne.n	8008316 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 8008310:	2300      	movs	r3, #0
 8008312:	75fb      	strb	r3, [r7, #23]
 8008314:	e00a      	b.n	800832c <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2b02      	cmp	r3, #2
 800831a:	d002      	beq.n	8008322 <USB_GetDevSpeed+0x32>
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	2b06      	cmp	r3, #6
 8008320:	d102      	bne.n	8008328 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8008322:	2302      	movs	r3, #2
 8008324:	75fb      	strb	r3, [r7, #23]
 8008326:	e001      	b.n	800832c <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 8008328:	230f      	movs	r3, #15
 800832a:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800832c:	7dfb      	ldrb	r3, [r7, #23]
}
 800832e:	4618      	mov	r0, r3
 8008330:	371c      	adds	r7, #28
 8008332:	46bd      	mov	sp, r7
 8008334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008338:	4770      	bx	lr

0800833a <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800833a:	b480      	push	{r7}
 800833c:	b085      	sub	sp, #20
 800833e:	af00      	add	r7, sp, #0
 8008340:	6078      	str	r0, [r7, #4]
 8008342:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	781b      	ldrb	r3, [r3, #0]
 800834c:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800834e:	683b      	ldr	r3, [r7, #0]
 8008350:	785b      	ldrb	r3, [r3, #1]
 8008352:	2b01      	cmp	r3, #1
 8008354:	d13a      	bne.n	80083cc <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800835c:	69da      	ldr	r2, [r3, #28]
 800835e:	683b      	ldr	r3, [r7, #0]
 8008360:	781b      	ldrb	r3, [r3, #0]
 8008362:	f003 030f 	and.w	r3, r3, #15
 8008366:	2101      	movs	r1, #1
 8008368:	fa01 f303 	lsl.w	r3, r1, r3
 800836c:	b29b      	uxth	r3, r3
 800836e:	68f9      	ldr	r1, [r7, #12]
 8008370:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008374:	4313      	orrs	r3, r2
 8008376:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008378:	68bb      	ldr	r3, [r7, #8]
 800837a:	015a      	lsls	r2, r3, #5
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	4413      	add	r3, r2
 8008380:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800838a:	2b00      	cmp	r3, #0
 800838c:	d155      	bne.n	800843a <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	015a      	lsls	r2, r3, #5
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	4413      	add	r3, r2
 8008396:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800839a:	681a      	ldr	r2, [r3, #0]
 800839c:	683b      	ldr	r3, [r7, #0]
 800839e:	689b      	ldr	r3, [r3, #8]
 80083a0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80083a4:	683b      	ldr	r3, [r7, #0]
 80083a6:	791b      	ldrb	r3, [r3, #4]
 80083a8:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80083aa:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 80083ac:	68bb      	ldr	r3, [r7, #8]
 80083ae:	059b      	lsls	r3, r3, #22
 80083b0:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 80083b2:	4313      	orrs	r3, r2
 80083b4:	68ba      	ldr	r2, [r7, #8]
 80083b6:	0151      	lsls	r1, r2, #5
 80083b8:	68fa      	ldr	r2, [r7, #12]
 80083ba:	440a      	add	r2, r1
 80083bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80083c0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80083c4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80083c8:	6013      	str	r3, [r2, #0]
 80083ca:	e036      	b.n	800843a <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80083cc:	68fb      	ldr	r3, [r7, #12]
 80083ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80083d2:	69da      	ldr	r2, [r3, #28]
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	781b      	ldrb	r3, [r3, #0]
 80083d8:	f003 030f 	and.w	r3, r3, #15
 80083dc:	2101      	movs	r1, #1
 80083de:	fa01 f303 	lsl.w	r3, r1, r3
 80083e2:	041b      	lsls	r3, r3, #16
 80083e4:	68f9      	ldr	r1, [r7, #12]
 80083e6:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80083ea:	4313      	orrs	r3, r2
 80083ec:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	015a      	lsls	r2, r3, #5
 80083f2:	68fb      	ldr	r3, [r7, #12]
 80083f4:	4413      	add	r3, r2
 80083f6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80083fa:	681b      	ldr	r3, [r3, #0]
 80083fc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8008400:	2b00      	cmp	r3, #0
 8008402:	d11a      	bne.n	800843a <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008404:	68bb      	ldr	r3, [r7, #8]
 8008406:	015a      	lsls	r2, r3, #5
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	4413      	add	r3, r2
 800840c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008410:	681a      	ldr	r2, [r3, #0]
 8008412:	683b      	ldr	r3, [r7, #0]
 8008414:	689b      	ldr	r3, [r3, #8]
 8008416:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800841a:	683b      	ldr	r3, [r7, #0]
 800841c:	791b      	ldrb	r3, [r3, #4]
 800841e:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008420:	430b      	orrs	r3, r1
 8008422:	4313      	orrs	r3, r2
 8008424:	68ba      	ldr	r2, [r7, #8]
 8008426:	0151      	lsls	r1, r2, #5
 8008428:	68fa      	ldr	r2, [r7, #12]
 800842a:	440a      	add	r2, r1
 800842c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008430:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008434:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008438:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800843a:	2300      	movs	r3, #0
}
 800843c:	4618      	mov	r0, r3
 800843e:	3714      	adds	r7, #20
 8008440:	46bd      	mov	sp, r7
 8008442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008446:	4770      	bx	lr

08008448 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b08a      	sub	sp, #40	@ 0x28
 800844c:	af02      	add	r7, sp, #8
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	60b9      	str	r1, [r7, #8]
 8008452:	4613      	mov	r3, r2
 8008454:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008456:	68fb      	ldr	r3, [r7, #12]
 8008458:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 800845a:	68bb      	ldr	r3, [r7, #8]
 800845c:	781b      	ldrb	r3, [r3, #0]
 800845e:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008460:	68bb      	ldr	r3, [r7, #8]
 8008462:	785b      	ldrb	r3, [r3, #1]
 8008464:	2b01      	cmp	r3, #1
 8008466:	f040 817f 	bne.w	8008768 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 800846a:	68bb      	ldr	r3, [r7, #8]
 800846c:	691b      	ldr	r3, [r3, #16]
 800846e:	2b00      	cmp	r3, #0
 8008470:	d132      	bne.n	80084d8 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008472:	69bb      	ldr	r3, [r7, #24]
 8008474:	015a      	lsls	r2, r3, #5
 8008476:	69fb      	ldr	r3, [r7, #28]
 8008478:	4413      	add	r3, r2
 800847a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800847e:	691b      	ldr	r3, [r3, #16]
 8008480:	69ba      	ldr	r2, [r7, #24]
 8008482:	0151      	lsls	r1, r2, #5
 8008484:	69fa      	ldr	r2, [r7, #28]
 8008486:	440a      	add	r2, r1
 8008488:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800848c:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008490:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8008494:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 8008496:	69bb      	ldr	r3, [r7, #24]
 8008498:	015a      	lsls	r2, r3, #5
 800849a:	69fb      	ldr	r3, [r7, #28]
 800849c:	4413      	add	r3, r2
 800849e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084a2:	691b      	ldr	r3, [r3, #16]
 80084a4:	69ba      	ldr	r2, [r7, #24]
 80084a6:	0151      	lsls	r1, r2, #5
 80084a8:	69fa      	ldr	r2, [r7, #28]
 80084aa:	440a      	add	r2, r1
 80084ac:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084b0:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80084b4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084b6:	69bb      	ldr	r3, [r7, #24]
 80084b8:	015a      	lsls	r2, r3, #5
 80084ba:	69fb      	ldr	r3, [r7, #28]
 80084bc:	4413      	add	r3, r2
 80084be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084c2:	691b      	ldr	r3, [r3, #16]
 80084c4:	69ba      	ldr	r2, [r7, #24]
 80084c6:	0151      	lsls	r1, r2, #5
 80084c8:	69fa      	ldr	r2, [r7, #28]
 80084ca:	440a      	add	r2, r1
 80084cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084d0:	0cdb      	lsrs	r3, r3, #19
 80084d2:	04db      	lsls	r3, r3, #19
 80084d4:	6113      	str	r3, [r2, #16]
 80084d6:	e097      	b.n	8008608 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80084d8:	69bb      	ldr	r3, [r7, #24]
 80084da:	015a      	lsls	r2, r3, #5
 80084dc:	69fb      	ldr	r3, [r7, #28]
 80084de:	4413      	add	r3, r2
 80084e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80084e4:	691b      	ldr	r3, [r3, #16]
 80084e6:	69ba      	ldr	r2, [r7, #24]
 80084e8:	0151      	lsls	r1, r2, #5
 80084ea:	69fa      	ldr	r2, [r7, #28]
 80084ec:	440a      	add	r2, r1
 80084ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80084f2:	0cdb      	lsrs	r3, r3, #19
 80084f4:	04db      	lsls	r3, r3, #19
 80084f6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	015a      	lsls	r2, r3, #5
 80084fc:	69fb      	ldr	r3, [r7, #28]
 80084fe:	4413      	add	r3, r2
 8008500:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008504:	691b      	ldr	r3, [r3, #16]
 8008506:	69ba      	ldr	r2, [r7, #24]
 8008508:	0151      	lsls	r1, r2, #5
 800850a:	69fa      	ldr	r2, [r7, #28]
 800850c:	440a      	add	r2, r1
 800850e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008512:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8008516:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800851a:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 800851c:	69bb      	ldr	r3, [r7, #24]
 800851e:	2b00      	cmp	r3, #0
 8008520:	d11a      	bne.n	8008558 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8008522:	68bb      	ldr	r3, [r7, #8]
 8008524:	691a      	ldr	r2, [r3, #16]
 8008526:	68bb      	ldr	r3, [r7, #8]
 8008528:	689b      	ldr	r3, [r3, #8]
 800852a:	429a      	cmp	r2, r3
 800852c:	d903      	bls.n	8008536 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 800852e:	68bb      	ldr	r3, [r7, #8]
 8008530:	689a      	ldr	r2, [r3, #8]
 8008532:	68bb      	ldr	r3, [r7, #8]
 8008534:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1UL << 19));
 8008536:	69bb      	ldr	r3, [r7, #24]
 8008538:	015a      	lsls	r2, r3, #5
 800853a:	69fb      	ldr	r3, [r7, #28]
 800853c:	4413      	add	r3, r2
 800853e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008542:	691b      	ldr	r3, [r3, #16]
 8008544:	69ba      	ldr	r2, [r7, #24]
 8008546:	0151      	lsls	r1, r2, #5
 8008548:	69fa      	ldr	r2, [r7, #28]
 800854a:	440a      	add	r2, r1
 800854c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008550:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008554:	6113      	str	r3, [r2, #16]
 8008556:	e044      	b.n	80085e2 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008558:	68bb      	ldr	r3, [r7, #8]
 800855a:	691a      	ldr	r2, [r3, #16]
 800855c:	68bb      	ldr	r3, [r7, #8]
 800855e:	689b      	ldr	r3, [r3, #8]
 8008560:	4413      	add	r3, r2
 8008562:	1e5a      	subs	r2, r3, #1
 8008564:	68bb      	ldr	r3, [r7, #8]
 8008566:	689b      	ldr	r3, [r3, #8]
 8008568:	fbb2 f3f3 	udiv	r3, r2, r3
 800856c:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 800856e:	69bb      	ldr	r3, [r7, #24]
 8008570:	015a      	lsls	r2, r3, #5
 8008572:	69fb      	ldr	r3, [r7, #28]
 8008574:	4413      	add	r3, r2
 8008576:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800857a:	691a      	ldr	r2, [r3, #16]
 800857c:	8afb      	ldrh	r3, [r7, #22]
 800857e:	04d9      	lsls	r1, r3, #19
 8008580:	4ba4      	ldr	r3, [pc, #656]	@ (8008814 <USB_EPStartXfer+0x3cc>)
 8008582:	400b      	ands	r3, r1
 8008584:	69b9      	ldr	r1, [r7, #24]
 8008586:	0148      	lsls	r0, r1, #5
 8008588:	69f9      	ldr	r1, [r7, #28]
 800858a:	4401      	add	r1, r0
 800858c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008590:	4313      	orrs	r3, r2
 8008592:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	791b      	ldrb	r3, [r3, #4]
 8008598:	2b01      	cmp	r3, #1
 800859a:	d122      	bne.n	80085e2 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 800859c:	69bb      	ldr	r3, [r7, #24]
 800859e:	015a      	lsls	r2, r3, #5
 80085a0:	69fb      	ldr	r3, [r7, #28]
 80085a2:	4413      	add	r3, r2
 80085a4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085a8:	691b      	ldr	r3, [r3, #16]
 80085aa:	69ba      	ldr	r2, [r7, #24]
 80085ac:	0151      	lsls	r1, r2, #5
 80085ae:	69fa      	ldr	r2, [r7, #28]
 80085b0:	440a      	add	r2, r1
 80085b2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80085b6:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 80085ba:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 80085bc:	69bb      	ldr	r3, [r7, #24]
 80085be:	015a      	lsls	r2, r3, #5
 80085c0:	69fb      	ldr	r3, [r7, #28]
 80085c2:	4413      	add	r3, r2
 80085c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085c8:	691a      	ldr	r2, [r3, #16]
 80085ca:	8afb      	ldrh	r3, [r7, #22]
 80085cc:	075b      	lsls	r3, r3, #29
 80085ce:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 80085d2:	69b9      	ldr	r1, [r7, #24]
 80085d4:	0148      	lsls	r0, r1, #5
 80085d6:	69f9      	ldr	r1, [r7, #28]
 80085d8:	4401      	add	r1, r0
 80085da:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 80085de:	4313      	orrs	r3, r2
 80085e0:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 80085e2:	69bb      	ldr	r3, [r7, #24]
 80085e4:	015a      	lsls	r2, r3, #5
 80085e6:	69fb      	ldr	r3, [r7, #28]
 80085e8:	4413      	add	r3, r2
 80085ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80085ee:	691a      	ldr	r2, [r3, #16]
 80085f0:	68bb      	ldr	r3, [r7, #8]
 80085f2:	691b      	ldr	r3, [r3, #16]
 80085f4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80085f8:	69b9      	ldr	r1, [r7, #24]
 80085fa:	0148      	lsls	r0, r1, #5
 80085fc:	69f9      	ldr	r1, [r7, #28]
 80085fe:	4401      	add	r1, r0
 8008600:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8008604:	4313      	orrs	r3, r2
 8008606:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008608:	79fb      	ldrb	r3, [r7, #7]
 800860a:	2b01      	cmp	r3, #1
 800860c:	d14b      	bne.n	80086a6 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 800860e:	68bb      	ldr	r3, [r7, #8]
 8008610:	69db      	ldr	r3, [r3, #28]
 8008612:	2b00      	cmp	r3, #0
 8008614:	d009      	beq.n	800862a <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008616:	69bb      	ldr	r3, [r7, #24]
 8008618:	015a      	lsls	r2, r3, #5
 800861a:	69fb      	ldr	r3, [r7, #28]
 800861c:	4413      	add	r3, r2
 800861e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008622:	461a      	mov	r2, r3
 8008624:	68bb      	ldr	r3, [r7, #8]
 8008626:	69db      	ldr	r3, [r3, #28]
 8008628:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800862a:	68bb      	ldr	r3, [r7, #8]
 800862c:	791b      	ldrb	r3, [r3, #4]
 800862e:	2b01      	cmp	r3, #1
 8008630:	d128      	bne.n	8008684 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 8008632:	69fb      	ldr	r3, [r7, #28]
 8008634:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008638:	689b      	ldr	r3, [r3, #8]
 800863a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800863e:	2b00      	cmp	r3, #0
 8008640:	d110      	bne.n	8008664 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008642:	69bb      	ldr	r3, [r7, #24]
 8008644:	015a      	lsls	r2, r3, #5
 8008646:	69fb      	ldr	r3, [r7, #28]
 8008648:	4413      	add	r3, r2
 800864a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	69ba      	ldr	r2, [r7, #24]
 8008652:	0151      	lsls	r1, r2, #5
 8008654:	69fa      	ldr	r2, [r7, #28]
 8008656:	440a      	add	r2, r1
 8008658:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800865c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008660:	6013      	str	r3, [r2, #0]
 8008662:	e00f      	b.n	8008684 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008664:	69bb      	ldr	r3, [r7, #24]
 8008666:	015a      	lsls	r2, r3, #5
 8008668:	69fb      	ldr	r3, [r7, #28]
 800866a:	4413      	add	r3, r2
 800866c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	69ba      	ldr	r2, [r7, #24]
 8008674:	0151      	lsls	r1, r2, #5
 8008676:	69fa      	ldr	r2, [r7, #28]
 8008678:	440a      	add	r2, r1
 800867a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800867e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008682:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008684:	69bb      	ldr	r3, [r7, #24]
 8008686:	015a      	lsls	r2, r3, #5
 8008688:	69fb      	ldr	r3, [r7, #28]
 800868a:	4413      	add	r3, r2
 800868c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008690:	681b      	ldr	r3, [r3, #0]
 8008692:	69ba      	ldr	r2, [r7, #24]
 8008694:	0151      	lsls	r1, r2, #5
 8008696:	69fa      	ldr	r2, [r7, #28]
 8008698:	440a      	add	r2, r1
 800869a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800869e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80086a2:	6013      	str	r3, [r2, #0]
 80086a4:	e166      	b.n	8008974 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80086a6:	69bb      	ldr	r3, [r7, #24]
 80086a8:	015a      	lsls	r2, r3, #5
 80086aa:	69fb      	ldr	r3, [r7, #28]
 80086ac:	4413      	add	r3, r2
 80086ae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	69ba      	ldr	r2, [r7, #24]
 80086b6:	0151      	lsls	r1, r2, #5
 80086b8:	69fa      	ldr	r2, [r7, #28]
 80086ba:	440a      	add	r2, r1
 80086bc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80086c0:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80086c4:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 80086c6:	68bb      	ldr	r3, [r7, #8]
 80086c8:	791b      	ldrb	r3, [r3, #4]
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d015      	beq.n	80086fa <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	691b      	ldr	r3, [r3, #16]
 80086d2:	2b00      	cmp	r3, #0
 80086d4:	f000 814e 	beq.w	8008974 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80086d8:	69fb      	ldr	r3, [r7, #28]
 80086da:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80086de:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086e0:	68bb      	ldr	r3, [r7, #8]
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	f003 030f 	and.w	r3, r3, #15
 80086e8:	2101      	movs	r1, #1
 80086ea:	fa01 f303 	lsl.w	r3, r1, r3
 80086ee:	69f9      	ldr	r1, [r7, #28]
 80086f0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80086f4:	4313      	orrs	r3, r2
 80086f6:	634b      	str	r3, [r1, #52]	@ 0x34
 80086f8:	e13c      	b.n	8008974 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 80086fa:	69fb      	ldr	r3, [r7, #28]
 80086fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008700:	689b      	ldr	r3, [r3, #8]
 8008702:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008706:	2b00      	cmp	r3, #0
 8008708:	d110      	bne.n	800872c <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800870a:	69bb      	ldr	r3, [r7, #24]
 800870c:	015a      	lsls	r2, r3, #5
 800870e:	69fb      	ldr	r3, [r7, #28]
 8008710:	4413      	add	r3, r2
 8008712:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008716:	681b      	ldr	r3, [r3, #0]
 8008718:	69ba      	ldr	r2, [r7, #24]
 800871a:	0151      	lsls	r1, r2, #5
 800871c:	69fa      	ldr	r2, [r7, #28]
 800871e:	440a      	add	r2, r1
 8008720:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008724:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008728:	6013      	str	r3, [r2, #0]
 800872a:	e00f      	b.n	800874c <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 800872c:	69bb      	ldr	r3, [r7, #24]
 800872e:	015a      	lsls	r2, r3, #5
 8008730:	69fb      	ldr	r3, [r7, #28]
 8008732:	4413      	add	r3, r2
 8008734:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008738:	681b      	ldr	r3, [r3, #0]
 800873a:	69ba      	ldr	r2, [r7, #24]
 800873c:	0151      	lsls	r1, r2, #5
 800873e:	69fa      	ldr	r2, [r7, #28]
 8008740:	440a      	add	r2, r1
 8008742:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008746:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800874a:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 800874c:	68bb      	ldr	r3, [r7, #8]
 800874e:	68d9      	ldr	r1, [r3, #12]
 8008750:	68bb      	ldr	r3, [r7, #8]
 8008752:	781a      	ldrb	r2, [r3, #0]
 8008754:	68bb      	ldr	r3, [r7, #8]
 8008756:	691b      	ldr	r3, [r3, #16]
 8008758:	b298      	uxth	r0, r3
 800875a:	79fb      	ldrb	r3, [r7, #7]
 800875c:	9300      	str	r3, [sp, #0]
 800875e:	4603      	mov	r3, r0
 8008760:	68f8      	ldr	r0, [r7, #12]
 8008762:	f000 fadf 	bl	8008d24 <USB_WritePacket>
 8008766:	e105      	b.n	8008974 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008768:	69bb      	ldr	r3, [r7, #24]
 800876a:	015a      	lsls	r2, r3, #5
 800876c:	69fb      	ldr	r3, [r7, #28]
 800876e:	4413      	add	r3, r2
 8008770:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008774:	691b      	ldr	r3, [r3, #16]
 8008776:	69ba      	ldr	r2, [r7, #24]
 8008778:	0151      	lsls	r1, r2, #5
 800877a:	69fa      	ldr	r2, [r7, #28]
 800877c:	440a      	add	r2, r1
 800877e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008782:	0cdb      	lsrs	r3, r3, #19
 8008784:	04db      	lsls	r3, r3, #19
 8008786:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008788:	69bb      	ldr	r3, [r7, #24]
 800878a:	015a      	lsls	r2, r3, #5
 800878c:	69fb      	ldr	r3, [r7, #28]
 800878e:	4413      	add	r3, r2
 8008790:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008794:	691b      	ldr	r3, [r3, #16]
 8008796:	69ba      	ldr	r2, [r7, #24]
 8008798:	0151      	lsls	r1, r2, #5
 800879a:	69fa      	ldr	r2, [r7, #28]
 800879c:	440a      	add	r2, r1
 800879e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80087a2:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 80087a6:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 80087aa:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 80087ac:	69bb      	ldr	r3, [r7, #24]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d132      	bne.n	8008818 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 80087b2:	68bb      	ldr	r3, [r7, #8]
 80087b4:	691b      	ldr	r3, [r3, #16]
 80087b6:	2b00      	cmp	r3, #0
 80087b8:	d003      	beq.n	80087c2 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 80087ba:	68bb      	ldr	r3, [r7, #8]
 80087bc:	689a      	ldr	r2, [r3, #8]
 80087be:	68bb      	ldr	r3, [r7, #8]
 80087c0:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 80087c2:	68bb      	ldr	r3, [r7, #8]
 80087c4:	689a      	ldr	r2, [r3, #8]
 80087c6:	68bb      	ldr	r3, [r7, #8]
 80087c8:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 80087ca:	69bb      	ldr	r3, [r7, #24]
 80087cc:	015a      	lsls	r2, r3, #5
 80087ce:	69fb      	ldr	r3, [r7, #28]
 80087d0:	4413      	add	r3, r2
 80087d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087d6:	691a      	ldr	r2, [r3, #16]
 80087d8:	68bb      	ldr	r3, [r7, #8]
 80087da:	6a1b      	ldr	r3, [r3, #32]
 80087dc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087e0:	69b9      	ldr	r1, [r7, #24]
 80087e2:	0148      	lsls	r0, r1, #5
 80087e4:	69f9      	ldr	r1, [r7, #28]
 80087e6:	4401      	add	r1, r0
 80087e8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80087ec:	4313      	orrs	r3, r2
 80087ee:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 80087f0:	69bb      	ldr	r3, [r7, #24]
 80087f2:	015a      	lsls	r2, r3, #5
 80087f4:	69fb      	ldr	r3, [r7, #28]
 80087f6:	4413      	add	r3, r2
 80087f8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80087fc:	691b      	ldr	r3, [r3, #16]
 80087fe:	69ba      	ldr	r2, [r7, #24]
 8008800:	0151      	lsls	r1, r2, #5
 8008802:	69fa      	ldr	r2, [r7, #28]
 8008804:	440a      	add	r2, r1
 8008806:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800880a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800880e:	6113      	str	r3, [r2, #16]
 8008810:	e062      	b.n	80088d8 <USB_EPStartXfer+0x490>
 8008812:	bf00      	nop
 8008814:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	691b      	ldr	r3, [r3, #16]
 800881c:	2b00      	cmp	r3, #0
 800881e:	d123      	bne.n	8008868 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008820:	69bb      	ldr	r3, [r7, #24]
 8008822:	015a      	lsls	r2, r3, #5
 8008824:	69fb      	ldr	r3, [r7, #28]
 8008826:	4413      	add	r3, r2
 8008828:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800882c:	691a      	ldr	r2, [r3, #16]
 800882e:	68bb      	ldr	r3, [r7, #8]
 8008830:	689b      	ldr	r3, [r3, #8]
 8008832:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008836:	69b9      	ldr	r1, [r7, #24]
 8008838:	0148      	lsls	r0, r1, #5
 800883a:	69f9      	ldr	r1, [r7, #28]
 800883c:	4401      	add	r1, r0
 800883e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8008842:	4313      	orrs	r3, r2
 8008844:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 8008846:	69bb      	ldr	r3, [r7, #24]
 8008848:	015a      	lsls	r2, r3, #5
 800884a:	69fb      	ldr	r3, [r7, #28]
 800884c:	4413      	add	r3, r2
 800884e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008852:	691b      	ldr	r3, [r3, #16]
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	0151      	lsls	r1, r2, #5
 8008858:	69fa      	ldr	r2, [r7, #28]
 800885a:	440a      	add	r2, r1
 800885c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008860:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8008864:	6113      	str	r3, [r2, #16]
 8008866:	e037      	b.n	80088d8 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008868:	68bb      	ldr	r3, [r7, #8]
 800886a:	691a      	ldr	r2, [r3, #16]
 800886c:	68bb      	ldr	r3, [r7, #8]
 800886e:	689b      	ldr	r3, [r3, #8]
 8008870:	4413      	add	r3, r2
 8008872:	1e5a      	subs	r2, r3, #1
 8008874:	68bb      	ldr	r3, [r7, #8]
 8008876:	689b      	ldr	r3, [r3, #8]
 8008878:	fbb2 f3f3 	udiv	r3, r2, r3
 800887c:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 800887e:	68bb      	ldr	r3, [r7, #8]
 8008880:	689b      	ldr	r3, [r3, #8]
 8008882:	8afa      	ldrh	r2, [r7, #22]
 8008884:	fb03 f202 	mul.w	r2, r3, r2
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 800888c:	69bb      	ldr	r3, [r7, #24]
 800888e:	015a      	lsls	r2, r3, #5
 8008890:	69fb      	ldr	r3, [r7, #28]
 8008892:	4413      	add	r3, r2
 8008894:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008898:	691a      	ldr	r2, [r3, #16]
 800889a:	8afb      	ldrh	r3, [r7, #22]
 800889c:	04d9      	lsls	r1, r3, #19
 800889e:	4b38      	ldr	r3, [pc, #224]	@ (8008980 <USB_EPStartXfer+0x538>)
 80088a0:	400b      	ands	r3, r1
 80088a2:	69b9      	ldr	r1, [r7, #24]
 80088a4:	0148      	lsls	r0, r1, #5
 80088a6:	69f9      	ldr	r1, [r7, #28]
 80088a8:	4401      	add	r1, r0
 80088aa:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088ae:	4313      	orrs	r3, r2
 80088b0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 80088b2:	69bb      	ldr	r3, [r7, #24]
 80088b4:	015a      	lsls	r2, r3, #5
 80088b6:	69fb      	ldr	r3, [r7, #28]
 80088b8:	4413      	add	r3, r2
 80088ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088be:	691a      	ldr	r2, [r3, #16]
 80088c0:	68bb      	ldr	r3, [r7, #8]
 80088c2:	6a1b      	ldr	r3, [r3, #32]
 80088c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80088c8:	69b9      	ldr	r1, [r7, #24]
 80088ca:	0148      	lsls	r0, r1, #5
 80088cc:	69f9      	ldr	r1, [r7, #28]
 80088ce:	4401      	add	r1, r0
 80088d0:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80088d4:	4313      	orrs	r3, r2
 80088d6:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 80088d8:	79fb      	ldrb	r3, [r7, #7]
 80088da:	2b01      	cmp	r3, #1
 80088dc:	d10d      	bne.n	80088fa <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80088de:	68bb      	ldr	r3, [r7, #8]
 80088e0:	68db      	ldr	r3, [r3, #12]
 80088e2:	2b00      	cmp	r3, #0
 80088e4:	d009      	beq.n	80088fa <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80088e6:	68bb      	ldr	r3, [r7, #8]
 80088e8:	68d9      	ldr	r1, [r3, #12]
 80088ea:	69bb      	ldr	r3, [r7, #24]
 80088ec:	015a      	lsls	r2, r3, #5
 80088ee:	69fb      	ldr	r3, [r7, #28]
 80088f0:	4413      	add	r3, r2
 80088f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80088f6:	460a      	mov	r2, r1
 80088f8:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 80088fa:	68bb      	ldr	r3, [r7, #8]
 80088fc:	791b      	ldrb	r3, [r3, #4]
 80088fe:	2b01      	cmp	r3, #1
 8008900:	d128      	bne.n	8008954 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1UL << 8)) == 0U)
 8008902:	69fb      	ldr	r3, [r7, #28]
 8008904:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008908:	689b      	ldr	r3, [r3, #8]
 800890a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800890e:	2b00      	cmp	r3, #0
 8008910:	d110      	bne.n	8008934 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008912:	69bb      	ldr	r3, [r7, #24]
 8008914:	015a      	lsls	r2, r3, #5
 8008916:	69fb      	ldr	r3, [r7, #28]
 8008918:	4413      	add	r3, r2
 800891a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	69ba      	ldr	r2, [r7, #24]
 8008922:	0151      	lsls	r1, r2, #5
 8008924:	69fa      	ldr	r2, [r7, #28]
 8008926:	440a      	add	r2, r1
 8008928:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800892c:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8008930:	6013      	str	r3, [r2, #0]
 8008932:	e00f      	b.n	8008954 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008934:	69bb      	ldr	r3, [r7, #24]
 8008936:	015a      	lsls	r2, r3, #5
 8008938:	69fb      	ldr	r3, [r7, #28]
 800893a:	4413      	add	r3, r2
 800893c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	69ba      	ldr	r2, [r7, #24]
 8008944:	0151      	lsls	r1, r2, #5
 8008946:	69fa      	ldr	r2, [r7, #28]
 8008948:	440a      	add	r2, r1
 800894a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800894e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008952:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008954:	69bb      	ldr	r3, [r7, #24]
 8008956:	015a      	lsls	r2, r3, #5
 8008958:	69fb      	ldr	r3, [r7, #28]
 800895a:	4413      	add	r3, r2
 800895c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	69ba      	ldr	r2, [r7, #24]
 8008964:	0151      	lsls	r1, r2, #5
 8008966:	69fa      	ldr	r2, [r7, #28]
 8008968:	440a      	add	r2, r1
 800896a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800896e:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8008972:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008974:	2300      	movs	r3, #0
}
 8008976:	4618      	mov	r0, r3
 8008978:	3720      	adds	r7, #32
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	1ff80000 	.word	0x1ff80000

08008984 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008984:	b480      	push	{r7}
 8008986:	b089      	sub	sp, #36	@ 0x24
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
 800898c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 800898e:	2300      	movs	r3, #0
 8008990:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8008992:	2300      	movs	r3, #0
 8008994:	77fb      	strb	r3, [r7, #31]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	61bb      	str	r3, [r7, #24]
  uint32_t dma_enable = (USBx->GAHBCFG & USB_OTG_GAHBCFG_DMAEN) >> 0x5U;
 800899a:	687b      	ldr	r3, [r7, #4]
 800899c:	689b      	ldr	r3, [r3, #8]
 800899e:	095b      	lsrs	r3, r3, #5
 80089a0:	f003 0301 	and.w	r3, r3, #1
 80089a4:	617b      	str	r3, [r7, #20]
  uint32_t RegVal;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80089a6:	683b      	ldr	r3, [r7, #0]
 80089a8:	785b      	ldrb	r3, [r3, #1]
 80089aa:	2b01      	cmp	r3, #1
 80089ac:	d149      	bne.n	8008a42 <USB_EPStopXfer+0xbe>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	781b      	ldrb	r3, [r3, #0]
 80089b2:	015a      	lsls	r2, r3, #5
 80089b4:	69bb      	ldr	r3, [r7, #24]
 80089b6:	4413      	add	r3, r2
 80089b8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80089c2:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80089c6:	f040 80d2 	bne.w	8008b6e <USB_EPStopXfer+0x1ea>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 80089ca:	683b      	ldr	r3, [r7, #0]
 80089cc:	781b      	ldrb	r3, [r3, #0]
 80089ce:	015a      	lsls	r2, r3, #5
 80089d0:	69bb      	ldr	r3, [r7, #24]
 80089d2:	4413      	add	r3, r2
 80089d4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	683a      	ldr	r2, [r7, #0]
 80089dc:	7812      	ldrb	r2, [r2, #0]
 80089de:	0151      	lsls	r1, r2, #5
 80089e0:	69ba      	ldr	r2, [r7, #24]
 80089e2:	440a      	add	r2, r1
 80089e4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80089e8:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80089ec:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 80089ee:	683b      	ldr	r3, [r7, #0]
 80089f0:	781b      	ldrb	r3, [r3, #0]
 80089f2:	015a      	lsls	r2, r3, #5
 80089f4:	69bb      	ldr	r3, [r7, #24]
 80089f6:	4413      	add	r3, r2
 80089f8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80089fc:	681b      	ldr	r3, [r3, #0]
 80089fe:	683a      	ldr	r2, [r7, #0]
 8008a00:	7812      	ldrb	r2, [r2, #0]
 8008a02:	0151      	lsls	r1, r2, #5
 8008a04:	69ba      	ldr	r2, [r7, #24]
 8008a06:	440a      	add	r2, r1
 8008a08:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008a0c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008a10:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8008a12:	68fb      	ldr	r3, [r7, #12]
 8008a14:	3301      	adds	r3, #1
 8008a16:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 8008a1e:	d902      	bls.n	8008a26 <USB_EPStopXfer+0xa2>
        {
          ret = HAL_ERROR;
 8008a20:	2301      	movs	r3, #1
 8008a22:	77fb      	strb	r3, [r7, #31]
          break;
 8008a24:	e0a3      	b.n	8008b6e <USB_EPStopXfer+0x1ea>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA);
 8008a26:	683b      	ldr	r3, [r7, #0]
 8008a28:	781b      	ldrb	r3, [r3, #0]
 8008a2a:	015a      	lsls	r2, r3, #5
 8008a2c:	69bb      	ldr	r3, [r7, #24]
 8008a2e:	4413      	add	r3, r2
 8008a30:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8008a3a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8008a3e:	d0e8      	beq.n	8008a12 <USB_EPStopXfer+0x8e>
 8008a40:	e095      	b.n	8008b6e <USB_EPStopXfer+0x1ea>
    }
  }
  else /* OUT endpoint */
  {
    USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8008a42:	687b      	ldr	r3, [r7, #4]
 8008a44:	699b      	ldr	r3, [r3, #24]
 8008a46:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8008a4a:	687b      	ldr	r3, [r7, #4]
 8008a4c:	619a      	str	r2, [r3, #24]

    if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	695b      	ldr	r3, [r3, #20]
 8008a52:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a56:	2b00      	cmp	r3, #0
 8008a58:	d109      	bne.n	8008a6e <USB_EPStopXfer+0xea>
    {
      USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8008a5a:	69bb      	ldr	r3, [r7, #24]
 8008a5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008a60:	685b      	ldr	r3, [r3, #4]
 8008a62:	69ba      	ldr	r2, [r7, #24]
 8008a64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008a68:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8008a6c:	6053      	str	r3, [r2, #4]
    }

    if (dma_enable == 0U)
 8008a6e:	697b      	ldr	r3, [r7, #20]
 8008a70:	2b00      	cmp	r3, #0
 8008a72:	d112      	bne.n	8008a9a <USB_EPStopXfer+0x116>
    {
      do
      {
        count++;
 8008a74:	68fb      	ldr	r3, [r7, #12]
 8008a76:	3301      	adds	r3, #1
 8008a78:	60fb      	str	r3, [r7, #12]

        if (count > 0xF0000U)
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 8008a80:	d902      	bls.n	8008a88 <USB_EPStopXfer+0x104>
        {
          ret = HAL_ERROR;
 8008a82:	2301      	movs	r3, #1
 8008a84:	77fb      	strb	r3, [r7, #31]
          break;
 8008a86:	e005      	b.n	8008a94 <USB_EPStopXfer+0x110>
        }
      } while (((USBx->GINTSTS & USB_OTG_GINTSTS_RXFLVL) & USB_OTG_GINTSTS_RXFLVL) != USB_OTG_GINTSTS_RXFLVL);
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	695b      	ldr	r3, [r3, #20]
 8008a8c:	f003 0310 	and.w	r3, r3, #16
 8008a90:	2b10      	cmp	r3, #16
 8008a92:	d1ef      	bne.n	8008a74 <USB_EPStopXfer+0xf0>

      /* POP the RX status register to generate the NAK Effective interrupt */
      RegVal = USBx->GRXSTSP;
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	6a1b      	ldr	r3, [r3, #32]
 8008a98:	613b      	str	r3, [r7, #16]
      UNUSED(RegVal);
    }

    /* Wait for Global NAK effective to be set */
    count = 0U;
 8008a9a:	2300      	movs	r3, #0
 8008a9c:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	3301      	adds	r3, #1
 8008aa2:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 8008aaa:	d902      	bls.n	8008ab2 <USB_EPStopXfer+0x12e>
      {
        ret = HAL_ERROR;
 8008aac:	2301      	movs	r3, #1
 8008aae:	77fb      	strb	r3, [r7, #31]
        break;
 8008ab0:	e005      	b.n	8008abe <USB_EPStopXfer+0x13a>
      }
    } while (((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF)
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	695b      	ldr	r3, [r3, #20]
              & USB_OTG_GINTSTS_BOUTNAKEFF) != USB_OTG_GINTSTS_BOUTNAKEFF);
 8008ab6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008aba:	2b80      	cmp	r3, #128	@ 0x80
 8008abc:	d1ef      	bne.n	8008a9e <USB_EPStopXfer+0x11a>

    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8008abe:	683b      	ldr	r3, [r7, #0]
 8008ac0:	781b      	ldrb	r3, [r3, #0]
 8008ac2:	015a      	lsls	r2, r3, #5
 8008ac4:	69bb      	ldr	r3, [r7, #24]
 8008ac6:	4413      	add	r3, r2
 8008ac8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008acc:	681b      	ldr	r3, [r3, #0]
 8008ace:	683a      	ldr	r2, [r7, #0]
 8008ad0:	7812      	ldrb	r2, [r2, #0]
 8008ad2:	0151      	lsls	r1, r2, #5
 8008ad4:	69ba      	ldr	r2, [r7, #24]
 8008ad6:	440a      	add	r2, r1
 8008ad8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008adc:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8008ae0:	6013      	str	r3, [r2, #0]
    USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8008ae2:	683b      	ldr	r3, [r7, #0]
 8008ae4:	781b      	ldrb	r3, [r3, #0]
 8008ae6:	015a      	lsls	r2, r3, #5
 8008ae8:	69bb      	ldr	r3, [r7, #24]
 8008aea:	4413      	add	r3, r2
 8008aec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	683a      	ldr	r2, [r7, #0]
 8008af4:	7812      	ldrb	r2, [r2, #0]
 8008af6:	0151      	lsls	r1, r2, #5
 8008af8:	69ba      	ldr	r2, [r7, #24]
 8008afa:	440a      	add	r2, r1
 8008afc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b00:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8008b04:	6013      	str	r3, [r2, #0]

    /* Wait for EP disable to take effect */
    count = 0U;
 8008b06:	2300      	movs	r3, #0
 8008b08:	60fb      	str	r3, [r7, #12]

    do
    {
      count++;
 8008b0a:	68fb      	ldr	r3, [r7, #12]
 8008b0c:	3301      	adds	r3, #1
 8008b0e:	60fb      	str	r3, [r7, #12]

      if (count > 0xF0000U)
 8008b10:	68fb      	ldr	r3, [r7, #12]
 8008b12:	f5b3 2f70 	cmp.w	r3, #983040	@ 0xf0000
 8008b16:	d902      	bls.n	8008b1e <USB_EPStopXfer+0x19a>
      {
        ret = HAL_ERROR;
 8008b18:	2301      	movs	r3, #1
 8008b1a:	77fb      	strb	r3, [r7, #31]
        break;
 8008b1c:	e00b      	b.n	8008b36 <USB_EPStopXfer+0x1b2>
      }
    } while (((USBx_OUTEP(ep->num)->DOEPINT & USB_OTG_DOEPINT_EPDISD)
 8008b1e:	683b      	ldr	r3, [r7, #0]
 8008b20:	781b      	ldrb	r3, [r3, #0]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	69bb      	ldr	r3, [r7, #24]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b2c:	689b      	ldr	r3, [r3, #8]
              & USB_OTG_DOEPINT_EPDISD) != USB_OTG_DOEPINT_EPDISD);
 8008b2e:	f003 0302 	and.w	r3, r3, #2
 8008b32:	2b02      	cmp	r3, #2
 8008b34:	d1e9      	bne.n	8008b0a <USB_EPStopXfer+0x186>

    /* Clear OUT EP disable interrupt */
    USBx_OUTEP(ep->num)->DOEPINT |= USB_OTG_DOEPINT_EPDISD;
 8008b36:	683b      	ldr	r3, [r7, #0]
 8008b38:	781b      	ldrb	r3, [r3, #0]
 8008b3a:	015a      	lsls	r2, r3, #5
 8008b3c:	69bb      	ldr	r3, [r7, #24]
 8008b3e:	4413      	add	r3, r2
 8008b40:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008b44:	689b      	ldr	r3, [r3, #8]
 8008b46:	683a      	ldr	r2, [r7, #0]
 8008b48:	7812      	ldrb	r2, [r2, #0]
 8008b4a:	0151      	lsls	r1, r2, #5
 8008b4c:	69ba      	ldr	r2, [r7, #24]
 8008b4e:	440a      	add	r2, r1
 8008b50:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008b54:	f043 0302 	orr.w	r3, r3, #2
 8008b58:	6093      	str	r3, [r2, #8]

    /* Clear Global OUT NAK */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8008b5a:	69bb      	ldr	r3, [r7, #24]
 8008b5c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008b60:	685b      	ldr	r3, [r3, #4]
 8008b62:	69ba      	ldr	r2, [r7, #24]
 8008b64:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008b68:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008b6c:	6053      	str	r3, [r2, #4]
  }

  return ret;
 8008b6e:	7ffb      	ldrb	r3, [r7, #31]
}
 8008b70:	4618      	mov	r0, r3
 8008b72:	3724      	adds	r7, #36	@ 0x24
 8008b74:	46bd      	mov	sp, r7
 8008b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b7a:	4770      	bx	lr

08008b7c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008b7c:	b480      	push	{r7}
 8008b7e:	b085      	sub	sp, #20
 8008b80:	af00      	add	r7, sp, #0
 8008b82:	6078      	str	r0, [r7, #4]
 8008b84:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008b86:	687b      	ldr	r3, [r7, #4]
 8008b88:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008b8a:	683b      	ldr	r3, [r7, #0]
 8008b8c:	781b      	ldrb	r3, [r3, #0]
 8008b8e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008b90:	683b      	ldr	r3, [r7, #0]
 8008b92:	785b      	ldrb	r3, [r3, #1]
 8008b94:	2b01      	cmp	r3, #1
 8008b96:	d12c      	bne.n	8008bf2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008b98:	68bb      	ldr	r3, [r7, #8]
 8008b9a:	015a      	lsls	r2, r3, #5
 8008b9c:	68fb      	ldr	r3, [r7, #12]
 8008b9e:	4413      	add	r3, r2
 8008ba0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	db12      	blt.n	8008bd0 <USB_EPSetStall+0x54>
 8008baa:	68bb      	ldr	r3, [r7, #8]
 8008bac:	2b00      	cmp	r3, #0
 8008bae:	d00f      	beq.n	8008bd0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	0151      	lsls	r1, r2, #5
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	440a      	add	r2, r1
 8008bc6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bca:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008bce:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	015a      	lsls	r2, r3, #5
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008bdc:	681b      	ldr	r3, [r3, #0]
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	0151      	lsls	r1, r2, #5
 8008be2:	68fa      	ldr	r2, [r7, #12]
 8008be4:	440a      	add	r2, r1
 8008be6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008bea:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008bee:	6013      	str	r3, [r2, #0]
 8008bf0:	e02b      	b.n	8008c4a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008bf2:	68bb      	ldr	r3, [r7, #8]
 8008bf4:	015a      	lsls	r2, r3, #5
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	4413      	add	r3, r2
 8008bfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	2b00      	cmp	r3, #0
 8008c02:	db12      	blt.n	8008c2a <USB_EPSetStall+0xae>
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	2b00      	cmp	r3, #0
 8008c08:	d00f      	beq.n	8008c2a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	015a      	lsls	r2, r3, #5
 8008c0e:	68fb      	ldr	r3, [r7, #12]
 8008c10:	4413      	add	r3, r2
 8008c12:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c16:	681b      	ldr	r3, [r3, #0]
 8008c18:	68ba      	ldr	r2, [r7, #8]
 8008c1a:	0151      	lsls	r1, r2, #5
 8008c1c:	68fa      	ldr	r2, [r7, #12]
 8008c1e:	440a      	add	r2, r1
 8008c20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c24:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8008c28:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	015a      	lsls	r2, r3, #5
 8008c2e:	68fb      	ldr	r3, [r7, #12]
 8008c30:	4413      	add	r3, r2
 8008c32:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	68ba      	ldr	r2, [r7, #8]
 8008c3a:	0151      	lsls	r1, r2, #5
 8008c3c:	68fa      	ldr	r2, [r7, #12]
 8008c3e:	440a      	add	r2, r1
 8008c40:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008c44:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8008c48:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c4a:	2300      	movs	r3, #0
}
 8008c4c:	4618      	mov	r0, r3
 8008c4e:	3714      	adds	r7, #20
 8008c50:	46bd      	mov	sp, r7
 8008c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c56:	4770      	bx	lr

08008c58 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8008c58:	b480      	push	{r7}
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	af00      	add	r7, sp, #0
 8008c5e:	6078      	str	r0, [r7, #4]
 8008c60:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c62:	687b      	ldr	r3, [r7, #4]
 8008c64:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008c66:	683b      	ldr	r3, [r7, #0]
 8008c68:	781b      	ldrb	r3, [r3, #0]
 8008c6a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008c6c:	683b      	ldr	r3, [r7, #0]
 8008c6e:	785b      	ldrb	r3, [r3, #1]
 8008c70:	2b01      	cmp	r3, #1
 8008c72:	d128      	bne.n	8008cc6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008c74:	68bb      	ldr	r3, [r7, #8]
 8008c76:	015a      	lsls	r2, r3, #5
 8008c78:	68fb      	ldr	r3, [r7, #12]
 8008c7a:	4413      	add	r3, r2
 8008c7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008c80:	681b      	ldr	r3, [r3, #0]
 8008c82:	68ba      	ldr	r2, [r7, #8]
 8008c84:	0151      	lsls	r1, r2, #5
 8008c86:	68fa      	ldr	r2, [r7, #12]
 8008c88:	440a      	add	r2, r1
 8008c8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008c8e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008c92:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008c94:	683b      	ldr	r3, [r7, #0]
 8008c96:	791b      	ldrb	r3, [r3, #4]
 8008c98:	2b03      	cmp	r3, #3
 8008c9a:	d003      	beq.n	8008ca4 <USB_EPClearStall+0x4c>
 8008c9c:	683b      	ldr	r3, [r7, #0]
 8008c9e:	791b      	ldrb	r3, [r3, #4]
 8008ca0:	2b02      	cmp	r3, #2
 8008ca2:	d138      	bne.n	8008d16 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ca4:	68bb      	ldr	r3, [r7, #8]
 8008ca6:	015a      	lsls	r2, r3, #5
 8008ca8:	68fb      	ldr	r3, [r7, #12]
 8008caa:	4413      	add	r3, r2
 8008cac:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008cb0:	681b      	ldr	r3, [r3, #0]
 8008cb2:	68ba      	ldr	r2, [r7, #8]
 8008cb4:	0151      	lsls	r1, r2, #5
 8008cb6:	68fa      	ldr	r2, [r7, #12]
 8008cb8:	440a      	add	r2, r1
 8008cba:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008cbe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008cc2:	6013      	str	r3, [r2, #0]
 8008cc4:	e027      	b.n	8008d16 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008cc6:	68bb      	ldr	r3, [r7, #8]
 8008cc8:	015a      	lsls	r2, r3, #5
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	4413      	add	r3, r2
 8008cce:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	68ba      	ldr	r2, [r7, #8]
 8008cd6:	0151      	lsls	r1, r2, #5
 8008cd8:	68fa      	ldr	r2, [r7, #12]
 8008cda:	440a      	add	r2, r1
 8008cdc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008ce0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8008ce4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	791b      	ldrb	r3, [r3, #4]
 8008cea:	2b03      	cmp	r3, #3
 8008cec:	d003      	beq.n	8008cf6 <USB_EPClearStall+0x9e>
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	791b      	ldrb	r3, [r3, #4]
 8008cf2:	2b02      	cmp	r3, #2
 8008cf4:	d10f      	bne.n	8008d16 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008cf6:	68bb      	ldr	r3, [r7, #8]
 8008cf8:	015a      	lsls	r2, r3, #5
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	4413      	add	r3, r2
 8008cfe:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008d02:	681b      	ldr	r3, [r3, #0]
 8008d04:	68ba      	ldr	r2, [r7, #8]
 8008d06:	0151      	lsls	r1, r2, #5
 8008d08:	68fa      	ldr	r2, [r7, #12]
 8008d0a:	440a      	add	r2, r1
 8008d0c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8008d10:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008d14:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008d16:	2300      	movs	r3, #0
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3714      	adds	r7, #20
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d22:	4770      	bx	lr

08008d24 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8008d24:	b480      	push	{r7}
 8008d26:	b089      	sub	sp, #36	@ 0x24
 8008d28:	af00      	add	r7, sp, #0
 8008d2a:	60f8      	str	r0, [r7, #12]
 8008d2c:	60b9      	str	r1, [r7, #8]
 8008d2e:	4611      	mov	r1, r2
 8008d30:	461a      	mov	r2, r3
 8008d32:	460b      	mov	r3, r1
 8008d34:	71fb      	strb	r3, [r7, #7]
 8008d36:	4613      	mov	r3, r2
 8008d38:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d3a:	68fb      	ldr	r3, [r7, #12]
 8008d3c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8008d3e:	68bb      	ldr	r3, [r7, #8]
 8008d40:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8008d42:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8008d46:	2b00      	cmp	r3, #0
 8008d48:	d123      	bne.n	8008d92 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8008d4a:	88bb      	ldrh	r3, [r7, #4]
 8008d4c:	3303      	adds	r3, #3
 8008d4e:	089b      	lsrs	r3, r3, #2
 8008d50:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8008d52:	2300      	movs	r3, #0
 8008d54:	61bb      	str	r3, [r7, #24]
 8008d56:	e018      	b.n	8008d8a <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008d58:	79fb      	ldrb	r3, [r7, #7]
 8008d5a:	031a      	lsls	r2, r3, #12
 8008d5c:	697b      	ldr	r3, [r7, #20]
 8008d5e:	4413      	add	r3, r2
 8008d60:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008d64:	461a      	mov	r2, r3
 8008d66:	69fb      	ldr	r3, [r7, #28]
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	6013      	str	r3, [r2, #0]
      pSrc++;
 8008d6c:	69fb      	ldr	r3, [r7, #28]
 8008d6e:	3301      	adds	r3, #1
 8008d70:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d72:	69fb      	ldr	r3, [r7, #28]
 8008d74:	3301      	adds	r3, #1
 8008d76:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d78:	69fb      	ldr	r3, [r7, #28]
 8008d7a:	3301      	adds	r3, #1
 8008d7c:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8008d7e:	69fb      	ldr	r3, [r7, #28]
 8008d80:	3301      	adds	r3, #1
 8008d82:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8008d84:	69bb      	ldr	r3, [r7, #24]
 8008d86:	3301      	adds	r3, #1
 8008d88:	61bb      	str	r3, [r7, #24]
 8008d8a:	69ba      	ldr	r2, [r7, #24]
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	429a      	cmp	r2, r3
 8008d90:	d3e2      	bcc.n	8008d58 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8008d92:	2300      	movs	r3, #0
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	3724      	adds	r7, #36	@ 0x24
 8008d98:	46bd      	mov	sp, r7
 8008d9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9e:	4770      	bx	lr

08008da0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008da0:	b480      	push	{r7}
 8008da2:	b08b      	sub	sp, #44	@ 0x2c
 8008da4:	af00      	add	r7, sp, #0
 8008da6:	60f8      	str	r0, [r7, #12]
 8008da8:	60b9      	str	r1, [r7, #8]
 8008daa:	4613      	mov	r3, r2
 8008dac:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8008db6:	88fb      	ldrh	r3, [r7, #6]
 8008db8:	089b      	lsrs	r3, r3, #2
 8008dba:	b29b      	uxth	r3, r3
 8008dbc:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8008dbe:	88fb      	ldrh	r3, [r7, #6]
 8008dc0:	f003 0303 	and.w	r3, r3, #3
 8008dc4:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	623b      	str	r3, [r7, #32]
 8008dca:	e014      	b.n	8008df6 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008dcc:	69bb      	ldr	r3, [r7, #24]
 8008dce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008dd2:	681a      	ldr	r2, [r3, #0]
 8008dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dd6:	601a      	str	r2, [r3, #0]
    pDest++;
 8008dd8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dda:	3301      	adds	r3, #1
 8008ddc:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de0:	3301      	adds	r3, #1
 8008de2:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008de6:	3301      	adds	r3, #1
 8008de8:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8008dea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008dec:	3301      	adds	r3, #1
 8008dee:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8008df0:	6a3b      	ldr	r3, [r7, #32]
 8008df2:	3301      	adds	r3, #1
 8008df4:	623b      	str	r3, [r7, #32]
 8008df6:	6a3a      	ldr	r2, [r7, #32]
 8008df8:	697b      	ldr	r3, [r7, #20]
 8008dfa:	429a      	cmp	r2, r3
 8008dfc:	d3e6      	bcc.n	8008dcc <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8008dfe:	8bfb      	ldrh	r3, [r7, #30]
 8008e00:	2b00      	cmp	r3, #0
 8008e02:	d01e      	beq.n	8008e42 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8008e04:	2300      	movs	r3, #0
 8008e06:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8008e08:	69bb      	ldr	r3, [r7, #24]
 8008e0a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8008e0e:	461a      	mov	r2, r3
 8008e10:	f107 0310 	add.w	r3, r7, #16
 8008e14:	6812      	ldr	r2, [r2, #0]
 8008e16:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8008e18:	693a      	ldr	r2, [r7, #16]
 8008e1a:	6a3b      	ldr	r3, [r7, #32]
 8008e1c:	b2db      	uxtb	r3, r3
 8008e1e:	00db      	lsls	r3, r3, #3
 8008e20:	fa22 f303 	lsr.w	r3, r2, r3
 8008e24:	b2da      	uxtb	r2, r3
 8008e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e28:	701a      	strb	r2, [r3, #0]
      i++;
 8008e2a:	6a3b      	ldr	r3, [r7, #32]
 8008e2c:	3301      	adds	r3, #1
 8008e2e:	623b      	str	r3, [r7, #32]
      pDest++;
 8008e30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008e32:	3301      	adds	r3, #1
 8008e34:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8008e36:	8bfb      	ldrh	r3, [r7, #30]
 8008e38:	3b01      	subs	r3, #1
 8008e3a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8008e3c:	8bfb      	ldrh	r3, [r7, #30]
 8008e3e:	2b00      	cmp	r3, #0
 8008e40:	d1ea      	bne.n	8008e18 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8008e42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8008e44:	4618      	mov	r0, r3
 8008e46:	372c      	adds	r7, #44	@ 0x2c
 8008e48:	46bd      	mov	sp, r7
 8008e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e4e:	4770      	bx	lr

08008e50 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008e50:	b480      	push	{r7}
 8008e52:	b085      	sub	sp, #20
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]
 8008e58:	460b      	mov	r3, r1
 8008e5a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008e60:	68fb      	ldr	r3, [r7, #12]
 8008e62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e66:	681b      	ldr	r3, [r3, #0]
 8008e68:	68fa      	ldr	r2, [r7, #12]
 8008e6a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008e6e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8008e72:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008e7a:	681a      	ldr	r2, [r3, #0]
 8008e7c:	78fb      	ldrb	r3, [r7, #3]
 8008e7e:	011b      	lsls	r3, r3, #4
 8008e80:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8008e84:	68f9      	ldr	r1, [r7, #12]
 8008e86:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8008e8a:	4313      	orrs	r3, r2
 8008e8c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008e8e:	2300      	movs	r3, #0
}
 8008e90:	4618      	mov	r0, r3
 8008e92:	3714      	adds	r7, #20
 8008e94:	46bd      	mov	sp, r7
 8008e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e9a:	4770      	bx	lr

08008e9c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8008e9c:	b480      	push	{r7}
 8008e9e:	b085      	sub	sp, #20
 8008ea0:	af00      	add	r7, sp, #0
 8008ea2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	695b      	ldr	r3, [r3, #20]
 8008ea8:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	699b      	ldr	r3, [r3, #24]
 8008eae:	68fa      	ldr	r2, [r7, #12]
 8008eb0:	4013      	ands	r3, r2
 8008eb2:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008eb4:	68fb      	ldr	r3, [r7, #12]
}
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	3714      	adds	r7, #20
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr

08008ec2 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ec2:	b480      	push	{r7}
 8008ec4:	b085      	sub	sp, #20
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ed4:	699b      	ldr	r3, [r3, #24]
 8008ed6:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008ede:	69db      	ldr	r3, [r3, #28]
 8008ee0:	68ba      	ldr	r2, [r7, #8]
 8008ee2:	4013      	ands	r3, r2
 8008ee4:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008ee6:	68bb      	ldr	r3, [r7, #8]
 8008ee8:	0c1b      	lsrs	r3, r3, #16
}
 8008eea:	4618      	mov	r0, r3
 8008eec:	3714      	adds	r7, #20
 8008eee:	46bd      	mov	sp, r7
 8008ef0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ef4:	4770      	bx	lr

08008ef6 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8008ef6:	b480      	push	{r7}
 8008ef8:	b085      	sub	sp, #20
 8008efa:	af00      	add	r7, sp, #0
 8008efc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008efe:	687b      	ldr	r3, [r7, #4]
 8008f00:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f08:	699b      	ldr	r3, [r3, #24]
 8008f0a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f12:	69db      	ldr	r3, [r3, #28]
 8008f14:	68ba      	ldr	r2, [r7, #8]
 8008f16:	4013      	ands	r3, r2
 8008f18:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8008f1a:	68bb      	ldr	r3, [r7, #8]
 8008f1c:	b29b      	uxth	r3, r3
}
 8008f1e:	4618      	mov	r0, r3
 8008f20:	3714      	adds	r7, #20
 8008f22:	46bd      	mov	sp, r7
 8008f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f28:	4770      	bx	lr

08008f2a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f2a:	b480      	push	{r7}
 8008f2c:	b085      	sub	sp, #20
 8008f2e:	af00      	add	r7, sp, #0
 8008f30:	6078      	str	r0, [r7, #4]
 8008f32:	460b      	mov	r3, r1
 8008f34:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8008f3a:	78fb      	ldrb	r3, [r7, #3]
 8008f3c:	015a      	lsls	r2, r3, #5
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	4413      	add	r3, r2
 8008f42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008f46:	689b      	ldr	r3, [r3, #8]
 8008f48:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f50:	695b      	ldr	r3, [r3, #20]
 8008f52:	68ba      	ldr	r2, [r7, #8]
 8008f54:	4013      	ands	r3, r2
 8008f56:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008f58:	68bb      	ldr	r3, [r7, #8]
}
 8008f5a:	4618      	mov	r0, r3
 8008f5c:	3714      	adds	r7, #20
 8008f5e:	46bd      	mov	sp, r7
 8008f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f64:	4770      	bx	lr

08008f66 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8008f66:	b480      	push	{r7}
 8008f68:	b087      	sub	sp, #28
 8008f6a:	af00      	add	r7, sp, #0
 8008f6c:	6078      	str	r0, [r7, #4]
 8008f6e:	460b      	mov	r3, r1
 8008f70:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f72:	687b      	ldr	r3, [r7, #4]
 8008f74:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8008f76:	697b      	ldr	r3, [r7, #20]
 8008f78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f7c:	691b      	ldr	r3, [r3, #16]
 8008f7e:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8008f80:	697b      	ldr	r3, [r7, #20]
 8008f82:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8008f86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f88:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8008f8a:	78fb      	ldrb	r3, [r7, #3]
 8008f8c:	f003 030f 	and.w	r3, r3, #15
 8008f90:	68fa      	ldr	r2, [r7, #12]
 8008f92:	fa22 f303 	lsr.w	r3, r2, r3
 8008f96:	01db      	lsls	r3, r3, #7
 8008f98:	b2db      	uxtb	r3, r3
 8008f9a:	693a      	ldr	r2, [r7, #16]
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8008fa0:	78fb      	ldrb	r3, [r7, #3]
 8008fa2:	015a      	lsls	r2, r3, #5
 8008fa4:	697b      	ldr	r3, [r7, #20]
 8008fa6:	4413      	add	r3, r2
 8008fa8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008fac:	689b      	ldr	r3, [r3, #8]
 8008fae:	693a      	ldr	r2, [r7, #16]
 8008fb0:	4013      	ands	r3, r2
 8008fb2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008fb4:	68bb      	ldr	r3, [r7, #8]
}
 8008fb6:	4618      	mov	r0, r3
 8008fb8:	371c      	adds	r7, #28
 8008fba:	46bd      	mov	sp, r7
 8008fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc0:	4770      	bx	lr

08008fc2 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fc2:	b480      	push	{r7}
 8008fc4:	b083      	sub	sp, #12
 8008fc6:	af00      	add	r7, sp, #0
 8008fc8:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8008fca:	687b      	ldr	r3, [r7, #4]
 8008fcc:	695b      	ldr	r3, [r3, #20]
 8008fce:	f003 0301 	and.w	r3, r3, #1
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	370c      	adds	r7, #12
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr

08008fde <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008fde:	b480      	push	{r7}
 8008fe0:	b085      	sub	sp, #20
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8008fea:	68fb      	ldr	r3, [r7, #12]
 8008fec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	68fa      	ldr	r2, [r7, #12]
 8008ff4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8008ff8:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008ffc:	f023 0307 	bic.w	r3, r3, #7
 8009000:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009008:	685b      	ldr	r3, [r3, #4]
 800900a:	68fa      	ldr	r2, [r7, #12]
 800900c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009010:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009014:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8009016:	2300      	movs	r3, #0
}
 8009018:	4618      	mov	r0, r3
 800901a:	3714      	adds	r7, #20
 800901c:	46bd      	mov	sp, r7
 800901e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009022:	4770      	bx	lr

08009024 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8009024:	b480      	push	{r7}
 8009026:	b087      	sub	sp, #28
 8009028:	af00      	add	r7, sp, #0
 800902a:	60f8      	str	r0, [r7, #12]
 800902c:	460b      	mov	r3, r1
 800902e:	607a      	str	r2, [r7, #4]
 8009030:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8009036:	68fb      	ldr	r3, [r7, #12]
 8009038:	333c      	adds	r3, #60	@ 0x3c
 800903a:	3304      	adds	r3, #4
 800903c:	681b      	ldr	r3, [r3, #0]
 800903e:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009040:	693b      	ldr	r3, [r7, #16]
 8009042:	4a26      	ldr	r2, [pc, #152]	@ (80090dc <USB_EP0_OutStart+0xb8>)
 8009044:	4293      	cmp	r3, r2
 8009046:	d90a      	bls.n	800905e <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009054:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009058:	d101      	bne.n	800905e <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800905a:	2300      	movs	r3, #0
 800905c:	e037      	b.n	80090ce <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800905e:	697b      	ldr	r3, [r7, #20]
 8009060:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009064:	461a      	mov	r2, r3
 8009066:	2300      	movs	r3, #0
 8009068:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1UL << 19));
 800906a:	697b      	ldr	r3, [r7, #20]
 800906c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009070:	691b      	ldr	r3, [r3, #16]
 8009072:	697a      	ldr	r2, [r7, #20]
 8009074:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009078:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800907c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	697a      	ldr	r2, [r7, #20]
 8009088:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800908c:	f043 0318 	orr.w	r3, r3, #24
 8009090:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009092:	697b      	ldr	r3, [r7, #20]
 8009094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009098:	691b      	ldr	r3, [r3, #16]
 800909a:	697a      	ldr	r2, [r7, #20]
 800909c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090a0:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80090a4:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80090a6:	7afb      	ldrb	r3, [r7, #11]
 80090a8:	2b01      	cmp	r3, #1
 80090aa:	d10f      	bne.n	80090cc <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090b2:	461a      	mov	r2, r3
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 80090b8:	697b      	ldr	r3, [r7, #20]
 80090ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80090be:	681b      	ldr	r3, [r3, #0]
 80090c0:	697a      	ldr	r2, [r7, #20]
 80090c2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80090c6:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 80090ca:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80090cc:	2300      	movs	r3, #0
}
 80090ce:	4618      	mov	r0, r3
 80090d0:	371c      	adds	r7, #28
 80090d2:	46bd      	mov	sp, r7
 80090d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090d8:	4770      	bx	lr
 80090da:	bf00      	nop
 80090dc:	4f54300a 	.word	0x4f54300a

080090e0 <memset>:
 80090e0:	4402      	add	r2, r0
 80090e2:	4603      	mov	r3, r0
 80090e4:	4293      	cmp	r3, r2
 80090e6:	d100      	bne.n	80090ea <memset+0xa>
 80090e8:	4770      	bx	lr
 80090ea:	f803 1b01 	strb.w	r1, [r3], #1
 80090ee:	e7f9      	b.n	80090e4 <memset+0x4>

080090f0 <__libc_init_array>:
 80090f0:	b570      	push	{r4, r5, r6, lr}
 80090f2:	4d0d      	ldr	r5, [pc, #52]	@ (8009128 <__libc_init_array+0x38>)
 80090f4:	2600      	movs	r6, #0
 80090f6:	4c0d      	ldr	r4, [pc, #52]	@ (800912c <__libc_init_array+0x3c>)
 80090f8:	1b64      	subs	r4, r4, r5
 80090fa:	10a4      	asrs	r4, r4, #2
 80090fc:	42a6      	cmp	r6, r4
 80090fe:	d109      	bne.n	8009114 <__libc_init_array+0x24>
 8009100:	4d0b      	ldr	r5, [pc, #44]	@ (8009130 <__libc_init_array+0x40>)
 8009102:	2600      	movs	r6, #0
 8009104:	4c0b      	ldr	r4, [pc, #44]	@ (8009134 <__libc_init_array+0x44>)
 8009106:	f000 f817 	bl	8009138 <_init>
 800910a:	1b64      	subs	r4, r4, r5
 800910c:	10a4      	asrs	r4, r4, #2
 800910e:	42a6      	cmp	r6, r4
 8009110:	d105      	bne.n	800911e <__libc_init_array+0x2e>
 8009112:	bd70      	pop	{r4, r5, r6, pc}
 8009114:	f855 3b04 	ldr.w	r3, [r5], #4
 8009118:	3601      	adds	r6, #1
 800911a:	4798      	blx	r3
 800911c:	e7ee      	b.n	80090fc <__libc_init_array+0xc>
 800911e:	f855 3b04 	ldr.w	r3, [r5], #4
 8009122:	3601      	adds	r6, #1
 8009124:	4798      	blx	r3
 8009126:	e7f2      	b.n	800910e <__libc_init_array+0x1e>
 8009128:	08009220 	.word	0x08009220
 800912c:	08009220 	.word	0x08009220
 8009130:	08009220 	.word	0x08009220
 8009134:	08009224 	.word	0x08009224

08009138 <_init>:
 8009138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800913a:	bf00      	nop
 800913c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800913e:	bc08      	pop	{r3}
 8009140:	469e      	mov	lr, r3
 8009142:	4770      	bx	lr

08009144 <_fini>:
 8009144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009146:	bf00      	nop
 8009148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800914a:	bc08      	pop	{r3}
 800914c:	469e      	mov	lr, r3
 800914e:	4770      	bx	lr
