// Seed: 3859510271
module module_0 ();
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  uwire id_4;
  module_0();
  if ({1'b0 && id_4, id_3, id_2}) begin
    assign id_1 = 1;
  end
  assign id_4 = id_4;
  xnor (id_1, id_2, id_3, id_4);
endmodule
module module_2 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_2 = "";
  module_0();
endmodule
