module triggerJK1
(clk0,set,clr,J,K,Q,Q_n);
input wire clk0;
input wire set;
input wire clr;
input wire [4:0]J;
input wire [4:0]K;
output reg [4:0]Qn+1;
output reg [4:0]Qn+1_n;

reg clk1=0;
reg [25:0] Cnt;
parameter T025S=26'd100000000;

always @(posedge clk0)
begin
if(Cnt==(T025S-26'd1)) 
	begin
		Cnt<=0;
		clk1<=~clk1;
	end
else 
	Cnt<=Cnt+26'b1;
end


always @(posedge clk1 )
begin
	Q[0]<=(((J[0]&Q_n[0])|(~K[0]&Q[0]))&(~set)&(~clr))|set;//<<
	Q[1]=(((J[1]&Q_n[1])|(~K[1]&Q[1]))&(~set)&(~clr))|set;//=<
	Q[2]<=(((J[2]&Q_n[2])|(~K[2]&Q[2]))&(~set)&(~clr))|set;//<=
	Q[3]=(((J[3]&Q_n[3])|(~K[3]&Q[3]))&(~set)&(~clr))|set;//==
	Q[4]<=(((J[4]&~Q[4])|(~K[4]&Q[4]))&(~set)&(~clr))|set;//<<
	Q[5]=(((J[5]&~Q[5])|(~K[5]&Q[5]))&(~set)&(~clr))|set;//=<
	Q[6]<=(((J[6]&~Q[6])|(~K[6]&Q[6]))&(~set)&(~clr))|set;//<=
	Q[7]=(((J[7]&~Q[7])|(~K[7]&Q[7]))&(~set)&(~clr))|set;//==
	Q_n[0]<=~Q[0];
	Q_n[1]<=~Q[1];
	Q_n[2]=~Q[2];
	Q_n[3]=~Q[3];
	Q_n[4]<=~Q[4];
	Q_n[5]<=~Q[5];
	Q_n[6]=~Q[6];
	Q_n[7]=~Q[7];
	

end
	
endmodule 