// Seed: 3993144775
module module_0 (
    input id_0,
    output id_1,
    input logic id_2,
    input id_3,
    input id_4,
    output id_5,
    output id_6,
    output logic id_7,
    input id_8,
    input id_9,
    input logic id_10
);
  type_16(
      1, 1, 1, 1
  );
  always @(posedge 1) begin
    id_6 = id_3;
    id_1 = id_8;
  end
  logic id_11;
  logic id_12 = 1;
endmodule
