<def f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='947' ll='952' type='void llvm::TargetInstrInfo::copyPhysReg(llvm::MachineBasicBlock &amp; MBB, MachineBasicBlock::iterator MI, const llvm::DebugLoc &amp; DL, llvm::MCRegister DestReg, llvm::MCRegister SrcReg, bool KillSrc) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetInstrInfo.h' l='939'>/// Emit instructions to copy a pair of physical registers.
  ///
  /// This function should support copies within any legal register class as
  /// well as any cross-class copies created during instruction selection.
  ///
  /// The source and destination registers may overlap, which may require a
  /// careful implementation when multiple copy instructions are required for
  /// large registers. See for example the ARM target.</doc>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='120' u='c' c='_ZN12_GLOBAL__N_112ExpandPostRA16LowerSubregToRegEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/CodeGen/ExpandPostRAPseudos.cpp' l='166' u='c' c='_ZN12_GLOBAL__N_112ExpandPostRA9LowerCopyEPN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64FrameLowering.cpp' l='1364' u='c' c='_ZNK4llvm20AArch64FrameLowering12emitPrologueERNS_15MachineFunctionERNS_17MachineBasicBlockE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64InstrInfo.cpp' l='2896' c='_ZNK4llvm16AArch64InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/R600InstrInfo.cpp' l='38' c='_ZNK4llvm13R600InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIInstrInfo.cpp' l='661' c='_ZNK4llvm11SIInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMBaseInstrInfo.cpp' l='889' c='_ZNK4llvm16ARMBaseInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/AVR/AVRInstrInfo.cpp' l='41' c='_ZNK4llvm12AVRInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/BPF/BPFInstrInfo.cpp' l='31' c='_ZNK4llvm12BPFInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='812' c='_ZNK4llvm16HexagonInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiInstrInfo.cpp' l='34' c='_ZNK4llvm14LanaiInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/MSP430/MSP430InstrInfo.cpp' l='90' c='_ZNK4llvm15MSP430InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/Mips/Mips16InstrInfo.cpp' l='69' c='_ZNK4llvm15Mips16InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16RegisterInfo.cpp' l='62' u='c' c='_ZNK4llvm18Mips16RegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19Target9687411'/>
<use f='llvm/llvm/lib/Target/Mips/Mips16RegisterInfo.cpp' l='63' u='c' c='_ZNK4llvm18Mips16RegisterInfo21saveScavengerRegisterERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERS5_PKNS_19Target9687411'/>
<ovr f='llvm/llvm/lib/Target/Mips/MipsSEInstrInfo.cpp' l='83' c='_ZNK4llvm15MipsSEInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXInstrInfo.cpp' l='32' c='_ZNK4llvm14NVPTXInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCInstrInfo.cpp' l='1676' c='_ZNK4llvm12PPCInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/RISCV/RISCVInstrInfo.cpp' l='90' c='_ZNK4llvm14RISCVInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/Sparc/SparcInstrInfo.cpp' l='305' c='_ZNK4llvm14SparcInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZInstrInfo.cpp' l='770' c='_ZNK4llvm16SystemZInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/WebAssembly/WebAssemblyInstrInfo.cpp' l='56' c='_ZNK4llvm20WebAssemblyInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='3441' c='_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
<ovr f='llvm/llvm/lib/Target/XCore/XCoreInstrInfo.cpp' l='331' c='_ZNK4llvm14XCoreInstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocENS_10MCRegisterES9_b'/>
