$date
    Nov  1, 2025  00:20:24
$end
$version
    TOOL:	xmsim	22.09-s004
$end
$timescale
    1 ns
$end

$scope module tb_top $end
$var reg       1 !    clk $end
$var reg       1 "    rst_n $end

$scope module vif $end
$var wire      1 #    clk  $end
$var wire      1 $    rst_n  $end
$var reg       8 %    ip1 [7:0] $end
$var reg       8 &    ip2 [7:0] $end
$var reg       9 '    out [8:0] $end
$upscope $end


$scope module DUT $end
$var wire      1 #    clk  $end
$var wire      1 $    rst_n  $end
$var wire      8 (    in1 [7:0] $end
$var wire      8 )    in2 [7:0] $end
$var reg       9 *    out [8:0] $end
$upscope $end

$upscope $end

$enddefinitions $end
$dumpvars
0!
0"
0#
0$
bx %
bx &
b0 '
bx (
bx )
b0 *
$end
#2
1!
1#
b100 %
b11101 &
b11101 )
b100 (
#4
0!
0#
#5
1"
1$
#6
1!
1#
b100001 *
b100001 '
#8
0!
0#
#10
1!
1#
b111001 %
b11010 &
b11010 )
b111001 (
#12
0!
0#
#14
1!
1#
b1010011 *
b1010011 '
#16
0!
0#
#18
1!
1#
b1001111 %
b100100 &
b100100 )
b1001111 (
#20
0!
0#
#22
1!
1#
b1110011 *
b1110011 '
#24
0!
0#
#26
1!
1#
b1001011 %
b11001 &
b11001 )
b1001011 (
#28
0!
0#
#30
1!
1#
b1100100 *
b1100100 '
#32
0!
0#
#34
1!
1#
b1100010 %
b110101 &
b110101 )
b1100010 (
#36
0!
0#
#38
1!
1#
b10010111 *
b10010111 '
#40
0!
0#
#42
1!
1#
